
sw_table_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008000  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000db0  080080c0  080080c0  000090c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e70  08008e70  0000a00c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008e70  08008e70  0000a00c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008e70  08008e70  0000a00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e70  08008e70  00009e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e74  08008e74  00009e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08008e78  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000010  08008e84  0000a010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  08008e84  0000a1cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fbb3  00000000  00000000  0000a034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002379  00000000  00000000  00019be7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  0001bf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc0  00000000  00000000  0001ce98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016751  00000000  00000000  0001da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f908  00000000  00000000  000341a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009531b  00000000  00000000  00043ab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8dcc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b80  00000000  00000000  000d8e10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000dc990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080080a8 	.word	0x080080a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080080a8 	.word	0x080080a8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0010      	movs	r0, r2
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	0019      	movs	r1, r3
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 fa55 	bl	80018b4 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f001 f999 	bl	800174c <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 fa47 	bl	80018b4 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 fa3d 	bl	80018b4 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f9c3 	bl	80017d4 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 f9b9 	bl	80017d4 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)

08000470 <__aeabi_f2uiz>:
 8000470:	219e      	movs	r1, #158	@ 0x9e
 8000472:	b510      	push	{r4, lr}
 8000474:	05c9      	lsls	r1, r1, #23
 8000476:	1c04      	adds	r4, r0, #0
 8000478:	f002 fa38 	bl	80028ec <__aeabi_fcmpge>
 800047c:	2800      	cmp	r0, #0
 800047e:	d103      	bne.n	8000488 <__aeabi_f2uiz+0x18>
 8000480:	1c20      	adds	r0, r4, #0
 8000482:	f000 fddb 	bl	800103c <__aeabi_f2iz>
 8000486:	bd10      	pop	{r4, pc}
 8000488:	219e      	movs	r1, #158	@ 0x9e
 800048a:	1c20      	adds	r0, r4, #0
 800048c:	05c9      	lsls	r1, r1, #23
 800048e:	f000 fb71 	bl	8000b74 <__aeabi_fsub>
 8000492:	f000 fdd3 	bl	800103c <__aeabi_f2iz>
 8000496:	2380      	movs	r3, #128	@ 0x80
 8000498:	061b      	lsls	r3, r3, #24
 800049a:	469c      	mov	ip, r3
 800049c:	4460      	add	r0, ip
 800049e:	e7f2      	b.n	8000486 <__aeabi_f2uiz+0x16>

080004a0 <__aeabi_d2uiz>:
 80004a0:	b570      	push	{r4, r5, r6, lr}
 80004a2:	2200      	movs	r2, #0
 80004a4:	4b0c      	ldr	r3, [pc, #48]	@ (80004d8 <__aeabi_d2uiz+0x38>)
 80004a6:	0004      	movs	r4, r0
 80004a8:	000d      	movs	r5, r1
 80004aa:	f7ff ffd7 	bl	800045c <__aeabi_dcmpge>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d104      	bne.n	80004bc <__aeabi_d2uiz+0x1c>
 80004b2:	0020      	movs	r0, r4
 80004b4:	0029      	movs	r1, r5
 80004b6:	f002 f95b 	bl	8002770 <__aeabi_d2iz>
 80004ba:	bd70      	pop	{r4, r5, r6, pc}
 80004bc:	4b06      	ldr	r3, [pc, #24]	@ (80004d8 <__aeabi_d2uiz+0x38>)
 80004be:	2200      	movs	r2, #0
 80004c0:	0020      	movs	r0, r4
 80004c2:	0029      	movs	r1, r5
 80004c4:	f001 fd4a 	bl	8001f5c <__aeabi_dsub>
 80004c8:	f002 f952 	bl	8002770 <__aeabi_d2iz>
 80004cc:	2380      	movs	r3, #128	@ 0x80
 80004ce:	061b      	lsls	r3, r3, #24
 80004d0:	469c      	mov	ip, r3
 80004d2:	4460      	add	r0, ip
 80004d4:	e7f1      	b.n	80004ba <__aeabi_d2uiz+0x1a>
 80004d6:	46c0      	nop			@ (mov r8, r8)
 80004d8:	41e00000 	.word	0x41e00000

080004dc <__aeabi_fadd>:
 80004dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004de:	024b      	lsls	r3, r1, #9
 80004e0:	0a5a      	lsrs	r2, r3, #9
 80004e2:	4694      	mov	ip, r2
 80004e4:	004a      	lsls	r2, r1, #1
 80004e6:	0fc9      	lsrs	r1, r1, #31
 80004e8:	46ce      	mov	lr, r9
 80004ea:	4647      	mov	r7, r8
 80004ec:	4689      	mov	r9, r1
 80004ee:	0045      	lsls	r5, r0, #1
 80004f0:	0246      	lsls	r6, r0, #9
 80004f2:	0e2d      	lsrs	r5, r5, #24
 80004f4:	0e12      	lsrs	r2, r2, #24
 80004f6:	b580      	push	{r7, lr}
 80004f8:	0999      	lsrs	r1, r3, #6
 80004fa:	0a77      	lsrs	r7, r6, #9
 80004fc:	0fc4      	lsrs	r4, r0, #31
 80004fe:	09b6      	lsrs	r6, r6, #6
 8000500:	1aab      	subs	r3, r5, r2
 8000502:	454c      	cmp	r4, r9
 8000504:	d020      	beq.n	8000548 <__aeabi_fadd+0x6c>
 8000506:	2b00      	cmp	r3, #0
 8000508:	dd0c      	ble.n	8000524 <__aeabi_fadd+0x48>
 800050a:	2a00      	cmp	r2, #0
 800050c:	d134      	bne.n	8000578 <__aeabi_fadd+0x9c>
 800050e:	2900      	cmp	r1, #0
 8000510:	d02a      	beq.n	8000568 <__aeabi_fadd+0x8c>
 8000512:	1e5a      	subs	r2, r3, #1
 8000514:	2b01      	cmp	r3, #1
 8000516:	d100      	bne.n	800051a <__aeabi_fadd+0x3e>
 8000518:	e08f      	b.n	800063a <__aeabi_fadd+0x15e>
 800051a:	2bff      	cmp	r3, #255	@ 0xff
 800051c:	d100      	bne.n	8000520 <__aeabi_fadd+0x44>
 800051e:	e0cd      	b.n	80006bc <__aeabi_fadd+0x1e0>
 8000520:	0013      	movs	r3, r2
 8000522:	e02f      	b.n	8000584 <__aeabi_fadd+0xa8>
 8000524:	2b00      	cmp	r3, #0
 8000526:	d060      	beq.n	80005ea <__aeabi_fadd+0x10e>
 8000528:	1b53      	subs	r3, r2, r5
 800052a:	2d00      	cmp	r5, #0
 800052c:	d000      	beq.n	8000530 <__aeabi_fadd+0x54>
 800052e:	e0ee      	b.n	800070e <__aeabi_fadd+0x232>
 8000530:	2e00      	cmp	r6, #0
 8000532:	d100      	bne.n	8000536 <__aeabi_fadd+0x5a>
 8000534:	e13e      	b.n	80007b4 <__aeabi_fadd+0x2d8>
 8000536:	1e5c      	subs	r4, r3, #1
 8000538:	2b01      	cmp	r3, #1
 800053a:	d100      	bne.n	800053e <__aeabi_fadd+0x62>
 800053c:	e16b      	b.n	8000816 <__aeabi_fadd+0x33a>
 800053e:	2bff      	cmp	r3, #255	@ 0xff
 8000540:	d100      	bne.n	8000544 <__aeabi_fadd+0x68>
 8000542:	e0b9      	b.n	80006b8 <__aeabi_fadd+0x1dc>
 8000544:	0023      	movs	r3, r4
 8000546:	e0e7      	b.n	8000718 <__aeabi_fadd+0x23c>
 8000548:	2b00      	cmp	r3, #0
 800054a:	dc00      	bgt.n	800054e <__aeabi_fadd+0x72>
 800054c:	e0a4      	b.n	8000698 <__aeabi_fadd+0x1bc>
 800054e:	2a00      	cmp	r2, #0
 8000550:	d069      	beq.n	8000626 <__aeabi_fadd+0x14a>
 8000552:	2dff      	cmp	r5, #255	@ 0xff
 8000554:	d100      	bne.n	8000558 <__aeabi_fadd+0x7c>
 8000556:	e0b1      	b.n	80006bc <__aeabi_fadd+0x1e0>
 8000558:	2280      	movs	r2, #128	@ 0x80
 800055a:	04d2      	lsls	r2, r2, #19
 800055c:	4311      	orrs	r1, r2
 800055e:	2b1b      	cmp	r3, #27
 8000560:	dc00      	bgt.n	8000564 <__aeabi_fadd+0x88>
 8000562:	e0e9      	b.n	8000738 <__aeabi_fadd+0x25c>
 8000564:	002b      	movs	r3, r5
 8000566:	3605      	adds	r6, #5
 8000568:	08f7      	lsrs	r7, r6, #3
 800056a:	2bff      	cmp	r3, #255	@ 0xff
 800056c:	d100      	bne.n	8000570 <__aeabi_fadd+0x94>
 800056e:	e0a5      	b.n	80006bc <__aeabi_fadd+0x1e0>
 8000570:	027a      	lsls	r2, r7, #9
 8000572:	0a52      	lsrs	r2, r2, #9
 8000574:	b2d8      	uxtb	r0, r3
 8000576:	e030      	b.n	80005da <__aeabi_fadd+0xfe>
 8000578:	2dff      	cmp	r5, #255	@ 0xff
 800057a:	d100      	bne.n	800057e <__aeabi_fadd+0xa2>
 800057c:	e09e      	b.n	80006bc <__aeabi_fadd+0x1e0>
 800057e:	2280      	movs	r2, #128	@ 0x80
 8000580:	04d2      	lsls	r2, r2, #19
 8000582:	4311      	orrs	r1, r2
 8000584:	2001      	movs	r0, #1
 8000586:	2b1b      	cmp	r3, #27
 8000588:	dc08      	bgt.n	800059c <__aeabi_fadd+0xc0>
 800058a:	0008      	movs	r0, r1
 800058c:	2220      	movs	r2, #32
 800058e:	40d8      	lsrs	r0, r3
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	4099      	lsls	r1, r3
 8000594:	000b      	movs	r3, r1
 8000596:	1e5a      	subs	r2, r3, #1
 8000598:	4193      	sbcs	r3, r2
 800059a:	4318      	orrs	r0, r3
 800059c:	1a36      	subs	r6, r6, r0
 800059e:	0173      	lsls	r3, r6, #5
 80005a0:	d400      	bmi.n	80005a4 <__aeabi_fadd+0xc8>
 80005a2:	e071      	b.n	8000688 <__aeabi_fadd+0x1ac>
 80005a4:	01b6      	lsls	r6, r6, #6
 80005a6:	09b7      	lsrs	r7, r6, #6
 80005a8:	0038      	movs	r0, r7
 80005aa:	f002 f9a9 	bl	8002900 <__clzsi2>
 80005ae:	003b      	movs	r3, r7
 80005b0:	3805      	subs	r0, #5
 80005b2:	4083      	lsls	r3, r0
 80005b4:	4285      	cmp	r5, r0
 80005b6:	dd4d      	ble.n	8000654 <__aeabi_fadd+0x178>
 80005b8:	4eb4      	ldr	r6, [pc, #720]	@ (800088c <__aeabi_fadd+0x3b0>)
 80005ba:	1a2d      	subs	r5, r5, r0
 80005bc:	401e      	ands	r6, r3
 80005be:	075a      	lsls	r2, r3, #29
 80005c0:	d068      	beq.n	8000694 <__aeabi_fadd+0x1b8>
 80005c2:	220f      	movs	r2, #15
 80005c4:	4013      	ands	r3, r2
 80005c6:	2b04      	cmp	r3, #4
 80005c8:	d064      	beq.n	8000694 <__aeabi_fadd+0x1b8>
 80005ca:	3604      	adds	r6, #4
 80005cc:	0173      	lsls	r3, r6, #5
 80005ce:	d561      	bpl.n	8000694 <__aeabi_fadd+0x1b8>
 80005d0:	1c68      	adds	r0, r5, #1
 80005d2:	2dfe      	cmp	r5, #254	@ 0xfe
 80005d4:	d154      	bne.n	8000680 <__aeabi_fadd+0x1a4>
 80005d6:	20ff      	movs	r0, #255	@ 0xff
 80005d8:	2200      	movs	r2, #0
 80005da:	05c0      	lsls	r0, r0, #23
 80005dc:	4310      	orrs	r0, r2
 80005de:	07e4      	lsls	r4, r4, #31
 80005e0:	4320      	orrs	r0, r4
 80005e2:	bcc0      	pop	{r6, r7}
 80005e4:	46b9      	mov	r9, r7
 80005e6:	46b0      	mov	r8, r6
 80005e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005ea:	22fe      	movs	r2, #254	@ 0xfe
 80005ec:	4690      	mov	r8, r2
 80005ee:	1c68      	adds	r0, r5, #1
 80005f0:	0002      	movs	r2, r0
 80005f2:	4640      	mov	r0, r8
 80005f4:	4210      	tst	r0, r2
 80005f6:	d16b      	bne.n	80006d0 <__aeabi_fadd+0x1f4>
 80005f8:	2d00      	cmp	r5, #0
 80005fa:	d000      	beq.n	80005fe <__aeabi_fadd+0x122>
 80005fc:	e0dd      	b.n	80007ba <__aeabi_fadd+0x2de>
 80005fe:	2e00      	cmp	r6, #0
 8000600:	d100      	bne.n	8000604 <__aeabi_fadd+0x128>
 8000602:	e102      	b.n	800080a <__aeabi_fadd+0x32e>
 8000604:	2900      	cmp	r1, #0
 8000606:	d0b3      	beq.n	8000570 <__aeabi_fadd+0x94>
 8000608:	2280      	movs	r2, #128	@ 0x80
 800060a:	1a77      	subs	r7, r6, r1
 800060c:	04d2      	lsls	r2, r2, #19
 800060e:	4217      	tst	r7, r2
 8000610:	d100      	bne.n	8000614 <__aeabi_fadd+0x138>
 8000612:	e136      	b.n	8000882 <__aeabi_fadd+0x3a6>
 8000614:	464c      	mov	r4, r9
 8000616:	1b8e      	subs	r6, r1, r6
 8000618:	d061      	beq.n	80006de <__aeabi_fadd+0x202>
 800061a:	2001      	movs	r0, #1
 800061c:	4216      	tst	r6, r2
 800061e:	d130      	bne.n	8000682 <__aeabi_fadd+0x1a6>
 8000620:	2300      	movs	r3, #0
 8000622:	08f7      	lsrs	r7, r6, #3
 8000624:	e7a4      	b.n	8000570 <__aeabi_fadd+0x94>
 8000626:	2900      	cmp	r1, #0
 8000628:	d09e      	beq.n	8000568 <__aeabi_fadd+0x8c>
 800062a:	1e5a      	subs	r2, r3, #1
 800062c:	2b01      	cmp	r3, #1
 800062e:	d100      	bne.n	8000632 <__aeabi_fadd+0x156>
 8000630:	e0ca      	b.n	80007c8 <__aeabi_fadd+0x2ec>
 8000632:	2bff      	cmp	r3, #255	@ 0xff
 8000634:	d042      	beq.n	80006bc <__aeabi_fadd+0x1e0>
 8000636:	0013      	movs	r3, r2
 8000638:	e791      	b.n	800055e <__aeabi_fadd+0x82>
 800063a:	1a71      	subs	r1, r6, r1
 800063c:	014b      	lsls	r3, r1, #5
 800063e:	d400      	bmi.n	8000642 <__aeabi_fadd+0x166>
 8000640:	e0d1      	b.n	80007e6 <__aeabi_fadd+0x30a>
 8000642:	018f      	lsls	r7, r1, #6
 8000644:	09bf      	lsrs	r7, r7, #6
 8000646:	0038      	movs	r0, r7
 8000648:	f002 f95a 	bl	8002900 <__clzsi2>
 800064c:	003b      	movs	r3, r7
 800064e:	3805      	subs	r0, #5
 8000650:	4083      	lsls	r3, r0
 8000652:	2501      	movs	r5, #1
 8000654:	2220      	movs	r2, #32
 8000656:	1b40      	subs	r0, r0, r5
 8000658:	3001      	adds	r0, #1
 800065a:	1a12      	subs	r2, r2, r0
 800065c:	001e      	movs	r6, r3
 800065e:	4093      	lsls	r3, r2
 8000660:	40c6      	lsrs	r6, r0
 8000662:	1e5a      	subs	r2, r3, #1
 8000664:	4193      	sbcs	r3, r2
 8000666:	431e      	orrs	r6, r3
 8000668:	d039      	beq.n	80006de <__aeabi_fadd+0x202>
 800066a:	0773      	lsls	r3, r6, #29
 800066c:	d100      	bne.n	8000670 <__aeabi_fadd+0x194>
 800066e:	e11b      	b.n	80008a8 <__aeabi_fadd+0x3cc>
 8000670:	230f      	movs	r3, #15
 8000672:	2500      	movs	r5, #0
 8000674:	4033      	ands	r3, r6
 8000676:	2b04      	cmp	r3, #4
 8000678:	d1a7      	bne.n	80005ca <__aeabi_fadd+0xee>
 800067a:	2001      	movs	r0, #1
 800067c:	0172      	lsls	r2, r6, #5
 800067e:	d57c      	bpl.n	800077a <__aeabi_fadd+0x29e>
 8000680:	b2c0      	uxtb	r0, r0
 8000682:	01b2      	lsls	r2, r6, #6
 8000684:	0a52      	lsrs	r2, r2, #9
 8000686:	e7a8      	b.n	80005da <__aeabi_fadd+0xfe>
 8000688:	0773      	lsls	r3, r6, #29
 800068a:	d003      	beq.n	8000694 <__aeabi_fadd+0x1b8>
 800068c:	230f      	movs	r3, #15
 800068e:	4033      	ands	r3, r6
 8000690:	2b04      	cmp	r3, #4
 8000692:	d19a      	bne.n	80005ca <__aeabi_fadd+0xee>
 8000694:	002b      	movs	r3, r5
 8000696:	e767      	b.n	8000568 <__aeabi_fadd+0x8c>
 8000698:	2b00      	cmp	r3, #0
 800069a:	d023      	beq.n	80006e4 <__aeabi_fadd+0x208>
 800069c:	1b53      	subs	r3, r2, r5
 800069e:	2d00      	cmp	r5, #0
 80006a0:	d17b      	bne.n	800079a <__aeabi_fadd+0x2be>
 80006a2:	2e00      	cmp	r6, #0
 80006a4:	d100      	bne.n	80006a8 <__aeabi_fadd+0x1cc>
 80006a6:	e086      	b.n	80007b6 <__aeabi_fadd+0x2da>
 80006a8:	1e5d      	subs	r5, r3, #1
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fadd+0x1d4>
 80006ae:	e08b      	b.n	80007c8 <__aeabi_fadd+0x2ec>
 80006b0:	2bff      	cmp	r3, #255	@ 0xff
 80006b2:	d002      	beq.n	80006ba <__aeabi_fadd+0x1de>
 80006b4:	002b      	movs	r3, r5
 80006b6:	e075      	b.n	80007a4 <__aeabi_fadd+0x2c8>
 80006b8:	464c      	mov	r4, r9
 80006ba:	4667      	mov	r7, ip
 80006bc:	2f00      	cmp	r7, #0
 80006be:	d100      	bne.n	80006c2 <__aeabi_fadd+0x1e6>
 80006c0:	e789      	b.n	80005d6 <__aeabi_fadd+0xfa>
 80006c2:	2280      	movs	r2, #128	@ 0x80
 80006c4:	03d2      	lsls	r2, r2, #15
 80006c6:	433a      	orrs	r2, r7
 80006c8:	0252      	lsls	r2, r2, #9
 80006ca:	20ff      	movs	r0, #255	@ 0xff
 80006cc:	0a52      	lsrs	r2, r2, #9
 80006ce:	e784      	b.n	80005da <__aeabi_fadd+0xfe>
 80006d0:	1a77      	subs	r7, r6, r1
 80006d2:	017b      	lsls	r3, r7, #5
 80006d4:	d46b      	bmi.n	80007ae <__aeabi_fadd+0x2d2>
 80006d6:	2f00      	cmp	r7, #0
 80006d8:	d000      	beq.n	80006dc <__aeabi_fadd+0x200>
 80006da:	e765      	b.n	80005a8 <__aeabi_fadd+0xcc>
 80006dc:	2400      	movs	r4, #0
 80006de:	2000      	movs	r0, #0
 80006e0:	2200      	movs	r2, #0
 80006e2:	e77a      	b.n	80005da <__aeabi_fadd+0xfe>
 80006e4:	22fe      	movs	r2, #254	@ 0xfe
 80006e6:	1c6b      	adds	r3, r5, #1
 80006e8:	421a      	tst	r2, r3
 80006ea:	d149      	bne.n	8000780 <__aeabi_fadd+0x2a4>
 80006ec:	2d00      	cmp	r5, #0
 80006ee:	d000      	beq.n	80006f2 <__aeabi_fadd+0x216>
 80006f0:	e09f      	b.n	8000832 <__aeabi_fadd+0x356>
 80006f2:	2e00      	cmp	r6, #0
 80006f4:	d100      	bne.n	80006f8 <__aeabi_fadd+0x21c>
 80006f6:	e0ba      	b.n	800086e <__aeabi_fadd+0x392>
 80006f8:	2900      	cmp	r1, #0
 80006fa:	d100      	bne.n	80006fe <__aeabi_fadd+0x222>
 80006fc:	e0cf      	b.n	800089e <__aeabi_fadd+0x3c2>
 80006fe:	1872      	adds	r2, r6, r1
 8000700:	0153      	lsls	r3, r2, #5
 8000702:	d400      	bmi.n	8000706 <__aeabi_fadd+0x22a>
 8000704:	e0cd      	b.n	80008a2 <__aeabi_fadd+0x3c6>
 8000706:	0192      	lsls	r2, r2, #6
 8000708:	2001      	movs	r0, #1
 800070a:	0a52      	lsrs	r2, r2, #9
 800070c:	e765      	b.n	80005da <__aeabi_fadd+0xfe>
 800070e:	2aff      	cmp	r2, #255	@ 0xff
 8000710:	d0d2      	beq.n	80006b8 <__aeabi_fadd+0x1dc>
 8000712:	2080      	movs	r0, #128	@ 0x80
 8000714:	04c0      	lsls	r0, r0, #19
 8000716:	4306      	orrs	r6, r0
 8000718:	2001      	movs	r0, #1
 800071a:	2b1b      	cmp	r3, #27
 800071c:	dc08      	bgt.n	8000730 <__aeabi_fadd+0x254>
 800071e:	0030      	movs	r0, r6
 8000720:	2420      	movs	r4, #32
 8000722:	40d8      	lsrs	r0, r3
 8000724:	1ae3      	subs	r3, r4, r3
 8000726:	409e      	lsls	r6, r3
 8000728:	0033      	movs	r3, r6
 800072a:	1e5c      	subs	r4, r3, #1
 800072c:	41a3      	sbcs	r3, r4
 800072e:	4318      	orrs	r0, r3
 8000730:	464c      	mov	r4, r9
 8000732:	0015      	movs	r5, r2
 8000734:	1a0e      	subs	r6, r1, r0
 8000736:	e732      	b.n	800059e <__aeabi_fadd+0xc2>
 8000738:	0008      	movs	r0, r1
 800073a:	2220      	movs	r2, #32
 800073c:	40d8      	lsrs	r0, r3
 800073e:	1ad3      	subs	r3, r2, r3
 8000740:	4099      	lsls	r1, r3
 8000742:	000b      	movs	r3, r1
 8000744:	1e5a      	subs	r2, r3, #1
 8000746:	4193      	sbcs	r3, r2
 8000748:	4303      	orrs	r3, r0
 800074a:	18f6      	adds	r6, r6, r3
 800074c:	0173      	lsls	r3, r6, #5
 800074e:	d59b      	bpl.n	8000688 <__aeabi_fadd+0x1ac>
 8000750:	3501      	adds	r5, #1
 8000752:	2dff      	cmp	r5, #255	@ 0xff
 8000754:	d100      	bne.n	8000758 <__aeabi_fadd+0x27c>
 8000756:	e73e      	b.n	80005d6 <__aeabi_fadd+0xfa>
 8000758:	2301      	movs	r3, #1
 800075a:	494d      	ldr	r1, [pc, #308]	@ (8000890 <__aeabi_fadd+0x3b4>)
 800075c:	0872      	lsrs	r2, r6, #1
 800075e:	4033      	ands	r3, r6
 8000760:	400a      	ands	r2, r1
 8000762:	431a      	orrs	r2, r3
 8000764:	0016      	movs	r6, r2
 8000766:	0753      	lsls	r3, r2, #29
 8000768:	d004      	beq.n	8000774 <__aeabi_fadd+0x298>
 800076a:	230f      	movs	r3, #15
 800076c:	4013      	ands	r3, r2
 800076e:	2b04      	cmp	r3, #4
 8000770:	d000      	beq.n	8000774 <__aeabi_fadd+0x298>
 8000772:	e72a      	b.n	80005ca <__aeabi_fadd+0xee>
 8000774:	0173      	lsls	r3, r6, #5
 8000776:	d500      	bpl.n	800077a <__aeabi_fadd+0x29e>
 8000778:	e72a      	b.n	80005d0 <__aeabi_fadd+0xf4>
 800077a:	002b      	movs	r3, r5
 800077c:	08f7      	lsrs	r7, r6, #3
 800077e:	e6f7      	b.n	8000570 <__aeabi_fadd+0x94>
 8000780:	2bff      	cmp	r3, #255	@ 0xff
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x2aa>
 8000784:	e727      	b.n	80005d6 <__aeabi_fadd+0xfa>
 8000786:	1871      	adds	r1, r6, r1
 8000788:	0849      	lsrs	r1, r1, #1
 800078a:	074a      	lsls	r2, r1, #29
 800078c:	d02f      	beq.n	80007ee <__aeabi_fadd+0x312>
 800078e:	220f      	movs	r2, #15
 8000790:	400a      	ands	r2, r1
 8000792:	2a04      	cmp	r2, #4
 8000794:	d02b      	beq.n	80007ee <__aeabi_fadd+0x312>
 8000796:	1d0e      	adds	r6, r1, #4
 8000798:	e6e6      	b.n	8000568 <__aeabi_fadd+0x8c>
 800079a:	2aff      	cmp	r2, #255	@ 0xff
 800079c:	d08d      	beq.n	80006ba <__aeabi_fadd+0x1de>
 800079e:	2080      	movs	r0, #128	@ 0x80
 80007a0:	04c0      	lsls	r0, r0, #19
 80007a2:	4306      	orrs	r6, r0
 80007a4:	2b1b      	cmp	r3, #27
 80007a6:	dd24      	ble.n	80007f2 <__aeabi_fadd+0x316>
 80007a8:	0013      	movs	r3, r2
 80007aa:	1d4e      	adds	r6, r1, #5
 80007ac:	e6dc      	b.n	8000568 <__aeabi_fadd+0x8c>
 80007ae:	464c      	mov	r4, r9
 80007b0:	1b8f      	subs	r7, r1, r6
 80007b2:	e6f9      	b.n	80005a8 <__aeabi_fadd+0xcc>
 80007b4:	464c      	mov	r4, r9
 80007b6:	000e      	movs	r6, r1
 80007b8:	e6d6      	b.n	8000568 <__aeabi_fadd+0x8c>
 80007ba:	2e00      	cmp	r6, #0
 80007bc:	d149      	bne.n	8000852 <__aeabi_fadd+0x376>
 80007be:	2900      	cmp	r1, #0
 80007c0:	d068      	beq.n	8000894 <__aeabi_fadd+0x3b8>
 80007c2:	4667      	mov	r7, ip
 80007c4:	464c      	mov	r4, r9
 80007c6:	e77c      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 80007c8:	1870      	adds	r0, r6, r1
 80007ca:	0143      	lsls	r3, r0, #5
 80007cc:	d574      	bpl.n	80008b8 <__aeabi_fadd+0x3dc>
 80007ce:	4930      	ldr	r1, [pc, #192]	@ (8000890 <__aeabi_fadd+0x3b4>)
 80007d0:	0840      	lsrs	r0, r0, #1
 80007d2:	4001      	ands	r1, r0
 80007d4:	0743      	lsls	r3, r0, #29
 80007d6:	d009      	beq.n	80007ec <__aeabi_fadd+0x310>
 80007d8:	230f      	movs	r3, #15
 80007da:	4003      	ands	r3, r0
 80007dc:	2b04      	cmp	r3, #4
 80007de:	d005      	beq.n	80007ec <__aeabi_fadd+0x310>
 80007e0:	2302      	movs	r3, #2
 80007e2:	1d0e      	adds	r6, r1, #4
 80007e4:	e6c0      	b.n	8000568 <__aeabi_fadd+0x8c>
 80007e6:	2301      	movs	r3, #1
 80007e8:	08cf      	lsrs	r7, r1, #3
 80007ea:	e6c1      	b.n	8000570 <__aeabi_fadd+0x94>
 80007ec:	2302      	movs	r3, #2
 80007ee:	08cf      	lsrs	r7, r1, #3
 80007f0:	e6be      	b.n	8000570 <__aeabi_fadd+0x94>
 80007f2:	2520      	movs	r5, #32
 80007f4:	0030      	movs	r0, r6
 80007f6:	40d8      	lsrs	r0, r3
 80007f8:	1aeb      	subs	r3, r5, r3
 80007fa:	409e      	lsls	r6, r3
 80007fc:	0033      	movs	r3, r6
 80007fe:	1e5d      	subs	r5, r3, #1
 8000800:	41ab      	sbcs	r3, r5
 8000802:	4303      	orrs	r3, r0
 8000804:	0015      	movs	r5, r2
 8000806:	185e      	adds	r6, r3, r1
 8000808:	e7a0      	b.n	800074c <__aeabi_fadd+0x270>
 800080a:	2900      	cmp	r1, #0
 800080c:	d100      	bne.n	8000810 <__aeabi_fadd+0x334>
 800080e:	e765      	b.n	80006dc <__aeabi_fadd+0x200>
 8000810:	464c      	mov	r4, r9
 8000812:	4667      	mov	r7, ip
 8000814:	e6ac      	b.n	8000570 <__aeabi_fadd+0x94>
 8000816:	1b8f      	subs	r7, r1, r6
 8000818:	017b      	lsls	r3, r7, #5
 800081a:	d52e      	bpl.n	800087a <__aeabi_fadd+0x39e>
 800081c:	01bf      	lsls	r7, r7, #6
 800081e:	09bf      	lsrs	r7, r7, #6
 8000820:	0038      	movs	r0, r7
 8000822:	f002 f86d 	bl	8002900 <__clzsi2>
 8000826:	003b      	movs	r3, r7
 8000828:	3805      	subs	r0, #5
 800082a:	4083      	lsls	r3, r0
 800082c:	464c      	mov	r4, r9
 800082e:	3501      	adds	r5, #1
 8000830:	e710      	b.n	8000654 <__aeabi_fadd+0x178>
 8000832:	2e00      	cmp	r6, #0
 8000834:	d100      	bne.n	8000838 <__aeabi_fadd+0x35c>
 8000836:	e740      	b.n	80006ba <__aeabi_fadd+0x1de>
 8000838:	2900      	cmp	r1, #0
 800083a:	d100      	bne.n	800083e <__aeabi_fadd+0x362>
 800083c:	e741      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 800083e:	2380      	movs	r3, #128	@ 0x80
 8000840:	03db      	lsls	r3, r3, #15
 8000842:	429f      	cmp	r7, r3
 8000844:	d200      	bcs.n	8000848 <__aeabi_fadd+0x36c>
 8000846:	e73c      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 8000848:	459c      	cmp	ip, r3
 800084a:	d300      	bcc.n	800084e <__aeabi_fadd+0x372>
 800084c:	e739      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 800084e:	4667      	mov	r7, ip
 8000850:	e737      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 8000852:	2900      	cmp	r1, #0
 8000854:	d100      	bne.n	8000858 <__aeabi_fadd+0x37c>
 8000856:	e734      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 8000858:	2380      	movs	r3, #128	@ 0x80
 800085a:	03db      	lsls	r3, r3, #15
 800085c:	429f      	cmp	r7, r3
 800085e:	d200      	bcs.n	8000862 <__aeabi_fadd+0x386>
 8000860:	e72f      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 8000862:	459c      	cmp	ip, r3
 8000864:	d300      	bcc.n	8000868 <__aeabi_fadd+0x38c>
 8000866:	e72c      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 8000868:	464c      	mov	r4, r9
 800086a:	4667      	mov	r7, ip
 800086c:	e729      	b.n	80006c2 <__aeabi_fadd+0x1e6>
 800086e:	2900      	cmp	r1, #0
 8000870:	d100      	bne.n	8000874 <__aeabi_fadd+0x398>
 8000872:	e734      	b.n	80006de <__aeabi_fadd+0x202>
 8000874:	2300      	movs	r3, #0
 8000876:	08cf      	lsrs	r7, r1, #3
 8000878:	e67a      	b.n	8000570 <__aeabi_fadd+0x94>
 800087a:	464c      	mov	r4, r9
 800087c:	2301      	movs	r3, #1
 800087e:	08ff      	lsrs	r7, r7, #3
 8000880:	e676      	b.n	8000570 <__aeabi_fadd+0x94>
 8000882:	2f00      	cmp	r7, #0
 8000884:	d100      	bne.n	8000888 <__aeabi_fadd+0x3ac>
 8000886:	e729      	b.n	80006dc <__aeabi_fadd+0x200>
 8000888:	08ff      	lsrs	r7, r7, #3
 800088a:	e671      	b.n	8000570 <__aeabi_fadd+0x94>
 800088c:	fbffffff 	.word	0xfbffffff
 8000890:	7dffffff 	.word	0x7dffffff
 8000894:	2280      	movs	r2, #128	@ 0x80
 8000896:	2400      	movs	r4, #0
 8000898:	20ff      	movs	r0, #255	@ 0xff
 800089a:	03d2      	lsls	r2, r2, #15
 800089c:	e69d      	b.n	80005da <__aeabi_fadd+0xfe>
 800089e:	2300      	movs	r3, #0
 80008a0:	e666      	b.n	8000570 <__aeabi_fadd+0x94>
 80008a2:	2300      	movs	r3, #0
 80008a4:	08d7      	lsrs	r7, r2, #3
 80008a6:	e663      	b.n	8000570 <__aeabi_fadd+0x94>
 80008a8:	2001      	movs	r0, #1
 80008aa:	0172      	lsls	r2, r6, #5
 80008ac:	d500      	bpl.n	80008b0 <__aeabi_fadd+0x3d4>
 80008ae:	e6e7      	b.n	8000680 <__aeabi_fadd+0x1a4>
 80008b0:	0031      	movs	r1, r6
 80008b2:	2300      	movs	r3, #0
 80008b4:	08cf      	lsrs	r7, r1, #3
 80008b6:	e65b      	b.n	8000570 <__aeabi_fadd+0x94>
 80008b8:	2301      	movs	r3, #1
 80008ba:	08c7      	lsrs	r7, r0, #3
 80008bc:	e658      	b.n	8000570 <__aeabi_fadd+0x94>
 80008be:	46c0      	nop			@ (mov r8, r8)

080008c0 <__aeabi_fmul>:
 80008c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008c2:	464f      	mov	r7, r9
 80008c4:	4646      	mov	r6, r8
 80008c6:	46d6      	mov	lr, sl
 80008c8:	0044      	lsls	r4, r0, #1
 80008ca:	b5c0      	push	{r6, r7, lr}
 80008cc:	0246      	lsls	r6, r0, #9
 80008ce:	1c0f      	adds	r7, r1, #0
 80008d0:	0a76      	lsrs	r6, r6, #9
 80008d2:	0e24      	lsrs	r4, r4, #24
 80008d4:	0fc5      	lsrs	r5, r0, #31
 80008d6:	2c00      	cmp	r4, #0
 80008d8:	d100      	bne.n	80008dc <__aeabi_fmul+0x1c>
 80008da:	e0da      	b.n	8000a92 <__aeabi_fmul+0x1d2>
 80008dc:	2cff      	cmp	r4, #255	@ 0xff
 80008de:	d074      	beq.n	80009ca <__aeabi_fmul+0x10a>
 80008e0:	2380      	movs	r3, #128	@ 0x80
 80008e2:	00f6      	lsls	r6, r6, #3
 80008e4:	04db      	lsls	r3, r3, #19
 80008e6:	431e      	orrs	r6, r3
 80008e8:	2300      	movs	r3, #0
 80008ea:	4699      	mov	r9, r3
 80008ec:	469a      	mov	sl, r3
 80008ee:	3c7f      	subs	r4, #127	@ 0x7f
 80008f0:	027b      	lsls	r3, r7, #9
 80008f2:	0a5b      	lsrs	r3, r3, #9
 80008f4:	4698      	mov	r8, r3
 80008f6:	007b      	lsls	r3, r7, #1
 80008f8:	0e1b      	lsrs	r3, r3, #24
 80008fa:	0fff      	lsrs	r7, r7, #31
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d074      	beq.n	80009ea <__aeabi_fmul+0x12a>
 8000900:	2bff      	cmp	r3, #255	@ 0xff
 8000902:	d100      	bne.n	8000906 <__aeabi_fmul+0x46>
 8000904:	e08e      	b.n	8000a24 <__aeabi_fmul+0x164>
 8000906:	4642      	mov	r2, r8
 8000908:	2180      	movs	r1, #128	@ 0x80
 800090a:	00d2      	lsls	r2, r2, #3
 800090c:	04c9      	lsls	r1, r1, #19
 800090e:	4311      	orrs	r1, r2
 8000910:	3b7f      	subs	r3, #127	@ 0x7f
 8000912:	002a      	movs	r2, r5
 8000914:	18e4      	adds	r4, r4, r3
 8000916:	464b      	mov	r3, r9
 8000918:	407a      	eors	r2, r7
 800091a:	4688      	mov	r8, r1
 800091c:	b2d2      	uxtb	r2, r2
 800091e:	2b0a      	cmp	r3, #10
 8000920:	dc75      	bgt.n	8000a0e <__aeabi_fmul+0x14e>
 8000922:	464b      	mov	r3, r9
 8000924:	2000      	movs	r0, #0
 8000926:	2b02      	cmp	r3, #2
 8000928:	dd0f      	ble.n	800094a <__aeabi_fmul+0x8a>
 800092a:	4649      	mov	r1, r9
 800092c:	2301      	movs	r3, #1
 800092e:	408b      	lsls	r3, r1
 8000930:	21a6      	movs	r1, #166	@ 0xa6
 8000932:	00c9      	lsls	r1, r1, #3
 8000934:	420b      	tst	r3, r1
 8000936:	d169      	bne.n	8000a0c <__aeabi_fmul+0x14c>
 8000938:	2190      	movs	r1, #144	@ 0x90
 800093a:	0089      	lsls	r1, r1, #2
 800093c:	420b      	tst	r3, r1
 800093e:	d000      	beq.n	8000942 <__aeabi_fmul+0x82>
 8000940:	e100      	b.n	8000b44 <__aeabi_fmul+0x284>
 8000942:	2188      	movs	r1, #136	@ 0x88
 8000944:	4219      	tst	r1, r3
 8000946:	d000      	beq.n	800094a <__aeabi_fmul+0x8a>
 8000948:	e0f5      	b.n	8000b36 <__aeabi_fmul+0x276>
 800094a:	4641      	mov	r1, r8
 800094c:	0409      	lsls	r1, r1, #16
 800094e:	0c09      	lsrs	r1, r1, #16
 8000950:	4643      	mov	r3, r8
 8000952:	0008      	movs	r0, r1
 8000954:	0c35      	lsrs	r5, r6, #16
 8000956:	0436      	lsls	r6, r6, #16
 8000958:	0c1b      	lsrs	r3, r3, #16
 800095a:	0c36      	lsrs	r6, r6, #16
 800095c:	4370      	muls	r0, r6
 800095e:	4369      	muls	r1, r5
 8000960:	435e      	muls	r6, r3
 8000962:	435d      	muls	r5, r3
 8000964:	1876      	adds	r6, r6, r1
 8000966:	0c03      	lsrs	r3, r0, #16
 8000968:	199b      	adds	r3, r3, r6
 800096a:	4299      	cmp	r1, r3
 800096c:	d903      	bls.n	8000976 <__aeabi_fmul+0xb6>
 800096e:	2180      	movs	r1, #128	@ 0x80
 8000970:	0249      	lsls	r1, r1, #9
 8000972:	468c      	mov	ip, r1
 8000974:	4465      	add	r5, ip
 8000976:	0400      	lsls	r0, r0, #16
 8000978:	0419      	lsls	r1, r3, #16
 800097a:	0c00      	lsrs	r0, r0, #16
 800097c:	1809      	adds	r1, r1, r0
 800097e:	018e      	lsls	r6, r1, #6
 8000980:	1e70      	subs	r0, r6, #1
 8000982:	4186      	sbcs	r6, r0
 8000984:	0c1b      	lsrs	r3, r3, #16
 8000986:	0e89      	lsrs	r1, r1, #26
 8000988:	195b      	adds	r3, r3, r5
 800098a:	430e      	orrs	r6, r1
 800098c:	019b      	lsls	r3, r3, #6
 800098e:	431e      	orrs	r6, r3
 8000990:	011b      	lsls	r3, r3, #4
 8000992:	d46c      	bmi.n	8000a6e <__aeabi_fmul+0x1ae>
 8000994:	0023      	movs	r3, r4
 8000996:	337f      	adds	r3, #127	@ 0x7f
 8000998:	2b00      	cmp	r3, #0
 800099a:	dc00      	bgt.n	800099e <__aeabi_fmul+0xde>
 800099c:	e0b1      	b.n	8000b02 <__aeabi_fmul+0x242>
 800099e:	0015      	movs	r5, r2
 80009a0:	0771      	lsls	r1, r6, #29
 80009a2:	d00b      	beq.n	80009bc <__aeabi_fmul+0xfc>
 80009a4:	200f      	movs	r0, #15
 80009a6:	0021      	movs	r1, r4
 80009a8:	4030      	ands	r0, r6
 80009aa:	2804      	cmp	r0, #4
 80009ac:	d006      	beq.n	80009bc <__aeabi_fmul+0xfc>
 80009ae:	3604      	adds	r6, #4
 80009b0:	0132      	lsls	r2, r6, #4
 80009b2:	d503      	bpl.n	80009bc <__aeabi_fmul+0xfc>
 80009b4:	4b6e      	ldr	r3, [pc, #440]	@ (8000b70 <__aeabi_fmul+0x2b0>)
 80009b6:	401e      	ands	r6, r3
 80009b8:	000b      	movs	r3, r1
 80009ba:	3380      	adds	r3, #128	@ 0x80
 80009bc:	2bfe      	cmp	r3, #254	@ 0xfe
 80009be:	dd00      	ble.n	80009c2 <__aeabi_fmul+0x102>
 80009c0:	e0bd      	b.n	8000b3e <__aeabi_fmul+0x27e>
 80009c2:	01b2      	lsls	r2, r6, #6
 80009c4:	0a52      	lsrs	r2, r2, #9
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	e048      	b.n	8000a5c <__aeabi_fmul+0x19c>
 80009ca:	2e00      	cmp	r6, #0
 80009cc:	d000      	beq.n	80009d0 <__aeabi_fmul+0x110>
 80009ce:	e092      	b.n	8000af6 <__aeabi_fmul+0x236>
 80009d0:	2308      	movs	r3, #8
 80009d2:	4699      	mov	r9, r3
 80009d4:	3b06      	subs	r3, #6
 80009d6:	469a      	mov	sl, r3
 80009d8:	027b      	lsls	r3, r7, #9
 80009da:	0a5b      	lsrs	r3, r3, #9
 80009dc:	4698      	mov	r8, r3
 80009de:	007b      	lsls	r3, r7, #1
 80009e0:	24ff      	movs	r4, #255	@ 0xff
 80009e2:	0e1b      	lsrs	r3, r3, #24
 80009e4:	0fff      	lsrs	r7, r7, #31
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d18a      	bne.n	8000900 <__aeabi_fmul+0x40>
 80009ea:	4642      	mov	r2, r8
 80009ec:	2a00      	cmp	r2, #0
 80009ee:	d164      	bne.n	8000aba <__aeabi_fmul+0x1fa>
 80009f0:	4649      	mov	r1, r9
 80009f2:	3201      	adds	r2, #1
 80009f4:	4311      	orrs	r1, r2
 80009f6:	4689      	mov	r9, r1
 80009f8:	290a      	cmp	r1, #10
 80009fa:	dc08      	bgt.n	8000a0e <__aeabi_fmul+0x14e>
 80009fc:	407d      	eors	r5, r7
 80009fe:	2001      	movs	r0, #1
 8000a00:	b2ea      	uxtb	r2, r5
 8000a02:	2902      	cmp	r1, #2
 8000a04:	dc91      	bgt.n	800092a <__aeabi_fmul+0x6a>
 8000a06:	0015      	movs	r5, r2
 8000a08:	2200      	movs	r2, #0
 8000a0a:	e027      	b.n	8000a5c <__aeabi_fmul+0x19c>
 8000a0c:	0015      	movs	r5, r2
 8000a0e:	4653      	mov	r3, sl
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d100      	bne.n	8000a16 <__aeabi_fmul+0x156>
 8000a14:	e093      	b.n	8000b3e <__aeabi_fmul+0x27e>
 8000a16:	2b03      	cmp	r3, #3
 8000a18:	d01a      	beq.n	8000a50 <__aeabi_fmul+0x190>
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d12c      	bne.n	8000a78 <__aeabi_fmul+0x1b8>
 8000a1e:	2300      	movs	r3, #0
 8000a20:	2200      	movs	r2, #0
 8000a22:	e01b      	b.n	8000a5c <__aeabi_fmul+0x19c>
 8000a24:	4643      	mov	r3, r8
 8000a26:	34ff      	adds	r4, #255	@ 0xff
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d055      	beq.n	8000ad8 <__aeabi_fmul+0x218>
 8000a2c:	2103      	movs	r1, #3
 8000a2e:	464b      	mov	r3, r9
 8000a30:	430b      	orrs	r3, r1
 8000a32:	0019      	movs	r1, r3
 8000a34:	2b0a      	cmp	r3, #10
 8000a36:	dc00      	bgt.n	8000a3a <__aeabi_fmul+0x17a>
 8000a38:	e092      	b.n	8000b60 <__aeabi_fmul+0x2a0>
 8000a3a:	2b0f      	cmp	r3, #15
 8000a3c:	d000      	beq.n	8000a40 <__aeabi_fmul+0x180>
 8000a3e:	e08c      	b.n	8000b5a <__aeabi_fmul+0x29a>
 8000a40:	2280      	movs	r2, #128	@ 0x80
 8000a42:	03d2      	lsls	r2, r2, #15
 8000a44:	4216      	tst	r6, r2
 8000a46:	d003      	beq.n	8000a50 <__aeabi_fmul+0x190>
 8000a48:	4643      	mov	r3, r8
 8000a4a:	4213      	tst	r3, r2
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fmul+0x190>
 8000a4e:	e07d      	b.n	8000b4c <__aeabi_fmul+0x28c>
 8000a50:	2280      	movs	r2, #128	@ 0x80
 8000a52:	03d2      	lsls	r2, r2, #15
 8000a54:	4332      	orrs	r2, r6
 8000a56:	0252      	lsls	r2, r2, #9
 8000a58:	0a52      	lsrs	r2, r2, #9
 8000a5a:	23ff      	movs	r3, #255	@ 0xff
 8000a5c:	05d8      	lsls	r0, r3, #23
 8000a5e:	07ed      	lsls	r5, r5, #31
 8000a60:	4310      	orrs	r0, r2
 8000a62:	4328      	orrs	r0, r5
 8000a64:	bce0      	pop	{r5, r6, r7}
 8000a66:	46ba      	mov	sl, r7
 8000a68:	46b1      	mov	r9, r6
 8000a6a:	46a8      	mov	r8, r5
 8000a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a6e:	2301      	movs	r3, #1
 8000a70:	0015      	movs	r5, r2
 8000a72:	0871      	lsrs	r1, r6, #1
 8000a74:	401e      	ands	r6, r3
 8000a76:	430e      	orrs	r6, r1
 8000a78:	0023      	movs	r3, r4
 8000a7a:	3380      	adds	r3, #128	@ 0x80
 8000a7c:	1c61      	adds	r1, r4, #1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	dd41      	ble.n	8000b06 <__aeabi_fmul+0x246>
 8000a82:	0772      	lsls	r2, r6, #29
 8000a84:	d094      	beq.n	80009b0 <__aeabi_fmul+0xf0>
 8000a86:	220f      	movs	r2, #15
 8000a88:	4032      	ands	r2, r6
 8000a8a:	2a04      	cmp	r2, #4
 8000a8c:	d000      	beq.n	8000a90 <__aeabi_fmul+0x1d0>
 8000a8e:	e78e      	b.n	80009ae <__aeabi_fmul+0xee>
 8000a90:	e78e      	b.n	80009b0 <__aeabi_fmul+0xf0>
 8000a92:	2e00      	cmp	r6, #0
 8000a94:	d105      	bne.n	8000aa2 <__aeabi_fmul+0x1e2>
 8000a96:	2304      	movs	r3, #4
 8000a98:	4699      	mov	r9, r3
 8000a9a:	3b03      	subs	r3, #3
 8000a9c:	2400      	movs	r4, #0
 8000a9e:	469a      	mov	sl, r3
 8000aa0:	e726      	b.n	80008f0 <__aeabi_fmul+0x30>
 8000aa2:	0030      	movs	r0, r6
 8000aa4:	f001 ff2c 	bl	8002900 <__clzsi2>
 8000aa8:	2476      	movs	r4, #118	@ 0x76
 8000aaa:	1f43      	subs	r3, r0, #5
 8000aac:	409e      	lsls	r6, r3
 8000aae:	2300      	movs	r3, #0
 8000ab0:	4264      	negs	r4, r4
 8000ab2:	4699      	mov	r9, r3
 8000ab4:	469a      	mov	sl, r3
 8000ab6:	1a24      	subs	r4, r4, r0
 8000ab8:	e71a      	b.n	80008f0 <__aeabi_fmul+0x30>
 8000aba:	4640      	mov	r0, r8
 8000abc:	f001 ff20 	bl	8002900 <__clzsi2>
 8000ac0:	464b      	mov	r3, r9
 8000ac2:	1a24      	subs	r4, r4, r0
 8000ac4:	3c76      	subs	r4, #118	@ 0x76
 8000ac6:	2b0a      	cmp	r3, #10
 8000ac8:	dca1      	bgt.n	8000a0e <__aeabi_fmul+0x14e>
 8000aca:	4643      	mov	r3, r8
 8000acc:	3805      	subs	r0, #5
 8000ace:	4083      	lsls	r3, r0
 8000ad0:	407d      	eors	r5, r7
 8000ad2:	4698      	mov	r8, r3
 8000ad4:	b2ea      	uxtb	r2, r5
 8000ad6:	e724      	b.n	8000922 <__aeabi_fmul+0x62>
 8000ad8:	464a      	mov	r2, r9
 8000ada:	3302      	adds	r3, #2
 8000adc:	4313      	orrs	r3, r2
 8000ade:	002a      	movs	r2, r5
 8000ae0:	407a      	eors	r2, r7
 8000ae2:	b2d2      	uxtb	r2, r2
 8000ae4:	2b0a      	cmp	r3, #10
 8000ae6:	dc92      	bgt.n	8000a0e <__aeabi_fmul+0x14e>
 8000ae8:	4649      	mov	r1, r9
 8000aea:	0015      	movs	r5, r2
 8000aec:	2900      	cmp	r1, #0
 8000aee:	d026      	beq.n	8000b3e <__aeabi_fmul+0x27e>
 8000af0:	4699      	mov	r9, r3
 8000af2:	2002      	movs	r0, #2
 8000af4:	e719      	b.n	800092a <__aeabi_fmul+0x6a>
 8000af6:	230c      	movs	r3, #12
 8000af8:	4699      	mov	r9, r3
 8000afa:	3b09      	subs	r3, #9
 8000afc:	24ff      	movs	r4, #255	@ 0xff
 8000afe:	469a      	mov	sl, r3
 8000b00:	e6f6      	b.n	80008f0 <__aeabi_fmul+0x30>
 8000b02:	0015      	movs	r5, r2
 8000b04:	0021      	movs	r1, r4
 8000b06:	2201      	movs	r2, #1
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	2b1b      	cmp	r3, #27
 8000b0c:	dd00      	ble.n	8000b10 <__aeabi_fmul+0x250>
 8000b0e:	e786      	b.n	8000a1e <__aeabi_fmul+0x15e>
 8000b10:	319e      	adds	r1, #158	@ 0x9e
 8000b12:	0032      	movs	r2, r6
 8000b14:	408e      	lsls	r6, r1
 8000b16:	40da      	lsrs	r2, r3
 8000b18:	1e73      	subs	r3, r6, #1
 8000b1a:	419e      	sbcs	r6, r3
 8000b1c:	4332      	orrs	r2, r6
 8000b1e:	0753      	lsls	r3, r2, #29
 8000b20:	d004      	beq.n	8000b2c <__aeabi_fmul+0x26c>
 8000b22:	230f      	movs	r3, #15
 8000b24:	4013      	ands	r3, r2
 8000b26:	2b04      	cmp	r3, #4
 8000b28:	d000      	beq.n	8000b2c <__aeabi_fmul+0x26c>
 8000b2a:	3204      	adds	r2, #4
 8000b2c:	0153      	lsls	r3, r2, #5
 8000b2e:	d510      	bpl.n	8000b52 <__aeabi_fmul+0x292>
 8000b30:	2301      	movs	r3, #1
 8000b32:	2200      	movs	r2, #0
 8000b34:	e792      	b.n	8000a5c <__aeabi_fmul+0x19c>
 8000b36:	003d      	movs	r5, r7
 8000b38:	4646      	mov	r6, r8
 8000b3a:	4682      	mov	sl, r0
 8000b3c:	e767      	b.n	8000a0e <__aeabi_fmul+0x14e>
 8000b3e:	23ff      	movs	r3, #255	@ 0xff
 8000b40:	2200      	movs	r2, #0
 8000b42:	e78b      	b.n	8000a5c <__aeabi_fmul+0x19c>
 8000b44:	2280      	movs	r2, #128	@ 0x80
 8000b46:	2500      	movs	r5, #0
 8000b48:	03d2      	lsls	r2, r2, #15
 8000b4a:	e786      	b.n	8000a5a <__aeabi_fmul+0x19a>
 8000b4c:	003d      	movs	r5, r7
 8000b4e:	431a      	orrs	r2, r3
 8000b50:	e783      	b.n	8000a5a <__aeabi_fmul+0x19a>
 8000b52:	0192      	lsls	r2, r2, #6
 8000b54:	2300      	movs	r3, #0
 8000b56:	0a52      	lsrs	r2, r2, #9
 8000b58:	e780      	b.n	8000a5c <__aeabi_fmul+0x19c>
 8000b5a:	003d      	movs	r5, r7
 8000b5c:	4646      	mov	r6, r8
 8000b5e:	e777      	b.n	8000a50 <__aeabi_fmul+0x190>
 8000b60:	002a      	movs	r2, r5
 8000b62:	2301      	movs	r3, #1
 8000b64:	407a      	eors	r2, r7
 8000b66:	408b      	lsls	r3, r1
 8000b68:	2003      	movs	r0, #3
 8000b6a:	b2d2      	uxtb	r2, r2
 8000b6c:	e6e9      	b.n	8000942 <__aeabi_fmul+0x82>
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	f7ffffff 	.word	0xf7ffffff

08000b74 <__aeabi_fsub>:
 8000b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b76:	4647      	mov	r7, r8
 8000b78:	46ce      	mov	lr, r9
 8000b7a:	0243      	lsls	r3, r0, #9
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	0a5f      	lsrs	r7, r3, #9
 8000b80:	099b      	lsrs	r3, r3, #6
 8000b82:	0045      	lsls	r5, r0, #1
 8000b84:	004a      	lsls	r2, r1, #1
 8000b86:	469c      	mov	ip, r3
 8000b88:	024b      	lsls	r3, r1, #9
 8000b8a:	0fc4      	lsrs	r4, r0, #31
 8000b8c:	0fce      	lsrs	r6, r1, #31
 8000b8e:	0e2d      	lsrs	r5, r5, #24
 8000b90:	0a58      	lsrs	r0, r3, #9
 8000b92:	0e12      	lsrs	r2, r2, #24
 8000b94:	0999      	lsrs	r1, r3, #6
 8000b96:	2aff      	cmp	r2, #255	@ 0xff
 8000b98:	d06b      	beq.n	8000c72 <__aeabi_fsub+0xfe>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	405e      	eors	r6, r3
 8000b9e:	1aab      	subs	r3, r5, r2
 8000ba0:	42b4      	cmp	r4, r6
 8000ba2:	d04b      	beq.n	8000c3c <__aeabi_fsub+0xc8>
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	dc00      	bgt.n	8000baa <__aeabi_fsub+0x36>
 8000ba8:	e0ff      	b.n	8000daa <__aeabi_fsub+0x236>
 8000baa:	2a00      	cmp	r2, #0
 8000bac:	d100      	bne.n	8000bb0 <__aeabi_fsub+0x3c>
 8000bae:	e088      	b.n	8000cc2 <__aeabi_fsub+0x14e>
 8000bb0:	2dff      	cmp	r5, #255	@ 0xff
 8000bb2:	d100      	bne.n	8000bb6 <__aeabi_fsub+0x42>
 8000bb4:	e0ef      	b.n	8000d96 <__aeabi_fsub+0x222>
 8000bb6:	2280      	movs	r2, #128	@ 0x80
 8000bb8:	04d2      	lsls	r2, r2, #19
 8000bba:	4311      	orrs	r1, r2
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	2b1b      	cmp	r3, #27
 8000bc0:	dc08      	bgt.n	8000bd4 <__aeabi_fsub+0x60>
 8000bc2:	0008      	movs	r0, r1
 8000bc4:	2220      	movs	r2, #32
 8000bc6:	40d8      	lsrs	r0, r3
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	4099      	lsls	r1, r3
 8000bcc:	000b      	movs	r3, r1
 8000bce:	1e5a      	subs	r2, r3, #1
 8000bd0:	4193      	sbcs	r3, r2
 8000bd2:	4318      	orrs	r0, r3
 8000bd4:	4663      	mov	r3, ip
 8000bd6:	1a1b      	subs	r3, r3, r0
 8000bd8:	469c      	mov	ip, r3
 8000bda:	4663      	mov	r3, ip
 8000bdc:	015b      	lsls	r3, r3, #5
 8000bde:	d400      	bmi.n	8000be2 <__aeabi_fsub+0x6e>
 8000be0:	e0cd      	b.n	8000d7e <__aeabi_fsub+0x20a>
 8000be2:	4663      	mov	r3, ip
 8000be4:	019f      	lsls	r7, r3, #6
 8000be6:	09bf      	lsrs	r7, r7, #6
 8000be8:	0038      	movs	r0, r7
 8000bea:	f001 fe89 	bl	8002900 <__clzsi2>
 8000bee:	003b      	movs	r3, r7
 8000bf0:	3805      	subs	r0, #5
 8000bf2:	4083      	lsls	r3, r0
 8000bf4:	4285      	cmp	r5, r0
 8000bf6:	dc00      	bgt.n	8000bfa <__aeabi_fsub+0x86>
 8000bf8:	e0a2      	b.n	8000d40 <__aeabi_fsub+0x1cc>
 8000bfa:	4ab7      	ldr	r2, [pc, #732]	@ (8000ed8 <__aeabi_fsub+0x364>)
 8000bfc:	1a2d      	subs	r5, r5, r0
 8000bfe:	401a      	ands	r2, r3
 8000c00:	4694      	mov	ip, r2
 8000c02:	075a      	lsls	r2, r3, #29
 8000c04:	d100      	bne.n	8000c08 <__aeabi_fsub+0x94>
 8000c06:	e0c3      	b.n	8000d90 <__aeabi_fsub+0x21c>
 8000c08:	220f      	movs	r2, #15
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	2b04      	cmp	r3, #4
 8000c0e:	d100      	bne.n	8000c12 <__aeabi_fsub+0x9e>
 8000c10:	e0be      	b.n	8000d90 <__aeabi_fsub+0x21c>
 8000c12:	2304      	movs	r3, #4
 8000c14:	4698      	mov	r8, r3
 8000c16:	44c4      	add	ip, r8
 8000c18:	4663      	mov	r3, ip
 8000c1a:	015b      	lsls	r3, r3, #5
 8000c1c:	d400      	bmi.n	8000c20 <__aeabi_fsub+0xac>
 8000c1e:	e0b7      	b.n	8000d90 <__aeabi_fsub+0x21c>
 8000c20:	1c68      	adds	r0, r5, #1
 8000c22:	2dfe      	cmp	r5, #254	@ 0xfe
 8000c24:	d000      	beq.n	8000c28 <__aeabi_fsub+0xb4>
 8000c26:	e0a5      	b.n	8000d74 <__aeabi_fsub+0x200>
 8000c28:	20ff      	movs	r0, #255	@ 0xff
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	05c0      	lsls	r0, r0, #23
 8000c2e:	4310      	orrs	r0, r2
 8000c30:	07e4      	lsls	r4, r4, #31
 8000c32:	4320      	orrs	r0, r4
 8000c34:	bcc0      	pop	{r6, r7}
 8000c36:	46b9      	mov	r9, r7
 8000c38:	46b0      	mov	r8, r6
 8000c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	dc00      	bgt.n	8000c42 <__aeabi_fsub+0xce>
 8000c40:	e1eb      	b.n	800101a <__aeabi_fsub+0x4a6>
 8000c42:	2a00      	cmp	r2, #0
 8000c44:	d046      	beq.n	8000cd4 <__aeabi_fsub+0x160>
 8000c46:	2dff      	cmp	r5, #255	@ 0xff
 8000c48:	d100      	bne.n	8000c4c <__aeabi_fsub+0xd8>
 8000c4a:	e0a4      	b.n	8000d96 <__aeabi_fsub+0x222>
 8000c4c:	2280      	movs	r2, #128	@ 0x80
 8000c4e:	04d2      	lsls	r2, r2, #19
 8000c50:	4311      	orrs	r1, r2
 8000c52:	2b1b      	cmp	r3, #27
 8000c54:	dc00      	bgt.n	8000c58 <__aeabi_fsub+0xe4>
 8000c56:	e0fb      	b.n	8000e50 <__aeabi_fsub+0x2dc>
 8000c58:	2305      	movs	r3, #5
 8000c5a:	4698      	mov	r8, r3
 8000c5c:	002b      	movs	r3, r5
 8000c5e:	44c4      	add	ip, r8
 8000c60:	4662      	mov	r2, ip
 8000c62:	08d7      	lsrs	r7, r2, #3
 8000c64:	2bff      	cmp	r3, #255	@ 0xff
 8000c66:	d100      	bne.n	8000c6a <__aeabi_fsub+0xf6>
 8000c68:	e095      	b.n	8000d96 <__aeabi_fsub+0x222>
 8000c6a:	027a      	lsls	r2, r7, #9
 8000c6c:	0a52      	lsrs	r2, r2, #9
 8000c6e:	b2d8      	uxtb	r0, r3
 8000c70:	e7dc      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000c72:	002b      	movs	r3, r5
 8000c74:	3bff      	subs	r3, #255	@ 0xff
 8000c76:	4699      	mov	r9, r3
 8000c78:	2900      	cmp	r1, #0
 8000c7a:	d118      	bne.n	8000cae <__aeabi_fsub+0x13a>
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	405e      	eors	r6, r3
 8000c80:	42b4      	cmp	r4, r6
 8000c82:	d100      	bne.n	8000c86 <__aeabi_fsub+0x112>
 8000c84:	e0ca      	b.n	8000e1c <__aeabi_fsub+0x2a8>
 8000c86:	464b      	mov	r3, r9
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d02d      	beq.n	8000ce8 <__aeabi_fsub+0x174>
 8000c8c:	2d00      	cmp	r5, #0
 8000c8e:	d000      	beq.n	8000c92 <__aeabi_fsub+0x11e>
 8000c90:	e13c      	b.n	8000f0c <__aeabi_fsub+0x398>
 8000c92:	23ff      	movs	r3, #255	@ 0xff
 8000c94:	4664      	mov	r4, ip
 8000c96:	2c00      	cmp	r4, #0
 8000c98:	d100      	bne.n	8000c9c <__aeabi_fsub+0x128>
 8000c9a:	e15f      	b.n	8000f5c <__aeabi_fsub+0x3e8>
 8000c9c:	1e5d      	subs	r5, r3, #1
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d100      	bne.n	8000ca4 <__aeabi_fsub+0x130>
 8000ca2:	e174      	b.n	8000f8e <__aeabi_fsub+0x41a>
 8000ca4:	0034      	movs	r4, r6
 8000ca6:	2bff      	cmp	r3, #255	@ 0xff
 8000ca8:	d074      	beq.n	8000d94 <__aeabi_fsub+0x220>
 8000caa:	002b      	movs	r3, r5
 8000cac:	e103      	b.n	8000eb6 <__aeabi_fsub+0x342>
 8000cae:	42b4      	cmp	r4, r6
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_fsub+0x140>
 8000cb2:	e09c      	b.n	8000dee <__aeabi_fsub+0x27a>
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d017      	beq.n	8000ce8 <__aeabi_fsub+0x174>
 8000cb8:	2d00      	cmp	r5, #0
 8000cba:	d0ea      	beq.n	8000c92 <__aeabi_fsub+0x11e>
 8000cbc:	0007      	movs	r7, r0
 8000cbe:	0034      	movs	r4, r6
 8000cc0:	e06c      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d0cc      	beq.n	8000c60 <__aeabi_fsub+0xec>
 8000cc6:	1e5a      	subs	r2, r3, #1
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d02b      	beq.n	8000d24 <__aeabi_fsub+0x1b0>
 8000ccc:	2bff      	cmp	r3, #255	@ 0xff
 8000cce:	d062      	beq.n	8000d96 <__aeabi_fsub+0x222>
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	e773      	b.n	8000bbc <__aeabi_fsub+0x48>
 8000cd4:	2900      	cmp	r1, #0
 8000cd6:	d0c3      	beq.n	8000c60 <__aeabi_fsub+0xec>
 8000cd8:	1e5a      	subs	r2, r3, #1
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d100      	bne.n	8000ce0 <__aeabi_fsub+0x16c>
 8000cde:	e11e      	b.n	8000f1e <__aeabi_fsub+0x3aa>
 8000ce0:	2bff      	cmp	r3, #255	@ 0xff
 8000ce2:	d058      	beq.n	8000d96 <__aeabi_fsub+0x222>
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	e7b4      	b.n	8000c52 <__aeabi_fsub+0xde>
 8000ce8:	22fe      	movs	r2, #254	@ 0xfe
 8000cea:	1c6b      	adds	r3, r5, #1
 8000cec:	421a      	tst	r2, r3
 8000cee:	d10d      	bne.n	8000d0c <__aeabi_fsub+0x198>
 8000cf0:	2d00      	cmp	r5, #0
 8000cf2:	d060      	beq.n	8000db6 <__aeabi_fsub+0x242>
 8000cf4:	4663      	mov	r3, ip
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d000      	beq.n	8000cfc <__aeabi_fsub+0x188>
 8000cfa:	e120      	b.n	8000f3e <__aeabi_fsub+0x3ca>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_fsub+0x18e>
 8000d00:	e128      	b.n	8000f54 <__aeabi_fsub+0x3e0>
 8000d02:	2280      	movs	r2, #128	@ 0x80
 8000d04:	2400      	movs	r4, #0
 8000d06:	20ff      	movs	r0, #255	@ 0xff
 8000d08:	03d2      	lsls	r2, r2, #15
 8000d0a:	e78f      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000d0c:	4663      	mov	r3, ip
 8000d0e:	1a5f      	subs	r7, r3, r1
 8000d10:	017b      	lsls	r3, r7, #5
 8000d12:	d500      	bpl.n	8000d16 <__aeabi_fsub+0x1a2>
 8000d14:	e0fe      	b.n	8000f14 <__aeabi_fsub+0x3a0>
 8000d16:	2f00      	cmp	r7, #0
 8000d18:	d000      	beq.n	8000d1c <__aeabi_fsub+0x1a8>
 8000d1a:	e765      	b.n	8000be8 <__aeabi_fsub+0x74>
 8000d1c:	2400      	movs	r4, #0
 8000d1e:	2000      	movs	r0, #0
 8000d20:	2200      	movs	r2, #0
 8000d22:	e783      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000d24:	4663      	mov	r3, ip
 8000d26:	1a59      	subs	r1, r3, r1
 8000d28:	014b      	lsls	r3, r1, #5
 8000d2a:	d400      	bmi.n	8000d2e <__aeabi_fsub+0x1ba>
 8000d2c:	e119      	b.n	8000f62 <__aeabi_fsub+0x3ee>
 8000d2e:	018f      	lsls	r7, r1, #6
 8000d30:	09bf      	lsrs	r7, r7, #6
 8000d32:	0038      	movs	r0, r7
 8000d34:	f001 fde4 	bl	8002900 <__clzsi2>
 8000d38:	003b      	movs	r3, r7
 8000d3a:	3805      	subs	r0, #5
 8000d3c:	4083      	lsls	r3, r0
 8000d3e:	2501      	movs	r5, #1
 8000d40:	2220      	movs	r2, #32
 8000d42:	1b40      	subs	r0, r0, r5
 8000d44:	3001      	adds	r0, #1
 8000d46:	1a12      	subs	r2, r2, r0
 8000d48:	0019      	movs	r1, r3
 8000d4a:	4093      	lsls	r3, r2
 8000d4c:	40c1      	lsrs	r1, r0
 8000d4e:	1e5a      	subs	r2, r3, #1
 8000d50:	4193      	sbcs	r3, r2
 8000d52:	4319      	orrs	r1, r3
 8000d54:	468c      	mov	ip, r1
 8000d56:	1e0b      	subs	r3, r1, #0
 8000d58:	d0e1      	beq.n	8000d1e <__aeabi_fsub+0x1aa>
 8000d5a:	075b      	lsls	r3, r3, #29
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_fsub+0x1ec>
 8000d5e:	e152      	b.n	8001006 <__aeabi_fsub+0x492>
 8000d60:	230f      	movs	r3, #15
 8000d62:	2500      	movs	r5, #0
 8000d64:	400b      	ands	r3, r1
 8000d66:	2b04      	cmp	r3, #4
 8000d68:	d000      	beq.n	8000d6c <__aeabi_fsub+0x1f8>
 8000d6a:	e752      	b.n	8000c12 <__aeabi_fsub+0x9e>
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	014a      	lsls	r2, r1, #5
 8000d70:	d400      	bmi.n	8000d74 <__aeabi_fsub+0x200>
 8000d72:	e092      	b.n	8000e9a <__aeabi_fsub+0x326>
 8000d74:	b2c0      	uxtb	r0, r0
 8000d76:	4663      	mov	r3, ip
 8000d78:	019a      	lsls	r2, r3, #6
 8000d7a:	0a52      	lsrs	r2, r2, #9
 8000d7c:	e756      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000d7e:	4663      	mov	r3, ip
 8000d80:	075b      	lsls	r3, r3, #29
 8000d82:	d005      	beq.n	8000d90 <__aeabi_fsub+0x21c>
 8000d84:	230f      	movs	r3, #15
 8000d86:	4662      	mov	r2, ip
 8000d88:	4013      	ands	r3, r2
 8000d8a:	2b04      	cmp	r3, #4
 8000d8c:	d000      	beq.n	8000d90 <__aeabi_fsub+0x21c>
 8000d8e:	e740      	b.n	8000c12 <__aeabi_fsub+0x9e>
 8000d90:	002b      	movs	r3, r5
 8000d92:	e765      	b.n	8000c60 <__aeabi_fsub+0xec>
 8000d94:	0007      	movs	r7, r0
 8000d96:	2f00      	cmp	r7, #0
 8000d98:	d100      	bne.n	8000d9c <__aeabi_fsub+0x228>
 8000d9a:	e745      	b.n	8000c28 <__aeabi_fsub+0xb4>
 8000d9c:	2280      	movs	r2, #128	@ 0x80
 8000d9e:	03d2      	lsls	r2, r2, #15
 8000da0:	433a      	orrs	r2, r7
 8000da2:	0252      	lsls	r2, r2, #9
 8000da4:	20ff      	movs	r0, #255	@ 0xff
 8000da6:	0a52      	lsrs	r2, r2, #9
 8000da8:	e740      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d179      	bne.n	8000ea2 <__aeabi_fsub+0x32e>
 8000dae:	22fe      	movs	r2, #254	@ 0xfe
 8000db0:	1c6b      	adds	r3, r5, #1
 8000db2:	421a      	tst	r2, r3
 8000db4:	d1aa      	bne.n	8000d0c <__aeabi_fsub+0x198>
 8000db6:	4663      	mov	r3, ip
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d100      	bne.n	8000dbe <__aeabi_fsub+0x24a>
 8000dbc:	e0f5      	b.n	8000faa <__aeabi_fsub+0x436>
 8000dbe:	2900      	cmp	r1, #0
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_fsub+0x250>
 8000dc2:	e0d1      	b.n	8000f68 <__aeabi_fsub+0x3f4>
 8000dc4:	1a5f      	subs	r7, r3, r1
 8000dc6:	2380      	movs	r3, #128	@ 0x80
 8000dc8:	04db      	lsls	r3, r3, #19
 8000dca:	421f      	tst	r7, r3
 8000dcc:	d100      	bne.n	8000dd0 <__aeabi_fsub+0x25c>
 8000dce:	e10e      	b.n	8000fee <__aeabi_fsub+0x47a>
 8000dd0:	4662      	mov	r2, ip
 8000dd2:	2401      	movs	r4, #1
 8000dd4:	1a8a      	subs	r2, r1, r2
 8000dd6:	4694      	mov	ip, r2
 8000dd8:	2000      	movs	r0, #0
 8000dda:	4034      	ands	r4, r6
 8000ddc:	2a00      	cmp	r2, #0
 8000dde:	d100      	bne.n	8000de2 <__aeabi_fsub+0x26e>
 8000de0:	e724      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000de2:	2001      	movs	r0, #1
 8000de4:	421a      	tst	r2, r3
 8000de6:	d1c6      	bne.n	8000d76 <__aeabi_fsub+0x202>
 8000de8:	2300      	movs	r3, #0
 8000dea:	08d7      	lsrs	r7, r2, #3
 8000dec:	e73d      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d017      	beq.n	8000e22 <__aeabi_fsub+0x2ae>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d000      	beq.n	8000df8 <__aeabi_fsub+0x284>
 8000df6:	e0af      	b.n	8000f58 <__aeabi_fsub+0x3e4>
 8000df8:	23ff      	movs	r3, #255	@ 0xff
 8000dfa:	4665      	mov	r5, ip
 8000dfc:	2d00      	cmp	r5, #0
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_fsub+0x28e>
 8000e00:	e0ad      	b.n	8000f5e <__aeabi_fsub+0x3ea>
 8000e02:	1e5e      	subs	r6, r3, #1
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d100      	bne.n	8000e0a <__aeabi_fsub+0x296>
 8000e08:	e089      	b.n	8000f1e <__aeabi_fsub+0x3aa>
 8000e0a:	2bff      	cmp	r3, #255	@ 0xff
 8000e0c:	d0c2      	beq.n	8000d94 <__aeabi_fsub+0x220>
 8000e0e:	2e1b      	cmp	r6, #27
 8000e10:	dc00      	bgt.n	8000e14 <__aeabi_fsub+0x2a0>
 8000e12:	e0ab      	b.n	8000f6c <__aeabi_fsub+0x3f8>
 8000e14:	1d4b      	adds	r3, r1, #5
 8000e16:	469c      	mov	ip, r3
 8000e18:	0013      	movs	r3, r2
 8000e1a:	e721      	b.n	8000c60 <__aeabi_fsub+0xec>
 8000e1c:	464b      	mov	r3, r9
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d170      	bne.n	8000f04 <__aeabi_fsub+0x390>
 8000e22:	22fe      	movs	r2, #254	@ 0xfe
 8000e24:	1c6b      	adds	r3, r5, #1
 8000e26:	421a      	tst	r2, r3
 8000e28:	d15e      	bne.n	8000ee8 <__aeabi_fsub+0x374>
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d000      	beq.n	8000e30 <__aeabi_fsub+0x2bc>
 8000e2e:	e0c3      	b.n	8000fb8 <__aeabi_fsub+0x444>
 8000e30:	4663      	mov	r3, ip
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d100      	bne.n	8000e38 <__aeabi_fsub+0x2c4>
 8000e36:	e0d0      	b.n	8000fda <__aeabi_fsub+0x466>
 8000e38:	2900      	cmp	r1, #0
 8000e3a:	d100      	bne.n	8000e3e <__aeabi_fsub+0x2ca>
 8000e3c:	e094      	b.n	8000f68 <__aeabi_fsub+0x3f4>
 8000e3e:	000a      	movs	r2, r1
 8000e40:	4462      	add	r2, ip
 8000e42:	0153      	lsls	r3, r2, #5
 8000e44:	d400      	bmi.n	8000e48 <__aeabi_fsub+0x2d4>
 8000e46:	e0d8      	b.n	8000ffa <__aeabi_fsub+0x486>
 8000e48:	0192      	lsls	r2, r2, #6
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	0a52      	lsrs	r2, r2, #9
 8000e4e:	e6ed      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000e50:	0008      	movs	r0, r1
 8000e52:	2220      	movs	r2, #32
 8000e54:	40d8      	lsrs	r0, r3
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	4099      	lsls	r1, r3
 8000e5a:	000b      	movs	r3, r1
 8000e5c:	1e5a      	subs	r2, r3, #1
 8000e5e:	4193      	sbcs	r3, r2
 8000e60:	4303      	orrs	r3, r0
 8000e62:	449c      	add	ip, r3
 8000e64:	4663      	mov	r3, ip
 8000e66:	015b      	lsls	r3, r3, #5
 8000e68:	d589      	bpl.n	8000d7e <__aeabi_fsub+0x20a>
 8000e6a:	3501      	adds	r5, #1
 8000e6c:	2dff      	cmp	r5, #255	@ 0xff
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_fsub+0x2fe>
 8000e70:	e6da      	b.n	8000c28 <__aeabi_fsub+0xb4>
 8000e72:	4662      	mov	r2, ip
 8000e74:	2301      	movs	r3, #1
 8000e76:	4919      	ldr	r1, [pc, #100]	@ (8000edc <__aeabi_fsub+0x368>)
 8000e78:	4013      	ands	r3, r2
 8000e7a:	0852      	lsrs	r2, r2, #1
 8000e7c:	400a      	ands	r2, r1
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	0013      	movs	r3, r2
 8000e82:	4694      	mov	ip, r2
 8000e84:	075b      	lsls	r3, r3, #29
 8000e86:	d004      	beq.n	8000e92 <__aeabi_fsub+0x31e>
 8000e88:	230f      	movs	r3, #15
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	2b04      	cmp	r3, #4
 8000e8e:	d000      	beq.n	8000e92 <__aeabi_fsub+0x31e>
 8000e90:	e6bf      	b.n	8000c12 <__aeabi_fsub+0x9e>
 8000e92:	4663      	mov	r3, ip
 8000e94:	015b      	lsls	r3, r3, #5
 8000e96:	d500      	bpl.n	8000e9a <__aeabi_fsub+0x326>
 8000e98:	e6c2      	b.n	8000c20 <__aeabi_fsub+0xac>
 8000e9a:	4663      	mov	r3, ip
 8000e9c:	08df      	lsrs	r7, r3, #3
 8000e9e:	002b      	movs	r3, r5
 8000ea0:	e6e3      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000ea2:	1b53      	subs	r3, r2, r5
 8000ea4:	2d00      	cmp	r5, #0
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_fsub+0x336>
 8000ea8:	e6f4      	b.n	8000c94 <__aeabi_fsub+0x120>
 8000eaa:	2080      	movs	r0, #128	@ 0x80
 8000eac:	4664      	mov	r4, ip
 8000eae:	04c0      	lsls	r0, r0, #19
 8000eb0:	4304      	orrs	r4, r0
 8000eb2:	46a4      	mov	ip, r4
 8000eb4:	0034      	movs	r4, r6
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	2b1b      	cmp	r3, #27
 8000eba:	dc09      	bgt.n	8000ed0 <__aeabi_fsub+0x35c>
 8000ebc:	2520      	movs	r5, #32
 8000ebe:	4660      	mov	r0, ip
 8000ec0:	40d8      	lsrs	r0, r3
 8000ec2:	1aeb      	subs	r3, r5, r3
 8000ec4:	4665      	mov	r5, ip
 8000ec6:	409d      	lsls	r5, r3
 8000ec8:	002b      	movs	r3, r5
 8000eca:	1e5d      	subs	r5, r3, #1
 8000ecc:	41ab      	sbcs	r3, r5
 8000ece:	4318      	orrs	r0, r3
 8000ed0:	1a0b      	subs	r3, r1, r0
 8000ed2:	469c      	mov	ip, r3
 8000ed4:	0015      	movs	r5, r2
 8000ed6:	e680      	b.n	8000bda <__aeabi_fsub+0x66>
 8000ed8:	fbffffff 	.word	0xfbffffff
 8000edc:	7dffffff 	.word	0x7dffffff
 8000ee0:	22fe      	movs	r2, #254	@ 0xfe
 8000ee2:	1c6b      	adds	r3, r5, #1
 8000ee4:	4213      	tst	r3, r2
 8000ee6:	d0a3      	beq.n	8000e30 <__aeabi_fsub+0x2bc>
 8000ee8:	2bff      	cmp	r3, #255	@ 0xff
 8000eea:	d100      	bne.n	8000eee <__aeabi_fsub+0x37a>
 8000eec:	e69c      	b.n	8000c28 <__aeabi_fsub+0xb4>
 8000eee:	4461      	add	r1, ip
 8000ef0:	0849      	lsrs	r1, r1, #1
 8000ef2:	074a      	lsls	r2, r1, #29
 8000ef4:	d049      	beq.n	8000f8a <__aeabi_fsub+0x416>
 8000ef6:	220f      	movs	r2, #15
 8000ef8:	400a      	ands	r2, r1
 8000efa:	2a04      	cmp	r2, #4
 8000efc:	d045      	beq.n	8000f8a <__aeabi_fsub+0x416>
 8000efe:	1d0a      	adds	r2, r1, #4
 8000f00:	4694      	mov	ip, r2
 8000f02:	e6ad      	b.n	8000c60 <__aeabi_fsub+0xec>
 8000f04:	2d00      	cmp	r5, #0
 8000f06:	d100      	bne.n	8000f0a <__aeabi_fsub+0x396>
 8000f08:	e776      	b.n	8000df8 <__aeabi_fsub+0x284>
 8000f0a:	e68d      	b.n	8000c28 <__aeabi_fsub+0xb4>
 8000f0c:	0034      	movs	r4, r6
 8000f0e:	20ff      	movs	r0, #255	@ 0xff
 8000f10:	2200      	movs	r2, #0
 8000f12:	e68b      	b.n	8000c2c <__aeabi_fsub+0xb8>
 8000f14:	4663      	mov	r3, ip
 8000f16:	2401      	movs	r4, #1
 8000f18:	1acf      	subs	r7, r1, r3
 8000f1a:	4034      	ands	r4, r6
 8000f1c:	e664      	b.n	8000be8 <__aeabi_fsub+0x74>
 8000f1e:	4461      	add	r1, ip
 8000f20:	014b      	lsls	r3, r1, #5
 8000f22:	d56d      	bpl.n	8001000 <__aeabi_fsub+0x48c>
 8000f24:	0848      	lsrs	r0, r1, #1
 8000f26:	4944      	ldr	r1, [pc, #272]	@ (8001038 <__aeabi_fsub+0x4c4>)
 8000f28:	4001      	ands	r1, r0
 8000f2a:	0743      	lsls	r3, r0, #29
 8000f2c:	d02c      	beq.n	8000f88 <__aeabi_fsub+0x414>
 8000f2e:	230f      	movs	r3, #15
 8000f30:	4003      	ands	r3, r0
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	d028      	beq.n	8000f88 <__aeabi_fsub+0x414>
 8000f36:	1d0b      	adds	r3, r1, #4
 8000f38:	469c      	mov	ip, r3
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	e690      	b.n	8000c60 <__aeabi_fsub+0xec>
 8000f3e:	2900      	cmp	r1, #0
 8000f40:	d100      	bne.n	8000f44 <__aeabi_fsub+0x3d0>
 8000f42:	e72b      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000f44:	2380      	movs	r3, #128	@ 0x80
 8000f46:	03db      	lsls	r3, r3, #15
 8000f48:	429f      	cmp	r7, r3
 8000f4a:	d200      	bcs.n	8000f4e <__aeabi_fsub+0x3da>
 8000f4c:	e726      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000f4e:	4298      	cmp	r0, r3
 8000f50:	d300      	bcc.n	8000f54 <__aeabi_fsub+0x3e0>
 8000f52:	e723      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000f54:	2401      	movs	r4, #1
 8000f56:	4034      	ands	r4, r6
 8000f58:	0007      	movs	r7, r0
 8000f5a:	e71f      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000f5c:	0034      	movs	r4, r6
 8000f5e:	468c      	mov	ip, r1
 8000f60:	e67e      	b.n	8000c60 <__aeabi_fsub+0xec>
 8000f62:	2301      	movs	r3, #1
 8000f64:	08cf      	lsrs	r7, r1, #3
 8000f66:	e680      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	e67e      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000f6c:	2020      	movs	r0, #32
 8000f6e:	4665      	mov	r5, ip
 8000f70:	1b80      	subs	r0, r0, r6
 8000f72:	4085      	lsls	r5, r0
 8000f74:	4663      	mov	r3, ip
 8000f76:	0028      	movs	r0, r5
 8000f78:	40f3      	lsrs	r3, r6
 8000f7a:	1e45      	subs	r5, r0, #1
 8000f7c:	41a8      	sbcs	r0, r5
 8000f7e:	4303      	orrs	r3, r0
 8000f80:	469c      	mov	ip, r3
 8000f82:	0015      	movs	r5, r2
 8000f84:	448c      	add	ip, r1
 8000f86:	e76d      	b.n	8000e64 <__aeabi_fsub+0x2f0>
 8000f88:	2302      	movs	r3, #2
 8000f8a:	08cf      	lsrs	r7, r1, #3
 8000f8c:	e66d      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000f8e:	1b0f      	subs	r7, r1, r4
 8000f90:	017b      	lsls	r3, r7, #5
 8000f92:	d528      	bpl.n	8000fe6 <__aeabi_fsub+0x472>
 8000f94:	01bf      	lsls	r7, r7, #6
 8000f96:	09bf      	lsrs	r7, r7, #6
 8000f98:	0038      	movs	r0, r7
 8000f9a:	f001 fcb1 	bl	8002900 <__clzsi2>
 8000f9e:	003b      	movs	r3, r7
 8000fa0:	3805      	subs	r0, #5
 8000fa2:	4083      	lsls	r3, r0
 8000fa4:	0034      	movs	r4, r6
 8000fa6:	2501      	movs	r5, #1
 8000fa8:	e6ca      	b.n	8000d40 <__aeabi_fsub+0x1cc>
 8000faa:	2900      	cmp	r1, #0
 8000fac:	d100      	bne.n	8000fb0 <__aeabi_fsub+0x43c>
 8000fae:	e6b5      	b.n	8000d1c <__aeabi_fsub+0x1a8>
 8000fb0:	2401      	movs	r4, #1
 8000fb2:	0007      	movs	r7, r0
 8000fb4:	4034      	ands	r4, r6
 8000fb6:	e658      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000fb8:	4663      	mov	r3, ip
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d100      	bne.n	8000fc0 <__aeabi_fsub+0x44c>
 8000fbe:	e6e9      	b.n	8000d94 <__aeabi_fsub+0x220>
 8000fc0:	2900      	cmp	r1, #0
 8000fc2:	d100      	bne.n	8000fc6 <__aeabi_fsub+0x452>
 8000fc4:	e6ea      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000fc6:	2380      	movs	r3, #128	@ 0x80
 8000fc8:	03db      	lsls	r3, r3, #15
 8000fca:	429f      	cmp	r7, r3
 8000fcc:	d200      	bcs.n	8000fd0 <__aeabi_fsub+0x45c>
 8000fce:	e6e5      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000fd0:	4298      	cmp	r0, r3
 8000fd2:	d300      	bcc.n	8000fd6 <__aeabi_fsub+0x462>
 8000fd4:	e6e2      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000fd6:	0007      	movs	r7, r0
 8000fd8:	e6e0      	b.n	8000d9c <__aeabi_fsub+0x228>
 8000fda:	2900      	cmp	r1, #0
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_fsub+0x46c>
 8000fde:	e69e      	b.n	8000d1e <__aeabi_fsub+0x1aa>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	08cf      	lsrs	r7, r1, #3
 8000fe4:	e641      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000fe6:	0034      	movs	r4, r6
 8000fe8:	2301      	movs	r3, #1
 8000fea:	08ff      	lsrs	r7, r7, #3
 8000fec:	e63d      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000fee:	2f00      	cmp	r7, #0
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_fsub+0x480>
 8000ff2:	e693      	b.n	8000d1c <__aeabi_fsub+0x1a8>
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	08ff      	lsrs	r7, r7, #3
 8000ff8:	e637      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	08d7      	lsrs	r7, r2, #3
 8000ffe:	e634      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8001000:	2301      	movs	r3, #1
 8001002:	08cf      	lsrs	r7, r1, #3
 8001004:	e631      	b.n	8000c6a <__aeabi_fsub+0xf6>
 8001006:	2280      	movs	r2, #128	@ 0x80
 8001008:	000b      	movs	r3, r1
 800100a:	04d2      	lsls	r2, r2, #19
 800100c:	2001      	movs	r0, #1
 800100e:	4013      	ands	r3, r2
 8001010:	4211      	tst	r1, r2
 8001012:	d000      	beq.n	8001016 <__aeabi_fsub+0x4a2>
 8001014:	e6ae      	b.n	8000d74 <__aeabi_fsub+0x200>
 8001016:	08cf      	lsrs	r7, r1, #3
 8001018:	e627      	b.n	8000c6a <__aeabi_fsub+0xf6>
 800101a:	2b00      	cmp	r3, #0
 800101c:	d100      	bne.n	8001020 <__aeabi_fsub+0x4ac>
 800101e:	e75f      	b.n	8000ee0 <__aeabi_fsub+0x36c>
 8001020:	1b56      	subs	r6, r2, r5
 8001022:	2d00      	cmp	r5, #0
 8001024:	d101      	bne.n	800102a <__aeabi_fsub+0x4b6>
 8001026:	0033      	movs	r3, r6
 8001028:	e6e7      	b.n	8000dfa <__aeabi_fsub+0x286>
 800102a:	2380      	movs	r3, #128	@ 0x80
 800102c:	4660      	mov	r0, ip
 800102e:	04db      	lsls	r3, r3, #19
 8001030:	4318      	orrs	r0, r3
 8001032:	4684      	mov	ip, r0
 8001034:	e6eb      	b.n	8000e0e <__aeabi_fsub+0x29a>
 8001036:	46c0      	nop			@ (mov r8, r8)
 8001038:	7dffffff 	.word	0x7dffffff

0800103c <__aeabi_f2iz>:
 800103c:	0241      	lsls	r1, r0, #9
 800103e:	0042      	lsls	r2, r0, #1
 8001040:	0fc3      	lsrs	r3, r0, #31
 8001042:	0a49      	lsrs	r1, r1, #9
 8001044:	2000      	movs	r0, #0
 8001046:	0e12      	lsrs	r2, r2, #24
 8001048:	2a7e      	cmp	r2, #126	@ 0x7e
 800104a:	dd03      	ble.n	8001054 <__aeabi_f2iz+0x18>
 800104c:	2a9d      	cmp	r2, #157	@ 0x9d
 800104e:	dd02      	ble.n	8001056 <__aeabi_f2iz+0x1a>
 8001050:	4a09      	ldr	r2, [pc, #36]	@ (8001078 <__aeabi_f2iz+0x3c>)
 8001052:	1898      	adds	r0, r3, r2
 8001054:	4770      	bx	lr
 8001056:	2080      	movs	r0, #128	@ 0x80
 8001058:	0400      	lsls	r0, r0, #16
 800105a:	4301      	orrs	r1, r0
 800105c:	2a95      	cmp	r2, #149	@ 0x95
 800105e:	dc07      	bgt.n	8001070 <__aeabi_f2iz+0x34>
 8001060:	2096      	movs	r0, #150	@ 0x96
 8001062:	1a82      	subs	r2, r0, r2
 8001064:	40d1      	lsrs	r1, r2
 8001066:	4248      	negs	r0, r1
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1f3      	bne.n	8001054 <__aeabi_f2iz+0x18>
 800106c:	0008      	movs	r0, r1
 800106e:	e7f1      	b.n	8001054 <__aeabi_f2iz+0x18>
 8001070:	3a96      	subs	r2, #150	@ 0x96
 8001072:	4091      	lsls	r1, r2
 8001074:	e7f7      	b.n	8001066 <__aeabi_f2iz+0x2a>
 8001076:	46c0      	nop			@ (mov r8, r8)
 8001078:	7fffffff 	.word	0x7fffffff

0800107c <__aeabi_i2f>:
 800107c:	b570      	push	{r4, r5, r6, lr}
 800107e:	2800      	cmp	r0, #0
 8001080:	d012      	beq.n	80010a8 <__aeabi_i2f+0x2c>
 8001082:	17c3      	asrs	r3, r0, #31
 8001084:	18c5      	adds	r5, r0, r3
 8001086:	405d      	eors	r5, r3
 8001088:	0fc4      	lsrs	r4, r0, #31
 800108a:	0028      	movs	r0, r5
 800108c:	f001 fc38 	bl	8002900 <__clzsi2>
 8001090:	239e      	movs	r3, #158	@ 0x9e
 8001092:	1a1b      	subs	r3, r3, r0
 8001094:	2b96      	cmp	r3, #150	@ 0x96
 8001096:	dc0f      	bgt.n	80010b8 <__aeabi_i2f+0x3c>
 8001098:	2808      	cmp	r0, #8
 800109a:	d038      	beq.n	800110e <__aeabi_i2f+0x92>
 800109c:	3808      	subs	r0, #8
 800109e:	4085      	lsls	r5, r0
 80010a0:	026d      	lsls	r5, r5, #9
 80010a2:	0a6d      	lsrs	r5, r5, #9
 80010a4:	b2d8      	uxtb	r0, r3
 80010a6:	e002      	b.n	80010ae <__aeabi_i2f+0x32>
 80010a8:	2400      	movs	r4, #0
 80010aa:	2000      	movs	r0, #0
 80010ac:	2500      	movs	r5, #0
 80010ae:	05c0      	lsls	r0, r0, #23
 80010b0:	4328      	orrs	r0, r5
 80010b2:	07e4      	lsls	r4, r4, #31
 80010b4:	4320      	orrs	r0, r4
 80010b6:	bd70      	pop	{r4, r5, r6, pc}
 80010b8:	2b99      	cmp	r3, #153	@ 0x99
 80010ba:	dc14      	bgt.n	80010e6 <__aeabi_i2f+0x6a>
 80010bc:	1f42      	subs	r2, r0, #5
 80010be:	4095      	lsls	r5, r2
 80010c0:	002a      	movs	r2, r5
 80010c2:	4915      	ldr	r1, [pc, #84]	@ (8001118 <__aeabi_i2f+0x9c>)
 80010c4:	4011      	ands	r1, r2
 80010c6:	0755      	lsls	r5, r2, #29
 80010c8:	d01c      	beq.n	8001104 <__aeabi_i2f+0x88>
 80010ca:	250f      	movs	r5, #15
 80010cc:	402a      	ands	r2, r5
 80010ce:	2a04      	cmp	r2, #4
 80010d0:	d018      	beq.n	8001104 <__aeabi_i2f+0x88>
 80010d2:	3104      	adds	r1, #4
 80010d4:	08ca      	lsrs	r2, r1, #3
 80010d6:	0149      	lsls	r1, r1, #5
 80010d8:	d515      	bpl.n	8001106 <__aeabi_i2f+0x8a>
 80010da:	239f      	movs	r3, #159	@ 0x9f
 80010dc:	0252      	lsls	r2, r2, #9
 80010de:	1a18      	subs	r0, r3, r0
 80010e0:	0a55      	lsrs	r5, r2, #9
 80010e2:	b2c0      	uxtb	r0, r0
 80010e4:	e7e3      	b.n	80010ae <__aeabi_i2f+0x32>
 80010e6:	2205      	movs	r2, #5
 80010e8:	0029      	movs	r1, r5
 80010ea:	1a12      	subs	r2, r2, r0
 80010ec:	40d1      	lsrs	r1, r2
 80010ee:	0002      	movs	r2, r0
 80010f0:	321b      	adds	r2, #27
 80010f2:	4095      	lsls	r5, r2
 80010f4:	002a      	movs	r2, r5
 80010f6:	1e55      	subs	r5, r2, #1
 80010f8:	41aa      	sbcs	r2, r5
 80010fa:	430a      	orrs	r2, r1
 80010fc:	4906      	ldr	r1, [pc, #24]	@ (8001118 <__aeabi_i2f+0x9c>)
 80010fe:	4011      	ands	r1, r2
 8001100:	0755      	lsls	r5, r2, #29
 8001102:	d1e2      	bne.n	80010ca <__aeabi_i2f+0x4e>
 8001104:	08ca      	lsrs	r2, r1, #3
 8001106:	0252      	lsls	r2, r2, #9
 8001108:	0a55      	lsrs	r5, r2, #9
 800110a:	b2d8      	uxtb	r0, r3
 800110c:	e7cf      	b.n	80010ae <__aeabi_i2f+0x32>
 800110e:	026d      	lsls	r5, r5, #9
 8001110:	0a6d      	lsrs	r5, r5, #9
 8001112:	308e      	adds	r0, #142	@ 0x8e
 8001114:	e7cb      	b.n	80010ae <__aeabi_i2f+0x32>
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	fbffffff 	.word	0xfbffffff

0800111c <__aeabi_ddiv>:
 800111c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111e:	46de      	mov	lr, fp
 8001120:	4645      	mov	r5, r8
 8001122:	4657      	mov	r7, sl
 8001124:	464e      	mov	r6, r9
 8001126:	b5e0      	push	{r5, r6, r7, lr}
 8001128:	b087      	sub	sp, #28
 800112a:	9200      	str	r2, [sp, #0]
 800112c:	9301      	str	r3, [sp, #4]
 800112e:	030b      	lsls	r3, r1, #12
 8001130:	0b1b      	lsrs	r3, r3, #12
 8001132:	469b      	mov	fp, r3
 8001134:	0fca      	lsrs	r2, r1, #31
 8001136:	004b      	lsls	r3, r1, #1
 8001138:	0004      	movs	r4, r0
 800113a:	4680      	mov	r8, r0
 800113c:	0d5b      	lsrs	r3, r3, #21
 800113e:	9202      	str	r2, [sp, #8]
 8001140:	d100      	bne.n	8001144 <__aeabi_ddiv+0x28>
 8001142:	e098      	b.n	8001276 <__aeabi_ddiv+0x15a>
 8001144:	4a7c      	ldr	r2, [pc, #496]	@ (8001338 <__aeabi_ddiv+0x21c>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d037      	beq.n	80011ba <__aeabi_ddiv+0x9e>
 800114a:	4659      	mov	r1, fp
 800114c:	0f42      	lsrs	r2, r0, #29
 800114e:	00c9      	lsls	r1, r1, #3
 8001150:	430a      	orrs	r2, r1
 8001152:	2180      	movs	r1, #128	@ 0x80
 8001154:	0409      	lsls	r1, r1, #16
 8001156:	4311      	orrs	r1, r2
 8001158:	00c2      	lsls	r2, r0, #3
 800115a:	4690      	mov	r8, r2
 800115c:	4a77      	ldr	r2, [pc, #476]	@ (800133c <__aeabi_ddiv+0x220>)
 800115e:	4689      	mov	r9, r1
 8001160:	4692      	mov	sl, r2
 8001162:	449a      	add	sl, r3
 8001164:	2300      	movs	r3, #0
 8001166:	2400      	movs	r4, #0
 8001168:	9303      	str	r3, [sp, #12]
 800116a:	9e00      	ldr	r6, [sp, #0]
 800116c:	9f01      	ldr	r7, [sp, #4]
 800116e:	033b      	lsls	r3, r7, #12
 8001170:	0b1b      	lsrs	r3, r3, #12
 8001172:	469b      	mov	fp, r3
 8001174:	007b      	lsls	r3, r7, #1
 8001176:	0030      	movs	r0, r6
 8001178:	0d5b      	lsrs	r3, r3, #21
 800117a:	0ffd      	lsrs	r5, r7, #31
 800117c:	2b00      	cmp	r3, #0
 800117e:	d059      	beq.n	8001234 <__aeabi_ddiv+0x118>
 8001180:	4a6d      	ldr	r2, [pc, #436]	@ (8001338 <__aeabi_ddiv+0x21c>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d048      	beq.n	8001218 <__aeabi_ddiv+0xfc>
 8001186:	4659      	mov	r1, fp
 8001188:	0f72      	lsrs	r2, r6, #29
 800118a:	00c9      	lsls	r1, r1, #3
 800118c:	430a      	orrs	r2, r1
 800118e:	2180      	movs	r1, #128	@ 0x80
 8001190:	0409      	lsls	r1, r1, #16
 8001192:	4311      	orrs	r1, r2
 8001194:	468b      	mov	fp, r1
 8001196:	4969      	ldr	r1, [pc, #420]	@ (800133c <__aeabi_ddiv+0x220>)
 8001198:	00f2      	lsls	r2, r6, #3
 800119a:	468c      	mov	ip, r1
 800119c:	4651      	mov	r1, sl
 800119e:	4463      	add	r3, ip
 80011a0:	1acb      	subs	r3, r1, r3
 80011a2:	469a      	mov	sl, r3
 80011a4:	2100      	movs	r1, #0
 80011a6:	9e02      	ldr	r6, [sp, #8]
 80011a8:	406e      	eors	r6, r5
 80011aa:	b2f6      	uxtb	r6, r6
 80011ac:	2c0f      	cmp	r4, #15
 80011ae:	d900      	bls.n	80011b2 <__aeabi_ddiv+0x96>
 80011b0:	e0ce      	b.n	8001350 <__aeabi_ddiv+0x234>
 80011b2:	4b63      	ldr	r3, [pc, #396]	@ (8001340 <__aeabi_ddiv+0x224>)
 80011b4:	00a4      	lsls	r4, r4, #2
 80011b6:	591b      	ldr	r3, [r3, r4]
 80011b8:	469f      	mov	pc, r3
 80011ba:	465a      	mov	r2, fp
 80011bc:	4302      	orrs	r2, r0
 80011be:	4691      	mov	r9, r2
 80011c0:	d000      	beq.n	80011c4 <__aeabi_ddiv+0xa8>
 80011c2:	e090      	b.n	80012e6 <__aeabi_ddiv+0x1ca>
 80011c4:	469a      	mov	sl, r3
 80011c6:	2302      	movs	r3, #2
 80011c8:	4690      	mov	r8, r2
 80011ca:	2408      	movs	r4, #8
 80011cc:	9303      	str	r3, [sp, #12]
 80011ce:	e7cc      	b.n	800116a <__aeabi_ddiv+0x4e>
 80011d0:	46cb      	mov	fp, r9
 80011d2:	4642      	mov	r2, r8
 80011d4:	9d02      	ldr	r5, [sp, #8]
 80011d6:	9903      	ldr	r1, [sp, #12]
 80011d8:	2902      	cmp	r1, #2
 80011da:	d100      	bne.n	80011de <__aeabi_ddiv+0xc2>
 80011dc:	e1de      	b.n	800159c <__aeabi_ddiv+0x480>
 80011de:	2903      	cmp	r1, #3
 80011e0:	d100      	bne.n	80011e4 <__aeabi_ddiv+0xc8>
 80011e2:	e08d      	b.n	8001300 <__aeabi_ddiv+0x1e4>
 80011e4:	2901      	cmp	r1, #1
 80011e6:	d000      	beq.n	80011ea <__aeabi_ddiv+0xce>
 80011e8:	e179      	b.n	80014de <__aeabi_ddiv+0x3c2>
 80011ea:	002e      	movs	r6, r5
 80011ec:	2200      	movs	r2, #0
 80011ee:	2300      	movs	r3, #0
 80011f0:	2400      	movs	r4, #0
 80011f2:	4690      	mov	r8, r2
 80011f4:	051b      	lsls	r3, r3, #20
 80011f6:	4323      	orrs	r3, r4
 80011f8:	07f6      	lsls	r6, r6, #31
 80011fa:	4333      	orrs	r3, r6
 80011fc:	4640      	mov	r0, r8
 80011fe:	0019      	movs	r1, r3
 8001200:	b007      	add	sp, #28
 8001202:	bcf0      	pop	{r4, r5, r6, r7}
 8001204:	46bb      	mov	fp, r7
 8001206:	46b2      	mov	sl, r6
 8001208:	46a9      	mov	r9, r5
 800120a:	46a0      	mov	r8, r4
 800120c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800120e:	2200      	movs	r2, #0
 8001210:	2400      	movs	r4, #0
 8001212:	4690      	mov	r8, r2
 8001214:	4b48      	ldr	r3, [pc, #288]	@ (8001338 <__aeabi_ddiv+0x21c>)
 8001216:	e7ed      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 8001218:	465a      	mov	r2, fp
 800121a:	9b00      	ldr	r3, [sp, #0]
 800121c:	431a      	orrs	r2, r3
 800121e:	4b49      	ldr	r3, [pc, #292]	@ (8001344 <__aeabi_ddiv+0x228>)
 8001220:	469c      	mov	ip, r3
 8001222:	44e2      	add	sl, ip
 8001224:	2a00      	cmp	r2, #0
 8001226:	d159      	bne.n	80012dc <__aeabi_ddiv+0x1c0>
 8001228:	2302      	movs	r3, #2
 800122a:	431c      	orrs	r4, r3
 800122c:	2300      	movs	r3, #0
 800122e:	2102      	movs	r1, #2
 8001230:	469b      	mov	fp, r3
 8001232:	e7b8      	b.n	80011a6 <__aeabi_ddiv+0x8a>
 8001234:	465a      	mov	r2, fp
 8001236:	9b00      	ldr	r3, [sp, #0]
 8001238:	431a      	orrs	r2, r3
 800123a:	d049      	beq.n	80012d0 <__aeabi_ddiv+0x1b4>
 800123c:	465b      	mov	r3, fp
 800123e:	2b00      	cmp	r3, #0
 8001240:	d100      	bne.n	8001244 <__aeabi_ddiv+0x128>
 8001242:	e19c      	b.n	800157e <__aeabi_ddiv+0x462>
 8001244:	4658      	mov	r0, fp
 8001246:	f001 fb5b 	bl	8002900 <__clzsi2>
 800124a:	0002      	movs	r2, r0
 800124c:	0003      	movs	r3, r0
 800124e:	3a0b      	subs	r2, #11
 8001250:	271d      	movs	r7, #29
 8001252:	9e00      	ldr	r6, [sp, #0]
 8001254:	1aba      	subs	r2, r7, r2
 8001256:	0019      	movs	r1, r3
 8001258:	4658      	mov	r0, fp
 800125a:	40d6      	lsrs	r6, r2
 800125c:	3908      	subs	r1, #8
 800125e:	4088      	lsls	r0, r1
 8001260:	0032      	movs	r2, r6
 8001262:	4302      	orrs	r2, r0
 8001264:	4693      	mov	fp, r2
 8001266:	9a00      	ldr	r2, [sp, #0]
 8001268:	408a      	lsls	r2, r1
 800126a:	4937      	ldr	r1, [pc, #220]	@ (8001348 <__aeabi_ddiv+0x22c>)
 800126c:	4453      	add	r3, sl
 800126e:	468a      	mov	sl, r1
 8001270:	2100      	movs	r1, #0
 8001272:	449a      	add	sl, r3
 8001274:	e797      	b.n	80011a6 <__aeabi_ddiv+0x8a>
 8001276:	465b      	mov	r3, fp
 8001278:	4303      	orrs	r3, r0
 800127a:	4699      	mov	r9, r3
 800127c:	d021      	beq.n	80012c2 <__aeabi_ddiv+0x1a6>
 800127e:	465b      	mov	r3, fp
 8001280:	2b00      	cmp	r3, #0
 8001282:	d100      	bne.n	8001286 <__aeabi_ddiv+0x16a>
 8001284:	e169      	b.n	800155a <__aeabi_ddiv+0x43e>
 8001286:	4658      	mov	r0, fp
 8001288:	f001 fb3a 	bl	8002900 <__clzsi2>
 800128c:	230b      	movs	r3, #11
 800128e:	425b      	negs	r3, r3
 8001290:	469c      	mov	ip, r3
 8001292:	0002      	movs	r2, r0
 8001294:	4484      	add	ip, r0
 8001296:	4666      	mov	r6, ip
 8001298:	231d      	movs	r3, #29
 800129a:	1b9b      	subs	r3, r3, r6
 800129c:	0026      	movs	r6, r4
 800129e:	0011      	movs	r1, r2
 80012a0:	4658      	mov	r0, fp
 80012a2:	40de      	lsrs	r6, r3
 80012a4:	3908      	subs	r1, #8
 80012a6:	4088      	lsls	r0, r1
 80012a8:	0033      	movs	r3, r6
 80012aa:	4303      	orrs	r3, r0
 80012ac:	4699      	mov	r9, r3
 80012ae:	0023      	movs	r3, r4
 80012b0:	408b      	lsls	r3, r1
 80012b2:	4698      	mov	r8, r3
 80012b4:	4b25      	ldr	r3, [pc, #148]	@ (800134c <__aeabi_ddiv+0x230>)
 80012b6:	2400      	movs	r4, #0
 80012b8:	1a9b      	subs	r3, r3, r2
 80012ba:	469a      	mov	sl, r3
 80012bc:	2300      	movs	r3, #0
 80012be:	9303      	str	r3, [sp, #12]
 80012c0:	e753      	b.n	800116a <__aeabi_ddiv+0x4e>
 80012c2:	2300      	movs	r3, #0
 80012c4:	4698      	mov	r8, r3
 80012c6:	469a      	mov	sl, r3
 80012c8:	3301      	adds	r3, #1
 80012ca:	2404      	movs	r4, #4
 80012cc:	9303      	str	r3, [sp, #12]
 80012ce:	e74c      	b.n	800116a <__aeabi_ddiv+0x4e>
 80012d0:	2301      	movs	r3, #1
 80012d2:	431c      	orrs	r4, r3
 80012d4:	2300      	movs	r3, #0
 80012d6:	2101      	movs	r1, #1
 80012d8:	469b      	mov	fp, r3
 80012da:	e764      	b.n	80011a6 <__aeabi_ddiv+0x8a>
 80012dc:	2303      	movs	r3, #3
 80012de:	0032      	movs	r2, r6
 80012e0:	2103      	movs	r1, #3
 80012e2:	431c      	orrs	r4, r3
 80012e4:	e75f      	b.n	80011a6 <__aeabi_ddiv+0x8a>
 80012e6:	469a      	mov	sl, r3
 80012e8:	2303      	movs	r3, #3
 80012ea:	46d9      	mov	r9, fp
 80012ec:	240c      	movs	r4, #12
 80012ee:	9303      	str	r3, [sp, #12]
 80012f0:	e73b      	b.n	800116a <__aeabi_ddiv+0x4e>
 80012f2:	2300      	movs	r3, #0
 80012f4:	2480      	movs	r4, #128	@ 0x80
 80012f6:	4698      	mov	r8, r3
 80012f8:	2600      	movs	r6, #0
 80012fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <__aeabi_ddiv+0x21c>)
 80012fc:	0324      	lsls	r4, r4, #12
 80012fe:	e779      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 8001300:	2480      	movs	r4, #128	@ 0x80
 8001302:	465b      	mov	r3, fp
 8001304:	0324      	lsls	r4, r4, #12
 8001306:	431c      	orrs	r4, r3
 8001308:	0324      	lsls	r4, r4, #12
 800130a:	002e      	movs	r6, r5
 800130c:	4690      	mov	r8, r2
 800130e:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <__aeabi_ddiv+0x21c>)
 8001310:	0b24      	lsrs	r4, r4, #12
 8001312:	e76f      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 8001314:	2480      	movs	r4, #128	@ 0x80
 8001316:	464b      	mov	r3, r9
 8001318:	0324      	lsls	r4, r4, #12
 800131a:	4223      	tst	r3, r4
 800131c:	d002      	beq.n	8001324 <__aeabi_ddiv+0x208>
 800131e:	465b      	mov	r3, fp
 8001320:	4223      	tst	r3, r4
 8001322:	d0f0      	beq.n	8001306 <__aeabi_ddiv+0x1ea>
 8001324:	2480      	movs	r4, #128	@ 0x80
 8001326:	464b      	mov	r3, r9
 8001328:	0324      	lsls	r4, r4, #12
 800132a:	431c      	orrs	r4, r3
 800132c:	0324      	lsls	r4, r4, #12
 800132e:	9e02      	ldr	r6, [sp, #8]
 8001330:	4b01      	ldr	r3, [pc, #4]	@ (8001338 <__aeabi_ddiv+0x21c>)
 8001332:	0b24      	lsrs	r4, r4, #12
 8001334:	e75e      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	000007ff 	.word	0x000007ff
 800133c:	fffffc01 	.word	0xfffffc01
 8001340:	08008ca0 	.word	0x08008ca0
 8001344:	fffff801 	.word	0xfffff801
 8001348:	000003f3 	.word	0x000003f3
 800134c:	fffffc0d 	.word	0xfffffc0d
 8001350:	45cb      	cmp	fp, r9
 8001352:	d200      	bcs.n	8001356 <__aeabi_ddiv+0x23a>
 8001354:	e0f8      	b.n	8001548 <__aeabi_ddiv+0x42c>
 8001356:	d100      	bne.n	800135a <__aeabi_ddiv+0x23e>
 8001358:	e0f3      	b.n	8001542 <__aeabi_ddiv+0x426>
 800135a:	2301      	movs	r3, #1
 800135c:	425b      	negs	r3, r3
 800135e:	469c      	mov	ip, r3
 8001360:	4644      	mov	r4, r8
 8001362:	4648      	mov	r0, r9
 8001364:	2500      	movs	r5, #0
 8001366:	44e2      	add	sl, ip
 8001368:	465b      	mov	r3, fp
 800136a:	0e17      	lsrs	r7, r2, #24
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	431f      	orrs	r7, r3
 8001370:	0c19      	lsrs	r1, r3, #16
 8001372:	043b      	lsls	r3, r7, #16
 8001374:	0212      	lsls	r2, r2, #8
 8001376:	9700      	str	r7, [sp, #0]
 8001378:	0c1f      	lsrs	r7, r3, #16
 800137a:	4691      	mov	r9, r2
 800137c:	9102      	str	r1, [sp, #8]
 800137e:	9703      	str	r7, [sp, #12]
 8001380:	f7fe ff48 	bl	8000214 <__aeabi_uidivmod>
 8001384:	0002      	movs	r2, r0
 8001386:	437a      	muls	r2, r7
 8001388:	040b      	lsls	r3, r1, #16
 800138a:	0c21      	lsrs	r1, r4, #16
 800138c:	4680      	mov	r8, r0
 800138e:	4319      	orrs	r1, r3
 8001390:	428a      	cmp	r2, r1
 8001392:	d909      	bls.n	80013a8 <__aeabi_ddiv+0x28c>
 8001394:	9f00      	ldr	r7, [sp, #0]
 8001396:	2301      	movs	r3, #1
 8001398:	46bc      	mov	ip, r7
 800139a:	425b      	negs	r3, r3
 800139c:	4461      	add	r1, ip
 800139e:	469c      	mov	ip, r3
 80013a0:	44e0      	add	r8, ip
 80013a2:	428f      	cmp	r7, r1
 80013a4:	d800      	bhi.n	80013a8 <__aeabi_ddiv+0x28c>
 80013a6:	e15c      	b.n	8001662 <__aeabi_ddiv+0x546>
 80013a8:	1a88      	subs	r0, r1, r2
 80013aa:	9902      	ldr	r1, [sp, #8]
 80013ac:	f7fe ff32 	bl	8000214 <__aeabi_uidivmod>
 80013b0:	9a03      	ldr	r2, [sp, #12]
 80013b2:	0424      	lsls	r4, r4, #16
 80013b4:	4342      	muls	r2, r0
 80013b6:	0409      	lsls	r1, r1, #16
 80013b8:	0c24      	lsrs	r4, r4, #16
 80013ba:	0003      	movs	r3, r0
 80013bc:	430c      	orrs	r4, r1
 80013be:	42a2      	cmp	r2, r4
 80013c0:	d906      	bls.n	80013d0 <__aeabi_ddiv+0x2b4>
 80013c2:	9900      	ldr	r1, [sp, #0]
 80013c4:	3b01      	subs	r3, #1
 80013c6:	468c      	mov	ip, r1
 80013c8:	4464      	add	r4, ip
 80013ca:	42a1      	cmp	r1, r4
 80013cc:	d800      	bhi.n	80013d0 <__aeabi_ddiv+0x2b4>
 80013ce:	e142      	b.n	8001656 <__aeabi_ddiv+0x53a>
 80013d0:	1aa0      	subs	r0, r4, r2
 80013d2:	4642      	mov	r2, r8
 80013d4:	0412      	lsls	r2, r2, #16
 80013d6:	431a      	orrs	r2, r3
 80013d8:	4693      	mov	fp, r2
 80013da:	464b      	mov	r3, r9
 80013dc:	4659      	mov	r1, fp
 80013de:	0c1b      	lsrs	r3, r3, #16
 80013e0:	001f      	movs	r7, r3
 80013e2:	9304      	str	r3, [sp, #16]
 80013e4:	040b      	lsls	r3, r1, #16
 80013e6:	4649      	mov	r1, r9
 80013e8:	0409      	lsls	r1, r1, #16
 80013ea:	0c09      	lsrs	r1, r1, #16
 80013ec:	000c      	movs	r4, r1
 80013ee:	0c1b      	lsrs	r3, r3, #16
 80013f0:	435c      	muls	r4, r3
 80013f2:	0c12      	lsrs	r2, r2, #16
 80013f4:	437b      	muls	r3, r7
 80013f6:	4688      	mov	r8, r1
 80013f8:	4351      	muls	r1, r2
 80013fa:	437a      	muls	r2, r7
 80013fc:	0c27      	lsrs	r7, r4, #16
 80013fe:	46bc      	mov	ip, r7
 8001400:	185b      	adds	r3, r3, r1
 8001402:	4463      	add	r3, ip
 8001404:	4299      	cmp	r1, r3
 8001406:	d903      	bls.n	8001410 <__aeabi_ddiv+0x2f4>
 8001408:	2180      	movs	r1, #128	@ 0x80
 800140a:	0249      	lsls	r1, r1, #9
 800140c:	468c      	mov	ip, r1
 800140e:	4462      	add	r2, ip
 8001410:	0c19      	lsrs	r1, r3, #16
 8001412:	0424      	lsls	r4, r4, #16
 8001414:	041b      	lsls	r3, r3, #16
 8001416:	0c24      	lsrs	r4, r4, #16
 8001418:	188a      	adds	r2, r1, r2
 800141a:	191c      	adds	r4, r3, r4
 800141c:	4290      	cmp	r0, r2
 800141e:	d302      	bcc.n	8001426 <__aeabi_ddiv+0x30a>
 8001420:	d116      	bne.n	8001450 <__aeabi_ddiv+0x334>
 8001422:	42a5      	cmp	r5, r4
 8001424:	d214      	bcs.n	8001450 <__aeabi_ddiv+0x334>
 8001426:	465b      	mov	r3, fp
 8001428:	9f00      	ldr	r7, [sp, #0]
 800142a:	3b01      	subs	r3, #1
 800142c:	444d      	add	r5, r9
 800142e:	9305      	str	r3, [sp, #20]
 8001430:	454d      	cmp	r5, r9
 8001432:	419b      	sbcs	r3, r3
 8001434:	46bc      	mov	ip, r7
 8001436:	425b      	negs	r3, r3
 8001438:	4463      	add	r3, ip
 800143a:	18c0      	adds	r0, r0, r3
 800143c:	4287      	cmp	r7, r0
 800143e:	d300      	bcc.n	8001442 <__aeabi_ddiv+0x326>
 8001440:	e102      	b.n	8001648 <__aeabi_ddiv+0x52c>
 8001442:	4282      	cmp	r2, r0
 8001444:	d900      	bls.n	8001448 <__aeabi_ddiv+0x32c>
 8001446:	e129      	b.n	800169c <__aeabi_ddiv+0x580>
 8001448:	d100      	bne.n	800144c <__aeabi_ddiv+0x330>
 800144a:	e124      	b.n	8001696 <__aeabi_ddiv+0x57a>
 800144c:	9b05      	ldr	r3, [sp, #20]
 800144e:	469b      	mov	fp, r3
 8001450:	1b2c      	subs	r4, r5, r4
 8001452:	42a5      	cmp	r5, r4
 8001454:	41ad      	sbcs	r5, r5
 8001456:	9b00      	ldr	r3, [sp, #0]
 8001458:	1a80      	subs	r0, r0, r2
 800145a:	426d      	negs	r5, r5
 800145c:	1b40      	subs	r0, r0, r5
 800145e:	4283      	cmp	r3, r0
 8001460:	d100      	bne.n	8001464 <__aeabi_ddiv+0x348>
 8001462:	e10f      	b.n	8001684 <__aeabi_ddiv+0x568>
 8001464:	9902      	ldr	r1, [sp, #8]
 8001466:	f7fe fed5 	bl	8000214 <__aeabi_uidivmod>
 800146a:	9a03      	ldr	r2, [sp, #12]
 800146c:	040b      	lsls	r3, r1, #16
 800146e:	4342      	muls	r2, r0
 8001470:	0c21      	lsrs	r1, r4, #16
 8001472:	0005      	movs	r5, r0
 8001474:	4319      	orrs	r1, r3
 8001476:	428a      	cmp	r2, r1
 8001478:	d900      	bls.n	800147c <__aeabi_ddiv+0x360>
 800147a:	e0cb      	b.n	8001614 <__aeabi_ddiv+0x4f8>
 800147c:	1a88      	subs	r0, r1, r2
 800147e:	9902      	ldr	r1, [sp, #8]
 8001480:	f7fe fec8 	bl	8000214 <__aeabi_uidivmod>
 8001484:	9a03      	ldr	r2, [sp, #12]
 8001486:	0424      	lsls	r4, r4, #16
 8001488:	4342      	muls	r2, r0
 800148a:	0409      	lsls	r1, r1, #16
 800148c:	0c24      	lsrs	r4, r4, #16
 800148e:	0003      	movs	r3, r0
 8001490:	430c      	orrs	r4, r1
 8001492:	42a2      	cmp	r2, r4
 8001494:	d900      	bls.n	8001498 <__aeabi_ddiv+0x37c>
 8001496:	e0ca      	b.n	800162e <__aeabi_ddiv+0x512>
 8001498:	4641      	mov	r1, r8
 800149a:	1aa4      	subs	r4, r4, r2
 800149c:	042a      	lsls	r2, r5, #16
 800149e:	431a      	orrs	r2, r3
 80014a0:	9f04      	ldr	r7, [sp, #16]
 80014a2:	0413      	lsls	r3, r2, #16
 80014a4:	0c1b      	lsrs	r3, r3, #16
 80014a6:	4359      	muls	r1, r3
 80014a8:	4640      	mov	r0, r8
 80014aa:	437b      	muls	r3, r7
 80014ac:	469c      	mov	ip, r3
 80014ae:	0c15      	lsrs	r5, r2, #16
 80014b0:	4368      	muls	r0, r5
 80014b2:	0c0b      	lsrs	r3, r1, #16
 80014b4:	4484      	add	ip, r0
 80014b6:	4463      	add	r3, ip
 80014b8:	437d      	muls	r5, r7
 80014ba:	4298      	cmp	r0, r3
 80014bc:	d903      	bls.n	80014c6 <__aeabi_ddiv+0x3aa>
 80014be:	2080      	movs	r0, #128	@ 0x80
 80014c0:	0240      	lsls	r0, r0, #9
 80014c2:	4684      	mov	ip, r0
 80014c4:	4465      	add	r5, ip
 80014c6:	0c18      	lsrs	r0, r3, #16
 80014c8:	0409      	lsls	r1, r1, #16
 80014ca:	041b      	lsls	r3, r3, #16
 80014cc:	0c09      	lsrs	r1, r1, #16
 80014ce:	1940      	adds	r0, r0, r5
 80014d0:	185b      	adds	r3, r3, r1
 80014d2:	4284      	cmp	r4, r0
 80014d4:	d327      	bcc.n	8001526 <__aeabi_ddiv+0x40a>
 80014d6:	d023      	beq.n	8001520 <__aeabi_ddiv+0x404>
 80014d8:	2301      	movs	r3, #1
 80014da:	0035      	movs	r5, r6
 80014dc:	431a      	orrs	r2, r3
 80014de:	4b94      	ldr	r3, [pc, #592]	@ (8001730 <__aeabi_ddiv+0x614>)
 80014e0:	4453      	add	r3, sl
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	dd60      	ble.n	80015a8 <__aeabi_ddiv+0x48c>
 80014e6:	0751      	lsls	r1, r2, #29
 80014e8:	d000      	beq.n	80014ec <__aeabi_ddiv+0x3d0>
 80014ea:	e086      	b.n	80015fa <__aeabi_ddiv+0x4de>
 80014ec:	002e      	movs	r6, r5
 80014ee:	08d1      	lsrs	r1, r2, #3
 80014f0:	465a      	mov	r2, fp
 80014f2:	01d2      	lsls	r2, r2, #7
 80014f4:	d506      	bpl.n	8001504 <__aeabi_ddiv+0x3e8>
 80014f6:	465a      	mov	r2, fp
 80014f8:	4b8e      	ldr	r3, [pc, #568]	@ (8001734 <__aeabi_ddiv+0x618>)
 80014fa:	401a      	ands	r2, r3
 80014fc:	2380      	movs	r3, #128	@ 0x80
 80014fe:	4693      	mov	fp, r2
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	4453      	add	r3, sl
 8001504:	4a8c      	ldr	r2, [pc, #560]	@ (8001738 <__aeabi_ddiv+0x61c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	dd00      	ble.n	800150c <__aeabi_ddiv+0x3f0>
 800150a:	e680      	b.n	800120e <__aeabi_ddiv+0xf2>
 800150c:	465a      	mov	r2, fp
 800150e:	0752      	lsls	r2, r2, #29
 8001510:	430a      	orrs	r2, r1
 8001512:	4690      	mov	r8, r2
 8001514:	465a      	mov	r2, fp
 8001516:	055b      	lsls	r3, r3, #21
 8001518:	0254      	lsls	r4, r2, #9
 800151a:	0b24      	lsrs	r4, r4, #12
 800151c:	0d5b      	lsrs	r3, r3, #21
 800151e:	e669      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 8001520:	0035      	movs	r5, r6
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0db      	beq.n	80014de <__aeabi_ddiv+0x3c2>
 8001526:	9d00      	ldr	r5, [sp, #0]
 8001528:	1e51      	subs	r1, r2, #1
 800152a:	46ac      	mov	ip, r5
 800152c:	4464      	add	r4, ip
 800152e:	42ac      	cmp	r4, r5
 8001530:	d200      	bcs.n	8001534 <__aeabi_ddiv+0x418>
 8001532:	e09e      	b.n	8001672 <__aeabi_ddiv+0x556>
 8001534:	4284      	cmp	r4, r0
 8001536:	d200      	bcs.n	800153a <__aeabi_ddiv+0x41e>
 8001538:	e0e1      	b.n	80016fe <__aeabi_ddiv+0x5e2>
 800153a:	d100      	bne.n	800153e <__aeabi_ddiv+0x422>
 800153c:	e0ee      	b.n	800171c <__aeabi_ddiv+0x600>
 800153e:	000a      	movs	r2, r1
 8001540:	e7ca      	b.n	80014d8 <__aeabi_ddiv+0x3bc>
 8001542:	4542      	cmp	r2, r8
 8001544:	d900      	bls.n	8001548 <__aeabi_ddiv+0x42c>
 8001546:	e708      	b.n	800135a <__aeabi_ddiv+0x23e>
 8001548:	464b      	mov	r3, r9
 800154a:	07dc      	lsls	r4, r3, #31
 800154c:	0858      	lsrs	r0, r3, #1
 800154e:	4643      	mov	r3, r8
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	431c      	orrs	r4, r3
 8001554:	4643      	mov	r3, r8
 8001556:	07dd      	lsls	r5, r3, #31
 8001558:	e706      	b.n	8001368 <__aeabi_ddiv+0x24c>
 800155a:	f001 f9d1 	bl	8002900 <__clzsi2>
 800155e:	2315      	movs	r3, #21
 8001560:	469c      	mov	ip, r3
 8001562:	4484      	add	ip, r0
 8001564:	0002      	movs	r2, r0
 8001566:	4663      	mov	r3, ip
 8001568:	3220      	adds	r2, #32
 800156a:	2b1c      	cmp	r3, #28
 800156c:	dc00      	bgt.n	8001570 <__aeabi_ddiv+0x454>
 800156e:	e692      	b.n	8001296 <__aeabi_ddiv+0x17a>
 8001570:	0023      	movs	r3, r4
 8001572:	3808      	subs	r0, #8
 8001574:	4083      	lsls	r3, r0
 8001576:	4699      	mov	r9, r3
 8001578:	2300      	movs	r3, #0
 800157a:	4698      	mov	r8, r3
 800157c:	e69a      	b.n	80012b4 <__aeabi_ddiv+0x198>
 800157e:	f001 f9bf 	bl	8002900 <__clzsi2>
 8001582:	0002      	movs	r2, r0
 8001584:	0003      	movs	r3, r0
 8001586:	3215      	adds	r2, #21
 8001588:	3320      	adds	r3, #32
 800158a:	2a1c      	cmp	r2, #28
 800158c:	dc00      	bgt.n	8001590 <__aeabi_ddiv+0x474>
 800158e:	e65f      	b.n	8001250 <__aeabi_ddiv+0x134>
 8001590:	9900      	ldr	r1, [sp, #0]
 8001592:	3808      	subs	r0, #8
 8001594:	4081      	lsls	r1, r0
 8001596:	2200      	movs	r2, #0
 8001598:	468b      	mov	fp, r1
 800159a:	e666      	b.n	800126a <__aeabi_ddiv+0x14e>
 800159c:	2200      	movs	r2, #0
 800159e:	002e      	movs	r6, r5
 80015a0:	2400      	movs	r4, #0
 80015a2:	4690      	mov	r8, r2
 80015a4:	4b65      	ldr	r3, [pc, #404]	@ (800173c <__aeabi_ddiv+0x620>)
 80015a6:	e625      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 80015a8:	002e      	movs	r6, r5
 80015aa:	2101      	movs	r1, #1
 80015ac:	1ac9      	subs	r1, r1, r3
 80015ae:	2938      	cmp	r1, #56	@ 0x38
 80015b0:	dd00      	ble.n	80015b4 <__aeabi_ddiv+0x498>
 80015b2:	e61b      	b.n	80011ec <__aeabi_ddiv+0xd0>
 80015b4:	291f      	cmp	r1, #31
 80015b6:	dc7e      	bgt.n	80016b6 <__aeabi_ddiv+0x59a>
 80015b8:	4861      	ldr	r0, [pc, #388]	@ (8001740 <__aeabi_ddiv+0x624>)
 80015ba:	0014      	movs	r4, r2
 80015bc:	4450      	add	r0, sl
 80015be:	465b      	mov	r3, fp
 80015c0:	4082      	lsls	r2, r0
 80015c2:	4083      	lsls	r3, r0
 80015c4:	40cc      	lsrs	r4, r1
 80015c6:	1e50      	subs	r0, r2, #1
 80015c8:	4182      	sbcs	r2, r0
 80015ca:	4323      	orrs	r3, r4
 80015cc:	431a      	orrs	r2, r3
 80015ce:	465b      	mov	r3, fp
 80015d0:	40cb      	lsrs	r3, r1
 80015d2:	0751      	lsls	r1, r2, #29
 80015d4:	d009      	beq.n	80015ea <__aeabi_ddiv+0x4ce>
 80015d6:	210f      	movs	r1, #15
 80015d8:	4011      	ands	r1, r2
 80015da:	2904      	cmp	r1, #4
 80015dc:	d005      	beq.n	80015ea <__aeabi_ddiv+0x4ce>
 80015de:	1d11      	adds	r1, r2, #4
 80015e0:	4291      	cmp	r1, r2
 80015e2:	4192      	sbcs	r2, r2
 80015e4:	4252      	negs	r2, r2
 80015e6:	189b      	adds	r3, r3, r2
 80015e8:	000a      	movs	r2, r1
 80015ea:	0219      	lsls	r1, r3, #8
 80015ec:	d400      	bmi.n	80015f0 <__aeabi_ddiv+0x4d4>
 80015ee:	e09b      	b.n	8001728 <__aeabi_ddiv+0x60c>
 80015f0:	2200      	movs	r2, #0
 80015f2:	2301      	movs	r3, #1
 80015f4:	2400      	movs	r4, #0
 80015f6:	4690      	mov	r8, r2
 80015f8:	e5fc      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 80015fa:	210f      	movs	r1, #15
 80015fc:	4011      	ands	r1, r2
 80015fe:	2904      	cmp	r1, #4
 8001600:	d100      	bne.n	8001604 <__aeabi_ddiv+0x4e8>
 8001602:	e773      	b.n	80014ec <__aeabi_ddiv+0x3d0>
 8001604:	1d11      	adds	r1, r2, #4
 8001606:	4291      	cmp	r1, r2
 8001608:	4192      	sbcs	r2, r2
 800160a:	4252      	negs	r2, r2
 800160c:	002e      	movs	r6, r5
 800160e:	08c9      	lsrs	r1, r1, #3
 8001610:	4493      	add	fp, r2
 8001612:	e76d      	b.n	80014f0 <__aeabi_ddiv+0x3d4>
 8001614:	9b00      	ldr	r3, [sp, #0]
 8001616:	3d01      	subs	r5, #1
 8001618:	469c      	mov	ip, r3
 800161a:	4461      	add	r1, ip
 800161c:	428b      	cmp	r3, r1
 800161e:	d900      	bls.n	8001622 <__aeabi_ddiv+0x506>
 8001620:	e72c      	b.n	800147c <__aeabi_ddiv+0x360>
 8001622:	428a      	cmp	r2, r1
 8001624:	d800      	bhi.n	8001628 <__aeabi_ddiv+0x50c>
 8001626:	e729      	b.n	800147c <__aeabi_ddiv+0x360>
 8001628:	1e85      	subs	r5, r0, #2
 800162a:	4461      	add	r1, ip
 800162c:	e726      	b.n	800147c <__aeabi_ddiv+0x360>
 800162e:	9900      	ldr	r1, [sp, #0]
 8001630:	3b01      	subs	r3, #1
 8001632:	468c      	mov	ip, r1
 8001634:	4464      	add	r4, ip
 8001636:	42a1      	cmp	r1, r4
 8001638:	d900      	bls.n	800163c <__aeabi_ddiv+0x520>
 800163a:	e72d      	b.n	8001498 <__aeabi_ddiv+0x37c>
 800163c:	42a2      	cmp	r2, r4
 800163e:	d800      	bhi.n	8001642 <__aeabi_ddiv+0x526>
 8001640:	e72a      	b.n	8001498 <__aeabi_ddiv+0x37c>
 8001642:	1e83      	subs	r3, r0, #2
 8001644:	4464      	add	r4, ip
 8001646:	e727      	b.n	8001498 <__aeabi_ddiv+0x37c>
 8001648:	4287      	cmp	r7, r0
 800164a:	d000      	beq.n	800164e <__aeabi_ddiv+0x532>
 800164c:	e6fe      	b.n	800144c <__aeabi_ddiv+0x330>
 800164e:	45a9      	cmp	r9, r5
 8001650:	d900      	bls.n	8001654 <__aeabi_ddiv+0x538>
 8001652:	e6fb      	b.n	800144c <__aeabi_ddiv+0x330>
 8001654:	e6f5      	b.n	8001442 <__aeabi_ddiv+0x326>
 8001656:	42a2      	cmp	r2, r4
 8001658:	d800      	bhi.n	800165c <__aeabi_ddiv+0x540>
 800165a:	e6b9      	b.n	80013d0 <__aeabi_ddiv+0x2b4>
 800165c:	1e83      	subs	r3, r0, #2
 800165e:	4464      	add	r4, ip
 8001660:	e6b6      	b.n	80013d0 <__aeabi_ddiv+0x2b4>
 8001662:	428a      	cmp	r2, r1
 8001664:	d800      	bhi.n	8001668 <__aeabi_ddiv+0x54c>
 8001666:	e69f      	b.n	80013a8 <__aeabi_ddiv+0x28c>
 8001668:	46bc      	mov	ip, r7
 800166a:	1e83      	subs	r3, r0, #2
 800166c:	4698      	mov	r8, r3
 800166e:	4461      	add	r1, ip
 8001670:	e69a      	b.n	80013a8 <__aeabi_ddiv+0x28c>
 8001672:	000a      	movs	r2, r1
 8001674:	4284      	cmp	r4, r0
 8001676:	d000      	beq.n	800167a <__aeabi_ddiv+0x55e>
 8001678:	e72e      	b.n	80014d8 <__aeabi_ddiv+0x3bc>
 800167a:	454b      	cmp	r3, r9
 800167c:	d000      	beq.n	8001680 <__aeabi_ddiv+0x564>
 800167e:	e72b      	b.n	80014d8 <__aeabi_ddiv+0x3bc>
 8001680:	0035      	movs	r5, r6
 8001682:	e72c      	b.n	80014de <__aeabi_ddiv+0x3c2>
 8001684:	4b2a      	ldr	r3, [pc, #168]	@ (8001730 <__aeabi_ddiv+0x614>)
 8001686:	4a2f      	ldr	r2, [pc, #188]	@ (8001744 <__aeabi_ddiv+0x628>)
 8001688:	4453      	add	r3, sl
 800168a:	4592      	cmp	sl, r2
 800168c:	db43      	blt.n	8001716 <__aeabi_ddiv+0x5fa>
 800168e:	2201      	movs	r2, #1
 8001690:	2100      	movs	r1, #0
 8001692:	4493      	add	fp, r2
 8001694:	e72c      	b.n	80014f0 <__aeabi_ddiv+0x3d4>
 8001696:	42ac      	cmp	r4, r5
 8001698:	d800      	bhi.n	800169c <__aeabi_ddiv+0x580>
 800169a:	e6d7      	b.n	800144c <__aeabi_ddiv+0x330>
 800169c:	2302      	movs	r3, #2
 800169e:	425b      	negs	r3, r3
 80016a0:	469c      	mov	ip, r3
 80016a2:	9900      	ldr	r1, [sp, #0]
 80016a4:	444d      	add	r5, r9
 80016a6:	454d      	cmp	r5, r9
 80016a8:	419b      	sbcs	r3, r3
 80016aa:	44e3      	add	fp, ip
 80016ac:	468c      	mov	ip, r1
 80016ae:	425b      	negs	r3, r3
 80016b0:	4463      	add	r3, ip
 80016b2:	18c0      	adds	r0, r0, r3
 80016b4:	e6cc      	b.n	8001450 <__aeabi_ddiv+0x334>
 80016b6:	201f      	movs	r0, #31
 80016b8:	4240      	negs	r0, r0
 80016ba:	1ac3      	subs	r3, r0, r3
 80016bc:	4658      	mov	r0, fp
 80016be:	40d8      	lsrs	r0, r3
 80016c0:	2920      	cmp	r1, #32
 80016c2:	d004      	beq.n	80016ce <__aeabi_ddiv+0x5b2>
 80016c4:	4659      	mov	r1, fp
 80016c6:	4b20      	ldr	r3, [pc, #128]	@ (8001748 <__aeabi_ddiv+0x62c>)
 80016c8:	4453      	add	r3, sl
 80016ca:	4099      	lsls	r1, r3
 80016cc:	430a      	orrs	r2, r1
 80016ce:	1e53      	subs	r3, r2, #1
 80016d0:	419a      	sbcs	r2, r3
 80016d2:	2307      	movs	r3, #7
 80016d4:	0019      	movs	r1, r3
 80016d6:	4302      	orrs	r2, r0
 80016d8:	2400      	movs	r4, #0
 80016da:	4011      	ands	r1, r2
 80016dc:	4213      	tst	r3, r2
 80016de:	d009      	beq.n	80016f4 <__aeabi_ddiv+0x5d8>
 80016e0:	3308      	adds	r3, #8
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d01d      	beq.n	8001724 <__aeabi_ddiv+0x608>
 80016e8:	1d13      	adds	r3, r2, #4
 80016ea:	4293      	cmp	r3, r2
 80016ec:	4189      	sbcs	r1, r1
 80016ee:	001a      	movs	r2, r3
 80016f0:	4249      	negs	r1, r1
 80016f2:	0749      	lsls	r1, r1, #29
 80016f4:	08d2      	lsrs	r2, r2, #3
 80016f6:	430a      	orrs	r2, r1
 80016f8:	4690      	mov	r8, r2
 80016fa:	2300      	movs	r3, #0
 80016fc:	e57a      	b.n	80011f4 <__aeabi_ddiv+0xd8>
 80016fe:	4649      	mov	r1, r9
 8001700:	9f00      	ldr	r7, [sp, #0]
 8001702:	004d      	lsls	r5, r1, #1
 8001704:	454d      	cmp	r5, r9
 8001706:	4189      	sbcs	r1, r1
 8001708:	46bc      	mov	ip, r7
 800170a:	4249      	negs	r1, r1
 800170c:	4461      	add	r1, ip
 800170e:	46a9      	mov	r9, r5
 8001710:	3a02      	subs	r2, #2
 8001712:	1864      	adds	r4, r4, r1
 8001714:	e7ae      	b.n	8001674 <__aeabi_ddiv+0x558>
 8001716:	2201      	movs	r2, #1
 8001718:	4252      	negs	r2, r2
 800171a:	e746      	b.n	80015aa <__aeabi_ddiv+0x48e>
 800171c:	4599      	cmp	r9, r3
 800171e:	d3ee      	bcc.n	80016fe <__aeabi_ddiv+0x5e2>
 8001720:	000a      	movs	r2, r1
 8001722:	e7aa      	b.n	800167a <__aeabi_ddiv+0x55e>
 8001724:	2100      	movs	r1, #0
 8001726:	e7e5      	b.n	80016f4 <__aeabi_ddiv+0x5d8>
 8001728:	0759      	lsls	r1, r3, #29
 800172a:	025b      	lsls	r3, r3, #9
 800172c:	0b1c      	lsrs	r4, r3, #12
 800172e:	e7e1      	b.n	80016f4 <__aeabi_ddiv+0x5d8>
 8001730:	000003ff 	.word	0x000003ff
 8001734:	feffffff 	.word	0xfeffffff
 8001738:	000007fe 	.word	0x000007fe
 800173c:	000007ff 	.word	0x000007ff
 8001740:	0000041e 	.word	0x0000041e
 8001744:	fffffc02 	.word	0xfffffc02
 8001748:	0000043e 	.word	0x0000043e

0800174c <__eqdf2>:
 800174c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800174e:	4657      	mov	r7, sl
 8001750:	46de      	mov	lr, fp
 8001752:	464e      	mov	r6, r9
 8001754:	4645      	mov	r5, r8
 8001756:	b5e0      	push	{r5, r6, r7, lr}
 8001758:	000d      	movs	r5, r1
 800175a:	0004      	movs	r4, r0
 800175c:	0fe8      	lsrs	r0, r5, #31
 800175e:	4683      	mov	fp, r0
 8001760:	0309      	lsls	r1, r1, #12
 8001762:	0fd8      	lsrs	r0, r3, #31
 8001764:	0b09      	lsrs	r1, r1, #12
 8001766:	4682      	mov	sl, r0
 8001768:	4819      	ldr	r0, [pc, #100]	@ (80017d0 <__eqdf2+0x84>)
 800176a:	468c      	mov	ip, r1
 800176c:	031f      	lsls	r7, r3, #12
 800176e:	0069      	lsls	r1, r5, #1
 8001770:	005e      	lsls	r6, r3, #1
 8001772:	0d49      	lsrs	r1, r1, #21
 8001774:	0b3f      	lsrs	r7, r7, #12
 8001776:	0d76      	lsrs	r6, r6, #21
 8001778:	4281      	cmp	r1, r0
 800177a:	d018      	beq.n	80017ae <__eqdf2+0x62>
 800177c:	4286      	cmp	r6, r0
 800177e:	d00f      	beq.n	80017a0 <__eqdf2+0x54>
 8001780:	2001      	movs	r0, #1
 8001782:	42b1      	cmp	r1, r6
 8001784:	d10d      	bne.n	80017a2 <__eqdf2+0x56>
 8001786:	45bc      	cmp	ip, r7
 8001788:	d10b      	bne.n	80017a2 <__eqdf2+0x56>
 800178a:	4294      	cmp	r4, r2
 800178c:	d109      	bne.n	80017a2 <__eqdf2+0x56>
 800178e:	45d3      	cmp	fp, sl
 8001790:	d01c      	beq.n	80017cc <__eqdf2+0x80>
 8001792:	2900      	cmp	r1, #0
 8001794:	d105      	bne.n	80017a2 <__eqdf2+0x56>
 8001796:	4660      	mov	r0, ip
 8001798:	4320      	orrs	r0, r4
 800179a:	1e43      	subs	r3, r0, #1
 800179c:	4198      	sbcs	r0, r3
 800179e:	e000      	b.n	80017a2 <__eqdf2+0x56>
 80017a0:	2001      	movs	r0, #1
 80017a2:	bcf0      	pop	{r4, r5, r6, r7}
 80017a4:	46bb      	mov	fp, r7
 80017a6:	46b2      	mov	sl, r6
 80017a8:	46a9      	mov	r9, r5
 80017aa:	46a0      	mov	r8, r4
 80017ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ae:	2001      	movs	r0, #1
 80017b0:	428e      	cmp	r6, r1
 80017b2:	d1f6      	bne.n	80017a2 <__eqdf2+0x56>
 80017b4:	4661      	mov	r1, ip
 80017b6:	4339      	orrs	r1, r7
 80017b8:	000f      	movs	r7, r1
 80017ba:	4317      	orrs	r7, r2
 80017bc:	4327      	orrs	r7, r4
 80017be:	d1f0      	bne.n	80017a2 <__eqdf2+0x56>
 80017c0:	465b      	mov	r3, fp
 80017c2:	4652      	mov	r2, sl
 80017c4:	1a98      	subs	r0, r3, r2
 80017c6:	1e43      	subs	r3, r0, #1
 80017c8:	4198      	sbcs	r0, r3
 80017ca:	e7ea      	b.n	80017a2 <__eqdf2+0x56>
 80017cc:	2000      	movs	r0, #0
 80017ce:	e7e8      	b.n	80017a2 <__eqdf2+0x56>
 80017d0:	000007ff 	.word	0x000007ff

080017d4 <__gedf2>:
 80017d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017d6:	4657      	mov	r7, sl
 80017d8:	464e      	mov	r6, r9
 80017da:	4645      	mov	r5, r8
 80017dc:	46de      	mov	lr, fp
 80017de:	b5e0      	push	{r5, r6, r7, lr}
 80017e0:	000d      	movs	r5, r1
 80017e2:	030e      	lsls	r6, r1, #12
 80017e4:	0049      	lsls	r1, r1, #1
 80017e6:	0d49      	lsrs	r1, r1, #21
 80017e8:	468a      	mov	sl, r1
 80017ea:	0fdf      	lsrs	r7, r3, #31
 80017ec:	0fe9      	lsrs	r1, r5, #31
 80017ee:	46bc      	mov	ip, r7
 80017f0:	b083      	sub	sp, #12
 80017f2:	4f2f      	ldr	r7, [pc, #188]	@ (80018b0 <__gedf2+0xdc>)
 80017f4:	0004      	movs	r4, r0
 80017f6:	4680      	mov	r8, r0
 80017f8:	9101      	str	r1, [sp, #4]
 80017fa:	0058      	lsls	r0, r3, #1
 80017fc:	0319      	lsls	r1, r3, #12
 80017fe:	4691      	mov	r9, r2
 8001800:	0b36      	lsrs	r6, r6, #12
 8001802:	0b09      	lsrs	r1, r1, #12
 8001804:	0d40      	lsrs	r0, r0, #21
 8001806:	45ba      	cmp	sl, r7
 8001808:	d01d      	beq.n	8001846 <__gedf2+0x72>
 800180a:	42b8      	cmp	r0, r7
 800180c:	d00d      	beq.n	800182a <__gedf2+0x56>
 800180e:	4657      	mov	r7, sl
 8001810:	2f00      	cmp	r7, #0
 8001812:	d12a      	bne.n	800186a <__gedf2+0x96>
 8001814:	4334      	orrs	r4, r6
 8001816:	2800      	cmp	r0, #0
 8001818:	d124      	bne.n	8001864 <__gedf2+0x90>
 800181a:	430a      	orrs	r2, r1
 800181c:	d036      	beq.n	800188c <__gedf2+0xb8>
 800181e:	2c00      	cmp	r4, #0
 8001820:	d141      	bne.n	80018a6 <__gedf2+0xd2>
 8001822:	4663      	mov	r3, ip
 8001824:	0058      	lsls	r0, r3, #1
 8001826:	3801      	subs	r0, #1
 8001828:	e015      	b.n	8001856 <__gedf2+0x82>
 800182a:	4311      	orrs	r1, r2
 800182c:	d138      	bne.n	80018a0 <__gedf2+0xcc>
 800182e:	4653      	mov	r3, sl
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <__gedf2+0x64>
 8001834:	4326      	orrs	r6, r4
 8001836:	d0f4      	beq.n	8001822 <__gedf2+0x4e>
 8001838:	9b01      	ldr	r3, [sp, #4]
 800183a:	4563      	cmp	r3, ip
 800183c:	d107      	bne.n	800184e <__gedf2+0x7a>
 800183e:	9b01      	ldr	r3, [sp, #4]
 8001840:	0058      	lsls	r0, r3, #1
 8001842:	3801      	subs	r0, #1
 8001844:	e007      	b.n	8001856 <__gedf2+0x82>
 8001846:	4326      	orrs	r6, r4
 8001848:	d12a      	bne.n	80018a0 <__gedf2+0xcc>
 800184a:	4550      	cmp	r0, sl
 800184c:	d021      	beq.n	8001892 <__gedf2+0xbe>
 800184e:	2001      	movs	r0, #1
 8001850:	9b01      	ldr	r3, [sp, #4]
 8001852:	425f      	negs	r7, r3
 8001854:	4338      	orrs	r0, r7
 8001856:	b003      	add	sp, #12
 8001858:	bcf0      	pop	{r4, r5, r6, r7}
 800185a:	46bb      	mov	fp, r7
 800185c:	46b2      	mov	sl, r6
 800185e:	46a9      	mov	r9, r5
 8001860:	46a0      	mov	r8, r4
 8001862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001864:	2c00      	cmp	r4, #0
 8001866:	d0dc      	beq.n	8001822 <__gedf2+0x4e>
 8001868:	e7e6      	b.n	8001838 <__gedf2+0x64>
 800186a:	2800      	cmp	r0, #0
 800186c:	d0ef      	beq.n	800184e <__gedf2+0x7a>
 800186e:	9b01      	ldr	r3, [sp, #4]
 8001870:	4563      	cmp	r3, ip
 8001872:	d1ec      	bne.n	800184e <__gedf2+0x7a>
 8001874:	4582      	cmp	sl, r0
 8001876:	dcea      	bgt.n	800184e <__gedf2+0x7a>
 8001878:	dbe1      	blt.n	800183e <__gedf2+0x6a>
 800187a:	428e      	cmp	r6, r1
 800187c:	d8e7      	bhi.n	800184e <__gedf2+0x7a>
 800187e:	d1de      	bne.n	800183e <__gedf2+0x6a>
 8001880:	45c8      	cmp	r8, r9
 8001882:	d8e4      	bhi.n	800184e <__gedf2+0x7a>
 8001884:	2000      	movs	r0, #0
 8001886:	45c8      	cmp	r8, r9
 8001888:	d2e5      	bcs.n	8001856 <__gedf2+0x82>
 800188a:	e7d8      	b.n	800183e <__gedf2+0x6a>
 800188c:	2c00      	cmp	r4, #0
 800188e:	d0e2      	beq.n	8001856 <__gedf2+0x82>
 8001890:	e7dd      	b.n	800184e <__gedf2+0x7a>
 8001892:	4311      	orrs	r1, r2
 8001894:	d104      	bne.n	80018a0 <__gedf2+0xcc>
 8001896:	9b01      	ldr	r3, [sp, #4]
 8001898:	4563      	cmp	r3, ip
 800189a:	d1d8      	bne.n	800184e <__gedf2+0x7a>
 800189c:	2000      	movs	r0, #0
 800189e:	e7da      	b.n	8001856 <__gedf2+0x82>
 80018a0:	2002      	movs	r0, #2
 80018a2:	4240      	negs	r0, r0
 80018a4:	e7d7      	b.n	8001856 <__gedf2+0x82>
 80018a6:	9b01      	ldr	r3, [sp, #4]
 80018a8:	4563      	cmp	r3, ip
 80018aa:	d0e6      	beq.n	800187a <__gedf2+0xa6>
 80018ac:	e7cf      	b.n	800184e <__gedf2+0x7a>
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	000007ff 	.word	0x000007ff

080018b4 <__ledf2>:
 80018b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018b6:	4657      	mov	r7, sl
 80018b8:	464e      	mov	r6, r9
 80018ba:	4645      	mov	r5, r8
 80018bc:	46de      	mov	lr, fp
 80018be:	b5e0      	push	{r5, r6, r7, lr}
 80018c0:	000d      	movs	r5, r1
 80018c2:	030e      	lsls	r6, r1, #12
 80018c4:	0049      	lsls	r1, r1, #1
 80018c6:	0d49      	lsrs	r1, r1, #21
 80018c8:	468a      	mov	sl, r1
 80018ca:	0fdf      	lsrs	r7, r3, #31
 80018cc:	0fe9      	lsrs	r1, r5, #31
 80018ce:	46bc      	mov	ip, r7
 80018d0:	b083      	sub	sp, #12
 80018d2:	4f2e      	ldr	r7, [pc, #184]	@ (800198c <__ledf2+0xd8>)
 80018d4:	0004      	movs	r4, r0
 80018d6:	4680      	mov	r8, r0
 80018d8:	9101      	str	r1, [sp, #4]
 80018da:	0058      	lsls	r0, r3, #1
 80018dc:	0319      	lsls	r1, r3, #12
 80018de:	4691      	mov	r9, r2
 80018e0:	0b36      	lsrs	r6, r6, #12
 80018e2:	0b09      	lsrs	r1, r1, #12
 80018e4:	0d40      	lsrs	r0, r0, #21
 80018e6:	45ba      	cmp	sl, r7
 80018e8:	d01e      	beq.n	8001928 <__ledf2+0x74>
 80018ea:	42b8      	cmp	r0, r7
 80018ec:	d00d      	beq.n	800190a <__ledf2+0x56>
 80018ee:	4657      	mov	r7, sl
 80018f0:	2f00      	cmp	r7, #0
 80018f2:	d127      	bne.n	8001944 <__ledf2+0x90>
 80018f4:	4334      	orrs	r4, r6
 80018f6:	2800      	cmp	r0, #0
 80018f8:	d133      	bne.n	8001962 <__ledf2+0xae>
 80018fa:	430a      	orrs	r2, r1
 80018fc:	d034      	beq.n	8001968 <__ledf2+0xb4>
 80018fe:	2c00      	cmp	r4, #0
 8001900:	d140      	bne.n	8001984 <__ledf2+0xd0>
 8001902:	4663      	mov	r3, ip
 8001904:	0058      	lsls	r0, r3, #1
 8001906:	3801      	subs	r0, #1
 8001908:	e015      	b.n	8001936 <__ledf2+0x82>
 800190a:	4311      	orrs	r1, r2
 800190c:	d112      	bne.n	8001934 <__ledf2+0x80>
 800190e:	4653      	mov	r3, sl
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <__ledf2+0x64>
 8001914:	4326      	orrs	r6, r4
 8001916:	d0f4      	beq.n	8001902 <__ledf2+0x4e>
 8001918:	9b01      	ldr	r3, [sp, #4]
 800191a:	4563      	cmp	r3, ip
 800191c:	d01d      	beq.n	800195a <__ledf2+0xa6>
 800191e:	2001      	movs	r0, #1
 8001920:	9b01      	ldr	r3, [sp, #4]
 8001922:	425f      	negs	r7, r3
 8001924:	4338      	orrs	r0, r7
 8001926:	e006      	b.n	8001936 <__ledf2+0x82>
 8001928:	4326      	orrs	r6, r4
 800192a:	d103      	bne.n	8001934 <__ledf2+0x80>
 800192c:	4550      	cmp	r0, sl
 800192e:	d1f6      	bne.n	800191e <__ledf2+0x6a>
 8001930:	4311      	orrs	r1, r2
 8001932:	d01c      	beq.n	800196e <__ledf2+0xba>
 8001934:	2002      	movs	r0, #2
 8001936:	b003      	add	sp, #12
 8001938:	bcf0      	pop	{r4, r5, r6, r7}
 800193a:	46bb      	mov	fp, r7
 800193c:	46b2      	mov	sl, r6
 800193e:	46a9      	mov	r9, r5
 8001940:	46a0      	mov	r8, r4
 8001942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001944:	2800      	cmp	r0, #0
 8001946:	d0ea      	beq.n	800191e <__ledf2+0x6a>
 8001948:	9b01      	ldr	r3, [sp, #4]
 800194a:	4563      	cmp	r3, ip
 800194c:	d1e7      	bne.n	800191e <__ledf2+0x6a>
 800194e:	4582      	cmp	sl, r0
 8001950:	dce5      	bgt.n	800191e <__ledf2+0x6a>
 8001952:	db02      	blt.n	800195a <__ledf2+0xa6>
 8001954:	428e      	cmp	r6, r1
 8001956:	d8e2      	bhi.n	800191e <__ledf2+0x6a>
 8001958:	d00e      	beq.n	8001978 <__ledf2+0xc4>
 800195a:	9b01      	ldr	r3, [sp, #4]
 800195c:	0058      	lsls	r0, r3, #1
 800195e:	3801      	subs	r0, #1
 8001960:	e7e9      	b.n	8001936 <__ledf2+0x82>
 8001962:	2c00      	cmp	r4, #0
 8001964:	d0cd      	beq.n	8001902 <__ledf2+0x4e>
 8001966:	e7d7      	b.n	8001918 <__ledf2+0x64>
 8001968:	2c00      	cmp	r4, #0
 800196a:	d0e4      	beq.n	8001936 <__ledf2+0x82>
 800196c:	e7d7      	b.n	800191e <__ledf2+0x6a>
 800196e:	9b01      	ldr	r3, [sp, #4]
 8001970:	2000      	movs	r0, #0
 8001972:	4563      	cmp	r3, ip
 8001974:	d0df      	beq.n	8001936 <__ledf2+0x82>
 8001976:	e7d2      	b.n	800191e <__ledf2+0x6a>
 8001978:	45c8      	cmp	r8, r9
 800197a:	d8d0      	bhi.n	800191e <__ledf2+0x6a>
 800197c:	2000      	movs	r0, #0
 800197e:	45c8      	cmp	r8, r9
 8001980:	d2d9      	bcs.n	8001936 <__ledf2+0x82>
 8001982:	e7ea      	b.n	800195a <__ledf2+0xa6>
 8001984:	9b01      	ldr	r3, [sp, #4]
 8001986:	4563      	cmp	r3, ip
 8001988:	d0e4      	beq.n	8001954 <__ledf2+0xa0>
 800198a:	e7c8      	b.n	800191e <__ledf2+0x6a>
 800198c:	000007ff 	.word	0x000007ff

08001990 <__aeabi_dmul>:
 8001990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001992:	4657      	mov	r7, sl
 8001994:	464e      	mov	r6, r9
 8001996:	46de      	mov	lr, fp
 8001998:	4645      	mov	r5, r8
 800199a:	b5e0      	push	{r5, r6, r7, lr}
 800199c:	001f      	movs	r7, r3
 800199e:	030b      	lsls	r3, r1, #12
 80019a0:	0b1b      	lsrs	r3, r3, #12
 80019a2:	0016      	movs	r6, r2
 80019a4:	469a      	mov	sl, r3
 80019a6:	0fca      	lsrs	r2, r1, #31
 80019a8:	004b      	lsls	r3, r1, #1
 80019aa:	0004      	movs	r4, r0
 80019ac:	4691      	mov	r9, r2
 80019ae:	b085      	sub	sp, #20
 80019b0:	0d5b      	lsrs	r3, r3, #21
 80019b2:	d100      	bne.n	80019b6 <__aeabi_dmul+0x26>
 80019b4:	e1cf      	b.n	8001d56 <__aeabi_dmul+0x3c6>
 80019b6:	4acd      	ldr	r2, [pc, #820]	@ (8001cec <__aeabi_dmul+0x35c>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d055      	beq.n	8001a68 <__aeabi_dmul+0xd8>
 80019bc:	4651      	mov	r1, sl
 80019be:	0f42      	lsrs	r2, r0, #29
 80019c0:	00c9      	lsls	r1, r1, #3
 80019c2:	430a      	orrs	r2, r1
 80019c4:	2180      	movs	r1, #128	@ 0x80
 80019c6:	0409      	lsls	r1, r1, #16
 80019c8:	4311      	orrs	r1, r2
 80019ca:	00c2      	lsls	r2, r0, #3
 80019cc:	4690      	mov	r8, r2
 80019ce:	4ac8      	ldr	r2, [pc, #800]	@ (8001cf0 <__aeabi_dmul+0x360>)
 80019d0:	468a      	mov	sl, r1
 80019d2:	4693      	mov	fp, r2
 80019d4:	449b      	add	fp, r3
 80019d6:	2300      	movs	r3, #0
 80019d8:	2500      	movs	r5, #0
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	033c      	lsls	r4, r7, #12
 80019de:	007b      	lsls	r3, r7, #1
 80019e0:	0ffa      	lsrs	r2, r7, #31
 80019e2:	9601      	str	r6, [sp, #4]
 80019e4:	0b24      	lsrs	r4, r4, #12
 80019e6:	0d5b      	lsrs	r3, r3, #21
 80019e8:	9200      	str	r2, [sp, #0]
 80019ea:	d100      	bne.n	80019ee <__aeabi_dmul+0x5e>
 80019ec:	e188      	b.n	8001d00 <__aeabi_dmul+0x370>
 80019ee:	4abf      	ldr	r2, [pc, #764]	@ (8001cec <__aeabi_dmul+0x35c>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d100      	bne.n	80019f6 <__aeabi_dmul+0x66>
 80019f4:	e092      	b.n	8001b1c <__aeabi_dmul+0x18c>
 80019f6:	4abe      	ldr	r2, [pc, #760]	@ (8001cf0 <__aeabi_dmul+0x360>)
 80019f8:	4694      	mov	ip, r2
 80019fa:	4463      	add	r3, ip
 80019fc:	449b      	add	fp, r3
 80019fe:	2d0a      	cmp	r5, #10
 8001a00:	dc42      	bgt.n	8001a88 <__aeabi_dmul+0xf8>
 8001a02:	00e4      	lsls	r4, r4, #3
 8001a04:	0f73      	lsrs	r3, r6, #29
 8001a06:	4323      	orrs	r3, r4
 8001a08:	2480      	movs	r4, #128	@ 0x80
 8001a0a:	4649      	mov	r1, r9
 8001a0c:	0424      	lsls	r4, r4, #16
 8001a0e:	431c      	orrs	r4, r3
 8001a10:	00f3      	lsls	r3, r6, #3
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	9b00      	ldr	r3, [sp, #0]
 8001a16:	2000      	movs	r0, #0
 8001a18:	4059      	eors	r1, r3
 8001a1a:	b2cb      	uxtb	r3, r1
 8001a1c:	9303      	str	r3, [sp, #12]
 8001a1e:	2d02      	cmp	r5, #2
 8001a20:	dc00      	bgt.n	8001a24 <__aeabi_dmul+0x94>
 8001a22:	e094      	b.n	8001b4e <__aeabi_dmul+0x1be>
 8001a24:	2301      	movs	r3, #1
 8001a26:	40ab      	lsls	r3, r5
 8001a28:	001d      	movs	r5, r3
 8001a2a:	23a6      	movs	r3, #166	@ 0xa6
 8001a2c:	002a      	movs	r2, r5
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	401a      	ands	r2, r3
 8001a32:	421d      	tst	r5, r3
 8001a34:	d000      	beq.n	8001a38 <__aeabi_dmul+0xa8>
 8001a36:	e229      	b.n	8001e8c <__aeabi_dmul+0x4fc>
 8001a38:	2390      	movs	r3, #144	@ 0x90
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	421d      	tst	r5, r3
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dmul+0xb2>
 8001a40:	e24d      	b.n	8001ede <__aeabi_dmul+0x54e>
 8001a42:	2300      	movs	r3, #0
 8001a44:	2480      	movs	r4, #128	@ 0x80
 8001a46:	4699      	mov	r9, r3
 8001a48:	0324      	lsls	r4, r4, #12
 8001a4a:	4ba8      	ldr	r3, [pc, #672]	@ (8001cec <__aeabi_dmul+0x35c>)
 8001a4c:	0010      	movs	r0, r2
 8001a4e:	464a      	mov	r2, r9
 8001a50:	051b      	lsls	r3, r3, #20
 8001a52:	4323      	orrs	r3, r4
 8001a54:	07d2      	lsls	r2, r2, #31
 8001a56:	4313      	orrs	r3, r2
 8001a58:	0019      	movs	r1, r3
 8001a5a:	b005      	add	sp, #20
 8001a5c:	bcf0      	pop	{r4, r5, r6, r7}
 8001a5e:	46bb      	mov	fp, r7
 8001a60:	46b2      	mov	sl, r6
 8001a62:	46a9      	mov	r9, r5
 8001a64:	46a0      	mov	r8, r4
 8001a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a68:	4652      	mov	r2, sl
 8001a6a:	4302      	orrs	r2, r0
 8001a6c:	4690      	mov	r8, r2
 8001a6e:	d000      	beq.n	8001a72 <__aeabi_dmul+0xe2>
 8001a70:	e1ac      	b.n	8001dcc <__aeabi_dmul+0x43c>
 8001a72:	469b      	mov	fp, r3
 8001a74:	2302      	movs	r3, #2
 8001a76:	4692      	mov	sl, r2
 8001a78:	2508      	movs	r5, #8
 8001a7a:	9302      	str	r3, [sp, #8]
 8001a7c:	e7ae      	b.n	80019dc <__aeabi_dmul+0x4c>
 8001a7e:	9b00      	ldr	r3, [sp, #0]
 8001a80:	46a2      	mov	sl, r4
 8001a82:	4699      	mov	r9, r3
 8001a84:	9b01      	ldr	r3, [sp, #4]
 8001a86:	4698      	mov	r8, r3
 8001a88:	9b02      	ldr	r3, [sp, #8]
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d100      	bne.n	8001a90 <__aeabi_dmul+0x100>
 8001a8e:	e1ca      	b.n	8001e26 <__aeabi_dmul+0x496>
 8001a90:	2b03      	cmp	r3, #3
 8001a92:	d100      	bne.n	8001a96 <__aeabi_dmul+0x106>
 8001a94:	e192      	b.n	8001dbc <__aeabi_dmul+0x42c>
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d110      	bne.n	8001abc <__aeabi_dmul+0x12c>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	e7d4      	b.n	8001a4c <__aeabi_dmul+0xbc>
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	087b      	lsrs	r3, r7, #1
 8001aa6:	403a      	ands	r2, r7
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	4652      	mov	r2, sl
 8001aac:	07d2      	lsls	r2, r2, #31
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	4698      	mov	r8, r3
 8001ab2:	4653      	mov	r3, sl
 8001ab4:	085b      	lsrs	r3, r3, #1
 8001ab6:	469a      	mov	sl, r3
 8001ab8:	9b03      	ldr	r3, [sp, #12]
 8001aba:	4699      	mov	r9, r3
 8001abc:	465b      	mov	r3, fp
 8001abe:	1c58      	adds	r0, r3, #1
 8001ac0:	2380      	movs	r3, #128	@ 0x80
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	445b      	add	r3, fp
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	dc00      	bgt.n	8001acc <__aeabi_dmul+0x13c>
 8001aca:	e1b1      	b.n	8001e30 <__aeabi_dmul+0x4a0>
 8001acc:	4642      	mov	r2, r8
 8001ace:	0752      	lsls	r2, r2, #29
 8001ad0:	d00b      	beq.n	8001aea <__aeabi_dmul+0x15a>
 8001ad2:	220f      	movs	r2, #15
 8001ad4:	4641      	mov	r1, r8
 8001ad6:	400a      	ands	r2, r1
 8001ad8:	2a04      	cmp	r2, #4
 8001ada:	d006      	beq.n	8001aea <__aeabi_dmul+0x15a>
 8001adc:	4642      	mov	r2, r8
 8001ade:	1d11      	adds	r1, r2, #4
 8001ae0:	4541      	cmp	r1, r8
 8001ae2:	4192      	sbcs	r2, r2
 8001ae4:	4688      	mov	r8, r1
 8001ae6:	4252      	negs	r2, r2
 8001ae8:	4492      	add	sl, r2
 8001aea:	4652      	mov	r2, sl
 8001aec:	01d2      	lsls	r2, r2, #7
 8001aee:	d506      	bpl.n	8001afe <__aeabi_dmul+0x16e>
 8001af0:	4652      	mov	r2, sl
 8001af2:	4b80      	ldr	r3, [pc, #512]	@ (8001cf4 <__aeabi_dmul+0x364>)
 8001af4:	401a      	ands	r2, r3
 8001af6:	2380      	movs	r3, #128	@ 0x80
 8001af8:	4692      	mov	sl, r2
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	18c3      	adds	r3, r0, r3
 8001afe:	4a7e      	ldr	r2, [pc, #504]	@ (8001cf8 <__aeabi_dmul+0x368>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	dd00      	ble.n	8001b06 <__aeabi_dmul+0x176>
 8001b04:	e18f      	b.n	8001e26 <__aeabi_dmul+0x496>
 8001b06:	4642      	mov	r2, r8
 8001b08:	08d1      	lsrs	r1, r2, #3
 8001b0a:	4652      	mov	r2, sl
 8001b0c:	0752      	lsls	r2, r2, #29
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	4651      	mov	r1, sl
 8001b12:	055b      	lsls	r3, r3, #21
 8001b14:	024c      	lsls	r4, r1, #9
 8001b16:	0b24      	lsrs	r4, r4, #12
 8001b18:	0d5b      	lsrs	r3, r3, #21
 8001b1a:	e797      	b.n	8001a4c <__aeabi_dmul+0xbc>
 8001b1c:	4b73      	ldr	r3, [pc, #460]	@ (8001cec <__aeabi_dmul+0x35c>)
 8001b1e:	4326      	orrs	r6, r4
 8001b20:	469c      	mov	ip, r3
 8001b22:	44e3      	add	fp, ip
 8001b24:	2e00      	cmp	r6, #0
 8001b26:	d100      	bne.n	8001b2a <__aeabi_dmul+0x19a>
 8001b28:	e16f      	b.n	8001e0a <__aeabi_dmul+0x47a>
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	4649      	mov	r1, r9
 8001b2e:	431d      	orrs	r5, r3
 8001b30:	9b00      	ldr	r3, [sp, #0]
 8001b32:	4059      	eors	r1, r3
 8001b34:	b2cb      	uxtb	r3, r1
 8001b36:	9303      	str	r3, [sp, #12]
 8001b38:	2d0a      	cmp	r5, #10
 8001b3a:	dd00      	ble.n	8001b3e <__aeabi_dmul+0x1ae>
 8001b3c:	e133      	b.n	8001da6 <__aeabi_dmul+0x416>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	40ab      	lsls	r3, r5
 8001b42:	001d      	movs	r5, r3
 8001b44:	2303      	movs	r3, #3
 8001b46:	9302      	str	r3, [sp, #8]
 8001b48:	2288      	movs	r2, #136	@ 0x88
 8001b4a:	422a      	tst	r2, r5
 8001b4c:	d197      	bne.n	8001a7e <__aeabi_dmul+0xee>
 8001b4e:	4642      	mov	r2, r8
 8001b50:	4643      	mov	r3, r8
 8001b52:	0412      	lsls	r2, r2, #16
 8001b54:	0c12      	lsrs	r2, r2, #16
 8001b56:	0016      	movs	r6, r2
 8001b58:	9801      	ldr	r0, [sp, #4]
 8001b5a:	0c1d      	lsrs	r5, r3, #16
 8001b5c:	0c03      	lsrs	r3, r0, #16
 8001b5e:	0400      	lsls	r0, r0, #16
 8001b60:	0c00      	lsrs	r0, r0, #16
 8001b62:	4346      	muls	r6, r0
 8001b64:	46b4      	mov	ip, r6
 8001b66:	001e      	movs	r6, r3
 8001b68:	436e      	muls	r6, r5
 8001b6a:	9600      	str	r6, [sp, #0]
 8001b6c:	0016      	movs	r6, r2
 8001b6e:	0007      	movs	r7, r0
 8001b70:	435e      	muls	r6, r3
 8001b72:	4661      	mov	r1, ip
 8001b74:	46b0      	mov	r8, r6
 8001b76:	436f      	muls	r7, r5
 8001b78:	0c0e      	lsrs	r6, r1, #16
 8001b7a:	44b8      	add	r8, r7
 8001b7c:	4446      	add	r6, r8
 8001b7e:	42b7      	cmp	r7, r6
 8001b80:	d905      	bls.n	8001b8e <__aeabi_dmul+0x1fe>
 8001b82:	2180      	movs	r1, #128	@ 0x80
 8001b84:	0249      	lsls	r1, r1, #9
 8001b86:	4688      	mov	r8, r1
 8001b88:	9f00      	ldr	r7, [sp, #0]
 8001b8a:	4447      	add	r7, r8
 8001b8c:	9700      	str	r7, [sp, #0]
 8001b8e:	4661      	mov	r1, ip
 8001b90:	0409      	lsls	r1, r1, #16
 8001b92:	0c09      	lsrs	r1, r1, #16
 8001b94:	0c37      	lsrs	r7, r6, #16
 8001b96:	0436      	lsls	r6, r6, #16
 8001b98:	468c      	mov	ip, r1
 8001b9a:	0031      	movs	r1, r6
 8001b9c:	4461      	add	r1, ip
 8001b9e:	9101      	str	r1, [sp, #4]
 8001ba0:	0011      	movs	r1, r2
 8001ba2:	0c26      	lsrs	r6, r4, #16
 8001ba4:	0424      	lsls	r4, r4, #16
 8001ba6:	0c24      	lsrs	r4, r4, #16
 8001ba8:	4361      	muls	r1, r4
 8001baa:	468c      	mov	ip, r1
 8001bac:	0021      	movs	r1, r4
 8001bae:	4369      	muls	r1, r5
 8001bb0:	4689      	mov	r9, r1
 8001bb2:	4661      	mov	r1, ip
 8001bb4:	0c09      	lsrs	r1, r1, #16
 8001bb6:	4688      	mov	r8, r1
 8001bb8:	4372      	muls	r2, r6
 8001bba:	444a      	add	r2, r9
 8001bbc:	4442      	add	r2, r8
 8001bbe:	4375      	muls	r5, r6
 8001bc0:	4591      	cmp	r9, r2
 8001bc2:	d903      	bls.n	8001bcc <__aeabi_dmul+0x23c>
 8001bc4:	2180      	movs	r1, #128	@ 0x80
 8001bc6:	0249      	lsls	r1, r1, #9
 8001bc8:	4688      	mov	r8, r1
 8001bca:	4445      	add	r5, r8
 8001bcc:	0c11      	lsrs	r1, r2, #16
 8001bce:	4688      	mov	r8, r1
 8001bd0:	4661      	mov	r1, ip
 8001bd2:	0409      	lsls	r1, r1, #16
 8001bd4:	0c09      	lsrs	r1, r1, #16
 8001bd6:	468c      	mov	ip, r1
 8001bd8:	0412      	lsls	r2, r2, #16
 8001bda:	4462      	add	r2, ip
 8001bdc:	18b9      	adds	r1, r7, r2
 8001bde:	9102      	str	r1, [sp, #8]
 8001be0:	4651      	mov	r1, sl
 8001be2:	0c09      	lsrs	r1, r1, #16
 8001be4:	468c      	mov	ip, r1
 8001be6:	4651      	mov	r1, sl
 8001be8:	040f      	lsls	r7, r1, #16
 8001bea:	0c3f      	lsrs	r7, r7, #16
 8001bec:	0039      	movs	r1, r7
 8001bee:	4341      	muls	r1, r0
 8001bf0:	4445      	add	r5, r8
 8001bf2:	4688      	mov	r8, r1
 8001bf4:	4661      	mov	r1, ip
 8001bf6:	4341      	muls	r1, r0
 8001bf8:	468a      	mov	sl, r1
 8001bfa:	4641      	mov	r1, r8
 8001bfc:	4660      	mov	r0, ip
 8001bfe:	0c09      	lsrs	r1, r1, #16
 8001c00:	4689      	mov	r9, r1
 8001c02:	4358      	muls	r0, r3
 8001c04:	437b      	muls	r3, r7
 8001c06:	4453      	add	r3, sl
 8001c08:	444b      	add	r3, r9
 8001c0a:	459a      	cmp	sl, r3
 8001c0c:	d903      	bls.n	8001c16 <__aeabi_dmul+0x286>
 8001c0e:	2180      	movs	r1, #128	@ 0x80
 8001c10:	0249      	lsls	r1, r1, #9
 8001c12:	4689      	mov	r9, r1
 8001c14:	4448      	add	r0, r9
 8001c16:	0c19      	lsrs	r1, r3, #16
 8001c18:	4689      	mov	r9, r1
 8001c1a:	4641      	mov	r1, r8
 8001c1c:	0409      	lsls	r1, r1, #16
 8001c1e:	0c09      	lsrs	r1, r1, #16
 8001c20:	4688      	mov	r8, r1
 8001c22:	0039      	movs	r1, r7
 8001c24:	4361      	muls	r1, r4
 8001c26:	041b      	lsls	r3, r3, #16
 8001c28:	4443      	add	r3, r8
 8001c2a:	4688      	mov	r8, r1
 8001c2c:	4661      	mov	r1, ip
 8001c2e:	434c      	muls	r4, r1
 8001c30:	4371      	muls	r1, r6
 8001c32:	468c      	mov	ip, r1
 8001c34:	4641      	mov	r1, r8
 8001c36:	4377      	muls	r7, r6
 8001c38:	0c0e      	lsrs	r6, r1, #16
 8001c3a:	193f      	adds	r7, r7, r4
 8001c3c:	19f6      	adds	r6, r6, r7
 8001c3e:	4448      	add	r0, r9
 8001c40:	42b4      	cmp	r4, r6
 8001c42:	d903      	bls.n	8001c4c <__aeabi_dmul+0x2bc>
 8001c44:	2180      	movs	r1, #128	@ 0x80
 8001c46:	0249      	lsls	r1, r1, #9
 8001c48:	4689      	mov	r9, r1
 8001c4a:	44cc      	add	ip, r9
 8001c4c:	9902      	ldr	r1, [sp, #8]
 8001c4e:	9f00      	ldr	r7, [sp, #0]
 8001c50:	4689      	mov	r9, r1
 8001c52:	0431      	lsls	r1, r6, #16
 8001c54:	444f      	add	r7, r9
 8001c56:	4689      	mov	r9, r1
 8001c58:	4641      	mov	r1, r8
 8001c5a:	4297      	cmp	r7, r2
 8001c5c:	4192      	sbcs	r2, r2
 8001c5e:	040c      	lsls	r4, r1, #16
 8001c60:	0c24      	lsrs	r4, r4, #16
 8001c62:	444c      	add	r4, r9
 8001c64:	18ff      	adds	r7, r7, r3
 8001c66:	4252      	negs	r2, r2
 8001c68:	1964      	adds	r4, r4, r5
 8001c6a:	18a1      	adds	r1, r4, r2
 8001c6c:	429f      	cmp	r7, r3
 8001c6e:	419b      	sbcs	r3, r3
 8001c70:	4688      	mov	r8, r1
 8001c72:	4682      	mov	sl, r0
 8001c74:	425b      	negs	r3, r3
 8001c76:	4699      	mov	r9, r3
 8001c78:	4590      	cmp	r8, r2
 8001c7a:	4192      	sbcs	r2, r2
 8001c7c:	42ac      	cmp	r4, r5
 8001c7e:	41a4      	sbcs	r4, r4
 8001c80:	44c2      	add	sl, r8
 8001c82:	44d1      	add	r9, sl
 8001c84:	4252      	negs	r2, r2
 8001c86:	4264      	negs	r4, r4
 8001c88:	4314      	orrs	r4, r2
 8001c8a:	4599      	cmp	r9, r3
 8001c8c:	419b      	sbcs	r3, r3
 8001c8e:	4582      	cmp	sl, r0
 8001c90:	4192      	sbcs	r2, r2
 8001c92:	425b      	negs	r3, r3
 8001c94:	4252      	negs	r2, r2
 8001c96:	4313      	orrs	r3, r2
 8001c98:	464a      	mov	r2, r9
 8001c9a:	0c36      	lsrs	r6, r6, #16
 8001c9c:	19a4      	adds	r4, r4, r6
 8001c9e:	18e3      	adds	r3, r4, r3
 8001ca0:	4463      	add	r3, ip
 8001ca2:	025b      	lsls	r3, r3, #9
 8001ca4:	0dd2      	lsrs	r2, r2, #23
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	9901      	ldr	r1, [sp, #4]
 8001caa:	4692      	mov	sl, r2
 8001cac:	027a      	lsls	r2, r7, #9
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	1e50      	subs	r0, r2, #1
 8001cb2:	4182      	sbcs	r2, r0
 8001cb4:	0dff      	lsrs	r7, r7, #23
 8001cb6:	4317      	orrs	r7, r2
 8001cb8:	464a      	mov	r2, r9
 8001cba:	0252      	lsls	r2, r2, #9
 8001cbc:	4317      	orrs	r7, r2
 8001cbe:	46b8      	mov	r8, r7
 8001cc0:	01db      	lsls	r3, r3, #7
 8001cc2:	d500      	bpl.n	8001cc6 <__aeabi_dmul+0x336>
 8001cc4:	e6ed      	b.n	8001aa2 <__aeabi_dmul+0x112>
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cfc <__aeabi_dmul+0x36c>)
 8001cc8:	9a03      	ldr	r2, [sp, #12]
 8001cca:	445b      	add	r3, fp
 8001ccc:	4691      	mov	r9, r2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	dc00      	bgt.n	8001cd4 <__aeabi_dmul+0x344>
 8001cd2:	e0ac      	b.n	8001e2e <__aeabi_dmul+0x49e>
 8001cd4:	003a      	movs	r2, r7
 8001cd6:	0752      	lsls	r2, r2, #29
 8001cd8:	d100      	bne.n	8001cdc <__aeabi_dmul+0x34c>
 8001cda:	e710      	b.n	8001afe <__aeabi_dmul+0x16e>
 8001cdc:	220f      	movs	r2, #15
 8001cde:	4658      	mov	r0, fp
 8001ce0:	403a      	ands	r2, r7
 8001ce2:	2a04      	cmp	r2, #4
 8001ce4:	d000      	beq.n	8001ce8 <__aeabi_dmul+0x358>
 8001ce6:	e6f9      	b.n	8001adc <__aeabi_dmul+0x14c>
 8001ce8:	e709      	b.n	8001afe <__aeabi_dmul+0x16e>
 8001cea:	46c0      	nop			@ (mov r8, r8)
 8001cec:	000007ff 	.word	0x000007ff
 8001cf0:	fffffc01 	.word	0xfffffc01
 8001cf4:	feffffff 	.word	0xfeffffff
 8001cf8:	000007fe 	.word	0x000007fe
 8001cfc:	000003ff 	.word	0x000003ff
 8001d00:	0022      	movs	r2, r4
 8001d02:	4332      	orrs	r2, r6
 8001d04:	d06f      	beq.n	8001de6 <__aeabi_dmul+0x456>
 8001d06:	2c00      	cmp	r4, #0
 8001d08:	d100      	bne.n	8001d0c <__aeabi_dmul+0x37c>
 8001d0a:	e0c2      	b.n	8001e92 <__aeabi_dmul+0x502>
 8001d0c:	0020      	movs	r0, r4
 8001d0e:	f000 fdf7 	bl	8002900 <__clzsi2>
 8001d12:	0002      	movs	r2, r0
 8001d14:	0003      	movs	r3, r0
 8001d16:	3a0b      	subs	r2, #11
 8001d18:	201d      	movs	r0, #29
 8001d1a:	1a82      	subs	r2, r0, r2
 8001d1c:	0030      	movs	r0, r6
 8001d1e:	0019      	movs	r1, r3
 8001d20:	40d0      	lsrs	r0, r2
 8001d22:	3908      	subs	r1, #8
 8001d24:	408c      	lsls	r4, r1
 8001d26:	0002      	movs	r2, r0
 8001d28:	4322      	orrs	r2, r4
 8001d2a:	0034      	movs	r4, r6
 8001d2c:	408c      	lsls	r4, r1
 8001d2e:	4659      	mov	r1, fp
 8001d30:	1acb      	subs	r3, r1, r3
 8001d32:	4986      	ldr	r1, [pc, #536]	@ (8001f4c <__aeabi_dmul+0x5bc>)
 8001d34:	468b      	mov	fp, r1
 8001d36:	449b      	add	fp, r3
 8001d38:	2d0a      	cmp	r5, #10
 8001d3a:	dd00      	ble.n	8001d3e <__aeabi_dmul+0x3ae>
 8001d3c:	e6a4      	b.n	8001a88 <__aeabi_dmul+0xf8>
 8001d3e:	4649      	mov	r1, r9
 8001d40:	9b00      	ldr	r3, [sp, #0]
 8001d42:	9401      	str	r4, [sp, #4]
 8001d44:	4059      	eors	r1, r3
 8001d46:	b2cb      	uxtb	r3, r1
 8001d48:	0014      	movs	r4, r2
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	9303      	str	r3, [sp, #12]
 8001d4e:	2d02      	cmp	r5, #2
 8001d50:	dd00      	ble.n	8001d54 <__aeabi_dmul+0x3c4>
 8001d52:	e667      	b.n	8001a24 <__aeabi_dmul+0x94>
 8001d54:	e6fb      	b.n	8001b4e <__aeabi_dmul+0x1be>
 8001d56:	4653      	mov	r3, sl
 8001d58:	4303      	orrs	r3, r0
 8001d5a:	4698      	mov	r8, r3
 8001d5c:	d03c      	beq.n	8001dd8 <__aeabi_dmul+0x448>
 8001d5e:	4653      	mov	r3, sl
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d100      	bne.n	8001d66 <__aeabi_dmul+0x3d6>
 8001d64:	e0a3      	b.n	8001eae <__aeabi_dmul+0x51e>
 8001d66:	4650      	mov	r0, sl
 8001d68:	f000 fdca 	bl	8002900 <__clzsi2>
 8001d6c:	230b      	movs	r3, #11
 8001d6e:	425b      	negs	r3, r3
 8001d70:	469c      	mov	ip, r3
 8001d72:	0002      	movs	r2, r0
 8001d74:	4484      	add	ip, r0
 8001d76:	0011      	movs	r1, r2
 8001d78:	4650      	mov	r0, sl
 8001d7a:	3908      	subs	r1, #8
 8001d7c:	4088      	lsls	r0, r1
 8001d7e:	231d      	movs	r3, #29
 8001d80:	4680      	mov	r8, r0
 8001d82:	4660      	mov	r0, ip
 8001d84:	1a1b      	subs	r3, r3, r0
 8001d86:	0020      	movs	r0, r4
 8001d88:	40d8      	lsrs	r0, r3
 8001d8a:	0003      	movs	r3, r0
 8001d8c:	4640      	mov	r0, r8
 8001d8e:	4303      	orrs	r3, r0
 8001d90:	469a      	mov	sl, r3
 8001d92:	0023      	movs	r3, r4
 8001d94:	408b      	lsls	r3, r1
 8001d96:	4698      	mov	r8, r3
 8001d98:	4b6c      	ldr	r3, [pc, #432]	@ (8001f4c <__aeabi_dmul+0x5bc>)
 8001d9a:	2500      	movs	r5, #0
 8001d9c:	1a9b      	subs	r3, r3, r2
 8001d9e:	469b      	mov	fp, r3
 8001da0:	2300      	movs	r3, #0
 8001da2:	9302      	str	r3, [sp, #8]
 8001da4:	e61a      	b.n	80019dc <__aeabi_dmul+0x4c>
 8001da6:	2d0f      	cmp	r5, #15
 8001da8:	d000      	beq.n	8001dac <__aeabi_dmul+0x41c>
 8001daa:	e0c9      	b.n	8001f40 <__aeabi_dmul+0x5b0>
 8001dac:	2380      	movs	r3, #128	@ 0x80
 8001dae:	4652      	mov	r2, sl
 8001db0:	031b      	lsls	r3, r3, #12
 8001db2:	421a      	tst	r2, r3
 8001db4:	d002      	beq.n	8001dbc <__aeabi_dmul+0x42c>
 8001db6:	421c      	tst	r4, r3
 8001db8:	d100      	bne.n	8001dbc <__aeabi_dmul+0x42c>
 8001dba:	e092      	b.n	8001ee2 <__aeabi_dmul+0x552>
 8001dbc:	2480      	movs	r4, #128	@ 0x80
 8001dbe:	4653      	mov	r3, sl
 8001dc0:	0324      	lsls	r4, r4, #12
 8001dc2:	431c      	orrs	r4, r3
 8001dc4:	0324      	lsls	r4, r4, #12
 8001dc6:	4642      	mov	r2, r8
 8001dc8:	0b24      	lsrs	r4, r4, #12
 8001dca:	e63e      	b.n	8001a4a <__aeabi_dmul+0xba>
 8001dcc:	469b      	mov	fp, r3
 8001dce:	2303      	movs	r3, #3
 8001dd0:	4680      	mov	r8, r0
 8001dd2:	250c      	movs	r5, #12
 8001dd4:	9302      	str	r3, [sp, #8]
 8001dd6:	e601      	b.n	80019dc <__aeabi_dmul+0x4c>
 8001dd8:	2300      	movs	r3, #0
 8001dda:	469a      	mov	sl, r3
 8001ddc:	469b      	mov	fp, r3
 8001dde:	3301      	adds	r3, #1
 8001de0:	2504      	movs	r5, #4
 8001de2:	9302      	str	r3, [sp, #8]
 8001de4:	e5fa      	b.n	80019dc <__aeabi_dmul+0x4c>
 8001de6:	2101      	movs	r1, #1
 8001de8:	430d      	orrs	r5, r1
 8001dea:	2d0a      	cmp	r5, #10
 8001dec:	dd00      	ble.n	8001df0 <__aeabi_dmul+0x460>
 8001dee:	e64b      	b.n	8001a88 <__aeabi_dmul+0xf8>
 8001df0:	4649      	mov	r1, r9
 8001df2:	9800      	ldr	r0, [sp, #0]
 8001df4:	4041      	eors	r1, r0
 8001df6:	b2c9      	uxtb	r1, r1
 8001df8:	9103      	str	r1, [sp, #12]
 8001dfa:	2d02      	cmp	r5, #2
 8001dfc:	dc00      	bgt.n	8001e00 <__aeabi_dmul+0x470>
 8001dfe:	e096      	b.n	8001f2e <__aeabi_dmul+0x59e>
 8001e00:	2300      	movs	r3, #0
 8001e02:	2400      	movs	r4, #0
 8001e04:	2001      	movs	r0, #1
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	e60c      	b.n	8001a24 <__aeabi_dmul+0x94>
 8001e0a:	4649      	mov	r1, r9
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	9a00      	ldr	r2, [sp, #0]
 8001e10:	432b      	orrs	r3, r5
 8001e12:	4051      	eors	r1, r2
 8001e14:	b2ca      	uxtb	r2, r1
 8001e16:	9203      	str	r2, [sp, #12]
 8001e18:	2b0a      	cmp	r3, #10
 8001e1a:	dd00      	ble.n	8001e1e <__aeabi_dmul+0x48e>
 8001e1c:	e634      	b.n	8001a88 <__aeabi_dmul+0xf8>
 8001e1e:	2d00      	cmp	r5, #0
 8001e20:	d157      	bne.n	8001ed2 <__aeabi_dmul+0x542>
 8001e22:	9b03      	ldr	r3, [sp, #12]
 8001e24:	4699      	mov	r9, r3
 8001e26:	2400      	movs	r4, #0
 8001e28:	2200      	movs	r2, #0
 8001e2a:	4b49      	ldr	r3, [pc, #292]	@ (8001f50 <__aeabi_dmul+0x5c0>)
 8001e2c:	e60e      	b.n	8001a4c <__aeabi_dmul+0xbc>
 8001e2e:	4658      	mov	r0, fp
 8001e30:	2101      	movs	r1, #1
 8001e32:	1ac9      	subs	r1, r1, r3
 8001e34:	2938      	cmp	r1, #56	@ 0x38
 8001e36:	dd00      	ble.n	8001e3a <__aeabi_dmul+0x4aa>
 8001e38:	e62f      	b.n	8001a9a <__aeabi_dmul+0x10a>
 8001e3a:	291f      	cmp	r1, #31
 8001e3c:	dd56      	ble.n	8001eec <__aeabi_dmul+0x55c>
 8001e3e:	221f      	movs	r2, #31
 8001e40:	4654      	mov	r4, sl
 8001e42:	4252      	negs	r2, r2
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	40dc      	lsrs	r4, r3
 8001e48:	2920      	cmp	r1, #32
 8001e4a:	d007      	beq.n	8001e5c <__aeabi_dmul+0x4cc>
 8001e4c:	4b41      	ldr	r3, [pc, #260]	@ (8001f54 <__aeabi_dmul+0x5c4>)
 8001e4e:	4642      	mov	r2, r8
 8001e50:	469c      	mov	ip, r3
 8001e52:	4653      	mov	r3, sl
 8001e54:	4460      	add	r0, ip
 8001e56:	4083      	lsls	r3, r0
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	4690      	mov	r8, r2
 8001e5c:	4642      	mov	r2, r8
 8001e5e:	2107      	movs	r1, #7
 8001e60:	1e53      	subs	r3, r2, #1
 8001e62:	419a      	sbcs	r2, r3
 8001e64:	000b      	movs	r3, r1
 8001e66:	4322      	orrs	r2, r4
 8001e68:	4013      	ands	r3, r2
 8001e6a:	2400      	movs	r4, #0
 8001e6c:	4211      	tst	r1, r2
 8001e6e:	d009      	beq.n	8001e84 <__aeabi_dmul+0x4f4>
 8001e70:	230f      	movs	r3, #15
 8001e72:	4013      	ands	r3, r2
 8001e74:	2b04      	cmp	r3, #4
 8001e76:	d05d      	beq.n	8001f34 <__aeabi_dmul+0x5a4>
 8001e78:	1d11      	adds	r1, r2, #4
 8001e7a:	4291      	cmp	r1, r2
 8001e7c:	419b      	sbcs	r3, r3
 8001e7e:	000a      	movs	r2, r1
 8001e80:	425b      	negs	r3, r3
 8001e82:	075b      	lsls	r3, r3, #29
 8001e84:	08d2      	lsrs	r2, r2, #3
 8001e86:	431a      	orrs	r2, r3
 8001e88:	2300      	movs	r3, #0
 8001e8a:	e5df      	b.n	8001a4c <__aeabi_dmul+0xbc>
 8001e8c:	9b03      	ldr	r3, [sp, #12]
 8001e8e:	4699      	mov	r9, r3
 8001e90:	e5fa      	b.n	8001a88 <__aeabi_dmul+0xf8>
 8001e92:	9801      	ldr	r0, [sp, #4]
 8001e94:	f000 fd34 	bl	8002900 <__clzsi2>
 8001e98:	0002      	movs	r2, r0
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	3215      	adds	r2, #21
 8001e9e:	3320      	adds	r3, #32
 8001ea0:	2a1c      	cmp	r2, #28
 8001ea2:	dc00      	bgt.n	8001ea6 <__aeabi_dmul+0x516>
 8001ea4:	e738      	b.n	8001d18 <__aeabi_dmul+0x388>
 8001ea6:	9a01      	ldr	r2, [sp, #4]
 8001ea8:	3808      	subs	r0, #8
 8001eaa:	4082      	lsls	r2, r0
 8001eac:	e73f      	b.n	8001d2e <__aeabi_dmul+0x39e>
 8001eae:	f000 fd27 	bl	8002900 <__clzsi2>
 8001eb2:	2315      	movs	r3, #21
 8001eb4:	469c      	mov	ip, r3
 8001eb6:	4484      	add	ip, r0
 8001eb8:	0002      	movs	r2, r0
 8001eba:	4663      	mov	r3, ip
 8001ebc:	3220      	adds	r2, #32
 8001ebe:	2b1c      	cmp	r3, #28
 8001ec0:	dc00      	bgt.n	8001ec4 <__aeabi_dmul+0x534>
 8001ec2:	e758      	b.n	8001d76 <__aeabi_dmul+0x3e6>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	4698      	mov	r8, r3
 8001ec8:	0023      	movs	r3, r4
 8001eca:	3808      	subs	r0, #8
 8001ecc:	4083      	lsls	r3, r0
 8001ece:	469a      	mov	sl, r3
 8001ed0:	e762      	b.n	8001d98 <__aeabi_dmul+0x408>
 8001ed2:	001d      	movs	r5, r3
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	2400      	movs	r4, #0
 8001ed8:	2002      	movs	r0, #2
 8001eda:	9301      	str	r3, [sp, #4]
 8001edc:	e5a2      	b.n	8001a24 <__aeabi_dmul+0x94>
 8001ede:	9002      	str	r0, [sp, #8]
 8001ee0:	e632      	b.n	8001b48 <__aeabi_dmul+0x1b8>
 8001ee2:	431c      	orrs	r4, r3
 8001ee4:	9b00      	ldr	r3, [sp, #0]
 8001ee6:	9a01      	ldr	r2, [sp, #4]
 8001ee8:	4699      	mov	r9, r3
 8001eea:	e5ae      	b.n	8001a4a <__aeabi_dmul+0xba>
 8001eec:	4b1a      	ldr	r3, [pc, #104]	@ (8001f58 <__aeabi_dmul+0x5c8>)
 8001eee:	4652      	mov	r2, sl
 8001ef0:	18c3      	adds	r3, r0, r3
 8001ef2:	4640      	mov	r0, r8
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	40c8      	lsrs	r0, r1
 8001ef8:	4302      	orrs	r2, r0
 8001efa:	4640      	mov	r0, r8
 8001efc:	4098      	lsls	r0, r3
 8001efe:	0003      	movs	r3, r0
 8001f00:	1e58      	subs	r0, r3, #1
 8001f02:	4183      	sbcs	r3, r0
 8001f04:	4654      	mov	r4, sl
 8001f06:	431a      	orrs	r2, r3
 8001f08:	40cc      	lsrs	r4, r1
 8001f0a:	0753      	lsls	r3, r2, #29
 8001f0c:	d009      	beq.n	8001f22 <__aeabi_dmul+0x592>
 8001f0e:	230f      	movs	r3, #15
 8001f10:	4013      	ands	r3, r2
 8001f12:	2b04      	cmp	r3, #4
 8001f14:	d005      	beq.n	8001f22 <__aeabi_dmul+0x592>
 8001f16:	1d13      	adds	r3, r2, #4
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	4192      	sbcs	r2, r2
 8001f1c:	4252      	negs	r2, r2
 8001f1e:	18a4      	adds	r4, r4, r2
 8001f20:	001a      	movs	r2, r3
 8001f22:	0223      	lsls	r3, r4, #8
 8001f24:	d508      	bpl.n	8001f38 <__aeabi_dmul+0x5a8>
 8001f26:	2301      	movs	r3, #1
 8001f28:	2400      	movs	r4, #0
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	e58e      	b.n	8001a4c <__aeabi_dmul+0xbc>
 8001f2e:	4689      	mov	r9, r1
 8001f30:	2400      	movs	r4, #0
 8001f32:	e58b      	b.n	8001a4c <__aeabi_dmul+0xbc>
 8001f34:	2300      	movs	r3, #0
 8001f36:	e7a5      	b.n	8001e84 <__aeabi_dmul+0x4f4>
 8001f38:	0763      	lsls	r3, r4, #29
 8001f3a:	0264      	lsls	r4, r4, #9
 8001f3c:	0b24      	lsrs	r4, r4, #12
 8001f3e:	e7a1      	b.n	8001e84 <__aeabi_dmul+0x4f4>
 8001f40:	9b00      	ldr	r3, [sp, #0]
 8001f42:	46a2      	mov	sl, r4
 8001f44:	4699      	mov	r9, r3
 8001f46:	9b01      	ldr	r3, [sp, #4]
 8001f48:	4698      	mov	r8, r3
 8001f4a:	e737      	b.n	8001dbc <__aeabi_dmul+0x42c>
 8001f4c:	fffffc0d 	.word	0xfffffc0d
 8001f50:	000007ff 	.word	0x000007ff
 8001f54:	0000043e 	.word	0x0000043e
 8001f58:	0000041e 	.word	0x0000041e

08001f5c <__aeabi_dsub>:
 8001f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f5e:	4657      	mov	r7, sl
 8001f60:	464e      	mov	r6, r9
 8001f62:	4645      	mov	r5, r8
 8001f64:	46de      	mov	lr, fp
 8001f66:	b5e0      	push	{r5, r6, r7, lr}
 8001f68:	b083      	sub	sp, #12
 8001f6a:	9000      	str	r0, [sp, #0]
 8001f6c:	9101      	str	r1, [sp, #4]
 8001f6e:	030c      	lsls	r4, r1, #12
 8001f70:	004d      	lsls	r5, r1, #1
 8001f72:	0fce      	lsrs	r6, r1, #31
 8001f74:	0a61      	lsrs	r1, r4, #9
 8001f76:	9c00      	ldr	r4, [sp, #0]
 8001f78:	005f      	lsls	r7, r3, #1
 8001f7a:	0f64      	lsrs	r4, r4, #29
 8001f7c:	430c      	orrs	r4, r1
 8001f7e:	9900      	ldr	r1, [sp, #0]
 8001f80:	9200      	str	r2, [sp, #0]
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	00c8      	lsls	r0, r1, #3
 8001f86:	0319      	lsls	r1, r3, #12
 8001f88:	0d7b      	lsrs	r3, r7, #21
 8001f8a:	4699      	mov	r9, r3
 8001f8c:	9b01      	ldr	r3, [sp, #4]
 8001f8e:	4fcc      	ldr	r7, [pc, #816]	@ (80022c0 <__aeabi_dsub+0x364>)
 8001f90:	0fdb      	lsrs	r3, r3, #31
 8001f92:	469c      	mov	ip, r3
 8001f94:	0a4b      	lsrs	r3, r1, #9
 8001f96:	9900      	ldr	r1, [sp, #0]
 8001f98:	4680      	mov	r8, r0
 8001f9a:	0f49      	lsrs	r1, r1, #29
 8001f9c:	4319      	orrs	r1, r3
 8001f9e:	9b00      	ldr	r3, [sp, #0]
 8001fa0:	468b      	mov	fp, r1
 8001fa2:	00da      	lsls	r2, r3, #3
 8001fa4:	4692      	mov	sl, r2
 8001fa6:	0d6d      	lsrs	r5, r5, #21
 8001fa8:	45b9      	cmp	r9, r7
 8001faa:	d100      	bne.n	8001fae <__aeabi_dsub+0x52>
 8001fac:	e0bf      	b.n	800212e <__aeabi_dsub+0x1d2>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	4661      	mov	r1, ip
 8001fb2:	4059      	eors	r1, r3
 8001fb4:	464b      	mov	r3, r9
 8001fb6:	468c      	mov	ip, r1
 8001fb8:	1aeb      	subs	r3, r5, r3
 8001fba:	428e      	cmp	r6, r1
 8001fbc:	d075      	beq.n	80020aa <__aeabi_dsub+0x14e>
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	dc00      	bgt.n	8001fc4 <__aeabi_dsub+0x68>
 8001fc2:	e2a3      	b.n	800250c <__aeabi_dsub+0x5b0>
 8001fc4:	4649      	mov	r1, r9
 8001fc6:	2900      	cmp	r1, #0
 8001fc8:	d100      	bne.n	8001fcc <__aeabi_dsub+0x70>
 8001fca:	e0ce      	b.n	800216a <__aeabi_dsub+0x20e>
 8001fcc:	42bd      	cmp	r5, r7
 8001fce:	d100      	bne.n	8001fd2 <__aeabi_dsub+0x76>
 8001fd0:	e200      	b.n	80023d4 <__aeabi_dsub+0x478>
 8001fd2:	2701      	movs	r7, #1
 8001fd4:	2b38      	cmp	r3, #56	@ 0x38
 8001fd6:	dc19      	bgt.n	800200c <__aeabi_dsub+0xb0>
 8001fd8:	2780      	movs	r7, #128	@ 0x80
 8001fda:	4659      	mov	r1, fp
 8001fdc:	043f      	lsls	r7, r7, #16
 8001fde:	4339      	orrs	r1, r7
 8001fe0:	468b      	mov	fp, r1
 8001fe2:	2b1f      	cmp	r3, #31
 8001fe4:	dd00      	ble.n	8001fe8 <__aeabi_dsub+0x8c>
 8001fe6:	e1fa      	b.n	80023de <__aeabi_dsub+0x482>
 8001fe8:	2720      	movs	r7, #32
 8001fea:	1af9      	subs	r1, r7, r3
 8001fec:	468c      	mov	ip, r1
 8001fee:	4659      	mov	r1, fp
 8001ff0:	4667      	mov	r7, ip
 8001ff2:	40b9      	lsls	r1, r7
 8001ff4:	000f      	movs	r7, r1
 8001ff6:	0011      	movs	r1, r2
 8001ff8:	40d9      	lsrs	r1, r3
 8001ffa:	430f      	orrs	r7, r1
 8001ffc:	4661      	mov	r1, ip
 8001ffe:	408a      	lsls	r2, r1
 8002000:	1e51      	subs	r1, r2, #1
 8002002:	418a      	sbcs	r2, r1
 8002004:	4659      	mov	r1, fp
 8002006:	40d9      	lsrs	r1, r3
 8002008:	4317      	orrs	r7, r2
 800200a:	1a64      	subs	r4, r4, r1
 800200c:	1bc7      	subs	r7, r0, r7
 800200e:	42b8      	cmp	r0, r7
 8002010:	4180      	sbcs	r0, r0
 8002012:	4240      	negs	r0, r0
 8002014:	1a24      	subs	r4, r4, r0
 8002016:	0223      	lsls	r3, r4, #8
 8002018:	d400      	bmi.n	800201c <__aeabi_dsub+0xc0>
 800201a:	e140      	b.n	800229e <__aeabi_dsub+0x342>
 800201c:	0264      	lsls	r4, r4, #9
 800201e:	0a64      	lsrs	r4, r4, #9
 8002020:	2c00      	cmp	r4, #0
 8002022:	d100      	bne.n	8002026 <__aeabi_dsub+0xca>
 8002024:	e154      	b.n	80022d0 <__aeabi_dsub+0x374>
 8002026:	0020      	movs	r0, r4
 8002028:	f000 fc6a 	bl	8002900 <__clzsi2>
 800202c:	0003      	movs	r3, r0
 800202e:	3b08      	subs	r3, #8
 8002030:	2120      	movs	r1, #32
 8002032:	0038      	movs	r0, r7
 8002034:	1aca      	subs	r2, r1, r3
 8002036:	40d0      	lsrs	r0, r2
 8002038:	409c      	lsls	r4, r3
 800203a:	0002      	movs	r2, r0
 800203c:	409f      	lsls	r7, r3
 800203e:	4322      	orrs	r2, r4
 8002040:	429d      	cmp	r5, r3
 8002042:	dd00      	ble.n	8002046 <__aeabi_dsub+0xea>
 8002044:	e1a6      	b.n	8002394 <__aeabi_dsub+0x438>
 8002046:	1b58      	subs	r0, r3, r5
 8002048:	3001      	adds	r0, #1
 800204a:	1a09      	subs	r1, r1, r0
 800204c:	003c      	movs	r4, r7
 800204e:	408f      	lsls	r7, r1
 8002050:	40c4      	lsrs	r4, r0
 8002052:	1e7b      	subs	r3, r7, #1
 8002054:	419f      	sbcs	r7, r3
 8002056:	0013      	movs	r3, r2
 8002058:	408b      	lsls	r3, r1
 800205a:	4327      	orrs	r7, r4
 800205c:	431f      	orrs	r7, r3
 800205e:	40c2      	lsrs	r2, r0
 8002060:	003b      	movs	r3, r7
 8002062:	0014      	movs	r4, r2
 8002064:	2500      	movs	r5, #0
 8002066:	4313      	orrs	r3, r2
 8002068:	d100      	bne.n	800206c <__aeabi_dsub+0x110>
 800206a:	e1f7      	b.n	800245c <__aeabi_dsub+0x500>
 800206c:	077b      	lsls	r3, r7, #29
 800206e:	d100      	bne.n	8002072 <__aeabi_dsub+0x116>
 8002070:	e377      	b.n	8002762 <__aeabi_dsub+0x806>
 8002072:	230f      	movs	r3, #15
 8002074:	0038      	movs	r0, r7
 8002076:	403b      	ands	r3, r7
 8002078:	2b04      	cmp	r3, #4
 800207a:	d004      	beq.n	8002086 <__aeabi_dsub+0x12a>
 800207c:	1d38      	adds	r0, r7, #4
 800207e:	42b8      	cmp	r0, r7
 8002080:	41bf      	sbcs	r7, r7
 8002082:	427f      	negs	r7, r7
 8002084:	19e4      	adds	r4, r4, r7
 8002086:	0223      	lsls	r3, r4, #8
 8002088:	d400      	bmi.n	800208c <__aeabi_dsub+0x130>
 800208a:	e368      	b.n	800275e <__aeabi_dsub+0x802>
 800208c:	4b8c      	ldr	r3, [pc, #560]	@ (80022c0 <__aeabi_dsub+0x364>)
 800208e:	3501      	adds	r5, #1
 8002090:	429d      	cmp	r5, r3
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x13a>
 8002094:	e0f4      	b.n	8002280 <__aeabi_dsub+0x324>
 8002096:	4b8b      	ldr	r3, [pc, #556]	@ (80022c4 <__aeabi_dsub+0x368>)
 8002098:	056d      	lsls	r5, r5, #21
 800209a:	401c      	ands	r4, r3
 800209c:	0d6d      	lsrs	r5, r5, #21
 800209e:	0767      	lsls	r7, r4, #29
 80020a0:	08c0      	lsrs	r0, r0, #3
 80020a2:	0264      	lsls	r4, r4, #9
 80020a4:	4307      	orrs	r7, r0
 80020a6:	0b24      	lsrs	r4, r4, #12
 80020a8:	e0ec      	b.n	8002284 <__aeabi_dsub+0x328>
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	dc00      	bgt.n	80020b0 <__aeabi_dsub+0x154>
 80020ae:	e329      	b.n	8002704 <__aeabi_dsub+0x7a8>
 80020b0:	4649      	mov	r1, r9
 80020b2:	2900      	cmp	r1, #0
 80020b4:	d000      	beq.n	80020b8 <__aeabi_dsub+0x15c>
 80020b6:	e0d6      	b.n	8002266 <__aeabi_dsub+0x30a>
 80020b8:	4659      	mov	r1, fp
 80020ba:	4311      	orrs	r1, r2
 80020bc:	d100      	bne.n	80020c0 <__aeabi_dsub+0x164>
 80020be:	e12e      	b.n	800231e <__aeabi_dsub+0x3c2>
 80020c0:	1e59      	subs	r1, r3, #1
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d100      	bne.n	80020c8 <__aeabi_dsub+0x16c>
 80020c6:	e1e6      	b.n	8002496 <__aeabi_dsub+0x53a>
 80020c8:	42bb      	cmp	r3, r7
 80020ca:	d100      	bne.n	80020ce <__aeabi_dsub+0x172>
 80020cc:	e182      	b.n	80023d4 <__aeabi_dsub+0x478>
 80020ce:	2701      	movs	r7, #1
 80020d0:	000b      	movs	r3, r1
 80020d2:	2938      	cmp	r1, #56	@ 0x38
 80020d4:	dc14      	bgt.n	8002100 <__aeabi_dsub+0x1a4>
 80020d6:	2b1f      	cmp	r3, #31
 80020d8:	dd00      	ble.n	80020dc <__aeabi_dsub+0x180>
 80020da:	e23c      	b.n	8002556 <__aeabi_dsub+0x5fa>
 80020dc:	2720      	movs	r7, #32
 80020de:	1af9      	subs	r1, r7, r3
 80020e0:	468c      	mov	ip, r1
 80020e2:	4659      	mov	r1, fp
 80020e4:	4667      	mov	r7, ip
 80020e6:	40b9      	lsls	r1, r7
 80020e8:	000f      	movs	r7, r1
 80020ea:	0011      	movs	r1, r2
 80020ec:	40d9      	lsrs	r1, r3
 80020ee:	430f      	orrs	r7, r1
 80020f0:	4661      	mov	r1, ip
 80020f2:	408a      	lsls	r2, r1
 80020f4:	1e51      	subs	r1, r2, #1
 80020f6:	418a      	sbcs	r2, r1
 80020f8:	4659      	mov	r1, fp
 80020fa:	40d9      	lsrs	r1, r3
 80020fc:	4317      	orrs	r7, r2
 80020fe:	1864      	adds	r4, r4, r1
 8002100:	183f      	adds	r7, r7, r0
 8002102:	4287      	cmp	r7, r0
 8002104:	4180      	sbcs	r0, r0
 8002106:	4240      	negs	r0, r0
 8002108:	1824      	adds	r4, r4, r0
 800210a:	0223      	lsls	r3, r4, #8
 800210c:	d400      	bmi.n	8002110 <__aeabi_dsub+0x1b4>
 800210e:	e0c6      	b.n	800229e <__aeabi_dsub+0x342>
 8002110:	4b6b      	ldr	r3, [pc, #428]	@ (80022c0 <__aeabi_dsub+0x364>)
 8002112:	3501      	adds	r5, #1
 8002114:	429d      	cmp	r5, r3
 8002116:	d100      	bne.n	800211a <__aeabi_dsub+0x1be>
 8002118:	e0b2      	b.n	8002280 <__aeabi_dsub+0x324>
 800211a:	2101      	movs	r1, #1
 800211c:	4b69      	ldr	r3, [pc, #420]	@ (80022c4 <__aeabi_dsub+0x368>)
 800211e:	087a      	lsrs	r2, r7, #1
 8002120:	401c      	ands	r4, r3
 8002122:	4039      	ands	r1, r7
 8002124:	430a      	orrs	r2, r1
 8002126:	07e7      	lsls	r7, r4, #31
 8002128:	4317      	orrs	r7, r2
 800212a:	0864      	lsrs	r4, r4, #1
 800212c:	e79e      	b.n	800206c <__aeabi_dsub+0x110>
 800212e:	4b66      	ldr	r3, [pc, #408]	@ (80022c8 <__aeabi_dsub+0x36c>)
 8002130:	4311      	orrs	r1, r2
 8002132:	468a      	mov	sl, r1
 8002134:	18eb      	adds	r3, r5, r3
 8002136:	2900      	cmp	r1, #0
 8002138:	d028      	beq.n	800218c <__aeabi_dsub+0x230>
 800213a:	4566      	cmp	r6, ip
 800213c:	d02c      	beq.n	8002198 <__aeabi_dsub+0x23c>
 800213e:	2b00      	cmp	r3, #0
 8002140:	d05b      	beq.n	80021fa <__aeabi_dsub+0x29e>
 8002142:	2d00      	cmp	r5, #0
 8002144:	d100      	bne.n	8002148 <__aeabi_dsub+0x1ec>
 8002146:	e12c      	b.n	80023a2 <__aeabi_dsub+0x446>
 8002148:	465b      	mov	r3, fp
 800214a:	4666      	mov	r6, ip
 800214c:	075f      	lsls	r7, r3, #29
 800214e:	08d2      	lsrs	r2, r2, #3
 8002150:	4317      	orrs	r7, r2
 8002152:	08dd      	lsrs	r5, r3, #3
 8002154:	003b      	movs	r3, r7
 8002156:	432b      	orrs	r3, r5
 8002158:	d100      	bne.n	800215c <__aeabi_dsub+0x200>
 800215a:	e0e2      	b.n	8002322 <__aeabi_dsub+0x3c6>
 800215c:	2480      	movs	r4, #128	@ 0x80
 800215e:	0324      	lsls	r4, r4, #12
 8002160:	432c      	orrs	r4, r5
 8002162:	0324      	lsls	r4, r4, #12
 8002164:	4d56      	ldr	r5, [pc, #344]	@ (80022c0 <__aeabi_dsub+0x364>)
 8002166:	0b24      	lsrs	r4, r4, #12
 8002168:	e08c      	b.n	8002284 <__aeabi_dsub+0x328>
 800216a:	4659      	mov	r1, fp
 800216c:	4311      	orrs	r1, r2
 800216e:	d100      	bne.n	8002172 <__aeabi_dsub+0x216>
 8002170:	e0d5      	b.n	800231e <__aeabi_dsub+0x3c2>
 8002172:	1e59      	subs	r1, r3, #1
 8002174:	2b01      	cmp	r3, #1
 8002176:	d100      	bne.n	800217a <__aeabi_dsub+0x21e>
 8002178:	e1b9      	b.n	80024ee <__aeabi_dsub+0x592>
 800217a:	42bb      	cmp	r3, r7
 800217c:	d100      	bne.n	8002180 <__aeabi_dsub+0x224>
 800217e:	e1b1      	b.n	80024e4 <__aeabi_dsub+0x588>
 8002180:	2701      	movs	r7, #1
 8002182:	000b      	movs	r3, r1
 8002184:	2938      	cmp	r1, #56	@ 0x38
 8002186:	dd00      	ble.n	800218a <__aeabi_dsub+0x22e>
 8002188:	e740      	b.n	800200c <__aeabi_dsub+0xb0>
 800218a:	e72a      	b.n	8001fe2 <__aeabi_dsub+0x86>
 800218c:	4661      	mov	r1, ip
 800218e:	2701      	movs	r7, #1
 8002190:	4079      	eors	r1, r7
 8002192:	468c      	mov	ip, r1
 8002194:	4566      	cmp	r6, ip
 8002196:	d1d2      	bne.n	800213e <__aeabi_dsub+0x1e2>
 8002198:	2b00      	cmp	r3, #0
 800219a:	d100      	bne.n	800219e <__aeabi_dsub+0x242>
 800219c:	e0c5      	b.n	800232a <__aeabi_dsub+0x3ce>
 800219e:	2d00      	cmp	r5, #0
 80021a0:	d000      	beq.n	80021a4 <__aeabi_dsub+0x248>
 80021a2:	e155      	b.n	8002450 <__aeabi_dsub+0x4f4>
 80021a4:	464b      	mov	r3, r9
 80021a6:	0025      	movs	r5, r4
 80021a8:	4305      	orrs	r5, r0
 80021aa:	d100      	bne.n	80021ae <__aeabi_dsub+0x252>
 80021ac:	e212      	b.n	80025d4 <__aeabi_dsub+0x678>
 80021ae:	1e59      	subs	r1, r3, #1
 80021b0:	468c      	mov	ip, r1
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d100      	bne.n	80021b8 <__aeabi_dsub+0x25c>
 80021b6:	e249      	b.n	800264c <__aeabi_dsub+0x6f0>
 80021b8:	4d41      	ldr	r5, [pc, #260]	@ (80022c0 <__aeabi_dsub+0x364>)
 80021ba:	42ab      	cmp	r3, r5
 80021bc:	d100      	bne.n	80021c0 <__aeabi_dsub+0x264>
 80021be:	e28f      	b.n	80026e0 <__aeabi_dsub+0x784>
 80021c0:	2701      	movs	r7, #1
 80021c2:	2938      	cmp	r1, #56	@ 0x38
 80021c4:	dc11      	bgt.n	80021ea <__aeabi_dsub+0x28e>
 80021c6:	4663      	mov	r3, ip
 80021c8:	2b1f      	cmp	r3, #31
 80021ca:	dd00      	ble.n	80021ce <__aeabi_dsub+0x272>
 80021cc:	e25b      	b.n	8002686 <__aeabi_dsub+0x72a>
 80021ce:	4661      	mov	r1, ip
 80021d0:	2320      	movs	r3, #32
 80021d2:	0027      	movs	r7, r4
 80021d4:	1a5b      	subs	r3, r3, r1
 80021d6:	0005      	movs	r5, r0
 80021d8:	4098      	lsls	r0, r3
 80021da:	409f      	lsls	r7, r3
 80021dc:	40cd      	lsrs	r5, r1
 80021de:	1e43      	subs	r3, r0, #1
 80021e0:	4198      	sbcs	r0, r3
 80021e2:	40cc      	lsrs	r4, r1
 80021e4:	432f      	orrs	r7, r5
 80021e6:	4307      	orrs	r7, r0
 80021e8:	44a3      	add	fp, r4
 80021ea:	18bf      	adds	r7, r7, r2
 80021ec:	4297      	cmp	r7, r2
 80021ee:	4192      	sbcs	r2, r2
 80021f0:	4252      	negs	r2, r2
 80021f2:	445a      	add	r2, fp
 80021f4:	0014      	movs	r4, r2
 80021f6:	464d      	mov	r5, r9
 80021f8:	e787      	b.n	800210a <__aeabi_dsub+0x1ae>
 80021fa:	4f34      	ldr	r7, [pc, #208]	@ (80022cc <__aeabi_dsub+0x370>)
 80021fc:	1c6b      	adds	r3, r5, #1
 80021fe:	423b      	tst	r3, r7
 8002200:	d000      	beq.n	8002204 <__aeabi_dsub+0x2a8>
 8002202:	e0b6      	b.n	8002372 <__aeabi_dsub+0x416>
 8002204:	4659      	mov	r1, fp
 8002206:	0023      	movs	r3, r4
 8002208:	4311      	orrs	r1, r2
 800220a:	000f      	movs	r7, r1
 800220c:	4303      	orrs	r3, r0
 800220e:	2d00      	cmp	r5, #0
 8002210:	d000      	beq.n	8002214 <__aeabi_dsub+0x2b8>
 8002212:	e126      	b.n	8002462 <__aeabi_dsub+0x506>
 8002214:	2b00      	cmp	r3, #0
 8002216:	d100      	bne.n	800221a <__aeabi_dsub+0x2be>
 8002218:	e1c0      	b.n	800259c <__aeabi_dsub+0x640>
 800221a:	2900      	cmp	r1, #0
 800221c:	d100      	bne.n	8002220 <__aeabi_dsub+0x2c4>
 800221e:	e0a1      	b.n	8002364 <__aeabi_dsub+0x408>
 8002220:	1a83      	subs	r3, r0, r2
 8002222:	4698      	mov	r8, r3
 8002224:	465b      	mov	r3, fp
 8002226:	4540      	cmp	r0, r8
 8002228:	41ad      	sbcs	r5, r5
 800222a:	1ae3      	subs	r3, r4, r3
 800222c:	426d      	negs	r5, r5
 800222e:	1b5b      	subs	r3, r3, r5
 8002230:	2580      	movs	r5, #128	@ 0x80
 8002232:	042d      	lsls	r5, r5, #16
 8002234:	422b      	tst	r3, r5
 8002236:	d100      	bne.n	800223a <__aeabi_dsub+0x2de>
 8002238:	e14b      	b.n	80024d2 <__aeabi_dsub+0x576>
 800223a:	465b      	mov	r3, fp
 800223c:	1a10      	subs	r0, r2, r0
 800223e:	4282      	cmp	r2, r0
 8002240:	4192      	sbcs	r2, r2
 8002242:	1b1c      	subs	r4, r3, r4
 8002244:	0007      	movs	r7, r0
 8002246:	2601      	movs	r6, #1
 8002248:	4663      	mov	r3, ip
 800224a:	4252      	negs	r2, r2
 800224c:	1aa4      	subs	r4, r4, r2
 800224e:	4327      	orrs	r7, r4
 8002250:	401e      	ands	r6, r3
 8002252:	2f00      	cmp	r7, #0
 8002254:	d100      	bne.n	8002258 <__aeabi_dsub+0x2fc>
 8002256:	e142      	b.n	80024de <__aeabi_dsub+0x582>
 8002258:	422c      	tst	r4, r5
 800225a:	d100      	bne.n	800225e <__aeabi_dsub+0x302>
 800225c:	e26d      	b.n	800273a <__aeabi_dsub+0x7de>
 800225e:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <__aeabi_dsub+0x368>)
 8002260:	2501      	movs	r5, #1
 8002262:	401c      	ands	r4, r3
 8002264:	e71b      	b.n	800209e <__aeabi_dsub+0x142>
 8002266:	42bd      	cmp	r5, r7
 8002268:	d100      	bne.n	800226c <__aeabi_dsub+0x310>
 800226a:	e13b      	b.n	80024e4 <__aeabi_dsub+0x588>
 800226c:	2701      	movs	r7, #1
 800226e:	2b38      	cmp	r3, #56	@ 0x38
 8002270:	dd00      	ble.n	8002274 <__aeabi_dsub+0x318>
 8002272:	e745      	b.n	8002100 <__aeabi_dsub+0x1a4>
 8002274:	2780      	movs	r7, #128	@ 0x80
 8002276:	4659      	mov	r1, fp
 8002278:	043f      	lsls	r7, r7, #16
 800227a:	4339      	orrs	r1, r7
 800227c:	468b      	mov	fp, r1
 800227e:	e72a      	b.n	80020d6 <__aeabi_dsub+0x17a>
 8002280:	2400      	movs	r4, #0
 8002282:	2700      	movs	r7, #0
 8002284:	052d      	lsls	r5, r5, #20
 8002286:	4325      	orrs	r5, r4
 8002288:	07f6      	lsls	r6, r6, #31
 800228a:	4335      	orrs	r5, r6
 800228c:	0038      	movs	r0, r7
 800228e:	0029      	movs	r1, r5
 8002290:	b003      	add	sp, #12
 8002292:	bcf0      	pop	{r4, r5, r6, r7}
 8002294:	46bb      	mov	fp, r7
 8002296:	46b2      	mov	sl, r6
 8002298:	46a9      	mov	r9, r5
 800229a:	46a0      	mov	r8, r4
 800229c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800229e:	077b      	lsls	r3, r7, #29
 80022a0:	d004      	beq.n	80022ac <__aeabi_dsub+0x350>
 80022a2:	230f      	movs	r3, #15
 80022a4:	403b      	ands	r3, r7
 80022a6:	2b04      	cmp	r3, #4
 80022a8:	d000      	beq.n	80022ac <__aeabi_dsub+0x350>
 80022aa:	e6e7      	b.n	800207c <__aeabi_dsub+0x120>
 80022ac:	002b      	movs	r3, r5
 80022ae:	08f8      	lsrs	r0, r7, #3
 80022b0:	4a03      	ldr	r2, [pc, #12]	@ (80022c0 <__aeabi_dsub+0x364>)
 80022b2:	0767      	lsls	r7, r4, #29
 80022b4:	4307      	orrs	r7, r0
 80022b6:	08e5      	lsrs	r5, r4, #3
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d100      	bne.n	80022be <__aeabi_dsub+0x362>
 80022bc:	e74a      	b.n	8002154 <__aeabi_dsub+0x1f8>
 80022be:	e0a5      	b.n	800240c <__aeabi_dsub+0x4b0>
 80022c0:	000007ff 	.word	0x000007ff
 80022c4:	ff7fffff 	.word	0xff7fffff
 80022c8:	fffff801 	.word	0xfffff801
 80022cc:	000007fe 	.word	0x000007fe
 80022d0:	0038      	movs	r0, r7
 80022d2:	f000 fb15 	bl	8002900 <__clzsi2>
 80022d6:	0003      	movs	r3, r0
 80022d8:	3318      	adds	r3, #24
 80022da:	2b1f      	cmp	r3, #31
 80022dc:	dc00      	bgt.n	80022e0 <__aeabi_dsub+0x384>
 80022de:	e6a7      	b.n	8002030 <__aeabi_dsub+0xd4>
 80022e0:	003a      	movs	r2, r7
 80022e2:	3808      	subs	r0, #8
 80022e4:	4082      	lsls	r2, r0
 80022e6:	429d      	cmp	r5, r3
 80022e8:	dd00      	ble.n	80022ec <__aeabi_dsub+0x390>
 80022ea:	e08a      	b.n	8002402 <__aeabi_dsub+0x4a6>
 80022ec:	1b5b      	subs	r3, r3, r5
 80022ee:	1c58      	adds	r0, r3, #1
 80022f0:	281f      	cmp	r0, #31
 80022f2:	dc00      	bgt.n	80022f6 <__aeabi_dsub+0x39a>
 80022f4:	e1d8      	b.n	80026a8 <__aeabi_dsub+0x74c>
 80022f6:	0017      	movs	r7, r2
 80022f8:	3b1f      	subs	r3, #31
 80022fa:	40df      	lsrs	r7, r3
 80022fc:	2820      	cmp	r0, #32
 80022fe:	d005      	beq.n	800230c <__aeabi_dsub+0x3b0>
 8002300:	2340      	movs	r3, #64	@ 0x40
 8002302:	1a1b      	subs	r3, r3, r0
 8002304:	409a      	lsls	r2, r3
 8002306:	1e53      	subs	r3, r2, #1
 8002308:	419a      	sbcs	r2, r3
 800230a:	4317      	orrs	r7, r2
 800230c:	2500      	movs	r5, #0
 800230e:	2f00      	cmp	r7, #0
 8002310:	d100      	bne.n	8002314 <__aeabi_dsub+0x3b8>
 8002312:	e0e5      	b.n	80024e0 <__aeabi_dsub+0x584>
 8002314:	077b      	lsls	r3, r7, #29
 8002316:	d000      	beq.n	800231a <__aeabi_dsub+0x3be>
 8002318:	e6ab      	b.n	8002072 <__aeabi_dsub+0x116>
 800231a:	002c      	movs	r4, r5
 800231c:	e7c6      	b.n	80022ac <__aeabi_dsub+0x350>
 800231e:	08c0      	lsrs	r0, r0, #3
 8002320:	e7c6      	b.n	80022b0 <__aeabi_dsub+0x354>
 8002322:	2700      	movs	r7, #0
 8002324:	2400      	movs	r4, #0
 8002326:	4dd1      	ldr	r5, [pc, #836]	@ (800266c <__aeabi_dsub+0x710>)
 8002328:	e7ac      	b.n	8002284 <__aeabi_dsub+0x328>
 800232a:	4fd1      	ldr	r7, [pc, #836]	@ (8002670 <__aeabi_dsub+0x714>)
 800232c:	1c6b      	adds	r3, r5, #1
 800232e:	423b      	tst	r3, r7
 8002330:	d171      	bne.n	8002416 <__aeabi_dsub+0x4ba>
 8002332:	0023      	movs	r3, r4
 8002334:	4303      	orrs	r3, r0
 8002336:	2d00      	cmp	r5, #0
 8002338:	d000      	beq.n	800233c <__aeabi_dsub+0x3e0>
 800233a:	e14e      	b.n	80025da <__aeabi_dsub+0x67e>
 800233c:	4657      	mov	r7, sl
 800233e:	2b00      	cmp	r3, #0
 8002340:	d100      	bne.n	8002344 <__aeabi_dsub+0x3e8>
 8002342:	e1b5      	b.n	80026b0 <__aeabi_dsub+0x754>
 8002344:	2f00      	cmp	r7, #0
 8002346:	d00d      	beq.n	8002364 <__aeabi_dsub+0x408>
 8002348:	1883      	adds	r3, r0, r2
 800234a:	4283      	cmp	r3, r0
 800234c:	4180      	sbcs	r0, r0
 800234e:	445c      	add	r4, fp
 8002350:	4240      	negs	r0, r0
 8002352:	1824      	adds	r4, r4, r0
 8002354:	0222      	lsls	r2, r4, #8
 8002356:	d500      	bpl.n	800235a <__aeabi_dsub+0x3fe>
 8002358:	e1c8      	b.n	80026ec <__aeabi_dsub+0x790>
 800235a:	001f      	movs	r7, r3
 800235c:	4698      	mov	r8, r3
 800235e:	4327      	orrs	r7, r4
 8002360:	d100      	bne.n	8002364 <__aeabi_dsub+0x408>
 8002362:	e0bc      	b.n	80024de <__aeabi_dsub+0x582>
 8002364:	4643      	mov	r3, r8
 8002366:	0767      	lsls	r7, r4, #29
 8002368:	08db      	lsrs	r3, r3, #3
 800236a:	431f      	orrs	r7, r3
 800236c:	08e5      	lsrs	r5, r4, #3
 800236e:	2300      	movs	r3, #0
 8002370:	e04c      	b.n	800240c <__aeabi_dsub+0x4b0>
 8002372:	1a83      	subs	r3, r0, r2
 8002374:	4698      	mov	r8, r3
 8002376:	465b      	mov	r3, fp
 8002378:	4540      	cmp	r0, r8
 800237a:	41bf      	sbcs	r7, r7
 800237c:	1ae3      	subs	r3, r4, r3
 800237e:	427f      	negs	r7, r7
 8002380:	1bdb      	subs	r3, r3, r7
 8002382:	021f      	lsls	r7, r3, #8
 8002384:	d47c      	bmi.n	8002480 <__aeabi_dsub+0x524>
 8002386:	4647      	mov	r7, r8
 8002388:	431f      	orrs	r7, r3
 800238a:	d100      	bne.n	800238e <__aeabi_dsub+0x432>
 800238c:	e0a6      	b.n	80024dc <__aeabi_dsub+0x580>
 800238e:	001c      	movs	r4, r3
 8002390:	4647      	mov	r7, r8
 8002392:	e645      	b.n	8002020 <__aeabi_dsub+0xc4>
 8002394:	4cb7      	ldr	r4, [pc, #732]	@ (8002674 <__aeabi_dsub+0x718>)
 8002396:	1aed      	subs	r5, r5, r3
 8002398:	4014      	ands	r4, r2
 800239a:	077b      	lsls	r3, r7, #29
 800239c:	d000      	beq.n	80023a0 <__aeabi_dsub+0x444>
 800239e:	e780      	b.n	80022a2 <__aeabi_dsub+0x346>
 80023a0:	e784      	b.n	80022ac <__aeabi_dsub+0x350>
 80023a2:	464b      	mov	r3, r9
 80023a4:	0025      	movs	r5, r4
 80023a6:	4305      	orrs	r5, r0
 80023a8:	d066      	beq.n	8002478 <__aeabi_dsub+0x51c>
 80023aa:	1e5f      	subs	r7, r3, #1
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d100      	bne.n	80023b2 <__aeabi_dsub+0x456>
 80023b0:	e0fc      	b.n	80025ac <__aeabi_dsub+0x650>
 80023b2:	4dae      	ldr	r5, [pc, #696]	@ (800266c <__aeabi_dsub+0x710>)
 80023b4:	42ab      	cmp	r3, r5
 80023b6:	d100      	bne.n	80023ba <__aeabi_dsub+0x45e>
 80023b8:	e15e      	b.n	8002678 <__aeabi_dsub+0x71c>
 80023ba:	4666      	mov	r6, ip
 80023bc:	2f38      	cmp	r7, #56	@ 0x38
 80023be:	dc00      	bgt.n	80023c2 <__aeabi_dsub+0x466>
 80023c0:	e0b4      	b.n	800252c <__aeabi_dsub+0x5d0>
 80023c2:	2001      	movs	r0, #1
 80023c4:	1a17      	subs	r7, r2, r0
 80023c6:	42ba      	cmp	r2, r7
 80023c8:	4192      	sbcs	r2, r2
 80023ca:	465b      	mov	r3, fp
 80023cc:	4252      	negs	r2, r2
 80023ce:	464d      	mov	r5, r9
 80023d0:	1a9c      	subs	r4, r3, r2
 80023d2:	e620      	b.n	8002016 <__aeabi_dsub+0xba>
 80023d4:	0767      	lsls	r7, r4, #29
 80023d6:	08c0      	lsrs	r0, r0, #3
 80023d8:	4307      	orrs	r7, r0
 80023da:	08e5      	lsrs	r5, r4, #3
 80023dc:	e6ba      	b.n	8002154 <__aeabi_dsub+0x1f8>
 80023de:	001f      	movs	r7, r3
 80023e0:	4659      	mov	r1, fp
 80023e2:	3f20      	subs	r7, #32
 80023e4:	40f9      	lsrs	r1, r7
 80023e6:	000f      	movs	r7, r1
 80023e8:	2b20      	cmp	r3, #32
 80023ea:	d005      	beq.n	80023f8 <__aeabi_dsub+0x49c>
 80023ec:	2140      	movs	r1, #64	@ 0x40
 80023ee:	1acb      	subs	r3, r1, r3
 80023f0:	4659      	mov	r1, fp
 80023f2:	4099      	lsls	r1, r3
 80023f4:	430a      	orrs	r2, r1
 80023f6:	4692      	mov	sl, r2
 80023f8:	4653      	mov	r3, sl
 80023fa:	1e5a      	subs	r2, r3, #1
 80023fc:	4193      	sbcs	r3, r2
 80023fe:	431f      	orrs	r7, r3
 8002400:	e604      	b.n	800200c <__aeabi_dsub+0xb0>
 8002402:	1aeb      	subs	r3, r5, r3
 8002404:	4d9b      	ldr	r5, [pc, #620]	@ (8002674 <__aeabi_dsub+0x718>)
 8002406:	4015      	ands	r5, r2
 8002408:	076f      	lsls	r7, r5, #29
 800240a:	08ed      	lsrs	r5, r5, #3
 800240c:	032c      	lsls	r4, r5, #12
 800240e:	055d      	lsls	r5, r3, #21
 8002410:	0b24      	lsrs	r4, r4, #12
 8002412:	0d6d      	lsrs	r5, r5, #21
 8002414:	e736      	b.n	8002284 <__aeabi_dsub+0x328>
 8002416:	4d95      	ldr	r5, [pc, #596]	@ (800266c <__aeabi_dsub+0x710>)
 8002418:	42ab      	cmp	r3, r5
 800241a:	d100      	bne.n	800241e <__aeabi_dsub+0x4c2>
 800241c:	e0d6      	b.n	80025cc <__aeabi_dsub+0x670>
 800241e:	1882      	adds	r2, r0, r2
 8002420:	0021      	movs	r1, r4
 8002422:	4282      	cmp	r2, r0
 8002424:	4180      	sbcs	r0, r0
 8002426:	4459      	add	r1, fp
 8002428:	4240      	negs	r0, r0
 800242a:	1808      	adds	r0, r1, r0
 800242c:	07c7      	lsls	r7, r0, #31
 800242e:	0852      	lsrs	r2, r2, #1
 8002430:	4317      	orrs	r7, r2
 8002432:	0844      	lsrs	r4, r0, #1
 8002434:	0752      	lsls	r2, r2, #29
 8002436:	d400      	bmi.n	800243a <__aeabi_dsub+0x4de>
 8002438:	e185      	b.n	8002746 <__aeabi_dsub+0x7ea>
 800243a:	220f      	movs	r2, #15
 800243c:	001d      	movs	r5, r3
 800243e:	403a      	ands	r2, r7
 8002440:	2a04      	cmp	r2, #4
 8002442:	d000      	beq.n	8002446 <__aeabi_dsub+0x4ea>
 8002444:	e61a      	b.n	800207c <__aeabi_dsub+0x120>
 8002446:	08ff      	lsrs	r7, r7, #3
 8002448:	0764      	lsls	r4, r4, #29
 800244a:	4327      	orrs	r7, r4
 800244c:	0905      	lsrs	r5, r0, #4
 800244e:	e7dd      	b.n	800240c <__aeabi_dsub+0x4b0>
 8002450:	465b      	mov	r3, fp
 8002452:	08d2      	lsrs	r2, r2, #3
 8002454:	075f      	lsls	r7, r3, #29
 8002456:	4317      	orrs	r7, r2
 8002458:	08dd      	lsrs	r5, r3, #3
 800245a:	e67b      	b.n	8002154 <__aeabi_dsub+0x1f8>
 800245c:	2700      	movs	r7, #0
 800245e:	2400      	movs	r4, #0
 8002460:	e710      	b.n	8002284 <__aeabi_dsub+0x328>
 8002462:	2b00      	cmp	r3, #0
 8002464:	d000      	beq.n	8002468 <__aeabi_dsub+0x50c>
 8002466:	e0d6      	b.n	8002616 <__aeabi_dsub+0x6ba>
 8002468:	2900      	cmp	r1, #0
 800246a:	d000      	beq.n	800246e <__aeabi_dsub+0x512>
 800246c:	e12f      	b.n	80026ce <__aeabi_dsub+0x772>
 800246e:	2480      	movs	r4, #128	@ 0x80
 8002470:	2600      	movs	r6, #0
 8002472:	4d7e      	ldr	r5, [pc, #504]	@ (800266c <__aeabi_dsub+0x710>)
 8002474:	0324      	lsls	r4, r4, #12
 8002476:	e705      	b.n	8002284 <__aeabi_dsub+0x328>
 8002478:	4666      	mov	r6, ip
 800247a:	465c      	mov	r4, fp
 800247c:	08d0      	lsrs	r0, r2, #3
 800247e:	e717      	b.n	80022b0 <__aeabi_dsub+0x354>
 8002480:	465b      	mov	r3, fp
 8002482:	1a17      	subs	r7, r2, r0
 8002484:	42ba      	cmp	r2, r7
 8002486:	4192      	sbcs	r2, r2
 8002488:	1b1c      	subs	r4, r3, r4
 800248a:	2601      	movs	r6, #1
 800248c:	4663      	mov	r3, ip
 800248e:	4252      	negs	r2, r2
 8002490:	1aa4      	subs	r4, r4, r2
 8002492:	401e      	ands	r6, r3
 8002494:	e5c4      	b.n	8002020 <__aeabi_dsub+0xc4>
 8002496:	1883      	adds	r3, r0, r2
 8002498:	4283      	cmp	r3, r0
 800249a:	4180      	sbcs	r0, r0
 800249c:	445c      	add	r4, fp
 800249e:	4240      	negs	r0, r0
 80024a0:	1825      	adds	r5, r4, r0
 80024a2:	022a      	lsls	r2, r5, #8
 80024a4:	d400      	bmi.n	80024a8 <__aeabi_dsub+0x54c>
 80024a6:	e0da      	b.n	800265e <__aeabi_dsub+0x702>
 80024a8:	4a72      	ldr	r2, [pc, #456]	@ (8002674 <__aeabi_dsub+0x718>)
 80024aa:	085b      	lsrs	r3, r3, #1
 80024ac:	4015      	ands	r5, r2
 80024ae:	07ea      	lsls	r2, r5, #31
 80024b0:	431a      	orrs	r2, r3
 80024b2:	0869      	lsrs	r1, r5, #1
 80024b4:	075b      	lsls	r3, r3, #29
 80024b6:	d400      	bmi.n	80024ba <__aeabi_dsub+0x55e>
 80024b8:	e14a      	b.n	8002750 <__aeabi_dsub+0x7f4>
 80024ba:	230f      	movs	r3, #15
 80024bc:	4013      	ands	r3, r2
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d100      	bne.n	80024c4 <__aeabi_dsub+0x568>
 80024c2:	e0fc      	b.n	80026be <__aeabi_dsub+0x762>
 80024c4:	1d17      	adds	r7, r2, #4
 80024c6:	4297      	cmp	r7, r2
 80024c8:	41a4      	sbcs	r4, r4
 80024ca:	4264      	negs	r4, r4
 80024cc:	2502      	movs	r5, #2
 80024ce:	1864      	adds	r4, r4, r1
 80024d0:	e6ec      	b.n	80022ac <__aeabi_dsub+0x350>
 80024d2:	4647      	mov	r7, r8
 80024d4:	001c      	movs	r4, r3
 80024d6:	431f      	orrs	r7, r3
 80024d8:	d000      	beq.n	80024dc <__aeabi_dsub+0x580>
 80024da:	e743      	b.n	8002364 <__aeabi_dsub+0x408>
 80024dc:	2600      	movs	r6, #0
 80024de:	2500      	movs	r5, #0
 80024e0:	2400      	movs	r4, #0
 80024e2:	e6cf      	b.n	8002284 <__aeabi_dsub+0x328>
 80024e4:	08c0      	lsrs	r0, r0, #3
 80024e6:	0767      	lsls	r7, r4, #29
 80024e8:	4307      	orrs	r7, r0
 80024ea:	08e5      	lsrs	r5, r4, #3
 80024ec:	e632      	b.n	8002154 <__aeabi_dsub+0x1f8>
 80024ee:	1a87      	subs	r7, r0, r2
 80024f0:	465b      	mov	r3, fp
 80024f2:	42b8      	cmp	r0, r7
 80024f4:	4180      	sbcs	r0, r0
 80024f6:	1ae4      	subs	r4, r4, r3
 80024f8:	4240      	negs	r0, r0
 80024fa:	1a24      	subs	r4, r4, r0
 80024fc:	0223      	lsls	r3, r4, #8
 80024fe:	d428      	bmi.n	8002552 <__aeabi_dsub+0x5f6>
 8002500:	0763      	lsls	r3, r4, #29
 8002502:	08ff      	lsrs	r7, r7, #3
 8002504:	431f      	orrs	r7, r3
 8002506:	08e5      	lsrs	r5, r4, #3
 8002508:	2301      	movs	r3, #1
 800250a:	e77f      	b.n	800240c <__aeabi_dsub+0x4b0>
 800250c:	2b00      	cmp	r3, #0
 800250e:	d100      	bne.n	8002512 <__aeabi_dsub+0x5b6>
 8002510:	e673      	b.n	80021fa <__aeabi_dsub+0x29e>
 8002512:	464b      	mov	r3, r9
 8002514:	1b5f      	subs	r7, r3, r5
 8002516:	003b      	movs	r3, r7
 8002518:	2d00      	cmp	r5, #0
 800251a:	d100      	bne.n	800251e <__aeabi_dsub+0x5c2>
 800251c:	e742      	b.n	80023a4 <__aeabi_dsub+0x448>
 800251e:	2f38      	cmp	r7, #56	@ 0x38
 8002520:	dd00      	ble.n	8002524 <__aeabi_dsub+0x5c8>
 8002522:	e0ec      	b.n	80026fe <__aeabi_dsub+0x7a2>
 8002524:	2380      	movs	r3, #128	@ 0x80
 8002526:	000e      	movs	r6, r1
 8002528:	041b      	lsls	r3, r3, #16
 800252a:	431c      	orrs	r4, r3
 800252c:	2f1f      	cmp	r7, #31
 800252e:	dc25      	bgt.n	800257c <__aeabi_dsub+0x620>
 8002530:	2520      	movs	r5, #32
 8002532:	0023      	movs	r3, r4
 8002534:	1bed      	subs	r5, r5, r7
 8002536:	0001      	movs	r1, r0
 8002538:	40a8      	lsls	r0, r5
 800253a:	40ab      	lsls	r3, r5
 800253c:	40f9      	lsrs	r1, r7
 800253e:	1e45      	subs	r5, r0, #1
 8002540:	41a8      	sbcs	r0, r5
 8002542:	430b      	orrs	r3, r1
 8002544:	40fc      	lsrs	r4, r7
 8002546:	4318      	orrs	r0, r3
 8002548:	465b      	mov	r3, fp
 800254a:	1b1b      	subs	r3, r3, r4
 800254c:	469b      	mov	fp, r3
 800254e:	e739      	b.n	80023c4 <__aeabi_dsub+0x468>
 8002550:	4666      	mov	r6, ip
 8002552:	2501      	movs	r5, #1
 8002554:	e562      	b.n	800201c <__aeabi_dsub+0xc0>
 8002556:	001f      	movs	r7, r3
 8002558:	4659      	mov	r1, fp
 800255a:	3f20      	subs	r7, #32
 800255c:	40f9      	lsrs	r1, r7
 800255e:	468c      	mov	ip, r1
 8002560:	2b20      	cmp	r3, #32
 8002562:	d005      	beq.n	8002570 <__aeabi_dsub+0x614>
 8002564:	2740      	movs	r7, #64	@ 0x40
 8002566:	4659      	mov	r1, fp
 8002568:	1afb      	subs	r3, r7, r3
 800256a:	4099      	lsls	r1, r3
 800256c:	430a      	orrs	r2, r1
 800256e:	4692      	mov	sl, r2
 8002570:	4657      	mov	r7, sl
 8002572:	1e7b      	subs	r3, r7, #1
 8002574:	419f      	sbcs	r7, r3
 8002576:	4663      	mov	r3, ip
 8002578:	431f      	orrs	r7, r3
 800257a:	e5c1      	b.n	8002100 <__aeabi_dsub+0x1a4>
 800257c:	003b      	movs	r3, r7
 800257e:	0025      	movs	r5, r4
 8002580:	3b20      	subs	r3, #32
 8002582:	40dd      	lsrs	r5, r3
 8002584:	2f20      	cmp	r7, #32
 8002586:	d004      	beq.n	8002592 <__aeabi_dsub+0x636>
 8002588:	2340      	movs	r3, #64	@ 0x40
 800258a:	1bdb      	subs	r3, r3, r7
 800258c:	409c      	lsls	r4, r3
 800258e:	4320      	orrs	r0, r4
 8002590:	4680      	mov	r8, r0
 8002592:	4640      	mov	r0, r8
 8002594:	1e43      	subs	r3, r0, #1
 8002596:	4198      	sbcs	r0, r3
 8002598:	4328      	orrs	r0, r5
 800259a:	e713      	b.n	80023c4 <__aeabi_dsub+0x468>
 800259c:	2900      	cmp	r1, #0
 800259e:	d09d      	beq.n	80024dc <__aeabi_dsub+0x580>
 80025a0:	2601      	movs	r6, #1
 80025a2:	4663      	mov	r3, ip
 80025a4:	465c      	mov	r4, fp
 80025a6:	4690      	mov	r8, r2
 80025a8:	401e      	ands	r6, r3
 80025aa:	e6db      	b.n	8002364 <__aeabi_dsub+0x408>
 80025ac:	1a17      	subs	r7, r2, r0
 80025ae:	465b      	mov	r3, fp
 80025b0:	42ba      	cmp	r2, r7
 80025b2:	4192      	sbcs	r2, r2
 80025b4:	1b1c      	subs	r4, r3, r4
 80025b6:	4252      	negs	r2, r2
 80025b8:	1aa4      	subs	r4, r4, r2
 80025ba:	0223      	lsls	r3, r4, #8
 80025bc:	d4c8      	bmi.n	8002550 <__aeabi_dsub+0x5f4>
 80025be:	0763      	lsls	r3, r4, #29
 80025c0:	08ff      	lsrs	r7, r7, #3
 80025c2:	431f      	orrs	r7, r3
 80025c4:	4666      	mov	r6, ip
 80025c6:	2301      	movs	r3, #1
 80025c8:	08e5      	lsrs	r5, r4, #3
 80025ca:	e71f      	b.n	800240c <__aeabi_dsub+0x4b0>
 80025cc:	001d      	movs	r5, r3
 80025ce:	2400      	movs	r4, #0
 80025d0:	2700      	movs	r7, #0
 80025d2:	e657      	b.n	8002284 <__aeabi_dsub+0x328>
 80025d4:	465c      	mov	r4, fp
 80025d6:	08d0      	lsrs	r0, r2, #3
 80025d8:	e66a      	b.n	80022b0 <__aeabi_dsub+0x354>
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d100      	bne.n	80025e0 <__aeabi_dsub+0x684>
 80025de:	e737      	b.n	8002450 <__aeabi_dsub+0x4f4>
 80025e0:	4653      	mov	r3, sl
 80025e2:	08c0      	lsrs	r0, r0, #3
 80025e4:	0767      	lsls	r7, r4, #29
 80025e6:	4307      	orrs	r7, r0
 80025e8:	08e5      	lsrs	r5, r4, #3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d100      	bne.n	80025f0 <__aeabi_dsub+0x694>
 80025ee:	e5b1      	b.n	8002154 <__aeabi_dsub+0x1f8>
 80025f0:	2380      	movs	r3, #128	@ 0x80
 80025f2:	031b      	lsls	r3, r3, #12
 80025f4:	421d      	tst	r5, r3
 80025f6:	d008      	beq.n	800260a <__aeabi_dsub+0x6ae>
 80025f8:	4659      	mov	r1, fp
 80025fa:	08c8      	lsrs	r0, r1, #3
 80025fc:	4218      	tst	r0, r3
 80025fe:	d104      	bne.n	800260a <__aeabi_dsub+0x6ae>
 8002600:	08d2      	lsrs	r2, r2, #3
 8002602:	0749      	lsls	r1, r1, #29
 8002604:	430a      	orrs	r2, r1
 8002606:	0017      	movs	r7, r2
 8002608:	0005      	movs	r5, r0
 800260a:	0f7b      	lsrs	r3, r7, #29
 800260c:	00ff      	lsls	r7, r7, #3
 800260e:	08ff      	lsrs	r7, r7, #3
 8002610:	075b      	lsls	r3, r3, #29
 8002612:	431f      	orrs	r7, r3
 8002614:	e59e      	b.n	8002154 <__aeabi_dsub+0x1f8>
 8002616:	08c0      	lsrs	r0, r0, #3
 8002618:	0763      	lsls	r3, r4, #29
 800261a:	4318      	orrs	r0, r3
 800261c:	08e5      	lsrs	r5, r4, #3
 800261e:	2900      	cmp	r1, #0
 8002620:	d053      	beq.n	80026ca <__aeabi_dsub+0x76e>
 8002622:	2380      	movs	r3, #128	@ 0x80
 8002624:	031b      	lsls	r3, r3, #12
 8002626:	421d      	tst	r5, r3
 8002628:	d00a      	beq.n	8002640 <__aeabi_dsub+0x6e4>
 800262a:	4659      	mov	r1, fp
 800262c:	08cc      	lsrs	r4, r1, #3
 800262e:	421c      	tst	r4, r3
 8002630:	d106      	bne.n	8002640 <__aeabi_dsub+0x6e4>
 8002632:	2601      	movs	r6, #1
 8002634:	4663      	mov	r3, ip
 8002636:	0025      	movs	r5, r4
 8002638:	08d0      	lsrs	r0, r2, #3
 800263a:	0749      	lsls	r1, r1, #29
 800263c:	4308      	orrs	r0, r1
 800263e:	401e      	ands	r6, r3
 8002640:	0f47      	lsrs	r7, r0, #29
 8002642:	00c0      	lsls	r0, r0, #3
 8002644:	08c0      	lsrs	r0, r0, #3
 8002646:	077f      	lsls	r7, r7, #29
 8002648:	4307      	orrs	r7, r0
 800264a:	e583      	b.n	8002154 <__aeabi_dsub+0x1f8>
 800264c:	1883      	adds	r3, r0, r2
 800264e:	4293      	cmp	r3, r2
 8002650:	4192      	sbcs	r2, r2
 8002652:	445c      	add	r4, fp
 8002654:	4252      	negs	r2, r2
 8002656:	18a5      	adds	r5, r4, r2
 8002658:	022a      	lsls	r2, r5, #8
 800265a:	d500      	bpl.n	800265e <__aeabi_dsub+0x702>
 800265c:	e724      	b.n	80024a8 <__aeabi_dsub+0x54c>
 800265e:	076f      	lsls	r7, r5, #29
 8002660:	08db      	lsrs	r3, r3, #3
 8002662:	431f      	orrs	r7, r3
 8002664:	08ed      	lsrs	r5, r5, #3
 8002666:	2301      	movs	r3, #1
 8002668:	e6d0      	b.n	800240c <__aeabi_dsub+0x4b0>
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	000007ff 	.word	0x000007ff
 8002670:	000007fe 	.word	0x000007fe
 8002674:	ff7fffff 	.word	0xff7fffff
 8002678:	465b      	mov	r3, fp
 800267a:	08d2      	lsrs	r2, r2, #3
 800267c:	075f      	lsls	r7, r3, #29
 800267e:	4666      	mov	r6, ip
 8002680:	4317      	orrs	r7, r2
 8002682:	08dd      	lsrs	r5, r3, #3
 8002684:	e566      	b.n	8002154 <__aeabi_dsub+0x1f8>
 8002686:	0025      	movs	r5, r4
 8002688:	3b20      	subs	r3, #32
 800268a:	40dd      	lsrs	r5, r3
 800268c:	4663      	mov	r3, ip
 800268e:	2b20      	cmp	r3, #32
 8002690:	d005      	beq.n	800269e <__aeabi_dsub+0x742>
 8002692:	2340      	movs	r3, #64	@ 0x40
 8002694:	4661      	mov	r1, ip
 8002696:	1a5b      	subs	r3, r3, r1
 8002698:	409c      	lsls	r4, r3
 800269a:	4320      	orrs	r0, r4
 800269c:	4680      	mov	r8, r0
 800269e:	4647      	mov	r7, r8
 80026a0:	1e7b      	subs	r3, r7, #1
 80026a2:	419f      	sbcs	r7, r3
 80026a4:	432f      	orrs	r7, r5
 80026a6:	e5a0      	b.n	80021ea <__aeabi_dsub+0x28e>
 80026a8:	2120      	movs	r1, #32
 80026aa:	2700      	movs	r7, #0
 80026ac:	1a09      	subs	r1, r1, r0
 80026ae:	e4d2      	b.n	8002056 <__aeabi_dsub+0xfa>
 80026b0:	2f00      	cmp	r7, #0
 80026b2:	d100      	bne.n	80026b6 <__aeabi_dsub+0x75a>
 80026b4:	e713      	b.n	80024de <__aeabi_dsub+0x582>
 80026b6:	465c      	mov	r4, fp
 80026b8:	0017      	movs	r7, r2
 80026ba:	2500      	movs	r5, #0
 80026bc:	e5f6      	b.n	80022ac <__aeabi_dsub+0x350>
 80026be:	08d7      	lsrs	r7, r2, #3
 80026c0:	0749      	lsls	r1, r1, #29
 80026c2:	2302      	movs	r3, #2
 80026c4:	430f      	orrs	r7, r1
 80026c6:	092d      	lsrs	r5, r5, #4
 80026c8:	e6a0      	b.n	800240c <__aeabi_dsub+0x4b0>
 80026ca:	0007      	movs	r7, r0
 80026cc:	e542      	b.n	8002154 <__aeabi_dsub+0x1f8>
 80026ce:	465b      	mov	r3, fp
 80026d0:	2601      	movs	r6, #1
 80026d2:	075f      	lsls	r7, r3, #29
 80026d4:	08dd      	lsrs	r5, r3, #3
 80026d6:	4663      	mov	r3, ip
 80026d8:	08d2      	lsrs	r2, r2, #3
 80026da:	4317      	orrs	r7, r2
 80026dc:	401e      	ands	r6, r3
 80026de:	e539      	b.n	8002154 <__aeabi_dsub+0x1f8>
 80026e0:	465b      	mov	r3, fp
 80026e2:	08d2      	lsrs	r2, r2, #3
 80026e4:	075f      	lsls	r7, r3, #29
 80026e6:	4317      	orrs	r7, r2
 80026e8:	08dd      	lsrs	r5, r3, #3
 80026ea:	e533      	b.n	8002154 <__aeabi_dsub+0x1f8>
 80026ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002768 <__aeabi_dsub+0x80c>)
 80026ee:	08db      	lsrs	r3, r3, #3
 80026f0:	4022      	ands	r2, r4
 80026f2:	0757      	lsls	r7, r2, #29
 80026f4:	0252      	lsls	r2, r2, #9
 80026f6:	2501      	movs	r5, #1
 80026f8:	431f      	orrs	r7, r3
 80026fa:	0b14      	lsrs	r4, r2, #12
 80026fc:	e5c2      	b.n	8002284 <__aeabi_dsub+0x328>
 80026fe:	000e      	movs	r6, r1
 8002700:	2001      	movs	r0, #1
 8002702:	e65f      	b.n	80023c4 <__aeabi_dsub+0x468>
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00d      	beq.n	8002724 <__aeabi_dsub+0x7c8>
 8002708:	464b      	mov	r3, r9
 800270a:	1b5b      	subs	r3, r3, r5
 800270c:	469c      	mov	ip, r3
 800270e:	2d00      	cmp	r5, #0
 8002710:	d100      	bne.n	8002714 <__aeabi_dsub+0x7b8>
 8002712:	e548      	b.n	80021a6 <__aeabi_dsub+0x24a>
 8002714:	2701      	movs	r7, #1
 8002716:	2b38      	cmp	r3, #56	@ 0x38
 8002718:	dd00      	ble.n	800271c <__aeabi_dsub+0x7c0>
 800271a:	e566      	b.n	80021ea <__aeabi_dsub+0x28e>
 800271c:	2380      	movs	r3, #128	@ 0x80
 800271e:	041b      	lsls	r3, r3, #16
 8002720:	431c      	orrs	r4, r3
 8002722:	e550      	b.n	80021c6 <__aeabi_dsub+0x26a>
 8002724:	1c6b      	adds	r3, r5, #1
 8002726:	4d11      	ldr	r5, [pc, #68]	@ (800276c <__aeabi_dsub+0x810>)
 8002728:	422b      	tst	r3, r5
 800272a:	d000      	beq.n	800272e <__aeabi_dsub+0x7d2>
 800272c:	e673      	b.n	8002416 <__aeabi_dsub+0x4ba>
 800272e:	4659      	mov	r1, fp
 8002730:	0023      	movs	r3, r4
 8002732:	4311      	orrs	r1, r2
 8002734:	468a      	mov	sl, r1
 8002736:	4303      	orrs	r3, r0
 8002738:	e600      	b.n	800233c <__aeabi_dsub+0x3e0>
 800273a:	0767      	lsls	r7, r4, #29
 800273c:	08c0      	lsrs	r0, r0, #3
 800273e:	2300      	movs	r3, #0
 8002740:	4307      	orrs	r7, r0
 8002742:	08e5      	lsrs	r5, r4, #3
 8002744:	e662      	b.n	800240c <__aeabi_dsub+0x4b0>
 8002746:	0764      	lsls	r4, r4, #29
 8002748:	08ff      	lsrs	r7, r7, #3
 800274a:	4327      	orrs	r7, r4
 800274c:	0905      	lsrs	r5, r0, #4
 800274e:	e65d      	b.n	800240c <__aeabi_dsub+0x4b0>
 8002750:	08d2      	lsrs	r2, r2, #3
 8002752:	0749      	lsls	r1, r1, #29
 8002754:	4311      	orrs	r1, r2
 8002756:	000f      	movs	r7, r1
 8002758:	2302      	movs	r3, #2
 800275a:	092d      	lsrs	r5, r5, #4
 800275c:	e656      	b.n	800240c <__aeabi_dsub+0x4b0>
 800275e:	0007      	movs	r7, r0
 8002760:	e5a4      	b.n	80022ac <__aeabi_dsub+0x350>
 8002762:	0038      	movs	r0, r7
 8002764:	e48f      	b.n	8002086 <__aeabi_dsub+0x12a>
 8002766:	46c0      	nop			@ (mov r8, r8)
 8002768:	ff7fffff 	.word	0xff7fffff
 800276c:	000007fe 	.word	0x000007fe

08002770 <__aeabi_d2iz>:
 8002770:	000b      	movs	r3, r1
 8002772:	0002      	movs	r2, r0
 8002774:	b570      	push	{r4, r5, r6, lr}
 8002776:	4d16      	ldr	r5, [pc, #88]	@ (80027d0 <__aeabi_d2iz+0x60>)
 8002778:	030c      	lsls	r4, r1, #12
 800277a:	b082      	sub	sp, #8
 800277c:	0049      	lsls	r1, r1, #1
 800277e:	2000      	movs	r0, #0
 8002780:	9200      	str	r2, [sp, #0]
 8002782:	9301      	str	r3, [sp, #4]
 8002784:	0b24      	lsrs	r4, r4, #12
 8002786:	0d49      	lsrs	r1, r1, #21
 8002788:	0fde      	lsrs	r6, r3, #31
 800278a:	42a9      	cmp	r1, r5
 800278c:	dd04      	ble.n	8002798 <__aeabi_d2iz+0x28>
 800278e:	4811      	ldr	r0, [pc, #68]	@ (80027d4 <__aeabi_d2iz+0x64>)
 8002790:	4281      	cmp	r1, r0
 8002792:	dd03      	ble.n	800279c <__aeabi_d2iz+0x2c>
 8002794:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <__aeabi_d2iz+0x68>)
 8002796:	18f0      	adds	r0, r6, r3
 8002798:	b002      	add	sp, #8
 800279a:	bd70      	pop	{r4, r5, r6, pc}
 800279c:	2080      	movs	r0, #128	@ 0x80
 800279e:	0340      	lsls	r0, r0, #13
 80027a0:	4320      	orrs	r0, r4
 80027a2:	4c0e      	ldr	r4, [pc, #56]	@ (80027dc <__aeabi_d2iz+0x6c>)
 80027a4:	1a64      	subs	r4, r4, r1
 80027a6:	2c1f      	cmp	r4, #31
 80027a8:	dd08      	ble.n	80027bc <__aeabi_d2iz+0x4c>
 80027aa:	4b0d      	ldr	r3, [pc, #52]	@ (80027e0 <__aeabi_d2iz+0x70>)
 80027ac:	1a5b      	subs	r3, r3, r1
 80027ae:	40d8      	lsrs	r0, r3
 80027b0:	0003      	movs	r3, r0
 80027b2:	4258      	negs	r0, r3
 80027b4:	2e00      	cmp	r6, #0
 80027b6:	d1ef      	bne.n	8002798 <__aeabi_d2iz+0x28>
 80027b8:	0018      	movs	r0, r3
 80027ba:	e7ed      	b.n	8002798 <__aeabi_d2iz+0x28>
 80027bc:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <__aeabi_d2iz+0x74>)
 80027be:	9a00      	ldr	r2, [sp, #0]
 80027c0:	469c      	mov	ip, r3
 80027c2:	0003      	movs	r3, r0
 80027c4:	4461      	add	r1, ip
 80027c6:	408b      	lsls	r3, r1
 80027c8:	40e2      	lsrs	r2, r4
 80027ca:	4313      	orrs	r3, r2
 80027cc:	e7f1      	b.n	80027b2 <__aeabi_d2iz+0x42>
 80027ce:	46c0      	nop			@ (mov r8, r8)
 80027d0:	000003fe 	.word	0x000003fe
 80027d4:	0000041d 	.word	0x0000041d
 80027d8:	7fffffff 	.word	0x7fffffff
 80027dc:	00000433 	.word	0x00000433
 80027e0:	00000413 	.word	0x00000413
 80027e4:	fffffbed 	.word	0xfffffbed

080027e8 <__aeabi_i2d>:
 80027e8:	b570      	push	{r4, r5, r6, lr}
 80027ea:	2800      	cmp	r0, #0
 80027ec:	d016      	beq.n	800281c <__aeabi_i2d+0x34>
 80027ee:	17c3      	asrs	r3, r0, #31
 80027f0:	18c5      	adds	r5, r0, r3
 80027f2:	405d      	eors	r5, r3
 80027f4:	0fc4      	lsrs	r4, r0, #31
 80027f6:	0028      	movs	r0, r5
 80027f8:	f000 f882 	bl	8002900 <__clzsi2>
 80027fc:	4b10      	ldr	r3, [pc, #64]	@ (8002840 <__aeabi_i2d+0x58>)
 80027fe:	1a1b      	subs	r3, r3, r0
 8002800:	055b      	lsls	r3, r3, #21
 8002802:	0d5b      	lsrs	r3, r3, #21
 8002804:	280a      	cmp	r0, #10
 8002806:	dc14      	bgt.n	8002832 <__aeabi_i2d+0x4a>
 8002808:	0002      	movs	r2, r0
 800280a:	002e      	movs	r6, r5
 800280c:	3215      	adds	r2, #21
 800280e:	4096      	lsls	r6, r2
 8002810:	220b      	movs	r2, #11
 8002812:	1a12      	subs	r2, r2, r0
 8002814:	40d5      	lsrs	r5, r2
 8002816:	032d      	lsls	r5, r5, #12
 8002818:	0b2d      	lsrs	r5, r5, #12
 800281a:	e003      	b.n	8002824 <__aeabi_i2d+0x3c>
 800281c:	2400      	movs	r4, #0
 800281e:	2300      	movs	r3, #0
 8002820:	2500      	movs	r5, #0
 8002822:	2600      	movs	r6, #0
 8002824:	051b      	lsls	r3, r3, #20
 8002826:	432b      	orrs	r3, r5
 8002828:	07e4      	lsls	r4, r4, #31
 800282a:	4323      	orrs	r3, r4
 800282c:	0030      	movs	r0, r6
 800282e:	0019      	movs	r1, r3
 8002830:	bd70      	pop	{r4, r5, r6, pc}
 8002832:	380b      	subs	r0, #11
 8002834:	4085      	lsls	r5, r0
 8002836:	032d      	lsls	r5, r5, #12
 8002838:	2600      	movs	r6, #0
 800283a:	0b2d      	lsrs	r5, r5, #12
 800283c:	e7f2      	b.n	8002824 <__aeabi_i2d+0x3c>
 800283e:	46c0      	nop			@ (mov r8, r8)
 8002840:	0000041e 	.word	0x0000041e

08002844 <__aeabi_ui2d>:
 8002844:	b510      	push	{r4, lr}
 8002846:	1e04      	subs	r4, r0, #0
 8002848:	d010      	beq.n	800286c <__aeabi_ui2d+0x28>
 800284a:	f000 f859 	bl	8002900 <__clzsi2>
 800284e:	4b0e      	ldr	r3, [pc, #56]	@ (8002888 <__aeabi_ui2d+0x44>)
 8002850:	1a1b      	subs	r3, r3, r0
 8002852:	055b      	lsls	r3, r3, #21
 8002854:	0d5b      	lsrs	r3, r3, #21
 8002856:	280a      	cmp	r0, #10
 8002858:	dc0f      	bgt.n	800287a <__aeabi_ui2d+0x36>
 800285a:	220b      	movs	r2, #11
 800285c:	0021      	movs	r1, r4
 800285e:	1a12      	subs	r2, r2, r0
 8002860:	40d1      	lsrs	r1, r2
 8002862:	3015      	adds	r0, #21
 8002864:	030a      	lsls	r2, r1, #12
 8002866:	4084      	lsls	r4, r0
 8002868:	0b12      	lsrs	r2, r2, #12
 800286a:	e001      	b.n	8002870 <__aeabi_ui2d+0x2c>
 800286c:	2300      	movs	r3, #0
 800286e:	2200      	movs	r2, #0
 8002870:	051b      	lsls	r3, r3, #20
 8002872:	4313      	orrs	r3, r2
 8002874:	0020      	movs	r0, r4
 8002876:	0019      	movs	r1, r3
 8002878:	bd10      	pop	{r4, pc}
 800287a:	0022      	movs	r2, r4
 800287c:	380b      	subs	r0, #11
 800287e:	4082      	lsls	r2, r0
 8002880:	0312      	lsls	r2, r2, #12
 8002882:	2400      	movs	r4, #0
 8002884:	0b12      	lsrs	r2, r2, #12
 8002886:	e7f3      	b.n	8002870 <__aeabi_ui2d+0x2c>
 8002888:	0000041e 	.word	0x0000041e

0800288c <__aeabi_cfrcmple>:
 800288c:	4684      	mov	ip, r0
 800288e:	0008      	movs	r0, r1
 8002890:	4661      	mov	r1, ip
 8002892:	e7ff      	b.n	8002894 <__aeabi_cfcmpeq>

08002894 <__aeabi_cfcmpeq>:
 8002894:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002896:	f000 f8c1 	bl	8002a1c <__lesf2>
 800289a:	2800      	cmp	r0, #0
 800289c:	d401      	bmi.n	80028a2 <__aeabi_cfcmpeq+0xe>
 800289e:	2100      	movs	r1, #0
 80028a0:	42c8      	cmn	r0, r1
 80028a2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080028a4 <__aeabi_fcmpeq>:
 80028a4:	b510      	push	{r4, lr}
 80028a6:	f000 f849 	bl	800293c <__eqsf2>
 80028aa:	4240      	negs	r0, r0
 80028ac:	3001      	adds	r0, #1
 80028ae:	bd10      	pop	{r4, pc}

080028b0 <__aeabi_fcmplt>:
 80028b0:	b510      	push	{r4, lr}
 80028b2:	f000 f8b3 	bl	8002a1c <__lesf2>
 80028b6:	2800      	cmp	r0, #0
 80028b8:	db01      	blt.n	80028be <__aeabi_fcmplt+0xe>
 80028ba:	2000      	movs	r0, #0
 80028bc:	bd10      	pop	{r4, pc}
 80028be:	2001      	movs	r0, #1
 80028c0:	bd10      	pop	{r4, pc}
 80028c2:	46c0      	nop			@ (mov r8, r8)

080028c4 <__aeabi_fcmple>:
 80028c4:	b510      	push	{r4, lr}
 80028c6:	f000 f8a9 	bl	8002a1c <__lesf2>
 80028ca:	2800      	cmp	r0, #0
 80028cc:	dd01      	ble.n	80028d2 <__aeabi_fcmple+0xe>
 80028ce:	2000      	movs	r0, #0
 80028d0:	bd10      	pop	{r4, pc}
 80028d2:	2001      	movs	r0, #1
 80028d4:	bd10      	pop	{r4, pc}
 80028d6:	46c0      	nop			@ (mov r8, r8)

080028d8 <__aeabi_fcmpgt>:
 80028d8:	b510      	push	{r4, lr}
 80028da:	f000 f857 	bl	800298c <__gesf2>
 80028de:	2800      	cmp	r0, #0
 80028e0:	dc01      	bgt.n	80028e6 <__aeabi_fcmpgt+0xe>
 80028e2:	2000      	movs	r0, #0
 80028e4:	bd10      	pop	{r4, pc}
 80028e6:	2001      	movs	r0, #1
 80028e8:	bd10      	pop	{r4, pc}
 80028ea:	46c0      	nop			@ (mov r8, r8)

080028ec <__aeabi_fcmpge>:
 80028ec:	b510      	push	{r4, lr}
 80028ee:	f000 f84d 	bl	800298c <__gesf2>
 80028f2:	2800      	cmp	r0, #0
 80028f4:	da01      	bge.n	80028fa <__aeabi_fcmpge+0xe>
 80028f6:	2000      	movs	r0, #0
 80028f8:	bd10      	pop	{r4, pc}
 80028fa:	2001      	movs	r0, #1
 80028fc:	bd10      	pop	{r4, pc}
 80028fe:	46c0      	nop			@ (mov r8, r8)

08002900 <__clzsi2>:
 8002900:	211c      	movs	r1, #28
 8002902:	2301      	movs	r3, #1
 8002904:	041b      	lsls	r3, r3, #16
 8002906:	4298      	cmp	r0, r3
 8002908:	d301      	bcc.n	800290e <__clzsi2+0xe>
 800290a:	0c00      	lsrs	r0, r0, #16
 800290c:	3910      	subs	r1, #16
 800290e:	0a1b      	lsrs	r3, r3, #8
 8002910:	4298      	cmp	r0, r3
 8002912:	d301      	bcc.n	8002918 <__clzsi2+0x18>
 8002914:	0a00      	lsrs	r0, r0, #8
 8002916:	3908      	subs	r1, #8
 8002918:	091b      	lsrs	r3, r3, #4
 800291a:	4298      	cmp	r0, r3
 800291c:	d301      	bcc.n	8002922 <__clzsi2+0x22>
 800291e:	0900      	lsrs	r0, r0, #4
 8002920:	3904      	subs	r1, #4
 8002922:	a202      	add	r2, pc, #8	@ (adr r2, 800292c <__clzsi2+0x2c>)
 8002924:	5c10      	ldrb	r0, [r2, r0]
 8002926:	1840      	adds	r0, r0, r1
 8002928:	4770      	bx	lr
 800292a:	46c0      	nop			@ (mov r8, r8)
 800292c:	02020304 	.word	0x02020304
 8002930:	01010101 	.word	0x01010101
	...

0800293c <__eqsf2>:
 800293c:	b570      	push	{r4, r5, r6, lr}
 800293e:	0042      	lsls	r2, r0, #1
 8002940:	024e      	lsls	r6, r1, #9
 8002942:	004c      	lsls	r4, r1, #1
 8002944:	0245      	lsls	r5, r0, #9
 8002946:	0a6d      	lsrs	r5, r5, #9
 8002948:	0e12      	lsrs	r2, r2, #24
 800294a:	0fc3      	lsrs	r3, r0, #31
 800294c:	0a76      	lsrs	r6, r6, #9
 800294e:	0e24      	lsrs	r4, r4, #24
 8002950:	0fc9      	lsrs	r1, r1, #31
 8002952:	2aff      	cmp	r2, #255	@ 0xff
 8002954:	d010      	beq.n	8002978 <__eqsf2+0x3c>
 8002956:	2cff      	cmp	r4, #255	@ 0xff
 8002958:	d00c      	beq.n	8002974 <__eqsf2+0x38>
 800295a:	2001      	movs	r0, #1
 800295c:	42a2      	cmp	r2, r4
 800295e:	d10a      	bne.n	8002976 <__eqsf2+0x3a>
 8002960:	42b5      	cmp	r5, r6
 8002962:	d108      	bne.n	8002976 <__eqsf2+0x3a>
 8002964:	428b      	cmp	r3, r1
 8002966:	d00f      	beq.n	8002988 <__eqsf2+0x4c>
 8002968:	2a00      	cmp	r2, #0
 800296a:	d104      	bne.n	8002976 <__eqsf2+0x3a>
 800296c:	0028      	movs	r0, r5
 800296e:	1e43      	subs	r3, r0, #1
 8002970:	4198      	sbcs	r0, r3
 8002972:	e000      	b.n	8002976 <__eqsf2+0x3a>
 8002974:	2001      	movs	r0, #1
 8002976:	bd70      	pop	{r4, r5, r6, pc}
 8002978:	2001      	movs	r0, #1
 800297a:	2cff      	cmp	r4, #255	@ 0xff
 800297c:	d1fb      	bne.n	8002976 <__eqsf2+0x3a>
 800297e:	4335      	orrs	r5, r6
 8002980:	d1f9      	bne.n	8002976 <__eqsf2+0x3a>
 8002982:	404b      	eors	r3, r1
 8002984:	0018      	movs	r0, r3
 8002986:	e7f6      	b.n	8002976 <__eqsf2+0x3a>
 8002988:	2000      	movs	r0, #0
 800298a:	e7f4      	b.n	8002976 <__eqsf2+0x3a>

0800298c <__gesf2>:
 800298c:	b530      	push	{r4, r5, lr}
 800298e:	0042      	lsls	r2, r0, #1
 8002990:	0244      	lsls	r4, r0, #9
 8002992:	024d      	lsls	r5, r1, #9
 8002994:	0fc3      	lsrs	r3, r0, #31
 8002996:	0048      	lsls	r0, r1, #1
 8002998:	0a64      	lsrs	r4, r4, #9
 800299a:	0e12      	lsrs	r2, r2, #24
 800299c:	0a6d      	lsrs	r5, r5, #9
 800299e:	0e00      	lsrs	r0, r0, #24
 80029a0:	0fc9      	lsrs	r1, r1, #31
 80029a2:	2aff      	cmp	r2, #255	@ 0xff
 80029a4:	d018      	beq.n	80029d8 <__gesf2+0x4c>
 80029a6:	28ff      	cmp	r0, #255	@ 0xff
 80029a8:	d00a      	beq.n	80029c0 <__gesf2+0x34>
 80029aa:	2a00      	cmp	r2, #0
 80029ac:	d11e      	bne.n	80029ec <__gesf2+0x60>
 80029ae:	2800      	cmp	r0, #0
 80029b0:	d10a      	bne.n	80029c8 <__gesf2+0x3c>
 80029b2:	2d00      	cmp	r5, #0
 80029b4:	d029      	beq.n	8002a0a <__gesf2+0x7e>
 80029b6:	2c00      	cmp	r4, #0
 80029b8:	d12d      	bne.n	8002a16 <__gesf2+0x8a>
 80029ba:	0048      	lsls	r0, r1, #1
 80029bc:	3801      	subs	r0, #1
 80029be:	bd30      	pop	{r4, r5, pc}
 80029c0:	2d00      	cmp	r5, #0
 80029c2:	d125      	bne.n	8002a10 <__gesf2+0x84>
 80029c4:	2a00      	cmp	r2, #0
 80029c6:	d101      	bne.n	80029cc <__gesf2+0x40>
 80029c8:	2c00      	cmp	r4, #0
 80029ca:	d0f6      	beq.n	80029ba <__gesf2+0x2e>
 80029cc:	428b      	cmp	r3, r1
 80029ce:	d019      	beq.n	8002a04 <__gesf2+0x78>
 80029d0:	2001      	movs	r0, #1
 80029d2:	425b      	negs	r3, r3
 80029d4:	4318      	orrs	r0, r3
 80029d6:	e7f2      	b.n	80029be <__gesf2+0x32>
 80029d8:	2c00      	cmp	r4, #0
 80029da:	d119      	bne.n	8002a10 <__gesf2+0x84>
 80029dc:	28ff      	cmp	r0, #255	@ 0xff
 80029de:	d1f7      	bne.n	80029d0 <__gesf2+0x44>
 80029e0:	2d00      	cmp	r5, #0
 80029e2:	d115      	bne.n	8002a10 <__gesf2+0x84>
 80029e4:	2000      	movs	r0, #0
 80029e6:	428b      	cmp	r3, r1
 80029e8:	d1f2      	bne.n	80029d0 <__gesf2+0x44>
 80029ea:	e7e8      	b.n	80029be <__gesf2+0x32>
 80029ec:	2800      	cmp	r0, #0
 80029ee:	d0ef      	beq.n	80029d0 <__gesf2+0x44>
 80029f0:	428b      	cmp	r3, r1
 80029f2:	d1ed      	bne.n	80029d0 <__gesf2+0x44>
 80029f4:	4282      	cmp	r2, r0
 80029f6:	dceb      	bgt.n	80029d0 <__gesf2+0x44>
 80029f8:	db04      	blt.n	8002a04 <__gesf2+0x78>
 80029fa:	42ac      	cmp	r4, r5
 80029fc:	d8e8      	bhi.n	80029d0 <__gesf2+0x44>
 80029fe:	2000      	movs	r0, #0
 8002a00:	42ac      	cmp	r4, r5
 8002a02:	d2dc      	bcs.n	80029be <__gesf2+0x32>
 8002a04:	0058      	lsls	r0, r3, #1
 8002a06:	3801      	subs	r0, #1
 8002a08:	e7d9      	b.n	80029be <__gesf2+0x32>
 8002a0a:	2c00      	cmp	r4, #0
 8002a0c:	d0d7      	beq.n	80029be <__gesf2+0x32>
 8002a0e:	e7df      	b.n	80029d0 <__gesf2+0x44>
 8002a10:	2002      	movs	r0, #2
 8002a12:	4240      	negs	r0, r0
 8002a14:	e7d3      	b.n	80029be <__gesf2+0x32>
 8002a16:	428b      	cmp	r3, r1
 8002a18:	d1da      	bne.n	80029d0 <__gesf2+0x44>
 8002a1a:	e7ee      	b.n	80029fa <__gesf2+0x6e>

08002a1c <__lesf2>:
 8002a1c:	b530      	push	{r4, r5, lr}
 8002a1e:	0042      	lsls	r2, r0, #1
 8002a20:	0244      	lsls	r4, r0, #9
 8002a22:	024d      	lsls	r5, r1, #9
 8002a24:	0fc3      	lsrs	r3, r0, #31
 8002a26:	0048      	lsls	r0, r1, #1
 8002a28:	0a64      	lsrs	r4, r4, #9
 8002a2a:	0e12      	lsrs	r2, r2, #24
 8002a2c:	0a6d      	lsrs	r5, r5, #9
 8002a2e:	0e00      	lsrs	r0, r0, #24
 8002a30:	0fc9      	lsrs	r1, r1, #31
 8002a32:	2aff      	cmp	r2, #255	@ 0xff
 8002a34:	d017      	beq.n	8002a66 <__lesf2+0x4a>
 8002a36:	28ff      	cmp	r0, #255	@ 0xff
 8002a38:	d00a      	beq.n	8002a50 <__lesf2+0x34>
 8002a3a:	2a00      	cmp	r2, #0
 8002a3c:	d11b      	bne.n	8002a76 <__lesf2+0x5a>
 8002a3e:	2800      	cmp	r0, #0
 8002a40:	d10a      	bne.n	8002a58 <__lesf2+0x3c>
 8002a42:	2d00      	cmp	r5, #0
 8002a44:	d01d      	beq.n	8002a82 <__lesf2+0x66>
 8002a46:	2c00      	cmp	r4, #0
 8002a48:	d12d      	bne.n	8002aa6 <__lesf2+0x8a>
 8002a4a:	0048      	lsls	r0, r1, #1
 8002a4c:	3801      	subs	r0, #1
 8002a4e:	e011      	b.n	8002a74 <__lesf2+0x58>
 8002a50:	2d00      	cmp	r5, #0
 8002a52:	d10e      	bne.n	8002a72 <__lesf2+0x56>
 8002a54:	2a00      	cmp	r2, #0
 8002a56:	d101      	bne.n	8002a5c <__lesf2+0x40>
 8002a58:	2c00      	cmp	r4, #0
 8002a5a:	d0f6      	beq.n	8002a4a <__lesf2+0x2e>
 8002a5c:	428b      	cmp	r3, r1
 8002a5e:	d10c      	bne.n	8002a7a <__lesf2+0x5e>
 8002a60:	0058      	lsls	r0, r3, #1
 8002a62:	3801      	subs	r0, #1
 8002a64:	e006      	b.n	8002a74 <__lesf2+0x58>
 8002a66:	2c00      	cmp	r4, #0
 8002a68:	d103      	bne.n	8002a72 <__lesf2+0x56>
 8002a6a:	28ff      	cmp	r0, #255	@ 0xff
 8002a6c:	d105      	bne.n	8002a7a <__lesf2+0x5e>
 8002a6e:	2d00      	cmp	r5, #0
 8002a70:	d015      	beq.n	8002a9e <__lesf2+0x82>
 8002a72:	2002      	movs	r0, #2
 8002a74:	bd30      	pop	{r4, r5, pc}
 8002a76:	2800      	cmp	r0, #0
 8002a78:	d106      	bne.n	8002a88 <__lesf2+0x6c>
 8002a7a:	2001      	movs	r0, #1
 8002a7c:	425b      	negs	r3, r3
 8002a7e:	4318      	orrs	r0, r3
 8002a80:	e7f8      	b.n	8002a74 <__lesf2+0x58>
 8002a82:	2c00      	cmp	r4, #0
 8002a84:	d0f6      	beq.n	8002a74 <__lesf2+0x58>
 8002a86:	e7f8      	b.n	8002a7a <__lesf2+0x5e>
 8002a88:	428b      	cmp	r3, r1
 8002a8a:	d1f6      	bne.n	8002a7a <__lesf2+0x5e>
 8002a8c:	4282      	cmp	r2, r0
 8002a8e:	dcf4      	bgt.n	8002a7a <__lesf2+0x5e>
 8002a90:	dbe6      	blt.n	8002a60 <__lesf2+0x44>
 8002a92:	42ac      	cmp	r4, r5
 8002a94:	d8f1      	bhi.n	8002a7a <__lesf2+0x5e>
 8002a96:	2000      	movs	r0, #0
 8002a98:	42ac      	cmp	r4, r5
 8002a9a:	d2eb      	bcs.n	8002a74 <__lesf2+0x58>
 8002a9c:	e7e0      	b.n	8002a60 <__lesf2+0x44>
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	428b      	cmp	r3, r1
 8002aa2:	d1ea      	bne.n	8002a7a <__lesf2+0x5e>
 8002aa4:	e7e6      	b.n	8002a74 <__lesf2+0x58>
 8002aa6:	428b      	cmp	r3, r1
 8002aa8:	d1e7      	bne.n	8002a7a <__lesf2+0x5e>
 8002aaa:	e7f2      	b.n	8002a92 <__lesf2+0x76>

08002aac <HAL_TIM_PeriodElapsedCallback>:
// Timer interrupt callback
struct {
	uint8_t interval_CAN;
	uint16_t interval_wiper;
} timer_counters;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a16      	ldr	r2, [pc, #88]	@ (8002b14 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d126      	bne.n	8002b0c <HAL_TIM_PeriodElapsedCallback+0x60>
		if (timer_counters.interval_CAN >= CAN_INTERVAL) {
 8002abe:	4b16      	ldr	r3, [pc, #88]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b13      	cmp	r3, #19
 8002ac4:	d908      	bls.n	8002ad8 <HAL_TIM_PeriodElapsedCallback+0x2c>
			user_flags.interval_CAN = SET;
 8002ac6:	4a15      	ldr	r2, [pc, #84]	@ (8002b1c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002ac8:	7813      	ldrb	r3, [r2, #0]
 8002aca:	2101      	movs	r1, #1
 8002acc:	430b      	orrs	r3, r1
 8002ace:	7013      	strb	r3, [r2, #0]
			timer_counters.interval_CAN = 0;
 8002ad0:	4b11      	ldr	r3, [pc, #68]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	701a      	strb	r2, [r3, #0]
 8002ad6:	e005      	b.n	8002ae4 <HAL_TIM_PeriodElapsedCallback+0x38>
		} else {
			timer_counters.interval_CAN++;
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	3301      	adds	r3, #1
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002ae2:	701a      	strb	r2, [r3, #0]
		}
		if (timer_counters.interval_wiper >= WIPER_INTERVAL) {
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002ae6:	885b      	ldrh	r3, [r3, #2]
 8002ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8002b20 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d908      	bls.n	8002b00 <HAL_TIM_PeriodElapsedCallback+0x54>
			user_flags.interval_wiper = SET;
 8002aee:	4a0b      	ldr	r2, [pc, #44]	@ (8002b1c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002af0:	7813      	ldrb	r3, [r2, #0]
 8002af2:	2102      	movs	r1, #2
 8002af4:	430b      	orrs	r3, r1
 8002af6:	7013      	strb	r3, [r2, #0]
			timer_counters.interval_wiper = 0;
 8002af8:	4b07      	ldr	r3, [pc, #28]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	805a      	strh	r2, [r3, #2]
		} else {
			timer_counters.interval_wiper++;
		}
	}
}
 8002afe:	e005      	b.n	8002b0c <HAL_TIM_PeriodElapsedCallback+0x60>
			timer_counters.interval_wiper++;
 8002b00:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002b02:	885b      	ldrh	r3, [r3, #2]
 8002b04:	3301      	adds	r3, #1
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	4b03      	ldr	r3, [pc, #12]	@ (8002b18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002b0a:	805a      	strh	r2, [r3, #2]
}
 8002b0c:	46c0      	nop			@ (mov r8, r8)
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	b002      	add	sp, #8
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40012c00 	.word	0x40012c00
 8002b18:	2000018c 	.word	0x2000018c
 8002b1c:	20000198 	.word	0x20000198
 8002b20:	000002ed 	.word	0x000002ed

08002b24 <HAL_FDCAN_RxFifo1Callback>:

// CAN message interrupt callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	2201      	movs	r2, #1
 8002b32:	4013      	ands	r3, r2
 8002b34:	d00a      	beq.n	8002b4c <HAL_FDCAN_RxFifo1Callback+0x28>
		user_flags.can_receive = SET;
 8002b36:	4a07      	ldr	r2, [pc, #28]	@ (8002b54 <HAL_FDCAN_RxFifo1Callback+0x30>)
 8002b38:	7813      	ldrb	r3, [r2, #0]
 8002b3a:	2104      	movs	r1, #4
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	7013      	strb	r3, [r2, #0]
		HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8002b40:	4b05      	ldr	r3, [pc, #20]	@ (8002b58 <HAL_FDCAN_RxFifo1Callback+0x34>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	2101      	movs	r1, #1
 8002b46:	0018      	movs	r0, r3
 8002b48:	f002 ff2e 	bl	80059a8 <HAL_FDCAN_ActivateNotification>
	}
}
 8002b4c:	46c0      	nop			@ (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b002      	add	sp, #8
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20000198 	.word	0x20000198
 8002b58:	20000090 	.word	0x20000090

08002b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b60:	f001 fa31 	bl	8003fc6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b64:	f000 f83a 	bl	8002bdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b68:	f000 fa0e 	bl	8002f88 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8002b6c:	f000 f8e8 	bl	8002d40 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8002b70:	f000 f880 	bl	8002c74 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002b74:	f000 f92c 	bl	8002dd0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002b78:	f000 f986 	bl	8002e88 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // initialize user variables
  User_Init(&hadc1, &hfdcan1, &htim2);
 8002b7c:	4a12      	ldr	r2, [pc, #72]	@ (8002bc8 <main+0x6c>)
 8002b7e:	4913      	ldr	r1, [pc, #76]	@ (8002bcc <main+0x70>)
 8002b80:	4b13      	ldr	r3, [pc, #76]	@ (8002bd0 <main+0x74>)
 8002b82:	0018      	movs	r0, r3
 8002b84:	f001 f934 	bl	8003df0 <User_Init>

  timer_counters.interval_CAN = 0;
 8002b88:	4b12      	ldr	r3, [pc, #72]	@ (8002bd4 <main+0x78>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	701a      	strb	r2, [r3, #0]
  timer_counters.interval_wiper = 0;
 8002b8e:	4b11      	ldr	r3, [pc, #68]	@ (8002bd4 <main+0x78>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	805a      	strh	r2, [r3, #2]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // start the needed modules
  HAL_ADCEx_Calibration_Start(&hadc1);
 8002b94:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd0 <main+0x74>)
 8002b96:	0018      	movs	r0, r3
 8002b98:	f002 fa46 	bl	8005028 <HAL_ADCEx_Calibration_Start>
  HAL_FDCAN_Start(&hfdcan1);
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <main+0x70>)
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f002 fd80 	bl	80056a4 <HAL_FDCAN_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 8002ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd8 <main+0x7c>)
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f004 f888 	bl	8006cbc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Init(&htim2);
 8002bac:	4b06      	ldr	r3, [pc, #24]	@ (8002bc8 <main+0x6c>)
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f004 f8e0 	bl	8006d74 <HAL_TIM_PWM_Init>

  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8002bb4:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <main+0x70>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2101      	movs	r1, #1
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f002 fef4 	bl	80059a8 <HAL_FDCAN_ActivateNotification>

  while (1)
  {
	  // Execute user tasks in the main loop
	  User_Loop();
 8002bc0:	f001 f98a 	bl	8003ed8 <User_Loop>
 8002bc4:	e7fc      	b.n	8002bc0 <main+0x64>
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	20000140 	.word	0x20000140
 8002bcc:	20000090 	.word	0x20000090
 8002bd0:	2000002c 	.word	0x2000002c
 8002bd4:	2000018c 	.word	0x2000018c
 8002bd8:	200000f4 	.word	0x200000f4

08002bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bdc:	b590      	push	{r4, r7, lr}
 8002bde:	b08d      	sub	sp, #52	@ 0x34
 8002be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002be2:	2414      	movs	r4, #20
 8002be4:	193b      	adds	r3, r7, r4
 8002be6:	0018      	movs	r0, r3
 8002be8:	231c      	movs	r3, #28
 8002bea:	001a      	movs	r2, r3
 8002bec:	2100      	movs	r1, #0
 8002bee:	f005 fa25 	bl	800803c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002bf2:	003b      	movs	r3, r7
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	2314      	movs	r3, #20
 8002bf8:	001a      	movs	r2, r3
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	f005 fa1e 	bl	800803c <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8002c00:	4b1b      	ldr	r3, [pc, #108]	@ (8002c70 <SystemClock_Config+0x94>)
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	4b1a      	ldr	r3, [pc, #104]	@ (8002c70 <SystemClock_Config+0x94>)
 8002c06:	2107      	movs	r1, #7
 8002c08:	438a      	bics	r2, r1
 8002c0a:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c0c:	193b      	adds	r3, r7, r4
 8002c0e:	2202      	movs	r2, #2
 8002c10:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c12:	193b      	adds	r3, r7, r4
 8002c14:	2280      	movs	r2, #128	@ 0x80
 8002c16:	0052      	lsls	r2, r2, #1
 8002c18:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8002c1a:	193b      	adds	r3, r7, r4
 8002c1c:	2280      	movs	r2, #128	@ 0x80
 8002c1e:	0152      	lsls	r2, r2, #5
 8002c20:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c22:	193b      	adds	r3, r7, r4
 8002c24:	2240      	movs	r2, #64	@ 0x40
 8002c26:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c28:	193b      	adds	r3, r7, r4
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f003 fbb6 	bl	800639c <HAL_RCC_OscConfig>
 8002c30:	1e03      	subs	r3, r0, #0
 8002c32:	d001      	beq.n	8002c38 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8002c34:	f000 fa28 	bl	8003088 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c38:	003b      	movs	r3, r7
 8002c3a:	2207      	movs	r2, #7
 8002c3c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002c3e:	003b      	movs	r3, r7
 8002c40:	2200      	movs	r2, #0
 8002c42:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002c44:	003b      	movs	r3, r7
 8002c46:	2200      	movs	r2, #0
 8002c48:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002c4a:	003b      	movs	r3, r7
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002c50:	003b      	movs	r3, r7
 8002c52:	2200      	movs	r2, #0
 8002c54:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002c56:	003b      	movs	r3, r7
 8002c58:	2100      	movs	r1, #0
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f003 fd82 	bl	8006764 <HAL_RCC_ClockConfig>
 8002c60:	1e03      	subs	r3, r0, #0
 8002c62:	d001      	beq.n	8002c68 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002c64:	f000 fa10 	bl	8003088 <Error_Handler>
  }
}
 8002c68:	46c0      	nop			@ (mov r8, r8)
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	b00d      	add	sp, #52	@ 0x34
 8002c6e:	bd90      	pop	{r4, r7, pc}
 8002c70:	40022000 	.word	0x40022000

08002c74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c7a:	1d3b      	adds	r3, r7, #4
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	230c      	movs	r3, #12
 8002c80:	001a      	movs	r2, r3
 8002c82:	2100      	movs	r1, #0
 8002c84:	f005 f9da 	bl	800803c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002c88:	4b2b      	ldr	r3, [pc, #172]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8002d3c <MX_ADC1_Init+0xc8>)
 8002c8c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8002c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002c90:	22c0      	movs	r2, #192	@ 0xc0
 8002c92:	0612      	lsls	r2, r2, #24
 8002c94:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c96:	4b28      	ldr	r3, [pc, #160]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c9c:	4b26      	ldr	r3, [pc, #152]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8002ca2:	4b25      	ldr	r3, [pc, #148]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002ca4:	2280      	movs	r2, #128	@ 0x80
 8002ca6:	0612      	lsls	r2, r2, #24
 8002ca8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002caa:	4b23      	ldr	r3, [pc, #140]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cac:	2204      	movs	r2, #4
 8002cae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002cb0:	4b21      	ldr	r3, [pc, #132]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002cb6:	4b20      	ldr	r3, [pc, #128]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cca:	2220      	movs	r2, #32
 8002ccc:	2100      	movs	r1, #0
 8002cce:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002cd0:	4b19      	ldr	r3, [pc, #100]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002cd6:	4b18      	ldr	r3, [pc, #96]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002cdc:	4b16      	ldr	r3, [pc, #88]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cde:	222c      	movs	r2, #44	@ 0x2c
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002ce4:	4b14      	ldr	r3, [pc, #80]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002ce6:	2280      	movs	r2, #128	@ 0x80
 8002ce8:	0152      	lsls	r2, r2, #5
 8002cea:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8002cec:	4b12      	ldr	r3, [pc, #72]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002cf2:	4b11      	ldr	r3, [pc, #68]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cf4:	223c      	movs	r2, #60	@ 0x3c
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d00:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002d02:	0018      	movs	r0, r3
 8002d04:	f001 fb46 	bl	8004394 <HAL_ADC_Init>
 8002d08:	1e03      	subs	r3, r0, #0
 8002d0a:	d001      	beq.n	8002d10 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8002d0c:	f000 f9bc 	bl	8003088 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002d10:	1d3b      	adds	r3, r7, #4
 8002d12:	2201      	movs	r2, #1
 8002d14:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002d16:	1d3b      	adds	r3, r7, #4
 8002d18:	2201      	movs	r2, #1
 8002d1a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d1c:	1d3a      	adds	r2, r7, #4
 8002d1e:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <MX_ADC1_Init+0xc4>)
 8002d20:	0011      	movs	r1, r2
 8002d22:	0018      	movs	r0, r3
 8002d24:	f001 fe00 	bl	8004928 <HAL_ADC_ConfigChannel>
 8002d28:	1e03      	subs	r3, r0, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8002d2c:	f000 f9ac 	bl	8003088 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002d30:	46c0      	nop			@ (mov r8, r8)
 8002d32:	46bd      	mov	sp, r7
 8002d34:	b004      	add	sp, #16
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	2000002c 	.word	0x2000002c
 8002d3c:	40012400 	.word	0x40012400

08002d40 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002d44:	4b20      	ldr	r3, [pc, #128]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d46:	4a21      	ldr	r2, [pc, #132]	@ (8002dcc <MX_FDCAN1_Init+0x8c>)
 8002d48:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002d50:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002d56:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002d62:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002d68:	4b17      	ldr	r3, [pc, #92]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8002d6e:	4b16      	ldr	r3, [pc, #88]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d70:	2210      	movs	r2, #16
 8002d72:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002d74:	4b14      	ldr	r3, [pc, #80]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8002d7a:	4b13      	ldr	r3, [pc, #76]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8002d80:	4b11      	ldr	r3, [pc, #68]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d82:	2201      	movs	r2, #1
 8002d84:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002d86:	4b10      	ldr	r3, [pc, #64]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d88:	2201      	movs	r2, #1
 8002d8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8002d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8002d92:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8002d98:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002da4:	4b08      	ldr	r3, [pc, #32]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002daa:	4b07      	ldr	r3, [pc, #28]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002db0:	4b05      	ldr	r3, [pc, #20]	@ (8002dc8 <MX_FDCAN1_Init+0x88>)
 8002db2:	0018      	movs	r0, r3
 8002db4:	f002 fb16 	bl	80053e4 <HAL_FDCAN_Init>
 8002db8:	1e03      	subs	r3, r0, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8002dbc:	f000 f964 	bl	8003088 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002dc0:	46c0      	nop			@ (mov r8, r8)
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	46c0      	nop			@ (mov r8, r8)
 8002dc8:	20000090 	.word	0x20000090
 8002dcc:	40006400 	.word	0x40006400

08002dd0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dd6:	2310      	movs	r3, #16
 8002dd8:	18fb      	adds	r3, r7, r3
 8002dda:	0018      	movs	r0, r3
 8002ddc:	2310      	movs	r3, #16
 8002dde:	001a      	movs	r2, r3
 8002de0:	2100      	movs	r1, #0
 8002de2:	f005 f92b 	bl	800803c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002de6:	1d3b      	adds	r3, r7, #4
 8002de8:	0018      	movs	r0, r3
 8002dea:	230c      	movs	r3, #12
 8002dec:	001a      	movs	r2, r3
 8002dee:	2100      	movs	r1, #0
 8002df0:	f005 f924 	bl	800803c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002df4:	4b21      	ldr	r3, [pc, #132]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002df6:	4a22      	ldr	r2, [pc, #136]	@ (8002e80 <MX_TIM1_Init+0xb0>)
 8002df8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002dfa:	4b20      	ldr	r3, [pc, #128]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e00:	4b1e      	ldr	r3, [pc, #120]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8002e06:	4b1d      	ldr	r3, [pc, #116]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e08:	4a1e      	ldr	r2, [pc, #120]	@ (8002e84 <MX_TIM1_Init+0xb4>)
 8002e0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002e12:	4b1a      	ldr	r3, [pc, #104]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e18:	4b18      	ldr	r3, [pc, #96]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002e1e:	4b17      	ldr	r3, [pc, #92]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e20:	0018      	movs	r0, r3
 8002e22:	f003 fef3 	bl	8006c0c <HAL_TIM_Base_Init>
 8002e26:	1e03      	subs	r3, r0, #0
 8002e28:	d001      	beq.n	8002e2e <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8002e2a:	f000 f92d 	bl	8003088 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e2e:	2110      	movs	r1, #16
 8002e30:	187b      	adds	r3, r7, r1
 8002e32:	2280      	movs	r2, #128	@ 0x80
 8002e34:	0152      	lsls	r2, r2, #5
 8002e36:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002e38:	187a      	adds	r2, r7, r1
 8002e3a:	4b10      	ldr	r3, [pc, #64]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e3c:	0011      	movs	r1, r2
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f004 fb76 	bl	8007530 <HAL_TIM_ConfigClockSource>
 8002e44:	1e03      	subs	r3, r0, #0
 8002e46:	d001      	beq.n	8002e4c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002e48:	f000 f91e 	bl	8003088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e4c:	1d3b      	adds	r3, r7, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002e52:	1d3b      	adds	r3, r7, #4
 8002e54:	2200      	movs	r2, #0
 8002e56:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e58:	1d3b      	adds	r3, r7, #4
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e5e:	1d3a      	adds	r2, r7, #4
 8002e60:	4b06      	ldr	r3, [pc, #24]	@ (8002e7c <MX_TIM1_Init+0xac>)
 8002e62:	0011      	movs	r1, r2
 8002e64:	0018      	movs	r0, r3
 8002e66:	f005 f863 	bl	8007f30 <HAL_TIMEx_MasterConfigSynchronization>
 8002e6a:	1e03      	subs	r3, r0, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8002e6e:	f000 f90b 	bl	8003088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002e72:	46c0      	nop			@ (mov r8, r8)
 8002e74:	46bd      	mov	sp, r7
 8002e76:	b008      	add	sp, #32
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	200000f4 	.word	0x200000f4
 8002e80:	40012c00 	.word	0x40012c00
 8002e84:	00004e1f 	.word	0x00004e1f

08002e88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b08e      	sub	sp, #56	@ 0x38
 8002e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e8e:	2328      	movs	r3, #40	@ 0x28
 8002e90:	18fb      	adds	r3, r7, r3
 8002e92:	0018      	movs	r0, r3
 8002e94:	2310      	movs	r3, #16
 8002e96:	001a      	movs	r2, r3
 8002e98:	2100      	movs	r1, #0
 8002e9a:	f005 f8cf 	bl	800803c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e9e:	231c      	movs	r3, #28
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	230c      	movs	r3, #12
 8002ea6:	001a      	movs	r2, r3
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	f005 f8c7 	bl	800803c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002eae:	003b      	movs	r3, r7
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	231c      	movs	r3, #28
 8002eb4:	001a      	movs	r2, r3
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	f005 f8c0 	bl	800803c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ebc:	4b30      	ldr	r3, [pc, #192]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002ebe:	2280      	movs	r2, #128	@ 0x80
 8002ec0:	05d2      	lsls	r2, r2, #23
 8002ec2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24-1;
 8002ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002ec6:	2217      	movs	r2, #23
 8002ec8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eca:	4b2d      	ldr	r3, [pc, #180]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000-1;
 8002ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8002f84 <MX_TIM2_Init+0xfc>)
 8002ed4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002edc:	4b28      	ldr	r3, [pc, #160]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ee2:	4b27      	ldr	r3, [pc, #156]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f003 fe91 	bl	8006c0c <HAL_TIM_Base_Init>
 8002eea:	1e03      	subs	r3, r0, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002eee:	f000 f8cb 	bl	8003088 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ef2:	2128      	movs	r1, #40	@ 0x28
 8002ef4:	187b      	adds	r3, r7, r1
 8002ef6:	2280      	movs	r2, #128	@ 0x80
 8002ef8:	0152      	lsls	r2, r2, #5
 8002efa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002efc:	187a      	adds	r2, r7, r1
 8002efe:	4b20      	ldr	r3, [pc, #128]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002f00:	0011      	movs	r1, r2
 8002f02:	0018      	movs	r0, r3
 8002f04:	f004 fb14 	bl	8007530 <HAL_TIM_ConfigClockSource>
 8002f08:	1e03      	subs	r3, r0, #0
 8002f0a:	d001      	beq.n	8002f10 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8002f0c:	f000 f8bc 	bl	8003088 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f10:	4b1b      	ldr	r3, [pc, #108]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002f12:	0018      	movs	r0, r3
 8002f14:	f003 ff2e 	bl	8006d74 <HAL_TIM_PWM_Init>
 8002f18:	1e03      	subs	r3, r0, #0
 8002f1a:	d001      	beq.n	8002f20 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002f1c:	f000 f8b4 	bl	8003088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f20:	211c      	movs	r1, #28
 8002f22:	187b      	adds	r3, r7, r1
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f28:	187b      	adds	r3, r7, r1
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f2e:	187a      	adds	r2, r7, r1
 8002f30:	4b13      	ldr	r3, [pc, #76]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002f32:	0011      	movs	r1, r2
 8002f34:	0018      	movs	r0, r3
 8002f36:	f004 fffb 	bl	8007f30 <HAL_TIMEx_MasterConfigSynchronization>
 8002f3a:	1e03      	subs	r3, r0, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8002f3e:	f000 f8a3 	bl	8003088 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f42:	003b      	movs	r3, r7
 8002f44:	2260      	movs	r2, #96	@ 0x60
 8002f46:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002f48:	003b      	movs	r3, r7
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f4e:	003b      	movs	r3, r7
 8002f50:	2200      	movs	r2, #0
 8002f52:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f54:	003b      	movs	r3, r7
 8002f56:	2200      	movs	r2, #0
 8002f58:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f5a:	0039      	movs	r1, r7
 8002f5c:	4b08      	ldr	r3, [pc, #32]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	0018      	movs	r0, r3
 8002f62:	f004 f9e5 	bl	8007330 <HAL_TIM_PWM_ConfigChannel>
 8002f66:	1e03      	subs	r3, r0, #0
 8002f68:	d001      	beq.n	8002f6e <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8002f6a:	f000 f88d 	bl	8003088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002f6e:	4b04      	ldr	r3, [pc, #16]	@ (8002f80 <MX_TIM2_Init+0xf8>)
 8002f70:	0018      	movs	r0, r3
 8002f72:	f000 f9b1 	bl	80032d8 <HAL_TIM_MspPostInit>

}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	b00e      	add	sp, #56	@ 0x38
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	46c0      	nop			@ (mov r8, r8)
 8002f80:	20000140 	.word	0x20000140
 8002f84:	0000c34f 	.word	0x0000c34f

08002f88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f88:	b590      	push	{r4, r7, lr}
 8002f8a:	b089      	sub	sp, #36	@ 0x24
 8002f8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f8e:	240c      	movs	r4, #12
 8002f90:	193b      	adds	r3, r7, r4
 8002f92:	0018      	movs	r0, r3
 8002f94:	2314      	movs	r3, #20
 8002f96:	001a      	movs	r2, r3
 8002f98:	2100      	movs	r1, #0
 8002f9a:	f005 f84f 	bl	800803c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f9e:	4b36      	ldr	r3, [pc, #216]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fa0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fa2:	4b35      	ldr	r3, [pc, #212]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fa4:	2104      	movs	r1, #4
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002faa:	4b33      	ldr	r3, [pc, #204]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fae:	2204      	movs	r2, #4
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	60bb      	str	r3, [r7, #8]
 8002fb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fb6:	4b30      	ldr	r3, [pc, #192]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fba:	4b2f      	ldr	r3, [pc, #188]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fc2:	4b2d      	ldr	r3, [pc, #180]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	4013      	ands	r3, r2
 8002fca:	607b      	str	r3, [r7, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fce:	4b2a      	ldr	r3, [pc, #168]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fd2:	4b29      	ldr	r3, [pc, #164]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fd4:	2108      	movs	r1, #8
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fda:	4b27      	ldr	r3, [pc, #156]	@ (8003078 <MX_GPIO_Init+0xf0>)
 8002fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fde:	2208      	movs	r2, #8
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	603b      	str	r3, [r7, #0]
 8002fe4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_WIPER_CONVERTER_GPIO_Port, OUT_WIPER_CONVERTER_Pin, GPIO_PIN_RESET);
 8002fe6:	2380      	movs	r3, #128	@ 0x80
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4824      	ldr	r0, [pc, #144]	@ (800307c <MX_GPIO_Init+0xf4>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	0019      	movs	r1, r3
 8002ff0:	f003 f9b7 	bl	8006362 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_BREAK_GPIO_Port, OUT_BREAK_Pin, GPIO_PIN_RESET);
 8002ff4:	4b22      	ldr	r3, [pc, #136]	@ (8003080 <MX_GPIO_Init+0xf8>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f003 f9b1 	bl	8006362 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW_AUTO_Pin IN_BRAKE_Pin SW_HAZARD_Pin SW_HEADLIGHT_Pin
                           IN_SHELL_RELAY_Pin SW_WIPER_Pin SW_MC_OW_Pin SW_LIGHTS_Pin */
  GPIO_InitStruct.Pin = SW_AUTO_Pin|IN_BRAKE_Pin|SW_HAZARD_Pin|SW_HEADLIGHT_Pin
 8003000:	193b      	adds	r3, r7, r4
 8003002:	4a20      	ldr	r2, [pc, #128]	@ (8003084 <MX_GPIO_Init+0xfc>)
 8003004:	601a      	str	r2, [r3, #0]
                          |IN_SHELL_RELAY_Pin|SW_WIPER_Pin|SW_MC_OW_Pin|SW_LIGHTS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003006:	193b      	adds	r3, r7, r4
 8003008:	2200      	movs	r2, #0
 800300a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300c:	193b      	adds	r3, r7, r4
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003012:	193b      	adds	r3, r7, r4
 8003014:	4a19      	ldr	r2, [pc, #100]	@ (800307c <MX_GPIO_Init+0xf4>)
 8003016:	0019      	movs	r1, r3
 8003018:	0010      	movs	r0, r2
 800301a:	f003 f813 	bl	8006044 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_WIPER_CONVERTER_Pin */
  GPIO_InitStruct.Pin = OUT_WIPER_CONVERTER_Pin;
 800301e:	0021      	movs	r1, r4
 8003020:	187b      	adds	r3, r7, r1
 8003022:	2280      	movs	r2, #128	@ 0x80
 8003024:	0092      	lsls	r2, r2, #2
 8003026:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003028:	000c      	movs	r4, r1
 800302a:	193b      	adds	r3, r7, r4
 800302c:	2201      	movs	r2, #1
 800302e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	193b      	adds	r3, r7, r4
 8003032:	2200      	movs	r2, #0
 8003034:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003036:	193b      	adds	r3, r7, r4
 8003038:	2200      	movs	r2, #0
 800303a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(OUT_WIPER_CONVERTER_GPIO_Port, &GPIO_InitStruct);
 800303c:	193b      	adds	r3, r7, r4
 800303e:	4a0f      	ldr	r2, [pc, #60]	@ (800307c <MX_GPIO_Init+0xf4>)
 8003040:	0019      	movs	r1, r3
 8003042:	0010      	movs	r0, r2
 8003044:	f002 fffe 	bl	8006044 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_BREAK_Pin */
  GPIO_InitStruct.Pin = OUT_BREAK_Pin;
 8003048:	0021      	movs	r1, r4
 800304a:	187b      	adds	r3, r7, r1
 800304c:	2201      	movs	r2, #1
 800304e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003050:	187b      	adds	r3, r7, r1
 8003052:	2201      	movs	r2, #1
 8003054:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003056:	187b      	adds	r3, r7, r1
 8003058:	2200      	movs	r2, #0
 800305a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800305c:	187b      	adds	r3, r7, r1
 800305e:	2200      	movs	r2, #0
 8003060:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(OUT_BREAK_GPIO_Port, &GPIO_InitStruct);
 8003062:	187b      	adds	r3, r7, r1
 8003064:	4a06      	ldr	r2, [pc, #24]	@ (8003080 <MX_GPIO_Init+0xf8>)
 8003066:	0019      	movs	r1, r3
 8003068:	0010      	movs	r0, r2
 800306a:	f002 ffeb 	bl	8006044 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800306e:	46c0      	nop			@ (mov r8, r8)
 8003070:	46bd      	mov	sp, r7
 8003072:	b009      	add	sp, #36	@ 0x24
 8003074:	bd90      	pop	{r4, r7, pc}
 8003076:	46c0      	nop			@ (mov r8, r8)
 8003078:	40021000 	.word	0x40021000
 800307c:	50000800 	.word	0x50000800
 8003080:	50000c00 	.word	0x50000c00
 8003084:	000039c3 	.word	0x000039c3

08003088 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800308c:	b672      	cpsid	i
}
 800308e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003090:	46c0      	nop			@ (mov r8, r8)
 8003092:	e7fd      	b.n	8003090 <Error_Handler+0x8>

08003094 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800309a:	4b0f      	ldr	r3, [pc, #60]	@ (80030d8 <HAL_MspInit+0x44>)
 800309c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800309e:	4b0e      	ldr	r3, [pc, #56]	@ (80030d8 <HAL_MspInit+0x44>)
 80030a0:	2101      	movs	r1, #1
 80030a2:	430a      	orrs	r2, r1
 80030a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80030a6:	4b0c      	ldr	r3, [pc, #48]	@ (80030d8 <HAL_MspInit+0x44>)
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	2201      	movs	r2, #1
 80030ac:	4013      	ands	r3, r2
 80030ae:	607b      	str	r3, [r7, #4]
 80030b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030b2:	4b09      	ldr	r3, [pc, #36]	@ (80030d8 <HAL_MspInit+0x44>)
 80030b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030b6:	4b08      	ldr	r3, [pc, #32]	@ (80030d8 <HAL_MspInit+0x44>)
 80030b8:	2180      	movs	r1, #128	@ 0x80
 80030ba:	0549      	lsls	r1, r1, #21
 80030bc:	430a      	orrs	r2, r1
 80030be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030c0:	4b05      	ldr	r3, [pc, #20]	@ (80030d8 <HAL_MspInit+0x44>)
 80030c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030c4:	2380      	movs	r3, #128	@ 0x80
 80030c6:	055b      	lsls	r3, r3, #21
 80030c8:	4013      	ands	r3, r2
 80030ca:	603b      	str	r3, [r7, #0]
 80030cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030ce:	46c0      	nop			@ (mov r8, r8)
 80030d0:	46bd      	mov	sp, r7
 80030d2:	b002      	add	sp, #8
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	46c0      	nop			@ (mov r8, r8)
 80030d8:	40021000 	.word	0x40021000

080030dc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030dc:	b590      	push	{r4, r7, lr}
 80030de:	b093      	sub	sp, #76	@ 0x4c
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e4:	2334      	movs	r3, #52	@ 0x34
 80030e6:	18fb      	adds	r3, r7, r3
 80030e8:	0018      	movs	r0, r3
 80030ea:	2314      	movs	r3, #20
 80030ec:	001a      	movs	r2, r3
 80030ee:	2100      	movs	r1, #0
 80030f0:	f004 ffa4 	bl	800803c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030f4:	2414      	movs	r4, #20
 80030f6:	193b      	adds	r3, r7, r4
 80030f8:	0018      	movs	r0, r3
 80030fa:	2320      	movs	r3, #32
 80030fc:	001a      	movs	r2, r3
 80030fe:	2100      	movs	r1, #0
 8003100:	f004 ff9c 	bl	800803c <memset>
  if(hadc->Instance==ADC1)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a1f      	ldr	r2, [pc, #124]	@ (8003188 <HAL_ADC_MspInit+0xac>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d138      	bne.n	8003180 <HAL_ADC_MspInit+0xa4>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800310e:	193b      	adds	r3, r7, r4
 8003110:	2220      	movs	r2, #32
 8003112:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003114:	193b      	adds	r3, r7, r4
 8003116:	2200      	movs	r2, #0
 8003118:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800311a:	193b      	adds	r3, r7, r4
 800311c:	0018      	movs	r0, r3
 800311e:	f003 fc7b 	bl	8006a18 <HAL_RCCEx_PeriphCLKConfig>
 8003122:	1e03      	subs	r3, r0, #0
 8003124:	d001      	beq.n	800312a <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8003126:	f7ff ffaf 	bl	8003088 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800312a:	4b18      	ldr	r3, [pc, #96]	@ (800318c <HAL_ADC_MspInit+0xb0>)
 800312c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800312e:	4b17      	ldr	r3, [pc, #92]	@ (800318c <HAL_ADC_MspInit+0xb0>)
 8003130:	2180      	movs	r1, #128	@ 0x80
 8003132:	0349      	lsls	r1, r1, #13
 8003134:	430a      	orrs	r2, r1
 8003136:	641a      	str	r2, [r3, #64]	@ 0x40
 8003138:	4b14      	ldr	r3, [pc, #80]	@ (800318c <HAL_ADC_MspInit+0xb0>)
 800313a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800313c:	2380      	movs	r3, #128	@ 0x80
 800313e:	035b      	lsls	r3, r3, #13
 8003140:	4013      	ands	r3, r2
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003146:	4b11      	ldr	r3, [pc, #68]	@ (800318c <HAL_ADC_MspInit+0xb0>)
 8003148:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800314a:	4b10      	ldr	r3, [pc, #64]	@ (800318c <HAL_ADC_MspInit+0xb0>)
 800314c:	2101      	movs	r1, #1
 800314e:	430a      	orrs	r2, r1
 8003150:	635a      	str	r2, [r3, #52]	@ 0x34
 8003152:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <HAL_ADC_MspInit+0xb0>)
 8003154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003156:	2201      	movs	r2, #1
 8003158:	4013      	ands	r3, r2
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800315e:	2134      	movs	r1, #52	@ 0x34
 8003160:	187b      	adds	r3, r7, r1
 8003162:	2201      	movs	r2, #1
 8003164:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003166:	187b      	adds	r3, r7, r1
 8003168:	2203      	movs	r2, #3
 800316a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	187b      	adds	r3, r7, r1
 800316e:	2200      	movs	r2, #0
 8003170:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003172:	187a      	adds	r2, r7, r1
 8003174:	23a0      	movs	r3, #160	@ 0xa0
 8003176:	05db      	lsls	r3, r3, #23
 8003178:	0011      	movs	r1, r2
 800317a:	0018      	movs	r0, r3
 800317c:	f002 ff62 	bl	8006044 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003180:	46c0      	nop			@ (mov r8, r8)
 8003182:	46bd      	mov	sp, r7
 8003184:	b013      	add	sp, #76	@ 0x4c
 8003186:	bd90      	pop	{r4, r7, pc}
 8003188:	40012400 	.word	0x40012400
 800318c:	40021000 	.word	0x40021000

08003190 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003190:	b590      	push	{r4, r7, lr}
 8003192:	b093      	sub	sp, #76	@ 0x4c
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003198:	2334      	movs	r3, #52	@ 0x34
 800319a:	18fb      	adds	r3, r7, r3
 800319c:	0018      	movs	r0, r3
 800319e:	2314      	movs	r3, #20
 80031a0:	001a      	movs	r2, r3
 80031a2:	2100      	movs	r1, #0
 80031a4:	f004 ff4a 	bl	800803c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031a8:	2414      	movs	r4, #20
 80031aa:	193b      	adds	r3, r7, r4
 80031ac:	0018      	movs	r0, r3
 80031ae:	2320      	movs	r3, #32
 80031b0:	001a      	movs	r2, r3
 80031b2:	2100      	movs	r1, #0
 80031b4:	f004 ff42 	bl	800803c <memset>
  if(hfdcan->Instance==FDCAN1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a26      	ldr	r2, [pc, #152]	@ (8003258 <HAL_FDCAN_MspInit+0xc8>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d145      	bne.n	800324e <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 80031c2:	193b      	adds	r3, r7, r4
 80031c4:	2210      	movs	r2, #16
 80031c6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PCLK1;
 80031c8:	193b      	adds	r3, r7, r4
 80031ca:	2200      	movs	r2, #0
 80031cc:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031ce:	193b      	adds	r3, r7, r4
 80031d0:	0018      	movs	r0, r3
 80031d2:	f003 fc21 	bl	8006a18 <HAL_RCCEx_PeriphCLKConfig>
 80031d6:	1e03      	subs	r3, r0, #0
 80031d8:	d001      	beq.n	80031de <HAL_FDCAN_MspInit+0x4e>
    {
      Error_Handler();
 80031da:	f7ff ff55 	bl	8003088 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 80031de:	4b1f      	ldr	r3, [pc, #124]	@ (800325c <HAL_FDCAN_MspInit+0xcc>)
 80031e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031e2:	4b1e      	ldr	r3, [pc, #120]	@ (800325c <HAL_FDCAN_MspInit+0xcc>)
 80031e4:	2180      	movs	r1, #128	@ 0x80
 80031e6:	0149      	lsls	r1, r1, #5
 80031e8:	430a      	orrs	r2, r1
 80031ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031ec:	4b1b      	ldr	r3, [pc, #108]	@ (800325c <HAL_FDCAN_MspInit+0xcc>)
 80031ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031f0:	2380      	movs	r3, #128	@ 0x80
 80031f2:	015b      	lsls	r3, r3, #5
 80031f4:	4013      	ands	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
 80031f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031fa:	4b18      	ldr	r3, [pc, #96]	@ (800325c <HAL_FDCAN_MspInit+0xcc>)
 80031fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031fe:	4b17      	ldr	r3, [pc, #92]	@ (800325c <HAL_FDCAN_MspInit+0xcc>)
 8003200:	2104      	movs	r1, #4
 8003202:	430a      	orrs	r2, r1
 8003204:	635a      	str	r2, [r3, #52]	@ 0x34
 8003206:	4b15      	ldr	r3, [pc, #84]	@ (800325c <HAL_FDCAN_MspInit+0xcc>)
 8003208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800320a:	2204      	movs	r2, #4
 800320c:	4013      	ands	r3, r2
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PC2     ------> FDCAN1_RX
    PC3     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003212:	2134      	movs	r1, #52	@ 0x34
 8003214:	187b      	adds	r3, r7, r1
 8003216:	220c      	movs	r2, #12
 8003218:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800321a:	187b      	adds	r3, r7, r1
 800321c:	2202      	movs	r2, #2
 800321e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003220:	187b      	adds	r3, r7, r1
 8003222:	2200      	movs	r2, #0
 8003224:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003226:	187b      	adds	r3, r7, r1
 8003228:	2200      	movs	r2, #0
 800322a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 800322c:	187b      	adds	r3, r7, r1
 800322e:	2204      	movs	r2, #4
 8003230:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003232:	187b      	adds	r3, r7, r1
 8003234:	4a0a      	ldr	r2, [pc, #40]	@ (8003260 <HAL_FDCAN_MspInit+0xd0>)
 8003236:	0019      	movs	r1, r3
 8003238:	0010      	movs	r0, r2
 800323a:	f002 ff03 	bl	8006044 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800323e:	2200      	movs	r2, #0
 8003240:	2100      	movs	r1, #0
 8003242:	201e      	movs	r0, #30
 8003244:	f002 f89c 	bl	8005380 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8003248:	201e      	movs	r0, #30
 800324a:	f002 f8ae 	bl	80053aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800324e:	46c0      	nop			@ (mov r8, r8)
 8003250:	46bd      	mov	sp, r7
 8003252:	b013      	add	sp, #76	@ 0x4c
 8003254:	bd90      	pop	{r4, r7, pc}
 8003256:	46c0      	nop			@ (mov r8, r8)
 8003258:	40006400 	.word	0x40006400
 800325c:	40021000 	.word	0x40021000
 8003260:	50000800 	.word	0x50000800

08003264 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a17      	ldr	r2, [pc, #92]	@ (80032d0 <HAL_TIM_Base_MspInit+0x6c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d116      	bne.n	80032a4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003276:	4b17      	ldr	r3, [pc, #92]	@ (80032d4 <HAL_TIM_Base_MspInit+0x70>)
 8003278:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800327a:	4b16      	ldr	r3, [pc, #88]	@ (80032d4 <HAL_TIM_Base_MspInit+0x70>)
 800327c:	2180      	movs	r1, #128	@ 0x80
 800327e:	0109      	lsls	r1, r1, #4
 8003280:	430a      	orrs	r2, r1
 8003282:	641a      	str	r2, [r3, #64]	@ 0x40
 8003284:	4b13      	ldr	r3, [pc, #76]	@ (80032d4 <HAL_TIM_Base_MspInit+0x70>)
 8003286:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003288:	2380      	movs	r3, #128	@ 0x80
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	4013      	ands	r3, r2
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8003292:	2200      	movs	r2, #0
 8003294:	2100      	movs	r1, #0
 8003296:	200d      	movs	r0, #13
 8003298:	f002 f872 	bl	8005380 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800329c:	200d      	movs	r0, #13
 800329e:	f002 f884 	bl	80053aa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 80032a2:	e011      	b.n	80032c8 <HAL_TIM_Base_MspInit+0x64>
  else if(htim_base->Instance==TIM2)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	2380      	movs	r3, #128	@ 0x80
 80032aa:	05db      	lsls	r3, r3, #23
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d10b      	bne.n	80032c8 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032b0:	4b08      	ldr	r3, [pc, #32]	@ (80032d4 <HAL_TIM_Base_MspInit+0x70>)
 80032b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032b4:	4b07      	ldr	r3, [pc, #28]	@ (80032d4 <HAL_TIM_Base_MspInit+0x70>)
 80032b6:	2101      	movs	r1, #1
 80032b8:	430a      	orrs	r2, r1
 80032ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80032bc:	4b05      	ldr	r3, [pc, #20]	@ (80032d4 <HAL_TIM_Base_MspInit+0x70>)
 80032be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c0:	2201      	movs	r2, #1
 80032c2:	4013      	ands	r3, r2
 80032c4:	60bb      	str	r3, [r7, #8]
 80032c6:	68bb      	ldr	r3, [r7, #8]
}
 80032c8:	46c0      	nop			@ (mov r8, r8)
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b004      	add	sp, #16
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40012c00 	.word	0x40012c00
 80032d4:	40021000 	.word	0x40021000

080032d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032d8:	b590      	push	{r4, r7, lr}
 80032da:	b089      	sub	sp, #36	@ 0x24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e0:	240c      	movs	r4, #12
 80032e2:	193b      	adds	r3, r7, r4
 80032e4:	0018      	movs	r0, r3
 80032e6:	2314      	movs	r3, #20
 80032e8:	001a      	movs	r2, r3
 80032ea:	2100      	movs	r1, #0
 80032ec:	f004 fea6 	bl	800803c <memset>
  if(htim->Instance==TIM2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	2380      	movs	r3, #128	@ 0x80
 80032f6:	05db      	lsls	r3, r3, #23
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d122      	bne.n	8003342 <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fc:	4b13      	ldr	r3, [pc, #76]	@ (800334c <HAL_TIM_MspPostInit+0x74>)
 80032fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003300:	4b12      	ldr	r3, [pc, #72]	@ (800334c <HAL_TIM_MspPostInit+0x74>)
 8003302:	2101      	movs	r1, #1
 8003304:	430a      	orrs	r2, r1
 8003306:	635a      	str	r2, [r3, #52]	@ 0x34
 8003308:	4b10      	ldr	r3, [pc, #64]	@ (800334c <HAL_TIM_MspPostInit+0x74>)
 800330a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800330c:	2201      	movs	r2, #1
 800330e:	4013      	ands	r3, r2
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003314:	0021      	movs	r1, r4
 8003316:	187b      	adds	r3, r7, r1
 8003318:	2220      	movs	r2, #32
 800331a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800331c:	187b      	adds	r3, r7, r1
 800331e:	2202      	movs	r2, #2
 8003320:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003322:	187b      	adds	r3, r7, r1
 8003324:	2200      	movs	r2, #0
 8003326:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003328:	187b      	adds	r3, r7, r1
 800332a:	2200      	movs	r2, #0
 800332c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM2;
 800332e:	187b      	adds	r3, r7, r1
 8003330:	2203      	movs	r2, #3
 8003332:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003334:	187a      	adds	r2, r7, r1
 8003336:	23a0      	movs	r3, #160	@ 0xa0
 8003338:	05db      	lsls	r3, r3, #23
 800333a:	0011      	movs	r1, r2
 800333c:	0018      	movs	r0, r3
 800333e:	f002 fe81 	bl	8006044 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003342:	46c0      	nop			@ (mov r8, r8)
 8003344:	46bd      	mov	sp, r7
 8003346:	b009      	add	sp, #36	@ 0x24
 8003348:	bd90      	pop	{r4, r7, pc}
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	40021000 	.word	0x40021000

08003350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003354:	46c0      	nop			@ (mov r8, r8)
 8003356:	e7fd      	b.n	8003354 <NMI_Handler+0x4>

08003358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800335c:	46c0      	nop			@ (mov r8, r8)
 800335e:	e7fd      	b.n	800335c <HardFault_Handler+0x4>

08003360 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003364:	46c0      	nop			@ (mov r8, r8)
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800336e:	46c0      	nop			@ (mov r8, r8)
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003378:	f000 fe86 	bl	8004088 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800337c:	46c0      	nop			@ (mov r8, r8)
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
	...

08003384 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003388:	4b03      	ldr	r3, [pc, #12]	@ (8003398 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800338a:	0018      	movs	r0, r3
 800338c:	f003 fec8 	bl	8007120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8003390:	46c0      	nop			@ (mov r8, r8)
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	46c0      	nop			@ (mov r8, r8)
 8003398:	200000f4 	.word	0x200000f4

0800339c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80033a0:	4b03      	ldr	r3, [pc, #12]	@ (80033b0 <FDCAN1_IT0_IRQHandler+0x14>)
 80033a2:	0018      	movs	r0, r3
 80033a4:	f002 fbd6 	bl	8005b54 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80033a8:	46c0      	nop			@ (mov r8, r8)
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	46c0      	nop			@ (mov r8, r8)
 80033b0:	20000090 	.word	0x20000090

080033b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80033b8:	4b03      	ldr	r3, [pc, #12]	@ (80033c8 <SystemInit+0x14>)
 80033ba:	2280      	movs	r2, #128	@ 0x80
 80033bc:	0512      	lsls	r2, r2, #20
 80033be:	609a      	str	r2, [r3, #8]
#endif
}
 80033c0:	46c0      	nop			@ (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	46c0      	nop			@ (mov r8, r8)
 80033c8:	e000ed00 	.word	0xe000ed00

080033cc <ADC_Read>:

/**
 * Performs a single raw ADC read of the potentiometer
 * @retval the current value
 */
uint16_t ADC_Read() {
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
	uint16_t value;
	HAL_ADC_Start(pot_adc);
 80033d2:	4b10      	ldr	r3, [pc, #64]	@ (8003414 <ADC_Read+0x48>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	0018      	movs	r0, r3
 80033d8:	f001 f982 	bl	80046e0 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(pot_adc, 5) == HAL_OK) {
 80033dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <ADC_Read+0x48>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2105      	movs	r1, #5
 80033e2:	0018      	movs	r0, r3
 80033e4:	f001 fa06 	bl	80047f4 <HAL_ADC_PollForConversion>
 80033e8:	1e03      	subs	r3, r0, #0
 80033ea:	d107      	bne.n	80033fc <ADC_Read+0x30>
		value = HAL_ADC_GetValue(pot_adc);
 80033ec:	4b09      	ldr	r3, [pc, #36]	@ (8003414 <ADC_Read+0x48>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	0018      	movs	r0, r3
 80033f2:	f001 fa8d 	bl	8004910 <HAL_ADC_GetValue>
 80033f6:	0002      	movs	r2, r0
 80033f8:	1dbb      	adds	r3, r7, #6
 80033fa:	801a      	strh	r2, [r3, #0]
	}
	HAL_ADC_Stop(pot_adc);
 80033fc:	4b05      	ldr	r3, [pc, #20]	@ (8003414 <ADC_Read+0x48>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	0018      	movs	r0, r3
 8003402:	f001 f9bb 	bl	800477c <HAL_ADC_Stop>
	return value;
 8003406:	1dbb      	adds	r3, r7, #6
 8003408:	881b      	ldrh	r3, [r3, #0]
}
 800340a:	0018      	movs	r0, r3
 800340c:	46bd      	mov	sp, r7
 800340e:	b002      	add	sp, #8
 8003410:	bd80      	pop	{r7, pc}
 8003412:	46c0      	nop			@ (mov r8, r8)
 8003414:	200001ac 	.word	0x200001ac

08003418 <Pot_Read_Filtered>:

/**
 * Reads, filters and debounces the current value of the potentiometer
 */
void Pot_Read_Filtered() {
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b08b      	sub	sp, #44	@ 0x2c
 800341c:	af00      	add	r7, sp, #0
	pot_value.prev = pot_value.current;
 800341e:	4b3a      	ldr	r3, [pc, #232]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003420:	881a      	ldrh	r2, [r3, #0]
 8003422:	4b39      	ldr	r3, [pc, #228]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003424:	805a      	strh	r2, [r3, #2]
	pot_value.current = ADC_Read();
 8003426:	f7ff ffd1 	bl	80033cc <ADC_Read>
 800342a:	0003      	movs	r3, r0
 800342c:	001a      	movs	r2, r3
 800342e:	4b36      	ldr	r3, [pc, #216]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003430:	801a      	strh	r2, [r3, #0]

	if (pot_value.current > POT_ZERO) {
 8003432:	4b35      	ldr	r3, [pc, #212]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	4a35      	ldr	r2, [pc, #212]	@ (800350c <Pot_Read_Filtered+0xf4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d926      	bls.n	800348a <Pot_Read_Filtered+0x72>
        pot_value.ema = (POT_EMA * pot_value.current) + ((1 - POT_EMA) * pot_value.ema);
 800343c:	4b32      	ldr	r3, [pc, #200]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 800343e:	881b      	ldrh	r3, [r3, #0]
 8003440:	0018      	movs	r0, r3
 8003442:	f7fd fe1b 	bl	800107c <__aeabi_i2f>
 8003446:	1c03      	adds	r3, r0, #0
 8003448:	4931      	ldr	r1, [pc, #196]	@ (8003510 <Pot_Read_Filtered+0xf8>)
 800344a:	1c18      	adds	r0, r3, #0
 800344c:	f7fd fa38 	bl	80008c0 <__aeabi_fmul>
 8003450:	1c03      	adds	r3, r0, #0
 8003452:	1c1c      	adds	r4, r3, #0
 8003454:	4b2c      	ldr	r3, [pc, #176]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003456:	889b      	ldrh	r3, [r3, #4]
 8003458:	0018      	movs	r0, r3
 800345a:	f7fd fe0f 	bl	800107c <__aeabi_i2f>
 800345e:	1c03      	adds	r3, r0, #0
 8003460:	492c      	ldr	r1, [pc, #176]	@ (8003514 <Pot_Read_Filtered+0xfc>)
 8003462:	1c18      	adds	r0, r3, #0
 8003464:	f7fd fa2c 	bl	80008c0 <__aeabi_fmul>
 8003468:	1c03      	adds	r3, r0, #0
 800346a:	1c19      	adds	r1, r3, #0
 800346c:	1c20      	adds	r0, r4, #0
 800346e:	f7fd f835 	bl	80004dc <__aeabi_fadd>
 8003472:	1c03      	adds	r3, r0, #0
 8003474:	1c18      	adds	r0, r3, #0
 8003476:	f7fc fffb 	bl	8000470 <__aeabi_f2uiz>
 800347a:	0003      	movs	r3, r0
 800347c:	b29a      	uxth	r2, r3
 800347e:	4b22      	ldr	r3, [pc, #136]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003480:	809a      	strh	r2, [r3, #4]
        pot_value.current = pot_value.ema;
 8003482:	4b21      	ldr	r3, [pc, #132]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003484:	889a      	ldrh	r2, [r3, #4]
 8003486:	4b20      	ldr	r3, [pc, #128]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003488:	801a      	strh	r2, [r3, #0]
	}

	if ((pot_value.current - pot_value.prev) <= POT_STEP)
 800348a:	4b1f      	ldr	r3, [pc, #124]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 800348c:	881b      	ldrh	r3, [r3, #0]
 800348e:	001a      	movs	r2, r3
 8003490:	4b1d      	ldr	r3, [pc, #116]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 8003492:	885b      	ldrh	r3, [r3, #2]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b0b      	cmp	r3, #11
 8003498:	dc03      	bgt.n	80034a2 <Pot_Read_Filtered+0x8a>
		pot_value.current = pot_value.prev;
 800349a:	4b1b      	ldr	r3, [pc, #108]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 800349c:	885a      	ldrh	r2, [r3, #2]
 800349e:	4b1a      	ldr	r3, [pc, #104]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 80034a0:	801a      	strh	r2, [r3, #0]

	if (pot_value.current <= POT_ZERO + POT_STEP)
 80034a2:	4b19      	ldr	r3, [pc, #100]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 80034a4:	881b      	ldrh	r3, [r3, #0]
 80034a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003518 <Pot_Read_Filtered+0x100>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d804      	bhi.n	80034b6 <Pot_Read_Filtered+0x9e>
		pot_value.current = POT_VALUES[0];
 80034ac:	4b1b      	ldr	r3, [pc, #108]	@ (800351c <Pot_Read_Filtered+0x104>)
 80034ae:	881a      	ldrh	r2, [r3, #0]
 80034b0:	4b15      	ldr	r3, [pc, #84]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 80034b2:	801a      	strh	r2, [r3, #0]
	else if (pot_value.current <= POT_ZERO + POT_STEP * 19)
		pot_value.current = POT_VALUES[(pot_value.current - POT_ZERO) / POT_STEP];
	else
		pot_value.current = POT_VALUES[19];
}
 80034b4:	e023      	b.n	80034fe <Pot_Read_Filtered+0xe6>
	else if (pot_value.current <= POT_ZERO + POT_STEP * 19)
 80034b6:	4b14      	ldr	r3, [pc, #80]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	4a19      	ldr	r2, [pc, #100]	@ (8003520 <Pot_Read_Filtered+0x108>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d81a      	bhi.n	80034f6 <Pot_Read_Filtered+0xde>
		pot_value.current = POT_VALUES[(pot_value.current - POT_ZERO) / POT_STEP];
 80034c0:	003b      	movs	r3, r7
 80034c2:	4a18      	ldr	r2, [pc, #96]	@ (8003524 <Pot_Read_Filtered+0x10c>)
 80034c4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80034c6:	c313      	stmia	r3!, {r0, r1, r4}
 80034c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80034ca:	c313      	stmia	r3!, {r0, r1, r4}
 80034cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80034ce:	c313      	stmia	r3!, {r0, r1, r4}
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 80034d6:	881b      	ldrh	r3, [r3, #0]
 80034d8:	4a13      	ldr	r2, [pc, #76]	@ (8003528 <Pot_Read_Filtered+0x110>)
 80034da:	4694      	mov	ip, r2
 80034dc:	4463      	add	r3, ip
 80034de:	4913      	ldr	r1, [pc, #76]	@ (800352c <Pot_Read_Filtered+0x114>)
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7fc fe9b 	bl	800021c <__divsi3>
 80034e6:	0003      	movs	r3, r0
 80034e8:	001a      	movs	r2, r3
 80034ea:	003b      	movs	r3, r7
 80034ec:	0052      	lsls	r2, r2, #1
 80034ee:	5ad2      	ldrh	r2, [r2, r3]
 80034f0:	4b05      	ldr	r3, [pc, #20]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 80034f2:	801a      	strh	r2, [r3, #0]
}
 80034f4:	e003      	b.n	80034fe <Pot_Read_Filtered+0xe6>
		pot_value.current = POT_VALUES[19];
 80034f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <Pot_Read_Filtered+0x118>)
 80034f8:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80034fa:	4b03      	ldr	r3, [pc, #12]	@ (8003508 <Pot_Read_Filtered+0xf0>)
 80034fc:	801a      	strh	r2, [r3, #0]
}
 80034fe:	46c0      	nop			@ (mov r8, r8)
 8003500:	46bd      	mov	sp, r7
 8003502:	b00b      	add	sp, #44	@ 0x2c
 8003504:	bd90      	pop	{r4, r7, pc}
 8003506:	46c0      	nop			@ (mov r8, r8)
 8003508:	200001b8 	.word	0x200001b8
 800350c:	00000a28 	.word	0x00000a28
 8003510:	3ecccccd 	.word	0x3ecccccd
 8003514:	3f19999a 	.word	0x3f19999a
 8003518:	00000a33 	.word	0x00000a33
 800351c:	08008dbc 	.word	0x08008dbc
 8003520:	00000af9 	.word	0x00000af9
 8003524:	080080c0 	.word	0x080080c0
 8003528:	fffff5d8 	.word	0xfffff5d8
 800352c:	00001194 	.word	0x00001194
 8003530:	08008de4 	.word	0x08008de4

08003534 <Rate_Limit>:
/**
 * Throttle limiter for smooth acceleration
 * @param value - the throttle value to rate limit
 * @retval the rate limited value
 */
uint16_t Rate_Limit(uint16_t value) {
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	0002      	movs	r2, r0
 800353c:	1dbb      	adds	r3, r7, #6
 800353e:	801a      	strh	r2, [r3, #0]
	rate_limiter.prev = rate_limiter.current;
 8003540:	4b19      	ldr	r3, [pc, #100]	@ (80035a8 <Rate_Limit+0x74>)
 8003542:	881a      	ldrh	r2, [r3, #0]
 8003544:	4b18      	ldr	r3, [pc, #96]	@ (80035a8 <Rate_Limit+0x74>)
 8003546:	805a      	strh	r2, [r3, #2]
	rate_limiter.current = value;
 8003548:	4b17      	ldr	r3, [pc, #92]	@ (80035a8 <Rate_Limit+0x74>)
 800354a:	1dba      	adds	r2, r7, #6
 800354c:	8812      	ldrh	r2, [r2, #0]
 800354e:	801a      	strh	r2, [r3, #0]
    if(2000 + rate_limiter.current - rate_limiter.prev > 2000 + RATE_LIMIT_UP)
 8003550:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <Rate_Limit+0x74>)
 8003552:	881b      	ldrh	r3, [r3, #0]
 8003554:	22fa      	movs	r2, #250	@ 0xfa
 8003556:	00d2      	lsls	r2, r2, #3
 8003558:	4694      	mov	ip, r2
 800355a:	4463      	add	r3, ip
 800355c:	4a12      	ldr	r2, [pc, #72]	@ (80035a8 <Rate_Limit+0x74>)
 800355e:	8852      	ldrh	r2, [r2, #2]
 8003560:	1a9b      	subs	r3, r3, r2
 8003562:	4a12      	ldr	r2, [pc, #72]	@ (80035ac <Rate_Limit+0x78>)
 8003564:	4293      	cmp	r3, r2
 8003566:	dd06      	ble.n	8003576 <Rate_Limit+0x42>
        rate_limiter.current = rate_limiter.prev + RATE_LIMIT_UP;
 8003568:	4b0f      	ldr	r3, [pc, #60]	@ (80035a8 <Rate_Limit+0x74>)
 800356a:	885b      	ldrh	r3, [r3, #2]
 800356c:	3333      	adds	r3, #51	@ 0x33
 800356e:	b29a      	uxth	r2, r3
 8003570:	4b0d      	ldr	r3, [pc, #52]	@ (80035a8 <Rate_Limit+0x74>)
 8003572:	801a      	strh	r2, [r3, #0]
 8003574:	e012      	b.n	800359c <Rate_Limit+0x68>
    else if(2000 + rate_limiter.current - rate_limiter.prev < 2000 - RATE_LIMIT_DOWN)
 8003576:	4b0c      	ldr	r3, [pc, #48]	@ (80035a8 <Rate_Limit+0x74>)
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	22fa      	movs	r2, #250	@ 0xfa
 800357c:	00d2      	lsls	r2, r2, #3
 800357e:	4694      	mov	ip, r2
 8003580:	4463      	add	r3, ip
 8003582:	4a09      	ldr	r2, [pc, #36]	@ (80035a8 <Rate_Limit+0x74>)
 8003584:	8852      	ldrh	r2, [r2, #2]
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	4a09      	ldr	r2, [pc, #36]	@ (80035b0 <Rate_Limit+0x7c>)
 800358a:	4293      	cmp	r3, r2
 800358c:	dc06      	bgt.n	800359c <Rate_Limit+0x68>
        rate_limiter.current = rate_limiter.prev - RATE_LIMIT_DOWN;
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <Rate_Limit+0x74>)
 8003590:	885b      	ldrh	r3, [r3, #2]
 8003592:	3bf5      	subs	r3, #245	@ 0xf5
 8003594:	3bff      	subs	r3, #255	@ 0xff
 8003596:	b29a      	uxth	r2, r3
 8003598:	4b03      	ldr	r3, [pc, #12]	@ (80035a8 <Rate_Limit+0x74>)
 800359a:	801a      	strh	r2, [r3, #0]
    return rate_limiter.current;
 800359c:	4b02      	ldr	r3, [pc, #8]	@ (80035a8 <Rate_Limit+0x74>)
 800359e:	881b      	ldrh	r3, [r3, #0]
}
 80035a0:	0018      	movs	r0, r3
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b002      	add	sp, #8
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	200001c0 	.word	0x200001c0
 80035ac:	00000803 	.word	0x00000803
 80035b0:	000005db 	.word	0x000005db

080035b4 <Drive_State_Update>:

/**
 * Updates the drive state of the vehicle
 */
void Drive_State_Update() {
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
	drive_state.prev = drive_state.current;
 80035b8:	4b28      	ldr	r3, [pc, #160]	@ (800365c <Drive_State_Update+0xa8>)
 80035ba:	785a      	ldrb	r2, [r3, #1]
 80035bc:	4b27      	ldr	r3, [pc, #156]	@ (800365c <Drive_State_Update+0xa8>)
 80035be:	701a      	strb	r2, [r3, #0]
	if (vcu_state.A.MC_OW == RESET) {
 80035c0:	4b27      	ldr	r3, [pc, #156]	@ (8003660 <Drive_State_Update+0xac>)
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	2220      	movs	r2, #32
 80035c6:	4013      	ands	r3, r2
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d13e      	bne.n	800364c <Drive_State_Update+0x98>
		if (pot_value.current > 0) {
 80035ce:	4b25      	ldr	r3, [pc, #148]	@ (8003664 <Drive_State_Update+0xb0>)
 80035d0:	881b      	ldrh	r3, [r3, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d015      	beq.n	8003602 <Drive_State_Update+0x4e>
			if (stw_state.A.DRIVE == SET) {
 80035d6:	4b24      	ldr	r3, [pc, #144]	@ (8003668 <Drive_State_Update+0xb4>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2202      	movs	r2, #2
 80035dc:	4013      	ands	r3, r2
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <Drive_State_Update+0x38>
				drive_state.current = D_DRIVE_PEDAL;
 80035e4:	4b1d      	ldr	r3, [pc, #116]	@ (800365c <Drive_State_Update+0xa8>)
 80035e6:	2201      	movs	r2, #1
 80035e8:	705a      	strb	r2, [r3, #1]
			drive_state.current = D_NEUTRAL;
		}
	} else {
		drive_state.current = D_NEUTRAL;
	}
}
 80035ea:	e034      	b.n	8003656 <Drive_State_Update+0xa2>
			} else if (stw_state.A.REVERSE == SET) {
 80035ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003668 <Drive_State_Update+0xb4>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2204      	movs	r2, #4
 80035f2:	4013      	ands	r3, r2
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d02d      	beq.n	8003656 <Drive_State_Update+0xa2>
				drive_state.current = D_REVERSE_PEDAL;
 80035fa:	4b18      	ldr	r3, [pc, #96]	@ (800365c <Drive_State_Update+0xa8>)
 80035fc:	2202      	movs	r2, #2
 80035fe:	705a      	strb	r2, [r3, #1]
}
 8003600:	e029      	b.n	8003656 <Drive_State_Update+0xa2>
		} else if (stw_state.A.ACC == SET && pot_value.current == 0) {
 8003602:	4b19      	ldr	r3, [pc, #100]	@ (8003668 <Drive_State_Update+0xb4>)
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2201      	movs	r2, #1
 8003608:	4013      	ands	r3, r2
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	d019      	beq.n	8003644 <Drive_State_Update+0x90>
 8003610:	4b14      	ldr	r3, [pc, #80]	@ (8003664 <Drive_State_Update+0xb0>)
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d115      	bne.n	8003644 <Drive_State_Update+0x90>
			if (stw_state.A.DRIVE == SET) {
 8003618:	4b13      	ldr	r3, [pc, #76]	@ (8003668 <Drive_State_Update+0xb4>)
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	2202      	movs	r2, #2
 800361e:	4013      	ands	r3, r2
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <Drive_State_Update+0x7a>
				drive_state.current = D_AUTO_ACC;
 8003626:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <Drive_State_Update+0xa8>)
 8003628:	2203      	movs	r2, #3
 800362a:	705a      	strb	r2, [r3, #1]
			if (stw_state.A.DRIVE == SET) {
 800362c:	e012      	b.n	8003654 <Drive_State_Update+0xa0>
			} else if (stw_state.A.REVERSE == SET) {
 800362e:	4b0e      	ldr	r3, [pc, #56]	@ (8003668 <Drive_State_Update+0xb4>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2204      	movs	r2, #4
 8003634:	4013      	ands	r3, r2
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00b      	beq.n	8003654 <Drive_State_Update+0xa0>
				drive_state.current = D_AUTO_DEC;
 800363c:	4b07      	ldr	r3, [pc, #28]	@ (800365c <Drive_State_Update+0xa8>)
 800363e:	2204      	movs	r2, #4
 8003640:	705a      	strb	r2, [r3, #1]
			if (stw_state.A.DRIVE == SET) {
 8003642:	e007      	b.n	8003654 <Drive_State_Update+0xa0>
			drive_state.current = D_NEUTRAL;
 8003644:	4b05      	ldr	r3, [pc, #20]	@ (800365c <Drive_State_Update+0xa8>)
 8003646:	2200      	movs	r2, #0
 8003648:	705a      	strb	r2, [r3, #1]
}
 800364a:	e004      	b.n	8003656 <Drive_State_Update+0xa2>
		drive_state.current = D_NEUTRAL;
 800364c:	4b03      	ldr	r3, [pc, #12]	@ (800365c <Drive_State_Update+0xa8>)
 800364e:	2200      	movs	r2, #0
 8003650:	705a      	strb	r2, [r3, #1]
}
 8003652:	e000      	b.n	8003656 <Drive_State_Update+0xa2>
			if (stw_state.A.DRIVE == SET) {
 8003654:	46c0      	nop			@ (mov r8, r8)
}
 8003656:	46c0      	nop			@ (mov r8, r8)
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	200001a8 	.word	0x200001a8
 8003660:	20000190 	.word	0x20000190
 8003664:	200001b8 	.word	0x200001b8
 8003668:	20000194 	.word	0x20000194

0800366c <Calculate_MC_Ref>:

/**
 * Calculates the regulated throttle setting to send to the motor
 */
uint16_t Calculate_MC_Ref() {
 800366c:	b590      	push	{r4, r7, lr}
 800366e:	4c74      	ldr	r4, [pc, #464]	@ (8003840 <Calculate_MC_Ref+0x1d4>)
 8003670:	44a5      	add	sp, r4
 8003672:	af00      	add	r7, sp, #0
	uint16_t reference = pot_value.current;
 8003674:	4b73      	ldr	r3, [pc, #460]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	4a73      	ldr	r2, [pc, #460]	@ (8003848 <Calculate_MC_Ref+0x1dc>)
 800367a:	8812      	ldrh	r2, [r2, #0]
 800367c:	801a      	strh	r2, [r3, #0]

	if (drive_state.current != D_NEUTRAL) {
 800367e:	4b73      	ldr	r3, [pc, #460]	@ (800384c <Calculate_MC_Ref+0x1e0>)
 8003680:	785b      	ldrb	r3, [r3, #1]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d100      	bne.n	8003688 <Calculate_MC_Ref+0x1c>
 8003686:	e0b7      	b.n	80037f8 <Calculate_MC_Ref+0x18c>
		if (drive_state.current == D_AUTO_ACC || drive_state.current == D_AUTO_DEC) {
 8003688:	4b70      	ldr	r3, [pc, #448]	@ (800384c <Calculate_MC_Ref+0x1e0>)
 800368a:	785b      	ldrb	r3, [r3, #1]
 800368c:	2b03      	cmp	r3, #3
 800368e:	d004      	beq.n	800369a <Calculate_MC_Ref+0x2e>
 8003690:	4b6e      	ldr	r3, [pc, #440]	@ (800384c <Calculate_MC_Ref+0x1e0>)
 8003692:	785b      	ldrb	r3, [r3, #1]
 8003694:	2b04      	cmp	r3, #4
 8003696:	d000      	beq.n	800369a <Calculate_MC_Ref+0x2e>
 8003698:	e0c5      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			uint16_t speed = vehicle_state.rpm * SPEED_MULT_FACTOR;
 800369a:	4b6d      	ldr	r3, [pc, #436]	@ (8003850 <Calculate_MC_Ref+0x1e4>)
 800369c:	6818      	ldr	r0, [r3, #0]
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	4a6c      	ldr	r2, [pc, #432]	@ (8003854 <Calculate_MC_Ref+0x1e8>)
 80036a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003858 <Calculate_MC_Ref+0x1ec>)
 80036a4:	f7fe f974 	bl	8001990 <__aeabi_dmul>
 80036a8:	0002      	movs	r2, r0
 80036aa:	000b      	movs	r3, r1
 80036ac:	0010      	movs	r0, r2
 80036ae:	0019      	movs	r1, r3
 80036b0:	2200      	movs	r2, #0
 80036b2:	4b6a      	ldr	r3, [pc, #424]	@ (800385c <Calculate_MC_Ref+0x1f0>)
 80036b4:	f7fd fd32 	bl	800111c <__aeabi_ddiv>
 80036b8:	0002      	movs	r2, r0
 80036ba:	000b      	movs	r3, r1
 80036bc:	4968      	ldr	r1, [pc, #416]	@ (8003860 <Calculate_MC_Ref+0x1f4>)
 80036be:	187c      	adds	r4, r7, r1
 80036c0:	0010      	movs	r0, r2
 80036c2:	0019      	movs	r1, r3
 80036c4:	f7fc feec 	bl	80004a0 <__aeabi_d2uiz>
 80036c8:	0003      	movs	r3, r0
 80036ca:	8023      	strh	r3, [r4, #0]
			switch (stw_state.D.bits) {
 80036cc:	4b65      	ldr	r3, [pc, #404]	@ (8003864 <Calculate_MC_Ref+0x1f8>)
 80036ce:	78db      	ldrb	r3, [r3, #3]
 80036d0:	2b20      	cmp	r3, #32
 80036d2:	dc0a      	bgt.n	80036ea <Calculate_MC_Ref+0x7e>
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	da00      	bge.n	80036da <Calculate_MC_Ref+0x6e>
 80036d8:	e089      	b.n	80037ee <Calculate_MC_Ref+0x182>
 80036da:	2b20      	cmp	r3, #32
 80036dc:	d900      	bls.n	80036e0 <Calculate_MC_Ref+0x74>
 80036de:	e086      	b.n	80037ee <Calculate_MC_Ref+0x182>
 80036e0:	009a      	lsls	r2, r3, #2
 80036e2:	4b61      	ldr	r3, [pc, #388]	@ (8003868 <Calculate_MC_Ref+0x1fc>)
 80036e4:	18d3      	adds	r3, r2, r3
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	469f      	mov	pc, r3
 80036ea:	2b40      	cmp	r3, #64	@ 0x40
 80036ec:	d100      	bne.n	80036f0 <Calculate_MC_Ref+0x84>
 80036ee:	e078      	b.n	80037e2 <Calculate_MC_Ref+0x176>
 80036f0:	e07d      	b.n	80037ee <Calculate_MC_Ref+0x182>
			case 0:
			case 1:
			case 8:
				reference = 1023;
 80036f2:	4b54      	ldr	r3, [pc, #336]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80036f4:	18fb      	adds	r3, r7, r3
 80036f6:	4a5d      	ldr	r2, [pc, #372]	@ (800386c <Calculate_MC_Ref+0x200>)
 80036f8:	801a      	strh	r2, [r3, #0]
				break;
 80036fa:	e094      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			case 2:
				if (vehicle_state.rpm >= 116)
 80036fc:	4b54      	ldr	r3, [pc, #336]	@ (8003850 <Calculate_MC_Ref+0x1e4>)
 80036fe:	6818      	ldr	r0, [r3, #0]
 8003700:	6859      	ldr	r1, [r3, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	4b5a      	ldr	r3, [pc, #360]	@ (8003870 <Calculate_MC_Ref+0x204>)
 8003706:	f7fc fea9 	bl	800045c <__aeabi_dcmpge>
 800370a:	1e03      	subs	r3, r0, #0
 800370c:	d020      	beq.n	8003750 <Calculate_MC_Ref+0xe4>
					reference = 1023 * LUT_Z22 [speed];
 800370e:	4b59      	ldr	r3, [pc, #356]	@ (8003874 <Calculate_MC_Ref+0x208>)
 8003710:	24c2      	movs	r4, #194	@ 0xc2
 8003712:	00e4      	lsls	r4, r4, #3
 8003714:	191b      	adds	r3, r3, r4
 8003716:	19da      	adds	r2, r3, r7
 8003718:	4b57      	ldr	r3, [pc, #348]	@ (8003878 <Calculate_MC_Ref+0x20c>)
 800371a:	0010      	movs	r0, r2
 800371c:	0019      	movs	r1, r3
 800371e:	4b57      	ldr	r3, [pc, #348]	@ (800387c <Calculate_MC_Ref+0x210>)
 8003720:	001a      	movs	r2, r3
 8003722:	f004 fcb7 	bl	8008094 <memcpy>
 8003726:	4b4e      	ldr	r3, [pc, #312]	@ (8003860 <Calculate_MC_Ref+0x1f4>)
 8003728:	18fb      	adds	r3, r7, r3
 800372a:	881a      	ldrh	r2, [r3, #0]
 800372c:	4b51      	ldr	r3, [pc, #324]	@ (8003874 <Calculate_MC_Ref+0x208>)
 800372e:	191b      	adds	r3, r3, r4
 8003730:	19db      	adds	r3, r3, r7
 8003732:	0092      	lsls	r2, r2, #2
 8003734:	58d3      	ldr	r3, [r2, r3]
 8003736:	4952      	ldr	r1, [pc, #328]	@ (8003880 <Calculate_MC_Ref+0x214>)
 8003738:	1c18      	adds	r0, r3, #0
 800373a:	f7fd f8c1 	bl	80008c0 <__aeabi_fmul>
 800373e:	1c03      	adds	r3, r0, #0
 8003740:	4a40      	ldr	r2, [pc, #256]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 8003742:	18bc      	adds	r4, r7, r2
 8003744:	1c18      	adds	r0, r3, #0
 8003746:	f7fc fe93 	bl	8000470 <__aeabi_f2uiz>
 800374a:	0003      	movs	r3, r0
 800374c:	8023      	strh	r3, [r4, #0]
				else
					reference = 1023;
				break;
 800374e:	e06a      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
					reference = 1023;
 8003750:	4b3c      	ldr	r3, [pc, #240]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	4a45      	ldr	r2, [pc, #276]	@ (800386c <Calculate_MC_Ref+0x200>)
 8003756:	801a      	strh	r2, [r3, #0]
				break;
 8003758:	e065      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			case 4:
				if (vehicle_state.rpm >= 221)
 800375a:	4b3d      	ldr	r3, [pc, #244]	@ (8003850 <Calculate_MC_Ref+0x1e4>)
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	6859      	ldr	r1, [r3, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	4b48      	ldr	r3, [pc, #288]	@ (8003884 <Calculate_MC_Ref+0x218>)
 8003764:	f7fc fe7a 	bl	800045c <__aeabi_dcmpge>
 8003768:	1e03      	subs	r3, r0, #0
 800376a:	d020      	beq.n	80037ae <Calculate_MC_Ref+0x142>
					reference = 1023 * LUT_Z24 [speed];
 800376c:	4b41      	ldr	r3, [pc, #260]	@ (8003874 <Calculate_MC_Ref+0x208>)
 800376e:	24c2      	movs	r4, #194	@ 0xc2
 8003770:	00e4      	lsls	r4, r4, #3
 8003772:	191b      	adds	r3, r3, r4
 8003774:	19da      	adds	r2, r3, r7
 8003776:	4b44      	ldr	r3, [pc, #272]	@ (8003888 <Calculate_MC_Ref+0x21c>)
 8003778:	0010      	movs	r0, r2
 800377a:	0019      	movs	r1, r3
 800377c:	4b38      	ldr	r3, [pc, #224]	@ (8003860 <Calculate_MC_Ref+0x1f4>)
 800377e:	001a      	movs	r2, r3
 8003780:	f004 fc88 	bl	8008094 <memcpy>
 8003784:	4b36      	ldr	r3, [pc, #216]	@ (8003860 <Calculate_MC_Ref+0x1f4>)
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	881a      	ldrh	r2, [r3, #0]
 800378a:	4b3a      	ldr	r3, [pc, #232]	@ (8003874 <Calculate_MC_Ref+0x208>)
 800378c:	191b      	adds	r3, r3, r4
 800378e:	19db      	adds	r3, r3, r7
 8003790:	0092      	lsls	r2, r2, #2
 8003792:	58d3      	ldr	r3, [r2, r3]
 8003794:	493a      	ldr	r1, [pc, #232]	@ (8003880 <Calculate_MC_Ref+0x214>)
 8003796:	1c18      	adds	r0, r3, #0
 8003798:	f7fd f892 	bl	80008c0 <__aeabi_fmul>
 800379c:	1c03      	adds	r3, r0, #0
 800379e:	4a29      	ldr	r2, [pc, #164]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80037a0:	18bc      	adds	r4, r7, r2
 80037a2:	1c18      	adds	r0, r3, #0
 80037a4:	f7fc fe64 	bl	8000470 <__aeabi_f2uiz>
 80037a8:	0003      	movs	r3, r0
 80037aa:	8023      	strh	r3, [r4, #0]
				else
					reference = 1023;
				break;
 80037ac:	e03b      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
					reference = 1023;
 80037ae:	4b25      	ldr	r3, [pc, #148]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	4a2e      	ldr	r2, [pc, #184]	@ (800386c <Calculate_MC_Ref+0x200>)
 80037b4:	801a      	strh	r2, [r3, #0]
				break;
 80037b6:	e036      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			case 16:
				if (speed >= 5)
 80037b8:	4b29      	ldr	r3, [pc, #164]	@ (8003860 <Calculate_MC_Ref+0x1f4>)
 80037ba:	18fb      	adds	r3, r7, r3
 80037bc:	881b      	ldrh	r3, [r3, #0]
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d905      	bls.n	80037ce <Calculate_MC_Ref+0x162>
					reference = 409;
 80037c2:	4b20      	ldr	r3, [pc, #128]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80037c4:	18fb      	adds	r3, r7, r3
 80037c6:	229a      	movs	r2, #154	@ 0x9a
 80037c8:	32ff      	adds	r2, #255	@ 0xff
 80037ca:	801a      	strh	r2, [r3, #0]
				else
					reference = 1023;
				break;
 80037cc:	e02b      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
					reference = 1023;
 80037ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80037d0:	18fb      	adds	r3, r7, r3
 80037d2:	4a26      	ldr	r2, [pc, #152]	@ (800386c <Calculate_MC_Ref+0x200>)
 80037d4:	801a      	strh	r2, [r3, #0]
				break;
 80037d6:	e026      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			case 32:
				reference = 818;
 80037d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80037da:	18fb      	adds	r3, r7, r3
 80037dc:	4a2b      	ldr	r2, [pc, #172]	@ (800388c <Calculate_MC_Ref+0x220>)
 80037de:	801a      	strh	r2, [r3, #0]
				break;
 80037e0:	e021      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			case 64:
				reference = 920;
 80037e2:	4b18      	ldr	r3, [pc, #96]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80037e4:	18fb      	adds	r3, r7, r3
 80037e6:	22e6      	movs	r2, #230	@ 0xe6
 80037e8:	0092      	lsls	r2, r2, #2
 80037ea:	801a      	strh	r2, [r3, #0]
				break;
 80037ec:	e01b      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			default:
				reference = 0;
 80037ee:	4b15      	ldr	r3, [pc, #84]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 80037f0:	18fb      	adds	r3, r7, r3
 80037f2:	2200      	movs	r2, #0
 80037f4:	801a      	strh	r2, [r3, #0]
				break;
 80037f6:	e016      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
			}
		}
	} else if (drive_state.prev != D_NEUTRAL && drive_state.current == D_NEUTRAL) {
 80037f8:	4b14      	ldr	r3, [pc, #80]	@ (800384c <Calculate_MC_Ref+0x1e0>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00e      	beq.n	800381e <Calculate_MC_Ref+0x1b2>
 8003800:	4b12      	ldr	r3, [pc, #72]	@ (800384c <Calculate_MC_Ref+0x1e0>)
 8003802:	785b      	ldrb	r3, [r3, #1]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10a      	bne.n	800381e <Calculate_MC_Ref+0x1b2>
		rate_limiter.current = 0;
 8003808:	4b21      	ldr	r3, [pc, #132]	@ (8003890 <Calculate_MC_Ref+0x224>)
 800380a:	2200      	movs	r2, #0
 800380c:	801a      	strh	r2, [r3, #0]
		rate_limiter.prev = 0;
 800380e:	4b20      	ldr	r3, [pc, #128]	@ (8003890 <Calculate_MC_Ref+0x224>)
 8003810:	2200      	movs	r2, #0
 8003812:	805a      	strh	r2, [r3, #2]
		reference = 0;
 8003814:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 8003816:	18fb      	adds	r3, r7, r3
 8003818:	2200      	movs	r2, #0
 800381a:	801a      	strh	r2, [r3, #0]
 800381c:	e003      	b.n	8003826 <Calculate_MC_Ref+0x1ba>
	} else {
		reference = 0;
 800381e:	4b09      	ldr	r3, [pc, #36]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 8003820:	18fb      	adds	r3, r7, r3
 8003822:	2200      	movs	r2, #0
 8003824:	801a      	strh	r2, [r3, #0]
	}

	return Rate_Limit(reference);
 8003826:	4b07      	ldr	r3, [pc, #28]	@ (8003844 <Calculate_MC_Ref+0x1d8>)
 8003828:	18fb      	adds	r3, r7, r3
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	0018      	movs	r0, r3
 800382e:	f7ff fe81 	bl	8003534 <Rate_Limit>
 8003832:	0003      	movs	r3, r0
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	4b16      	ldr	r3, [pc, #88]	@ (8003894 <Calculate_MC_Ref+0x228>)
 800383a:	449d      	add	sp, r3
 800383c:	bd90      	pop	{r4, r7, pc}
 800383e:	46c0      	nop			@ (mov r8, r8)
 8003840:	fffff9ec 	.word	0xfffff9ec
 8003844:	0000060e 	.word	0x0000060e
 8003848:	200001b8 	.word	0x200001b8
 800384c:	200001a8 	.word	0x200001a8
 8003850:	200001a0 	.word	0x200001a0
 8003854:	6ef92474 	.word	0x6ef92474
 8003858:	4019453d 	.word	0x4019453d
 800385c:	404e0000 	.word	0x404e0000
 8003860:	0000060c 	.word	0x0000060c
 8003864:	20000194 	.word	0x20000194
 8003868:	08008d20 	.word	0x08008d20
 800386c:	000003ff 	.word	0x000003ff
 8003870:	405d0000 	.word	0x405d0000
 8003874:	fffff9f0 	.word	0xfffff9f0
 8003878:	080080e8 	.word	0x080080e8
 800387c:	000005ac 	.word	0x000005ac
 8003880:	447fc000 	.word	0x447fc000
 8003884:	406ba000 	.word	0x406ba000
 8003888:	08008694 	.word	0x08008694
 800388c:	00000332 	.word	0x00000332
 8003890:	200001c0 	.word	0x200001c0
 8003894:	00000614 	.word	0x00000614

08003898 <Port_Update>:

/**
 * Reads the state of the switches and adjusts the outputs accordingly
 */
void Port_Update() {
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
	vcu_state.A.AUTO           = HAL_GPIO_ReadPin(SW_AUTO_GPIO_Port, SW_AUTO_Pin);
 800389c:	2380      	movs	r3, #128	@ 0x80
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	4a68      	ldr	r2, [pc, #416]	@ (8003a44 <Port_Update+0x1ac>)
 80038a2:	0019      	movs	r1, r3
 80038a4:	0010      	movs	r0, r2
 80038a6:	f002 fd3f 	bl	8006328 <HAL_GPIO_ReadPin>
 80038aa:	0003      	movs	r3, r0
 80038ac:	1c1a      	adds	r2, r3, #0
 80038ae:	2301      	movs	r3, #1
 80038b0:	4013      	ands	r3, r2
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	4b64      	ldr	r3, [pc, #400]	@ (8003a48 <Port_Update+0x1b0>)
 80038b6:	2101      	movs	r1, #1
 80038b8:	400a      	ands	r2, r1
 80038ba:	0090      	lsls	r0, r2, #2
 80038bc:	781a      	ldrb	r2, [r3, #0]
 80038be:	2104      	movs	r1, #4
 80038c0:	438a      	bics	r2, r1
 80038c2:	1c11      	adds	r1, r2, #0
 80038c4:	1c02      	adds	r2, r0, #0
 80038c6:	430a      	orrs	r2, r1
 80038c8:	701a      	strb	r2, [r3, #0]
	vcu_state.A.HAZARD         = HAL_GPIO_ReadPin(SW_HAZARD_GPIO_Port, SW_HAZARD_Pin);
 80038ca:	2380      	movs	r3, #128	@ 0x80
 80038cc:	019b      	lsls	r3, r3, #6
 80038ce:	4a5d      	ldr	r2, [pc, #372]	@ (8003a44 <Port_Update+0x1ac>)
 80038d0:	0019      	movs	r1, r3
 80038d2:	0010      	movs	r0, r2
 80038d4:	f002 fd28 	bl	8006328 <HAL_GPIO_ReadPin>
 80038d8:	0003      	movs	r3, r0
 80038da:	1c1a      	adds	r2, r3, #0
 80038dc:	2301      	movs	r3, #1
 80038de:	4013      	ands	r3, r2
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	4b59      	ldr	r3, [pc, #356]	@ (8003a48 <Port_Update+0x1b0>)
 80038e4:	2101      	movs	r1, #1
 80038e6:	400a      	ands	r2, r1
 80038e8:	1890      	adds	r0, r2, r2
 80038ea:	781a      	ldrb	r2, [r3, #0]
 80038ec:	2102      	movs	r1, #2
 80038ee:	438a      	bics	r2, r1
 80038f0:	1c11      	adds	r1, r2, #0
 80038f2:	1c02      	adds	r2, r0, #0
 80038f4:	430a      	orrs	r2, r1
 80038f6:	701a      	strb	r2, [r3, #0]
	vcu_state.A.LIGHTS_ENABLE  = HAL_GPIO_ReadPin(SW_LIGHTS_GPIO_Port, SW_LIGHTS_Pin);
 80038f8:	2380      	movs	r3, #128	@ 0x80
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	4a51      	ldr	r2, [pc, #324]	@ (8003a44 <Port_Update+0x1ac>)
 80038fe:	0019      	movs	r1, r3
 8003900:	0010      	movs	r0, r2
 8003902:	f002 fd11 	bl	8006328 <HAL_GPIO_ReadPin>
 8003906:	0003      	movs	r3, r0
 8003908:	1c1a      	adds	r2, r3, #0
 800390a:	2301      	movs	r3, #1
 800390c:	4013      	ands	r3, r2
 800390e:	b2da      	uxtb	r2, r3
 8003910:	4b4d      	ldr	r3, [pc, #308]	@ (8003a48 <Port_Update+0x1b0>)
 8003912:	2101      	movs	r1, #1
 8003914:	400a      	ands	r2, r1
 8003916:	0110      	lsls	r0, r2, #4
 8003918:	781a      	ldrb	r2, [r3, #0]
 800391a:	2110      	movs	r1, #16
 800391c:	438a      	bics	r2, r1
 800391e:	1c11      	adds	r1, r2, #0
 8003920:	1c02      	adds	r2, r0, #0
 8003922:	430a      	orrs	r2, r1
 8003924:	701a      	strb	r2, [r3, #0]
	vcu_state.A.MC_OW          = HAL_GPIO_ReadPin(SW_MC_OW_GPIO_Port, SW_MC_OW_Pin);
 8003926:	4b47      	ldr	r3, [pc, #284]	@ (8003a44 <Port_Update+0x1ac>)
 8003928:	2180      	movs	r1, #128	@ 0x80
 800392a:	0018      	movs	r0, r3
 800392c:	f002 fcfc 	bl	8006328 <HAL_GPIO_ReadPin>
 8003930:	0003      	movs	r3, r0
 8003932:	1c1a      	adds	r2, r3, #0
 8003934:	2301      	movs	r3, #1
 8003936:	4013      	ands	r3, r2
 8003938:	b2da      	uxtb	r2, r3
 800393a:	4b43      	ldr	r3, [pc, #268]	@ (8003a48 <Port_Update+0x1b0>)
 800393c:	2101      	movs	r1, #1
 800393e:	400a      	ands	r2, r1
 8003940:	0150      	lsls	r0, r2, #5
 8003942:	781a      	ldrb	r2, [r3, #0]
 8003944:	2120      	movs	r1, #32
 8003946:	438a      	bics	r2, r1
 8003948:	1c11      	adds	r1, r2, #0
 800394a:	1c02      	adds	r2, r0, #0
 800394c:	430a      	orrs	r2, r1
 800394e:	701a      	strb	r2, [r3, #0]
	vcu_state.A.WIPER          = HAL_GPIO_ReadPin(SW_WIPER_GPIO_Port, SW_WIPER_Pin);
 8003950:	4b3c      	ldr	r3, [pc, #240]	@ (8003a44 <Port_Update+0x1ac>)
 8003952:	2140      	movs	r1, #64	@ 0x40
 8003954:	0018      	movs	r0, r3
 8003956:	f002 fce7 	bl	8006328 <HAL_GPIO_ReadPin>
 800395a:	0003      	movs	r3, r0
 800395c:	1c1a      	adds	r2, r3, #0
 800395e:	2301      	movs	r3, #1
 8003960:	4013      	ands	r3, r2
 8003962:	b2da      	uxtb	r2, r3
 8003964:	4b38      	ldr	r3, [pc, #224]	@ (8003a48 <Port_Update+0x1b0>)
 8003966:	2101      	movs	r1, #1
 8003968:	400a      	ands	r2, r1
 800396a:	0190      	lsls	r0, r2, #6
 800396c:	781a      	ldrb	r2, [r3, #0]
 800396e:	2140      	movs	r1, #64	@ 0x40
 8003970:	438a      	bics	r2, r1
 8003972:	1c11      	adds	r1, r2, #0
 8003974:	1c02      	adds	r2, r0, #0
 8003976:	430a      	orrs	r2, r1
 8003978:	701a      	strb	r2, [r3, #0]
	vcu_state.A.HEADLIGHT      = HAL_GPIO_ReadPin(SW_HEADLIGHT_GPIO_Port, SW_HEADLIGHT_Pin);
 800397a:	4b32      	ldr	r3, [pc, #200]	@ (8003a44 <Port_Update+0x1ac>)
 800397c:	2101      	movs	r1, #1
 800397e:	0018      	movs	r0, r3
 8003980:	f002 fcd2 	bl	8006328 <HAL_GPIO_ReadPin>
 8003984:	0003      	movs	r3, r0
 8003986:	1c1a      	adds	r2, r3, #0
 8003988:	2301      	movs	r3, #1
 800398a:	4013      	ands	r3, r2
 800398c:	b2da      	uxtb	r2, r3
 800398e:	4b2e      	ldr	r3, [pc, #184]	@ (8003a48 <Port_Update+0x1b0>)
 8003990:	2101      	movs	r1, #1
 8003992:	400a      	ands	r2, r1
 8003994:	0010      	movs	r0, r2
 8003996:	781a      	ldrb	r2, [r3, #0]
 8003998:	2101      	movs	r1, #1
 800399a:	438a      	bics	r2, r1
 800399c:	1c11      	adds	r1, r2, #0
 800399e:	1c02      	adds	r2, r0, #0
 80039a0:	430a      	orrs	r2, r1
 80039a2:	701a      	strb	r2, [r3, #0]
	vcu_state.A.BRAKE          = HAL_GPIO_ReadPin(IN_BRAKE_GPIO_Port, IN_BRAKE_Pin);
 80039a4:	2380      	movs	r3, #128	@ 0x80
 80039a6:	015b      	lsls	r3, r3, #5
 80039a8:	4a26      	ldr	r2, [pc, #152]	@ (8003a44 <Port_Update+0x1ac>)
 80039aa:	0019      	movs	r1, r3
 80039ac:	0010      	movs	r0, r2
 80039ae:	f002 fcbb 	bl	8006328 <HAL_GPIO_ReadPin>
 80039b2:	0003      	movs	r3, r0
 80039b4:	1c1a      	adds	r2, r3, #0
 80039b6:	2301      	movs	r3, #1
 80039b8:	4013      	ands	r3, r2
 80039ba:	b2da      	uxtb	r2, r3
 80039bc:	4b22      	ldr	r3, [pc, #136]	@ (8003a48 <Port_Update+0x1b0>)
 80039be:	2101      	movs	r1, #1
 80039c0:	400a      	ands	r2, r1
 80039c2:	00d0      	lsls	r0, r2, #3
 80039c4:	781a      	ldrb	r2, [r3, #0]
 80039c6:	2108      	movs	r1, #8
 80039c8:	438a      	bics	r2, r1
 80039ca:	1c11      	adds	r1, r2, #0
 80039cc:	1c02      	adds	r2, r0, #0
 80039ce:	430a      	orrs	r2, r1
 80039d0:	701a      	strb	r2, [r3, #0]
	vcu_state.B.RELAY_NO       = HAL_GPIO_ReadPin(IN_SHELL_RELAY_GPIO_Port, IN_SHELL_RELAY_Pin);
 80039d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003a44 <Port_Update+0x1ac>)
 80039d4:	2102      	movs	r1, #2
 80039d6:	0018      	movs	r0, r3
 80039d8:	f002 fca6 	bl	8006328 <HAL_GPIO_ReadPin>
 80039dc:	0003      	movs	r3, r0
 80039de:	1c1a      	adds	r2, r3, #0
 80039e0:	2301      	movs	r3, #1
 80039e2:	4013      	ands	r3, r2
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	4b18      	ldr	r3, [pc, #96]	@ (8003a48 <Port_Update+0x1b0>)
 80039e8:	2101      	movs	r1, #1
 80039ea:	400a      	ands	r2, r1
 80039ec:	0010      	movs	r0, r2
 80039ee:	785a      	ldrb	r2, [r3, #1]
 80039f0:	2101      	movs	r1, #1
 80039f2:	438a      	bics	r2, r1
 80039f4:	1c11      	adds	r1, r2, #0
 80039f6:	1c02      	adds	r2, r0, #0
 80039f8:	430a      	orrs	r2, r1
 80039fa:	705a      	strb	r2, [r3, #1]

	if (vcu_state.A.BRAKE == SET) {
 80039fc:	4b12      	ldr	r3, [pc, #72]	@ (8003a48 <Port_Update+0x1b0>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2208      	movs	r2, #8
 8003a02:	4013      	ands	r3, r2
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d006      	beq.n	8003a18 <Port_Update+0x180>
		HAL_GPIO_WritePin(OUT_BREAK_GPIO_Port, OUT_BREAK_Pin, GPIO_PIN_RESET);
 8003a0a:	4b10      	ldr	r3, [pc, #64]	@ (8003a4c <Port_Update+0x1b4>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	2101      	movs	r1, #1
 8003a10:	0018      	movs	r0, r3
 8003a12:	f002 fca6 	bl	8006362 <HAL_GPIO_WritePin>
 8003a16:	e005      	b.n	8003a24 <Port_Update+0x18c>
	} else {
		HAL_GPIO_WritePin(OUT_BREAK_GPIO_Port, OUT_BREAK_Pin, GPIO_PIN_SET);
 8003a18:	4b0c      	ldr	r3, [pc, #48]	@ (8003a4c <Port_Update+0x1b4>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	0018      	movs	r0, r3
 8003a20:	f002 fc9f 	bl	8006362 <HAL_GPIO_WritePin>
	}

	if (vcu_state.B.RELAY_NO == SET) {
 8003a24:	4b08      	ldr	r3, [pc, #32]	@ (8003a48 <Port_Update+0x1b0>)
 8003a26:	785b      	ldrb	r3, [r3, #1]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <Port_Update+0x1a4>
		vcu_state.A.MC_OW = RESET;
 8003a32:	4b05      	ldr	r3, [pc, #20]	@ (8003a48 <Port_Update+0x1b0>)
 8003a34:	781a      	ldrb	r2, [r3, #0]
 8003a36:	2120      	movs	r1, #32
 8003a38:	438a      	bics	r2, r1
 8003a3a:	701a      	strb	r2, [r3, #0]
	}
}
 8003a3c:	46c0      	nop			@ (mov r8, r8)
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	46c0      	nop			@ (mov r8, r8)
 8003a44:	50000800 	.word	0x50000800
 8003a48:	20000190 	.word	0x20000190
 8003a4c:	50000c00 	.word	0x50000c00

08003a50 <CAN_Receive>:

/**
 * Callback function that processes the received CAN message
 */
void CAN_Receive() {
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08c      	sub	sp, #48	@ 0x30
 8003a54:	af00      	add	r7, sp, #0
	FDCAN_RxHeaderTypeDef header;
	uint8_t data[8];

	if (HAL_FDCAN_GetRxMessage(fdcan, FDCAN_RX_FIFO0, &header, data) != HAL_OK) {
 8003a56:	4b35      	ldr	r3, [pc, #212]	@ (8003b2c <CAN_Receive+0xdc>)
 8003a58:	6818      	ldr	r0, [r3, #0]
 8003a5a:	003b      	movs	r3, r7
 8003a5c:	2208      	movs	r2, #8
 8003a5e:	18ba      	adds	r2, r7, r2
 8003a60:	2140      	movs	r1, #64	@ 0x40
 8003a62:	f001 fe8b 	bl	800577c <HAL_FDCAN_GetRxMessage>
 8003a66:	1e03      	subs	r3, r0, #0
 8003a68:	d001      	beq.n	8003a6e <CAN_Receive+0x1e>
		Error_Handler();
 8003a6a:	f7ff fb0d 	bl	8003088 <Error_Handler>
	}

	switch (header.Identifier) {
 8003a6e:	2308      	movs	r3, #8
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	22c8      	movs	r2, #200	@ 0xc8
 8003a76:	0052      	lsls	r2, r2, #1
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d018      	beq.n	8003aae <CAN_Receive+0x5e>
 8003a7c:	22c8      	movs	r2, #200	@ 0xc8
 8003a7e:	0052      	lsls	r2, r2, #1
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d84a      	bhi.n	8003b1a <CAN_Receive+0xca>
 8003a84:	2286      	movs	r2, #134	@ 0x86
 8003a86:	32ff      	adds	r2, #255	@ 0xff
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d00a      	beq.n	8003aa2 <CAN_Receive+0x52>
 8003a8c:	22c3      	movs	r2, #195	@ 0xc3
 8003a8e:	0052      	lsls	r2, r2, #1
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d242      	bcs.n	8003b1a <CAN_Receive+0xca>
 8003a94:	2b10      	cmp	r3, #16
 8003a96:	d042      	beq.n	8003b1e <CAN_Receive+0xce>
 8003a98:	2224      	movs	r2, #36	@ 0x24
 8003a9a:	32ff      	adds	r2, #255	@ 0xff
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d02d      	beq.n	8003afc <CAN_Receive+0xac>
//				HAL_GPIO_WritePin(OUT_SHELL_RELAY_GPIO_Port, OUT_SHELL_RELAY_Pin, GPIO_PIN_SET);
//			} else {
//				HAL_GPIO_WritePin(OUT_SHELL_RELAY_GPIO_Port, OUT_SHELL_RELAY_Pin, GPIO_PIN_RESET);
//			}
			break;
		default: break;
 8003aa0:	e03b      	b.n	8003b1a <CAN_Receive+0xca>
			user_flags.can_synced = SET;
 8003aa2:	4a23      	ldr	r2, [pc, #140]	@ (8003b30 <CAN_Receive+0xe0>)
 8003aa4:	7813      	ldrb	r3, [r2, #0]
 8003aa6:	2108      	movs	r1, #8
 8003aa8:	430b      	orrs	r3, r1
 8003aaa:	7013      	strb	r3, [r2, #0]
			break;
 8003aac:	e03a      	b.n	8003b24 <CAN_Receive+0xd4>
			stw_state.A.bits = data[0];
 8003aae:	003b      	movs	r3, r7
 8003ab0:	781a      	ldrb	r2, [r3, #0]
 8003ab2:	4b20      	ldr	r3, [pc, #128]	@ (8003b34 <CAN_Receive+0xe4>)
 8003ab4:	701a      	strb	r2, [r3, #0]
			stw_state.B.bits = data[1];
 8003ab6:	003b      	movs	r3, r7
 8003ab8:	785a      	ldrb	r2, [r3, #1]
 8003aba:	4b1e      	ldr	r3, [pc, #120]	@ (8003b34 <CAN_Receive+0xe4>)
 8003abc:	705a      	strb	r2, [r3, #1]
			stw_state.C.bits = data[2];
 8003abe:	003b      	movs	r3, r7
 8003ac0:	789a      	ldrb	r2, [r3, #2]
 8003ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8003b34 <CAN_Receive+0xe4>)
 8003ac4:	709a      	strb	r2, [r3, #2]
			stw_state.D.bits = data[3];
 8003ac6:	003b      	movs	r3, r7
 8003ac8:	78da      	ldrb	r2, [r3, #3]
 8003aca:	4b1a      	ldr	r3, [pc, #104]	@ (8003b34 <CAN_Receive+0xe4>)
 8003acc:	70da      	strb	r2, [r3, #3]
			if (vcu_state.B.RELAY_NO == SET) {
 8003ace:	4b1a      	ldr	r3, [pc, #104]	@ (8003b38 <CAN_Receive+0xe8>)
 8003ad0:	785b      	ldrb	r3, [r3, #1]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d022      	beq.n	8003b22 <CAN_Receive+0xd2>
				stw_state.A.ACC = RESET;
 8003adc:	4b15      	ldr	r3, [pc, #84]	@ (8003b34 <CAN_Receive+0xe4>)
 8003ade:	781a      	ldrb	r2, [r3, #0]
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	438a      	bics	r2, r1
 8003ae4:	701a      	strb	r2, [r3, #0]
				stw_state.A.DRIVE = RESET;
 8003ae6:	4b13      	ldr	r3, [pc, #76]	@ (8003b34 <CAN_Receive+0xe4>)
 8003ae8:	781a      	ldrb	r2, [r3, #0]
 8003aea:	2102      	movs	r1, #2
 8003aec:	438a      	bics	r2, r1
 8003aee:	701a      	strb	r2, [r3, #0]
				stw_state.A.REVERSE = RESET;
 8003af0:	4b10      	ldr	r3, [pc, #64]	@ (8003b34 <CAN_Receive+0xe4>)
 8003af2:	781a      	ldrb	r2, [r3, #0]
 8003af4:	2104      	movs	r1, #4
 8003af6:	438a      	bics	r2, r1
 8003af8:	701a      	strb	r2, [r3, #0]
			break;
 8003afa:	e012      	b.n	8003b22 <CAN_Receive+0xd2>
			vehicle_state.rpm = ((uint16_t)data[0] << 8) | data[1];
 8003afc:	003b      	movs	r3, r7
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	021b      	lsls	r3, r3, #8
 8003b02:	003a      	movs	r2, r7
 8003b04:	7852      	ldrb	r2, [r2, #1]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	0018      	movs	r0, r3
 8003b0a:	f7fe fe6d 	bl	80027e8 <__aeabi_i2d>
 8003b0e:	0002      	movs	r2, r0
 8003b10:	000b      	movs	r3, r1
 8003b12:	490a      	ldr	r1, [pc, #40]	@ (8003b3c <CAN_Receive+0xec>)
 8003b14:	600a      	str	r2, [r1, #0]
 8003b16:	604b      	str	r3, [r1, #4]
			break;
 8003b18:	e004      	b.n	8003b24 <CAN_Receive+0xd4>
		default: break;
 8003b1a:	46c0      	nop			@ (mov r8, r8)
 8003b1c:	e002      	b.n	8003b24 <CAN_Receive+0xd4>
			break;
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	e000      	b.n	8003b24 <CAN_Receive+0xd4>
			break;
 8003b22:	46c0      	nop			@ (mov r8, r8)
	}
}
 8003b24:	46c0      	nop			@ (mov r8, r8)
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b00c      	add	sp, #48	@ 0x30
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	200001b0 	.word	0x200001b0
 8003b30:	20000198 	.word	0x20000198
 8003b34:	20000194 	.word	0x20000194
 8003b38:	20000190 	.word	0x20000190
 8003b3c:	200001a0 	.word	0x200001a0

08003b40 <CAN_Send_Vcu>:

/**
 * Transmits the switch states and throttle position to CAN
 */
void CAN_Send_Vcu() {
 8003b40:	b590      	push	{r4, r7, lr}
 8003b42:	b08d      	sub	sp, #52	@ 0x34
 8003b44:	af00      	add	r7, sp, #0
	FDCAN_TxHeaderTypeDef header;
	uint8_t data[6];

	header.FDFormat = FDCAN_CLASSIC_CAN;
 8003b46:	2408      	movs	r4, #8
 8003b48:	193b      	adds	r3, r7, r4
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	619a      	str	r2, [r3, #24]
	header.Identifier = 0x129;
 8003b4e:	193b      	adds	r3, r7, r4
 8003b50:	222a      	movs	r2, #42	@ 0x2a
 8003b52:	32ff      	adds	r2, #255	@ 0xff
 8003b54:	601a      	str	r2, [r3, #0]
	header.IdType = FDCAN_STANDARD_ID;
 8003b56:	193b      	adds	r3, r7, r4
 8003b58:	2200      	movs	r2, #0
 8003b5a:	605a      	str	r2, [r3, #4]
	header.TxFrameType = FDCAN_DATA_FRAME;
 8003b5c:	193b      	adds	r3, r7, r4
 8003b5e:	2200      	movs	r2, #0
 8003b60:	609a      	str	r2, [r3, #8]
	header.DataLength = FDCAN_DLC_BYTES_6;
 8003b62:	193b      	adds	r3, r7, r4
 8003b64:	2206      	movs	r2, #6
 8003b66:	60da      	str	r2, [r3, #12]

	data[0] = vcu_state.A.bits;
 8003b68:	4b21      	ldr	r3, [pc, #132]	@ (8003bf0 <CAN_Send_Vcu+0xb0>)
 8003b6a:	781a      	ldrb	r2, [r3, #0]
 8003b6c:	003b      	movs	r3, r7
 8003b6e:	701a      	strb	r2, [r3, #0]
	data[1] = vcu_state.B.bits;
 8003b70:	4b1f      	ldr	r3, [pc, #124]	@ (8003bf0 <CAN_Send_Vcu+0xb0>)
 8003b72:	785a      	ldrb	r2, [r3, #1]
 8003b74:	003b      	movs	r3, r7
 8003b76:	705a      	strb	r2, [r3, #1]

	int32_t throttle_buffer = ((double)pot_value.current / 1023) * 100000;
 8003b78:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf4 <CAN_Send_Vcu+0xb4>)
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f7fe fe61 	bl	8002844 <__aeabi_ui2d>
 8003b82:	2200      	movs	r2, #0
 8003b84:	4b1c      	ldr	r3, [pc, #112]	@ (8003bf8 <CAN_Send_Vcu+0xb8>)
 8003b86:	f7fd fac9 	bl	800111c <__aeabi_ddiv>
 8003b8a:	0002      	movs	r2, r0
 8003b8c:	000b      	movs	r3, r1
 8003b8e:	0010      	movs	r0, r2
 8003b90:	0019      	movs	r1, r3
 8003b92:	2200      	movs	r2, #0
 8003b94:	4b19      	ldr	r3, [pc, #100]	@ (8003bfc <CAN_Send_Vcu+0xbc>)
 8003b96:	f7fd fefb 	bl	8001990 <__aeabi_dmul>
 8003b9a:	0002      	movs	r2, r0
 8003b9c:	000b      	movs	r3, r1
 8003b9e:	0010      	movs	r0, r2
 8003ba0:	0019      	movs	r1, r3
 8003ba2:	f7fe fde5 	bl	8002770 <__aeabi_d2iz>
 8003ba6:	0003      	movs	r3, r0
 8003ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data[2] = throttle_buffer >> 24;
 8003baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bac:	161b      	asrs	r3, r3, #24
 8003bae:	b2da      	uxtb	r2, r3
 8003bb0:	003b      	movs	r3, r7
 8003bb2:	709a      	strb	r2, [r3, #2]
	data[3] = throttle_buffer >> 16;
 8003bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb6:	141b      	asrs	r3, r3, #16
 8003bb8:	b2da      	uxtb	r2, r3
 8003bba:	003b      	movs	r3, r7
 8003bbc:	70da      	strb	r2, [r3, #3]
	data[4] = throttle_buffer >> 8;
 8003bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bc0:	121b      	asrs	r3, r3, #8
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	003b      	movs	r3, r7
 8003bc6:	711a      	strb	r2, [r3, #4]
	data[5] = throttle_buffer;
 8003bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bca:	b2da      	uxtb	r2, r3
 8003bcc:	003b      	movs	r3, r7
 8003bce:	715a      	strb	r2, [r3, #5]

	if (HAL_FDCAN_AddMessageToTxFifoQ(fdcan, &header, data) != HAL_OK) {
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c00 <CAN_Send_Vcu+0xc0>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	003a      	movs	r2, r7
 8003bd6:	1939      	adds	r1, r7, r4
 8003bd8:	0018      	movs	r0, r3
 8003bda:	f001 fd89 	bl	80056f0 <HAL_FDCAN_AddMessageToTxFifoQ>
 8003bde:	1e03      	subs	r3, r0, #0
 8003be0:	d001      	beq.n	8003be6 <CAN_Send_Vcu+0xa6>
		Error_Handler();
 8003be2:	f7ff fa51 	bl	8003088 <Error_Handler>
	}
}
 8003be6:	46c0      	nop			@ (mov r8, r8)
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b00d      	add	sp, #52	@ 0x34
 8003bec:	bd90      	pop	{r4, r7, pc}
 8003bee:	46c0      	nop			@ (mov r8, r8)
 8003bf0:	20000190 	.word	0x20000190
 8003bf4:	200001b8 	.word	0x200001b8
 8003bf8:	408ff800 	.word	0x408ff800
 8003bfc:	40f86a00 	.word	0x40f86a00
 8003c00:	200001b0 	.word	0x200001b0

08003c04 <CAN_Send_Mc>:

/**
 * Sends a motor control CAN command
 * @param reference - the throttle setting to send
 */
void CAN_Send_Mc(uint16_t reference) {
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b08e      	sub	sp, #56	@ 0x38
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	0002      	movs	r2, r0
 8003c0c:	1dbb      	adds	r3, r7, #6
 8003c0e:	801a      	strh	r2, [r3, #0]
	FDCAN_TxHeaderTypeDef header;
	uint8_t data[4];

	header.FDFormat = FDCAN_CLASSIC_CAN;
 8003c10:	2110      	movs	r1, #16
 8003c12:	187b      	adds	r3, r7, r1
 8003c14:	2200      	movs	r2, #0
 8003c16:	619a      	str	r2, [r3, #24]
	header.Identifier = 0xA51;
 8003c18:	187b      	adds	r3, r7, r1
 8003c1a:	4a29      	ldr	r2, [pc, #164]	@ (8003cc0 <CAN_Send_Mc+0xbc>)
 8003c1c:	601a      	str	r2, [r3, #0]
	header.IdType = FDCAN_EXTENDED_ID;
 8003c1e:	187b      	adds	r3, r7, r1
 8003c20:	2280      	movs	r2, #128	@ 0x80
 8003c22:	05d2      	lsls	r2, r2, #23
 8003c24:	605a      	str	r2, [r3, #4]
	header.TxFrameType = FDCAN_DATA_FRAME;
 8003c26:	187b      	adds	r3, r7, r1
 8003c28:	2200      	movs	r2, #0
 8003c2a:	609a      	str	r2, [r3, #8]
	header.DataLength = FDCAN_DLC_BYTES_4;
 8003c2c:	187b      	adds	r3, r7, r1
 8003c2e:	2204      	movs	r2, #4
 8003c30:	60da      	str	r2, [r3, #12]

	int32_t throttle_buffer = ((double)reference / 1023) * 100000;
 8003c32:	1dbb      	adds	r3, r7, #6
 8003c34:	881b      	ldrh	r3, [r3, #0]
 8003c36:	0018      	movs	r0, r3
 8003c38:	f7fe fe04 	bl	8002844 <__aeabi_ui2d>
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	4b21      	ldr	r3, [pc, #132]	@ (8003cc4 <CAN_Send_Mc+0xc0>)
 8003c40:	f7fd fa6c 	bl	800111c <__aeabi_ddiv>
 8003c44:	0002      	movs	r2, r0
 8003c46:	000b      	movs	r3, r1
 8003c48:	0010      	movs	r0, r2
 8003c4a:	0019      	movs	r1, r3
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cc8 <CAN_Send_Mc+0xc4>)
 8003c50:	f7fd fe9e 	bl	8001990 <__aeabi_dmul>
 8003c54:	0002      	movs	r2, r0
 8003c56:	000b      	movs	r3, r1
 8003c58:	0010      	movs	r0, r2
 8003c5a:	0019      	movs	r1, r3
 8003c5c:	f7fe fd88 	bl	8002770 <__aeabi_d2iz>
 8003c60:	0003      	movs	r3, r0
 8003c62:	637b      	str	r3, [r7, #52]	@ 0x34
	if (stw_state.A.REVERSE)
 8003c64:	4b19      	ldr	r3, [pc, #100]	@ (8003ccc <CAN_Send_Mc+0xc8>)
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	2204      	movs	r2, #4
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <CAN_Send_Mc+0x74>
		throttle_buffer = throttle_buffer * -1;
 8003c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c74:	425b      	negs	r3, r3
 8003c76:	637b      	str	r3, [r7, #52]	@ 0x34
	data[0] = throttle_buffer >> 24;
 8003c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c7a:	161b      	asrs	r3, r3, #24
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	210c      	movs	r1, #12
 8003c80:	187b      	adds	r3, r7, r1
 8003c82:	701a      	strb	r2, [r3, #0]
	data[1] = throttle_buffer >> 16;
 8003c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c86:	141b      	asrs	r3, r3, #16
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	187b      	adds	r3, r7, r1
 8003c8c:	705a      	strb	r2, [r3, #1]
	data[2] = throttle_buffer >> 8;
 8003c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c90:	121b      	asrs	r3, r3, #8
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	187b      	adds	r3, r7, r1
 8003c96:	709a      	strb	r2, [r3, #2]
	data[3] = throttle_buffer;
 8003c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	187b      	adds	r3, r7, r1
 8003c9e:	70da      	strb	r2, [r3, #3]

	if (HAL_FDCAN_AddMessageToTxFifoQ(fdcan, &header, data) != HAL_OK) {
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd0 <CAN_Send_Mc+0xcc>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	187a      	adds	r2, r7, r1
 8003ca6:	2110      	movs	r1, #16
 8003ca8:	1879      	adds	r1, r7, r1
 8003caa:	0018      	movs	r0, r3
 8003cac:	f001 fd20 	bl	80056f0 <HAL_FDCAN_AddMessageToTxFifoQ>
 8003cb0:	1e03      	subs	r3, r0, #0
 8003cb2:	d001      	beq.n	8003cb8 <CAN_Send_Mc+0xb4>
		Error_Handler();
 8003cb4:	f7ff f9e8 	bl	8003088 <Error_Handler>
	}
}
 8003cb8:	46c0      	nop			@ (mov r8, r8)
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b00e      	add	sp, #56	@ 0x38
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	00000a51 	.word	0x00000a51
 8003cc4:	408ff800 	.word	0x408ff800
 8003cc8:	40f86a00 	.word	0x40f86a00
 8003ccc:	20000194 	.word	0x20000194
 8003cd0:	200001b0 	.word	0x200001b0

08003cd4 <Wiper_Task>:

void Wiper_Task() {
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
	switch (wiper_state.step) {
 8003cd8:	4b3d      	ldr	r3, [pc, #244]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003cda:	785b      	ldrb	r3, [r3, #1]
 8003cdc:	2b05      	cmp	r3, #5
 8003cde:	d870      	bhi.n	8003dc2 <Wiper_Task+0xee>
 8003ce0:	009a      	lsls	r2, r3, #2
 8003ce2:	4b3c      	ldr	r3, [pc, #240]	@ (8003dd4 <Wiper_Task+0x100>)
 8003ce4:	18d3      	adds	r3, r2, r3
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	469f      	mov	pc, r3
	case 0: // Standby state, waiting for wiper switch signal
		if (vcu_state.A.WIPER == SET)
 8003cea:	4b3b      	ldr	r3, [pc, #236]	@ (8003dd8 <Wiper_Task+0x104>)
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	2240      	movs	r2, #64	@ 0x40
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d066      	beq.n	8003dc6 <Wiper_Task+0xf2>
			wiper_state.step = 1;
 8003cf8:	4b35      	ldr	r3, [pc, #212]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	705a      	strb	r2, [r3, #1]
		break;
 8003cfe:	e062      	b.n	8003dc6 <Wiper_Task+0xf2>
	case 1: // Setup phase, start PWM and converter
		wiper_pwm->Instance->CCR1 = 0;
 8003d00:	4b36      	ldr	r3, [pc, #216]	@ (8003ddc <Wiper_Task+0x108>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2200      	movs	r2, #0
 8003d08:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_TIM_PWM_Start(wiper_pwm, TIM_CHANNEL_1);
 8003d0a:	4b34      	ldr	r3, [pc, #208]	@ (8003ddc <Wiper_Task+0x108>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2100      	movs	r1, #0
 8003d10:	0018      	movs	r0, r3
 8003d12:	f003 f88f 	bl	8006e34 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(OUT_WIPER_CONVERTER_GPIO_Port, OUT_WIPER_CONVERTER_Pin, GPIO_PIN_SET);
 8003d16:	2380      	movs	r3, #128	@ 0x80
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4831      	ldr	r0, [pc, #196]	@ (8003de0 <Wiper_Task+0x10c>)
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	0019      	movs	r1, r3
 8003d20:	f002 fb1f 	bl	8006362 <HAL_GPIO_WritePin>
		wiper_state.running = SET;
 8003d24:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003d26:	781a      	ldrb	r2, [r3, #0]
 8003d28:	2101      	movs	r1, #1
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	701a      	strb	r2, [r3, #0]
		wiper_state.step = 2;
 8003d2e:	4b28      	ldr	r3, [pc, #160]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003d30:	2202      	movs	r2, #2
 8003d32:	705a      	strb	r2, [r3, #1]
		break;
 8003d34:	e048      	b.n	8003dc8 <Wiper_Task+0xf4>
	case 2: // Wipe Right
		wiper_pwm->Instance->CCR1 = WIPER_RIGHT;
 8003d36:	4b29      	ldr	r3, [pc, #164]	@ (8003ddc <Wiper_Task+0x108>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a29      	ldr	r2, [pc, #164]	@ (8003de4 <Wiper_Task+0x110>)
 8003d3e:	635a      	str	r2, [r3, #52]	@ 0x34
		if (vcu_state.A.WIPER == RESET) {
 8003d40:	4b25      	ldr	r3, [pc, #148]	@ (8003dd8 <Wiper_Task+0x104>)
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	2240      	movs	r2, #64	@ 0x40
 8003d46:	4013      	ands	r3, r2
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d103      	bne.n	8003d56 <Wiper_Task+0x82>
			wiper_state.step = 4;
 8003d4e:	4b20      	ldr	r3, [pc, #128]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003d50:	2204      	movs	r2, #4
 8003d52:	705a      	strb	r2, [r3, #1]
		} else {
			wiper_state.step = 3;
		}
		break;
 8003d54:	e038      	b.n	8003dc8 <Wiper_Task+0xf4>
			wiper_state.step = 3;
 8003d56:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003d58:	2203      	movs	r2, #3
 8003d5a:	705a      	strb	r2, [r3, #1]
		break;
 8003d5c:	e034      	b.n	8003dc8 <Wiper_Task+0xf4>
	case 3: // Wipe Left
		wiper_pwm->Instance->CCR1 = WIPER_LEFT;
 8003d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8003ddc <Wiper_Task+0x108>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a20      	ldr	r2, [pc, #128]	@ (8003de8 <Wiper_Task+0x114>)
 8003d66:	635a      	str	r2, [r3, #52]	@ 0x34
		if (vcu_state.A.WIPER == RESET) {
 8003d68:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd8 <Wiper_Task+0x104>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2240      	movs	r2, #64	@ 0x40
 8003d6e:	4013      	ands	r3, r2
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d103      	bne.n	8003d7e <Wiper_Task+0xaa>
			wiper_state.step = 4;
 8003d76:	4b16      	ldr	r3, [pc, #88]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003d78:	2204      	movs	r2, #4
 8003d7a:	705a      	strb	r2, [r3, #1]
		} else {
			wiper_state.step = 2;
		}
		break;
 8003d7c:	e024      	b.n	8003dc8 <Wiper_Task+0xf4>
			wiper_state.step = 2;
 8003d7e:	4b14      	ldr	r3, [pc, #80]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003d80:	2202      	movs	r2, #2
 8003d82:	705a      	strb	r2, [r3, #1]
		break;
 8003d84:	e020      	b.n	8003dc8 <Wiper_Task+0xf4>
	case 4: // Go to the center
		wiper_pwm->Instance->CCR1 = WIPER_CENTER;
 8003d86:	4b15      	ldr	r3, [pc, #84]	@ (8003ddc <Wiper_Task+0x108>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a17      	ldr	r2, [pc, #92]	@ (8003dec <Wiper_Task+0x118>)
 8003d8e:	635a      	str	r2, [r3, #52]	@ 0x34
		wiper_state.step = 5;
 8003d90:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003d92:	2205      	movs	r2, #5
 8003d94:	705a      	strb	r2, [r3, #1]
	case 5: // Turn off and go to standby
		HAL_TIM_PWM_Stop(wiper_pwm, TIM_CHANNEL_1);
 8003d96:	4b11      	ldr	r3, [pc, #68]	@ (8003ddc <Wiper_Task+0x108>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	f003 f933 	bl	8007008 <HAL_TIM_PWM_Stop>
		HAL_GPIO_WritePin(OUT_WIPER_CONVERTER_GPIO_Port, OUT_WIPER_CONVERTER_Pin, GPIO_PIN_RESET);
 8003da2:	2380      	movs	r3, #128	@ 0x80
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	480e      	ldr	r0, [pc, #56]	@ (8003de0 <Wiper_Task+0x10c>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	0019      	movs	r1, r3
 8003dac:	f002 fad9 	bl	8006362 <HAL_GPIO_WritePin>
		wiper_state.running = RESET;
 8003db0:	4b07      	ldr	r3, [pc, #28]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003db2:	781a      	ldrb	r2, [r3, #0]
 8003db4:	2101      	movs	r1, #1
 8003db6:	438a      	bics	r2, r1
 8003db8:	701a      	strb	r2, [r3, #0]
		wiper_state.step = 0;
 8003dba:	4b05      	ldr	r3, [pc, #20]	@ (8003dd0 <Wiper_Task+0xfc>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	705a      	strb	r2, [r3, #1]
		break;
 8003dc0:	e002      	b.n	8003dc8 <Wiper_Task+0xf4>
	default:
		break;
 8003dc2:	46c0      	nop			@ (mov r8, r8)
 8003dc4:	e000      	b.n	8003dc8 <Wiper_Task+0xf4>
		break;
 8003dc6:	46c0      	nop			@ (mov r8, r8)
	}
}
 8003dc8:	46c0      	nop			@ (mov r8, r8)
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	46c0      	nop			@ (mov r8, r8)
 8003dd0:	200001c4 	.word	0x200001c4
 8003dd4:	08008da4 	.word	0x08008da4
 8003dd8:	20000190 	.word	0x20000190
 8003ddc:	200001b4 	.word	0x200001b4
 8003de0:	50000800 	.word	0x50000800
 8003de4:	0000445c 	.word	0x0000445c
 8003de8:	0000399e 	.word	0x0000399e
 8003dec:	00003a34 	.word	0x00003a34

08003df0 <User_Init>:
// *** External functions ***

/**
 * Initializes the user defined variables
 */
void User_Init(ADC_HandleTypeDef *adc_ptr, FDCAN_HandleTypeDef *fdcan_ptr, TIM_HandleTypeDef *wiper_pwm_ptr) {
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
	pot_adc = adc_ptr;
 8003dfc:	4b2a      	ldr	r3, [pc, #168]	@ (8003ea8 <User_Init+0xb8>)
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	601a      	str	r2, [r3, #0]
	fdcan = fdcan_ptr;
 8003e02:	4b2a      	ldr	r3, [pc, #168]	@ (8003eac <User_Init+0xbc>)
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	601a      	str	r2, [r3, #0]
	wiper_pwm = wiper_pwm_ptr;
 8003e08:	4b29      	ldr	r3, [pc, #164]	@ (8003eb0 <User_Init+0xc0>)
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	601a      	str	r2, [r3, #0]

	vcu_state.A.bits = 0b00000000;
 8003e0e:	4b29      	ldr	r3, [pc, #164]	@ (8003eb4 <User_Init+0xc4>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	701a      	strb	r2, [r3, #0]
	vcu_state.B.bits = 0b00000000;
 8003e14:	4b27      	ldr	r3, [pc, #156]	@ (8003eb4 <User_Init+0xc4>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	705a      	strb	r2, [r3, #1]
	stw_state.A.bits = 0b00000000;
 8003e1a:	4b27      	ldr	r3, [pc, #156]	@ (8003eb8 <User_Init+0xc8>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	701a      	strb	r2, [r3, #0]
	stw_state.B.bits = 0b00000000;
 8003e20:	4b25      	ldr	r3, [pc, #148]	@ (8003eb8 <User_Init+0xc8>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	705a      	strb	r2, [r3, #1]
	stw_state.C.bits = 0b00000000;
 8003e26:	4b24      	ldr	r3, [pc, #144]	@ (8003eb8 <User_Init+0xc8>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	709a      	strb	r2, [r3, #2]
	stw_state.D.bits = 0b00000000;
 8003e2c:	4b22      	ldr	r3, [pc, #136]	@ (8003eb8 <User_Init+0xc8>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	70da      	strb	r2, [r3, #3]
	user_flags.can_receive = RESET;
 8003e32:	4a22      	ldr	r2, [pc, #136]	@ (8003ebc <User_Init+0xcc>)
 8003e34:	7813      	ldrb	r3, [r2, #0]
 8003e36:	2104      	movs	r1, #4
 8003e38:	438b      	bics	r3, r1
 8003e3a:	7013      	strb	r3, [r2, #0]
	user_flags.can_synced = RESET;
 8003e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8003ebc <User_Init+0xcc>)
 8003e3e:	7813      	ldrb	r3, [r2, #0]
 8003e40:	2108      	movs	r1, #8
 8003e42:	438b      	bics	r3, r1
 8003e44:	7013      	strb	r3, [r2, #0]
	user_flags.interval_CAN = RESET;
 8003e46:	4a1d      	ldr	r2, [pc, #116]	@ (8003ebc <User_Init+0xcc>)
 8003e48:	7813      	ldrb	r3, [r2, #0]
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	438b      	bics	r3, r1
 8003e4e:	7013      	strb	r3, [r2, #0]
	user_flags.interval_wiper = RESET;
 8003e50:	4a1a      	ldr	r2, [pc, #104]	@ (8003ebc <User_Init+0xcc>)
 8003e52:	7813      	ldrb	r3, [r2, #0]
 8003e54:	2102      	movs	r1, #2
 8003e56:	438b      	bics	r3, r1
 8003e58:	7013      	strb	r3, [r2, #0]
	vehicle_state.rpm = 0;
 8003e5a:	4919      	ldr	r1, [pc, #100]	@ (8003ec0 <User_Init+0xd0>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2300      	movs	r3, #0
 8003e60:	600a      	str	r2, [r1, #0]
 8003e62:	604b      	str	r3, [r1, #4]
	drive_state.current = D_NEUTRAL;
 8003e64:	4b17      	ldr	r3, [pc, #92]	@ (8003ec4 <User_Init+0xd4>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	705a      	strb	r2, [r3, #1]
	drive_state.prev = D_NEUTRAL;
 8003e6a:	4b16      	ldr	r3, [pc, #88]	@ (8003ec4 <User_Init+0xd4>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	701a      	strb	r2, [r3, #0]
	pot_value.current = POT_ZERO;
 8003e70:	4b15      	ldr	r3, [pc, #84]	@ (8003ec8 <User_Init+0xd8>)
 8003e72:	4a16      	ldr	r2, [pc, #88]	@ (8003ecc <User_Init+0xdc>)
 8003e74:	801a      	strh	r2, [r3, #0]
	pot_value.prev = POT_ZERO;
 8003e76:	4b14      	ldr	r3, [pc, #80]	@ (8003ec8 <User_Init+0xd8>)
 8003e78:	4a14      	ldr	r2, [pc, #80]	@ (8003ecc <User_Init+0xdc>)
 8003e7a:	805a      	strh	r2, [r3, #2]
	pot_value.ema = 0;
 8003e7c:	4b12      	ldr	r3, [pc, #72]	@ (8003ec8 <User_Init+0xd8>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	809a      	strh	r2, [r3, #4]
	rate_limiter.current = 0;
 8003e82:	4b13      	ldr	r3, [pc, #76]	@ (8003ed0 <User_Init+0xe0>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	801a      	strh	r2, [r3, #0]
	rate_limiter.prev = 0;
 8003e88:	4b11      	ldr	r3, [pc, #68]	@ (8003ed0 <User_Init+0xe0>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	805a      	strh	r2, [r3, #2]
	wiper_state.running = RESET;
 8003e8e:	4b11      	ldr	r3, [pc, #68]	@ (8003ed4 <User_Init+0xe4>)
 8003e90:	781a      	ldrb	r2, [r3, #0]
 8003e92:	2101      	movs	r1, #1
 8003e94:	438a      	bics	r2, r1
 8003e96:	701a      	strb	r2, [r3, #0]
	wiper_state.step = 0;
 8003e98:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed4 <User_Init+0xe4>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	705a      	strb	r2, [r3, #1]
}
 8003e9e:	46c0      	nop			@ (mov r8, r8)
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	b004      	add	sp, #16
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	46c0      	nop			@ (mov r8, r8)
 8003ea8:	200001ac 	.word	0x200001ac
 8003eac:	200001b0 	.word	0x200001b0
 8003eb0:	200001b4 	.word	0x200001b4
 8003eb4:	20000190 	.word	0x20000190
 8003eb8:	20000194 	.word	0x20000194
 8003ebc:	20000198 	.word	0x20000198
 8003ec0:	200001a0 	.word	0x200001a0
 8003ec4:	200001a8 	.word	0x200001a8
 8003ec8:	200001b8 	.word	0x200001b8
 8003ecc:	00000a28 	.word	0x00000a28
 8003ed0:	200001c0 	.word	0x200001c0
 8003ed4:	200001c4 	.word	0x200001c4

08003ed8 <User_Loop>:

/**
 * Main loop for user tasks, runs every on clock cycle
 */
void User_Loop() {
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
	Port_Update();
 8003edc:	f7ff fcdc 	bl	8003898 <Port_Update>

	if (user_flags.interval_wiper == SET) {
 8003ee0:	4b22      	ldr	r3, [pc, #136]	@ (8003f6c <User_Loop+0x94>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	079b      	lsls	r3, r3, #30
 8003ee6:	0fdb      	lsrs	r3, r3, #31
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d106      	bne.n	8003efc <User_Loop+0x24>
		Wiper_Task();
 8003eee:	f7ff fef1 	bl	8003cd4 <Wiper_Task>
		user_flags.interval_wiper = RESET;
 8003ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8003f6c <User_Loop+0x94>)
 8003ef4:	7813      	ldrb	r3, [r2, #0]
 8003ef6:	2102      	movs	r1, #2
 8003ef8:	438b      	bics	r3, r1
 8003efa:	7013      	strb	r3, [r2, #0]
	}

	if (user_flags.can_receive == SET) {
 8003efc:	4b1b      	ldr	r3, [pc, #108]	@ (8003f6c <User_Loop+0x94>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	075b      	lsls	r3, r3, #29
 8003f02:	0fdb      	lsrs	r3, r3, #31
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d106      	bne.n	8003f18 <User_Loop+0x40>
		CAN_Receive();
 8003f0a:	f7ff fda1 	bl	8003a50 <CAN_Receive>
		user_flags.can_receive = RESET;
 8003f0e:	4a17      	ldr	r2, [pc, #92]	@ (8003f6c <User_Loop+0x94>)
 8003f10:	7813      	ldrb	r3, [r2, #0]
 8003f12:	2104      	movs	r1, #4
 8003f14:	438b      	bics	r3, r1
 8003f16:	7013      	strb	r3, [r2, #0]
	}

	if (user_flags.interval_CAN == SET) {
 8003f18:	4b14      	ldr	r3, [pc, #80]	@ (8003f6c <User_Loop+0x94>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	07db      	lsls	r3, r3, #31
 8003f1e:	0fdb      	lsrs	r3, r3, #31
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d11e      	bne.n	8003f64 <User_Loop+0x8c>
		Pot_Read_Filtered();
 8003f26:	f7ff fa77 	bl	8003418 <Pot_Read_Filtered>
		CAN_Send_Vcu();
 8003f2a:	f7ff fe09 	bl	8003b40 <CAN_Send_Vcu>
		if (vcu_state.A.MC_OW == RESET && vcu_state.A.AUTO == RESET) {
 8003f2e:	4b10      	ldr	r3, [pc, #64]	@ (8003f70 <User_Loop+0x98>)
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	2220      	movs	r2, #32
 8003f34:	4013      	ands	r3, r2
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10e      	bne.n	8003f5a <User_Loop+0x82>
 8003f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f70 <User_Loop+0x98>)
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	2204      	movs	r2, #4
 8003f42:	4013      	ands	r3, r2
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d107      	bne.n	8003f5a <User_Loop+0x82>
			Drive_State_Update();
 8003f4a:	f7ff fb33 	bl	80035b4 <Drive_State_Update>
			CAN_Send_Mc(Calculate_MC_Ref());
 8003f4e:	f7ff fb8d 	bl	800366c <Calculate_MC_Ref>
 8003f52:	0003      	movs	r3, r0
 8003f54:	0018      	movs	r0, r3
 8003f56:	f7ff fe55 	bl	8003c04 <CAN_Send_Mc>
		}
		user_flags.interval_CAN = RESET;
 8003f5a:	4a04      	ldr	r2, [pc, #16]	@ (8003f6c <User_Loop+0x94>)
 8003f5c:	7813      	ldrb	r3, [r2, #0]
 8003f5e:	2101      	movs	r1, #1
 8003f60:	438b      	bics	r3, r1
 8003f62:	7013      	strb	r3, [r2, #0]
	}
}
 8003f64:	46c0      	nop			@ (mov r8, r8)
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	46c0      	nop			@ (mov r8, r8)
 8003f6c:	20000198 	.word	0x20000198
 8003f70:	20000190 	.word	0x20000190

08003f74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003f74:	480d      	ldr	r0, [pc, #52]	@ (8003fac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f76:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003f78:	f7ff fa1c 	bl	80033b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003f7c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003f7e:	e003      	b.n	8003f88 <LoopCopyDataInit>

08003f80 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003f80:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8003f82:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003f84:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003f86:	3104      	adds	r1, #4

08003f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003f88:	480a      	ldr	r0, [pc, #40]	@ (8003fb4 <LoopForever+0xa>)
  ldr r3, =_edata
 8003f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb8 <LoopForever+0xe>)
  adds r2, r0, r1
 8003f8c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003f8e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003f90:	d3f6      	bcc.n	8003f80 <CopyDataInit>
  ldr r2, =_sbss
 8003f92:	4a0a      	ldr	r2, [pc, #40]	@ (8003fbc <LoopForever+0x12>)
  b LoopFillZerobss
 8003f94:	e002      	b.n	8003f9c <LoopFillZerobss>

08003f96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003f96:	2300      	movs	r3, #0
  str  r3, [r2]
 8003f98:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f9a:	3204      	adds	r2, #4

08003f9c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8003f9c:	4b08      	ldr	r3, [pc, #32]	@ (8003fc0 <LoopForever+0x16>)
  cmp r2, r3
 8003f9e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003fa0:	d3f9      	bcc.n	8003f96 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8003fa2:	f004 f853 	bl	800804c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003fa6:	f7fe fdd9 	bl	8002b5c <main>

08003faa <LoopForever>:

LoopForever:
    b LoopForever
 8003faa:	e7fe      	b.n	8003faa <LoopForever>
  ldr   r0, =_estack
 8003fac:	20007800 	.word	0x20007800
  ldr r3, =_sidata
 8003fb0:	08008e78 	.word	0x08008e78
  ldr r0, =_sdata
 8003fb4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003fb8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8003fbc:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8003fc0:	200001cc 	.word	0x200001cc

08003fc4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003fc4:	e7fe      	b.n	8003fc4 <ADC1_IRQHandler>

08003fc6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b082      	sub	sp, #8
 8003fca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003fcc:	1dfb      	adds	r3, r7, #7
 8003fce:	2200      	movs	r2, #0
 8003fd0:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fd2:	2003      	movs	r0, #3
 8003fd4:	f000 f80e 	bl	8003ff4 <HAL_InitTick>
 8003fd8:	1e03      	subs	r3, r0, #0
 8003fda:	d003      	beq.n	8003fe4 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8003fdc:	1dfb      	adds	r3, r7, #7
 8003fde:	2201      	movs	r2, #1
 8003fe0:	701a      	strb	r2, [r3, #0]
 8003fe2:	e001      	b.n	8003fe8 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003fe4:	f7ff f856 	bl	8003094 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fe8:	1dfb      	adds	r3, r7, #7
 8003fea:	781b      	ldrb	r3, [r3, #0]
}
 8003fec:	0018      	movs	r0, r3
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	b002      	add	sp, #8
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ff4:	b590      	push	{r4, r7, lr}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ffc:	230f      	movs	r3, #15
 8003ffe:	18fb      	adds	r3, r7, r3
 8004000:	2200      	movs	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8004004:	4b1d      	ldr	r3, [pc, #116]	@ (800407c <HAL_InitTick+0x88>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d02b      	beq.n	8004064 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800400c:	4b1c      	ldr	r3, [pc, #112]	@ (8004080 <HAL_InitTick+0x8c>)
 800400e:	681c      	ldr	r4, [r3, #0]
 8004010:	4b1a      	ldr	r3, [pc, #104]	@ (800407c <HAL_InitTick+0x88>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	0019      	movs	r1, r3
 8004016:	23fa      	movs	r3, #250	@ 0xfa
 8004018:	0098      	lsls	r0, r3, #2
 800401a:	f7fc f875 	bl	8000108 <__udivsi3>
 800401e:	0003      	movs	r3, r0
 8004020:	0019      	movs	r1, r3
 8004022:	0020      	movs	r0, r4
 8004024:	f7fc f870 	bl	8000108 <__udivsi3>
 8004028:	0003      	movs	r3, r0
 800402a:	0018      	movs	r0, r3
 800402c:	f001 f9cd 	bl	80053ca <HAL_SYSTICK_Config>
 8004030:	1e03      	subs	r3, r0, #0
 8004032:	d112      	bne.n	800405a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d80a      	bhi.n	8004050 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	2301      	movs	r3, #1
 800403e:	425b      	negs	r3, r3
 8004040:	2200      	movs	r2, #0
 8004042:	0018      	movs	r0, r3
 8004044:	f001 f99c 	bl	8005380 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004048:	4b0e      	ldr	r3, [pc, #56]	@ (8004084 <HAL_InitTick+0x90>)
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	e00d      	b.n	800406c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004050:	230f      	movs	r3, #15
 8004052:	18fb      	adds	r3, r7, r3
 8004054:	2201      	movs	r2, #1
 8004056:	701a      	strb	r2, [r3, #0]
 8004058:	e008      	b.n	800406c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800405a:	230f      	movs	r3, #15
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	2201      	movs	r2, #1
 8004060:	701a      	strb	r2, [r3, #0]
 8004062:	e003      	b.n	800406c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004064:	230f      	movs	r3, #15
 8004066:	18fb      	adds	r3, r7, r3
 8004068:	2201      	movs	r2, #1
 800406a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800406c:	230f      	movs	r3, #15
 800406e:	18fb      	adds	r3, r7, r3
 8004070:	781b      	ldrb	r3, [r3, #0]
}
 8004072:	0018      	movs	r0, r3
 8004074:	46bd      	mov	sp, r7
 8004076:	b005      	add	sp, #20
 8004078:	bd90      	pop	{r4, r7, pc}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	20000008 	.word	0x20000008
 8004080:	20000000 	.word	0x20000000
 8004084:	20000004 	.word	0x20000004

08004088 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800408c:	4b05      	ldr	r3, [pc, #20]	@ (80040a4 <HAL_IncTick+0x1c>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	001a      	movs	r2, r3
 8004092:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_IncTick+0x20>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	18d2      	adds	r2, r2, r3
 8004098:	4b03      	ldr	r3, [pc, #12]	@ (80040a8 <HAL_IncTick+0x20>)
 800409a:	601a      	str	r2, [r3, #0]
}
 800409c:	46c0      	nop			@ (mov r8, r8)
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	46c0      	nop			@ (mov r8, r8)
 80040a4:	20000008 	.word	0x20000008
 80040a8:	200001c8 	.word	0x200001c8

080040ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  return uwTick;
 80040b0:	4b02      	ldr	r3, [pc, #8]	@ (80040bc <HAL_GetTick+0x10>)
 80040b2:	681b      	ldr	r3, [r3, #0]
}
 80040b4:	0018      	movs	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	46c0      	nop			@ (mov r8, r8)
 80040bc:	200001c8 	.word	0x200001c8

080040c0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a05      	ldr	r2, [pc, #20]	@ (80040e4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80040d0:	401a      	ands	r2, r3
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	431a      	orrs	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	601a      	str	r2, [r3, #0]
}
 80040da:	46c0      	nop			@ (mov r8, r8)
 80040dc:	46bd      	mov	sp, r7
 80040de:	b002      	add	sp, #8
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	46c0      	nop			@ (mov r8, r8)
 80040e4:	ff3fffff 	.word	0xff3fffff

080040e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	23c0      	movs	r3, #192	@ 0xc0
 80040f6:	041b      	lsls	r3, r3, #16
 80040f8:	4013      	ands	r3, r2
}
 80040fa:	0018      	movs	r0, r3
 80040fc:	46bd      	mov	sp, r7
 80040fe:	b002      	add	sp, #8
 8004100:	bd80      	pop	{r7, pc}

08004102 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b084      	sub	sp, #16
 8004106:	af00      	add	r7, sp, #0
 8004108:	60f8      	str	r0, [r7, #12]
 800410a:	60b9      	str	r1, [r7, #8]
 800410c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	2104      	movs	r1, #4
 8004116:	400a      	ands	r2, r1
 8004118:	2107      	movs	r1, #7
 800411a:	4091      	lsls	r1, r2
 800411c:	000a      	movs	r2, r1
 800411e:	43d2      	mvns	r2, r2
 8004120:	401a      	ands	r2, r3
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2104      	movs	r1, #4
 8004126:	400b      	ands	r3, r1
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	4099      	lsls	r1, r3
 800412c:	000b      	movs	r3, r1
 800412e:	431a      	orrs	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8004134:	46c0      	nop			@ (mov r8, r8)
 8004136:	46bd      	mov	sp, r7
 8004138:	b004      	add	sp, #16
 800413a:	bd80      	pop	{r7, pc}

0800413c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	2104      	movs	r1, #4
 800414e:	400a      	ands	r2, r1
 8004150:	2107      	movs	r1, #7
 8004152:	4091      	lsls	r1, r2
 8004154:	000a      	movs	r2, r1
 8004156:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	2104      	movs	r1, #4
 800415c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800415e:	40da      	lsrs	r2, r3
 8004160:	0013      	movs	r3, r2
}
 8004162:	0018      	movs	r0, r3
 8004164:	46bd      	mov	sp, r7
 8004166:	b002      	add	sp, #8
 8004168:	bd80      	pop	{r7, pc}

0800416a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b082      	sub	sp, #8
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	23c0      	movs	r3, #192	@ 0xc0
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	4013      	ands	r3, r2
 800417c:	d101      	bne.n	8004182 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800417e:	2301      	movs	r3, #1
 8004180:	e000      	b.n	8004184 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004182:	2300      	movs	r3, #0
}
 8004184:	0018      	movs	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	b002      	add	sp, #8
 800418a:	bd80      	pop	{r7, pc}

0800418c <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	211f      	movs	r1, #31
 80041a0:	400a      	ands	r2, r1
 80041a2:	210f      	movs	r1, #15
 80041a4:	4091      	lsls	r1, r2
 80041a6:	000a      	movs	r2, r1
 80041a8:	43d2      	mvns	r2, r2
 80041aa:	401a      	ands	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	0e9b      	lsrs	r3, r3, #26
 80041b0:	210f      	movs	r1, #15
 80041b2:	4019      	ands	r1, r3
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	201f      	movs	r0, #31
 80041b8:	4003      	ands	r3, r0
 80041ba:	4099      	lsls	r1, r3
 80041bc:	000b      	movs	r3, r1
 80041be:	431a      	orrs	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80041c4:	46c0      	nop			@ (mov r8, r8)
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b004      	add	sp, #16
 80041ca:	bd80      	pop	{r7, pc}

080041cc <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	025b      	lsls	r3, r3, #9
 80041de:	0a5b      	lsrs	r3, r3, #9
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80041e6:	46c0      	nop			@ (mov r8, r8)
 80041e8:	46bd      	mov	sp, r7
 80041ea:	b002      	add	sp, #8
 80041ec:	bd80      	pop	{r7, pc}

080041ee <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b082      	sub	sp, #8
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
 80041f6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041fc:	683a      	ldr	r2, [r7, #0]
 80041fe:	0252      	lsls	r2, r2, #9
 8004200:	0a52      	lsrs	r2, r2, #9
 8004202:	43d2      	mvns	r2, r2
 8004204:	401a      	ands	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800420a:	46c0      	nop			@ (mov r8, r8)
 800420c:	46bd      	mov	sp, r7
 800420e:	b002      	add	sp, #8
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	0212      	lsls	r2, r2, #8
 8004228:	43d2      	mvns	r2, r2
 800422a:	401a      	ands	r2, r3
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	021b      	lsls	r3, r3, #8
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	400b      	ands	r3, r1
 8004234:	4904      	ldr	r1, [pc, #16]	@ (8004248 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004236:	400b      	ands	r3, r1
 8004238:	431a      	orrs	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800423e:	46c0      	nop			@ (mov r8, r8)
 8004240:	46bd      	mov	sp, r7
 8004242:	b004      	add	sp, #16
 8004244:	bd80      	pop	{r7, pc}
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	7fffff00 	.word	0x7fffff00

0800424c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	4a05      	ldr	r2, [pc, #20]	@ (8004270 <LL_ADC_EnableInternalRegulator+0x24>)
 800425a:	4013      	ands	r3, r2
 800425c:	2280      	movs	r2, #128	@ 0x80
 800425e:	0552      	lsls	r2, r2, #21
 8004260:	431a      	orrs	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	46bd      	mov	sp, r7
 800426a:	b002      	add	sp, #8
 800426c:	bd80      	pop	{r7, pc}
 800426e:	46c0      	nop			@ (mov r8, r8)
 8004270:	6fffffe8 	.word	0x6fffffe8

08004274 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	2380      	movs	r3, #128	@ 0x80
 8004282:	055b      	lsls	r3, r3, #21
 8004284:	401a      	ands	r2, r3
 8004286:	2380      	movs	r3, #128	@ 0x80
 8004288:	055b      	lsls	r3, r3, #21
 800428a:	429a      	cmp	r2, r3
 800428c:	d101      	bne.n	8004292 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004292:	2300      	movs	r3, #0
}
 8004294:	0018      	movs	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	b002      	add	sp, #8
 800429a:	bd80      	pop	{r7, pc}

0800429c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	4a04      	ldr	r2, [pc, #16]	@ (80042bc <LL_ADC_Enable+0x20>)
 80042aa:	4013      	ands	r3, r2
 80042ac:	2201      	movs	r2, #1
 80042ae:	431a      	orrs	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80042b4:	46c0      	nop			@ (mov r8, r8)
 80042b6:	46bd      	mov	sp, r7
 80042b8:	b002      	add	sp, #8
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	7fffffe8 	.word	0x7fffffe8

080042c0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	4a04      	ldr	r2, [pc, #16]	@ (80042e0 <LL_ADC_Disable+0x20>)
 80042ce:	4013      	ands	r3, r2
 80042d0:	2202      	movs	r2, #2
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80042d8:	46c0      	nop			@ (mov r8, r8)
 80042da:	46bd      	mov	sp, r7
 80042dc:	b002      	add	sp, #8
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	7fffffe8 	.word	0x7fffffe8

080042e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2201      	movs	r2, #1
 80042f2:	4013      	ands	r3, r2
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <LL_ADC_IsEnabled+0x18>
 80042f8:	2301      	movs	r3, #1
 80042fa:	e000      	b.n	80042fe <LL_ADC_IsEnabled+0x1a>
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	0018      	movs	r0, r3
 8004300:	46bd      	mov	sp, r7
 8004302:	b002      	add	sp, #8
 8004304:	bd80      	pop	{r7, pc}

08004306 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b082      	sub	sp, #8
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2202      	movs	r2, #2
 8004314:	4013      	ands	r3, r2
 8004316:	2b02      	cmp	r3, #2
 8004318:	d101      	bne.n	800431e <LL_ADC_IsDisableOngoing+0x18>
 800431a:	2301      	movs	r3, #1
 800431c:	e000      	b.n	8004320 <LL_ADC_IsDisableOngoing+0x1a>
 800431e:	2300      	movs	r3, #0
}
 8004320:	0018      	movs	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	b002      	add	sp, #8
 8004326:	bd80      	pop	{r7, pc}

08004328 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a04      	ldr	r2, [pc, #16]	@ (8004348 <LL_ADC_REG_StartConversion+0x20>)
 8004336:	4013      	ands	r3, r2
 8004338:	2204      	movs	r2, #4
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004340:	46c0      	nop			@ (mov r8, r8)
 8004342:	46bd      	mov	sp, r7
 8004344:	b002      	add	sp, #8
 8004346:	bd80      	pop	{r7, pc}
 8004348:	7fffffe8 	.word	0x7fffffe8

0800434c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	4a04      	ldr	r2, [pc, #16]	@ (800436c <LL_ADC_REG_StopConversion+0x20>)
 800435a:	4013      	ands	r3, r2
 800435c:	2210      	movs	r2, #16
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004364:	46c0      	nop			@ (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b002      	add	sp, #8
 800436a:	bd80      	pop	{r7, pc}
 800436c:	7fffffe8 	.word	0x7fffffe8

08004370 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	2204      	movs	r2, #4
 800437e:	4013      	ands	r3, r2
 8004380:	2b04      	cmp	r3, #4
 8004382:	d101      	bne.n	8004388 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004384:	2301      	movs	r3, #1
 8004386:	e000      	b.n	800438a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004388:	2300      	movs	r3, #0
}
 800438a:	0018      	movs	r0, r3
 800438c:	46bd      	mov	sp, r7
 800438e:	b002      	add	sp, #8
 8004390:	bd80      	pop	{r7, pc}
	...

08004394 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b088      	sub	sp, #32
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800439c:	231f      	movs	r3, #31
 800439e:	18fb      	adds	r3, r7, r3
 80043a0:	2200      	movs	r2, #0
 80043a2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80043ac:	2300      	movs	r3, #0
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e17e      	b.n	80046b8 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10a      	bne.n	80043d8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	0018      	movs	r0, r3
 80043c6:	f7fe fe89 	bl	80030dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2254      	movs	r2, #84	@ 0x54
 80043d4:	2100      	movs	r1, #0
 80043d6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	0018      	movs	r0, r3
 80043de:	f7ff ff49 	bl	8004274 <LL_ADC_IsInternalRegulatorEnabled>
 80043e2:	1e03      	subs	r3, r0, #0
 80043e4:	d114      	bne.n	8004410 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	0018      	movs	r0, r3
 80043ec:	f7ff ff2e 	bl	800424c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80043f0:	4bb3      	ldr	r3, [pc, #716]	@ (80046c0 <HAL_ADC_Init+0x32c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	49b3      	ldr	r1, [pc, #716]	@ (80046c4 <HAL_ADC_Init+0x330>)
 80043f6:	0018      	movs	r0, r3
 80043f8:	f7fb fe86 	bl	8000108 <__udivsi3>
 80043fc:	0003      	movs	r3, r0
 80043fe:	005b      	lsls	r3, r3, #1
 8004400:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004402:	e002      	b.n	800440a <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	3b01      	subs	r3, #1
 8004408:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f9      	bne.n	8004404 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	0018      	movs	r0, r3
 8004416:	f7ff ff2d 	bl	8004274 <LL_ADC_IsInternalRegulatorEnabled>
 800441a:	1e03      	subs	r3, r0, #0
 800441c:	d10f      	bne.n	800443e <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004422:	2210      	movs	r2, #16
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442e:	2201      	movs	r2, #1
 8004430:	431a      	orrs	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004436:	231f      	movs	r3, #31
 8004438:	18fb      	adds	r3, r7, r3
 800443a:	2201      	movs	r2, #1
 800443c:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	0018      	movs	r0, r3
 8004444:	f7ff ff94 	bl	8004370 <LL_ADC_REG_IsConversionOngoing>
 8004448:	0003      	movs	r3, r0
 800444a:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004450:	2210      	movs	r2, #16
 8004452:	4013      	ands	r3, r2
 8004454:	d000      	beq.n	8004458 <HAL_ADC_Init+0xc4>
 8004456:	e122      	b.n	800469e <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d000      	beq.n	8004460 <HAL_ADC_Init+0xcc>
 800445e:	e11e      	b.n	800469e <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004464:	4a98      	ldr	r2, [pc, #608]	@ (80046c8 <HAL_ADC_Init+0x334>)
 8004466:	4013      	ands	r3, r2
 8004468:	2202      	movs	r2, #2
 800446a:	431a      	orrs	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	0018      	movs	r0, r3
 8004476:	f7ff ff35 	bl	80042e4 <LL_ADC_IsEnabled>
 800447a:	1e03      	subs	r3, r0, #0
 800447c:	d000      	beq.n	8004480 <HAL_ADC_Init+0xec>
 800447e:	e0ad      	b.n	80045dc <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	7e1b      	ldrb	r3, [r3, #24]
 8004488:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800448a:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	7e5b      	ldrb	r3, [r3, #25]
 8004490:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004492:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	7e9b      	ldrb	r3, [r3, #26]
 8004498:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800449a:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d002      	beq.n	80044aa <HAL_ADC_Init+0x116>
 80044a4:	2380      	movs	r3, #128	@ 0x80
 80044a6:	015b      	lsls	r3, r3, #5
 80044a8:	e000      	b.n	80044ac <HAL_ADC_Init+0x118>
 80044aa:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80044ac:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80044b2:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	da04      	bge.n	80044c6 <HAL_ADC_Init+0x132>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	085b      	lsrs	r3, r3, #1
 80044c4:	e001      	b.n	80044ca <HAL_ADC_Init+0x136>
 80044c6:	2380      	movs	r3, #128	@ 0x80
 80044c8:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80044ca:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	212c      	movs	r1, #44	@ 0x2c
 80044d0:	5c5b      	ldrb	r3, [r3, r1]
 80044d2:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80044d4:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	4313      	orrs	r3, r2
 80044da:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2220      	movs	r2, #32
 80044e0:	5c9b      	ldrb	r3, [r3, r2]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d115      	bne.n	8004512 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	7e9b      	ldrb	r3, [r3, #26]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d105      	bne.n	80044fa <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	2280      	movs	r2, #128	@ 0x80
 80044f2:	0252      	lsls	r2, r2, #9
 80044f4:	4313      	orrs	r3, r2
 80044f6:	61bb      	str	r3, [r7, #24]
 80044f8:	e00b      	b.n	8004512 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044fe:	2220      	movs	r2, #32
 8004500:	431a      	orrs	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800450a:	2201      	movs	r2, #1
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00a      	beq.n	8004530 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800451e:	23e0      	movs	r3, #224	@ 0xe0
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004528:	4313      	orrs	r3, r2
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	4313      	orrs	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	4a65      	ldr	r2, [pc, #404]	@ (80046cc <HAL_ADC_Init+0x338>)
 8004538:	4013      	ands	r3, r2
 800453a:	0019      	movs	r1, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	430a      	orrs	r2, r1
 8004544:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	0f9b      	lsrs	r3, r3, #30
 800454c:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004552:	4313      	orrs	r3, r2
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	4313      	orrs	r3, r2
 8004558:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	223c      	movs	r2, #60	@ 0x3c
 800455e:	5c9b      	ldrb	r3, [r3, r2]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d111      	bne.n	8004588 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	0f9b      	lsrs	r3, r3, #30
 800456a:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004570:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8004576:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800457c:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	4313      	orrs	r3, r2
 8004582:	2201      	movs	r2, #1
 8004584:	4313      	orrs	r3, r2
 8004586:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	4a50      	ldr	r2, [pc, #320]	@ (80046d0 <HAL_ADC_Init+0x33c>)
 8004590:	4013      	ands	r3, r2
 8004592:	0019      	movs	r1, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	430a      	orrs	r2, r1
 800459c:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	23c0      	movs	r3, #192	@ 0xc0
 80045a4:	061b      	lsls	r3, r3, #24
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d018      	beq.n	80045dc <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80045ae:	2380      	movs	r3, #128	@ 0x80
 80045b0:	05db      	lsls	r3, r3, #23
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d012      	beq.n	80045dc <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80045ba:	2380      	movs	r3, #128	@ 0x80
 80045bc:	061b      	lsls	r3, r3, #24
 80045be:	429a      	cmp	r2, r3
 80045c0:	d00c      	beq.n	80045dc <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80045c2:	4b44      	ldr	r3, [pc, #272]	@ (80046d4 <HAL_ADC_Init+0x340>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a44      	ldr	r2, [pc, #272]	@ (80046d8 <HAL_ADC_Init+0x344>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	0019      	movs	r1, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	23f0      	movs	r3, #240	@ 0xf0
 80045d2:	039b      	lsls	r3, r3, #14
 80045d4:	401a      	ands	r2, r3
 80045d6:	4b3f      	ldr	r3, [pc, #252]	@ (80046d4 <HAL_ADC_Init+0x340>)
 80045d8:	430a      	orrs	r2, r1
 80045da:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6818      	ldr	r0, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e4:	001a      	movs	r2, r3
 80045e6:	2100      	movs	r1, #0
 80045e8:	f7ff fd8b 	bl	8004102 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6818      	ldr	r0, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f4:	4939      	ldr	r1, [pc, #228]	@ (80046dc <HAL_ADC_Init+0x348>)
 80045f6:	001a      	movs	r2, r3
 80045f8:	f7ff fd83 	bl	8004102 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d109      	bne.n	8004618 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2110      	movs	r1, #16
 8004610:	4249      	negs	r1, r1
 8004612:	430a      	orrs	r2, r1
 8004614:	629a      	str	r2, [r3, #40]	@ 0x28
 8004616:	e018      	b.n	800464a <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	691a      	ldr	r2, [r3, #16]
 800461c:	2380      	movs	r3, #128	@ 0x80
 800461e:	039b      	lsls	r3, r3, #14
 8004620:	429a      	cmp	r2, r3
 8004622:	d112      	bne.n	800464a <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	3b01      	subs	r3, #1
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	221c      	movs	r2, #28
 8004634:	4013      	ands	r3, r2
 8004636:	2210      	movs	r2, #16
 8004638:	4252      	negs	r2, r2
 800463a:	409a      	lsls	r2, r3
 800463c:	0011      	movs	r1, r2
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	430a      	orrs	r2, r1
 8004648:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2100      	movs	r1, #0
 8004650:	0018      	movs	r0, r3
 8004652:	f7ff fd73 	bl	800413c <LL_ADC_GetSamplingTimeCommonChannels>
 8004656:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800465c:	429a      	cmp	r2, r3
 800465e:	d10b      	bne.n	8004678 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466a:	2203      	movs	r2, #3
 800466c:	4393      	bics	r3, r2
 800466e:	2201      	movs	r2, #1
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004676:	e01c      	b.n	80046b2 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467c:	2212      	movs	r2, #18
 800467e:	4393      	bics	r3, r2
 8004680:	2210      	movs	r2, #16
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800468c:	2201      	movs	r2, #1
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8004694:	231f      	movs	r3, #31
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	2201      	movs	r2, #1
 800469a:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800469c:	e009      	b.n	80046b2 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a2:	2210      	movs	r2, #16
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80046aa:	231f      	movs	r3, #31
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	2201      	movs	r2, #1
 80046b0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80046b2:	231f      	movs	r3, #31
 80046b4:	18fb      	adds	r3, r7, r3
 80046b6:	781b      	ldrb	r3, [r3, #0]
}
 80046b8:	0018      	movs	r0, r3
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b008      	add	sp, #32
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	20000000 	.word	0x20000000
 80046c4:	00030d40 	.word	0x00030d40
 80046c8:	fffffefd 	.word	0xfffffefd
 80046cc:	ffde0201 	.word	0xffde0201
 80046d0:	1ffffc02 	.word	0x1ffffc02
 80046d4:	40012708 	.word	0x40012708
 80046d8:	ffc3ffff 	.word	0xffc3ffff
 80046dc:	7fffff04 	.word	0x7fffff04

080046e0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80046e0:	b5b0      	push	{r4, r5, r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	0018      	movs	r0, r3
 80046ee:	f7ff fe3f 	bl	8004370 <LL_ADC_REG_IsConversionOngoing>
 80046f2:	1e03      	subs	r3, r0, #0
 80046f4:	d135      	bne.n	8004762 <HAL_ADC_Start+0x82>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2254      	movs	r2, #84	@ 0x54
 80046fa:	5c9b      	ldrb	r3, [r3, r2]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d101      	bne.n	8004704 <HAL_ADC_Start+0x24>
 8004700:	2302      	movs	r3, #2
 8004702:	e035      	b.n	8004770 <HAL_ADC_Start+0x90>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2254      	movs	r2, #84	@ 0x54
 8004708:	2101      	movs	r1, #1
 800470a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800470c:	250f      	movs	r5, #15
 800470e:	197c      	adds	r4, r7, r5
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	0018      	movs	r0, r3
 8004714:	f000 fb1a 	bl	8004d4c <ADC_Enable>
 8004718:	0003      	movs	r3, r0
 800471a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800471c:	197b      	adds	r3, r7, r5
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d119      	bne.n	8004758 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004728:	4a13      	ldr	r2, [pc, #76]	@ (8004778 <HAL_ADC_Start+0x98>)
 800472a:	4013      	ands	r3, r2
 800472c:	2280      	movs	r2, #128	@ 0x80
 800472e:	0052      	lsls	r2, r2, #1
 8004730:	431a      	orrs	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	221c      	movs	r2, #28
 8004742:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2254      	movs	r2, #84	@ 0x54
 8004748:	2100      	movs	r1, #0
 800474a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	0018      	movs	r0, r3
 8004752:	f7ff fde9 	bl	8004328 <LL_ADC_REG_StartConversion>
 8004756:	e008      	b.n	800476a <HAL_ADC_Start+0x8a>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2254      	movs	r2, #84	@ 0x54
 800475c:	2100      	movs	r1, #0
 800475e:	5499      	strb	r1, [r3, r2]
 8004760:	e003      	b.n	800476a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004762:	230f      	movs	r3, #15
 8004764:	18fb      	adds	r3, r7, r3
 8004766:	2202      	movs	r2, #2
 8004768:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800476a:	230f      	movs	r3, #15
 800476c:	18fb      	adds	r3, r7, r3
 800476e:	781b      	ldrb	r3, [r3, #0]
}
 8004770:	0018      	movs	r0, r3
 8004772:	46bd      	mov	sp, r7
 8004774:	b004      	add	sp, #16
 8004776:	bdb0      	pop	{r4, r5, r7, pc}
 8004778:	fffff0fe 	.word	0xfffff0fe

0800477c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800477c:	b5b0      	push	{r4, r5, r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2254      	movs	r2, #84	@ 0x54
 8004788:	5c9b      	ldrb	r3, [r3, r2]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_ADC_Stop+0x16>
 800478e:	2302      	movs	r3, #2
 8004790:	e029      	b.n	80047e6 <HAL_ADC_Stop+0x6a>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2254      	movs	r2, #84	@ 0x54
 8004796:	2101      	movs	r1, #1
 8004798:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800479a:	250f      	movs	r5, #15
 800479c:	197c      	adds	r4, r7, r5
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	0018      	movs	r0, r3
 80047a2:	f000 fa97 	bl	8004cd4 <ADC_ConversionStop>
 80047a6:	0003      	movs	r3, r0
 80047a8:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80047aa:	197b      	adds	r3, r7, r5
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d112      	bne.n	80047d8 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80047b2:	197c      	adds	r4, r7, r5
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	0018      	movs	r0, r3
 80047b8:	f000 fb46 	bl	8004e48 <ADC_Disable>
 80047bc:	0003      	movs	r3, r0
 80047be:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80047c0:	197b      	adds	r3, r7, r5
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d107      	bne.n	80047d8 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047cc:	4a08      	ldr	r2, [pc, #32]	@ (80047f0 <HAL_ADC_Stop+0x74>)
 80047ce:	4013      	ands	r3, r2
 80047d0:	2201      	movs	r2, #1
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2254      	movs	r2, #84	@ 0x54
 80047dc:	2100      	movs	r1, #0
 80047de:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80047e0:	230f      	movs	r3, #15
 80047e2:	18fb      	adds	r3, r7, r3
 80047e4:	781b      	ldrb	r3, [r3, #0]
}
 80047e6:	0018      	movs	r0, r3
 80047e8:	46bd      	mov	sp, r7
 80047ea:	b004      	add	sp, #16
 80047ec:	bdb0      	pop	{r4, r5, r7, pc}
 80047ee:	46c0      	nop			@ (mov r8, r8)
 80047f0:	fffffefe 	.word	0xfffffefe

080047f4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	2b08      	cmp	r3, #8
 8004804:	d102      	bne.n	800480c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004806:	2308      	movs	r3, #8
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	e00f      	b.n	800482c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	2201      	movs	r2, #1
 8004814:	4013      	ands	r3, r2
 8004816:	d007      	beq.n	8004828 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481c:	2220      	movs	r2, #32
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e06c      	b.n	8004902 <HAL_ADC_PollForConversion+0x10e>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8004828:	2304      	movs	r3, #4
 800482a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800482c:	f7ff fc3e 	bl	80040ac <HAL_GetTick>
 8004830:	0003      	movs	r3, r0
 8004832:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004834:	e019      	b.n	800486a <HAL_ADC_PollForConversion+0x76>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	3301      	adds	r3, #1
 800483a:	d016      	beq.n	800486a <HAL_ADC_PollForConversion+0x76>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800483c:	f7ff fc36 	bl	80040ac <HAL_GetTick>
 8004840:	0002      	movs	r2, r0
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	429a      	cmp	r2, r3
 800484a:	d302      	bcc.n	8004852 <HAL_ADC_PollForConversion+0x5e>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10b      	bne.n	800486a <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004856:	2204      	movs	r2, #4
 8004858:	431a      	orrs	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2254      	movs	r2, #84	@ 0x54
 8004862:	2100      	movs	r1, #0
 8004864:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e04b      	b.n	8004902 <HAL_ADC_PollForConversion+0x10e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	4013      	ands	r3, r2
 8004874:	d0df      	beq.n	8004836 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800487a:	2280      	movs	r2, #128	@ 0x80
 800487c:	0092      	lsls	r2, r2, #2
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	0018      	movs	r0, r3
 800488a:	f7ff fc6e 	bl	800416a <LL_ADC_REG_IsTriggerSourceSWStart>
 800488e:	1e03      	subs	r3, r0, #0
 8004890:	d02e      	beq.n	80048f0 <HAL_ADC_PollForConversion+0xfc>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	7e9b      	ldrb	r3, [r3, #26]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d12a      	bne.n	80048f0 <HAL_ADC_PollForConversion+0xfc>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2208      	movs	r2, #8
 80048a2:	4013      	ands	r3, r2
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	d123      	bne.n	80048f0 <HAL_ADC_PollForConversion+0xfc>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	0018      	movs	r0, r3
 80048ae:	f7ff fd5f 	bl	8004370 <LL_ADC_REG_IsConversionOngoing>
 80048b2:	1e03      	subs	r3, r0, #0
 80048b4:	d110      	bne.n	80048d8 <HAL_ADC_PollForConversion+0xe4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	210c      	movs	r1, #12
 80048c2:	438a      	bics	r2, r1
 80048c4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ca:	4a10      	ldr	r2, [pc, #64]	@ (800490c <HAL_ADC_PollForConversion+0x118>)
 80048cc:	4013      	ands	r3, r2
 80048ce:	2201      	movs	r2, #1
 80048d0:	431a      	orrs	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80048d6:	e00b      	b.n	80048f0 <HAL_ADC_PollForConversion+0xfc>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048dc:	2220      	movs	r2, #32
 80048de:	431a      	orrs	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e8:	2201      	movs	r2, #1
 80048ea:	431a      	orrs	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	7e1b      	ldrb	r3, [r3, #24]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d103      	bne.n	8004900 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	220c      	movs	r2, #12
 80048fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	0018      	movs	r0, r3
 8004904:	46bd      	mov	sp, r7
 8004906:	b004      	add	sp, #16
 8004908:	bd80      	pop	{r7, pc}
 800490a:	46c0      	nop			@ (mov r8, r8)
 800490c:	fffffefe 	.word	0xfffffefe

08004910 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800491e:	0018      	movs	r0, r3
 8004920:	46bd      	mov	sp, r7
 8004922:	b002      	add	sp, #8
 8004924:	bd80      	pop	{r7, pc}
	...

08004928 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004932:	2317      	movs	r3, #23
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	2200      	movs	r2, #0
 8004938:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800493a:	2300      	movs	r3, #0
 800493c:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2254      	movs	r2, #84	@ 0x54
 8004942:	5c9b      	ldrb	r3, [r3, r2]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_ADC_ConfigChannel+0x24>
 8004948:	2302      	movs	r3, #2
 800494a:	e1be      	b.n	8004cca <HAL_ADC_ConfigChannel+0x3a2>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2254      	movs	r2, #84	@ 0x54
 8004950:	2101      	movs	r1, #1
 8004952:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	0018      	movs	r0, r3
 800495a:	f7ff fd09 	bl	8004370 <LL_ADC_REG_IsConversionOngoing>
 800495e:	1e03      	subs	r3, r0, #0
 8004960:	d000      	beq.n	8004964 <HAL_ADC_ConfigChannel+0x3c>
 8004962:	e1a1      	b.n	8004ca8 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2b02      	cmp	r3, #2
 800496a:	d100      	bne.n	800496e <HAL_ADC_ConfigChannel+0x46>
 800496c:	e152      	b.n	8004c14 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	691a      	ldr	r2, [r3, #16]
 8004972:	2380      	movs	r3, #128	@ 0x80
 8004974:	061b      	lsls	r3, r3, #24
 8004976:	429a      	cmp	r2, r3
 8004978:	d004      	beq.n	8004984 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800497e:	4ac2      	ldr	r2, [pc, #776]	@ (8004c88 <HAL_ADC_ConfigChannel+0x360>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d108      	bne.n	8004996 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	0019      	movs	r1, r3
 800498e:	0010      	movs	r0, r2
 8004990:	f7ff fc1c 	bl	80041cc <LL_ADC_REG_SetSequencerChAdd>
 8004994:	e0ed      	b.n	8004b72 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	211f      	movs	r1, #31
 80049a0:	400b      	ands	r3, r1
 80049a2:	210f      	movs	r1, #15
 80049a4:	4099      	lsls	r1, r3
 80049a6:	000b      	movs	r3, r1
 80049a8:	43db      	mvns	r3, r3
 80049aa:	4013      	ands	r3, r2
 80049ac:	0019      	movs	r1, r3
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	025b      	lsls	r3, r3, #9
 80049b4:	0a5b      	lsrs	r3, r3, #9
 80049b6:	d105      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x9c>
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	0e9b      	lsrs	r3, r3, #26
 80049be:	221f      	movs	r2, #31
 80049c0:	4013      	ands	r3, r2
 80049c2:	e0bc      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2201      	movs	r2, #1
 80049ca:	4013      	ands	r3, r2
 80049cc:	d000      	beq.n	80049d0 <HAL_ADC_ConfigChannel+0xa8>
 80049ce:	e0b5      	b.n	8004b3c <HAL_ADC_ConfigChannel+0x214>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2202      	movs	r2, #2
 80049d6:	4013      	ands	r3, r2
 80049d8:	d000      	beq.n	80049dc <HAL_ADC_ConfigChannel+0xb4>
 80049da:	e0ad      	b.n	8004b38 <HAL_ADC_ConfigChannel+0x210>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2204      	movs	r2, #4
 80049e2:	4013      	ands	r3, r2
 80049e4:	d000      	beq.n	80049e8 <HAL_ADC_ConfigChannel+0xc0>
 80049e6:	e0a5      	b.n	8004b34 <HAL_ADC_ConfigChannel+0x20c>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2208      	movs	r2, #8
 80049ee:	4013      	ands	r3, r2
 80049f0:	d000      	beq.n	80049f4 <HAL_ADC_ConfigChannel+0xcc>
 80049f2:	e09d      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x208>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2210      	movs	r2, #16
 80049fa:	4013      	ands	r3, r2
 80049fc:	d000      	beq.n	8004a00 <HAL_ADC_ConfigChannel+0xd8>
 80049fe:	e095      	b.n	8004b2c <HAL_ADC_ConfigChannel+0x204>
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2220      	movs	r2, #32
 8004a06:	4013      	ands	r3, r2
 8004a08:	d000      	beq.n	8004a0c <HAL_ADC_ConfigChannel+0xe4>
 8004a0a:	e08d      	b.n	8004b28 <HAL_ADC_ConfigChannel+0x200>
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2240      	movs	r2, #64	@ 0x40
 8004a12:	4013      	ands	r3, r2
 8004a14:	d000      	beq.n	8004a18 <HAL_ADC_ConfigChannel+0xf0>
 8004a16:	e085      	b.n	8004b24 <HAL_ADC_ConfigChannel+0x1fc>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2280      	movs	r2, #128	@ 0x80
 8004a1e:	4013      	ands	r3, r2
 8004a20:	d000      	beq.n	8004a24 <HAL_ADC_ConfigChannel+0xfc>
 8004a22:	e07d      	b.n	8004b20 <HAL_ADC_ConfigChannel+0x1f8>
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	2380      	movs	r3, #128	@ 0x80
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	d000      	beq.n	8004a32 <HAL_ADC_ConfigChannel+0x10a>
 8004a30:	e074      	b.n	8004b1c <HAL_ADC_ConfigChannel+0x1f4>
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	2380      	movs	r3, #128	@ 0x80
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	d000      	beq.n	8004a40 <HAL_ADC_ConfigChannel+0x118>
 8004a3e:	e06b      	b.n	8004b18 <HAL_ADC_ConfigChannel+0x1f0>
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	2380      	movs	r3, #128	@ 0x80
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d000      	beq.n	8004a4e <HAL_ADC_ConfigChannel+0x126>
 8004a4c:	e062      	b.n	8004b14 <HAL_ADC_ConfigChannel+0x1ec>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	2380      	movs	r3, #128	@ 0x80
 8004a54:	011b      	lsls	r3, r3, #4
 8004a56:	4013      	ands	r3, r2
 8004a58:	d000      	beq.n	8004a5c <HAL_ADC_ConfigChannel+0x134>
 8004a5a:	e059      	b.n	8004b10 <HAL_ADC_ConfigChannel+0x1e8>
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	2380      	movs	r3, #128	@ 0x80
 8004a62:	015b      	lsls	r3, r3, #5
 8004a64:	4013      	ands	r3, r2
 8004a66:	d151      	bne.n	8004b0c <HAL_ADC_ConfigChannel+0x1e4>
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	2380      	movs	r3, #128	@ 0x80
 8004a6e:	019b      	lsls	r3, r3, #6
 8004a70:	4013      	ands	r3, r2
 8004a72:	d149      	bne.n	8004b08 <HAL_ADC_ConfigChannel+0x1e0>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	2380      	movs	r3, #128	@ 0x80
 8004a7a:	01db      	lsls	r3, r3, #7
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	d141      	bne.n	8004b04 <HAL_ADC_ConfigChannel+0x1dc>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	2380      	movs	r3, #128	@ 0x80
 8004a86:	021b      	lsls	r3, r3, #8
 8004a88:	4013      	ands	r3, r2
 8004a8a:	d139      	bne.n	8004b00 <HAL_ADC_ConfigChannel+0x1d8>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	2380      	movs	r3, #128	@ 0x80
 8004a92:	025b      	lsls	r3, r3, #9
 8004a94:	4013      	ands	r3, r2
 8004a96:	d131      	bne.n	8004afc <HAL_ADC_ConfigChannel+0x1d4>
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	2380      	movs	r3, #128	@ 0x80
 8004a9e:	029b      	lsls	r3, r3, #10
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	d129      	bne.n	8004af8 <HAL_ADC_ConfigChannel+0x1d0>
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	2380      	movs	r3, #128	@ 0x80
 8004aaa:	02db      	lsls	r3, r3, #11
 8004aac:	4013      	ands	r3, r2
 8004aae:	d121      	bne.n	8004af4 <HAL_ADC_ConfigChannel+0x1cc>
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	2380      	movs	r3, #128	@ 0x80
 8004ab6:	031b      	lsls	r3, r3, #12
 8004ab8:	4013      	ands	r3, r2
 8004aba:	d119      	bne.n	8004af0 <HAL_ADC_ConfigChannel+0x1c8>
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	2380      	movs	r3, #128	@ 0x80
 8004ac2:	035b      	lsls	r3, r3, #13
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d111      	bne.n	8004aec <HAL_ADC_ConfigChannel+0x1c4>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	2380      	movs	r3, #128	@ 0x80
 8004ace:	039b      	lsls	r3, r3, #14
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	d109      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x1c0>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	2380      	movs	r3, #128	@ 0x80
 8004ada:	03db      	lsls	r3, r3, #15
 8004adc:	4013      	ands	r3, r2
 8004ade:	d001      	beq.n	8004ae4 <HAL_ADC_ConfigChannel+0x1bc>
 8004ae0:	2316      	movs	r3, #22
 8004ae2:	e02c      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e02a      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004ae8:	2315      	movs	r3, #21
 8004aea:	e028      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004aec:	2314      	movs	r3, #20
 8004aee:	e026      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004af0:	2313      	movs	r3, #19
 8004af2:	e024      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004af4:	2312      	movs	r3, #18
 8004af6:	e022      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004af8:	2311      	movs	r3, #17
 8004afa:	e020      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004afc:	2310      	movs	r3, #16
 8004afe:	e01e      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b00:	230f      	movs	r3, #15
 8004b02:	e01c      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b04:	230e      	movs	r3, #14
 8004b06:	e01a      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b08:	230d      	movs	r3, #13
 8004b0a:	e018      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b0c:	230c      	movs	r3, #12
 8004b0e:	e016      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b10:	230b      	movs	r3, #11
 8004b12:	e014      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b14:	230a      	movs	r3, #10
 8004b16:	e012      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b18:	2309      	movs	r3, #9
 8004b1a:	e010      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b1c:	2308      	movs	r3, #8
 8004b1e:	e00e      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b20:	2307      	movs	r3, #7
 8004b22:	e00c      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b24:	2306      	movs	r3, #6
 8004b26:	e00a      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b28:	2305      	movs	r3, #5
 8004b2a:	e008      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b2c:	2304      	movs	r3, #4
 8004b2e:	e006      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b30:	2303      	movs	r3, #3
 8004b32:	e004      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b34:	2302      	movs	r3, #2
 8004b36:	e002      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e000      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x216>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	683a      	ldr	r2, [r7, #0]
 8004b40:	6852      	ldr	r2, [r2, #4]
 8004b42:	201f      	movs	r0, #31
 8004b44:	4002      	ands	r2, r0
 8004b46:	4093      	lsls	r3, r2
 8004b48:	000a      	movs	r2, r1
 8004b4a:	431a      	orrs	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	089b      	lsrs	r3, r3, #2
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	69db      	ldr	r3, [r3, #28]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d808      	bhi.n	8004b72 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	6859      	ldr	r1, [r3, #4]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	001a      	movs	r2, r3
 8004b6e:	f7ff fb0d 	bl	800418c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6818      	ldr	r0, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	6819      	ldr	r1, [r3, #0]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	001a      	movs	r2, r3
 8004b80:	f7ff fb48 	bl	8004214 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	db00      	blt.n	8004b8e <HAL_ADC_ConfigChannel+0x266>
 8004b8c:	e096      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b8e:	4b3f      	ldr	r3, [pc, #252]	@ (8004c8c <HAL_ADC_ConfigChannel+0x364>)
 8004b90:	0018      	movs	r0, r3
 8004b92:	f7ff faa9 	bl	80040e8 <LL_ADC_GetCommonPathInternalCh>
 8004b96:	0003      	movs	r3, r0
 8004b98:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a3c      	ldr	r2, [pc, #240]	@ (8004c90 <HAL_ADC_ConfigChannel+0x368>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d123      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	2380      	movs	r3, #128	@ 0x80
 8004ba8:	041b      	lsls	r3, r3, #16
 8004baa:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004bac:	d11e      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2280      	movs	r2, #128	@ 0x80
 8004bb2:	0412      	lsls	r2, r2, #16
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	4a35      	ldr	r2, [pc, #212]	@ (8004c8c <HAL_ADC_ConfigChannel+0x364>)
 8004bb8:	0019      	movs	r1, r3
 8004bba:	0010      	movs	r0, r2
 8004bbc:	f7ff fa80 	bl	80040c0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8004bc0:	4b34      	ldr	r3, [pc, #208]	@ (8004c94 <HAL_ADC_ConfigChannel+0x36c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4934      	ldr	r1, [pc, #208]	@ (8004c98 <HAL_ADC_ConfigChannel+0x370>)
 8004bc6:	0018      	movs	r0, r3
 8004bc8:	f7fb fa9e 	bl	8000108 <__udivsi3>
 8004bcc:	0003      	movs	r3, r0
 8004bce:	001a      	movs	r2, r3
 8004bd0:	0013      	movs	r3, r2
 8004bd2:	005b      	lsls	r3, r3, #1
 8004bd4:	189b      	adds	r3, r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	3301      	adds	r3, #1
 8004bda:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004bdc:	e002      	b.n	8004be4 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	3b01      	subs	r3, #1
 8004be2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1f9      	bne.n	8004bde <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004bea:	e067      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a2a      	ldr	r2, [pc, #168]	@ (8004c9c <HAL_ADC_ConfigChannel+0x374>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d162      	bne.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	2380      	movs	r3, #128	@ 0x80
 8004bfa:	03db      	lsls	r3, r3, #15
 8004bfc:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004bfe:	d15d      	bne.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	2280      	movs	r2, #128	@ 0x80
 8004c04:	03d2      	lsls	r2, r2, #15
 8004c06:	4313      	orrs	r3, r2
 8004c08:	4a20      	ldr	r2, [pc, #128]	@ (8004c8c <HAL_ADC_ConfigChannel+0x364>)
 8004c0a:	0019      	movs	r1, r3
 8004c0c:	0010      	movs	r0, r2
 8004c0e:	f7ff fa57 	bl	80040c0 <LL_ADC_SetCommonPathInternalCh>
 8004c12:	e053      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	691a      	ldr	r2, [r3, #16]
 8004c18:	2380      	movs	r3, #128	@ 0x80
 8004c1a:	061b      	lsls	r3, r3, #24
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d004      	beq.n	8004c2a <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004c24:	4a18      	ldr	r2, [pc, #96]	@ (8004c88 <HAL_ADC_ConfigChannel+0x360>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d107      	bne.n	8004c3a <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	0019      	movs	r1, r3
 8004c34:	0010      	movs	r0, r2
 8004c36:	f7ff fada 	bl	80041ee <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	da3c      	bge.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c42:	4b12      	ldr	r3, [pc, #72]	@ (8004c8c <HAL_ADC_ConfigChannel+0x364>)
 8004c44:	0018      	movs	r0, r3
 8004c46:	f7ff fa4f 	bl	80040e8 <LL_ADC_GetCommonPathInternalCh>
 8004c4a:	0003      	movs	r3, r0
 8004c4c:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a0f      	ldr	r2, [pc, #60]	@ (8004c90 <HAL_ADC_ConfigChannel+0x368>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d108      	bne.n	8004c6a <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	4a11      	ldr	r2, [pc, #68]	@ (8004ca0 <HAL_ADC_ConfigChannel+0x378>)
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	4a0b      	ldr	r2, [pc, #44]	@ (8004c8c <HAL_ADC_ConfigChannel+0x364>)
 8004c60:	0019      	movs	r1, r3
 8004c62:	0010      	movs	r0, r2
 8004c64:	f7ff fa2c 	bl	80040c0 <LL_ADC_SetCommonPathInternalCh>
 8004c68:	e028      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a0b      	ldr	r2, [pc, #44]	@ (8004c9c <HAL_ADC_ConfigChannel+0x374>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d123      	bne.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	4a0b      	ldr	r2, [pc, #44]	@ (8004ca4 <HAL_ADC_ConfigChannel+0x37c>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	4a04      	ldr	r2, [pc, #16]	@ (8004c8c <HAL_ADC_ConfigChannel+0x364>)
 8004c7c:	0019      	movs	r1, r3
 8004c7e:	0010      	movs	r0, r2
 8004c80:	f7ff fa1e 	bl	80040c0 <LL_ADC_SetCommonPathInternalCh>
 8004c84:	e01a      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x394>
 8004c86:	46c0      	nop			@ (mov r8, r8)
 8004c88:	80000004 	.word	0x80000004
 8004c8c:	40012708 	.word	0x40012708
 8004c90:	a4000200 	.word	0xa4000200
 8004c94:	20000000 	.word	0x20000000
 8004c98:	00030d40 	.word	0x00030d40
 8004c9c:	a8000400 	.word	0xa8000400
 8004ca0:	ff7fffff 	.word	0xff7fffff
 8004ca4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cac:	2220      	movs	r2, #32
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004cb4:	2317      	movs	r3, #23
 8004cb6:	18fb      	adds	r3, r7, r3
 8004cb8:	2201      	movs	r2, #1
 8004cba:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2254      	movs	r2, #84	@ 0x54
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8004cc4:	2317      	movs	r3, #23
 8004cc6:	18fb      	adds	r3, r7, r3
 8004cc8:	781b      	ldrb	r3, [r3, #0]
}
 8004cca:	0018      	movs	r0, r3
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	b006      	add	sp, #24
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	46c0      	nop			@ (mov r8, r8)

08004cd4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	0018      	movs	r0, r3
 8004ce2:	f7ff fb45 	bl	8004370 <LL_ADC_REG_IsConversionOngoing>
 8004ce6:	1e03      	subs	r3, r0, #0
 8004ce8:	d02b      	beq.n	8004d42 <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	0018      	movs	r0, r3
 8004cf0:	f7ff fb09 	bl	8004306 <LL_ADC_IsDisableOngoing>
 8004cf4:	1e03      	subs	r3, r0, #0
 8004cf6:	d104      	bne.n	8004d02 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	f7ff fb25 	bl	800434c <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004d02:	f7ff f9d3 	bl	80040ac <HAL_GetTick>
 8004d06:	0003      	movs	r3, r0
 8004d08:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004d0a:	e014      	b.n	8004d36 <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004d0c:	f7ff f9ce 	bl	80040ac <HAL_GetTick>
 8004d10:	0002      	movs	r2, r0
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d90d      	bls.n	8004d36 <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d1e:	2210      	movs	r2, #16
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e006      	b.n	8004d44 <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	2204      	movs	r2, #4
 8004d3e:	4013      	ands	r3, r2
 8004d40:	d1e4      	bne.n	8004d0c <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	0018      	movs	r0, r3
 8004d46:	46bd      	mov	sp, r7
 8004d48:	b004      	add	sp, #16
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004d54:	2300      	movs	r3, #0
 8004d56:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	0018      	movs	r0, r3
 8004d5e:	f7ff fac1 	bl	80042e4 <LL_ADC_IsEnabled>
 8004d62:	1e03      	subs	r3, r0, #0
 8004d64:	d162      	bne.n	8004e2c <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	4a32      	ldr	r2, [pc, #200]	@ (8004e38 <ADC_Enable+0xec>)
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d00d      	beq.n	8004d8e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d76:	2210      	movs	r2, #16
 8004d78:	431a      	orrs	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d82:	2201      	movs	r2, #1
 8004d84:	431a      	orrs	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e04f      	b.n	8004e2e <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	0018      	movs	r0, r3
 8004d94:	f7ff fa82 	bl	800429c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8004d98:	4b28      	ldr	r3, [pc, #160]	@ (8004e3c <ADC_Enable+0xf0>)
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	f7ff f9a4 	bl	80040e8 <LL_ADC_GetCommonPathInternalCh>
 8004da0:	0002      	movs	r2, r0
 8004da2:	2380      	movs	r3, #128	@ 0x80
 8004da4:	041b      	lsls	r3, r3, #16
 8004da6:	4013      	ands	r3, r2
 8004da8:	d00f      	beq.n	8004dca <ADC_Enable+0x7e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004daa:	4b25      	ldr	r3, [pc, #148]	@ (8004e40 <ADC_Enable+0xf4>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4925      	ldr	r1, [pc, #148]	@ (8004e44 <ADC_Enable+0xf8>)
 8004db0:	0018      	movs	r0, r3
 8004db2:	f7fb f9a9 	bl	8000108 <__udivsi3>
 8004db6:	0003      	movs	r3, r0
 8004db8:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8004dba:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004dbc:	e002      	b.n	8004dc4 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1f9      	bne.n	8004dbe <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	7e5b      	ldrb	r3, [r3, #25]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d02c      	beq.n	8004e2c <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004dd2:	f7ff f96b 	bl	80040ac <HAL_GetTick>
 8004dd6:	0003      	movs	r3, r0
 8004dd8:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004dda:	e020      	b.n	8004e1e <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	0018      	movs	r0, r3
 8004de2:	f7ff fa7f 	bl	80042e4 <LL_ADC_IsEnabled>
 8004de6:	1e03      	subs	r3, r0, #0
 8004de8:	d104      	bne.n	8004df4 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	0018      	movs	r0, r3
 8004df0:	f7ff fa54 	bl	800429c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004df4:	f7ff f95a 	bl	80040ac <HAL_GetTick>
 8004df8:	0002      	movs	r2, r0
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d90d      	bls.n	8004e1e <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e06:	2210      	movs	r2, #16
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e12:	2201      	movs	r2, #1
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e007      	b.n	8004e2e <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2201      	movs	r2, #1
 8004e26:	4013      	ands	r3, r2
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d1d7      	bne.n	8004ddc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	0018      	movs	r0, r3
 8004e30:	46bd      	mov	sp, r7
 8004e32:	b004      	add	sp, #16
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	46c0      	nop			@ (mov r8, r8)
 8004e38:	80000017 	.word	0x80000017
 8004e3c:	40012708 	.word	0x40012708
 8004e40:	20000000 	.word	0x20000000
 8004e44:	00030d40 	.word	0x00030d40

08004e48 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	0018      	movs	r0, r3
 8004e56:	f7ff fa56 	bl	8004306 <LL_ADC_IsDisableOngoing>
 8004e5a:	0003      	movs	r3, r0
 8004e5c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	0018      	movs	r0, r3
 8004e64:	f7ff fa3e 	bl	80042e4 <LL_ADC_IsEnabled>
 8004e68:	1e03      	subs	r3, r0, #0
 8004e6a:	d040      	beq.n	8004eee <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d13d      	bne.n	8004eee <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	2205      	movs	r2, #5
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d10d      	bne.n	8004e9c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	0018      	movs	r0, r3
 8004e86:	f7ff fa1b 	bl	80042c0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2203      	movs	r2, #3
 8004e90:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004e92:	f7ff f90b 	bl	80040ac <HAL_GetTick>
 8004e96:	0003      	movs	r3, r0
 8004e98:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e9a:	e022      	b.n	8004ee2 <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ea0:	2210      	movs	r2, #16
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eac:	2201      	movs	r2, #1
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e01b      	b.n	8004ef0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004eb8:	f7ff f8f8 	bl	80040ac <HAL_GetTick>
 8004ebc:	0002      	movs	r2, r0
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d90d      	bls.n	8004ee2 <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eca:	2210      	movs	r2, #16
 8004ecc:	431a      	orrs	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e006      	b.n	8004ef0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	4013      	ands	r3, r2
 8004eec:	d1e4      	bne.n	8004eb8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	0018      	movs	r0, r3
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	b004      	add	sp, #16
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <LL_ADC_GetCommonClock>:
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	23f0      	movs	r3, #240	@ 0xf0
 8004f06:	039b      	lsls	r3, r3, #14
 8004f08:	4013      	ands	r3, r2
}
 8004f0a:	0018      	movs	r0, r3
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	b002      	add	sp, #8
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <LL_ADC_GetClock>:
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b082      	sub	sp, #8
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	0f9b      	lsrs	r3, r3, #30
 8004f20:	079b      	lsls	r3, r3, #30
}
 8004f22:	0018      	movs	r0, r3
 8004f24:	46bd      	mov	sp, r7
 8004f26:	b002      	add	sp, #8
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <LL_ADC_SetCalibrationFactor>:
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b082      	sub	sp, #8
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
 8004f32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	22b4      	movs	r2, #180	@ 0xb4
 8004f38:	589b      	ldr	r3, [r3, r2]
 8004f3a:	227f      	movs	r2, #127	@ 0x7f
 8004f3c:	4393      	bics	r3, r2
 8004f3e:	001a      	movs	r2, r3
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	431a      	orrs	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	21b4      	movs	r1, #180	@ 0xb4
 8004f48:	505a      	str	r2, [r3, r1]
}
 8004f4a:	46c0      	nop			@ (mov r8, r8)
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	b002      	add	sp, #8
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <LL_ADC_GetCalibrationFactor>:
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b082      	sub	sp, #8
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	22b4      	movs	r2, #180	@ 0xb4
 8004f5e:	589b      	ldr	r3, [r3, r2]
 8004f60:	227f      	movs	r2, #127	@ 0x7f
 8004f62:	4013      	ands	r3, r2
}
 8004f64:	0018      	movs	r0, r3
 8004f66:	46bd      	mov	sp, r7
 8004f68:	b002      	add	sp, #8
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <LL_ADC_Enable>:
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	4a04      	ldr	r2, [pc, #16]	@ (8004f8c <LL_ADC_Enable+0x20>)
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	609a      	str	r2, [r3, #8]
}
 8004f84:	46c0      	nop			@ (mov r8, r8)
 8004f86:	46bd      	mov	sp, r7
 8004f88:	b002      	add	sp, #8
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	7fffffe8 	.word	0x7fffffe8

08004f90 <LL_ADC_Disable>:
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	4a04      	ldr	r2, [pc, #16]	@ (8004fb0 <LL_ADC_Disable+0x20>)
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	2202      	movs	r2, #2
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	609a      	str	r2, [r3, #8]
}
 8004fa8:	46c0      	nop			@ (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b002      	add	sp, #8
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	7fffffe8 	.word	0x7fffffe8

08004fb4 <LL_ADC_IsEnabled>:
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <LL_ADC_IsEnabled+0x18>
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e000      	b.n	8004fce <LL_ADC_IsEnabled+0x1a>
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	0018      	movs	r0, r3
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	b002      	add	sp, #8
 8004fd4:	bd80      	pop	{r7, pc}
	...

08004fd8 <LL_ADC_StartCalibration>:
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	4a05      	ldr	r2, [pc, #20]	@ (8004ffc <LL_ADC_StartCalibration+0x24>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	2280      	movs	r2, #128	@ 0x80
 8004fea:	0612      	lsls	r2, r2, #24
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	609a      	str	r2, [r3, #8]
}
 8004ff2:	46c0      	nop			@ (mov r8, r8)
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	b002      	add	sp, #8
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	46c0      	nop			@ (mov r8, r8)
 8004ffc:	7fffffe8 	.word	0x7fffffe8

08005000 <LL_ADC_IsCalibrationOnGoing>:
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	0fdb      	lsrs	r3, r3, #31
 800500e:	07da      	lsls	r2, r3, #31
 8005010:	2380      	movs	r3, #128	@ 0x80
 8005012:	061b      	lsls	r3, r3, #24
 8005014:	429a      	cmp	r2, r3
 8005016:	d101      	bne.n	800501c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005018:	2301      	movs	r3, #1
 800501a:	e000      	b.n	800501e <LL_ADC_IsCalibrationOnGoing+0x1e>
 800501c:	2300      	movs	r3, #0
}
 800501e:	0018      	movs	r0, r3
 8005020:	46bd      	mov	sp, r7
 8005022:	b002      	add	sp, #8
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8005028:	b590      	push	{r4, r7, lr}
 800502a:	b08b      	sub	sp, #44	@ 0x2c
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8005034:	2300      	movs	r3, #0
 8005036:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2254      	movs	r2, #84	@ 0x54
 800503c:	5c9b      	ldrb	r3, [r3, r2]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d101      	bne.n	8005046 <HAL_ADCEx_Calibration_Start+0x1e>
 8005042:	2302      	movs	r3, #2
 8005044:	e0e4      	b.n	8005210 <HAL_ADCEx_Calibration_Start+0x1e8>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2254      	movs	r2, #84	@ 0x54
 800504a:	2101      	movs	r1, #1
 800504c:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800504e:	231f      	movs	r3, #31
 8005050:	18fc      	adds	r4, r7, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	0018      	movs	r0, r3
 8005056:	f7ff fef7 	bl	8004e48 <ADC_Disable>
 800505a:	0003      	movs	r3, r0
 800505c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	0018      	movs	r0, r3
 8005064:	f7ff ffa6 	bl	8004fb4 <LL_ADC_IsEnabled>
 8005068:	1e03      	subs	r3, r0, #0
 800506a:	d000      	beq.n	800506e <HAL_ADCEx_Calibration_Start+0x46>
 800506c:	e0c3      	b.n	80051f6 <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005072:	4a69      	ldr	r2, [pc, #420]	@ (8005218 <HAL_ADCEx_Calibration_Start+0x1f0>)
 8005074:	4013      	ands	r3, r2
 8005076:	2202      	movs	r2, #2
 8005078:	431a      	orrs	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	4a65      	ldr	r2, [pc, #404]	@ (800521c <HAL_ADCEx_Calibration_Start+0x1f4>)
 8005086:	4013      	ands	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4962      	ldr	r1, [pc, #392]	@ (8005220 <HAL_ADCEx_Calibration_Start+0x1f8>)
 8005096:	400a      	ands	r2, r1
 8005098:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800509a:	2300      	movs	r3, #0
 800509c:	627b      	str	r3, [r7, #36]	@ 0x24
 800509e:	e02f      	b.n	8005100 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	0018      	movs	r0, r3
 80050a6:	f7ff ff97 	bl	8004fd8 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80050aa:	e015      	b.n	80050d8 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	3301      	adds	r3, #1
 80050b0:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	23ae      	movs	r3, #174	@ 0xae
 80050b6:	029b      	lsls	r3, r3, #10
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d30d      	bcc.n	80050d8 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050c0:	2212      	movs	r2, #18
 80050c2:	4393      	bics	r3, r2
 80050c4:	2210      	movs	r2, #16
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2254      	movs	r2, #84	@ 0x54
 80050d0:	2100      	movs	r1, #0
 80050d2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e09b      	b.n	8005210 <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	0018      	movs	r0, r3
 80050de:	f7ff ff8f 	bl	8005000 <LL_ADC_IsCalibrationOnGoing>
 80050e2:	1e03      	subs	r3, r0, #0
 80050e4:	d1e2      	bne.n	80050ac <HAL_ADCEx_Calibration_Start+0x84>
        }
      }
      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	0018      	movs	r0, r3
 80050ec:	f7ff ff31 	bl	8004f52 <LL_ADC_GetCalibrationFactor>
 80050f0:	0003      	movs	r3, r0
 80050f2:	3301      	adds	r3, #1
 80050f4:	6a3a      	ldr	r2, [r7, #32]
 80050f6:	18d3      	adds	r3, r2, r3
 80050f8:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80050fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fc:	3301      	adds	r3, #1
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005102:	2b07      	cmp	r3, #7
 8005104:	d9cc      	bls.n	80050a0 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 8005106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005108:	085b      	lsrs	r3, r3, #1
 800510a:	6a3a      	ldr	r2, [r7, #32]
 800510c:	18d3      	adds	r3, r2, r3
 800510e:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 8005110:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005112:	6a38      	ldr	r0, [r7, #32]
 8005114:	f7fa fff8 	bl	8000108 <__udivsi3>
 8005118:	0003      	movs	r3, r0
 800511a:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	0018      	movs	r0, r3
 8005122:	f7ff ff23 	bl	8004f6c <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	0018      	movs	r0, r3
 800512c:	f7ff fef1 	bl	8004f12 <LL_ADC_GetClock>
 8005130:	1e03      	subs	r3, r0, #0
 8005132:	d11b      	bne.n	800516c <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005134:	4b3b      	ldr	r3, [pc, #236]	@ (8005224 <HAL_ADCEx_Calibration_Start+0x1fc>)
 8005136:	0018      	movs	r0, r3
 8005138:	f7ff fede 	bl	8004ef8 <LL_ADC_GetCommonClock>
 800513c:	0003      	movs	r3, r0
 800513e:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	23e0      	movs	r3, #224	@ 0xe0
 8005144:	035b      	lsls	r3, r3, #13
 8005146:	429a      	cmp	r2, r3
 8005148:	d310      	bcc.n	800516c <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	0c9b      	lsrs	r3, r3, #18
 800514e:	3b03      	subs	r3, #3
 8005150:	2201      	movs	r2, #1
 8005152:	409a      	lsls	r2, r3
 8005154:	0013      	movs	r3, r2
 8005156:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	085b      	lsrs	r3, r3, #1
 800515c:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800515e:	e002      	b.n	8005166 <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	3b01      	subs	r3, #1
 8005164:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1f9      	bne.n	8005160 <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6a3a      	ldr	r2, [r7, #32]
 8005172:	0011      	movs	r1, r2
 8005174:	0018      	movs	r0, r3
 8005176:	f7ff fed8 	bl	8004f2a <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	0018      	movs	r0, r3
 8005180:	f7ff ff06 	bl	8004f90 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005184:	f7fe ff92 	bl	80040ac <HAL_GetTick>
 8005188:	0003      	movs	r3, r0
 800518a:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800518c:	e01b      	b.n	80051c6 <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800518e:	f7fe ff8d 	bl	80040ac <HAL_GetTick>
 8005192:	0002      	movs	r2, r0
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	2b02      	cmp	r3, #2
 800519a:	d914      	bls.n	80051c6 <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	0018      	movs	r0, r3
 80051a2:	f7ff ff07 	bl	8004fb4 <LL_ADC_IsEnabled>
 80051a6:	1e03      	subs	r3, r0, #0
 80051a8:	d00d      	beq.n	80051c6 <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ae:	2210      	movs	r2, #16
 80051b0:	431a      	orrs	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ba:	2201      	movs	r2, #1
 80051bc:	431a      	orrs	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e024      	b.n	8005210 <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	0018      	movs	r0, r3
 80051cc:	f7ff fef2 	bl	8004fb4 <LL_ADC_IsEnabled>
 80051d0:	1e03      	subs	r3, r0, #0
 80051d2:	d1dc      	bne.n	800518e <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68d9      	ldr	r1, [r3, #12]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	69ba      	ldr	r2, [r7, #24]
 80051e0:	430a      	orrs	r2, r1
 80051e2:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e8:	2203      	movs	r2, #3
 80051ea:	4393      	bics	r3, r2
 80051ec:	2201      	movs	r2, #1
 80051ee:	431a      	orrs	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80051f4:	e005      	b.n	8005202 <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051fa:	2210      	movs	r2, #16
 80051fc:	431a      	orrs	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2254      	movs	r2, #84	@ 0x54
 8005206:	2100      	movs	r1, #0
 8005208:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800520a:	231f      	movs	r3, #31
 800520c:	18fb      	adds	r3, r7, r3
 800520e:	781b      	ldrb	r3, [r3, #0]
}
 8005210:	0018      	movs	r0, r3
 8005212:	46bd      	mov	sp, r7
 8005214:	b00b      	add	sp, #44	@ 0x2c
 8005216:	bd90      	pop	{r4, r7, pc}
 8005218:	fffffefd 	.word	0xfffffefd
 800521c:	00008003 	.word	0x00008003
 8005220:	ffff7ffc 	.word	0xffff7ffc
 8005224:	40012708 	.word	0x40012708

08005228 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	0002      	movs	r2, r0
 8005230:	1dfb      	adds	r3, r7, #7
 8005232:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005234:	1dfb      	adds	r3, r7, #7
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	2b7f      	cmp	r3, #127	@ 0x7f
 800523a:	d809      	bhi.n	8005250 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800523c:	1dfb      	adds	r3, r7, #7
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	001a      	movs	r2, r3
 8005242:	231f      	movs	r3, #31
 8005244:	401a      	ands	r2, r3
 8005246:	4b04      	ldr	r3, [pc, #16]	@ (8005258 <__NVIC_EnableIRQ+0x30>)
 8005248:	2101      	movs	r1, #1
 800524a:	4091      	lsls	r1, r2
 800524c:	000a      	movs	r2, r1
 800524e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005250:	46c0      	nop			@ (mov r8, r8)
 8005252:	46bd      	mov	sp, r7
 8005254:	b002      	add	sp, #8
 8005256:	bd80      	pop	{r7, pc}
 8005258:	e000e100 	.word	0xe000e100

0800525c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800525c:	b590      	push	{r4, r7, lr}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	0002      	movs	r2, r0
 8005264:	6039      	str	r1, [r7, #0]
 8005266:	1dfb      	adds	r3, r7, #7
 8005268:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800526a:	1dfb      	adds	r3, r7, #7
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005270:	d828      	bhi.n	80052c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005272:	4a2f      	ldr	r2, [pc, #188]	@ (8005330 <__NVIC_SetPriority+0xd4>)
 8005274:	1dfb      	adds	r3, r7, #7
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	b25b      	sxtb	r3, r3
 800527a:	089b      	lsrs	r3, r3, #2
 800527c:	33c0      	adds	r3, #192	@ 0xc0
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	589b      	ldr	r3, [r3, r2]
 8005282:	1dfa      	adds	r2, r7, #7
 8005284:	7812      	ldrb	r2, [r2, #0]
 8005286:	0011      	movs	r1, r2
 8005288:	2203      	movs	r2, #3
 800528a:	400a      	ands	r2, r1
 800528c:	00d2      	lsls	r2, r2, #3
 800528e:	21ff      	movs	r1, #255	@ 0xff
 8005290:	4091      	lsls	r1, r2
 8005292:	000a      	movs	r2, r1
 8005294:	43d2      	mvns	r2, r2
 8005296:	401a      	ands	r2, r3
 8005298:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	019b      	lsls	r3, r3, #6
 800529e:	22ff      	movs	r2, #255	@ 0xff
 80052a0:	401a      	ands	r2, r3
 80052a2:	1dfb      	adds	r3, r7, #7
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	0018      	movs	r0, r3
 80052a8:	2303      	movs	r3, #3
 80052aa:	4003      	ands	r3, r0
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80052b0:	481f      	ldr	r0, [pc, #124]	@ (8005330 <__NVIC_SetPriority+0xd4>)
 80052b2:	1dfb      	adds	r3, r7, #7
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	b25b      	sxtb	r3, r3
 80052b8:	089b      	lsrs	r3, r3, #2
 80052ba:	430a      	orrs	r2, r1
 80052bc:	33c0      	adds	r3, #192	@ 0xc0
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80052c2:	e031      	b.n	8005328 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80052c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005334 <__NVIC_SetPriority+0xd8>)
 80052c6:	1dfb      	adds	r3, r7, #7
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	0019      	movs	r1, r3
 80052cc:	230f      	movs	r3, #15
 80052ce:	400b      	ands	r3, r1
 80052d0:	3b08      	subs	r3, #8
 80052d2:	089b      	lsrs	r3, r3, #2
 80052d4:	3306      	adds	r3, #6
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	18d3      	adds	r3, r2, r3
 80052da:	3304      	adds	r3, #4
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	1dfa      	adds	r2, r7, #7
 80052e0:	7812      	ldrb	r2, [r2, #0]
 80052e2:	0011      	movs	r1, r2
 80052e4:	2203      	movs	r2, #3
 80052e6:	400a      	ands	r2, r1
 80052e8:	00d2      	lsls	r2, r2, #3
 80052ea:	21ff      	movs	r1, #255	@ 0xff
 80052ec:	4091      	lsls	r1, r2
 80052ee:	000a      	movs	r2, r1
 80052f0:	43d2      	mvns	r2, r2
 80052f2:	401a      	ands	r2, r3
 80052f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	019b      	lsls	r3, r3, #6
 80052fa:	22ff      	movs	r2, #255	@ 0xff
 80052fc:	401a      	ands	r2, r3
 80052fe:	1dfb      	adds	r3, r7, #7
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	0018      	movs	r0, r3
 8005304:	2303      	movs	r3, #3
 8005306:	4003      	ands	r3, r0
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800530c:	4809      	ldr	r0, [pc, #36]	@ (8005334 <__NVIC_SetPriority+0xd8>)
 800530e:	1dfb      	adds	r3, r7, #7
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	001c      	movs	r4, r3
 8005314:	230f      	movs	r3, #15
 8005316:	4023      	ands	r3, r4
 8005318:	3b08      	subs	r3, #8
 800531a:	089b      	lsrs	r3, r3, #2
 800531c:	430a      	orrs	r2, r1
 800531e:	3306      	adds	r3, #6
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	18c3      	adds	r3, r0, r3
 8005324:	3304      	adds	r3, #4
 8005326:	601a      	str	r2, [r3, #0]
}
 8005328:	46c0      	nop			@ (mov r8, r8)
 800532a:	46bd      	mov	sp, r7
 800532c:	b003      	add	sp, #12
 800532e:	bd90      	pop	{r4, r7, pc}
 8005330:	e000e100 	.word	0xe000e100
 8005334:	e000ed00 	.word	0xe000ed00

08005338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	1e5a      	subs	r2, r3, #1
 8005344:	2380      	movs	r3, #128	@ 0x80
 8005346:	045b      	lsls	r3, r3, #17
 8005348:	429a      	cmp	r2, r3
 800534a:	d301      	bcc.n	8005350 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800534c:	2301      	movs	r3, #1
 800534e:	e010      	b.n	8005372 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005350:	4b0a      	ldr	r3, [pc, #40]	@ (800537c <SysTick_Config+0x44>)
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	3a01      	subs	r2, #1
 8005356:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005358:	2301      	movs	r3, #1
 800535a:	425b      	negs	r3, r3
 800535c:	2103      	movs	r1, #3
 800535e:	0018      	movs	r0, r3
 8005360:	f7ff ff7c 	bl	800525c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005364:	4b05      	ldr	r3, [pc, #20]	@ (800537c <SysTick_Config+0x44>)
 8005366:	2200      	movs	r2, #0
 8005368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800536a:	4b04      	ldr	r3, [pc, #16]	@ (800537c <SysTick_Config+0x44>)
 800536c:	2207      	movs	r2, #7
 800536e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005370:	2300      	movs	r3, #0
}
 8005372:	0018      	movs	r0, r3
 8005374:	46bd      	mov	sp, r7
 8005376:	b002      	add	sp, #8
 8005378:	bd80      	pop	{r7, pc}
 800537a:	46c0      	nop			@ (mov r8, r8)
 800537c:	e000e010 	.word	0xe000e010

08005380 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	60b9      	str	r1, [r7, #8]
 8005388:	607a      	str	r2, [r7, #4]
 800538a:	210f      	movs	r1, #15
 800538c:	187b      	adds	r3, r7, r1
 800538e:	1c02      	adds	r2, r0, #0
 8005390:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	187b      	adds	r3, r7, r1
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	b25b      	sxtb	r3, r3
 800539a:	0011      	movs	r1, r2
 800539c:	0018      	movs	r0, r3
 800539e:	f7ff ff5d 	bl	800525c <__NVIC_SetPriority>
}
 80053a2:	46c0      	nop			@ (mov r8, r8)
 80053a4:	46bd      	mov	sp, r7
 80053a6:	b004      	add	sp, #16
 80053a8:	bd80      	pop	{r7, pc}

080053aa <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b082      	sub	sp, #8
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	0002      	movs	r2, r0
 80053b2:	1dfb      	adds	r3, r7, #7
 80053b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053b6:	1dfb      	adds	r3, r7, #7
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	b25b      	sxtb	r3, r3
 80053bc:	0018      	movs	r0, r3
 80053be:	f7ff ff33 	bl	8005228 <__NVIC_EnableIRQ>
}
 80053c2:	46c0      	nop			@ (mov r8, r8)
 80053c4:	46bd      	mov	sp, r7
 80053c6:	b002      	add	sp, #8
 80053c8:	bd80      	pop	{r7, pc}

080053ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b082      	sub	sp, #8
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	0018      	movs	r0, r3
 80053d6:	f7ff ffaf 	bl	8005338 <SysTick_Config>
 80053da:	0003      	movs	r3, r0
}
 80053dc:	0018      	movs	r0, r3
 80053de:	46bd      	mov	sp, r7
 80053e0:	b002      	add	sp, #8
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d101      	bne.n	80053f6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e149      	b.n	800568a <HAL_FDCAN_Init+0x2a6>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	225c      	movs	r2, #92	@ 0x5c
 80053fa:	5c9b      	ldrb	r3, [r3, r2]
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d107      	bne.n	8005412 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	225d      	movs	r2, #93	@ 0x5d
 8005406:	2100      	movs	r1, #0
 8005408:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	0018      	movs	r0, r3
 800540e:	f7fd febf 	bl	8003190 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	699a      	ldr	r2, [r3, #24]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2110      	movs	r1, #16
 800541e:	438a      	bics	r2, r1
 8005420:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005422:	f7fe fe43 	bl	80040ac <HAL_GetTick>
 8005426:	0003      	movs	r3, r0
 8005428:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800542a:	e012      	b.n	8005452 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800542c:	f7fe fe3e 	bl	80040ac <HAL_GetTick>
 8005430:	0002      	movs	r2, r0
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	2b0a      	cmp	r3, #10
 8005438:	d90b      	bls.n	8005452 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800543e:	2201      	movs	r2, #1
 8005440:	431a      	orrs	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	225c      	movs	r2, #92	@ 0x5c
 800544a:	2103      	movs	r1, #3
 800544c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e11b      	b.n	800568a <HAL_FDCAN_Init+0x2a6>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	699b      	ldr	r3, [r3, #24]
 8005458:	2208      	movs	r2, #8
 800545a:	4013      	ands	r3, r2
 800545c:	2b08      	cmp	r3, #8
 800545e:	d0e5      	beq.n	800542c <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	699a      	ldr	r2, [r3, #24]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2101      	movs	r1, #1
 800546c:	430a      	orrs	r2, r1
 800546e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005470:	f7fe fe1c 	bl	80040ac <HAL_GetTick>
 8005474:	0003      	movs	r3, r0
 8005476:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005478:	e012      	b.n	80054a0 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800547a:	f7fe fe17 	bl	80040ac <HAL_GetTick>
 800547e:	0002      	movs	r2, r0
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	2b0a      	cmp	r3, #10
 8005486:	d90b      	bls.n	80054a0 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800548c:	2201      	movs	r2, #1
 800548e:	431a      	orrs	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	225c      	movs	r2, #92	@ 0x5c
 8005498:	2103      	movs	r1, #3
 800549a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e0f4      	b.n	800568a <HAL_FDCAN_Init+0x2a6>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	2201      	movs	r2, #1
 80054a8:	4013      	ands	r3, r2
 80054aa:	d0e6      	beq.n	800547a <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2102      	movs	r1, #2
 80054b8:	430a      	orrs	r2, r1
 80054ba:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80054bc:	4a75      	ldr	r2, [pc, #468]	@ (8005694 <HAL_FDCAN_Init+0x2b0>)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	7c1b      	ldrb	r3, [r3, #16]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d108      	bne.n	80054de <HAL_FDCAN_Init+0xfa>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2140      	movs	r1, #64	@ 0x40
 80054d8:	438a      	bics	r2, r1
 80054da:	619a      	str	r2, [r3, #24]
 80054dc:	e007      	b.n	80054ee <HAL_FDCAN_Init+0x10a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	699a      	ldr	r2, [r3, #24]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2140      	movs	r1, #64	@ 0x40
 80054ea:	430a      	orrs	r2, r1
 80054ec:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	7c5b      	ldrb	r3, [r3, #17]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d109      	bne.n	800550a <HAL_FDCAN_Init+0x126>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	699a      	ldr	r2, [r3, #24]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2180      	movs	r1, #128	@ 0x80
 8005502:	01c9      	lsls	r1, r1, #7
 8005504:	430a      	orrs	r2, r1
 8005506:	619a      	str	r2, [r3, #24]
 8005508:	e007      	b.n	800551a <HAL_FDCAN_Init+0x136>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	699a      	ldr	r2, [r3, #24]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4960      	ldr	r1, [pc, #384]	@ (8005698 <HAL_FDCAN_Init+0x2b4>)
 8005516:	400a      	ands	r2, r1
 8005518:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	7c9b      	ldrb	r3, [r3, #18]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d108      	bne.n	8005534 <HAL_FDCAN_Init+0x150>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699a      	ldr	r2, [r3, #24]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	495b      	ldr	r1, [pc, #364]	@ (800569c <HAL_FDCAN_Init+0x2b8>)
 800552e:	400a      	ands	r2, r1
 8005530:	619a      	str	r2, [r3, #24]
 8005532:	e008      	b.n	8005546 <HAL_FDCAN_Init+0x162>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2180      	movs	r1, #128	@ 0x80
 8005540:	0149      	lsls	r1, r1, #5
 8005542:	430a      	orrs	r2, r1
 8005544:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	4a54      	ldr	r2, [pc, #336]	@ (80056a0 <HAL_FDCAN_Init+0x2bc>)
 800554e:	4013      	ands	r3, r2
 8005550:	0019      	movs	r1, r3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689a      	ldr	r2, [r3, #8]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	699a      	ldr	r2, [r3, #24]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	21a4      	movs	r1, #164	@ 0xa4
 800556a:	438a      	bics	r2, r1
 800556c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	691a      	ldr	r2, [r3, #16]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2110      	movs	r1, #16
 800557a:	438a      	bics	r2, r1
 800557c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d108      	bne.n	8005598 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699a      	ldr	r2, [r3, #24]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2104      	movs	r1, #4
 8005592:	430a      	orrs	r2, r1
 8005594:	619a      	str	r2, [r3, #24]
 8005596:	e02c      	b.n	80055f2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d028      	beq.n	80055f2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d01c      	beq.n	80055e2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699a      	ldr	r2, [r3, #24]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2180      	movs	r1, #128	@ 0x80
 80055b4:	430a      	orrs	r2, r1
 80055b6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	691a      	ldr	r2, [r3, #16]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2110      	movs	r1, #16
 80055c4:	430a      	orrs	r2, r1
 80055c6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	2b03      	cmp	r3, #3
 80055ce:	d110      	bne.n	80055f2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	699a      	ldr	r2, [r3, #24]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2120      	movs	r1, #32
 80055dc:	430a      	orrs	r2, r1
 80055de:	619a      	str	r2, [r3, #24]
 80055e0:	e007      	b.n	80055f2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	699a      	ldr	r2, [r3, #24]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2120      	movs	r1, #32
 80055ee:	430a      	orrs	r2, r1
 80055f0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	3b01      	subs	r3, #1
 80055f8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	3b01      	subs	r3, #1
 8005600:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005602:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a1b      	ldr	r3, [r3, #32]
 8005608:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800560a:	431a      	orrs	r2, r3
 800560c:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	3b01      	subs	r3, #1
 8005614:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800561a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800561c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689a      	ldr	r2, [r3, #8]
 8005622:	23c0      	movs	r3, #192	@ 0xc0
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	429a      	cmp	r2, r3
 8005628:	d115      	bne.n	8005656 <HAL_FDCAN_Init+0x272>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005634:	3b01      	subs	r3, #1
 8005636:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005638:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800563e:	3b01      	subs	r3, #1
 8005640:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005642:	431a      	orrs	r2, r3
 8005644:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564a:	3b01      	subs	r3, #1
 800564c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005652:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005654:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	22c0      	movs	r2, #192	@ 0xc0
 800565c:	5899      	ldr	r1, [r3, r2]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	21c0      	movs	r1, #192	@ 0xc0
 800566a:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	0018      	movs	r0, r3
 8005670:	f000 fc0c 	bl	8005e8c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	225c      	movs	r2, #92	@ 0x5c
 8005684:	2101      	movs	r1, #1
 8005686:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	0018      	movs	r0, r3
 800568c:	46bd      	mov	sp, r7
 800568e:	b004      	add	sp, #16
 8005690:	bd80      	pop	{r7, pc}
 8005692:	46c0      	nop			@ (mov r8, r8)
 8005694:	40006500 	.word	0x40006500
 8005698:	ffffbfff 	.word	0xffffbfff
 800569c:	ffffefff 	.word	0xffffefff
 80056a0:	fffffcff 	.word	0xfffffcff

080056a4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	225c      	movs	r2, #92	@ 0x5c
 80056b0:	5c9b      	ldrb	r3, [r3, r2]
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d110      	bne.n	80056da <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	225c      	movs	r2, #92	@ 0x5c
 80056bc:	2102      	movs	r1, #2
 80056be:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2101      	movs	r1, #1
 80056cc:	438a      	bics	r2, r1
 80056ce:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80056d6:	2300      	movs	r3, #0
 80056d8:	e006      	b.n	80056e8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056de:	2204      	movs	r2, #4
 80056e0:	431a      	orrs	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
  }
}
 80056e8:	0018      	movs	r0, r3
 80056ea:	46bd      	mov	sp, r7
 80056ec:	b002      	add	sp, #8
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b086      	sub	sp, #24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	225c      	movs	r2, #92	@ 0x5c
 8005700:	5c9b      	ldrb	r3, [r3, r2]
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b02      	cmp	r3, #2
 8005706:	d12d      	bne.n	8005764 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	22c4      	movs	r2, #196	@ 0xc4
 800570e:	589a      	ldr	r2, [r3, r2]
 8005710:	2380      	movs	r3, #128	@ 0x80
 8005712:	039b      	lsls	r3, r3, #14
 8005714:	4013      	ands	r3, r2
 8005716:	d008      	beq.n	800572a <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800571c:	2280      	movs	r2, #128	@ 0x80
 800571e:	0092      	lsls	r2, r2, #2
 8005720:	431a      	orrs	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e023      	b.n	8005772 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	22c4      	movs	r2, #196	@ 0xc4
 8005730:	589b      	ldr	r3, [r3, r2]
 8005732:	0c1b      	lsrs	r3, r3, #16
 8005734:	2203      	movs	r2, #3
 8005736:	4013      	ands	r3, r2
 8005738:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	68b9      	ldr	r1, [r7, #8]
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 fc03 	bl	8005f4c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2101      	movs	r1, #1
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	4091      	lsls	r1, r2
 8005750:	000a      	movs	r2, r1
 8005752:	21cc      	movs	r1, #204	@ 0xcc
 8005754:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005756:	2201      	movs	r2, #1
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	409a      	lsls	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8005760:	2300      	movs	r3, #0
 8005762:	e006      	b.n	8005772 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005768:	2208      	movs	r2, #8
 800576a:	431a      	orrs	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
  }
}
 8005772:	0018      	movs	r0, r3
 8005774:	46bd      	mov	sp, r7
 8005776:	b006      	add	sp, #24
 8005778:	bd80      	pop	{r7, pc}
	...

0800577c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b08a      	sub	sp, #40	@ 0x28
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
 8005788:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800578a:	2300      	movs	r3, #0
 800578c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800578e:	201b      	movs	r0, #27
 8005790:	183b      	adds	r3, r7, r0
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	215c      	movs	r1, #92	@ 0x5c
 8005796:	5c52      	ldrb	r2, [r2, r1]
 8005798:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800579a:	183b      	adds	r3, r7, r0
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d000      	beq.n	80057a4 <HAL_FDCAN_GetRxMessage+0x28>
 80057a2:	e0f4      	b.n	800598e <HAL_FDCAN_GetRxMessage+0x212>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b40      	cmp	r3, #64	@ 0x40
 80057a8:	d13b      	bne.n	8005822 <HAL_FDCAN_GetRxMessage+0xa6>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2290      	movs	r2, #144	@ 0x90
 80057b0:	589b      	ldr	r3, [r3, r2]
 80057b2:	220f      	movs	r2, #15
 80057b4:	4013      	ands	r3, r2
 80057b6:	d108      	bne.n	80057ca <HAL_FDCAN_GetRxMessage+0x4e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057bc:	2280      	movs	r2, #128	@ 0x80
 80057be:	0052      	lsls	r2, r2, #1
 80057c0:	431a      	orrs	r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e0e8      	b.n	800599c <HAL_FDCAN_GetRxMessage+0x220>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2290      	movs	r2, #144	@ 0x90
 80057d0:	589a      	ldr	r2, [r3, r2]
 80057d2:	2380      	movs	r3, #128	@ 0x80
 80057d4:	045b      	lsls	r3, r3, #17
 80057d6:	401a      	ands	r2, r3
 80057d8:	2380      	movs	r3, #128	@ 0x80
 80057da:	045b      	lsls	r3, r3, #17
 80057dc:	429a      	cmp	r2, r3
 80057de:	d10c      	bne.n	80057fa <HAL_FDCAN_GetRxMessage+0x7e>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2280      	movs	r2, #128	@ 0x80
 80057e6:	589a      	ldr	r2, [r3, r2]
 80057e8:	2380      	movs	r3, #128	@ 0x80
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	401a      	ands	r2, r3
 80057ee:	2380      	movs	r3, #128	@ 0x80
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d101      	bne.n	80057fa <HAL_FDCAN_GetRxMessage+0x7e>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80057f6:	2301      	movs	r3, #1
 80057f8:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2290      	movs	r2, #144	@ 0x90
 8005800:	589b      	ldr	r3, [r3, r2]
 8005802:	0a1b      	lsrs	r3, r3, #8
 8005804:	2203      	movs	r2, #3
 8005806:	4013      	ands	r3, r2
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	18d3      	adds	r3, r2, r3
 800580c:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8005812:	69fa      	ldr	r2, [r7, #28]
 8005814:	0013      	movs	r3, r2
 8005816:	00db      	lsls	r3, r3, #3
 8005818:	189b      	adds	r3, r3, r2
 800581a:	00db      	lsls	r3, r3, #3
 800581c:	18cb      	adds	r3, r1, r3
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005820:	e03a      	b.n	8005898 <HAL_FDCAN_GetRxMessage+0x11c>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2298      	movs	r2, #152	@ 0x98
 8005828:	589b      	ldr	r3, [r3, r2]
 800582a:	220f      	movs	r2, #15
 800582c:	4013      	ands	r3, r2
 800582e:	d108      	bne.n	8005842 <HAL_FDCAN_GetRxMessage+0xc6>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005834:	2280      	movs	r2, #128	@ 0x80
 8005836:	0052      	lsls	r2, r2, #1
 8005838:	431a      	orrs	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e0ac      	b.n	800599c <HAL_FDCAN_GetRxMessage+0x220>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2298      	movs	r2, #152	@ 0x98
 8005848:	589a      	ldr	r2, [r3, r2]
 800584a:	2380      	movs	r3, #128	@ 0x80
 800584c:	045b      	lsls	r3, r3, #17
 800584e:	401a      	ands	r2, r3
 8005850:	2380      	movs	r3, #128	@ 0x80
 8005852:	045b      	lsls	r3, r3, #17
 8005854:	429a      	cmp	r2, r3
 8005856:	d10c      	bne.n	8005872 <HAL_FDCAN_GetRxMessage+0xf6>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2280      	movs	r2, #128	@ 0x80
 800585e:	589a      	ldr	r2, [r3, r2]
 8005860:	2380      	movs	r3, #128	@ 0x80
 8005862:	005b      	lsls	r3, r3, #1
 8005864:	401a      	ands	r2, r3
 8005866:	2380      	movs	r3, #128	@ 0x80
 8005868:	005b      	lsls	r3, r3, #1
 800586a:	429a      	cmp	r2, r3
 800586c:	d101      	bne.n	8005872 <HAL_FDCAN_GetRxMessage+0xf6>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800586e:	2301      	movs	r3, #1
 8005870:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2298      	movs	r2, #152	@ 0x98
 8005878:	589b      	ldr	r3, [r3, r2]
 800587a:	0a1b      	lsrs	r3, r3, #8
 800587c:	2203      	movs	r2, #3
 800587e:	4013      	ands	r3, r2
 8005880:	69fa      	ldr	r2, [r7, #28]
 8005882:	18d3      	adds	r3, r2, r3
 8005884:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800588a:	69fa      	ldr	r2, [r7, #28]
 800588c:	0013      	movs	r3, r2
 800588e:	00db      	lsls	r3, r3, #3
 8005890:	189b      	adds	r3, r3, r2
 8005892:	00db      	lsls	r3, r3, #3
 8005894:	18cb      	adds	r3, r1, r3
 8005896:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	2380      	movs	r3, #128	@ 0x80
 800589e:	05db      	lsls	r3, r3, #23
 80058a0:	401a      	ands	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d107      	bne.n	80058be <HAL_FDCAN_GetRxMessage+0x142>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80058ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	0c9b      	lsrs	r3, r3, #18
 80058b4:	055b      	lsls	r3, r3, #21
 80058b6:	0d5a      	lsrs	r2, r3, #21
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	601a      	str	r2, [r3, #0]
 80058bc:	e005      	b.n	80058ca <HAL_FDCAN_GetRxMessage+0x14e>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	00db      	lsls	r3, r3, #3
 80058c4:	08da      	lsrs	r2, r3, #3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80058ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	2380      	movs	r3, #128	@ 0x80
 80058d0:	059b      	lsls	r3, r3, #22
 80058d2:	401a      	ands	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	0fdb      	lsrs	r3, r3, #31
 80058de:	07da      	lsls	r2, r3, #31
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80058e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e6:	3304      	adds	r3, #4
 80058e8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80058ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	041b      	lsls	r3, r3, #16
 80058f0:	0c1a      	lsrs	r2, r3, #16
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80058f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	0c1b      	lsrs	r3, r3, #16
 80058fc:	220f      	movs	r2, #15
 80058fe:	401a      	ands	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	2380      	movs	r3, #128	@ 0x80
 800590a:	035b      	lsls	r3, r3, #13
 800590c:	401a      	ands	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	2380      	movs	r3, #128	@ 0x80
 8005918:	039b      	lsls	r3, r3, #14
 800591a:	401a      	ands	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	0e1b      	lsrs	r3, r3, #24
 8005926:	227f      	movs	r2, #127	@ 0x7f
 8005928:	401a      	ands	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	0fda      	lsrs	r2, r3, #31
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	3304      	adds	r3, #4
 800593c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005942:	2300      	movs	r3, #0
 8005944:	623b      	str	r3, [r7, #32]
 8005946:	e00a      	b.n	800595e <HAL_FDCAN_GetRxMessage+0x1e2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	6a3b      	ldr	r3, [r7, #32]
 800594c:	18d2      	adds	r2, r2, r3
 800594e:	6839      	ldr	r1, [r7, #0]
 8005950:	6a3b      	ldr	r3, [r7, #32]
 8005952:	18cb      	adds	r3, r1, r3
 8005954:	7812      	ldrb	r2, [r2, #0]
 8005956:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005958:	6a3b      	ldr	r3, [r7, #32]
 800595a:	3301      	adds	r3, #1
 800595c:	623b      	str	r3, [r7, #32]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	4a10      	ldr	r2, [pc, #64]	@ (80059a4 <HAL_FDCAN_GetRxMessage+0x228>)
 8005964:	5cd3      	ldrb	r3, [r2, r3]
 8005966:	001a      	movs	r2, r3
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	4293      	cmp	r3, r2
 800596c:	d3ec      	bcc.n	8005948 <HAL_FDCAN_GetRxMessage+0x1cc>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b40      	cmp	r3, #64	@ 0x40
 8005972:	d105      	bne.n	8005980 <HAL_FDCAN_GetRxMessage+0x204>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2194      	movs	r1, #148	@ 0x94
 800597a:	69fa      	ldr	r2, [r7, #28]
 800597c:	505a      	str	r2, [r3, r1]
 800597e:	e004      	b.n	800598a <HAL_FDCAN_GetRxMessage+0x20e>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	219c      	movs	r1, #156	@ 0x9c
 8005986:	69fa      	ldr	r2, [r7, #28]
 8005988:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	e006      	b.n	800599c <HAL_FDCAN_GetRxMessage+0x220>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005992:	2208      	movs	r2, #8
 8005994:	431a      	orrs	r2, r3
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
  }
}
 800599c:	0018      	movs	r0, r3
 800599e:	46bd      	mov	sp, r7
 80059a0:	b00a      	add	sp, #40	@ 0x28
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	08008e0c 	.word	0x08008e0c

080059a8 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b086      	sub	sp, #24
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80059b4:	2017      	movs	r0, #23
 80059b6:	183b      	adds	r3, r7, r0
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	215c      	movs	r1, #92	@ 0x5c
 80059bc:	5c52      	ldrb	r2, [r2, r1]
 80059be:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80059c0:	0002      	movs	r2, r0
 80059c2:	18bb      	adds	r3, r7, r2
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d004      	beq.n	80059d4 <HAL_FDCAN_ActivateNotification+0x2c>
 80059ca:	18bb      	adds	r3, r7, r2
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d000      	beq.n	80059d4 <HAL_FDCAN_ActivateNotification+0x2c>
 80059d2:	e0b4      	b.n	8005b3e <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059da:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	2207      	movs	r2, #7
 80059e0:	4013      	ands	r3, r2
 80059e2:	d003      	beq.n	80059ec <HAL_FDCAN_ActivateNotification+0x44>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	2201      	movs	r2, #1
 80059e8:	4013      	ands	r3, r2
 80059ea:	d034      	beq.n	8005a56 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2238      	movs	r2, #56	@ 0x38
 80059f0:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80059f2:	d003      	beq.n	80059fc <HAL_FDCAN_ActivateNotification+0x54>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	2202      	movs	r2, #2
 80059f8:	4013      	ands	r3, r2
 80059fa:	d02c      	beq.n	8005a56 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	23e0      	movs	r3, #224	@ 0xe0
 8005a00:	005b      	lsls	r3, r3, #1
 8005a02:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005a04:	d003      	beq.n	8005a0e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	2204      	movs	r2, #4
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	d023      	beq.n	8005a56 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	23f0      	movs	r3, #240	@ 0xf0
 8005a12:	015b      	lsls	r3, r3, #5
 8005a14:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005a16:	d003      	beq.n	8005a20 <HAL_FDCAN_ActivateNotification+0x78>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	2208      	movs	r2, #8
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	d01a      	beq.n	8005a56 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005a20:	68ba      	ldr	r2, [r7, #8]
 8005a22:	23e0      	movs	r3, #224	@ 0xe0
 8005a24:	021b      	lsls	r3, r3, #8
 8005a26:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005a28:	d003      	beq.n	8005a32 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	2210      	movs	r2, #16
 8005a2e:	4013      	ands	r3, r2
 8005a30:	d011      	beq.n	8005a56 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	23c0      	movs	r3, #192	@ 0xc0
 8005a36:	029b      	lsls	r3, r3, #10
 8005a38:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005a3a:	d003      	beq.n	8005a44 <HAL_FDCAN_ActivateNotification+0x9c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2220      	movs	r2, #32
 8005a40:	4013      	ands	r3, r2
 8005a42:	d008      	beq.n	8005a56 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005a44:	68ba      	ldr	r2, [r7, #8]
 8005a46:	23fc      	movs	r3, #252	@ 0xfc
 8005a48:	041b      	lsls	r3, r3, #16
 8005a4a:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005a4c:	d00b      	beq.n	8005a66 <HAL_FDCAN_ActivateNotification+0xbe>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	2240      	movs	r2, #64	@ 0x40
 8005a52:	4013      	ands	r3, r2
 8005a54:	d107      	bne.n	8005a66 <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2101      	movs	r1, #1
 8005a62:	430a      	orrs	r2, r1
 8005a64:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2207      	movs	r2, #7
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	d003      	beq.n	8005a76 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	2201      	movs	r2, #1
 8005a72:	4013      	ands	r3, r2
 8005a74:	d134      	bne.n	8005ae0 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	2238      	movs	r2, #56	@ 0x38
 8005a7a:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005a7c:	d003      	beq.n	8005a86 <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	2202      	movs	r2, #2
 8005a82:	4013      	ands	r3, r2
 8005a84:	d12c      	bne.n	8005ae0 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	23e0      	movs	r3, #224	@ 0xe0
 8005a8a:	005b      	lsls	r3, r3, #1
 8005a8c:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005a8e:	d003      	beq.n	8005a98 <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	2204      	movs	r2, #4
 8005a94:	4013      	ands	r3, r2
 8005a96:	d123      	bne.n	8005ae0 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	23f0      	movs	r3, #240	@ 0xf0
 8005a9c:	015b      	lsls	r3, r3, #5
 8005a9e:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005aa0:	d003      	beq.n	8005aaa <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	2208      	movs	r2, #8
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	d11a      	bne.n	8005ae0 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005aaa:	68ba      	ldr	r2, [r7, #8]
 8005aac:	23e0      	movs	r3, #224	@ 0xe0
 8005aae:	021b      	lsls	r3, r3, #8
 8005ab0:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005ab2:	d003      	beq.n	8005abc <HAL_FDCAN_ActivateNotification+0x114>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	2210      	movs	r2, #16
 8005ab8:	4013      	ands	r3, r2
 8005aba:	d111      	bne.n	8005ae0 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	23c0      	movs	r3, #192	@ 0xc0
 8005ac0:	029b      	lsls	r3, r3, #10
 8005ac2:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005ac4:	d003      	beq.n	8005ace <HAL_FDCAN_ActivateNotification+0x126>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	4013      	ands	r3, r2
 8005acc:	d108      	bne.n	8005ae0 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	23fc      	movs	r3, #252	@ 0xfc
 8005ad2:	041b      	lsls	r3, r3, #16
 8005ad4:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005ad6:	d00b      	beq.n	8005af0 <HAL_FDCAN_ActivateNotification+0x148>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	2240      	movs	r2, #64	@ 0x40
 8005adc:	4013      	ands	r3, r2
 8005ade:	d007      	beq.n	8005af0 <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2102      	movs	r1, #2
 8005aec:	430a      	orrs	r2, r1
 8005aee:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2280      	movs	r2, #128	@ 0x80
 8005af4:	4013      	ands	r3, r2
 8005af6:	d009      	beq.n	8005b0c <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	22dc      	movs	r2, #220	@ 0xdc
 8005afe:	5899      	ldr	r1, [r3, r2]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	21dc      	movs	r1, #220	@ 0xdc
 8005b0a:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	2380      	movs	r3, #128	@ 0x80
 8005b10:	005b      	lsls	r3, r3, #1
 8005b12:	4013      	ands	r3, r2
 8005b14:	d009      	beq.n	8005b2a <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	22e0      	movs	r2, #224	@ 0xe0
 8005b1c:	5899      	ldr	r1, [r3, r2]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	430a      	orrs	r2, r1
 8005b26:	21e0      	movs	r1, #224	@ 0xe0
 8005b28:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	e006      	b.n	8005b4c <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b42:	2202      	movs	r2, #2
 8005b44:	431a      	orrs	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
  }
}
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b006      	add	sp, #24
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08c      	sub	sp, #48	@ 0x30
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005b62:	23e0      	movs	r3, #224	@ 0xe0
 8005b64:	015b      	lsls	r3, r3, #5
 8005b66:	4013      	ands	r3, r2
 8005b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b72:	4013      	ands	r3, r2
 8005b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b7c:	2207      	movs	r2, #7
 8005b7e:	4013      	ands	r3, r2
 8005b80:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b94:	2238      	movs	r2, #56	@ 0x38
 8005b96:	4013      	ands	r3, r2
 8005b98:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005bac:	23f1      	movs	r3, #241	@ 0xf1
 8005bae:	041b      	lsls	r3, r3, #16
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005bc6:	23e0      	movs	r3, #224	@ 0xe0
 8005bc8:	031b      	lsls	r3, r3, #12
 8005bca:	4013      	ands	r3, r2
 8005bcc:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be0:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005be8:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	099b      	lsrs	r3, r3, #6
 8005bee:	001a      	movs	r2, r3
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	d00d      	beq.n	8005c12 <HAL_FDCAN_IRQHandler+0xbe>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	099b      	lsrs	r3, r3, #6
 8005bfa:	001a      	movs	r2, r3
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d007      	beq.n	8005c12 <HAL_FDCAN_IRQHandler+0xbe>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2240      	movs	r2, #64	@ 0x40
 8005c08:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	f000 f924 	bl	8005e5a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	0a1b      	lsrs	r3, r3, #8
 8005c16:	001a      	movs	r2, r3
 8005c18:	2301      	movs	r3, #1
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d01c      	beq.n	8005c58 <HAL_FDCAN_IRQHandler+0x104>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	0a1b      	lsrs	r3, r3, #8
 8005c22:	001a      	movs	r2, r3
 8005c24:	2301      	movs	r3, #1
 8005c26:	4013      	ands	r3, r2
 8005c28:	d016      	beq.n	8005c58 <HAL_FDCAN_IRQHandler+0x104>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	22d8      	movs	r2, #216	@ 0xd8
 8005c30:	589b      	ldr	r3, [r3, r2]
 8005c32:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	22e0      	movs	r2, #224	@ 0xe0
 8005c3a:	589a      	ldr	r2, [r3, r2]
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	4013      	ands	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2280      	movs	r2, #128	@ 0x80
 8005c48:	0052      	lsls	r2, r2, #1
 8005c4a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	0011      	movs	r1, r2
 8005c52:	0018      	movs	r0, r3
 8005c54:	f000 f8e8 	bl	8005e28 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d009      	beq.n	8005c72 <HAL_FDCAN_IRQHandler+0x11e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c64:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	0011      	movs	r1, r2
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	f000 f8b8 	bl	8005de2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d009      	beq.n	8005c8c <HAL_FDCAN_IRQHandler+0x138>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c7e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005c80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	0011      	movs	r1, r2
 8005c86:	0018      	movs	r0, r3
 8005c88:	f000 f8b4 	bl	8005df4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d009      	beq.n	8005ca6 <HAL_FDCAN_IRQHandler+0x152>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c98:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	0011      	movs	r1, r2
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	f7fc ff3f 	bl	8002b24 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	0a5b      	lsrs	r3, r3, #9
 8005caa:	001a      	movs	r2, r3
 8005cac:	2301      	movs	r3, #1
 8005cae:	4013      	ands	r3, r2
 8005cb0:	d00e      	beq.n	8005cd0 <HAL_FDCAN_IRQHandler+0x17c>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	0a5b      	lsrs	r3, r3, #9
 8005cb6:	001a      	movs	r2, r3
 8005cb8:	2301      	movs	r3, #1
 8005cba:	4013      	ands	r3, r2
 8005cbc:	d008      	beq.n	8005cd0 <HAL_FDCAN_IRQHandler+0x17c>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2280      	movs	r2, #128	@ 0x80
 8005cc4:	0092      	lsls	r2, r2, #2
 8005cc6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	0018      	movs	r0, r3
 8005ccc:	f000 f89b 	bl	8005e06 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	09db      	lsrs	r3, r3, #7
 8005cd4:	001a      	movs	r2, r3
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	4013      	ands	r3, r2
 8005cda:	d01b      	beq.n	8005d14 <HAL_FDCAN_IRQHandler+0x1c0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	09db      	lsrs	r3, r3, #7
 8005ce0:	001a      	movs	r2, r3
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	d015      	beq.n	8005d14 <HAL_FDCAN_IRQHandler+0x1c0>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	22d4      	movs	r2, #212	@ 0xd4
 8005cee:	589b      	ldr	r3, [r3, r2]
 8005cf0:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	22dc      	movs	r2, #220	@ 0xdc
 8005cf8:	589a      	ldr	r2, [r3, r2]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2280      	movs	r2, #128	@ 0x80
 8005d06:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	0011      	movs	r1, r2
 8005d0e:	0018      	movs	r0, r3
 8005d10:	f000 f881 	bl	8005e16 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	0b5b      	lsrs	r3, r3, #13
 8005d18:	001a      	movs	r2, r3
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	d00e      	beq.n	8005d3e <HAL_FDCAN_IRQHandler+0x1ea>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	0b5b      	lsrs	r3, r3, #13
 8005d24:	001a      	movs	r2, r3
 8005d26:	2301      	movs	r3, #1
 8005d28:	4013      	ands	r3, r2
 8005d2a:	d008      	beq.n	8005d3e <HAL_FDCAN_IRQHandler+0x1ea>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2280      	movs	r2, #128	@ 0x80
 8005d32:	0192      	lsls	r2, r2, #6
 8005d34:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	0018      	movs	r0, r3
 8005d3a:	f000 f87e 	bl	8005e3a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	0bdb      	lsrs	r3, r3, #15
 8005d42:	001a      	movs	r2, r3
 8005d44:	2301      	movs	r3, #1
 8005d46:	4013      	ands	r3, r2
 8005d48:	d00e      	beq.n	8005d68 <HAL_FDCAN_IRQHandler+0x214>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	0bdb      	lsrs	r3, r3, #15
 8005d4e:	001a      	movs	r2, r3
 8005d50:	2301      	movs	r3, #1
 8005d52:	4013      	ands	r3, r2
 8005d54:	d008      	beq.n	8005d68 <HAL_FDCAN_IRQHandler+0x214>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2280      	movs	r2, #128	@ 0x80
 8005d5c:	0212      	lsls	r2, r2, #8
 8005d5e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	0018      	movs	r0, r3
 8005d64:	f000 f871 	bl	8005e4a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	0b9b      	lsrs	r3, r3, #14
 8005d6c:	001a      	movs	r2, r3
 8005d6e:	2301      	movs	r3, #1
 8005d70:	4013      	ands	r3, r2
 8005d72:	d010      	beq.n	8005d96 <HAL_FDCAN_IRQHandler+0x242>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	0b9b      	lsrs	r3, r3, #14
 8005d78:	001a      	movs	r2, r3
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	d00a      	beq.n	8005d96 <HAL_FDCAN_IRQHandler+0x242>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2280      	movs	r2, #128	@ 0x80
 8005d86:	01d2      	lsls	r2, r2, #7
 8005d88:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d8e:	2280      	movs	r2, #128	@ 0x80
 8005d90:	431a      	orrs	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d009      	beq.n	8005db0 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69fa      	ldr	r2, [r7, #28]
 8005da2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005da4:	69fa      	ldr	r2, [r7, #28]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	0011      	movs	r1, r2
 8005daa:	0018      	movs	r0, r3
 8005dac:	f000 f865 	bl	8005e7a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d009      	beq.n	8005dca <HAL_FDCAN_IRQHandler+0x276>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	6a3a      	ldr	r2, [r7, #32]
 8005dbc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
 8005dc4:	431a      	orrs	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_FDCAN_IRQHandler+0x286>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	f000 f848 	bl	8005e6a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005dda:	46c0      	nop			@ (mov r8, r8)
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b00c      	add	sp, #48	@ 0x30
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
 8005dea:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005dec:	46c0      	nop			@ (mov r8, r8)
 8005dee:	46bd      	mov	sp, r7
 8005df0:	b002      	add	sp, #8
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005dfe:	46c0      	nop			@ (mov r8, r8)
 8005e00:	46bd      	mov	sp, r7
 8005e02:	b002      	add	sp, #8
 8005e04:	bd80      	pop	{r7, pc}

08005e06 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b082      	sub	sp, #8
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005e0e:	46c0      	nop			@ (mov r8, r8)
 8005e10:	46bd      	mov	sp, r7
 8005e12:	b002      	add	sp, #8
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b082      	sub	sp, #8
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
 8005e1e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005e20:	46c0      	nop			@ (mov r8, r8)
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b002      	add	sp, #8
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b082      	sub	sp, #8
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005e32:	46c0      	nop			@ (mov r8, r8)
 8005e34:	46bd      	mov	sp, r7
 8005e36:	b002      	add	sp, #8
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b082      	sub	sp, #8
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005e42:	46c0      	nop			@ (mov r8, r8)
 8005e44:	46bd      	mov	sp, r7
 8005e46:	b002      	add	sp, #8
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b082      	sub	sp, #8
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005e52:	46c0      	nop			@ (mov r8, r8)
 8005e54:	46bd      	mov	sp, r7
 8005e56:	b002      	add	sp, #8
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b082      	sub	sp, #8
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005e62:	46c0      	nop			@ (mov r8, r8)
 8005e64:	46bd      	mov	sp, r7
 8005e66:	b002      	add	sp, #8
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b082      	sub	sp, #8
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005e72:	46c0      	nop			@ (mov r8, r8)
 8005e74:	46bd      	mov	sp, r7
 8005e76:	b002      	add	sp, #8
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
 8005e82:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005e84:	46c0      	nop			@ (mov r8, r8)
 8005e86:	46bd      	mov	sp, r7
 8005e88:	b002      	add	sp, #8
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005e94:	4b2a      	ldr	r3, [pc, #168]	@ (8005f40 <FDCAN_CalcultateRamBlockAddresses+0xb4>)
 8005e96:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2280      	movs	r2, #128	@ 0x80
 8005ea4:	589b      	ldr	r3, [r3, r2]
 8005ea6:	4a27      	ldr	r2, [pc, #156]	@ (8005f44 <FDCAN_CalcultateRamBlockAddresses+0xb8>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	0019      	movs	r1, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eb0:	041a      	lsls	r2, r3, #16
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	2180      	movs	r1, #128	@ 0x80
 8005eba:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	3370      	adds	r3, #112	@ 0x70
 8005ec0:	001a      	movs	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2280      	movs	r2, #128	@ 0x80
 8005ecc:	589b      	ldr	r3, [r3, r2]
 8005ece:	4a1e      	ldr	r2, [pc, #120]	@ (8005f48 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	0019      	movs	r1, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed8:	061a      	lsls	r2, r3, #24
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	2180      	movs	r1, #128	@ 0x80
 8005ee2:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	33b0      	adds	r3, #176	@ 0xb0
 8005ee8:	001a      	movs	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	3389      	adds	r3, #137	@ 0x89
 8005ef2:	33ff      	adds	r3, #255	@ 0xff
 8005ef4:	001a      	movs	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2298      	movs	r2, #152	@ 0x98
 8005efe:	0092      	lsls	r2, r2, #2
 8005f00:	189a      	adds	r2, r3, r2
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	229e      	movs	r2, #158	@ 0x9e
 8005f0a:	0092      	lsls	r2, r2, #2
 8005f0c:	189a      	adds	r2, r3, r2
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	e005      	b.n	8005f24 <FDCAN_CalcultateRamBlockAddresses+0x98>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	3304      	adds	r3, #4
 8005f22:	60fb      	str	r3, [r7, #12]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	22d4      	movs	r2, #212	@ 0xd4
 8005f28:	0092      	lsls	r2, r2, #2
 8005f2a:	4694      	mov	ip, r2
 8005f2c:	4463      	add	r3, ip
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d3f1      	bcc.n	8005f18 <FDCAN_CalcultateRamBlockAddresses+0x8c>
  }
}
 8005f34:	46c0      	nop			@ (mov r8, r8)
 8005f36:	46c0      	nop			@ (mov r8, r8)
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	b004      	add	sp, #16
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	46c0      	nop			@ (mov r8, r8)
 8005f40:	4000b400 	.word	0x4000b400
 8005f44:	ffe0ffff 	.word	0xffe0ffff
 8005f48:	f0ffffff 	.word	0xf0ffffff

08005f4c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b088      	sub	sp, #32
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
 8005f58:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10a      	bne.n	8005f78 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005f6a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f72:	4313      	orrs	r3, r2
 8005f74:	61fb      	str	r3, [r7, #28]
 8005f76:	e00b      	b.n	8005f90 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005f80:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005f86:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f88:	2280      	movs	r2, #128	@ 0x80
 8005f8a:	05d2      	lsls	r2, r2, #23
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	6a1b      	ldr	r3, [r3, #32]
 8005f94:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f9a:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005fa0:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005fa6:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005fb6:	683a      	ldr	r2, [r7, #0]
 8005fb8:	0013      	movs	r3, r2
 8005fba:	00db      	lsls	r3, r3, #3
 8005fbc:	189b      	adds	r3, r3, r2
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	18cb      	adds	r3, r1, r3
 8005fc2:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	69fa      	ldr	r2, [r7, #28]
 8005fc8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	3304      	adds	r3, #4
 8005fce:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	3304      	adds	r3, #4
 8005fda:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005fdc:	2300      	movs	r3, #0
 8005fde:	617b      	str	r3, [r7, #20]
 8005fe0:	e020      	b.n	8006024 <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	3303      	adds	r3, #3
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	18d3      	adds	r3, r2, r3
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	3302      	adds	r3, #2
 8005ff2:	6879      	ldr	r1, [r7, #4]
 8005ff4:	18cb      	adds	r3, r1, r3
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005ffa:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	3301      	adds	r3, #1
 8006000:	6879      	ldr	r1, [r7, #4]
 8006002:	18cb      	adds	r3, r1, r3
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006008:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800600a:	6879      	ldr	r1, [r7, #4]
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	188a      	adds	r2, r1, r2
 8006010:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006012:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	3304      	adds	r3, #4
 800601c:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	3304      	adds	r3, #4
 8006022:	617b      	str	r3, [r7, #20]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	4a05      	ldr	r2, [pc, #20]	@ (8006040 <FDCAN_CopyMessageToRAM+0xf4>)
 800602a:	5cd3      	ldrb	r3, [r2, r3]
 800602c:	001a      	movs	r2, r3
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	4293      	cmp	r3, r2
 8006032:	d3d6      	bcc.n	8005fe2 <FDCAN_CopyMessageToRAM+0x96>
  }
}
 8006034:	46c0      	nop			@ (mov r8, r8)
 8006036:	46c0      	nop			@ (mov r8, r8)
 8006038:	46bd      	mov	sp, r7
 800603a:	b008      	add	sp, #32
 800603c:	bd80      	pop	{r7, pc}
 800603e:	46c0      	nop			@ (mov r8, r8)
 8006040:	08008e0c 	.word	0x08008e0c

08006044 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800604e:	2300      	movs	r3, #0
 8006050:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006052:	e153      	b.n	80062fc <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2101      	movs	r1, #1
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4091      	lsls	r1, r2
 800605e:	000a      	movs	r2, r1
 8006060:	4013      	ands	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d100      	bne.n	800606c <HAL_GPIO_Init+0x28>
 800606a:	e144      	b.n	80062f6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	2b02      	cmp	r3, #2
 8006072:	d003      	beq.n	800607c <HAL_GPIO_Init+0x38>
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	2b12      	cmp	r3, #18
 800607a:	d125      	bne.n	80060c8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	08da      	lsrs	r2, r3, #3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	3208      	adds	r2, #8
 8006084:	0092      	lsls	r2, r2, #2
 8006086:	58d3      	ldr	r3, [r2, r3]
 8006088:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	2207      	movs	r2, #7
 800608e:	4013      	ands	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	220f      	movs	r2, #15
 8006094:	409a      	lsls	r2, r3
 8006096:	0013      	movs	r3, r2
 8006098:	43da      	mvns	r2, r3
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	4013      	ands	r3, r2
 800609e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	220f      	movs	r2, #15
 80060a6:	401a      	ands	r2, r3
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	2107      	movs	r1, #7
 80060ac:	400b      	ands	r3, r1
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	409a      	lsls	r2, r3
 80060b2:	0013      	movs	r3, r2
 80060b4:	697a      	ldr	r2, [r7, #20]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	08da      	lsrs	r2, r3, #3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	3208      	adds	r2, #8
 80060c2:	0092      	lsls	r2, r2, #2
 80060c4:	6979      	ldr	r1, [r7, #20]
 80060c6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	005b      	lsls	r3, r3, #1
 80060d2:	2203      	movs	r2, #3
 80060d4:	409a      	lsls	r2, r3
 80060d6:	0013      	movs	r3, r2
 80060d8:	43da      	mvns	r2, r3
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	4013      	ands	r3, r2
 80060de:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2203      	movs	r2, #3
 80060e6:	401a      	ands	r2, r3
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	005b      	lsls	r3, r3, #1
 80060ec:	409a      	lsls	r2, r3
 80060ee:	0013      	movs	r3, r2
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d00b      	beq.n	800611c <HAL_GPIO_Init+0xd8>
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b02      	cmp	r3, #2
 800610a:	d007      	beq.n	800611c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006110:	2b11      	cmp	r3, #17
 8006112:	d003      	beq.n	800611c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	2b12      	cmp	r3, #18
 800611a:	d130      	bne.n	800617e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	2203      	movs	r2, #3
 8006128:	409a      	lsls	r2, r3
 800612a:	0013      	movs	r3, r2
 800612c:	43da      	mvns	r2, r3
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	4013      	ands	r3, r2
 8006132:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	68da      	ldr	r2, [r3, #12]
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	409a      	lsls	r2, r3
 800613e:	0013      	movs	r3, r2
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006152:	2201      	movs	r2, #1
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	409a      	lsls	r2, r3
 8006158:	0013      	movs	r3, r2
 800615a:	43da      	mvns	r2, r3
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	4013      	ands	r3, r2
 8006160:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	091b      	lsrs	r3, r3, #4
 8006168:	2201      	movs	r2, #1
 800616a:	401a      	ands	r2, r3
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	409a      	lsls	r2, r3
 8006170:	0013      	movs	r3, r2
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	2b03      	cmp	r3, #3
 8006184:	d017      	beq.n	80061b6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	005b      	lsls	r3, r3, #1
 8006190:	2203      	movs	r2, #3
 8006192:	409a      	lsls	r2, r3
 8006194:	0013      	movs	r3, r2
 8006196:	43da      	mvns	r2, r3
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	4013      	ands	r3, r2
 800619c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	689a      	ldr	r2, [r3, #8]
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	005b      	lsls	r3, r3, #1
 80061a6:	409a      	lsls	r2, r3
 80061a8:	0013      	movs	r3, r2
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	2380      	movs	r3, #128	@ 0x80
 80061bc:	055b      	lsls	r3, r3, #21
 80061be:	4013      	ands	r3, r2
 80061c0:	d100      	bne.n	80061c4 <HAL_GPIO_Init+0x180>
 80061c2:	e098      	b.n	80062f6 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80061c4:	4a53      	ldr	r2, [pc, #332]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	089b      	lsrs	r3, r3, #2
 80061ca:	3318      	adds	r3, #24
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	589b      	ldr	r3, [r3, r2]
 80061d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	2203      	movs	r2, #3
 80061d6:	4013      	ands	r3, r2
 80061d8:	00db      	lsls	r3, r3, #3
 80061da:	220f      	movs	r2, #15
 80061dc:	409a      	lsls	r2, r3
 80061de:	0013      	movs	r3, r2
 80061e0:	43da      	mvns	r2, r3
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	4013      	ands	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	23a0      	movs	r3, #160	@ 0xa0
 80061ec:	05db      	lsls	r3, r3, #23
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d019      	beq.n	8006226 <HAL_GPIO_Init+0x1e2>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a48      	ldr	r2, [pc, #288]	@ (8006318 <HAL_GPIO_Init+0x2d4>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d013      	beq.n	8006222 <HAL_GPIO_Init+0x1de>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a47      	ldr	r2, [pc, #284]	@ (800631c <HAL_GPIO_Init+0x2d8>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d00d      	beq.n	800621e <HAL_GPIO_Init+0x1da>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a46      	ldr	r2, [pc, #280]	@ (8006320 <HAL_GPIO_Init+0x2dc>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d007      	beq.n	800621a <HAL_GPIO_Init+0x1d6>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a45      	ldr	r2, [pc, #276]	@ (8006324 <HAL_GPIO_Init+0x2e0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d101      	bne.n	8006216 <HAL_GPIO_Init+0x1d2>
 8006212:	2305      	movs	r3, #5
 8006214:	e008      	b.n	8006228 <HAL_GPIO_Init+0x1e4>
 8006216:	2306      	movs	r3, #6
 8006218:	e006      	b.n	8006228 <HAL_GPIO_Init+0x1e4>
 800621a:	2303      	movs	r3, #3
 800621c:	e004      	b.n	8006228 <HAL_GPIO_Init+0x1e4>
 800621e:	2302      	movs	r3, #2
 8006220:	e002      	b.n	8006228 <HAL_GPIO_Init+0x1e4>
 8006222:	2301      	movs	r3, #1
 8006224:	e000      	b.n	8006228 <HAL_GPIO_Init+0x1e4>
 8006226:	2300      	movs	r3, #0
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	2103      	movs	r1, #3
 800622c:	400a      	ands	r2, r1
 800622e:	00d2      	lsls	r2, r2, #3
 8006230:	4093      	lsls	r3, r2
 8006232:	697a      	ldr	r2, [r7, #20]
 8006234:	4313      	orrs	r3, r2
 8006236:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8006238:	4936      	ldr	r1, [pc, #216]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	089b      	lsrs	r3, r3, #2
 800623e:	3318      	adds	r3, #24
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8006246:	4a33      	ldr	r2, [pc, #204]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 8006248:	2380      	movs	r3, #128	@ 0x80
 800624a:	58d3      	ldr	r3, [r2, r3]
 800624c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	43da      	mvns	r2, r3
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	4013      	ands	r3, r2
 8006256:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	2380      	movs	r3, #128	@ 0x80
 800625e:	025b      	lsls	r3, r3, #9
 8006260:	4013      	ands	r3, r2
 8006262:	d003      	beq.n	800626c <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8006264:	697a      	ldr	r2, [r7, #20]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4313      	orrs	r3, r2
 800626a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800626c:	4929      	ldr	r1, [pc, #164]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 800626e:	2280      	movs	r2, #128	@ 0x80
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8006274:	4a27      	ldr	r2, [pc, #156]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 8006276:	2384      	movs	r3, #132	@ 0x84
 8006278:	58d3      	ldr	r3, [r2, r3]
 800627a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	43da      	mvns	r2, r3
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	4013      	ands	r3, r2
 8006284:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	2380      	movs	r3, #128	@ 0x80
 800628c:	029b      	lsls	r3, r3, #10
 800628e:	4013      	ands	r3, r2
 8006290:	d003      	beq.n	800629a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4313      	orrs	r3, r2
 8006298:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800629a:	491e      	ldr	r1, [pc, #120]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 800629c:	2284      	movs	r2, #132	@ 0x84
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80062a2:	4b1c      	ldr	r3, [pc, #112]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	43da      	mvns	r2, r3
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	4013      	ands	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	2380      	movs	r3, #128	@ 0x80
 80062b8:	035b      	lsls	r3, r3, #13
 80062ba:	4013      	ands	r3, r2
 80062bc:	d003      	beq.n	80062c6 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80062c6:	4b13      	ldr	r3, [pc, #76]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80062cc:	4b11      	ldr	r3, [pc, #68]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	43da      	mvns	r2, r3
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	4013      	ands	r3, r2
 80062da:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	2380      	movs	r3, #128	@ 0x80
 80062e2:	039b      	lsls	r3, r3, #14
 80062e4:	4013      	ands	r3, r2
 80062e6:	d003      	beq.n	80062f0 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80062f0:	4b08      	ldr	r3, [pc, #32]	@ (8006314 <HAL_GPIO_Init+0x2d0>)
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	3301      	adds	r3, #1
 80062fa:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	40da      	lsrs	r2, r3
 8006304:	1e13      	subs	r3, r2, #0
 8006306:	d000      	beq.n	800630a <HAL_GPIO_Init+0x2c6>
 8006308:	e6a4      	b.n	8006054 <HAL_GPIO_Init+0x10>
  }
}
 800630a:	46c0      	nop			@ (mov r8, r8)
 800630c:	46c0      	nop			@ (mov r8, r8)
 800630e:	46bd      	mov	sp, r7
 8006310:	b006      	add	sp, #24
 8006312:	bd80      	pop	{r7, pc}
 8006314:	40021800 	.word	0x40021800
 8006318:	50000400 	.word	0x50000400
 800631c:	50000800 	.word	0x50000800
 8006320:	50000c00 	.word	0x50000c00
 8006324:	50001400 	.word	0x50001400

08006328 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	000a      	movs	r2, r1
 8006332:	1cbb      	adds	r3, r7, #2
 8006334:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	1cba      	adds	r2, r7, #2
 800633c:	8812      	ldrh	r2, [r2, #0]
 800633e:	4013      	ands	r3, r2
 8006340:	d004      	beq.n	800634c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8006342:	230f      	movs	r3, #15
 8006344:	18fb      	adds	r3, r7, r3
 8006346:	2201      	movs	r2, #1
 8006348:	701a      	strb	r2, [r3, #0]
 800634a:	e003      	b.n	8006354 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800634c:	230f      	movs	r3, #15
 800634e:	18fb      	adds	r3, r7, r3
 8006350:	2200      	movs	r2, #0
 8006352:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8006354:	230f      	movs	r3, #15
 8006356:	18fb      	adds	r3, r7, r3
 8006358:	781b      	ldrb	r3, [r3, #0]
}
 800635a:	0018      	movs	r0, r3
 800635c:	46bd      	mov	sp, r7
 800635e:	b004      	add	sp, #16
 8006360:	bd80      	pop	{r7, pc}

08006362 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006362:	b580      	push	{r7, lr}
 8006364:	b082      	sub	sp, #8
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
 800636a:	0008      	movs	r0, r1
 800636c:	0011      	movs	r1, r2
 800636e:	1cbb      	adds	r3, r7, #2
 8006370:	1c02      	adds	r2, r0, #0
 8006372:	801a      	strh	r2, [r3, #0]
 8006374:	1c7b      	adds	r3, r7, #1
 8006376:	1c0a      	adds	r2, r1, #0
 8006378:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800637a:	1c7b      	adds	r3, r7, #1
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d004      	beq.n	800638c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006382:	1cbb      	adds	r3, r7, #2
 8006384:	881a      	ldrh	r2, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800638a:	e003      	b.n	8006394 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800638c:	1cbb      	adds	r3, r7, #2
 800638e:	881a      	ldrh	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006394:	46c0      	nop			@ (mov r8, r8)
 8006396:	46bd      	mov	sp, r7
 8006398:	b002      	add	sp, #8
 800639a:	bd80      	pop	{r7, pc}

0800639c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b086      	sub	sp, #24
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d101      	bne.n	80063ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e1d0      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2201      	movs	r2, #1
 80063b4:	4013      	ands	r3, r2
 80063b6:	d100      	bne.n	80063ba <HAL_RCC_OscConfig+0x1e>
 80063b8:	e069      	b.n	800648e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063ba:	4bc8      	ldr	r3, [pc, #800]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	2238      	movs	r2, #56	@ 0x38
 80063c0:	4013      	ands	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	2b08      	cmp	r3, #8
 80063c8:	d105      	bne.n	80063d6 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d15d      	bne.n	800648e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e1bc      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685a      	ldr	r2, [r3, #4]
 80063da:	2380      	movs	r3, #128	@ 0x80
 80063dc:	025b      	lsls	r3, r3, #9
 80063de:	429a      	cmp	r2, r3
 80063e0:	d107      	bne.n	80063f2 <HAL_RCC_OscConfig+0x56>
 80063e2:	4bbe      	ldr	r3, [pc, #760]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	4bbd      	ldr	r3, [pc, #756]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80063e8:	2180      	movs	r1, #128	@ 0x80
 80063ea:	0249      	lsls	r1, r1, #9
 80063ec:	430a      	orrs	r2, r1
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	e020      	b.n	8006434 <HAL_RCC_OscConfig+0x98>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	23a0      	movs	r3, #160	@ 0xa0
 80063f8:	02db      	lsls	r3, r3, #11
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d10e      	bne.n	800641c <HAL_RCC_OscConfig+0x80>
 80063fe:	4bb7      	ldr	r3, [pc, #732]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	4bb6      	ldr	r3, [pc, #728]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006404:	2180      	movs	r1, #128	@ 0x80
 8006406:	02c9      	lsls	r1, r1, #11
 8006408:	430a      	orrs	r2, r1
 800640a:	601a      	str	r2, [r3, #0]
 800640c:	4bb3      	ldr	r3, [pc, #716]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	4bb2      	ldr	r3, [pc, #712]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006412:	2180      	movs	r1, #128	@ 0x80
 8006414:	0249      	lsls	r1, r1, #9
 8006416:	430a      	orrs	r2, r1
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	e00b      	b.n	8006434 <HAL_RCC_OscConfig+0x98>
 800641c:	4baf      	ldr	r3, [pc, #700]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	4bae      	ldr	r3, [pc, #696]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006422:	49af      	ldr	r1, [pc, #700]	@ (80066e0 <HAL_RCC_OscConfig+0x344>)
 8006424:	400a      	ands	r2, r1
 8006426:	601a      	str	r2, [r3, #0]
 8006428:	4bac      	ldr	r3, [pc, #688]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	4bab      	ldr	r3, [pc, #684]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800642e:	49ad      	ldr	r1, [pc, #692]	@ (80066e4 <HAL_RCC_OscConfig+0x348>)
 8006430:	400a      	ands	r2, r1
 8006432:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d014      	beq.n	8006466 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800643c:	f7fd fe36 	bl	80040ac <HAL_GetTick>
 8006440:	0003      	movs	r3, r0
 8006442:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006444:	e008      	b.n	8006458 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006446:	f7fd fe31 	bl	80040ac <HAL_GetTick>
 800644a:	0002      	movs	r2, r0
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	2b64      	cmp	r3, #100	@ 0x64
 8006452:	d901      	bls.n	8006458 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e17b      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006458:	4ba0      	ldr	r3, [pc, #640]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	2380      	movs	r3, #128	@ 0x80
 800645e:	029b      	lsls	r3, r3, #10
 8006460:	4013      	ands	r3, r2
 8006462:	d0f0      	beq.n	8006446 <HAL_RCC_OscConfig+0xaa>
 8006464:	e013      	b.n	800648e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006466:	f7fd fe21 	bl	80040ac <HAL_GetTick>
 800646a:	0003      	movs	r3, r0
 800646c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800646e:	e008      	b.n	8006482 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006470:	f7fd fe1c 	bl	80040ac <HAL_GetTick>
 8006474:	0002      	movs	r2, r0
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	2b64      	cmp	r3, #100	@ 0x64
 800647c:	d901      	bls.n	8006482 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e166      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006482:	4b96      	ldr	r3, [pc, #600]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	2380      	movs	r3, #128	@ 0x80
 8006488:	029b      	lsls	r3, r3, #10
 800648a:	4013      	ands	r3, r2
 800648c:	d1f0      	bne.n	8006470 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2202      	movs	r2, #2
 8006494:	4013      	ands	r3, r2
 8006496:	d100      	bne.n	800649a <HAL_RCC_OscConfig+0xfe>
 8006498:	e086      	b.n	80065a8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800649a:	4b90      	ldr	r3, [pc, #576]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	2238      	movs	r2, #56	@ 0x38
 80064a0:	4013      	ands	r3, r2
 80064a2:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d12f      	bne.n	800650a <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d101      	bne.n	80064b6 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e14c      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064b6:	4b89      	ldr	r3, [pc, #548]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	4a8b      	ldr	r2, [pc, #556]	@ (80066e8 <HAL_RCC_OscConfig+0x34c>)
 80064bc:	4013      	ands	r3, r2
 80064be:	0019      	movs	r1, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	695b      	ldr	r3, [r3, #20]
 80064c4:	021a      	lsls	r2, r3, #8
 80064c6:	4b85      	ldr	r3, [pc, #532]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80064c8:	430a      	orrs	r2, r1
 80064ca:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d112      	bne.n	80064f8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80064d2:	4b82      	ldr	r3, [pc, #520]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a85      	ldr	r2, [pc, #532]	@ (80066ec <HAL_RCC_OscConfig+0x350>)
 80064d8:	4013      	ands	r3, r2
 80064da:	0019      	movs	r1, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	691a      	ldr	r2, [r3, #16]
 80064e0:	4b7e      	ldr	r3, [pc, #504]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80064e2:	430a      	orrs	r2, r1
 80064e4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80064e6:	4b7d      	ldr	r3, [pc, #500]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	0adb      	lsrs	r3, r3, #11
 80064ec:	2207      	movs	r2, #7
 80064ee:	4013      	ands	r3, r2
 80064f0:	4a7f      	ldr	r2, [pc, #508]	@ (80066f0 <HAL_RCC_OscConfig+0x354>)
 80064f2:	40da      	lsrs	r2, r3
 80064f4:	4b7f      	ldr	r3, [pc, #508]	@ (80066f4 <HAL_RCC_OscConfig+0x358>)
 80064f6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80064f8:	4b7f      	ldr	r3, [pc, #508]	@ (80066f8 <HAL_RCC_OscConfig+0x35c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	0018      	movs	r0, r3
 80064fe:	f7fd fd79 	bl	8003ff4 <HAL_InitTick>
 8006502:	1e03      	subs	r3, r0, #0
 8006504:	d050      	beq.n	80065a8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e122      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d030      	beq.n	8006574 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006512:	4b72      	ldr	r3, [pc, #456]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a75      	ldr	r2, [pc, #468]	@ (80066ec <HAL_RCC_OscConfig+0x350>)
 8006518:	4013      	ands	r3, r2
 800651a:	0019      	movs	r1, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	691a      	ldr	r2, [r3, #16]
 8006520:	4b6e      	ldr	r3, [pc, #440]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006522:	430a      	orrs	r2, r1
 8006524:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8006526:	4b6d      	ldr	r3, [pc, #436]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	4b6c      	ldr	r3, [pc, #432]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800652c:	2180      	movs	r1, #128	@ 0x80
 800652e:	0049      	lsls	r1, r1, #1
 8006530:	430a      	orrs	r2, r1
 8006532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006534:	f7fd fdba 	bl	80040ac <HAL_GetTick>
 8006538:	0003      	movs	r3, r0
 800653a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800653c:	e008      	b.n	8006550 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800653e:	f7fd fdb5 	bl	80040ac <HAL_GetTick>
 8006542:	0002      	movs	r2, r0
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	2b02      	cmp	r3, #2
 800654a:	d901      	bls.n	8006550 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e0ff      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006550:	4b62      	ldr	r3, [pc, #392]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	2380      	movs	r3, #128	@ 0x80
 8006556:	00db      	lsls	r3, r3, #3
 8006558:	4013      	ands	r3, r2
 800655a:	d0f0      	beq.n	800653e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800655c:	4b5f      	ldr	r3, [pc, #380]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	4a61      	ldr	r2, [pc, #388]	@ (80066e8 <HAL_RCC_OscConfig+0x34c>)
 8006562:	4013      	ands	r3, r2
 8006564:	0019      	movs	r1, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	021a      	lsls	r2, r3, #8
 800656c:	4b5b      	ldr	r3, [pc, #364]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800656e:	430a      	orrs	r2, r1
 8006570:	605a      	str	r2, [r3, #4]
 8006572:	e019      	b.n	80065a8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8006574:	4b59      	ldr	r3, [pc, #356]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	4b58      	ldr	r3, [pc, #352]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800657a:	4960      	ldr	r1, [pc, #384]	@ (80066fc <HAL_RCC_OscConfig+0x360>)
 800657c:	400a      	ands	r2, r1
 800657e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006580:	f7fd fd94 	bl	80040ac <HAL_GetTick>
 8006584:	0003      	movs	r3, r0
 8006586:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006588:	e008      	b.n	800659c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800658a:	f7fd fd8f 	bl	80040ac <HAL_GetTick>
 800658e:	0002      	movs	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d901      	bls.n	800659c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e0d9      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800659c:	4b4f      	ldr	r3, [pc, #316]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	2380      	movs	r3, #128	@ 0x80
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	4013      	ands	r3, r2
 80065a6:	d1f0      	bne.n	800658a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2208      	movs	r2, #8
 80065ae:	4013      	ands	r3, r2
 80065b0:	d042      	beq.n	8006638 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80065b2:	4b4a      	ldr	r3, [pc, #296]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	2238      	movs	r2, #56	@ 0x38
 80065b8:	4013      	ands	r3, r2
 80065ba:	2b18      	cmp	r3, #24
 80065bc:	d105      	bne.n	80065ca <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d138      	bne.n	8006638 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e0c2      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d019      	beq.n	8006606 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80065d2:	4b42      	ldr	r3, [pc, #264]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80065d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80065d6:	4b41      	ldr	r3, [pc, #260]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80065d8:	2101      	movs	r1, #1
 80065da:	430a      	orrs	r2, r1
 80065dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065de:	f7fd fd65 	bl	80040ac <HAL_GetTick>
 80065e2:	0003      	movs	r3, r0
 80065e4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80065e6:	e008      	b.n	80065fa <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80065e8:	f7fd fd60 	bl	80040ac <HAL_GetTick>
 80065ec:	0002      	movs	r2, r0
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d901      	bls.n	80065fa <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e0aa      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80065fa:	4b38      	ldr	r3, [pc, #224]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80065fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065fe:	2202      	movs	r2, #2
 8006600:	4013      	ands	r3, r2
 8006602:	d0f1      	beq.n	80065e8 <HAL_RCC_OscConfig+0x24c>
 8006604:	e018      	b.n	8006638 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006606:	4b35      	ldr	r3, [pc, #212]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006608:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800660a:	4b34      	ldr	r3, [pc, #208]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800660c:	2101      	movs	r1, #1
 800660e:	438a      	bics	r2, r1
 8006610:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006612:	f7fd fd4b 	bl	80040ac <HAL_GetTick>
 8006616:	0003      	movs	r3, r0
 8006618:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800661a:	e008      	b.n	800662e <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800661c:	f7fd fd46 	bl	80040ac <HAL_GetTick>
 8006620:	0002      	movs	r2, r0
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	2b02      	cmp	r3, #2
 8006628:	d901      	bls.n	800662e <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e090      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800662e:	4b2b      	ldr	r3, [pc, #172]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006632:	2202      	movs	r2, #2
 8006634:	4013      	ands	r3, r2
 8006636:	d1f1      	bne.n	800661c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2204      	movs	r2, #4
 800663e:	4013      	ands	r3, r2
 8006640:	d100      	bne.n	8006644 <HAL_RCC_OscConfig+0x2a8>
 8006642:	e084      	b.n	800674e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006644:	230f      	movs	r3, #15
 8006646:	18fb      	adds	r3, r7, r3
 8006648:	2200      	movs	r2, #0
 800664a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800664c:	4b23      	ldr	r3, [pc, #140]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	2238      	movs	r2, #56	@ 0x38
 8006652:	4013      	ands	r3, r2
 8006654:	2b20      	cmp	r3, #32
 8006656:	d106      	bne.n	8006666 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d000      	beq.n	8006662 <HAL_RCC_OscConfig+0x2c6>
 8006660:	e075      	b.n	800674e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e074      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d106      	bne.n	800667c <HAL_RCC_OscConfig+0x2e0>
 800666e:	4b1b      	ldr	r3, [pc, #108]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006670:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006672:	4b1a      	ldr	r3, [pc, #104]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006674:	2101      	movs	r1, #1
 8006676:	430a      	orrs	r2, r1
 8006678:	65da      	str	r2, [r3, #92]	@ 0x5c
 800667a:	e01c      	b.n	80066b6 <HAL_RCC_OscConfig+0x31a>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	2b05      	cmp	r3, #5
 8006682:	d10c      	bne.n	800669e <HAL_RCC_OscConfig+0x302>
 8006684:	4b15      	ldr	r3, [pc, #84]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006686:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006688:	4b14      	ldr	r3, [pc, #80]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 800668a:	2104      	movs	r1, #4
 800668c:	430a      	orrs	r2, r1
 800668e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006690:	4b12      	ldr	r3, [pc, #72]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006692:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006694:	4b11      	ldr	r3, [pc, #68]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 8006696:	2101      	movs	r1, #1
 8006698:	430a      	orrs	r2, r1
 800669a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800669c:	e00b      	b.n	80066b6 <HAL_RCC_OscConfig+0x31a>
 800669e:	4b0f      	ldr	r3, [pc, #60]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80066a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80066a2:	4b0e      	ldr	r3, [pc, #56]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80066a4:	2101      	movs	r1, #1
 80066a6:	438a      	bics	r2, r1
 80066a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80066aa:	4b0c      	ldr	r3, [pc, #48]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80066ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80066ae:	4b0b      	ldr	r3, [pc, #44]	@ (80066dc <HAL_RCC_OscConfig+0x340>)
 80066b0:	2104      	movs	r1, #4
 80066b2:	438a      	bics	r2, r1
 80066b4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d028      	beq.n	8006710 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066be:	f7fd fcf5 	bl	80040ac <HAL_GetTick>
 80066c2:	0003      	movs	r3, r0
 80066c4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80066c6:	e01d      	b.n	8006704 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066c8:	f7fd fcf0 	bl	80040ac <HAL_GetTick>
 80066cc:	0002      	movs	r2, r0
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	4a0b      	ldr	r2, [pc, #44]	@ (8006700 <HAL_RCC_OscConfig+0x364>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d915      	bls.n	8006704 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e039      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
 80066dc:	40021000 	.word	0x40021000
 80066e0:	fffeffff 	.word	0xfffeffff
 80066e4:	fffbffff 	.word	0xfffbffff
 80066e8:	ffff80ff 	.word	0xffff80ff
 80066ec:	ffffc7ff 	.word	0xffffc7ff
 80066f0:	02dc6c00 	.word	0x02dc6c00
 80066f4:	20000000 	.word	0x20000000
 80066f8:	20000004 	.word	0x20000004
 80066fc:	fffffeff 	.word	0xfffffeff
 8006700:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8006704:	4b14      	ldr	r3, [pc, #80]	@ (8006758 <HAL_RCC_OscConfig+0x3bc>)
 8006706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006708:	2202      	movs	r2, #2
 800670a:	4013      	ands	r3, r2
 800670c:	d0dc      	beq.n	80066c8 <HAL_RCC_OscConfig+0x32c>
 800670e:	e013      	b.n	8006738 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006710:	f7fd fccc 	bl	80040ac <HAL_GetTick>
 8006714:	0003      	movs	r3, r0
 8006716:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8006718:	e009      	b.n	800672e <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800671a:	f7fd fcc7 	bl	80040ac <HAL_GetTick>
 800671e:	0002      	movs	r2, r0
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	4a0d      	ldr	r2, [pc, #52]	@ (800675c <HAL_RCC_OscConfig+0x3c0>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d901      	bls.n	800672e <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e010      	b.n	8006750 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800672e:	4b0a      	ldr	r3, [pc, #40]	@ (8006758 <HAL_RCC_OscConfig+0x3bc>)
 8006730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006732:	2202      	movs	r2, #2
 8006734:	4013      	ands	r3, r2
 8006736:	d1f0      	bne.n	800671a <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006738:	230f      	movs	r3, #15
 800673a:	18fb      	adds	r3, r7, r3
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d105      	bne.n	800674e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006742:	4b05      	ldr	r3, [pc, #20]	@ (8006758 <HAL_RCC_OscConfig+0x3bc>)
 8006744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006746:	4b04      	ldr	r3, [pc, #16]	@ (8006758 <HAL_RCC_OscConfig+0x3bc>)
 8006748:	4905      	ldr	r1, [pc, #20]	@ (8006760 <HAL_RCC_OscConfig+0x3c4>)
 800674a:	400a      	ands	r2, r1
 800674c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	0018      	movs	r0, r3
 8006752:	46bd      	mov	sp, r7
 8006754:	b006      	add	sp, #24
 8006756:	bd80      	pop	{r7, pc}
 8006758:	40021000 	.word	0x40021000
 800675c:	00001388 	.word	0x00001388
 8006760:	efffffff 	.word	0xefffffff

08006764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e0e9      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006778:	4b76      	ldr	r3, [pc, #472]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2207      	movs	r2, #7
 800677e:	4013      	ands	r3, r2
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	429a      	cmp	r2, r3
 8006784:	d91e      	bls.n	80067c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006786:	4b73      	ldr	r3, [pc, #460]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2207      	movs	r2, #7
 800678c:	4393      	bics	r3, r2
 800678e:	0019      	movs	r1, r3
 8006790:	4b70      	ldr	r3, [pc, #448]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006798:	f7fd fc88 	bl	80040ac <HAL_GetTick>
 800679c:	0003      	movs	r3, r0
 800679e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80067a0:	e009      	b.n	80067b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80067a2:	f7fd fc83 	bl	80040ac <HAL_GetTick>
 80067a6:	0002      	movs	r2, r0
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	4a6a      	ldr	r2, [pc, #424]	@ (8006958 <HAL_RCC_ClockConfig+0x1f4>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d901      	bls.n	80067b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e0ca      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80067b6:	4b67      	ldr	r3, [pc, #412]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2207      	movs	r2, #7
 80067bc:	4013      	ands	r3, r2
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d1ee      	bne.n	80067a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2202      	movs	r2, #2
 80067ca:	4013      	ands	r3, r2
 80067cc:	d017      	beq.n	80067fe <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	2204      	movs	r2, #4
 80067d4:	4013      	ands	r3, r2
 80067d6:	d008      	beq.n	80067ea <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80067d8:	4b60      	ldr	r3, [pc, #384]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	4a60      	ldr	r2, [pc, #384]	@ (8006960 <HAL_RCC_ClockConfig+0x1fc>)
 80067de:	401a      	ands	r2, r3
 80067e0:	4b5e      	ldr	r3, [pc, #376]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 80067e2:	21b0      	movs	r1, #176	@ 0xb0
 80067e4:	0109      	lsls	r1, r1, #4
 80067e6:	430a      	orrs	r2, r1
 80067e8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067ea:	4b5c      	ldr	r3, [pc, #368]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	4a5d      	ldr	r2, [pc, #372]	@ (8006964 <HAL_RCC_ClockConfig+0x200>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	0019      	movs	r1, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68da      	ldr	r2, [r3, #12]
 80067f8:	4b58      	ldr	r3, [pc, #352]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 80067fa:	430a      	orrs	r2, r1
 80067fc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	2201      	movs	r2, #1
 8006804:	4013      	ands	r3, r2
 8006806:	d055      	beq.n	80068b4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8006808:	4b54      	ldr	r3, [pc, #336]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	221c      	movs	r2, #28
 800680e:	4393      	bics	r3, r2
 8006810:	0019      	movs	r1, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	4b51      	ldr	r3, [pc, #324]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 8006818:	430a      	orrs	r2, r1
 800681a:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d107      	bne.n	8006834 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006824:	4b4d      	ldr	r3, [pc, #308]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	2380      	movs	r3, #128	@ 0x80
 800682a:	029b      	lsls	r3, r3, #10
 800682c:	4013      	ands	r3, r2
 800682e:	d11f      	bne.n	8006870 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e08b      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d107      	bne.n	800684c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800683c:	4b47      	ldr	r3, [pc, #284]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	2380      	movs	r3, #128	@ 0x80
 8006842:	00db      	lsls	r3, r3, #3
 8006844:	4013      	ands	r3, r2
 8006846:	d113      	bne.n	8006870 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e07f      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	2b03      	cmp	r3, #3
 8006852:	d106      	bne.n	8006862 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8006854:	4b41      	ldr	r3, [pc, #260]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 8006856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006858:	2202      	movs	r2, #2
 800685a:	4013      	ands	r3, r2
 800685c:	d108      	bne.n	8006870 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e074      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8006862:	4b3e      	ldr	r3, [pc, #248]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 8006864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006866:	2202      	movs	r2, #2
 8006868:	4013      	ands	r3, r2
 800686a:	d101      	bne.n	8006870 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e06d      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006870:	4b3a      	ldr	r3, [pc, #232]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	2207      	movs	r2, #7
 8006876:	4393      	bics	r3, r2
 8006878:	0019      	movs	r1, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	4b37      	ldr	r3, [pc, #220]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 8006880:	430a      	orrs	r2, r1
 8006882:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006884:	f7fd fc12 	bl	80040ac <HAL_GetTick>
 8006888:	0003      	movs	r3, r0
 800688a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800688c:	e009      	b.n	80068a2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800688e:	f7fd fc0d 	bl	80040ac <HAL_GetTick>
 8006892:	0002      	movs	r2, r0
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	4a2f      	ldr	r2, [pc, #188]	@ (8006958 <HAL_RCC_ClockConfig+0x1f4>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e054      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068a2:	4b2e      	ldr	r3, [pc, #184]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	2238      	movs	r2, #56	@ 0x38
 80068a8:	401a      	ands	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	00db      	lsls	r3, r3, #3
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d1ec      	bne.n	800688e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80068b4:	4b27      	ldr	r3, [pc, #156]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2207      	movs	r2, #7
 80068ba:	4013      	ands	r3, r2
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d21e      	bcs.n	8006900 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068c2:	4b24      	ldr	r3, [pc, #144]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2207      	movs	r2, #7
 80068c8:	4393      	bics	r3, r2
 80068ca:	0019      	movs	r1, r3
 80068cc:	4b21      	ldr	r3, [pc, #132]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 80068ce:	683a      	ldr	r2, [r7, #0]
 80068d0:	430a      	orrs	r2, r1
 80068d2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80068d4:	f7fd fbea 	bl	80040ac <HAL_GetTick>
 80068d8:	0003      	movs	r3, r0
 80068da:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80068dc:	e009      	b.n	80068f2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80068de:	f7fd fbe5 	bl	80040ac <HAL_GetTick>
 80068e2:	0002      	movs	r2, r0
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006958 <HAL_RCC_ClockConfig+0x1f4>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e02c      	b.n	800694c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80068f2:	4b18      	ldr	r3, [pc, #96]	@ (8006954 <HAL_RCC_ClockConfig+0x1f0>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2207      	movs	r2, #7
 80068f8:	4013      	ands	r3, r2
 80068fa:	683a      	ldr	r2, [r7, #0]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d1ee      	bne.n	80068de <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2204      	movs	r2, #4
 8006906:	4013      	ands	r3, r2
 8006908:	d009      	beq.n	800691e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800690a:	4b14      	ldr	r3, [pc, #80]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	4a16      	ldr	r2, [pc, #88]	@ (8006968 <HAL_RCC_ClockConfig+0x204>)
 8006910:	4013      	ands	r3, r2
 8006912:	0019      	movs	r1, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	691a      	ldr	r2, [r3, #16]
 8006918:	4b10      	ldr	r3, [pc, #64]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 800691a:	430a      	orrs	r2, r1
 800691c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800691e:	f000 f82b 	bl	8006978 <HAL_RCC_GetSysClockFreq>
 8006922:	0001      	movs	r1, r0
 8006924:	4b0d      	ldr	r3, [pc, #52]	@ (800695c <HAL_RCC_ClockConfig+0x1f8>)
 8006926:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006928:	0a1b      	lsrs	r3, r3, #8
 800692a:	220f      	movs	r2, #15
 800692c:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800692e:	4b0f      	ldr	r3, [pc, #60]	@ (800696c <HAL_RCC_ClockConfig+0x208>)
 8006930:	0092      	lsls	r2, r2, #2
 8006932:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006934:	221f      	movs	r2, #31
 8006936:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8006938:	000a      	movs	r2, r1
 800693a:	40da      	lsrs	r2, r3
 800693c:	4b0c      	ldr	r3, [pc, #48]	@ (8006970 <HAL_RCC_ClockConfig+0x20c>)
 800693e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006940:	4b0c      	ldr	r3, [pc, #48]	@ (8006974 <HAL_RCC_ClockConfig+0x210>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	0018      	movs	r0, r3
 8006946:	f7fd fb55 	bl	8003ff4 <HAL_InitTick>
 800694a:	0003      	movs	r3, r0
}
 800694c:	0018      	movs	r0, r3
 800694e:	46bd      	mov	sp, r7
 8006950:	b004      	add	sp, #16
 8006952:	bd80      	pop	{r7, pc}
 8006954:	40022000 	.word	0x40022000
 8006958:	00001388 	.word	0x00001388
 800695c:	40021000 	.word	0x40021000
 8006960:	ffff84ff 	.word	0xffff84ff
 8006964:	fffff0ff 	.word	0xfffff0ff
 8006968:	ffff8fff 	.word	0xffff8fff
 800696c:	08008ce0 	.word	0x08008ce0
 8006970:	20000000 	.word	0x20000000
 8006974:	20000004 	.word	0x20000004

08006978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 800697e:	4b23      	ldr	r3, [pc, #140]	@ (8006a0c <HAL_RCC_GetSysClockFreq+0x94>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	089b      	lsrs	r3, r3, #2
 8006984:	2207      	movs	r2, #7
 8006986:	4013      	ands	r3, r2
 8006988:	3301      	adds	r3, #1
 800698a:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800698c:	4b1f      	ldr	r3, [pc, #124]	@ (8006a0c <HAL_RCC_GetSysClockFreq+0x94>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	2238      	movs	r2, #56	@ 0x38
 8006992:	4013      	ands	r3, r2
 8006994:	d10f      	bne.n	80069b6 <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006996:	4b1d      	ldr	r3, [pc, #116]	@ (8006a0c <HAL_RCC_GetSysClockFreq+0x94>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	0adb      	lsrs	r3, r3, #11
 800699c:	2207      	movs	r2, #7
 800699e:	4013      	ands	r3, r2
 80069a0:	2201      	movs	r2, #1
 80069a2:	409a      	lsls	r2, r3
 80069a4:	0013      	movs	r3, r2
 80069a6:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80069a8:	6879      	ldr	r1, [r7, #4]
 80069aa:	4819      	ldr	r0, [pc, #100]	@ (8006a10 <HAL_RCC_GetSysClockFreq+0x98>)
 80069ac:	f7f9 fbac 	bl	8000108 <__udivsi3>
 80069b0:	0003      	movs	r3, r0
 80069b2:	60fb      	str	r3, [r7, #12]
 80069b4:	e01e      	b.n	80069f4 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80069b6:	4b15      	ldr	r3, [pc, #84]	@ (8006a0c <HAL_RCC_GetSysClockFreq+0x94>)
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	2238      	movs	r2, #56	@ 0x38
 80069bc:	4013      	ands	r3, r2
 80069be:	2b08      	cmp	r3, #8
 80069c0:	d102      	bne.n	80069c8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80069c2:	4b14      	ldr	r3, [pc, #80]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x9c>)
 80069c4:	60fb      	str	r3, [r7, #12]
 80069c6:	e015      	b.n	80069f4 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80069c8:	4b10      	ldr	r3, [pc, #64]	@ (8006a0c <HAL_RCC_GetSysClockFreq+0x94>)
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	2238      	movs	r2, #56	@ 0x38
 80069ce:	4013      	ands	r3, r2
 80069d0:	2b20      	cmp	r3, #32
 80069d2:	d103      	bne.n	80069dc <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80069d4:	2380      	movs	r3, #128	@ 0x80
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	60fb      	str	r3, [r7, #12]
 80069da:	e00b      	b.n	80069f4 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80069dc:	4b0b      	ldr	r3, [pc, #44]	@ (8006a0c <HAL_RCC_GetSysClockFreq+0x94>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2238      	movs	r2, #56	@ 0x38
 80069e2:	4013      	ands	r3, r2
 80069e4:	2b18      	cmp	r3, #24
 80069e6:	d103      	bne.n	80069f0 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80069e8:	23fa      	movs	r3, #250	@ 0xfa
 80069ea:	01db      	lsls	r3, r3, #7
 80069ec:	60fb      	str	r3, [r7, #12]
 80069ee:	e001      	b.n	80069f4 <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80069f0:	2300      	movs	r3, #0
 80069f2:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f7f9 fb86 	bl	8000108 <__udivsi3>
 80069fc:	0003      	movs	r3, r0
 80069fe:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8006a00:	68fb      	ldr	r3, [r7, #12]
}
 8006a02:	0018      	movs	r0, r3
 8006a04:	46bd      	mov	sp, r7
 8006a06:	b004      	add	sp, #16
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	46c0      	nop			@ (mov r8, r8)
 8006a0c:	40021000 	.word	0x40021000
 8006a10:	02dc6c00 	.word	0x02dc6c00
 8006a14:	007a1200 	.word	0x007a1200

08006a18 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006a20:	2313      	movs	r3, #19
 8006a22:	18fb      	adds	r3, r7, r3
 8006a24:	2200      	movs	r2, #0
 8006a26:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a28:	2312      	movs	r3, #18
 8006a2a:	18fb      	adds	r3, r7, r3
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2240      	movs	r2, #64	@ 0x40
 8006a36:	4013      	ands	r3, r2
 8006a38:	d100      	bne.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x24>
 8006a3a:	e079      	b.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a3c:	2011      	movs	r0, #17
 8006a3e:	183b      	adds	r3, r7, r0
 8006a40:	2200      	movs	r2, #0
 8006a42:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a44:	4b6a      	ldr	r3, [pc, #424]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a48:	2380      	movs	r3, #128	@ 0x80
 8006a4a:	055b      	lsls	r3, r3, #21
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	d110      	bne.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a50:	4b67      	ldr	r3, [pc, #412]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a54:	4b66      	ldr	r3, [pc, #408]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a56:	2180      	movs	r1, #128	@ 0x80
 8006a58:	0549      	lsls	r1, r1, #21
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006a5e:	4b64      	ldr	r3, [pc, #400]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a62:	2380      	movs	r3, #128	@ 0x80
 8006a64:	055b      	lsls	r3, r3, #21
 8006a66:	4013      	ands	r3, r2
 8006a68:	60bb      	str	r3, [r7, #8]
 8006a6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a6c:	183b      	adds	r3, r7, r0
 8006a6e:	2201      	movs	r2, #1
 8006a70:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8006a72:	4b5f      	ldr	r3, [pc, #380]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a76:	23c0      	movs	r3, #192	@ 0xc0
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d019      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	69db      	ldr	r3, [r3, #28]
 8006a88:	697a      	ldr	r2, [r7, #20]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d014      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8006a8e:	4b58      	ldr	r3, [pc, #352]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a92:	4a58      	ldr	r2, [pc, #352]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006a94:	4013      	ands	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a98:	4b55      	ldr	r3, [pc, #340]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a9c:	4b54      	ldr	r3, [pc, #336]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a9e:	2180      	movs	r1, #128	@ 0x80
 8006aa0:	0249      	lsls	r1, r1, #9
 8006aa2:	430a      	orrs	r2, r1
 8006aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006aa6:	4b52      	ldr	r3, [pc, #328]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006aa8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006aaa:	4b51      	ldr	r3, [pc, #324]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006aac:	4952      	ldr	r1, [pc, #328]	@ (8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006aae:	400a      	ands	r2, r1
 8006ab0:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8006ab2:	4b4f      	ldr	r3, [pc, #316]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	2201      	movs	r2, #1
 8006abc:	4013      	ands	r3, r2
 8006abe:	d016      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ac0:	f7fd faf4 	bl	80040ac <HAL_GetTick>
 8006ac4:	0003      	movs	r3, r0
 8006ac6:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8006ac8:	e00c      	b.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aca:	f7fd faef 	bl	80040ac <HAL_GetTick>
 8006ace:	0002      	movs	r2, r0
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	1ad3      	subs	r3, r2, r3
 8006ad4:	4a49      	ldr	r2, [pc, #292]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d904      	bls.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8006ada:	2313      	movs	r3, #19
 8006adc:	18fb      	adds	r3, r7, r3
 8006ade:	2203      	movs	r2, #3
 8006ae0:	701a      	strb	r2, [r3, #0]
          break;
 8006ae2:	e004      	b.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8006ae4:	4b42      	ldr	r3, [pc, #264]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ae8:	2202      	movs	r2, #2
 8006aea:	4013      	ands	r3, r2
 8006aec:	d0ed      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8006aee:	2313      	movs	r3, #19
 8006af0:	18fb      	adds	r3, r7, r3
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10a      	bne.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006af8:	4b3d      	ldr	r3, [pc, #244]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006afc:	4a3d      	ldr	r2, [pc, #244]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006afe:	4013      	ands	r3, r2
 8006b00:	0019      	movs	r1, r3
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	69da      	ldr	r2, [r3, #28]
 8006b06:	4b3a      	ldr	r3, [pc, #232]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006b0c:	e005      	b.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b0e:	2312      	movs	r3, #18
 8006b10:	18fb      	adds	r3, r7, r3
 8006b12:	2213      	movs	r2, #19
 8006b14:	18ba      	adds	r2, r7, r2
 8006b16:	7812      	ldrb	r2, [r2, #0]
 8006b18:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b1a:	2311      	movs	r3, #17
 8006b1c:	18fb      	adds	r3, r7, r3
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d105      	bne.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b24:	4b32      	ldr	r3, [pc, #200]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b28:	4b31      	ldr	r3, [pc, #196]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b2a:	4935      	ldr	r1, [pc, #212]	@ (8006c00 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006b2c:	400a      	ands	r2, r1
 8006b2e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2201      	movs	r2, #1
 8006b36:	4013      	ands	r3, r2
 8006b38:	d009      	beq.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b3e:	2203      	movs	r2, #3
 8006b40:	4393      	bics	r3, r2
 8006b42:	0019      	movs	r1, r3
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	689a      	ldr	r2, [r3, #8]
 8006b48:	4b29      	ldr	r3, [pc, #164]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2202      	movs	r2, #2
 8006b54:	4013      	ands	r3, r2
 8006b56:	d009      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b58:	4b25      	ldr	r3, [pc, #148]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b5c:	4a29      	ldr	r2, [pc, #164]	@ (8006c04 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8006b5e:	4013      	ands	r3, r2
 8006b60:	0019      	movs	r1, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68da      	ldr	r2, [r3, #12]
 8006b66:	4b22      	ldr	r3, [pc, #136]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2220      	movs	r2, #32
 8006b72:	4013      	ands	r3, r2
 8006b74:	d008      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b76:	4b1e      	ldr	r3, [pc, #120]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	0899      	lsrs	r1, r3, #2
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b84:	430a      	orrs	r2, r1
 8006b86:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#endif /* USB_DRD_FS */
#if defined (FDCAN1)
  /*-------------------------- FDCAN1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == RCC_PERIPHCLK_FDCAN1)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2210      	movs	r2, #16
 8006b8e:	4013      	ands	r3, r2
 8006b90:	d009      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCAN1CLKSOURCE(PeriphClkInit->Fdcan1ClockSelection));

    /* Configure the FDCAN1 clock source */
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);
 8006b92:	4b17      	ldr	r3, [pc, #92]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b96:	4a17      	ldr	r2, [pc, #92]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006b98:	4013      	ands	r3, r2
 8006b9a:	0019      	movs	r1, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	695a      	ldr	r2, [r3, #20]
 8006ba0:	4b13      	ldr	r3, [pc, #76]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2204      	movs	r2, #4
 8006bac:	4013      	ands	r3, r2
 8006bae:	d009      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb4:	4a14      	ldr	r2, [pc, #80]	@ (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	0019      	movs	r1, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	691a      	ldr	r2, [r3, #16]
 8006bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2280      	movs	r2, #128	@ 0x80
 8006bca:	4013      	ands	r3, r2
 8006bcc:	d009      	beq.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8006bce:	4b08      	ldr	r3, [pc, #32]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	22e0      	movs	r2, #224	@ 0xe0
 8006bd4:	4393      	bics	r3, r2
 8006bd6:	0019      	movs	r1, r3
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	4b04      	ldr	r3, [pc, #16]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006bde:	430a      	orrs	r2, r1
 8006be0:	601a      	str	r2, [r3, #0]
  }
  return status;
 8006be2:	2312      	movs	r3, #18
 8006be4:	18fb      	adds	r3, r7, r3
 8006be6:	781b      	ldrb	r3, [r3, #0]
}
 8006be8:	0018      	movs	r0, r3
 8006bea:	46bd      	mov	sp, r7
 8006bec:	b006      	add	sp, #24
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	40021000 	.word	0x40021000
 8006bf4:	fffffcff 	.word	0xfffffcff
 8006bf8:	fffeffff 	.word	0xfffeffff
 8006bfc:	00001388 	.word	0x00001388
 8006c00:	efffffff 	.word	0xefffffff
 8006c04:	ffffcfff 	.word	0xffffcfff
 8006c08:	ffff3fff 	.word	0xffff3fff

08006c0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d101      	bne.n	8006c1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e04a      	b.n	8006cb4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	223d      	movs	r2, #61	@ 0x3d
 8006c22:	5c9b      	ldrb	r3, [r3, r2]
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d107      	bne.n	8006c3a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	223c      	movs	r2, #60	@ 0x3c
 8006c2e:	2100      	movs	r1, #0
 8006c30:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	0018      	movs	r0, r3
 8006c36:	f7fc fb15 	bl	8003264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	223d      	movs	r2, #61	@ 0x3d
 8006c3e:	2102      	movs	r1, #2
 8006c40:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	3304      	adds	r3, #4
 8006c4a:	0019      	movs	r1, r3
 8006c4c:	0010      	movs	r0, r2
 8006c4e:	f000 fd65 	bl	800771c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2248      	movs	r2, #72	@ 0x48
 8006c56:	2101      	movs	r1, #1
 8006c58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	223e      	movs	r2, #62	@ 0x3e
 8006c5e:	2101      	movs	r1, #1
 8006c60:	5499      	strb	r1, [r3, r2]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	223f      	movs	r2, #63	@ 0x3f
 8006c66:	2101      	movs	r1, #1
 8006c68:	5499      	strb	r1, [r3, r2]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2240      	movs	r2, #64	@ 0x40
 8006c6e:	2101      	movs	r1, #1
 8006c70:	5499      	strb	r1, [r3, r2]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2241      	movs	r2, #65	@ 0x41
 8006c76:	2101      	movs	r1, #1
 8006c78:	5499      	strb	r1, [r3, r2]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2242      	movs	r2, #66	@ 0x42
 8006c7e:	2101      	movs	r1, #1
 8006c80:	5499      	strb	r1, [r3, r2]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2243      	movs	r2, #67	@ 0x43
 8006c86:	2101      	movs	r1, #1
 8006c88:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2244      	movs	r2, #68	@ 0x44
 8006c8e:	2101      	movs	r1, #1
 8006c90:	5499      	strb	r1, [r3, r2]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2245      	movs	r2, #69	@ 0x45
 8006c96:	2101      	movs	r1, #1
 8006c98:	5499      	strb	r1, [r3, r2]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2246      	movs	r2, #70	@ 0x46
 8006c9e:	2101      	movs	r1, #1
 8006ca0:	5499      	strb	r1, [r3, r2]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2247      	movs	r2, #71	@ 0x47
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	223d      	movs	r2, #61	@ 0x3d
 8006cae:	2101      	movs	r1, #1
 8006cb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	0018      	movs	r0, r3
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	b002      	add	sp, #8
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	223d      	movs	r2, #61	@ 0x3d
 8006cc8:	5c9b      	ldrb	r3, [r3, r2]
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d001      	beq.n	8006cd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e042      	b.n	8006d5a <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	223d      	movs	r2, #61	@ 0x3d
 8006cd8:	2102      	movs	r1, #2
 8006cda:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68da      	ldr	r2, [r3, #12]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a1c      	ldr	r2, [pc, #112]	@ (8006d64 <HAL_TIM_Base_Start_IT+0xa8>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d00f      	beq.n	8006d16 <HAL_TIM_Base_Start_IT+0x5a>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	2380      	movs	r3, #128	@ 0x80
 8006cfc:	05db      	lsls	r3, r3, #23
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d009      	beq.n	8006d16 <HAL_TIM_Base_Start_IT+0x5a>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a18      	ldr	r2, [pc, #96]	@ (8006d68 <HAL_TIM_Base_Start_IT+0xac>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d004      	beq.n	8006d16 <HAL_TIM_Base_Start_IT+0x5a>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a16      	ldr	r2, [pc, #88]	@ (8006d6c <HAL_TIM_Base_Start_IT+0xb0>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d116      	bne.n	8006d44 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	4a14      	ldr	r2, [pc, #80]	@ (8006d70 <HAL_TIM_Base_Start_IT+0xb4>)
 8006d1e:	4013      	ands	r3, r2
 8006d20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2b06      	cmp	r3, #6
 8006d26:	d016      	beq.n	8006d56 <HAL_TIM_Base_Start_IT+0x9a>
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	2380      	movs	r3, #128	@ 0x80
 8006d2c:	025b      	lsls	r3, r3, #9
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d011      	beq.n	8006d56 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d42:	e008      	b.n	8006d56 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2101      	movs	r1, #1
 8006d50:	430a      	orrs	r2, r1
 8006d52:	601a      	str	r2, [r3, #0]
 8006d54:	e000      	b.n	8006d58 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d56:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	0018      	movs	r0, r3
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	b004      	add	sp, #16
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	46c0      	nop			@ (mov r8, r8)
 8006d64:	40012c00 	.word	0x40012c00
 8006d68:	40000400 	.word	0x40000400
 8006d6c:	40014000 	.word	0x40014000
 8006d70:	00010007 	.word	0x00010007

08006d74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e04a      	b.n	8006e1c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	223d      	movs	r2, #61	@ 0x3d
 8006d8a:	5c9b      	ldrb	r3, [r3, r2]
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d107      	bne.n	8006da2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	223c      	movs	r2, #60	@ 0x3c
 8006d96:	2100      	movs	r1, #0
 8006d98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	0018      	movs	r0, r3
 8006d9e:	f000 f841 	bl	8006e24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	223d      	movs	r2, #61	@ 0x3d
 8006da6:	2102      	movs	r1, #2
 8006da8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	3304      	adds	r3, #4
 8006db2:	0019      	movs	r1, r3
 8006db4:	0010      	movs	r0, r2
 8006db6:	f000 fcb1 	bl	800771c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2248      	movs	r2, #72	@ 0x48
 8006dbe:	2101      	movs	r1, #1
 8006dc0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	223e      	movs	r2, #62	@ 0x3e
 8006dc6:	2101      	movs	r1, #1
 8006dc8:	5499      	strb	r1, [r3, r2]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	223f      	movs	r2, #63	@ 0x3f
 8006dce:	2101      	movs	r1, #1
 8006dd0:	5499      	strb	r1, [r3, r2]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2240      	movs	r2, #64	@ 0x40
 8006dd6:	2101      	movs	r1, #1
 8006dd8:	5499      	strb	r1, [r3, r2]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2241      	movs	r2, #65	@ 0x41
 8006dde:	2101      	movs	r1, #1
 8006de0:	5499      	strb	r1, [r3, r2]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2242      	movs	r2, #66	@ 0x42
 8006de6:	2101      	movs	r1, #1
 8006de8:	5499      	strb	r1, [r3, r2]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2243      	movs	r2, #67	@ 0x43
 8006dee:	2101      	movs	r1, #1
 8006df0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2244      	movs	r2, #68	@ 0x44
 8006df6:	2101      	movs	r1, #1
 8006df8:	5499      	strb	r1, [r3, r2]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2245      	movs	r2, #69	@ 0x45
 8006dfe:	2101      	movs	r1, #1
 8006e00:	5499      	strb	r1, [r3, r2]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2246      	movs	r2, #70	@ 0x46
 8006e06:	2101      	movs	r1, #1
 8006e08:	5499      	strb	r1, [r3, r2]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2247      	movs	r2, #71	@ 0x47
 8006e0e:	2101      	movs	r1, #1
 8006e10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	223d      	movs	r2, #61	@ 0x3d
 8006e16:	2101      	movs	r1, #1
 8006e18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	0018      	movs	r0, r3
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	b002      	add	sp, #8
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e2c:	46c0      	nop			@ (mov r8, r8)
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	b002      	add	sp, #8
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d108      	bne.n	8006e56 <HAL_TIM_PWM_Start+0x22>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	223e      	movs	r2, #62	@ 0x3e
 8006e48:	5c9b      	ldrb	r3, [r3, r2]
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	1e5a      	subs	r2, r3, #1
 8006e50:	4193      	sbcs	r3, r2
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	e037      	b.n	8006ec6 <HAL_TIM_PWM_Start+0x92>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	2b04      	cmp	r3, #4
 8006e5a:	d108      	bne.n	8006e6e <HAL_TIM_PWM_Start+0x3a>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	223f      	movs	r2, #63	@ 0x3f
 8006e60:	5c9b      	ldrb	r3, [r3, r2]
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	3b01      	subs	r3, #1
 8006e66:	1e5a      	subs	r2, r3, #1
 8006e68:	4193      	sbcs	r3, r2
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	e02b      	b.n	8006ec6 <HAL_TIM_PWM_Start+0x92>
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	2b08      	cmp	r3, #8
 8006e72:	d108      	bne.n	8006e86 <HAL_TIM_PWM_Start+0x52>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2240      	movs	r2, #64	@ 0x40
 8006e78:	5c9b      	ldrb	r3, [r3, r2]
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	1e5a      	subs	r2, r3, #1
 8006e80:	4193      	sbcs	r3, r2
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	e01f      	b.n	8006ec6 <HAL_TIM_PWM_Start+0x92>
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2b0c      	cmp	r3, #12
 8006e8a:	d108      	bne.n	8006e9e <HAL_TIM_PWM_Start+0x6a>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2241      	movs	r2, #65	@ 0x41
 8006e90:	5c9b      	ldrb	r3, [r3, r2]
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	3b01      	subs	r3, #1
 8006e96:	1e5a      	subs	r2, r3, #1
 8006e98:	4193      	sbcs	r3, r2
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	e013      	b.n	8006ec6 <HAL_TIM_PWM_Start+0x92>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b10      	cmp	r3, #16
 8006ea2:	d108      	bne.n	8006eb6 <HAL_TIM_PWM_Start+0x82>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2242      	movs	r2, #66	@ 0x42
 8006ea8:	5c9b      	ldrb	r3, [r3, r2]
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	3b01      	subs	r3, #1
 8006eae:	1e5a      	subs	r2, r3, #1
 8006eb0:	4193      	sbcs	r3, r2
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	e007      	b.n	8006ec6 <HAL_TIM_PWM_Start+0x92>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2243      	movs	r2, #67	@ 0x43
 8006eba:	5c9b      	ldrb	r3, [r3, r2]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	1e5a      	subs	r2, r3, #1
 8006ec2:	4193      	sbcs	r3, r2
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e08b      	b.n	8006fe6 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d104      	bne.n	8006ede <HAL_TIM_PWM_Start+0xaa>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	223e      	movs	r2, #62	@ 0x3e
 8006ed8:	2102      	movs	r1, #2
 8006eda:	5499      	strb	r1, [r3, r2]
 8006edc:	e023      	b.n	8006f26 <HAL_TIM_PWM_Start+0xf2>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b04      	cmp	r3, #4
 8006ee2:	d104      	bne.n	8006eee <HAL_TIM_PWM_Start+0xba>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	223f      	movs	r2, #63	@ 0x3f
 8006ee8:	2102      	movs	r1, #2
 8006eea:	5499      	strb	r1, [r3, r2]
 8006eec:	e01b      	b.n	8006f26 <HAL_TIM_PWM_Start+0xf2>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d104      	bne.n	8006efe <HAL_TIM_PWM_Start+0xca>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2240      	movs	r2, #64	@ 0x40
 8006ef8:	2102      	movs	r1, #2
 8006efa:	5499      	strb	r1, [r3, r2]
 8006efc:	e013      	b.n	8006f26 <HAL_TIM_PWM_Start+0xf2>
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	2b0c      	cmp	r3, #12
 8006f02:	d104      	bne.n	8006f0e <HAL_TIM_PWM_Start+0xda>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2241      	movs	r2, #65	@ 0x41
 8006f08:	2102      	movs	r1, #2
 8006f0a:	5499      	strb	r1, [r3, r2]
 8006f0c:	e00b      	b.n	8006f26 <HAL_TIM_PWM_Start+0xf2>
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	2b10      	cmp	r3, #16
 8006f12:	d104      	bne.n	8006f1e <HAL_TIM_PWM_Start+0xea>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2242      	movs	r2, #66	@ 0x42
 8006f18:	2102      	movs	r1, #2
 8006f1a:	5499      	strb	r1, [r3, r2]
 8006f1c:	e003      	b.n	8006f26 <HAL_TIM_PWM_Start+0xf2>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2243      	movs	r2, #67	@ 0x43
 8006f22:	2102      	movs	r1, #2
 8006f24:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	6839      	ldr	r1, [r7, #0]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	0018      	movs	r0, r3
 8006f30:	f000 ffda 	bl	8007ee8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a2d      	ldr	r2, [pc, #180]	@ (8006ff0 <HAL_TIM_PWM_Start+0x1bc>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d00e      	beq.n	8006f5c <HAL_TIM_PWM_Start+0x128>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a2c      	ldr	r2, [pc, #176]	@ (8006ff4 <HAL_TIM_PWM_Start+0x1c0>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d009      	beq.n	8006f5c <HAL_TIM_PWM_Start+0x128>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8006ff8 <HAL_TIM_PWM_Start+0x1c4>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d004      	beq.n	8006f5c <HAL_TIM_PWM_Start+0x128>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a29      	ldr	r2, [pc, #164]	@ (8006ffc <HAL_TIM_PWM_Start+0x1c8>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d101      	bne.n	8006f60 <HAL_TIM_PWM_Start+0x12c>
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e000      	b.n	8006f62 <HAL_TIM_PWM_Start+0x12e>
 8006f60:	2300      	movs	r3, #0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d008      	beq.n	8006f78 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2180      	movs	r1, #128	@ 0x80
 8006f72:	0209      	lsls	r1, r1, #8
 8006f74:	430a      	orrs	r2, r1
 8006f76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ff0 <HAL_TIM_PWM_Start+0x1bc>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d00f      	beq.n	8006fa2 <HAL_TIM_PWM_Start+0x16e>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	2380      	movs	r3, #128	@ 0x80
 8006f88:	05db      	lsls	r3, r3, #23
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d009      	beq.n	8006fa2 <HAL_TIM_PWM_Start+0x16e>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a1b      	ldr	r2, [pc, #108]	@ (8007000 <HAL_TIM_PWM_Start+0x1cc>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d004      	beq.n	8006fa2 <HAL_TIM_PWM_Start+0x16e>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a15      	ldr	r2, [pc, #84]	@ (8006ff4 <HAL_TIM_PWM_Start+0x1c0>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d116      	bne.n	8006fd0 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	4a16      	ldr	r2, [pc, #88]	@ (8007004 <HAL_TIM_PWM_Start+0x1d0>)
 8006faa:	4013      	ands	r3, r2
 8006fac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2b06      	cmp	r3, #6
 8006fb2:	d016      	beq.n	8006fe2 <HAL_TIM_PWM_Start+0x1ae>
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	2380      	movs	r3, #128	@ 0x80
 8006fb8:	025b      	lsls	r3, r3, #9
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d011      	beq.n	8006fe2 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2101      	movs	r1, #1
 8006fca:	430a      	orrs	r2, r1
 8006fcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fce:	e008      	b.n	8006fe2 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2101      	movs	r1, #1
 8006fdc:	430a      	orrs	r2, r1
 8006fde:	601a      	str	r2, [r3, #0]
 8006fe0:	e000      	b.n	8006fe4 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fe2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	0018      	movs	r0, r3
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	b004      	add	sp, #16
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	46c0      	nop			@ (mov r8, r8)
 8006ff0:	40012c00 	.word	0x40012c00
 8006ff4:	40014000 	.word	0x40014000
 8006ff8:	40014400 	.word	0x40014400
 8006ffc:	40014800 	.word	0x40014800
 8007000:	40000400 	.word	0x40000400
 8007004:	00010007 	.word	0x00010007

08007008 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	6839      	ldr	r1, [r7, #0]
 8007018:	2200      	movs	r2, #0
 800701a:	0018      	movs	r0, r3
 800701c:	f000 ff64 	bl	8007ee8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a37      	ldr	r2, [pc, #220]	@ (8007104 <HAL_TIM_PWM_Stop+0xfc>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d00e      	beq.n	8007048 <HAL_TIM_PWM_Stop+0x40>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a36      	ldr	r2, [pc, #216]	@ (8007108 <HAL_TIM_PWM_Stop+0x100>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d009      	beq.n	8007048 <HAL_TIM_PWM_Stop+0x40>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a34      	ldr	r2, [pc, #208]	@ (800710c <HAL_TIM_PWM_Stop+0x104>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d004      	beq.n	8007048 <HAL_TIM_PWM_Stop+0x40>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a33      	ldr	r2, [pc, #204]	@ (8007110 <HAL_TIM_PWM_Stop+0x108>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d101      	bne.n	800704c <HAL_TIM_PWM_Stop+0x44>
 8007048:	2301      	movs	r3, #1
 800704a:	e000      	b.n	800704e <HAL_TIM_PWM_Stop+0x46>
 800704c:	2300      	movs	r3, #0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d013      	beq.n	800707a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6a1b      	ldr	r3, [r3, #32]
 8007058:	4a2e      	ldr	r2, [pc, #184]	@ (8007114 <HAL_TIM_PWM_Stop+0x10c>)
 800705a:	4013      	ands	r3, r2
 800705c:	d10d      	bne.n	800707a <HAL_TIM_PWM_Stop+0x72>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6a1b      	ldr	r3, [r3, #32]
 8007064:	4a2c      	ldr	r2, [pc, #176]	@ (8007118 <HAL_TIM_PWM_Stop+0x110>)
 8007066:	4013      	ands	r3, r2
 8007068:	d107      	bne.n	800707a <HAL_TIM_PWM_Stop+0x72>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4929      	ldr	r1, [pc, #164]	@ (800711c <HAL_TIM_PWM_Stop+0x114>)
 8007076:	400a      	ands	r2, r1
 8007078:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6a1b      	ldr	r3, [r3, #32]
 8007080:	4a24      	ldr	r2, [pc, #144]	@ (8007114 <HAL_TIM_PWM_Stop+0x10c>)
 8007082:	4013      	ands	r3, r2
 8007084:	d10d      	bne.n	80070a2 <HAL_TIM_PWM_Stop+0x9a>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	6a1b      	ldr	r3, [r3, #32]
 800708c:	4a22      	ldr	r2, [pc, #136]	@ (8007118 <HAL_TIM_PWM_Stop+0x110>)
 800708e:	4013      	ands	r3, r2
 8007090:	d107      	bne.n	80070a2 <HAL_TIM_PWM_Stop+0x9a>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2101      	movs	r1, #1
 800709e:	438a      	bics	r2, r1
 80070a0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d104      	bne.n	80070b2 <HAL_TIM_PWM_Stop+0xaa>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	223e      	movs	r2, #62	@ 0x3e
 80070ac:	2101      	movs	r1, #1
 80070ae:	5499      	strb	r1, [r3, r2]
 80070b0:	e023      	b.n	80070fa <HAL_TIM_PWM_Stop+0xf2>
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	2b04      	cmp	r3, #4
 80070b6:	d104      	bne.n	80070c2 <HAL_TIM_PWM_Stop+0xba>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	223f      	movs	r2, #63	@ 0x3f
 80070bc:	2101      	movs	r1, #1
 80070be:	5499      	strb	r1, [r3, r2]
 80070c0:	e01b      	b.n	80070fa <HAL_TIM_PWM_Stop+0xf2>
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2b08      	cmp	r3, #8
 80070c6:	d104      	bne.n	80070d2 <HAL_TIM_PWM_Stop+0xca>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2240      	movs	r2, #64	@ 0x40
 80070cc:	2101      	movs	r1, #1
 80070ce:	5499      	strb	r1, [r3, r2]
 80070d0:	e013      	b.n	80070fa <HAL_TIM_PWM_Stop+0xf2>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	2b0c      	cmp	r3, #12
 80070d6:	d104      	bne.n	80070e2 <HAL_TIM_PWM_Stop+0xda>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2241      	movs	r2, #65	@ 0x41
 80070dc:	2101      	movs	r1, #1
 80070de:	5499      	strb	r1, [r3, r2]
 80070e0:	e00b      	b.n	80070fa <HAL_TIM_PWM_Stop+0xf2>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2b10      	cmp	r3, #16
 80070e6:	d104      	bne.n	80070f2 <HAL_TIM_PWM_Stop+0xea>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2242      	movs	r2, #66	@ 0x42
 80070ec:	2101      	movs	r1, #1
 80070ee:	5499      	strb	r1, [r3, r2]
 80070f0:	e003      	b.n	80070fa <HAL_TIM_PWM_Stop+0xf2>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2243      	movs	r2, #67	@ 0x43
 80070f6:	2101      	movs	r1, #1
 80070f8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	0018      	movs	r0, r3
 80070fe:	46bd      	mov	sp, r7
 8007100:	b002      	add	sp, #8
 8007102:	bd80      	pop	{r7, pc}
 8007104:	40012c00 	.word	0x40012c00
 8007108:	40014000 	.word	0x40014000
 800710c:	40014400 	.word	0x40014400
 8007110:	40014800 	.word	0x40014800
 8007114:	00001111 	.word	0x00001111
 8007118:	00000444 	.word	0x00000444
 800711c:	ffff7fff 	.word	0xffff7fff

08007120 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	2202      	movs	r2, #2
 800713c:	4013      	ands	r3, r2
 800713e:	d021      	beq.n	8007184 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2202      	movs	r2, #2
 8007144:	4013      	ands	r3, r2
 8007146:	d01d      	beq.n	8007184 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2203      	movs	r2, #3
 800714e:	4252      	negs	r2, r2
 8007150:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	2203      	movs	r2, #3
 8007160:	4013      	ands	r3, r2
 8007162:	d004      	beq.n	800716e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	0018      	movs	r0, r3
 8007168:	f000 fac0 	bl	80076ec <HAL_TIM_IC_CaptureCallback>
 800716c:	e007      	b.n	800717e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	0018      	movs	r0, r3
 8007172:	f000 fab3 	bl	80076dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	0018      	movs	r0, r3
 800717a:	f000 fabf 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	2204      	movs	r2, #4
 8007188:	4013      	ands	r3, r2
 800718a:	d022      	beq.n	80071d2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2204      	movs	r2, #4
 8007190:	4013      	ands	r3, r2
 8007192:	d01e      	beq.n	80071d2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	2205      	movs	r2, #5
 800719a:	4252      	negs	r2, r2
 800719c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2202      	movs	r2, #2
 80071a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699a      	ldr	r2, [r3, #24]
 80071aa:	23c0      	movs	r3, #192	@ 0xc0
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	4013      	ands	r3, r2
 80071b0:	d004      	beq.n	80071bc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	0018      	movs	r0, r3
 80071b6:	f000 fa99 	bl	80076ec <HAL_TIM_IC_CaptureCallback>
 80071ba:	e007      	b.n	80071cc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	0018      	movs	r0, r3
 80071c0:	f000 fa8c 	bl	80076dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	0018      	movs	r0, r3
 80071c8:	f000 fa98 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	2208      	movs	r2, #8
 80071d6:	4013      	ands	r3, r2
 80071d8:	d021      	beq.n	800721e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2208      	movs	r2, #8
 80071de:	4013      	ands	r3, r2
 80071e0:	d01d      	beq.n	800721e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2209      	movs	r2, #9
 80071e8:	4252      	negs	r2, r2
 80071ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2204      	movs	r2, #4
 80071f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	69db      	ldr	r3, [r3, #28]
 80071f8:	2203      	movs	r2, #3
 80071fa:	4013      	ands	r3, r2
 80071fc:	d004      	beq.n	8007208 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	0018      	movs	r0, r3
 8007202:	f000 fa73 	bl	80076ec <HAL_TIM_IC_CaptureCallback>
 8007206:	e007      	b.n	8007218 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	0018      	movs	r0, r3
 800720c:	f000 fa66 	bl	80076dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	0018      	movs	r0, r3
 8007214:	f000 fa72 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	2210      	movs	r2, #16
 8007222:	4013      	ands	r3, r2
 8007224:	d022      	beq.n	800726c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2210      	movs	r2, #16
 800722a:	4013      	ands	r3, r2
 800722c:	d01e      	beq.n	800726c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2211      	movs	r2, #17
 8007234:	4252      	negs	r2, r2
 8007236:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2208      	movs	r2, #8
 800723c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	69da      	ldr	r2, [r3, #28]
 8007244:	23c0      	movs	r3, #192	@ 0xc0
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	4013      	ands	r3, r2
 800724a:	d004      	beq.n	8007256 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	0018      	movs	r0, r3
 8007250:	f000 fa4c 	bl	80076ec <HAL_TIM_IC_CaptureCallback>
 8007254:	e007      	b.n	8007266 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	0018      	movs	r0, r3
 800725a:	f000 fa3f 	bl	80076dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	0018      	movs	r0, r3
 8007262:	f000 fa4b 	bl	80076fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	2201      	movs	r2, #1
 8007270:	4013      	ands	r3, r2
 8007272:	d00c      	beq.n	800728e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2201      	movs	r2, #1
 8007278:	4013      	ands	r3, r2
 800727a:	d008      	beq.n	800728e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2202      	movs	r2, #2
 8007282:	4252      	negs	r2, r2
 8007284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	0018      	movs	r0, r3
 800728a:	f7fb fc0f 	bl	8002aac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	2280      	movs	r2, #128	@ 0x80
 8007292:	4013      	ands	r3, r2
 8007294:	d104      	bne.n	80072a0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007296:	68ba      	ldr	r2, [r7, #8]
 8007298:	2380      	movs	r3, #128	@ 0x80
 800729a:	019b      	lsls	r3, r3, #6
 800729c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800729e:	d00b      	beq.n	80072b8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2280      	movs	r2, #128	@ 0x80
 80072a4:	4013      	ands	r3, r2
 80072a6:	d007      	beq.n	80072b8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a1e      	ldr	r2, [pc, #120]	@ (8007328 <HAL_TIM_IRQHandler+0x208>)
 80072ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	0018      	movs	r0, r3
 80072b4:	f000 feb2 	bl	800801c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	2380      	movs	r3, #128	@ 0x80
 80072bc:	005b      	lsls	r3, r3, #1
 80072be:	4013      	ands	r3, r2
 80072c0:	d00b      	beq.n	80072da <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2280      	movs	r2, #128	@ 0x80
 80072c6:	4013      	ands	r3, r2
 80072c8:	d007      	beq.n	80072da <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a17      	ldr	r2, [pc, #92]	@ (800732c <HAL_TIM_IRQHandler+0x20c>)
 80072d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	0018      	movs	r0, r3
 80072d6:	f000 fea9 	bl	800802c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2240      	movs	r2, #64	@ 0x40
 80072de:	4013      	ands	r3, r2
 80072e0:	d00c      	beq.n	80072fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2240      	movs	r2, #64	@ 0x40
 80072e6:	4013      	ands	r3, r2
 80072e8:	d008      	beq.n	80072fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2241      	movs	r2, #65	@ 0x41
 80072f0:	4252      	negs	r2, r2
 80072f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	0018      	movs	r0, r3
 80072f8:	f000 fa08 	bl	800770c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	2220      	movs	r2, #32
 8007300:	4013      	ands	r3, r2
 8007302:	d00c      	beq.n	800731e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2220      	movs	r2, #32
 8007308:	4013      	ands	r3, r2
 800730a:	d008      	beq.n	800731e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2221      	movs	r2, #33	@ 0x21
 8007312:	4252      	negs	r2, r2
 8007314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	0018      	movs	r0, r3
 800731a:	f000 fe77 	bl	800800c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800731e:	46c0      	nop			@ (mov r8, r8)
 8007320:	46bd      	mov	sp, r7
 8007322:	b004      	add	sp, #16
 8007324:	bd80      	pop	{r7, pc}
 8007326:	46c0      	nop			@ (mov r8, r8)
 8007328:	ffffdf7f 	.word	0xffffdf7f
 800732c:	fffffeff 	.word	0xfffffeff

08007330 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800733c:	2317      	movs	r3, #23
 800733e:	18fb      	adds	r3, r7, r3
 8007340:	2200      	movs	r2, #0
 8007342:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	223c      	movs	r2, #60	@ 0x3c
 8007348:	5c9b      	ldrb	r3, [r3, r2]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d101      	bne.n	8007352 <HAL_TIM_PWM_ConfigChannel+0x22>
 800734e:	2302      	movs	r3, #2
 8007350:	e0e5      	b.n	800751e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	223c      	movs	r2, #60	@ 0x3c
 8007356:	2101      	movs	r1, #1
 8007358:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b14      	cmp	r3, #20
 800735e:	d900      	bls.n	8007362 <HAL_TIM_PWM_ConfigChannel+0x32>
 8007360:	e0d1      	b.n	8007506 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	009a      	lsls	r2, r3, #2
 8007366:	4b70      	ldr	r3, [pc, #448]	@ (8007528 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8007368:	18d3      	adds	r3, r2, r3
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	0011      	movs	r1, r2
 8007376:	0018      	movs	r0, r3
 8007378:	f000 fa56 	bl	8007828 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	699a      	ldr	r2, [r3, #24]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2108      	movs	r1, #8
 8007388:	430a      	orrs	r2, r1
 800738a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	699a      	ldr	r2, [r3, #24]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2104      	movs	r1, #4
 8007398:	438a      	bics	r2, r1
 800739a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	6999      	ldr	r1, [r3, #24]
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	691a      	ldr	r2, [r3, #16]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	430a      	orrs	r2, r1
 80073ac:	619a      	str	r2, [r3, #24]
      break;
 80073ae:	e0af      	b.n	8007510 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68ba      	ldr	r2, [r7, #8]
 80073b6:	0011      	movs	r1, r2
 80073b8:	0018      	movs	r0, r3
 80073ba:	f000 fabf 	bl	800793c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	699a      	ldr	r2, [r3, #24]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2180      	movs	r1, #128	@ 0x80
 80073ca:	0109      	lsls	r1, r1, #4
 80073cc:	430a      	orrs	r2, r1
 80073ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	699a      	ldr	r2, [r3, #24]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4954      	ldr	r1, [pc, #336]	@ (800752c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80073dc:	400a      	ands	r2, r1
 80073de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6999      	ldr	r1, [r3, #24]
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	021a      	lsls	r2, r3, #8
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	430a      	orrs	r2, r1
 80073f2:	619a      	str	r2, [r3, #24]
      break;
 80073f4:	e08c      	b.n	8007510 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	0011      	movs	r1, r2
 80073fe:	0018      	movs	r0, r3
 8007400:	f000 fb20 	bl	8007a44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	69da      	ldr	r2, [r3, #28]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2108      	movs	r1, #8
 8007410:	430a      	orrs	r2, r1
 8007412:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	69da      	ldr	r2, [r3, #28]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2104      	movs	r1, #4
 8007420:	438a      	bics	r2, r1
 8007422:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	69d9      	ldr	r1, [r3, #28]
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	691a      	ldr	r2, [r3, #16]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	61da      	str	r2, [r3, #28]
      break;
 8007436:	e06b      	b.n	8007510 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68ba      	ldr	r2, [r7, #8]
 800743e:	0011      	movs	r1, r2
 8007440:	0018      	movs	r0, r3
 8007442:	f000 fb87 	bl	8007b54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	69da      	ldr	r2, [r3, #28]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2180      	movs	r1, #128	@ 0x80
 8007452:	0109      	lsls	r1, r1, #4
 8007454:	430a      	orrs	r2, r1
 8007456:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	69da      	ldr	r2, [r3, #28]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4932      	ldr	r1, [pc, #200]	@ (800752c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007464:	400a      	ands	r2, r1
 8007466:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	69d9      	ldr	r1, [r3, #28]
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	021a      	lsls	r2, r3, #8
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	430a      	orrs	r2, r1
 800747a:	61da      	str	r2, [r3, #28]
      break;
 800747c:	e048      	b.n	8007510 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	0011      	movs	r1, r2
 8007486:	0018      	movs	r0, r3
 8007488:	f000 fbce 	bl	8007c28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2108      	movs	r1, #8
 8007498:	430a      	orrs	r2, r1
 800749a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2104      	movs	r1, #4
 80074a8:	438a      	bics	r2, r1
 80074aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	691a      	ldr	r2, [r3, #16]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	430a      	orrs	r2, r1
 80074bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80074be:	e027      	b.n	8007510 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68ba      	ldr	r2, [r7, #8]
 80074c6:	0011      	movs	r1, r2
 80074c8:	0018      	movs	r0, r3
 80074ca:	f000 fc0d 	bl	8007ce8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2180      	movs	r1, #128	@ 0x80
 80074da:	0109      	lsls	r1, r1, #4
 80074dc:	430a      	orrs	r2, r1
 80074de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4910      	ldr	r1, [pc, #64]	@ (800752c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80074ec:	400a      	ands	r2, r1
 80074ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	021a      	lsls	r2, r3, #8
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	430a      	orrs	r2, r1
 8007502:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007504:	e004      	b.n	8007510 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8007506:	2317      	movs	r3, #23
 8007508:	18fb      	adds	r3, r7, r3
 800750a:	2201      	movs	r2, #1
 800750c:	701a      	strb	r2, [r3, #0]
      break;
 800750e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	223c      	movs	r2, #60	@ 0x3c
 8007514:	2100      	movs	r1, #0
 8007516:	5499      	strb	r1, [r3, r2]

  return status;
 8007518:	2317      	movs	r3, #23
 800751a:	18fb      	adds	r3, r7, r3
 800751c:	781b      	ldrb	r3, [r3, #0]
}
 800751e:	0018      	movs	r0, r3
 8007520:	46bd      	mov	sp, r7
 8007522:	b006      	add	sp, #24
 8007524:	bd80      	pop	{r7, pc}
 8007526:	46c0      	nop			@ (mov r8, r8)
 8007528:	08008e1c 	.word	0x08008e1c
 800752c:	fffffbff 	.word	0xfffffbff

08007530 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b084      	sub	sp, #16
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800753a:	230f      	movs	r3, #15
 800753c:	18fb      	adds	r3, r7, r3
 800753e:	2200      	movs	r2, #0
 8007540:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	223c      	movs	r2, #60	@ 0x3c
 8007546:	5c9b      	ldrb	r3, [r3, r2]
 8007548:	2b01      	cmp	r3, #1
 800754a:	d101      	bne.n	8007550 <HAL_TIM_ConfigClockSource+0x20>
 800754c:	2302      	movs	r3, #2
 800754e:	e0bc      	b.n	80076ca <HAL_TIM_ConfigClockSource+0x19a>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	223c      	movs	r2, #60	@ 0x3c
 8007554:	2101      	movs	r1, #1
 8007556:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	223d      	movs	r2, #61	@ 0x3d
 800755c:	2102      	movs	r1, #2
 800755e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	4a5a      	ldr	r2, [pc, #360]	@ (80076d4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800756c:	4013      	ands	r3, r2
 800756e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	4a59      	ldr	r2, [pc, #356]	@ (80076d8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8007574:	4013      	ands	r3, r2
 8007576:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68ba      	ldr	r2, [r7, #8]
 800757e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2280      	movs	r2, #128	@ 0x80
 8007586:	0192      	lsls	r2, r2, #6
 8007588:	4293      	cmp	r3, r2
 800758a:	d040      	beq.n	800760e <HAL_TIM_ConfigClockSource+0xde>
 800758c:	2280      	movs	r2, #128	@ 0x80
 800758e:	0192      	lsls	r2, r2, #6
 8007590:	4293      	cmp	r3, r2
 8007592:	d900      	bls.n	8007596 <HAL_TIM_ConfigClockSource+0x66>
 8007594:	e088      	b.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 8007596:	2280      	movs	r2, #128	@ 0x80
 8007598:	0152      	lsls	r2, r2, #5
 800759a:	4293      	cmp	r3, r2
 800759c:	d100      	bne.n	80075a0 <HAL_TIM_ConfigClockSource+0x70>
 800759e:	e088      	b.n	80076b2 <HAL_TIM_ConfigClockSource+0x182>
 80075a0:	2280      	movs	r2, #128	@ 0x80
 80075a2:	0152      	lsls	r2, r2, #5
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d900      	bls.n	80075aa <HAL_TIM_ConfigClockSource+0x7a>
 80075a8:	e07e      	b.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 80075aa:	2b70      	cmp	r3, #112	@ 0x70
 80075ac:	d018      	beq.n	80075e0 <HAL_TIM_ConfigClockSource+0xb0>
 80075ae:	d900      	bls.n	80075b2 <HAL_TIM_ConfigClockSource+0x82>
 80075b0:	e07a      	b.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 80075b2:	2b60      	cmp	r3, #96	@ 0x60
 80075b4:	d04f      	beq.n	8007656 <HAL_TIM_ConfigClockSource+0x126>
 80075b6:	d900      	bls.n	80075ba <HAL_TIM_ConfigClockSource+0x8a>
 80075b8:	e076      	b.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 80075ba:	2b50      	cmp	r3, #80	@ 0x50
 80075bc:	d03b      	beq.n	8007636 <HAL_TIM_ConfigClockSource+0x106>
 80075be:	d900      	bls.n	80075c2 <HAL_TIM_ConfigClockSource+0x92>
 80075c0:	e072      	b.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 80075c2:	2b40      	cmp	r3, #64	@ 0x40
 80075c4:	d057      	beq.n	8007676 <HAL_TIM_ConfigClockSource+0x146>
 80075c6:	d900      	bls.n	80075ca <HAL_TIM_ConfigClockSource+0x9a>
 80075c8:	e06e      	b.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 80075ca:	2b30      	cmp	r3, #48	@ 0x30
 80075cc:	d063      	beq.n	8007696 <HAL_TIM_ConfigClockSource+0x166>
 80075ce:	d86b      	bhi.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 80075d0:	2b20      	cmp	r3, #32
 80075d2:	d060      	beq.n	8007696 <HAL_TIM_ConfigClockSource+0x166>
 80075d4:	d868      	bhi.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d05d      	beq.n	8007696 <HAL_TIM_ConfigClockSource+0x166>
 80075da:	2b10      	cmp	r3, #16
 80075dc:	d05b      	beq.n	8007696 <HAL_TIM_ConfigClockSource+0x166>
 80075de:	e063      	b.n	80076a8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075f0:	f000 fc5a 	bl	8007ea8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	2277      	movs	r2, #119	@ 0x77
 8007600:	4313      	orrs	r3, r2
 8007602:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68ba      	ldr	r2, [r7, #8]
 800760a:	609a      	str	r2, [r3, #8]
      break;
 800760c:	e052      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800761e:	f000 fc43 	bl	8007ea8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	689a      	ldr	r2, [r3, #8]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2180      	movs	r1, #128	@ 0x80
 800762e:	01c9      	lsls	r1, r1, #7
 8007630:	430a      	orrs	r2, r1
 8007632:	609a      	str	r2, [r3, #8]
      break;
 8007634:	e03e      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007642:	001a      	movs	r2, r3
 8007644:	f000 fbb4 	bl	8007db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2150      	movs	r1, #80	@ 0x50
 800764e:	0018      	movs	r0, r3
 8007650:	f000 fc0e 	bl	8007e70 <TIM_ITRx_SetConfig>
      break;
 8007654:	e02e      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007662:	001a      	movs	r2, r3
 8007664:	f000 fbd2 	bl	8007e0c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2160      	movs	r1, #96	@ 0x60
 800766e:	0018      	movs	r0, r3
 8007670:	f000 fbfe 	bl	8007e70 <TIM_ITRx_SetConfig>
      break;
 8007674:	e01e      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007682:	001a      	movs	r2, r3
 8007684:	f000 fb94 	bl	8007db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2140      	movs	r1, #64	@ 0x40
 800768e:	0018      	movs	r0, r3
 8007690:	f000 fbee 	bl	8007e70 <TIM_ITRx_SetConfig>
      break;
 8007694:	e00e      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	0019      	movs	r1, r3
 80076a0:	0010      	movs	r0, r2
 80076a2:	f000 fbe5 	bl	8007e70 <TIM_ITRx_SetConfig>
      break;
 80076a6:	e005      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80076a8:	230f      	movs	r3, #15
 80076aa:	18fb      	adds	r3, r7, r3
 80076ac:	2201      	movs	r2, #1
 80076ae:	701a      	strb	r2, [r3, #0]
      break;
 80076b0:	e000      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80076b2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	223d      	movs	r2, #61	@ 0x3d
 80076b8:	2101      	movs	r1, #1
 80076ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	223c      	movs	r2, #60	@ 0x3c
 80076c0:	2100      	movs	r1, #0
 80076c2:	5499      	strb	r1, [r3, r2]

  return status;
 80076c4:	230f      	movs	r3, #15
 80076c6:	18fb      	adds	r3, r7, r3
 80076c8:	781b      	ldrb	r3, [r3, #0]
}
 80076ca:	0018      	movs	r0, r3
 80076cc:	46bd      	mov	sp, r7
 80076ce:	b004      	add	sp, #16
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	46c0      	nop			@ (mov r8, r8)
 80076d4:	ffceff88 	.word	0xffceff88
 80076d8:	ffff00ff 	.word	0xffff00ff

080076dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b082      	sub	sp, #8
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076e4:	46c0      	nop			@ (mov r8, r8)
 80076e6:	46bd      	mov	sp, r7
 80076e8:	b002      	add	sp, #8
 80076ea:	bd80      	pop	{r7, pc}

080076ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076f4:	46c0      	nop			@ (mov r8, r8)
 80076f6:	46bd      	mov	sp, r7
 80076f8:	b002      	add	sp, #8
 80076fa:	bd80      	pop	{r7, pc}

080076fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b082      	sub	sp, #8
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007704:	46c0      	nop			@ (mov r8, r8)
 8007706:	46bd      	mov	sp, r7
 8007708:	b002      	add	sp, #8
 800770a:	bd80      	pop	{r7, pc}

0800770c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007714:	46c0      	nop			@ (mov r8, r8)
 8007716:	46bd      	mov	sp, r7
 8007718:	b002      	add	sp, #8
 800771a:	bd80      	pop	{r7, pc}

0800771c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a37      	ldr	r2, [pc, #220]	@ (800780c <TIM_Base_SetConfig+0xf0>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d008      	beq.n	8007746 <TIM_Base_SetConfig+0x2a>
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	2380      	movs	r3, #128	@ 0x80
 8007738:	05db      	lsls	r3, r3, #23
 800773a:	429a      	cmp	r2, r3
 800773c:	d003      	beq.n	8007746 <TIM_Base_SetConfig+0x2a>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a33      	ldr	r2, [pc, #204]	@ (8007810 <TIM_Base_SetConfig+0xf4>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d108      	bne.n	8007758 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2270      	movs	r2, #112	@ 0x70
 800774a:	4393      	bics	r3, r2
 800774c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	4313      	orrs	r3, r2
 8007756:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a2c      	ldr	r2, [pc, #176]	@ (800780c <TIM_Base_SetConfig+0xf0>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d018      	beq.n	8007792 <TIM_Base_SetConfig+0x76>
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	2380      	movs	r3, #128	@ 0x80
 8007764:	05db      	lsls	r3, r3, #23
 8007766:	429a      	cmp	r2, r3
 8007768:	d013      	beq.n	8007792 <TIM_Base_SetConfig+0x76>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a28      	ldr	r2, [pc, #160]	@ (8007810 <TIM_Base_SetConfig+0xf4>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d00f      	beq.n	8007792 <TIM_Base_SetConfig+0x76>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a27      	ldr	r2, [pc, #156]	@ (8007814 <TIM_Base_SetConfig+0xf8>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d00b      	beq.n	8007792 <TIM_Base_SetConfig+0x76>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a26      	ldr	r2, [pc, #152]	@ (8007818 <TIM_Base_SetConfig+0xfc>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d007      	beq.n	8007792 <TIM_Base_SetConfig+0x76>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a25      	ldr	r2, [pc, #148]	@ (800781c <TIM_Base_SetConfig+0x100>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d003      	beq.n	8007792 <TIM_Base_SetConfig+0x76>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a24      	ldr	r2, [pc, #144]	@ (8007820 <TIM_Base_SetConfig+0x104>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d108      	bne.n	80077a4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	4a23      	ldr	r2, [pc, #140]	@ (8007824 <TIM_Base_SetConfig+0x108>)
 8007796:	4013      	ands	r3, r2
 8007798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2280      	movs	r2, #128	@ 0x80
 80077a8:	4393      	bics	r3, r2
 80077aa:	001a      	movs	r2, r3
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	689a      	ldr	r2, [r3, #8]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	4a11      	ldr	r2, [pc, #68]	@ (800780c <TIM_Base_SetConfig+0xf0>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d00b      	beq.n	80077e4 <TIM_Base_SetConfig+0xc8>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4a12      	ldr	r2, [pc, #72]	@ (8007818 <TIM_Base_SetConfig+0xfc>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d007      	beq.n	80077e4 <TIM_Base_SetConfig+0xc8>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	4a11      	ldr	r2, [pc, #68]	@ (800781c <TIM_Base_SetConfig+0x100>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d003      	beq.n	80077e4 <TIM_Base_SetConfig+0xc8>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a10      	ldr	r2, [pc, #64]	@ (8007820 <TIM_Base_SetConfig+0x104>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d103      	bne.n	80077ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	691a      	ldr	r2, [r3, #16]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2204      	movs	r2, #4
 80077f2:	431a      	orrs	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	68fa      	ldr	r2, [r7, #12]
 8007802:	601a      	str	r2, [r3, #0]
}
 8007804:	46c0      	nop			@ (mov r8, r8)
 8007806:	46bd      	mov	sp, r7
 8007808:	b004      	add	sp, #16
 800780a:	bd80      	pop	{r7, pc}
 800780c:	40012c00 	.word	0x40012c00
 8007810:	40000400 	.word	0x40000400
 8007814:	40002000 	.word	0x40002000
 8007818:	40014000 	.word	0x40014000
 800781c:	40014400 	.word	0x40014400
 8007820:	40014800 	.word	0x40014800
 8007824:	fffffcff 	.word	0xfffffcff

08007828 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	2201      	movs	r2, #1
 800783e:	4393      	bics	r3, r2
 8007840:	001a      	movs	r2, r3
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	699b      	ldr	r3, [r3, #24]
 8007850:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	4a32      	ldr	r2, [pc, #200]	@ (8007920 <TIM_OC1_SetConfig+0xf8>)
 8007856:	4013      	ands	r3, r2
 8007858:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2203      	movs	r2, #3
 800785e:	4393      	bics	r3, r2
 8007860:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	4313      	orrs	r3, r2
 800786a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	2202      	movs	r2, #2
 8007870:	4393      	bics	r3, r2
 8007872:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	4313      	orrs	r3, r2
 800787c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a28      	ldr	r2, [pc, #160]	@ (8007924 <TIM_OC1_SetConfig+0xfc>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00b      	beq.n	800789e <TIM_OC1_SetConfig+0x76>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a27      	ldr	r2, [pc, #156]	@ (8007928 <TIM_OC1_SetConfig+0x100>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d007      	beq.n	800789e <TIM_OC1_SetConfig+0x76>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a26      	ldr	r2, [pc, #152]	@ (800792c <TIM_OC1_SetConfig+0x104>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d003      	beq.n	800789e <TIM_OC1_SetConfig+0x76>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a25      	ldr	r2, [pc, #148]	@ (8007930 <TIM_OC1_SetConfig+0x108>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d10c      	bne.n	80078b8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2208      	movs	r2, #8
 80078a2:	4393      	bics	r3, r2
 80078a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	68db      	ldr	r3, [r3, #12]
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	2204      	movs	r2, #4
 80078b4:	4393      	bics	r3, r2
 80078b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a1a      	ldr	r2, [pc, #104]	@ (8007924 <TIM_OC1_SetConfig+0xfc>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d00b      	beq.n	80078d8 <TIM_OC1_SetConfig+0xb0>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a19      	ldr	r2, [pc, #100]	@ (8007928 <TIM_OC1_SetConfig+0x100>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d007      	beq.n	80078d8 <TIM_OC1_SetConfig+0xb0>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a18      	ldr	r2, [pc, #96]	@ (800792c <TIM_OC1_SetConfig+0x104>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d003      	beq.n	80078d8 <TIM_OC1_SetConfig+0xb0>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4a17      	ldr	r2, [pc, #92]	@ (8007930 <TIM_OC1_SetConfig+0x108>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d111      	bne.n	80078fc <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	4a16      	ldr	r2, [pc, #88]	@ (8007934 <TIM_OC1_SetConfig+0x10c>)
 80078dc:	4013      	ands	r3, r2
 80078de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	4a15      	ldr	r2, [pc, #84]	@ (8007938 <TIM_OC1_SetConfig+0x110>)
 80078e4:	4013      	ands	r3, r2
 80078e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	695b      	ldr	r3, [r3, #20]
 80078ec:	693a      	ldr	r2, [r7, #16]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	621a      	str	r2, [r3, #32]
}
 8007916:	46c0      	nop			@ (mov r8, r8)
 8007918:	46bd      	mov	sp, r7
 800791a:	b006      	add	sp, #24
 800791c:	bd80      	pop	{r7, pc}
 800791e:	46c0      	nop			@ (mov r8, r8)
 8007920:	fffeff8f 	.word	0xfffeff8f
 8007924:	40012c00 	.word	0x40012c00
 8007928:	40014000 	.word	0x40014000
 800792c:	40014400 	.word	0x40014400
 8007930:	40014800 	.word	0x40014800
 8007934:	fffffeff 	.word	0xfffffeff
 8007938:	fffffdff 	.word	0xfffffdff

0800793c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b086      	sub	sp, #24
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	2210      	movs	r2, #16
 8007952:	4393      	bics	r3, r2
 8007954:	001a      	movs	r2, r3
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	4a2e      	ldr	r2, [pc, #184]	@ (8007a24 <TIM_OC2_SetConfig+0xe8>)
 800796a:	4013      	ands	r3, r2
 800796c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	4a2d      	ldr	r2, [pc, #180]	@ (8007a28 <TIM_OC2_SetConfig+0xec>)
 8007972:	4013      	ands	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	021b      	lsls	r3, r3, #8
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4313      	orrs	r3, r2
 8007980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	2220      	movs	r2, #32
 8007986:	4393      	bics	r3, r2
 8007988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	011b      	lsls	r3, r3, #4
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	4313      	orrs	r3, r2
 8007994:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4a24      	ldr	r2, [pc, #144]	@ (8007a2c <TIM_OC2_SetConfig+0xf0>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d10d      	bne.n	80079ba <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	2280      	movs	r2, #128	@ 0x80
 80079a2:	4393      	bics	r3, r2
 80079a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	697a      	ldr	r2, [r7, #20]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	2240      	movs	r2, #64	@ 0x40
 80079b6:	4393      	bics	r3, r2
 80079b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a1b      	ldr	r2, [pc, #108]	@ (8007a2c <TIM_OC2_SetConfig+0xf0>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d00b      	beq.n	80079da <TIM_OC2_SetConfig+0x9e>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a1a      	ldr	r2, [pc, #104]	@ (8007a30 <TIM_OC2_SetConfig+0xf4>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d007      	beq.n	80079da <TIM_OC2_SetConfig+0x9e>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a19      	ldr	r2, [pc, #100]	@ (8007a34 <TIM_OC2_SetConfig+0xf8>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d003      	beq.n	80079da <TIM_OC2_SetConfig+0x9e>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a18      	ldr	r2, [pc, #96]	@ (8007a38 <TIM_OC2_SetConfig+0xfc>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d113      	bne.n	8007a02 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	4a17      	ldr	r2, [pc, #92]	@ (8007a3c <TIM_OC2_SetConfig+0x100>)
 80079de:	4013      	ands	r3, r2
 80079e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	4a16      	ldr	r2, [pc, #88]	@ (8007a40 <TIM_OC2_SetConfig+0x104>)
 80079e6:	4013      	ands	r3, r2
 80079e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	621a      	str	r2, [r3, #32]
}
 8007a1c:	46c0      	nop			@ (mov r8, r8)
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	b006      	add	sp, #24
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	feff8fff 	.word	0xfeff8fff
 8007a28:	fffffcff 	.word	0xfffffcff
 8007a2c:	40012c00 	.word	0x40012c00
 8007a30:	40014000 	.word	0x40014000
 8007a34:	40014400 	.word	0x40014400
 8007a38:	40014800 	.word	0x40014800
 8007a3c:	fffffbff 	.word	0xfffffbff
 8007a40:	fffff7ff 	.word	0xfffff7ff

08007a44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a1b      	ldr	r3, [r3, #32]
 8007a58:	4a33      	ldr	r2, [pc, #204]	@ (8007b28 <TIM_OC3_SetConfig+0xe4>)
 8007a5a:	401a      	ands	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	69db      	ldr	r3, [r3, #28]
 8007a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	4a2f      	ldr	r2, [pc, #188]	@ (8007b2c <TIM_OC3_SetConfig+0xe8>)
 8007a70:	4013      	ands	r3, r2
 8007a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2203      	movs	r2, #3
 8007a78:	4393      	bics	r3, r2
 8007a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	68fa      	ldr	r2, [r7, #12]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	4a29      	ldr	r2, [pc, #164]	@ (8007b30 <TIM_OC3_SetConfig+0xec>)
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	021b      	lsls	r3, r3, #8
 8007a94:	697a      	ldr	r2, [r7, #20]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a25      	ldr	r2, [pc, #148]	@ (8007b34 <TIM_OC3_SetConfig+0xf0>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d10d      	bne.n	8007abe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	4a24      	ldr	r2, [pc, #144]	@ (8007b38 <TIM_OC3_SetConfig+0xf4>)
 8007aa6:	4013      	ands	r3, r2
 8007aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	021b      	lsls	r3, r3, #8
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	4a20      	ldr	r2, [pc, #128]	@ (8007b3c <TIM_OC3_SetConfig+0xf8>)
 8007aba:	4013      	ands	r3, r2
 8007abc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8007b34 <TIM_OC3_SetConfig+0xf0>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d00b      	beq.n	8007ade <TIM_OC3_SetConfig+0x9a>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b40 <TIM_OC3_SetConfig+0xfc>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d007      	beq.n	8007ade <TIM_OC3_SetConfig+0x9a>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a1c      	ldr	r2, [pc, #112]	@ (8007b44 <TIM_OC3_SetConfig+0x100>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d003      	beq.n	8007ade <TIM_OC3_SetConfig+0x9a>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8007b48 <TIM_OC3_SetConfig+0x104>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d113      	bne.n	8007b06 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	4a1a      	ldr	r2, [pc, #104]	@ (8007b4c <TIM_OC3_SetConfig+0x108>)
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	4a19      	ldr	r2, [pc, #100]	@ (8007b50 <TIM_OC3_SetConfig+0x10c>)
 8007aea:	4013      	ands	r3, r2
 8007aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	695b      	ldr	r3, [r3, #20]
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	011b      	lsls	r3, r3, #4
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	68fa      	ldr	r2, [r7, #12]
 8007b10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	621a      	str	r2, [r3, #32]
}
 8007b20:	46c0      	nop			@ (mov r8, r8)
 8007b22:	46bd      	mov	sp, r7
 8007b24:	b006      	add	sp, #24
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	fffffeff 	.word	0xfffffeff
 8007b2c:	fffeff8f 	.word	0xfffeff8f
 8007b30:	fffffdff 	.word	0xfffffdff
 8007b34:	40012c00 	.word	0x40012c00
 8007b38:	fffff7ff 	.word	0xfffff7ff
 8007b3c:	fffffbff 	.word	0xfffffbff
 8007b40:	40014000 	.word	0x40014000
 8007b44:	40014400 	.word	0x40014400
 8007b48:	40014800 	.word	0x40014800
 8007b4c:	ffffefff 	.word	0xffffefff
 8007b50:	ffffdfff 	.word	0xffffdfff

08007b54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b086      	sub	sp, #24
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a1b      	ldr	r3, [r3, #32]
 8007b62:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6a1b      	ldr	r3, [r3, #32]
 8007b68:	4a26      	ldr	r2, [pc, #152]	@ (8007c04 <TIM_OC4_SetConfig+0xb0>)
 8007b6a:	401a      	ands	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	69db      	ldr	r3, [r3, #28]
 8007b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	4a22      	ldr	r2, [pc, #136]	@ (8007c08 <TIM_OC4_SetConfig+0xb4>)
 8007b80:	4013      	ands	r3, r2
 8007b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	4a21      	ldr	r2, [pc, #132]	@ (8007c0c <TIM_OC4_SetConfig+0xb8>)
 8007b88:	4013      	ands	r3, r2
 8007b8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	021b      	lsls	r3, r3, #8
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8007c10 <TIM_OC4_SetConfig+0xbc>)
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	031b      	lsls	r3, r3, #12
 8007ba6:	693a      	ldr	r2, [r7, #16]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a19      	ldr	r2, [pc, #100]	@ (8007c14 <TIM_OC4_SetConfig+0xc0>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d00b      	beq.n	8007bcc <TIM_OC4_SetConfig+0x78>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a18      	ldr	r2, [pc, #96]	@ (8007c18 <TIM_OC4_SetConfig+0xc4>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d007      	beq.n	8007bcc <TIM_OC4_SetConfig+0x78>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a17      	ldr	r2, [pc, #92]	@ (8007c1c <TIM_OC4_SetConfig+0xc8>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d003      	beq.n	8007bcc <TIM_OC4_SetConfig+0x78>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a16      	ldr	r2, [pc, #88]	@ (8007c20 <TIM_OC4_SetConfig+0xcc>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d109      	bne.n	8007be0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	4a15      	ldr	r2, [pc, #84]	@ (8007c24 <TIM_OC4_SetConfig+0xd0>)
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	695b      	ldr	r3, [r3, #20]
 8007bd8:	019b      	lsls	r3, r3, #6
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	685a      	ldr	r2, [r3, #4]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	693a      	ldr	r2, [r7, #16]
 8007bf8:	621a      	str	r2, [r3, #32]
}
 8007bfa:	46c0      	nop			@ (mov r8, r8)
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	b006      	add	sp, #24
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	46c0      	nop			@ (mov r8, r8)
 8007c04:	ffffefff 	.word	0xffffefff
 8007c08:	feff8fff 	.word	0xfeff8fff
 8007c0c:	fffffcff 	.word	0xfffffcff
 8007c10:	ffffdfff 	.word	0xffffdfff
 8007c14:	40012c00 	.word	0x40012c00
 8007c18:	40014000 	.word	0x40014000
 8007c1c:	40014400 	.word	0x40014400
 8007c20:	40014800 	.word	0x40014800
 8007c24:	ffffbfff 	.word	0xffffbfff

08007c28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a1b      	ldr	r3, [r3, #32]
 8007c3c:	4a23      	ldr	r2, [pc, #140]	@ (8007ccc <TIM_OC5_SetConfig+0xa4>)
 8007c3e:	401a      	ands	r2, r3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	4a1f      	ldr	r2, [pc, #124]	@ (8007cd0 <TIM_OC5_SetConfig+0xa8>)
 8007c54:	4013      	ands	r3, r2
 8007c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	4a1b      	ldr	r2, [pc, #108]	@ (8007cd4 <TIM_OC5_SetConfig+0xac>)
 8007c66:	4013      	ands	r3, r2
 8007c68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	041b      	lsls	r3, r3, #16
 8007c70:	693a      	ldr	r2, [r7, #16]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a17      	ldr	r2, [pc, #92]	@ (8007cd8 <TIM_OC5_SetConfig+0xb0>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00b      	beq.n	8007c96 <TIM_OC5_SetConfig+0x6e>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a16      	ldr	r2, [pc, #88]	@ (8007cdc <TIM_OC5_SetConfig+0xb4>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d007      	beq.n	8007c96 <TIM_OC5_SetConfig+0x6e>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a15      	ldr	r2, [pc, #84]	@ (8007ce0 <TIM_OC5_SetConfig+0xb8>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d003      	beq.n	8007c96 <TIM_OC5_SetConfig+0x6e>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	4a14      	ldr	r2, [pc, #80]	@ (8007ce4 <TIM_OC5_SetConfig+0xbc>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d109      	bne.n	8007caa <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	4a0c      	ldr	r2, [pc, #48]	@ (8007ccc <TIM_OC5_SetConfig+0xa4>)
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	695b      	ldr	r3, [r3, #20]
 8007ca2:	021b      	lsls	r3, r3, #8
 8007ca4:	697a      	ldr	r2, [r7, #20]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	697a      	ldr	r2, [r7, #20]
 8007cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	68fa      	ldr	r2, [r7, #12]
 8007cb4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	685a      	ldr	r2, [r3, #4]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	693a      	ldr	r2, [r7, #16]
 8007cc2:	621a      	str	r2, [r3, #32]
}
 8007cc4:	46c0      	nop			@ (mov r8, r8)
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	b006      	add	sp, #24
 8007cca:	bd80      	pop	{r7, pc}
 8007ccc:	fffeffff 	.word	0xfffeffff
 8007cd0:	fffeff8f 	.word	0xfffeff8f
 8007cd4:	fffdffff 	.word	0xfffdffff
 8007cd8:	40012c00 	.word	0x40012c00
 8007cdc:	40014000 	.word	0x40014000
 8007ce0:	40014400 	.word	0x40014400
 8007ce4:	40014800 	.word	0x40014800

08007ce8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b086      	sub	sp, #24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6a1b      	ldr	r3, [r3, #32]
 8007cf6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a1b      	ldr	r3, [r3, #32]
 8007cfc:	4a24      	ldr	r2, [pc, #144]	@ (8007d90 <TIM_OC6_SetConfig+0xa8>)
 8007cfe:	401a      	ands	r2, r3
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	4a20      	ldr	r2, [pc, #128]	@ (8007d94 <TIM_OC6_SetConfig+0xac>)
 8007d14:	4013      	ands	r3, r2
 8007d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	021b      	lsls	r3, r3, #8
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	4a1c      	ldr	r2, [pc, #112]	@ (8007d98 <TIM_OC6_SetConfig+0xb0>)
 8007d28:	4013      	ands	r3, r2
 8007d2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	051b      	lsls	r3, r3, #20
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a18      	ldr	r2, [pc, #96]	@ (8007d9c <TIM_OC6_SetConfig+0xb4>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d00b      	beq.n	8007d58 <TIM_OC6_SetConfig+0x70>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a17      	ldr	r2, [pc, #92]	@ (8007da0 <TIM_OC6_SetConfig+0xb8>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d007      	beq.n	8007d58 <TIM_OC6_SetConfig+0x70>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4a16      	ldr	r2, [pc, #88]	@ (8007da4 <TIM_OC6_SetConfig+0xbc>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d003      	beq.n	8007d58 <TIM_OC6_SetConfig+0x70>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a15      	ldr	r2, [pc, #84]	@ (8007da8 <TIM_OC6_SetConfig+0xc0>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d109      	bne.n	8007d6c <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	4a14      	ldr	r2, [pc, #80]	@ (8007dac <TIM_OC6_SetConfig+0xc4>)
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	695b      	ldr	r3, [r3, #20]
 8007d64:	029b      	lsls	r3, r3, #10
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	685a      	ldr	r2, [r3, #4]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	621a      	str	r2, [r3, #32]
}
 8007d86:	46c0      	nop			@ (mov r8, r8)
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	b006      	add	sp, #24
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	46c0      	nop			@ (mov r8, r8)
 8007d90:	ffefffff 	.word	0xffefffff
 8007d94:	feff8fff 	.word	0xfeff8fff
 8007d98:	ffdfffff 	.word	0xffdfffff
 8007d9c:	40012c00 	.word	0x40012c00
 8007da0:	40014000 	.word	0x40014000
 8007da4:	40014400 	.word	0x40014400
 8007da8:	40014800 	.word	0x40014800
 8007dac:	fffbffff 	.word	0xfffbffff

08007db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b086      	sub	sp, #24
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6a1b      	ldr	r3, [r3, #32]
 8007dc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	4393      	bics	r3, r2
 8007dca:	001a      	movs	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	699b      	ldr	r3, [r3, #24]
 8007dd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	22f0      	movs	r2, #240	@ 0xf0
 8007dda:	4393      	bics	r3, r2
 8007ddc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	011b      	lsls	r3, r3, #4
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	220a      	movs	r2, #10
 8007dec:	4393      	bics	r3, r2
 8007dee:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	693a      	ldr	r2, [r7, #16]
 8007dfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	697a      	ldr	r2, [r7, #20]
 8007e02:	621a      	str	r2, [r3, #32]
}
 8007e04:	46c0      	nop			@ (mov r8, r8)
 8007e06:	46bd      	mov	sp, r7
 8007e08:	b006      	add	sp, #24
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6a1b      	ldr	r3, [r3, #32]
 8007e1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	2210      	movs	r2, #16
 8007e24:	4393      	bics	r3, r2
 8007e26:	001a      	movs	r2, r3
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	699b      	ldr	r3, [r3, #24]
 8007e30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	4a0d      	ldr	r2, [pc, #52]	@ (8007e6c <TIM_TI2_ConfigInputStage+0x60>)
 8007e36:	4013      	ands	r3, r2
 8007e38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	031b      	lsls	r3, r3, #12
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	22a0      	movs	r2, #160	@ 0xa0
 8007e48:	4393      	bics	r3, r2
 8007e4a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	011b      	lsls	r3, r3, #4
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	621a      	str	r2, [r3, #32]
}
 8007e62:	46c0      	nop			@ (mov r8, r8)
 8007e64:	46bd      	mov	sp, r7
 8007e66:	b006      	add	sp, #24
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	46c0      	nop			@ (mov r8, r8)
 8007e6c:	ffff0fff 	.word	0xffff0fff

08007e70 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	4a08      	ldr	r2, [pc, #32]	@ (8007ea4 <TIM_ITRx_SetConfig+0x34>)
 8007e84:	4013      	ands	r3, r2
 8007e86:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e88:	683a      	ldr	r2, [r7, #0]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	2207      	movs	r2, #7
 8007e90:	4313      	orrs	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	609a      	str	r2, [r3, #8]
}
 8007e9a:	46c0      	nop			@ (mov r8, r8)
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	b004      	add	sp, #16
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	46c0      	nop			@ (mov r8, r8)
 8007ea4:	ffcfff8f 	.word	0xffcfff8f

08007ea8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
 8007eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	4a09      	ldr	r2, [pc, #36]	@ (8007ee4 <TIM_ETR_SetConfig+0x3c>)
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	021a      	lsls	r2, r3, #8
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	431a      	orrs	r2, r3
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	697a      	ldr	r2, [r7, #20]
 8007eda:	609a      	str	r2, [r3, #8]
}
 8007edc:	46c0      	nop			@ (mov r8, r8)
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	b006      	add	sp, #24
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	ffff00ff 	.word	0xffff00ff

08007ee8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b086      	sub	sp, #24
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	221f      	movs	r2, #31
 8007ef8:	4013      	ands	r3, r2
 8007efa:	2201      	movs	r2, #1
 8007efc:	409a      	lsls	r2, r3
 8007efe:	0013      	movs	r3, r2
 8007f00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6a1b      	ldr	r3, [r3, #32]
 8007f06:	697a      	ldr	r2, [r7, #20]
 8007f08:	43d2      	mvns	r2, r2
 8007f0a:	401a      	ands	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6a1a      	ldr	r2, [r3, #32]
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	211f      	movs	r1, #31
 8007f18:	400b      	ands	r3, r1
 8007f1a:	6879      	ldr	r1, [r7, #4]
 8007f1c:	4099      	lsls	r1, r3
 8007f1e:	000b      	movs	r3, r1
 8007f20:	431a      	orrs	r2, r3
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	621a      	str	r2, [r3, #32]
}
 8007f26:	46c0      	nop			@ (mov r8, r8)
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	b006      	add	sp, #24
 8007f2c:	bd80      	pop	{r7, pc}
	...

08007f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	223c      	movs	r2, #60	@ 0x3c
 8007f3e:	5c9b      	ldrb	r3, [r3, r2]
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d101      	bne.n	8007f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f44:	2302      	movs	r3, #2
 8007f46:	e055      	b.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	223c      	movs	r2, #60	@ 0x3c
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	223d      	movs	r2, #61	@ 0x3d
 8007f54:	2102      	movs	r1, #2
 8007f56:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a23      	ldr	r2, [pc, #140]	@ (8007ffc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d108      	bne.n	8007f84 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	4a22      	ldr	r2, [pc, #136]	@ (8008000 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007f76:	4013      	ands	r3, r2
 8007f78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2270      	movs	r2, #112	@ 0x70
 8007f88:	4393      	bics	r3, r2
 8007f8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	68fa      	ldr	r2, [r7, #12]
 8007f9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a16      	ldr	r2, [pc, #88]	@ (8007ffc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d00f      	beq.n	8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	2380      	movs	r3, #128	@ 0x80
 8007fae:	05db      	lsls	r3, r3, #23
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d009      	beq.n	8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a12      	ldr	r2, [pc, #72]	@ (8008004 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d004      	beq.n	8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a11      	ldr	r2, [pc, #68]	@ (8008008 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d10c      	bne.n	8007fe2 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	2280      	movs	r2, #128	@ 0x80
 8007fcc:	4393      	bics	r3, r2
 8007fce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	223d      	movs	r2, #61	@ 0x3d
 8007fe6:	2101      	movs	r1, #1
 8007fe8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	223c      	movs	r2, #60	@ 0x3c
 8007fee:	2100      	movs	r1, #0
 8007ff0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ff2:	2300      	movs	r3, #0
}
 8007ff4:	0018      	movs	r0, r3
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	b004      	add	sp, #16
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	40012c00 	.word	0x40012c00
 8008000:	ff0fffff 	.word	0xff0fffff
 8008004:	40000400 	.word	0x40000400
 8008008:	40014000 	.word	0x40014000

0800800c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b082      	sub	sp, #8
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008014:	46c0      	nop			@ (mov r8, r8)
 8008016:	46bd      	mov	sp, r7
 8008018:	b002      	add	sp, #8
 800801a:	bd80      	pop	{r7, pc}

0800801c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008024:	46c0      	nop			@ (mov r8, r8)
 8008026:	46bd      	mov	sp, r7
 8008028:	b002      	add	sp, #8
 800802a:	bd80      	pop	{r7, pc}

0800802c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b082      	sub	sp, #8
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008034:	46c0      	nop			@ (mov r8, r8)
 8008036:	46bd      	mov	sp, r7
 8008038:	b002      	add	sp, #8
 800803a:	bd80      	pop	{r7, pc}

0800803c <memset>:
 800803c:	0003      	movs	r3, r0
 800803e:	1882      	adds	r2, r0, r2
 8008040:	4293      	cmp	r3, r2
 8008042:	d100      	bne.n	8008046 <memset+0xa>
 8008044:	4770      	bx	lr
 8008046:	7019      	strb	r1, [r3, #0]
 8008048:	3301      	adds	r3, #1
 800804a:	e7f9      	b.n	8008040 <memset+0x4>

0800804c <__libc_init_array>:
 800804c:	b570      	push	{r4, r5, r6, lr}
 800804e:	2600      	movs	r6, #0
 8008050:	4c0c      	ldr	r4, [pc, #48]	@ (8008084 <__libc_init_array+0x38>)
 8008052:	4d0d      	ldr	r5, [pc, #52]	@ (8008088 <__libc_init_array+0x3c>)
 8008054:	1b64      	subs	r4, r4, r5
 8008056:	10a4      	asrs	r4, r4, #2
 8008058:	42a6      	cmp	r6, r4
 800805a:	d109      	bne.n	8008070 <__libc_init_array+0x24>
 800805c:	2600      	movs	r6, #0
 800805e:	f000 f823 	bl	80080a8 <_init>
 8008062:	4c0a      	ldr	r4, [pc, #40]	@ (800808c <__libc_init_array+0x40>)
 8008064:	4d0a      	ldr	r5, [pc, #40]	@ (8008090 <__libc_init_array+0x44>)
 8008066:	1b64      	subs	r4, r4, r5
 8008068:	10a4      	asrs	r4, r4, #2
 800806a:	42a6      	cmp	r6, r4
 800806c:	d105      	bne.n	800807a <__libc_init_array+0x2e>
 800806e:	bd70      	pop	{r4, r5, r6, pc}
 8008070:	00b3      	lsls	r3, r6, #2
 8008072:	58eb      	ldr	r3, [r5, r3]
 8008074:	4798      	blx	r3
 8008076:	3601      	adds	r6, #1
 8008078:	e7ee      	b.n	8008058 <__libc_init_array+0xc>
 800807a:	00b3      	lsls	r3, r6, #2
 800807c:	58eb      	ldr	r3, [r5, r3]
 800807e:	4798      	blx	r3
 8008080:	3601      	adds	r6, #1
 8008082:	e7f2      	b.n	800806a <__libc_init_array+0x1e>
 8008084:	08008e70 	.word	0x08008e70
 8008088:	08008e70 	.word	0x08008e70
 800808c:	08008e74 	.word	0x08008e74
 8008090:	08008e70 	.word	0x08008e70

08008094 <memcpy>:
 8008094:	2300      	movs	r3, #0
 8008096:	b510      	push	{r4, lr}
 8008098:	429a      	cmp	r2, r3
 800809a:	d100      	bne.n	800809e <memcpy+0xa>
 800809c:	bd10      	pop	{r4, pc}
 800809e:	5ccc      	ldrb	r4, [r1, r3]
 80080a0:	54c4      	strb	r4, [r0, r3]
 80080a2:	3301      	adds	r3, #1
 80080a4:	e7f8      	b.n	8008098 <memcpy+0x4>
	...

080080a8 <_init>:
 80080a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080aa:	46c0      	nop			@ (mov r8, r8)
 80080ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ae:	bc08      	pop	{r3}
 80080b0:	469e      	mov	lr, r3
 80080b2:	4770      	bx	lr

080080b4 <_fini>:
 80080b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b6:	46c0      	nop			@ (mov r8, r8)
 80080b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ba:	bc08      	pop	{r3}
 80080bc:	469e      	mov	lr, r3
 80080be:	4770      	bx	lr
