/*
 * AMLOGIC embedded displayport controller driver.
 *
 * Author:  evoke.zhang@amlogic.com
 *
 */

#include <linux/version.h>
#include <linux/types.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/string.h>
#include <linux/kernel.h>
#include <mach/am_regs.h>
#include <linux/delay.h>
#include <mach/am_regs.h>
#include <linux/amlogic/vout/lcd_reg.h>
#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
#include <mach/edp_tx_reg.h>
#include "edp_drv.h"

//#define PRINT_DEBUG_INFO
#ifdef PRINT_DEBUG_INFO
#define DBG_PRINT(...)		printk(__VA_ARGS__)
#else
#define DBG_PRINT(...)
#endif
#define DPRINT(...)		printk(__VA_ARGS__)

//*************************************//
// dptx for operation eDP Host (Tx) 
// trdp for operation eDP Sink (Rx)
// dplpm for eDP link policy maker
//*************************************//

// Strings used by printout functions
static const char *dpcd_strings[] =
{
    "Unknown",         // 0
    "Invalid",         // 1
    "None",            // 2
    "Yes",             // 3
    "No",              // 4
    "1.0",             // 5
    "1.1",             // 6
    "1.62 Gbps",       // 7
    "2.7 Gbps",        // 8
    "Displayport",     // 9
    "Analog VGA",      // 10
    "DVI",             // 11
    "HDMI",            // 12
    "Other (No EDID)", // 13
    "1.2",             // 14
    "5.4 Gbps"         // 15
};

static EDP_Link_Config_t lconfig = {
	.max_lane_count = 4,
	.max_link_rate = VAL_EDP_TX_LINK_BW_SET_270,
	.enhanced_framing_en = 0,
	.lane_count = 4,
	.link_rate = VAL_EDP_TX_LINK_BW_SET_270,	
	.vswing = VAL_EDP_TX_PHY_VSWING_0,
	.preemphasis = VAL_EDP_TX_PHY_PREEMPHASIS_0,
	.ss_level = 0,
	.link_update = 0,
	.training_settings = 0,
	.main_stream_enable = 0,
	.use_dpcd_caps = 0,
	.link_adaptive = 0,
	.link_rate_adjust_en = 1,	//enable adjust link rate
	.bit_rate = 0,
};

unsigned char preset_vswing_tx, preset_vswing_rx;
unsigned char preset_preemp_tx, preset_preemp_rx;
unsigned char adj_req_lane01, adj_req_lane23;

static inline void trdp_wait(unsigned n)
{
	mdelay(n);
}

static EDP_Link_Config_t *dptx_get_link_config(void)
{
	return &lconfig;
}

static int dptx_wait_phy_ready(void)
{
	unsigned reg_val = 0;
	unsigned done = 100;
	
	do{
		reg_val = READ_DPTX_REG(EDP_TX_PHY_STATUS);
		if (done < 20)
			DPRINT("dptx wait phy ready: reg_val=0x%x, wait_count=%u\n", reg_val, (100-done));
		done--;
		udelay(100);
	}while(((reg_val & 0x7f) != 0x7f) && (done > 0));
	
	if ((reg_val & 0x7f) == 0x7f)
		return VAL_EDP_TX_OPERATION_SUCCESS;
	else
		return VAL_EDP_TX_OPERATION_FAILED;
}

static void dptx_dump_link_config(void)
{
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	
	DPRINT("********************************************\n");
	DPRINT(" Link Config:\n"
           "    Link Rate               : 0x%02x\n"
           "    Lane Count              : %u\n"
           "    Vswing                  : 0x%02x\n"
           "    Preemphasis             : 0x%02x\n"
           "    Spread Spectrum level   : %u\n"
		   "    Use DPCD Caps           : %u\n"
           "    Training Settings       : %u\n"
           "    Link Rate Adjust        : %u\n"
           "    Link Adaptive           : %u\n"
		   "    Main Stream Enable      : %u\n",
           READ_DPTX_REG(EDP_TX_LINK_BW_SET),
           READ_DPTX_REG(EDP_TX_LINK_COUNT_SET),
           READ_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_0),
           READ_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_0),
           READ_DPTX_REG(EDP_TX_DOWNSPREAD_CTRL),
           link_config->use_dpcd_caps,
           link_config->training_settings,
           link_config->link_rate_adjust_en,
           link_config->link_adaptive,
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_ENABLE));
	DPRINT("********************************************\n");
}

static void dptx_dump_MSA(void)
{
	DPRINT("********************************************\n");
	DPRINT(" Main Stream Attributes TX\n"
           "    Clocks, H Total         : %u\n"
           "    Clocks, V Total         : %u\n"
           "    Polarity (V / H)        : %u\n"
           "    HSync Width             : %u\n"
           "    VSync Width             : %u\n"
           "    Horz Resolution         : %u\n"
           "    Vert Resolution         : %u\n"
           "    Horz Start              : %u\n"
           "    Vert Start              : %u\n"
           "    Misc0                   : 0x%08x\n"
           "    Misc1                   : 0x%08x\n"
           "    User Pixel Width        : %u\n"
           "    M Vid                   : %u\n"
           "    N Vid                   : %u\n"
           "    Transfer Unit Size      : %u\n"
           "    User Data Count         : %u\n",
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_HTOTAL),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_VTOTAL),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_POLARITY),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_HSWIDTH),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_VSWIDTH),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_HRES),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_VRES),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_HSTART),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_VSTART),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_MISC0),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_MISC1),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_USER_PIXEL_WIDTH),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_M_VID),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_N_VID),
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_TRANSFER_UNIT_SIZE), 
           READ_DPTX_REG(EDP_TX_MAIN_STREAM_DATA_COUNT_PER_LANE));
	DPRINT("********************************************\n");
}

static int dptx_set_link_rate(unsigned char link_rate)
{
	int status = 0;
	
	switch (link_rate) {
		case VAL_EDP_TX_LINK_BW_SET_162:
		case VAL_EDP_TX_LINK_BW_SET_270:
			status = VAL_EDP_TX_OPERATION_SUCCESS;
			break;
		default:
			status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
			break;
	}
	
	if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
		//reset the PHY
		WRITE_DPTX_REG(EDP_TX_TRANSMITTER_OUTPUT_ENABLE, 0);	//disable the transmitter
		WRITE_DPTX_REG(EDP_TX_PHY_RESET, 0xf);	//reset the PHY
		mdelay(10);
		
		WRITE_DPTX_REG(EDP_TX_LINK_BW_SET, link_rate);
		
		WRITE_DPTX_REG(EDP_TX_PHY_RESET, 0);
		status = dptx_wait_phy_ready();
		mdelay(10);
		WRITE_DPTX_REG(EDP_TX_TRANSMITTER_OUTPUT_ENABLE, 1);
	}
	
	return status;
}

static int dptx_set_lane_count(unsigned char lane_count)
{
	int status = 0;
	
	//reset the PHY
	WRITE_DPTX_REG(EDP_TX_TRANSMITTER_OUTPUT_ENABLE, 0);	//disable the transmitter
	WRITE_DPTX_REG(EDP_TX_PHY_RESET, 0xf);	//reset the PHY
	mdelay(10);
	
	WRITE_DPTX_REG(EDP_TX_LINK_COUNT_SET, lane_count);
	
	WRITE_DPTX_REG(EDP_TX_PHY_RESET, 0);
	status = dptx_wait_phy_ready();
	mdelay(10);
	WRITE_DPTX_REG(EDP_TX_TRANSMITTER_OUTPUT_ENABLE, 1);
	
	return status;
}

//Main Stream Attributes
static void dptx_set_video_mode(EDP_Video_Mode_t *vm)
{
    unsigned lane_count;
    unsigned data_per_lane;
    unsigned misc0_data;
	unsigned n_vid;
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	
	switch (link_config->link_rate) {
		case VAL_EDP_TX_LINK_BW_SET_162:
			n_vid = 16200;
			break;
		case VAL_EDP_TX_LINK_BW_SET_270:
			n_vid = 27000;
			break;
		case VAL_EDP_TX_LINK_BW_SET_540:
			n_vid = 54000;
			break;
		default:
			n_vid = 27000;
			break;
	}
	
	lane_count = READ_DPTX_REG(EDP_TX_LINK_COUNT_SET);
    data_per_lane = ((vm->h_active * vm->bpc * 3) + 15) / 16 - lane_count;//1;//lane_count;
	
	misc0_data = ((vm->cformat << 1) | (1 << 0));	//always sync mode
	switch (vm->bpc) {
        case 6:
			misc0_data = (misc0_data & 0x1f) | (0x0 << 5);
			break;
        case 10:
			misc0_data = (misc0_data & 0x1f) | (0x2 << 5);
			break;
        case 12:
			misc0_data = (misc0_data & 0x1f) | (0x3 << 5);
			break;
        case 16:
			misc0_data = (misc0_data & 0x1f) | (0x4 << 5);
			break;
		case 8:
        default:
			misc0_data = (misc0_data & 0x1f) | (0x1 << 5);
			break;
    }
	
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_HTOTAL, vm->h_period);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_VTOTAL, vm->v_period);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_POLARITY, ((vm->vsync_pol & 0x1) << 1) | (vm->vsync_pol & 0x1));
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_HSWIDTH, vm->hsync_width);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_VSWIDTH, vm->vsync_width);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_HRES, vm->h_active);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_VRES, vm->v_active);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_HSTART, vm->de_hstart);	//need to tune
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_VSTART, vm->de_vstart);	//need to tune
    //WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_MISC0, ((vm->cformat << 1) | (1 << 0)));	//always sync mode
	WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_MISC0, misc0_data);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_MISC1, 0x00000000);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_M_VID, (vm->clk / 10000));	//10kHz
	WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_N_VID, n_vid);	//10kHz
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_TRANSFER_UNIT_SIZE, 32);    
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_DATA_COUNT_PER_LANE, data_per_lane);// bytes per lane
	//WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_USER_PIXEL_WIDTH, 2);
	//mdelay(5);
    WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_USER_PIXEL_WIDTH, vm->ppc);
}

static int dptx_init_lane_config(unsigned char link_rate, unsigned char lane_count)
{
	unsigned enhance_framing_mode;
	int status = 0;
	
	DPRINT("set link_rate=0x%x, lane_count=%u\n", link_rate, lane_count);
	switch (link_rate) {
		case VAL_EDP_TX_LINK_BW_SET_162:
		case VAL_EDP_TX_LINK_BW_SET_270:
			status = VAL_EDP_TX_OPERATION_SUCCESS;
			break;
		default:
			status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
			break;
	}
	if (status) {
		DPRINT("error parameters\n");
	}
	
	switch (lane_count) {
		case 1:			
		case 2:			
		case 4:
			enhance_framing_mode = (READ_DPTX_REG(EDP_TX_ENHANCED_FRAME_EN) & 0x01);
			if (enhance_framing_mode)
				lane_count |= (1 << 7);
			status = VAL_EDP_TX_OPERATION_SUCCESS;
			break;
		default:
			status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
			break;
	}
	if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
		WRITE_DPTX_REG(EDP_TX_LINK_BW_SET, link_rate);
		WRITE_DPTX_REG(EDP_TX_LINK_COUNT_SET, lane_count);
		switch (lane_count) {
			case 1:
				WRITE_DPTX_REG(EDP_TX_PHY_POWER_DOWN, 0xe);	//power up lane 0
				break;
			case 2:
				WRITE_DPTX_REG(EDP_TX_PHY_POWER_DOWN, 0xc);	//power up lane 0,1
				break;
			case 4:
				WRITE_DPTX_REG(EDP_TX_PHY_POWER_DOWN, 0x0);	//power up lane 0,1,2,3
				break;
			default:
				WRITE_DPTX_REG(EDP_TX_PHY_POWER_DOWN, 0x0);	//power up phy
				break;
		}
	}
	else {
		DPRINT("error parameters\n");
	}
	
	return status;
}

static int dptx_init_downspread(unsigned char ss_enable)
{
	int status = 0;
	
	DBG_PRINT("set spread spectrum\n");
	ss_enable = (ss_enable > 0) ? 1 : 0;
	
	//set in transmitter
	WRITE_DPTX_REG(EDP_TX_DOWNSPREAD_CTRL, ss_enable);
	
	return status;
}

static char *dptx_explain_reply_code(int status)
{
	switch (status) {
		default:
			return "unknown status";
	}
}

#define EDP_AUX_OPERATION_RETRY
// Read EDPTX
// Read N-bytes from Aux-Channel -- upto 16bytes
#ifdef EDP_AUX_OPERATION_RETRY
//retry
static int trdp_AUXRead(unsigned long address, unsigned long byte_count, unsigned char *data)
{
    int i;
	unsigned status;
	int reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
	unsigned defer_count = 0;
	unsigned timeout_count = 0;
	
	while ((reply_state == VAL_EDP_TX_AUX_OPERATION_TIMEOUT) && (defer_count < VAL_EDP_TX_AUX_MAX_DEFER_COUNT) && (timeout_count < VAL_EDP_TX_AUX_MAX_TIMEOUT_COUNT)) {
		//check for transmitter ready state
		do {
			status = READ_DPTX_REG(EDP_TX_AUX_STATE);
		}while(status & VAL_EDP_TX_AUX_STATE_REQUEST_IN_PROGRESS);
		
		//read AUX command
		WRITE_DPTX_REG(EDP_TX_AUX_ADDRESS, address);
		WRITE_DPTX_REG(EDP_TX_AUX_COMMAND, (VAL_EDP_TX_AUX_CMD_READ | ((byte_count-1) & 0xF)));
		
		//wait reply
		reply_state = VAL_EDP_TX_AUX_OPERATION_SUCCESS;
		do {
			status = READ_DPTX_REG(EDP_TX_AUX_STATE);
			if (status & VAL_EDP_TX_AUX_STATE_TIMEOUT) {
				reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
				timeout_count++;
				udelay(VAL_EDP_TX_AUX_WAIT_TIME);
				break;
			}
		}while((status & VAL_EDP_TX_AUX_STATE_RECEIVED) == 0);
		
		if (reply_state != VAL_EDP_TX_AUX_OPERATION_TIMEOUT) {
			status = READ_DPTX_REG(EDP_TX_AUX_REPLY_CODE);
			switch (status) {
				case VAL_EDP_TX_AUX_REPLY_CODE_ACK:
					reply_state = VAL_EDP_TX_AUX_OPERATION_SUCCESS;
					break;
				case VAL_EDP_TX_AUX_REPLY_CODE_NACK:
					reply_state = VAL_EDP_TX_AUX_OPERATION_FAILED;
					break;
				case VAL_EDP_TX_AUX_REPLY_CODE_DEFER:
					reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
					udelay(VAL_EDP_TX_AUX_WAIT_TIME);
					defer_count++;
					break;
				default:
					reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
					udelay(VAL_EDP_TX_AUX_WAIT_TIME);
					if (timeout_count++ > 2)
						reply_state = VAL_EDP_TX_AUX_OPERATION_ERROR;
					break;
			}
		}		
	}
	
	if (reply_state == VAL_EDP_TX_AUX_OPERATION_SUCCESS) {
		for(i=0; i<byte_count; i++ )
			data[i] = READ_DPTX_REG(EDP_TX_AUX_REPLY_DATA);
	}
	else {
		DPRINT("AUXRead failed\n");
	}
	
    return reply_state;
}
#else
//no retry
static int trdp_AUXRead(unsigned long address, unsigned long byte_count, unsigned long *data)
{
    int i;
    unsigned status;
	
    //check for transmitter ready state
	do {
		status = READ_DPTX_REG(EDP_TX_AUX_STATE);
	}while(status & VAL_EDP_TX_AUX_STATE_REQUEST_IN_PROGRESS);
	
	WRITE_DPTX_REG(EDP_TX_AUX_ADDRESS, address);
    WRITE_DPTX_REG(EDP_TX_AUX_COMMAND, (VAL_EDP_TX_AUX_CMD_READ | ((byte_count-1) & 0xF)));

    //wait reply
	do {
		status = READ_DPTX_REG(EDP_TX_AUX_STATE);
		if (status & VAL_EDP_TX_AUX_STATE_TIMEOUT) {
			DPRINT("AUXRead timeout\n");
			return VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
		}
		udelay(VAL_EDP_TX_AUX_WAIT_TIME);
	}while((status & VAL_EDP_TX_AUX_STATE_RECEIVED) == 0);
	
	status = READ_DPTX_REG(EDP_TX_AUX_REPLY_CODE);
	switch (status) {
		case VAL_EDP_TX_AUX_REPLY_CODE_ACK:
			status = VAL_EDP_TX_AUX_OPERATION_SUCCESS;
			break;
		case VAL_EDP_TX_AUX_REPLY_CODE_NACK:
			DPRINT("AUXRead failed\n");
			status = VAL_EDP_TX_AUX_OPERATION_FAILED;
			break;
		case VAL_EDP_TX_AUX_REPLY_CODE_DEFER:
			DPRINT("AUXRead defered\n");
			status = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
			break;
		default:
			DPRINT("AUXRead error\n");
			status = VAL_EDP_TX_AUX_OPERATION_ERROR;
			break;
	}
	
	if (status == VAL_EDP_TX_AUX_OPERATION_SUCCESS) {
        for(i=0; i<byte_count; i++ )
            data[i] = READ_DPTX_REG(EDP_TX_AUX_REPLY_DATA);
    }
	
    return (int)status; 
}
#endif

// Write N-bytes to Aux-Channel -- upto 16bytes
#ifdef EDP_AUX_OPERATION_RETRY
//retry
static int trdp_AUXWrite(unsigned long address, unsigned long byte_count, unsigned char *data)
{
    int i;
	unsigned status;
	int reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
	unsigned defer_count = 0;
	unsigned timeout_count = 0;
	
	while ((reply_state == VAL_EDP_TX_AUX_OPERATION_TIMEOUT) && (defer_count < VAL_EDP_TX_AUX_MAX_DEFER_COUNT) && (timeout_count < VAL_EDP_TX_AUX_MAX_TIMEOUT_COUNT)) {
		//check for transmitter ready state
		do {
			status = READ_DPTX_REG(EDP_TX_AUX_STATE);
		}while(status & VAL_EDP_TX_AUX_STATE_REQUEST_IN_PROGRESS);
		
		//write AUX command
		WRITE_DPTX_REG(EDP_TX_AUX_ADDRESS, address);
		for(i=0; i<byte_count; i++ )
			 WRITE_DPTX_REG(EDP_TX_AUX_WRITE_FIFO, data[i] );

		WRITE_DPTX_REG(EDP_TX_AUX_COMMAND, (VAL_EDP_TX_AUX_CMD_WRITE | ((byte_count-1) & 0xF)));
		
		//wait reply
		reply_state = VAL_EDP_TX_AUX_OPERATION_SUCCESS;
		do {
			status = READ_DPTX_REG(EDP_TX_AUX_STATE);
			if (status & VAL_EDP_TX_AUX_STATE_TIMEOUT) {
				reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
				timeout_count++;
				udelay(VAL_EDP_TX_AUX_WAIT_TIME);
				break;
			}
		}while((status & VAL_EDP_TX_AUX_STATE_RECEIVED) == 0);
		
		if (reply_state != VAL_EDP_TX_AUX_OPERATION_TIMEOUT) {
			status = READ_DPTX_REG(EDP_TX_AUX_REPLY_CODE);
			switch (status) {
				case VAL_EDP_TX_AUX_REPLY_CODE_ACK:
					reply_state = VAL_EDP_TX_AUX_OPERATION_SUCCESS;
					break;
				case VAL_EDP_TX_AUX_REPLY_CODE_NACK:
					reply_state = VAL_EDP_TX_AUX_OPERATION_FAILED;
					break;
				case VAL_EDP_TX_AUX_REPLY_CODE_DEFER:
					reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
					udelay(VAL_EDP_TX_AUX_WAIT_TIME);
					defer_count++;
					break;
				default:
					reply_state = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
					udelay(VAL_EDP_TX_AUX_WAIT_TIME);
					if (timeout_count++ > 2)
						reply_state = VAL_EDP_TX_AUX_OPERATION_ERROR;
					break;
			}
		}
	}
	
    return reply_state;
}
#else
//no retry
static int trdp_AUXWrite(unsigned long address, unsigned long byte_count, unsigned char *data)
{
    int i;
	unsigned status;

	//check for transmitter ready state
	do {
		status = READ_DPTX_REG(EDP_TX_AUX_STATE);
	}while(status & VAL_EDP_TX_AUX_STATE_REQUEST_IN_PROGRESS);
	
	//write AUX command
	WRITE_DPTX_REG(EDP_TX_AUX_ADDRESS, address);
	for(i=0; i<byte_count; i++ )
		 WRITE_DPTX_REG(EDP_TX_AUX_WRITE_FIFO, data[i] );

	WRITE_DPTX_REG(EDP_TX_AUX_COMMAND, (VAL_EDP_TX_AUX_CMD_WRITE | ((byte_count-1) & 0xF)));
	
	//wait reply
	do {
		status = READ_DPTX_REG(EDP_TX_AUX_STATE);
		if (status & VAL_EDP_TX_AUX_STATE_TIMEOUT) {
			DPRINT("AUXWrite timeout\n");
			return VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
		}
		udelay(VAL_EDP_TX_AUX_WAIT_TIME);
	}while((status & VAL_EDP_TX_AUX_STATE_RECEIVED) == 0);
	
	status = READ_DPTX_REG(EDP_TX_AUX_REPLY_CODE);
	switch (status) {
		case VAL_EDP_TX_AUX_REPLY_CODE_ACK:
			status = VAL_EDP_TX_AUX_OPERATION_SUCCESS;
			break;
		case VAL_EDP_TX_AUX_REPLY_CODE_NACK:
			DPRINT("AUXWrite failed\n");
			status = VAL_EDP_TX_AUX_OPERATION_FAILED;
			break;
		case VAL_EDP_TX_AUX_REPLY_CODE_DEFER:
			DPRINT("AUXWrite defered\n");
			status = VAL_EDP_TX_AUX_OPERATION_TIMEOUT;
			break;
		default:
			DPRINT("AUXWrite error\n");
			status = VAL_EDP_TX_AUX_OPERATION_ERROR;
			break;
	}
	
    return (int)status;
}
#endif

static int trdp_get_sink_caps(TRDP_DPCDData_t *dpcd_data)
{
	int status = 0, xx = 0;
	unsigned char aux_data[16];

    if (dpcd_data == NULL) {
		DPRINT("Invalid pointer for DPCD data\n");
		return VAL_EDP_TX_AUX_OPERATION_FAILED;
	}

    status = trdp_AUXRead(EDP_DPCD_REVISION, 12, aux_data);
    if (status)
        return status;

    // Clear data structures
    memset(dpcd_data->downstream_port_types, 0, 16);
    memset(dpcd_data->downstream_port_caps, 0, 16);

    switch (aux_data[0]) {
        case 0x10:
            dpcd_data->dpcd_rev = 0x10;
            dpcd_data->rev_string = dpcd_strings[5];
            break;
        case 0x11:
            dpcd_data->dpcd_rev = 0x11;
            dpcd_data->rev_string = dpcd_strings[6];
            break;
        case 0x12:
            dpcd_data->dpcd_rev = 0x12;
            dpcd_data->rev_string = dpcd_strings[14];
            break;
        default:
            dpcd_data->dpcd_rev = 0x00;
            dpcd_data->rev_string = dpcd_strings[0];
            break;
    }

    switch (aux_data[1]) {
        case VAL_EDP_TX_LINK_BW_SET_162:
            dpcd_data->max_link_rate = VAL_EDP_TX_LINK_BW_SET_162;
            dpcd_data->link_rate_string = dpcd_strings[7];
            break;
        case VAL_EDP_TX_LINK_BW_SET_270:
            dpcd_data->max_link_rate = VAL_EDP_TX_LINK_BW_SET_270;
            dpcd_data->link_rate_string = dpcd_strings[8];
            break;
        case VAL_EDP_TX_LINK_BW_SET_540:
            dpcd_data->max_link_rate = VAL_EDP_TX_LINK_BW_SET_540;
            dpcd_data->link_rate_string = dpcd_strings[15];
            break;
        default:
            dpcd_data->max_link_rate = 0;
            dpcd_data->link_rate_string = dpcd_strings[1];
            break;
    }

    // Lane count
    dpcd_data->max_lane_count = aux_data[2] & 0x07;
    // Enhanced framing support
    dpcd_data->enhanced_framing_support = (aux_data[2] >> 7) & 0x01;
    // Max downspread support
    dpcd_data->downspread_support = (aux_data[3] & 0x01);
    // AUX handshake required
    dpcd_data->require_aux_handshake = (aux_data[3] >> 6) & 0x01;
    // Number of receive ports
    dpcd_data->num_rcv_ports = (aux_data[4] & 0x01);
    // ANSI 8B/10B coding support
    dpcd_data->ansi_8B10_support = (aux_data[6] & 0x01);
    // Number of downstream ports
    dpcd_data->num_downstream_ports = (aux_data[7] & 0x0F);
    dpcd_data->oui_support = (aux_data[7] >> 7) & 0x01;
    // Receiver Port 0 capabilities
    dpcd_data->rx0_has_edid = (aux_data[8] & 0x01);
    dpcd_data->rx0_use_prev = (aux_data[8] & 0x02);
    dpcd_data->rx0_buffer_size = aux_data[9];

    if (dpcd_data->num_downstream_ports) {
        // Check for format conversion support
        dpcd_data->format_conversion_support = (aux_data[5] >> 4) & 0x01;
        dpcd_data->oui_support = (aux_data[7] >> 8) & 0x01;
        // Read downstream port capabilities
        trdp_AUXRead(EDP_DPCD_DOWNSTREAM_PORT_CAPS, dpcd_data->num_downstream_ports, aux_data);
        // Copy to local array
        memcpy(dpcd_data->downstream_port_caps, aux_data, dpcd_data->num_downstream_ports);
        // Get the port type
        for (xx = 0; xx < dpcd_data->num_downstream_ports; xx++) {
            // Downstream port type
            switch ((dpcd_data->downstream_port_caps[xx] & 0x07)) {
                case 0x01:
                    dpcd_data->downstream_port_types[xx] = dpcd_strings[9];
                    break;
                case 0x02:
                    dpcd_data->downstream_port_types[xx] = dpcd_strings[10];
                    break;
                case 0x03:
                    dpcd_data->downstream_port_types[xx] = dpcd_strings[11];
                    break;
                case 0x04:
                    dpcd_data->downstream_port_types[xx] = dpcd_strings[12];
                    break;
                case 0x05:
                    dpcd_data->downstream_port_types[xx] = dpcd_strings[13];
                    break;
                default:
                    dpcd_data->downstream_port_types[xx] = dpcd_strings[1];
                    break;
            }
        }
    }
    else // No downstream ports
        dpcd_data->port_type_string = "None";

    return VAL_EDP_TX_AUX_OPERATION_SUCCESS;
}

static int trdp_dump_DPCD(void)
{
	int status = 0;
	int i;
	TRDP_DPCDData_t dpcdinfo;
	
	DPRINT("********************************************\n");
	status = trdp_get_sink_caps(&dpcdinfo);
	if (status != VAL_EDP_TX_AUX_OPERATION_SUCCESS) {
		DPRINT("Failed to get DPCD from sink device\n");
		return status;
	}
	
	DPRINT("Displayport Configuration Data:\n"
           "   DPCD Revision                 : %s\n"
           "   Max Link Rate                 : %s\n"
           "   Max Lane Count                : %u\n"
           "      Enhanced Framing           : %s\n"
           "   Max Downspread                : %s\n"
           "      Require AUX Handshake      : %s\n"
           "   Number of RX Ports            : %u\n"
           "   Main Link ANSI 8B/10B         : %s\n"
           "   Downstream Port Count         : %u\n"
           "      Format Conversion Support  : %s\n"
           "      OUI Support                : %s\n"
           "   Receiver Port 0:\n"        
           "     Has EDID                    : %s\n"
           "     Uses Previous Port          : %s\n"
           "     Buffer Size                 : %u\n",
            dpcdinfo.rev_string, 
            dpcdinfo.link_rate_string, 
            dpcdinfo.max_lane_count, 
           (dpcdinfo.enhanced_framing_support == 1) ? dpcd_strings[3] : dpcd_strings[4],
           (dpcdinfo.downspread_support == 1) ? "0.5%" : "None", 
           (dpcdinfo.require_aux_handshake == 1) ? dpcd_strings[4] : dpcd_strings[3], 
            dpcdinfo.num_rcv_ports,
           (dpcdinfo.ansi_8B10_support == 1) ? dpcd_strings[3] : dpcd_strings[4],
            dpcdinfo.num_downstream_ports,
           (dpcdinfo.format_conversion_support == 1) ? dpcd_strings[3] : dpcd_strings[4], 
           (dpcdinfo.oui_support == 1)  ? dpcd_strings[3] : dpcd_strings[4], 
           (dpcdinfo.rx0_has_edid == 1) ? dpcd_strings[3] : dpcd_strings[4],
           (dpcdinfo.rx0_use_prev == 1) ? dpcd_strings[3] : dpcd_strings[4],
            dpcdinfo.rx0_buffer_size);

    for (i=0; i<dpcdinfo.num_downstream_ports; i++)
    {
        DPRINT("   Downstream Port %u:\n"
               "      Port Type         : %s\n"
               "      HPD Aware         : %s\n",
               i, dpcdinfo.downstream_port_types[i], 
               ((dpcdinfo.downstream_port_caps[i] & 0x08) == 0x08) ? dpcd_strings[3] : dpcd_strings[4] );
    }
	DPRINT("********************************************\n");
	
	return VAL_EDP_TX_AUX_OPERATION_SUCCESS;
}

static int trdp_dump_DPCD_training_status(void)
{
	int status = 0;
	unsigned char aux_data[8];
	
	DPRINT("********************************************\n");
	status = trdp_AUXRead(EDP_DPCD_SINK_COUNT, 8, aux_data);
	if (status != VAL_EDP_TX_AUX_OPERATION_SUCCESS) {
		DPRINT("Failed to get DPCD status from sink device\n");
		return status;
	}
	DPRINT("Displayport DPCD training status:\n"
           "   Lane 0/1 Status          : 0x%02x\n"
           "   Lane 2/3 Status          : 0x%02x\n"
           "   Lane Align Status        : 0x%02x\n"
           "   Sink Status              : 0x%02x\n"
           "   Adjustment Request 0/1   : 0x%02x\n"
           "   Adjustment Request 2/3   : 0x%02x\n\n",
            aux_data[2],
            aux_data[3],
            aux_data[4],
            aux_data[5],
			aux_data[6],
			aux_data[7]);
	
	status = trdp_AUXRead(EDP_DPCD_LINK_BANDWIDTH_SET, 8, aux_data);
	if (status != VAL_EDP_TX_AUX_OPERATION_SUCCESS) {
		DPRINT("Failed to get DPCD settings from sink device\n");
		return status;
	}
	DPRINT("  Training Config:\n"
           "      Link Bandwidth Setup  : 0x%02x\n"
           "      Lane Count Set        : 0x%02x\n"
           "      Training Pattern Set  : 0x%02x\n"
           "      Training Lane 0 Set   : 0x%02x\n"
           "      Training Lane 1 Set   : 0x%02x\n"
           "      Training Lane 2 Set   : 0x%02x\n"
           "      Training Lane 3 Set   : 0x%02x\n"
           "      Downspread Ctrl       : 0x%02x\n",
            aux_data[0],
            aux_data[1],
            aux_data[2],
            aux_data[3],
			aux_data[4],
			aux_data[5],
			aux_data[6],
			aux_data[7]);
	DPRINT("********************************************\n");
	
	return VAL_EDP_TX_AUX_OPERATION_SUCCESS;
}

static unsigned char trdp_select_edp_lane_count(unsigned char link_rate)
{
	unsigned int bit_rate, lane_capacity;
	unsigned char lane_count;
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	
	lane_count = link_config->lane_count;
	switch (link_rate) {
		case VAL_EDP_TX_LINK_BW_SET_162:
		case VAL_EDP_TX_LINK_BW_SET_270:
			link_config->link_rate = link_rate;
			bit_rate = edp_clk_config_update(link_rate);
			break;
		default:
			lane_count = 0;
			break;
	}
	
	if (lane_count > 0) {
		switch (link_rate) {
			case VAL_EDP_TX_LINK_BW_SET_162:
				lane_capacity = EDP_TX_LINK_CAPACITY_162;
				break;
			case VAL_EDP_TX_LINK_BW_SET_270:
				lane_capacity = EDP_TX_LINK_CAPACITY_270;
				break;
			case VAL_EDP_TX_LINK_BW_SET_540:
				lane_capacity = EDP_TX_LINK_CAPACITY_540;
				break;
			default:
				lane_capacity = EDP_TX_LINK_CAPACITY_162;
				break;
		}
		
		if (bit_rate < lane_capacity * 1)
			lane_count = 1;
		else if (bit_rate < lane_capacity * 2)
			lane_count = 2;
		else if (bit_rate < lane_capacity * 4)
			lane_count = 4;
		else
			lane_count = 0;

		link_config->lane_count = lane_count;
	}
	return lane_count;
}

static int trdp_set_link_rate(unsigned char link_rate)
{
	int status = VAL_EDP_TX_AUX_OPERATION_SUCCESS;
	
	DBG_PRINT("set link rate\n");	
	if (link_rate != READ_DPTX_REG(EDP_TX_LINK_BW_SET)) {	
		WRITE_DPTX_REG(EDP_TX_LINK_BW_SET, link_rate);
		if (status)
			return status;
		
		switch (link_rate) {
			case VAL_EDP_TX_LINK_BW_SET_162:
			case VAL_EDP_TX_LINK_BW_SET_270:
				status = trdp_AUXWrite(EDP_DPCD_LINK_BANDWIDTH_SET, 1, &link_rate);
				break;
			default:
				status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
				break;
		}
	}
	
	return status;
}

static int trdp_set_lane_count(unsigned char lane_count)
{
	int status = 0;
	unsigned enhance_framing_mode;
	
	DBG_PRINT("set lane count\n");
	switch (lane_count) {
		case 1:			
		case 2:			
		case 4:
			enhance_framing_mode = (READ_DPTX_REG(EDP_TX_ENHANCED_FRAME_EN) & 0x01);
			if (enhance_framing_mode)
				lane_count |= (1 << 7);
			WRITE_DPTX_REG(EDP_TX_LINK_COUNT_SET, lane_count);
			status = trdp_AUXWrite(EDP_DPCD_LANE_COUNT_SET, 1, &lane_count);
			break;
		default:
			status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
			break;
	}
	
	return status;
}

static int trdp_set_downspread(unsigned char ss_enable)
{
	int status = 0;
	
	//DBG_PRINT("set spread spectrum\n");
	ss_enable = (ss_enable > 0) ? 1 : 0;
	
	//set in sink device
	ss_enable <<= 4;
	status = trdp_AUXWrite(EDP_DPCD_DOWNSPREAD_CONTROL, 1, &ss_enable);
	
	return status;
}

static int trdp_verify_training_config(void)
{
	int status = VAL_EDP_CONFIG_VALID;
	unsigned link_rate = 0, lane_count = 0;
	
	link_rate = READ_DPTX_REG(EDP_TX_LINK_BW_SET);
	lane_count = READ_DPTX_REG(EDP_TX_LINK_COUNT_SET);
	
	switch (link_rate) {
		case VAL_EDP_TX_LINK_BW_SET_162:
		case VAL_EDP_TX_LINK_BW_SET_270:
		case VAL_EDP_TX_LINK_BW_SET_540:
			break;
		default:
			status = VAL_EDP_CONFIG_INVALID_LINK_RATE;
			break;
	}
	
	switch (lane_count & 0x07) {
		case 1:
		case 2:
		case 4:
			break;
		default:
			status = VAL_EDP_CONFIG_INVALID_LANE_COUNT;
			break;
	}
	
	return status;
}

static unsigned char trdp_DPCD_vswing_for_value(unsigned tx_vswing)
{
	unsigned char dpcd_value = 0xff;
	
	switch (tx_vswing) {
		case VAL_EDP_TX_PHY_VSWING_0:
			dpcd_value = 0;
			break;
		case VAL_EDP_TX_PHY_VSWING_1:
			dpcd_value = 1;
			break;
		case VAL_EDP_TX_PHY_VSWING_2:
			dpcd_value = 2;
			break;
		case VAL_EDP_TX_PHY_VSWING_3:
			dpcd_value = 3;
			break;
		default:
			dpcd_value = 0;
			break;
	}
	
	if (dpcd_value == 3)	//reach the max level flag
		dpcd_value |= (1 << 2);
	
	return dpcd_value;
}

static unsigned char trdp_DPCD_preemphasis_for_value(unsigned tx_preemp, unsigned current_vswing)
{
	unsigned max_preemp, dpcd_value;
	
	switch (tx_preemp) {
		case VAL_EDP_TX_PHY_PREEMPHASIS_0:
			dpcd_value = 0;
			break;
		case VAL_EDP_TX_PHY_PREEMPHASIS_1:
			dpcd_value = 1;
			break;
		case VAL_EDP_TX_PHY_PREEMPHASIS_2:
			dpcd_value = 2;
			break;
		case VAL_EDP_TX_PHY_PREEMPHASIS_3:
			dpcd_value = 3;
			break;
		default:
			dpcd_value = 0;
			break;
	}
	
	switch (current_vswing) {
		case VAL_EDP_TX_PHY_VSWING_0:
			max_preemp = 3;
			break;
		case VAL_EDP_TX_PHY_VSWING_1:
			max_preemp = 2;
			break;
		case VAL_EDP_TX_PHY_VSWING_2:
			max_preemp = 1;
			break;
		case VAL_EDP_TX_PHY_VSWING_3:
			max_preemp = 0;
			break;
		default:
			max_preemp = 0;
			break;
	}
	
	dpcd_value = (dpcd_value > max_preemp) ? max_preemp : dpcd_value;
	if (dpcd_value == 3)	//reach the max level flag
		dpcd_value |= (1 << 2);
	
	return dpcd_value;
}

static void trdp_preset_vswing(unsigned vswing)
{
	preset_vswing_tx = vswing;
	preset_vswing_rx = trdp_DPCD_vswing_for_value(preset_vswing_tx);
}

static void trdp_preset_preemphasis(unsigned preemp)
{
	preset_preemp_tx = preemp;
	preset_preemp_rx = trdp_DPCD_preemphasis_for_value(preset_preemp_tx, preset_vswing_tx);
}

static int trdp_select_training_settings(unsigned training_settings)
{
	int status = 0;
	
	switch (training_settings) {
		case 0:	//vswing 0, preemphasis 0
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_0);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_0);
			break;
		case 1:	//vswing 0, preemphasis 1
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_0);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_1);
			break;
		case 2:	//vswing 0, preemphasis 2
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_0);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_2);
			break;
		case 3:	//vswing 0, preemphasis 3
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_0);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_3);
			break;
		case 4:	//vswing 1, preemphasis 0
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_1);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_0);
			break;
		case 5:	//vswing 1, preemphasis 1
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_1);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_1);
			break;
		case 6:	//vswing 1, preemphasis 2
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_1);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_2);
			break;
		case 7:	//vswing 2, preemphasis 0
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_2);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_0);
			break;
		case 8:	//vswing 2, preemphasis 1
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_2);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_1);
			break;
		case 9:	//vswing 3, preemphasis 0
			trdp_preset_vswing(VAL_EDP_TX_PHY_VSWING_3);
			trdp_preset_preemphasis(VAL_EDP_TX_PHY_PREEMPHASIS_0);
			break;
		default:
			status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
			break;
	}

	return status;
}

static int trdp_set_training_values(void)
{
	int status = 0;
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	unsigned char aux_data[4];
	
	if (link_config->link_update)
		return status;
	
	link_config->vswing = preset_vswing_tx;
	link_config->preemphasis = preset_preemp_tx;
	
	//set edp phy config
	edp_phy_config_update(preset_vswing_tx, preset_preemp_tx);
	link_config->link_update = 1;
	
	WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_0, preset_vswing_tx);
	WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_1, preset_vswing_tx);
	WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_2, preset_vswing_tx);
	WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_3, preset_vswing_tx);
	
	WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_0, preset_preemp_tx);
	WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_1, preset_preemp_tx);
	WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_2, preset_preemp_tx);
	WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_3, preset_preemp_tx);
	
	aux_data[0] = ((preset_preemp_rx << 3) | preset_vswing_rx);
	aux_data[1] = ((preset_preemp_rx << 3) | preset_vswing_rx);
	aux_data[2] = ((preset_preemp_rx << 3) | preset_vswing_rx);
	aux_data[3] = ((preset_preemp_rx << 3) | preset_vswing_rx);
	
	status = trdp_AUXWrite(EDP_DPCD_TRAINING_LANE0_SET, 4, aux_data);

	return status;
}

static int trdp_set_training_pattern(unsigned char pattern)
{
	int status = 0;
	
	DBG_PRINT("%s: pattern %u\n", __FUNCTION__, pattern);
	//disable scrambling for any active test pattern
	if (pattern)
		pattern |= (1 << 5);
		
	WRITE_DPTX_REG(EDP_TX_TRAINING_PATTERN_SET, (((unsigned)pattern) & 0x03));
	status = trdp_AUXWrite(EDP_DPCD_TRAINING_PATTERN_SET, 1, &pattern);

	return status;
}

static int trdp_run_training_adjustment(void)
{
	int status = 0;
	unsigned training_set = 0;
	unsigned char vswing_level[4], preemp_level[4];
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	
	vswing_level[0] = (adj_req_lane01 & 0x03);
	preemp_level[0] = ((adj_req_lane01 >> 2) & 0x03);
	
	switch (vswing_level[0]) {
		case 0:
			training_set = 0;
			break;
		case 1:
			training_set = 4;
			break;
		case 2:
			training_set = 7;
			break;
		case 3:
			training_set = 9;
			break;
		default:
			break;
	}
	training_set += preemp_level[0];	//get (vswing+preemphasis) training level
	
	status = trdp_select_training_settings(training_set);
	
	link_config->link_update = 0;	//need to update
	return status;
}

static int trdp_run_clock_recovery(void)
{
	int status = 0;
	unsigned lane_count;
	unsigned char cr_done[4];
	unsigned char aux_data[6];
	unsigned char clock_recovery_done = 0;
	
	lane_count = READ_DPTX_REG(EDP_TX_LINK_COUNT_SET);	
	trdp_wait(VAL_EDP_CLOCK_REC_TIMEOUT);	//wait for clock recovery
	
	status = trdp_AUXRead(EDP_DPCD_STATUS_LANE_0_1, 6, aux_data);
	if (status) {	//clear cr_done flags on failure of AUX transaction
		cr_done[0] = 0;
		cr_done[1] = 0;
		cr_done[2] = 0;
		cr_done[3] = 0;
		status = VAL_EDP_TX_AUX_OPERATION_FAILED;
	}
	else {
		adj_req_lane01 = aux_data[4];
		adj_req_lane23 = aux_data[5];
		
		cr_done[0] = ((aux_data[0] >> BIT_EDP_LANE_0_STATUS_CLK_REC_DONE) & 0x01);
		cr_done[1] = ((aux_data[0] >> BIT_EDP_LANE_1_STATUS_CLK_REC_DONE) & 0x01);
		cr_done[2] = ((aux_data[1] >> BIT_EDP_LANE_2_STATUS_CLK_REC_DONE) & 0x01);
		cr_done[3] = ((aux_data[1] >> BIT_EDP_LANE_3_STATUS_CLK_REC_DONE) & 0x01);
		
		clock_recovery_done = cr_done[0] + cr_done[1] + cr_done[2] + cr_done[3];
		if (clock_recovery_done == lane_count)
			status = VAL_EDP_TX_OPERATION_SUCCESS;
		else
			status = VAL_EDP_TX_OPERATION_FAILED;
	}
	
	return status;
}

static int trdp_run_channel_equalization(void)
{
	int status = 0;
	unsigned lane_count, cr_valid;
	unsigned channel_equalization_done, symbol_lock_done, lane_align_done;
	unsigned char chan_eq_done[4], sym_lock_done[4], aux_data[6];
	
	lane_count = READ_DPTX_REG(EDP_TX_LINK_COUNT_SET);
	trdp_wait(VAL_EDP_CHAN_EQ_TIMEOUT);
	
	status = trdp_AUXRead(EDP_DPCD_STATUS_LANE_0_1, 6, aux_data);
	if (status) {
		status = VAL_EDP_TX_AUX_OPERATION_FAILED;
	}
	else {
		adj_req_lane01 = aux_data[4];
		adj_req_lane23 = aux_data[5];
		
		cr_valid = ((aux_data[0] >> BIT_EDP_LANE_0_STATUS_CLK_REC_DONE) & 0x01) +
					((aux_data[0] >> BIT_EDP_LANE_1_STATUS_CLK_REC_DONE) & 0x01) +
					((aux_data[1] >> BIT_EDP_LANE_2_STATUS_CLK_REC_DONE) & 0x01) +
					((aux_data[1] >> BIT_EDP_LANE_3_STATUS_CLK_REC_DONE) & 0x01);
		
		if (cr_valid != lane_count) {
			status = VAL_EDP_TRAINING_CR_FAILED;
			DPRINT("%s: training CR failed\n", __FUNCTION__);
		}
		else {
			chan_eq_done[0] = ((aux_data[0] >> BIT_EDP_LANE_0_STATUS_CHAN_EQ_DONE) & 0x01);
			chan_eq_done[1] = ((aux_data[0] >> BIT_EDP_LANE_1_STATUS_CHAN_EQ_DONE) & 0x01);
			chan_eq_done[2] = ((aux_data[1] >> BIT_EDP_LANE_2_STATUS_CHAN_EQ_DONE) & 0x01);
			chan_eq_done[3] = ((aux_data[1] >> BIT_EDP_LANE_3_STATUS_CHAN_EQ_DONE) & 0x01);
			
			sym_lock_done[0] = ((aux_data[0] >> BIT_EDP_LANE_0_STATUS_SYM_LOCK_DONE) & 0x01);
			sym_lock_done[1] = ((aux_data[0] >> BIT_EDP_LANE_1_STATUS_SYM_LOCK_DONE) & 0x01);
			sym_lock_done[2] = ((aux_data[1] >> BIT_EDP_LANE_2_STATUS_SYM_LOCK_DONE) & 0x01);
			sym_lock_done[3] = ((aux_data[1] >> BIT_EDP_LANE_3_STATUS_SYM_LOCK_DONE) & 0x01);
			
			channel_equalization_done = chan_eq_done[0] + chan_eq_done[1] + chan_eq_done[2] + chan_eq_done[3];
			symbol_lock_done = sym_lock_done[0] + sym_lock_done[1] + sym_lock_done[2] + sym_lock_done[3];
			
			lane_align_done = ((aux_data[2] >> BIT_EDP_LANE_ALIGNMENT_DONE) & 0x01);
			
			if ((channel_equalization_done == lane_count) && (symbol_lock_done == lane_count) && (lane_align_done == 1))
				status = VAL_EDP_TX_OPERATION_SUCCESS;
			else
				status = VAL_EDP_TX_OPERATION_FAILED;
		}		
	}

	return status;
}

static int trdp_run_clock_recovery_loop(unsigned max_iterations, unsigned adaptive)
{
	int status = 0;
	unsigned xx = 0;
	unsigned done = 0;
	
	trdp_set_training_pattern(VAL_EDP_TRAINING_PATTERN_1);	//set training pattern
	
	while (!done) {
		if (adaptive == 1)
			trdp_set_training_values();	//set lane vswing & preemphasis
		
		status = trdp_run_clock_recovery();
		switch (status) {
			case VAL_EDP_TX_OPERATION_SUCCESS:
				done = 1;
				break;
			case VAL_EDP_TX_OPERATION_FAILED:
				if (adaptive == 1) {
					if ((preset_vswing_rx & 0x07) != 0x07)	//check for max vswing level
						trdp_run_training_adjustment();
					else
						done = 1;
				}
				break;
			case VAL_EDP_TX_AUX_OPERATION_FAILED:
				done = 1;
				break;
			default:
				break;
		}
		if (++xx == max_iterations)
			done = 1;
	}
	return status;
}

static int trdp_run_channel_equalization_loop(unsigned max_iterations, unsigned adaptive)
{
	int status = 0;
	unsigned xx = 0;
	unsigned done = 0;
	
	trdp_set_training_pattern(VAL_EDP_TRAINING_PATTERN_2);
	
	//channel equalization & symbol lock loop
	while (!done) {
		if (adaptive == 1)
			trdp_set_training_values();
		
		status = trdp_run_channel_equalization();
		switch (status) {
			case VAL_EDP_TRAINING_CR_FAILED:
				done = 1;
				break;
			case VAL_EDP_TX_OPERATION_SUCCESS:
				done = 1;
				break;
			case VAL_EDP_TX_AUX_OPERATION_FAILED:
				done = 1;
				break;
			case VAL_EDP_TX_OPERATION_FAILED:
				if (adaptive == 1)
					trdp_run_training_adjustment();
				break;
			default:
				break;
		}
		if (xx++ == max_iterations)	//execute 6 times
			done = 1;
	}
	
	return status;
}

static int trdp_update_status(void)
{
	int status = 0;
	unsigned char aux_data[3];
	
	status = trdp_AUXRead(EDP_DPCD_STATUS_LANE_0_1, 3, aux_data);
	DBG_PRINT("%s: aux_data0=0x%x, aux_data1=0x%x, aux_data2=0x%x, \n", __FUNCTION__, aux_data[0], aux_data[1], aux_data[2]);
	if (status == VAL_EDP_TX_OPERATION_SUCCESS)
		status = (aux_data[2] << 16) | (aux_data[1] << 8) | (aux_data[0] << 0);
		
	return status;
}

static int trdp_run_training_loop(unsigned training_settings, unsigned link_rate_adjust_en, unsigned adaptive)
{
	int status = 0;
	unsigned lanes = 0;
	unsigned char aux_data[4];
	unsigned done = 0;
	unsigned training_state = VAL_EDP_TS_CLOCK_REC;
	unsigned link_speed;
	
	memset(aux_data, 0, 4);
	status = trdp_verify_training_config();
	if (status)
		return status;
	
	adj_req_lane01 = 0;
	adj_req_lane23 = 0;
	trdp_select_training_settings(training_settings);
	
	adaptive = (adaptive > 1) ? 1 : adaptive;
	
	//trun off scrambling for training
	WRITE_DPTX_REG(EDP_TX_SCRAMBLING_DISABLE, 0x01);
	
	//enter training loop
	while (!done) {
		switch (training_state) {
			//**************************************
			// the initial state preforms clock recovery.
			// if successful, the training sequence moves on to symbol lock.
			// if clock recovery fails, the training loop exits.
			//**************************************
			case VAL_EDP_TS_CLOCK_REC:	//clock recovery loop
				status = trdp_run_clock_recovery_loop(VAL_EDP_MAX_TRAINING_ATTEMPTS, adaptive);
				if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
					training_state = VAL_EDP_TS_CHANNEL_EQ;
				}
				else if (status == VAL_EDP_TX_AUX_OPERATION_FAILED) {
					DPRINT("trdp_run_clock_recovery_loop aux failed\n");
					done = 1;
				}
				else {
					DPRINT("trdp_run_clock_recovery_loop CR failed\n");
					status = VAL_EDP_TRAINING_CR_FAILED;
					if (link_rate_adjust_en == 1)
						training_state = VAL_EDP_TS_ADJUST_SPD;
					else
						done = 1;
				}
				break;
				
			//**************************************
			// once clock recovery is complete, perform symbol lock and channel equalization.
			// if this state fails, then we can adjust the link rate.
			//**************************************
			case VAL_EDP_TS_CHANNEL_EQ:
				status = trdp_run_channel_equalization_loop(VAL_EDP_MAX_TRAINING_ATTEMPTS, adaptive);
				if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
					done = 1;
				}
				else if (status == VAL_EDP_TX_AUX_OPERATION_FAILED) {
					DPRINT("trdp_run_channel_equalization_loop AUX failed\n");
					done = 1;
				}
				else {
					DPRINT("trdp_run_channel_equalization_loop EQ failed\n");
					status = VAL_EDP_TRAINING_CHAN_EQ_FAILED;
					if (link_rate_adjust_en == 1)
						training_state = VAL_EDP_TS_ADJUST_SPD;
					else
						done = 1;
				}
				break;
				
			//**************************************
			// when allowed by the function parameter, adjust the link speed and attempt to retrain the link starting with clock recovery.
			// the state of the status variable should not be changed in this state allowing a failure condition to report the proper status.
			//**************************************
			case VAL_EDP_TS_ADJUST_SPD:
				link_speed = READ_DPTX_REG(EDP_TX_LINK_BW_SET);
				lanes = READ_DPTX_REG(EDP_TX_LINK_COUNT_SET);
				
				if (link_speed != VAL_EDP_TX_LINK_BW_SET_162) {
					if (link_speed == VAL_EDP_TX_LINK_BW_SET_270) {
						link_speed = VAL_EDP_TX_LINK_BW_SET_162;
					}
					else {
						link_speed = VAL_EDP_TX_LINK_BW_SET_270;
					}
					lanes = trdp_select_edp_lane_count(link_speed);
					if (lanes > 0) {
						trdp_set_link_rate(link_speed);
						trdp_set_lane_count(lanes);
					}
					else {
						DPRINT("couldn't reduce link rate\n");
						done = 1;
					}
					training_state = VAL_EDP_TS_CLOCK_REC;
				}
				else {
					done = 1;
				}
				break;
		}
	}
	
	trdp_set_training_pattern(VAL_EDP_TRAINING_PATTERN_OFF);
	WRITE_DPTX_REG(EDP_TX_SCRAMBLING_DISABLE, 0x00);	//turn on scrambling after training
	
	//if (status == VAL_EDP_TX_OPERATION_SUCCESS)
		status = trdp_update_status();

	return status;
}

static int trdp_set_link_config(unsigned char link_rate, unsigned char lane_count)
{
	unsigned char aux_data[2];
	unsigned enhance_framing_mode;
	int status = 0;

	switch (link_rate) {
		case VAL_EDP_TX_LINK_BW_SET_162:
		case VAL_EDP_TX_LINK_BW_SET_270:
			aux_data[0] = link_rate;
			break;
		default:
			status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
			break;
	}
	switch (lane_count) {
		case 1:			
		case 2:			
		case 4:
			enhance_framing_mode = (READ_DPTX_REG(EDP_TX_ENHANCED_FRAME_EN) & 0x01);
			if (enhance_framing_mode)
				lane_count |= (1 << 7);
			aux_data[1] = lane_count;
			break;
		default:
			status = VAL_EDP_TX_AUX_INVALID_PARAMETER;
			break;
	}
	if (status == 0) {
		status = trdp_AUXWrite(EDP_DPCD_LINK_BANDWIDTH_SET, 2, aux_data);
		if (status)
			DPRINT("set lane config failed\n");
	}
	else {
		DPRINT("error parameters\n");
	}
	return status;
}

static int trdp_set_data_lane_config(EDP_Link_Config_t *link_config)
{
	int status = 0;
	unsigned char aux_data[4];
	unsigned vswing = link_config->vswing & 0xff;
	unsigned preemphasis = link_config->preemphasis & 0xff;
	unsigned char vswing_rx, preemp_rx;
	
	//preset voltage swing levels
	switch (vswing) {
		case VAL_EDP_TX_PHY_VSWING_0:
		case VAL_EDP_TX_PHY_VSWING_1:
		case VAL_EDP_TX_PHY_VSWING_2:
		case VAL_EDP_TX_PHY_VSWING_3:
			WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_0, vswing);
			WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_1, vswing);
			WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_2, vswing);
			WRITE_DPTX_REG(EDP_TX_PHY_VOLTAGE_DIFF_LANE_3, vswing);
			break;
		default:
			status = VAL_EDP_TX_OPERATION_FAILED;
			break;
	}
	
	//preset preemphasis
	switch (preemphasis) {
		case VAL_EDP_TX_PHY_PREEMPHASIS_0:
		case VAL_EDP_TX_PHY_PREEMPHASIS_1:
		case VAL_EDP_TX_PHY_PREEMPHASIS_2:
		case VAL_EDP_TX_PHY_PREEMPHASIS_3:
			WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_0, preemphasis);
			WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_1, preemphasis);
			WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_2, preemphasis);
			WRITE_DPTX_REG(EDP_TX_PHY_PRE_EMPHASIS_LANE_3, preemphasis);
			break;
		default:
			status = VAL_EDP_TX_OPERATION_FAILED;
			break;
	}

	//write the preset values to the sink device
	vswing_rx = trdp_DPCD_vswing_for_value(vswing);
	preemp_rx = trdp_DPCD_preemphasis_for_value(preemphasis, vswing);
	if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
		aux_data[0] = (preemp_rx << 3) | vswing_rx;
		aux_data[1] = (preemp_rx << 3) | vswing_rx;
		aux_data[2] = (preemp_rx << 3) | vswing_rx;
		aux_data[3] = (preemp_rx << 3) | vswing_rx;
		status = trdp_AUXWrite(EDP_DPCD_TRAINING_LANE0_SET, 4, aux_data);
	}
	
	link_config->link_update = 1;
	
	return status;
}

static void dplpm_get_training_status_string(int status, char *status_string)
{
	switch (status) {
		case VAL_EDP_TRAINING_CR_FAILED:
			sprintf(status_string, "displayport training: Clock Recovery failed");
			break;
		case VAL_EDP_TRAINING_CHAN_EQ_FAILED:
			sprintf(status_string, "displayport training: Symbol Lock failed");
			break;
		case VAL_EDP_TX_AUX_OPERATION_FAILED:
			sprintf(status_string, "displayport training: AUX operation failure during training");
			break;
		case VAL_EDP_CONFIG_INVALID_LINK_RATE:
			sprintf(status_string, "displayport training: Invalid link rate selected");
			break;
		case VAL_EDP_CONFIG_INVALID_LANE_COUNT:
			sprintf(status_string, "displayport training: Invalid lane count selected");
			break;
		case VAL_EDP_CONFIG_HPD_DEASSERTED:
			sprintf(status_string, "displayport training: HPD deasserted");
			break;
		case VAL_EDP_TX_OPERATION_SUCCESS:
			sprintf(status_string, "displayport training: Success");
			break;
		case VAL_EDP_LPM_STATUS_RETRAIN:
			sprintf(status_string, "displayport training: Retrain");
			break;
		default:
			sprintf(status_string, "displayport training: Error 0x%08x", status);
			break;
	}
}

static void dplpm_main_stream_enable(unsigned enable)
{
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	
	enable = (enable > 0) ? 1 : 0;	
	link_config->main_stream_enable = enable;
	
	if (enable) {
		WRITE_DPTX_REG(EDP_TX_FORCE_SCRAMBLER_RESET, 1);
		WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_ENABLE, 1);
	}
	else
		WRITE_DPTX_REG(EDP_TX_MAIN_STREAM_ENABLE, 0);
	DBG_PRINT("displayport main stream %s\n", enable ? "enable" : "disable");
}

static int dplpm_verify_link_status(void)
{
	int status = 0;
	unsigned link_ok = 0;
	unsigned char aux_data[8];
	
	status = trdp_AUXRead(EDP_DPCD_SINK_COUNT, 8, aux_data);
	if (!status)
		status = (((aux_data[4] & 0x01) << 16) | (aux_data[3] << 8) | aux_data[2]);

	switch (READ_DPTX_REG(EDP_TX_LINK_COUNT_SET)) {
		case 0:	// Lane count not set
			link_ok = VAL_EDP_TX_LANE_STATUS_OK_NONE;
			break;
		case 1:
			link_ok = VAL_EDP_TX_LANE_STATUS_OK_1;
			break;
		case 2:
			link_ok = VAL_EDP_TX_LANE_STATUS_OK_2;
			break;
		case 4:
			link_ok = VAL_EDP_TX_LANE_STATUS_OK_4;
			break;
	}

	if ((status & link_ok) == link_ok)
		status = VAL_EDP_LPM_STATUS_TRAINING_SUCCESS;
	else
		status = VAL_EDP_LPM_STATUS_RETRAIN;

	DBG_PRINT("%s: %s\n",__FUNCTION__, (status == VAL_EDP_LPM_STATUS_TRAINING_SUCCESS) ? "training success" : "retrain");
	return status;
}

static int dplpm_maintain_link(void)
{
	unsigned max_training_attempts = VAL_EDP_MAX_TRAINING_ATTEMPTS;
	unsigned training_successful = 0, retrain = 0;
	int status = VAL_EDP_LPM_STATUS_RETRAIN;
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	char training_string[80];
	
	//status = dplpm_verify_link_status();
	if (status == VAL_EDP_LPM_STATUS_RETRAIN) {
		dplpm_main_stream_enable(0);
		retrain = 1;
	}

	if (retrain == 1) {
		while ((max_training_attempts > 0) && (training_successful != 1)) {
			status = trdp_run_training_loop(link_config->training_settings, link_config->link_rate_adjust_en, link_config->link_adaptive);
			status = dplpm_verify_link_status();
			if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
				training_successful = 1;
				dplpm_main_stream_enable(1);
			}
			else {
				max_training_attempts--;
				link_config->link_update = 0;
			}
		}
	}
	else {
		dplpm_main_stream_enable(1);
	}
	
	dplpm_get_training_status_string(status, &training_string);
	DPRINT("%s\n", training_string);
	
	return status;
}

static int dplpm_link_init(EDP_Link_Config_t *link_config)
{
	unsigned status = 0;	
	unsigned char link_rate = link_config->link_rate & 0xff;
	unsigned char lane_count = link_config->lane_count & 0x7;
	unsigned char ss_level = link_config->ss_level & 0xf;
	unsigned char power_state;
	unsigned core_id;

	core_id = (READ_DPTX_REG(EDP_TX_CORE_ID) >> 16);
	if (core_id == VAL_EDP_TX_CORE_ID) {
		WRITE_LCD_REG(ENCL_VIDEO_EN, 0);
		mdelay(10);
		WRITE_DPTX_REG(EDP_TX_TRANSMITTER_OUTPUT_ENABLE, 0);	//disable the transmitter
		WRITE_DPTX_REG(EDP_TX_PHY_RESET, 0xf);	//reset the PHY
		
		//reset edp tx fifo
		WRITE_LCD_CBUS_REG_BITS(RESET4_MASK, 0, 11, 1);
		WRITE_LCD_CBUS_REG_BITS(RESET4_REGISTER, 1, 11, 1);
		WRITE_LCD_CBUS_REG_BITS(RESET4_MASK, 1, 11, 1);
		DBG_PRINT("reset edp tx\n");
		mdelay(10);
		WRITE_LCD_CBUS_REG_BITS(RESET4_MASK, 0, 11, 1);
		WRITE_LCD_CBUS_REG_BITS(RESET4_REGISTER, 0, 11, 1);
		WRITE_LCD_CBUS_REG_BITS(RESET4_MASK, 1, 11, 1);
		DBG_PRINT("release reset edp tx\n");		
		
		WRITE_DPTX_REG(EDP_TX_AUX_CLOCK_DIVIDER, 170); // Set Aux clk-div by APB clk

		status = dptx_init_lane_config(link_rate, lane_count);			
		status = dptx_init_downspread(ss_level);
		
		mdelay(10);
		WRITE_DPTX_REG(EDP_TX_PHY_RESET, 0);
		dptx_wait_phy_ready();
		mdelay(10);
		WRITE_DPTX_REG(EDP_TX_TRANSMITTER_OUTPUT_ENABLE, 1);
		WRITE_DPTX_REG(EDP_TX_AUX_INTERRUPT_MASK, 0xf);	//mask the interrupt, use polling mode
		
		status = trdp_set_link_config(link_rate, lane_count);
		if (status)
			return VAL_EDP_TX_OPERATION_FAILED;
		
		status = trdp_set_downspread(ss_level);
		if (status)
			return VAL_EDP_TX_OPERATION_FAILED;
			
		status = trdp_set_data_lane_config(link_config);	//set vswing & preemphasis
		if (status)
			return VAL_EDP_TX_OPERATION_FAILED;
			
		DBG_PRINT("..... Power up sink link .....\n");
		power_state = 1;	//normal operation
		status = trdp_AUXWrite(EDP_DPCD_SET_POWER, 1, &power_state);
		mdelay(30);
		if (status)
			return VAL_EDP_TX_OPERATION_FAILED;
	}
	else { 
		DPRINT("Can't find eDP Core ID\n");
		return VAL_EDP_TX_OPERATION_FAILED;
	}
	return status;
}

int dplpm_link_policy_maker(EDP_Link_Config_t *mlconfig, EDP_Video_Mode_t *vm)
{
	int status = 0;
	EDP_Link_Config_t *link_config = dptx_get_link_config();
	
	link_config->max_lane_count = mlconfig->max_lane_count;
	link_config->max_link_rate = mlconfig->max_link_rate;
	link_config->lane_count = mlconfig->lane_count;
	link_config->link_rate = mlconfig->link_rate;
	link_config->vswing = mlconfig->vswing;
	link_config->preemphasis = mlconfig->preemphasis;
	link_config->ss_level = mlconfig->ss_level;
	link_config->link_adaptive = mlconfig->link_adaptive;
	link_config->bit_rate = mlconfig->bit_rate;
	
	status = dplpm_link_init(link_config);
	
	if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
		status = dplpm_maintain_link();
#ifdef PRINT_DEBUG_INFO
		trdp_dump_DPCD();
		trdp_dump_DPCD_training_status();
#endif
		dptx_set_video_mode(vm);
		WRITE_LCD_REG(ENCL_VIDEO_EN, 1);
		dplpm_main_stream_enable(1);
	}
	else {
		DPRINT("displayport initial failed\n");
		status = VAL_EDP_TX_OPERATION_FAILED;
	}
#ifdef PRINT_DEBUG_INFO
	dptx_dump_link_config();
	dptx_dump_MSA();
#endif
	
	//feedback link config to lcd driver
	mlconfig->max_lane_count = link_config->max_lane_count;
	mlconfig->max_link_rate = link_config->max_link_rate;
	mlconfig->lane_count = link_config->lane_count;
	mlconfig->link_rate = link_config->link_rate;
	mlconfig->vswing = link_config->vswing;
	mlconfig->preemphasis = link_config->preemphasis;

	return status;
}

int dplpm_link_off(void)
{
    int status = 0;
    unsigned char aux_data;

    DBG_PRINT("..... Power down sink link .....\n");
    aux_data = 2;	//power down mode
    //status = trdp_AUXWrite(EDP_DPCD_SET_POWER, 1, &aux_data);

    return status;
}

void dplpm_off(void)
{
	WRITE_LCD_REG(ENCL_VIDEO_EN, 0);
	mdelay(10);
	dplpm_main_stream_enable(0);
	
	WRITE_DPTX_REG(EDP_TX_TRANSMITTER_OUTPUT_ENABLE, 0);	//disable the transmitter
	WRITE_DPTX_REG(EDP_TX_PHY_RESET, 0xf);	//reset the PHY
	WRITE_DPTX_REG(EDP_TX_PHY_POWER_DOWN, 0xf);	//need to set

	//mdelay(100);
	WRITE_LCD_CBUS_REG_BITS(RESET4_MASK, 0, 11, 1);
	WRITE_LCD_CBUS_REG_BITS(RESET4_REGISTER, 1, 11, 1);
	WRITE_LCD_CBUS_REG_BITS(RESET4_MASK, 1, 11, 1);
}

//***********************************************//
static const char * edp_usage_str =
{"Usage:\n"
"    echo read tx <addr> <reg_count> > debug ; read edp tx reg value\n"
"    echo write <value> tx <addr> > debug ; write edp tx reg with value\n"
"    echo read rx <addr> <reg_count> > debug ; read edp DPCD reg value\n"
"    echo write <value> rx <addr> > debug ; write edp DPCD reg with value\n"
"    echo link > debug ; print edp link config information\n"
"    echo msa > debug ; print edp main stream attributes information\n"
"    echo dpcd > debug ; print edp DPCD information\n"
"    echo status > debug ; print edp link training status information\n"
};

static ssize_t edp_debug_help(struct class *class, struct class_attribute *attr, char *buf)
{
	return sprintf(buf, "%s\n", edp_usage_str);
}

static ssize_t edp_debug(struct class *class, struct class_attribute *attr, const char *buf, size_t count)
{
	unsigned int ret;
	unsigned t[3];
	unsigned char s[8];
	unsigned status = 0;
	unsigned char aux_data[16];
	unsigned num = 0;
	int i;
	
	switch (buf[0])	{
		case 'r':	//read
			num = 1;
			ret = sscanf(buf, "read %s %x %u", s, &t[0], &num);
			if (s[0] == 't') {	//tx
				DPRINT("read edp tx reg:\n");
				for (i=0; i<num; i++) {
					DPRINT("  0x%04x = 0x%08x\n", t[0]+i, READ_DPTX_REG(t[0]+i*4));
				}
			}
			else if (s[0] == 'r') {	//rx -- aux --dpcd
				num = (num < 16) ? num : 16;
				status = trdp_AUXRead(t[0], num, aux_data);
				if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
					DPRINT("read edp DPCD reg:\n");
					for (i=0; i<num; i++) {
						DPRINT("  0x%04x = 0x%02x\n", t[0]+i, aux_data[i]);
					}
				}
				else {
					DPRINT("Failed to read DPCD regs\n");
				}
			}
			break;
		case 'w':	//write
			ret = sscanf(buf, "write %x %s %x", &t[0], s, &t[1]);
			if (s[0] == 't') {	//tx
				WRITE_DPTX_REG(t[1], t[0]);
				DPRINT("write tx reg 0x%04x = 0x%08x, readback 0x%08x\n", t[1], t[0], READ_DPTX_REG(t[1]));
			}
			else if (s[0] == 'r') {	//rx -- aux --dpcd
				aux_data[0] = t[0];
				status = trdp_AUXWrite(t[1], 1, aux_data);
				if (status == VAL_EDP_TX_OPERATION_SUCCESS) {
					status = trdp_AUXRead(t[1], 1, aux_data);
					if (status != VAL_EDP_TX_OPERATION_SUCCESS) {
						DPRINT("Failed to readback DPCD reg\n");
						aux_data[0] = 0;
					}
					DPRINT("write DPCD reg 0x%04x = 0x%02x, readback 0x%02x\n", t[1], t[0], aux_data[0]);
				}
				else {
					DPRINT("Failed to write DPCD reg\n");
				}
			}
			break;
		case 't':
			if (buf[1] == 'c') {	//tc
				DPRINT("Training clock recovery\n");
				WRITE_DPTX_REG(EDP_TX_SCRAMBLING_DISABLE, 0x01);
				trdp_run_clock_recovery_loop(5, 0);
				trdp_set_training_pattern(VAL_EDP_TRAINING_PATTERN_OFF);
				WRITE_DPTX_REG(EDP_TX_SCRAMBLING_DISABLE, 0x00);
			}
			else {	//te
				DPRINT("Training channel equalization\n");
				WRITE_DPTX_REG(EDP_TX_SCRAMBLING_DISABLE, 0x01);
				trdp_run_channel_equalization_loop(5, 0);
				trdp_set_training_pattern(VAL_EDP_TRAINING_PATTERN_OFF);
				WRITE_DPTX_REG(EDP_TX_SCRAMBLING_DISABLE, 0x00);
			}
			break;
		case 'l':
			dptx_dump_link_config();
			break;		
		case 'm':
			dptx_dump_MSA();
			break;
		case 'd':
			trdp_dump_DPCD();
			break;
		case 's':
			trdp_dump_DPCD_training_status();
			break;
		default:
			DPRINT("wrong format of edp debug command.\n");
			break;
	}	
	
	if (ret != 1 || ret !=2)
		return -EINVAL;
	
	return count;
	//return 0;
}

static struct class_attribute edp_debug_class_attrs[] = {
	__ATTR(debug, S_IRUGO | S_IWUSR, edp_debug_help, edp_debug),
	__ATTR(help, S_IRUGO | S_IWUSR, edp_debug_help, NULL),
	__ATTR_NULL
};

static struct class aml_edp_debug_class = {
	.name = "edp",
	.class_attrs = edp_debug_class_attrs,
};
//*********************************************************//

void edp_probe(void)
{
	int ret;
	
	ret = class_register(&aml_edp_debug_class);
	if(ret){
		DPRINT("class register aml_edp_debug_class fail!\n");
	}
}

void edp_remove(void)
{
	//to do
}
#endif
