#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 16 15:11:23 2022
# Process ID: 20040
# Current directory: F:/intelligent_traffic_light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7484 F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.xpr
# Log file: F:/intelligent_traffic_light/optimized_intellight/vivado.log
# Journal file: F:/intelligent_traffic_light/optimized_intellight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1328.906 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}
Reading block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:user:intellight:1.0 - intellight_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <intellight> from block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.324 ; gain = 62.418
regenerate_bd_layout
generate_target Simulation [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.926 ; gain = 71.000
current_bd_design [get_bd_designs intellight]
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'simulate_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'simulate_tb'...
Generating merged BMM file for the design top 'simulate_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-311] analyzing module lsfr_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
WARNING: [VRFC 10-3380] identifier 'R_reg0' is used before its declaration [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_4/sim/simulate_const_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_2/sim/simulate_cons_0000_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_2/sim/simulate_Action_RAM0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_2/sim/simulate_Action_RAM1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_2/sim/simulate_Action_RAM2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_2/sim/simulate_Action_RAM3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_5/sim/simulate_const_1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_2/sim/simulate_RAM0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_2/sim/simulate_RAM1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_2/sim/simulate_RAM2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_2/sim/simulate_RAM3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_2/sim/simulate_RD_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_2/sim/simulate_PG_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_2/sim/simulate_MII_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_2/sim/simulate_QA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_2/sim/simulate_SD_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_1/sim/simulate_CU_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1704.422 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_2
Compiling module xil_defaultlib.simulate_Action_RAM1_2
Compiling module xil_defaultlib.simulate_Action_RAM2_2
Compiling module xil_defaultlib.simulate_Action_RAM3_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_4
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_1
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_2
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_2
Compiling module xil_defaultlib.simulate_RAM1_2
Compiling module xil_defaultlib.simulate_RAM2_2
Compiling module xil_defaultlib.simulate_RAM3_2
Compiling module xil_defaultlib.simulate_const_1_5
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_2
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_2
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_2
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.449 ; gain = 2.027
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_behav -key {Behavioral:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/bd_0108.protoinst" -protoinst "protoinst_files/intellight.protoinst" -protoinst "protoinst_files/simulate.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/intellight.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/intellight.protoinst for the following reason(s):
There are no instances of module "intellight" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1738.426 ; gain = 29.031
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.426 ; gain = 37.879
run 10 s
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1770.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'simulate_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'simulate_tb'...
Generating merged BMM file for the design top 'simulate_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-311] analyzing module lsfr_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
WARNING: [VRFC 10-3380] identifier 'R_reg0' is used before its declaration [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_4/sim/simulate_const_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_2/sim/simulate_cons_0000_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_2/sim/simulate_Action_RAM0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_2/sim/simulate_Action_RAM1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_2/sim/simulate_Action_RAM2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_2/sim/simulate_Action_RAM3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_5/sim/simulate_const_1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_2/sim/simulate_RAM0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_2/sim/simulate_RAM1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_2/sim/simulate_RAM2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_2/sim/simulate_RAM3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_2/sim/simulate_RD_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_2/sim/simulate_PG_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_2/sim/simulate_MII_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_2/sim/simulate_QA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_2/sim/simulate_SD_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_1/sim/simulate_CU_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1771.293 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1771.293 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'simulate_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_2
Compiling module xil_defaultlib.simulate_Action_RAM1_2
Compiling module xil_defaultlib.simulate_Action_RAM2_2
Compiling module xil_defaultlib.simulate_Action_RAM3_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_4
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_1
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_2
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_2
Compiling module xil_defaultlib.simulate_RAM1_2
Compiling module xil_defaultlib.simulate_RAM2_2
Compiling module xil_defaultlib.simulate_RAM3_2
Compiling module xil_defaultlib.simulate_const_1_5
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_2
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_2
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_2
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1771.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1771.293 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/intellight.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/intellight.protoinst for the following reason(s):
There are no instances of module "intellight" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
Time resolution is 1 ps
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1771.977 ; gain = 0.684
run 10 s
open_bd_design {F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}
update_module_reference {intellight_CU_0_0 simulate_CU_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_CU_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
Reading block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <simulate> from block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_1 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1820.426 ; gain = 17.945
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1820.426 ; gain = 28.875
current_bd_design [get_bd_designs intellight]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 15:28:34 2022...
