5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param16.vcd -o param16.cdd -v param16.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param16.v 8 22 1
1 b 0 80000 1 0 31 0 32 33 0 4 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 33 0 10 0 0 0 0 0 0
1 a 0 80000 1 0 31 0 32 33 0 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 33 0 1 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 33 0 4 0 0 0 0 0 0
3 0 foo "main.b" param16.v 24 34 1
2 1 30 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 33 0 4 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 33 0 10 0 0 0 0 0 0
1 mem0 28 18b000c 1 1 0 2 31 0 96 35 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa
1 mem1 28 18b0017 1 1 0 2 31 0 96 35 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 1 0 0
3 1 foo.$u1 "main.b.$u1" param16.v 0 32 1
2 2 31 150018 1 0 20004 0 0 1 36 0
2 3 31 130013 1 32 8 0 0 b
2 4 31 12001a 1 25 20104 2 3 32 2 faa faa faa faa faa faa faa faa
2 5 31 d000d 0 0 20400 0 0 32 96 0 0 0 0 0 0 0 0
2 6 31 8000e 0 23 400 0 5 mem0
2 7 31 8001a 1 37 11006 4 6
4 7 0 0
3 0 foo "main.a" param16.v 24 34 1
2 8 30 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 0 80000 1 0 31 0 32 33 0 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 33 0 1 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 33 0 4 0 0 0 0 0 0
1 mem0 28 18b000c 1 1 0 2 15 0 48 35 aa aa aa aa aa aa aa aa f00aa f00aa f00aa f00aa
1 mem1 28 18b0017 1 1 0 2 15 0 48 35 aa aa aa aa aa aa aa aa aa aa aa aa
4 8 0 0
3 1 foo.$u1 "main.a.$u1" param16.v 0 32 1
2 9 31 150018 1 0 20004 0 0 1 36 0
2 10 31 130013 1 32 8 0 0 b
2 11 31 12001a 1 25 20104 9 10 16 2 faa faa faa faa
2 12 31 d000d 0 0 20400 0 0 32 96 0 0 0 0 0 0 0 0
2 13 31 8000e 0 23 400 0 12 mem0
2 14 31 8001a 1 37 11006 11 13
4 14 0 0
3 1 main.$u0 "main.$u0" param16.v 0 20 1
