
*** Running vivado
    with args -log snn_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source snn_main.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source snn_main.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 492.195 ; gain = 179.070
Command: synth_design -top snn_main -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 17 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14460
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 939.184 ; gain = 444.004
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [E:/aca/fyp/SNN/SNN.srcs/sources_1/new/snn_main.v:27]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [E:/aca/fyp/SNN/SNN.srcs/sources_1/new/snn_main.v:28]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [E:/aca/fyp/SNN/SNN.srcs/sources_1/new/snn_main.v:29]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [E:/aca/fyp/SNN/SNN.srcs/sources_1/new/snn_main.v:30]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [E:/aca/fyp/SNN/SNN.srcs/sources_1/new/snn_main.v:31]
INFO: [Synth 8-6157] synthesizing module 'snn_main' [E:/aca/fyp/SNN/SNN.srcs/sources_1/new/snn_main.v:23]
INFO: [Synth 8-6155] done synthesizing module 'snn_main' (0#1) [E:/aca/fyp/SNN/SNN.srcs/sources_1/new/snn_main.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.477 ; gain = 550.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1045.477 ; gain = 550.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1045.477 ; gain = 550.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 1045.477 ; gain = 550.297
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    28|
|5     |LUT3   |     4|
|6     |LUT4   |    15|
|7     |LUT5   |     6|
|8     |LUT6   |    34|
|9     |FDRE   |     9|
|10    |IBUF   |    34|
|11    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   153|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1282.191 ; gain = 787.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1290.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1401.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 5daa1ae9
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:56 . Memory (MB): peak = 1401.887 ; gain = 909.691
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1401.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/aca/fyp/SNN/SNN.runs/synth_1/snn_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file snn_main_utilization_synth.rpt -pb snn_main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 08:00:20 2024...
