********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:00:27
COMMAND: -cd verilog/src/unisims IOBUFDS_INTERMDISABLE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l IOBUFDS_INTERMDISABLE.v.log

[ERR:UH0700] IOBUFDS_INTERMDISABLE.v:81: Unsupported expression "<n<> u<438> t<Number_1Tickbx> p<439> l<81>>     assign O  =  (USE_IBUFDISABLE_BINARY == 1'b0) ? o_out :
".

[ERR:UH0700] IOBUFDS_INTERMDISABLE.v:191: Unsupported expression "<n<> u<1611> t<Number_1Tickbx> p<1612> l<191>>           else
".

[NTE:CP0309] IOBUFDS_INTERMDISABLE.v:43: Implicit port type (wire) for "O",
there are 2 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

