Warning: Design 'p4_adder' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : p4_adder
Version: S-2021.06-SP4
Date   : Mon Jun 12 13:05:32 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Cin (input port)
  Endpoint: Cout (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  p4_adder           5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  Cin (in)                                                0.00       0.00 r
  U34/Z (BUF_X1)                                          0.15       0.15 r
  U3/Z (XOR2_X1)                                          0.08       0.23 f
  carrygen/B[7] (sparseTree_NBIT32_NBIT_PER_BLOCK4)       0.00       0.23 f
  carrygen/m_PgNetwork/B[7] (PgNetwork_NBit32)            0.00       0.23 f
  carrygen/m_PgNetwork/U39/Z (XOR2_X1)                    0.09       0.32 f
  carrygen/m_PgNetwork/P[7] (PgNetwork_NBit32)            0.00       0.32 f
  carrygen/m_blockPG_1_7/P_ik (Pg_25)                     0.00       0.32 f
  carrygen/m_blockPG_1_7/U2/ZN (AOI21_X1)                 0.05       0.37 r
  carrygen/m_blockPG_1_7/U1/ZN (INV_X1)                   0.02       0.39 f
  carrygen/m_blockPG_1_7/G_ij (Pg_25)                     0.00       0.39 f
  carrygen/m_blockPG_2_7/G_ik (Pg_12)                     0.00       0.39 f
  carrygen/m_blockPG_2_7/U3/ZN (AOI21_X1)                 0.05       0.44 r
  carrygen/m_blockPG_2_7/U2/ZN (INV_X1)                   0.02       0.47 f
  carrygen/m_blockPG_2_7/G_ij (Pg_12)                     0.00       0.47 f
  carrygen/m1_blockG_3_7/G_ik (G_7)                       0.00       0.47 f
  carrygen/m1_blockG_3_7/U2/ZN (AOI21_X1)                 0.05       0.52 r
  carrygen/m1_blockG_3_7/U1/ZN (INV_X1)                   0.03       0.55 f
  carrygen/m1_blockG_3_7/G_ij (G_7)                       0.00       0.55 f
  carrygen/m1_blockG_4_15/Gk_1j (G_5)                     0.00       0.55 f
  carrygen/m1_blockG_4_15/U2/ZN (AOI21_X1)                0.05       0.60 r
  carrygen/m1_blockG_4_15/U1/ZN (INV_X1)                  0.04       0.64 f
  carrygen/m1_blockG_4_15/G_ij (G_5)                      0.00       0.64 f
  carrygen/m1_blockG_5_31/Gk_1j (G_1)                     0.00       0.64 f
  carrygen/m1_blockG_5_31/U2/ZN (AOI21_X1)                0.05       0.69 r
  carrygen/m1_blockG_5_31/U1/ZN (INV_X1)                  0.02       0.71 f
  carrygen/m1_blockG_5_31/G_ij (G_1)                      0.00       0.71 f
  carrygen/cout[8] (sparseTree_NBIT32_NBIT_PER_BLOCK4)
                                                          0.00       0.71 f
  Cout (out)                                              0.00       0.71 f
  data arrival time                                                  0.71

  max_delay                                               5.00       5.00
  output external delay                                   0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        4.29


1
