-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:19:16 EST 2021                        

Solution Settings: fir.v16
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          70      38         40            0  0          
    Design Total:                      70      38         40            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548         16           7 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           3 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           8 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312         16          24 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           3 
    mgc_mux1hot(30,7)                         77.296     0.000     77.296 2.081          0           1 
    mgc_mux1hot(30,8)                         90.001     0.000     90.001 2.175          0           1 
    mgc_mux1hot(4,14)                         22.164     0.000     22.164 2.568          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           1 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           1 
    mgc_nor(4,2)                               1.417     0.000      1.417 1.268          0           1 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          33 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           7 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           1 
    mgc_or(1,8)                                1.584     0.000      1.584 1.487          0           1 
    mgc_or(4,2)                                1.417     0.000      1.417 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          64 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          3049.740     8.000    570.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    712.2          5903.7          3049.7        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            712.2 (100%)   5903.7 (100%)   3049.7 (100%) 
      MUX:               130.2  (18%)    785.8  (13%)    430.5  (14%) 
      FUNC:              582.0  (82%)   5096.0  (86%)   2599.0  (85%) 
      LOGIC:               0.0            21.9   (0%)     20.3   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-10:mul.itm                          30         Y           Y      MAC-10:mul.itm                                        
                                                                          MAC-12:mul.itm                                        
                                                                          MAC-14:mul.itm                                        
                                                                          MAC-16:mul.itm                                        
                                                                          MAC-2:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
                                                                          MAC-8:mul.itm                                         
    MAC-11:mul.itm                          30                            MAC-11:mul.itm                                        
                                                                          MAC-9:mul.itm                                         
                                                                          MAC-13:mul.itm                                        
                                                                          MAC-15:mul.itm                                        
                                                                          MAC-1:mul.itm                                         
                                                                          MAC-3:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
                                                                          MAC:acc#16.itm                                        
    MAC:acc#11.itm                          30         Y           Y      MAC:acc#11.itm                                        
                                                                          MAC:acc#13.itm                                        
                                                                          MAC:acc#3.itm                                         
                                                                          MAC:acc#7.itm                                         
    MAC:acc#15.itm                          30         Y           Y      MAC:acc#15.itm                                        
                                                                          MAC:acc#5.itm                                         
    MAC:acc#9.itm                           30         Y           Y      MAC:acc#9.itm                                         
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
    MAC-10:MAC:mux.itm                      16         Y           Y      MAC-10:MAC:mux.itm                                    
                                                                          regs(8).sva                                           
    MAC-11:MAC:mux.itm                      16         Y           Y      MAC-11:MAC:mux.itm                                    
                                                                          regs(9).sva                                           
    MAC-12:MAC:mux.itm                      16         Y           Y      MAC-12:MAC:mux.itm                                    
                                                                          regs(10).sva                                          
    MAC-13:MAC:mux.itm                      16         Y           Y      MAC-13:MAC:mux.itm                                    
                                                                          regs(11).sva                                          
    MAC-14:MAC:mux.itm                      16         Y           Y      MAC-14:MAC:mux.itm                                    
                                                                          regs(12).sva                                          
    MAC-15:MAC:mux.itm                      16         Y           Y      MAC-15:MAC:mux.itm                                    
                                                                          regs(13).sva                                          
    MAC-16:MAC:mux.itm                      16         Y           Y      MAC-16:MAC:mux.itm                                    
                                                                          regs(14).sva                                          
    MAC-1:MAC:mux.itm                       16         Y           Y      MAC-1:MAC:mux.itm                                     
    MAC-2:MAC:mux.itm                       16         Y           Y      MAC-2:MAC:mux.itm                                     
                                                                          regs(0).sva                                           
    MAC-3:MAC:mux.itm                       16         Y           Y      MAC-3:MAC:mux.itm                                     
                                                                          regs(1).sva                                           
    MAC-4:MAC:mux.itm                       16         Y           Y      MAC-4:MAC:mux.itm                                     
                                                                          regs(2).sva                                           
    MAC-5:MAC:mux.itm                       16         Y           Y      MAC-5:MAC:mux.itm                                     
                                                                          regs(3).sva                                           
    MAC-6:MAC:mux.itm                       16         Y           Y      MAC-6:MAC:mux.itm                                     
                                                                          regs(4).sva                                           
    MAC-7:MAC:mux.itm                       16         Y           Y      MAC-7:MAC:mux.itm                                     
                                                                          regs(5).sva                                           
    MAC-8:MAC:mux.itm                       16         Y           Y      MAC-8:MAC:mux.itm                                     
                                                                          regs(6).sva                                           
    MAC-9:MAC:mux.itm                       16         Y           Y      MAC-9:MAC:mux.itm                                     
                                                                          regs(7).sva                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:i(4).sva                             1         Y           Y      MAC:i(4).sva                                          
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1206           1175        1175 (Total Gating Ratio: 0.97, CG Opt Gating Ratio: 0.97) 
    
  Timing Report
    Critical Path
      Max Delay:  10.269508
      Slack:      -0.2695080000000001
      
      Path                                                                            Startpoint                 Endpoint                 Delay   Slack   
      ------------------------------------------------------------------------------- -------------------------- ------------------------ ------- -------
      1                                                                               fir:core/reg(MAC-11:mul)   fir:core/reg(MAC:acc#15) 10.2695 -0.2695 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-11:mul)                                                      mgc_reg_pos_30_0_0_1_1_0_0                          0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#3                                                            mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#3.itm:mx0w0                                                                                                      0.0000  2.5484  
        fir:core/MAC:mux#31                                                           mgc_mux_30_1_2                                      1.3121  3.8605  
        fir:core/MAC:mux#31.itm                                                                                                           0.0000  3.8605  
        fir:core/MAC-16:acc#1:rg                                                      mgc_addc_30_0_30_0_30                               2.5484  6.4090  
        fir:core/z.out#8                                                                                                                  0.0000  6.4090  
        fir:core/MAC:acc#15                                                           mgc_addc_30_0_30_0_30                               2.5484  8.9574  
        fir:core/MAC:acc#15.itm#2                                                                                                         0.0000  8.9574  
        fir:core/MAC:MAC:mux#1                                                        mgc_mux_30_1_2                                      1.3121  10.2695 
        fir:core/MAC:MAC:mux#1.itm                                                                                                        0.0000  10.2695 
        fir:core/reg(MAC:acc#15)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  10.2695 
                                                                                                                                                          
      2                                                                               fir:core/reg(MAC-11:mul)   fir:core/reg(MAC:acc#15) 10.2695 -0.2695 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-11:mul)                                                      mgc_reg_pos_30_0_0_1_1_0_0                          0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc                                                              mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc.itm                                                                                                              0.0000  2.5484  
        fir:core/MAC:mux#31                                                           mgc_mux_30_1_2                                      1.3121  3.8605  
        fir:core/MAC:mux#31.itm                                                                                                           0.0000  3.8605  
        fir:core/MAC-16:acc#1:rg                                                      mgc_addc_30_0_30_0_30                               2.5484  6.4090  
        fir:core/z.out#8                                                                                                                  0.0000  6.4090  
        fir:core/MAC:acc#15                                                           mgc_addc_30_0_30_0_30                               2.5484  8.9574  
        fir:core/MAC:acc#15.itm#2                                                                                                         0.0000  8.9574  
        fir:core/MAC:MAC:mux#1                                                        mgc_mux_30_1_2                                      1.3121  10.2695 
        fir:core/MAC:MAC:mux#1.itm                                                                                                        0.0000  10.2695 
        fir:core/reg(MAC:acc#15)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  10.2695 
                                                                                                                                                          
      3                                                                               fir:core/reg(MAC:acc#11)   fir:core/reg(MAC:acc#15) 10.2695 -0.2695 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC:acc#11)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  0.0000  
        fir:core/MAC:acc#11.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc                                                              mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc.itm                                                                                                              0.0000  2.5484  
        fir:core/MAC:mux#31                                                           mgc_mux_30_1_2                                      1.3121  3.8605  
        fir:core/MAC:mux#31.itm                                                                                                           0.0000  3.8605  
        fir:core/MAC-16:acc#1:rg                                                      mgc_addc_30_0_30_0_30                               2.5484  6.4090  
        fir:core/z.out#8                                                                                                                  0.0000  6.4090  
        fir:core/MAC:acc#15                                                           mgc_addc_30_0_30_0_30                               2.5484  8.9574  
        fir:core/MAC:acc#15.itm#2                                                                                                         0.0000  8.9574  
        fir:core/MAC:MAC:mux#1                                                        mgc_mux_30_1_2                                      1.3121  10.2695 
        fir:core/MAC:MAC:mux#1.itm                                                                                                        0.0000  10.2695 
        fir:core/reg(MAC:acc#15)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  10.2695 
                                                                                                                                                          
      4                                                                               fir:core/reg(MAC-10:mul)   fir:core/reg(MAC:acc#15) 10.2695 -0.2695 
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-10:mul)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  0.0000  
        fir:core/MAC-10:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#3                                                            mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#3.itm:mx0w0                                                                                                      0.0000  2.5484  
        fir:core/MAC:mux#31                                                           mgc_mux_30_1_2                                      1.3121  3.8605  
        fir:core/MAC:mux#31.itm                                                                                                           0.0000  3.8605  
        fir:core/MAC-16:acc#1:rg                                                      mgc_addc_30_0_30_0_30                               2.5484  6.4090  
        fir:core/z.out#8                                                                                                                  0.0000  6.4090  
        fir:core/MAC:acc#15                                                           mgc_addc_30_0_30_0_30                               2.5484  8.9574  
        fir:core/MAC:acc#15.itm#2                                                                                                         0.0000  8.9574  
        fir:core/MAC:MAC:mux#1                                                        mgc_mux_30_1_2                                      1.3121  10.2695 
        fir:core/MAC:MAC:mux#1.itm                                                                                                        0.0000  10.2695 
        fir:core/reg(MAC:acc#15)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  10.2695 
                                                                                                                                                          
      5                                                                               fir:core/reg(MAC-11:mul)   fir:core/MAC:mux1h#1.itm 9.8201  0.1799  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-11:mul)                                                      mgc_reg_pos_30_0_0_1_1_0_0                          0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#3                                                            mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#3.itm:mx0w0                                                                                                      0.0000  2.5484  
        fir:core/MAC:acc#14                                                           mgc_addc_30_0_30_0_30                               2.5484  5.0969  
        fir:core/MAC:acc#14.itm                                                                                                           0.0000  5.0969  
        fir:core/MAC:acc#16                                                           mgc_addc_30_0_30_0_30                               2.5484  7.6453  
        fir:core/MAC:acc#16.itm                                                                                                           0.0000  7.6453  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_8                                    2.1748  9.8201  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  9.8201  
                                                                                                                                                          
      6                                                                               fir:core/reg(MAC-10:mul)   fir:core/MAC:mux1h#1.itm 9.8201  0.1799  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir:core/reg(MAC-10:mul)                                                      mgc_reg_pos_30_0_0_1_1_1_1                          0.0000  0.0000  
        fir:core/MAC-10:mul.itm                                                                                                           0.0000  0.0000  
        fir:core/MAC:acc#3                                                            mgc_addc_30_0_30_0_30                               2.5484  2.5484  
        fir:core/MAC:acc#3.itm:mx0w0                                                                                                      0.0000  2.5484  
        fir:core/MAC:acc#14                                                           mgc_addc_30_0_30_0_30                               2.5484  5.0969  
        fir:core/MAC:acc#14.itm                                                                                                           0.0000  5.0969  
        fir:core/MAC:acc#16                                                           mgc_addc_30_0_30_0_30                               2.5484  7.6453  
        fir:core/MAC:acc#16.itm                                                                                                           0.0000  7.6453  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_8                                    2.1748  9.8201  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  9.8201  
                                                                                                                                                          
      7                                                                               fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 8.7748  1.2252  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#151                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#151.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-11:mul:rg                                                        mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/z.out#7                                                                                                                  0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_8                                    2.1748  8.7748  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  8.7748  
                                                                                                                                                          
      8                                                                               fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 8.7748  1.2252  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#150                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#150.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-16:mul:rg                                                        mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/z.out#6                                                                                                                  0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_8                                    2.1748  8.7748  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  8.7748  
                                                                                                                                                          
      9                                                                               fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 8.7748  1.2252  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#149                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#149.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/z.out#5                                                                                                                  0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_8                                    2.1748  8.7748  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  8.7748  
                                                                                                                                                          
      10                                                                              fir/coeffs:rsc.q           fir:core/MAC:mux1h#1.itm 8.7748  1.2252  
                                                                                                                                                          
        Instance                                                                      Component                                           Delta   Delay   
        --------                                                                      ---------                                           -----   -----   
        fir/coeffs:rsc.q                                                                                                                  2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                     0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                       0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                               0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn#148                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#148.itm                                                                                                          0.0000  2.0000  
        fir:core/MAC-4:mul:rg                                                         mgc_mul_16_1_16_1_30                                4.6000  6.6000  
        fir:core/z.out#4                                                                                                                  0.0000  6.6000  
        fir:core/MAC:mux1h#1                                                          mgc_mux1hot_30_8                                    2.1748  8.7748  
        fir:core/MAC:mux1h#1.itm                                                                                                          0.0000  8.7748  
                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                    Slack (Delay) Messages                
      ------------------------------------ ------------------------------------- ------- ------- -----------------------
      fir:core/reg(MAC:i(4))               slc(fsm_output)(19)#25.itm            10.0000  0.0000                         
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3)#1.sva#2)(29-14).itm  3.5910  6.4090                         
      fir:core/reg(acc(32:3)#1)            acc:acc:acc:and.itm                    2.3121  7.6879                         
      fir:core/reg(regs(28))               regs(28).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(27))               regs(27).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(26))               regs(26).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(25))               regs(25).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(24))               regs(24).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(23))               regs(23).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(22))               regs(22).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(21))               regs(21).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(20))               regs(20).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(19))               regs(19).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(18))               regs(18).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(17))               regs(17).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(16))               regs(16).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(15))               regs(15).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))               regs(30).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(29))               regs(29).sva#1                        10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                  8.7210  1.2790                         
      fir:core/reg(regs(0))                in1:rsci.idat                         10.0000  0.0000                         
      fir:core/reg(regs(30))#1             regs(29).sva                           8.6879  1.3121                         
      fir:core/reg(regs(29))#1             regs(28).sva                           8.6879  1.3121                         
      fir:core/reg(regs(28))#1             regs(27).sva                           8.6879  1.3121                         
      fir:core/reg(regs(27))#1             regs(26).sva                           8.6879  1.3121                         
      fir:core/reg(regs(26))#1             regs(25).sva                           8.6879  1.3121                         
      fir:core/reg(regs(25))#1             regs(24).sva                           8.6879  1.3121                         
      fir:core/reg(regs(24))#1             regs(23).sva                           8.6879  1.3121                         
      fir:core/reg(regs(23))#1             regs(22).sva                           8.6879  1.3121                         
      fir:core/reg(regs(22))#1             regs(21).sva                           8.6879  1.3121                         
      fir:core/reg(regs(21))#1             regs(20).sva                           8.6879  1.3121                         
      fir:core/reg(regs(20))#1             regs(19).sva                           8.6879  1.3121                         
      fir:core/reg(regs(19))#1             regs(18).sva                           8.6879  1.3121                         
      fir:core/reg(regs(18))#1             regs(17).sva                           8.6879  1.3121                         
      fir:core/reg(regs(17))#1             regs(16).sva                           8.6879  1.3121                         
      fir:core/reg(regs(16))#1             regs(15).sva                           8.6879  1.3121                         
      fir:core/reg(regs(15))#1             MAC-16:MAC:mux.itm                     1.9131  8.0869                         
      fir:core/reg(regs(14))               MAC-15:MAC:mux.itm                     1.9131  8.0869                         
      fir:core/reg(regs(13))               MAC-14:MAC:mux.itm                     2.0070  7.9930                         
      fir:core/reg(regs(12))               MAC-13:MAC:mux.itm                     1.9131  8.0869                         
      fir:core/reg(regs(11))               MAC-12:MAC:mux.itm                     2.0070  7.9930                         
      fir:core/reg(regs(10))               MAC-11:MAC:mux.itm                     1.9131  8.0869                         
      fir:core/reg(regs(9))                MAC-10:MAC:mux.itm                     1.9131  8.0869                         
      fir:core/reg(regs(8))                MAC-9:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(regs(7))                MAC-8:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(regs(6))                MAC-7:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(regs(5))                MAC-6:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(regs(4))                MAC-5:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(regs(3))                MAC-4:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(regs(2))                MAC-3:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(regs(1))                MAC-2:MAC:mux.itm                      1.9131  8.0869                         
      fir:core/reg(MAC-10:MAC:mux)         regs:regs:mux.itm                      8.6879  1.3121                         
      fir:core/reg(MAC-11:MAC:mux)         regs:regs:mux#1.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-12:MAC:mux)         regs:regs:mux#2.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-13:MAC:mux)         regs:regs:mux#3.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-14:MAC:mux)         regs:regs:mux#4.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-15:MAC:mux)         regs:regs:mux#5.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-16:MAC:mux)         regs:regs:mux#6.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-2:MAC:mux)          regs:regs:mux#7.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-3:MAC:mux)          regs:regs:mux#8.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-4:MAC:mux)          regs:regs:mux#9.itm                    8.6879  1.3121                         
      fir:core/reg(MAC-5:MAC:mux)          regs:regs:mux#10.itm                   8.6879  1.3121                         
      fir:core/reg(MAC-6:MAC:mux)          regs:regs:mux#11.itm                   8.6879  1.3121                         
      fir:core/reg(MAC-7:MAC:mux)          regs:regs:mux#12.itm                   8.6879  1.3121                         
      fir:core/reg(MAC-8:MAC:mux)          regs:regs:mux#13.itm                   8.6879  1.3121                         
      fir:core/reg(MAC-9:MAC:mux)          regs:regs:mux#14.itm                   8.6879  1.3121                         
      fir:core/reg(MAC-1:MAC:mux)          regs:regs:mux#15.itm                   7.4089  2.5911                         
      fir:core/reg(MAC-10:mul)             MAC:mux1h.itm                          1.3191  8.6809                         
      fir:core/reg(MAC-11:mul)             MAC:mux1h#1.itm                        0.1799  9.8201                         
      fir:core/reg(MAC:acc#11)             MAC:MAC:mux.itm                        3.5910  6.4090                         
      fir:core/reg(MAC:acc#15)             MAC:MAC:mux#1.itm                     -0.2695 10.2695 (clock period exceeded) 
      fir:core/reg(MAC:acc#9)              MAC:acc#3.itm:mx0w0                   -0.2695 10.2695 (clock period exceeded) 
      fir                                  coeffs:rsc.radr                        4.3957  5.6043                         
      fir                                  coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                  in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                  out1:rsc.dat                          10.0000  0.0000                         
      fir                                  out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30     7 
    and                          
    -                   30     1 
    -                    1     3 
    mul                          
    -                   30     8 
    mux                          
    -                   30     3 
    -                   16    24 
    mux1h                        
    -                    4     1 
    -                   30     2 
    nor                          
    -                    4     1 
    -                    1     2 
    not                          
    -                    1    33 
    or                           
    -                    4     1 
    -                    1     9 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   30     6 
    -                   16    64 
    -                    1     2 
    write_port                   
    -                    0     1 
    
  End of Report
