#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 28 00:58:30 2017
# Process ID: 9896
# Current directory: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3596 C:\Users\vipin.kizheppatt\OneDrive\Reserch\mygit\OpenNoc\App\Vivado\openNoc.xpr
# Log file: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/vivado.log
# Journal file: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.xpr
INFO: [Project 1-313] Project file moved from '/home/vipin/workspace/Research/mygit/OpenNoc/Imp/Vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 774.281 ; gain = 61.676
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-870] Macro <pck_num> is not defined. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:177]
[Tue Nov 28 01:23:03 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block_2.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block_2.v
add_files -norecurse C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block.v
set_property top procTop [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myFifo'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP myFifo, cache-ID = 64e202379f869a7f; cache size = 19.224 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci' is already up-to-date
[Tue Nov 28 01:51:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci' is already up-to-date
[Tue Nov 28 01:53:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci' is already up-to-date
[Tue Nov 28 01:54:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.dcp' for cell 'xs[0].ys[0].instnce.main_pe/fifo'
INFO: [Netlist 29-17] Analyzing 6371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo/myFifo.xdc] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst'
Finished Parsing XDC File [c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo/myFifo.xdc] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.dcp'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1366.781 ; gain = 460.336
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci' is already up-to-date
[Tue Nov 28 02:11:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.332 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci' is already up-to-date
[Tue Nov 28 02:49:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci' is already up-to-date
[Tue Nov 28 02:57:36 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/include_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_full.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_switch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/include_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_full.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_switch.v:]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openNocTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 0a08c6ceaa914cae91a2341ac849d7d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_tb_behav xil_defaultlib.Test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port i_ready_pci on this module [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:158]
ERROR: [VRFC 10-426] cannot find port o_valid_pci on this module [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:157]
ERROR: [VRFC 10-426] cannot find port o_data_pci on this module [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:156]
ERROR: [VRFC 10-426] cannot find port o_ready_pci on this module [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:152]
ERROR: [VRFC 10-426] cannot find port i_data_pci on this module [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:151]
ERROR: [VRFC 10-426] cannot find port i_valid_pci on this module [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:150]
ERROR: [VRFC 10-426] cannot find port rst on this module [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/tb/nbyn_tb.v:148]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1892.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top procTop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myFifo'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'procTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj procTop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/sim/myFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scheduler_noc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module procTop
"xvhdl --incr --relax -prj procTop_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 0a08c6ceaa914cae91a2341ac849d7d3 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L fifo_generator_v13_2_0 -L axis_data_fifo_v1_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot procTop_behav xil_defaultlib.procTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 260 differs from formal bit length 272 for port s_axis_tdata [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:90]
WARNING: [VRFC 10-278] actual bit length 260 differs from formal bit length 272 for port m_axis_tdata [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:93]
WARNING: [VRFC 10-597] element index -1 into diff_count is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:7763]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_p...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_data_fifo_v1_1_15.axis_data_fifo_v1_1_15_axis_data...
Compiling module xil_defaultlib.myFifo
Compiling module xil_defaultlib.scheduler_noc
Compiling module xil_defaultlib.nbyn_pe_main
Compiling module xil_defaultlib.nbyn_pe
Compiling module xil_defaultlib.procTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot procTop_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim/xsim.dir/procTop_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim/xsim.dir/procTop_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 28 03:02:45 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 28 03:02:45 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1892.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procTop_behav -key {Behavioral:sim_1:Functional:procTop} -tclbatch {procTop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source procTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1892.332 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/procTop/\xs[0].ys[0].instnce.main_pe }} 
add_wave {{/procTop/\xs[0].ys[0].instnce.main_pe /scheduler_inst}} 
add_force {/procTop/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/procTop/rstn} -radix hex {0 0ns}
add_force {/procTop/i_valid_pci} -radix hex {0 0ns}
remove_forces { {/procTop/i_valid_pci} }
add_force {/procTop/o_valid_pci} -radix hex {0 0ns}
add_force {/procTop/o_data_pci} -radix unsigned {00000 0ns}
run 10 us
add_force {/procTop/rstn} -radix hex {1 0ns}
run 10 us
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/procTop/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/procTop/rstn} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/procTop/i_valid_pci} -radix hex {0 0ns}
add_force {/procTop/i_data_pci} -radix hex {00000000000000000000000000000000000000000000000000000000000 0ns}
run 10 ns
run 10 ns
run 10 ns
add_force {/procTop/rstn} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
add_force {/procTop/i_ready_pci} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
add_force {/procTop/i_data_pci} -radix hex {FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF 0ns}
add_force {/procTop/i_valid_pci} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.332 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'procTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj procTop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/sim/myFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scheduler_noc
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module procTop
"xvhdl --incr --relax -prj procTop_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 0a08c6ceaa914cae91a2341ac849d7d3 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L fifo_generator_v13_2_0 -L axis_data_fifo_v1_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot procTop_behav xil_defaultlib.procTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 260 differs from formal bit length 272 for port s_axis_tdata [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:90]
WARNING: [VRFC 10-278] actual bit length 260 differs from formal bit length 272 for port m_axis_tdata [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:93]
WARNING: [VRFC 10-597] element index -1 into diff_count is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:7763]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_p...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_data_fifo_v1_1_15.axis_data_fifo_v1_1_15_axis_data...
Compiling module xil_defaultlib.myFifo
Compiling module xil_defaultlib.scheduler_noc
Compiling module xil_defaultlib.nbyn_pe_main
Compiling module xil_defaultlib.nbyn_pe
Compiling module xil_defaultlib.procTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot procTop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1892.332 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/procTop/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/procTop/rstn} -radix hex {0 0ns}
add_force {/procTop/i_valid_pci} -radix hex {0 0ns}
add_force {/procTop/i_data_pci} -radix hex {000000000000000000000000000000000000000000000000000000000000000000000000 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/procTop/i_ready_pci} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/procTop/rstn} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/procTop/i_data_pci} -radix hex {FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value 'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF': Object size 256 does not match size of given value FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF.
add_force {/procTop/i_data_pci} -radix hex {FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value 'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF': Object size 256 does not match size of given value FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF.
add_force {/procTop/i_data_pci} -radix unsigned {255 0ns}
run 10 ns
run 10 ns
add_force {/procTop/i_valid_pci} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1892.332 ; gain = 0.000
add_force {/procTop/r_ready_pe} -radix hex {FFFF 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v1_1/hdl/axis_data_fifo_v1_1_vl_rfs.v: file does not exist.
add_wave {{/procTop/\xs[0].ys[0].instnce.main_pe /fifo}} 
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/procTop/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/procTop/rstn} -radix hex {0 0ns}
add_force {/procTop/i_valid_pci} -radix hex {0 0ns}
add_force {/procTop/i_data_pci} -radix unsigned {0 0ns}
add_force {/procTop/i_ready_pci} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 100 ns
add_force {/procTop/w_valid_pe} -radix hex {FFFF 0ns}
add_force {/procTop/r_ready_pe} -radix hex {FFFF 0ns}
add_force {/procTop/w_data_pe} -radix unsigned {0 0ns}
run all
add_force {/procTop/w_valid_pe} -radix hex {0000 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/procTop/rstn} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/procTop/i_valid_pci} -radix hex {1 0ns}
add_force {/procTop/i_data_pci} -radix unsigned {255 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.297 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.152 ; gain = 0.000
add_force {/procTop/r_ready_pe} -radix hex {0000 0ns}
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2105.152 ; gain = 0.000
add_force {/procTop/r_ready_pe} -radix hex {ffff 0ns}
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2107.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci' is already up-to-date
[Tue Nov 28 03:44:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.dcp' for cell 'xs[0].ys[0].instnce.main_pe/fifo'
INFO: [Netlist 29-17] Analyzing 6396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo/myFifo.xdc] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst'
Finished Parsing XDC File [c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo/myFifo.xdc] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.dcp'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'xs[0].ys[0].instnce.main_pe/fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2129.703 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 03:49:47 2017...
