Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Sep  2 19:04:42 2024
| Host              : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command           : report_timing_summary -file ./report/gesture_model_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : I
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (52)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (52)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.169        0.000                      0                33399        0.040        0.000                      0                33399        4.458        0.000                       0                 17663  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.169        0.000                      0                33399        0.040        0.000                      0                33399        4.458        0.000                       0                 17663  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 3.234ns (84.837%)  route 0.578ns (15.163%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18500, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/din1_buf1_reg[15]/Q
                         net (fo=1, unplaced)         0.178     0.285    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.436 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.436    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.509 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.509    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.118 f  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.118    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.164 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.164    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.735 f  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.735    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.857 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.871    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.417 f  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.417    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.539 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.553    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.546     3.099 f  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     3.099    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.109     3.208 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.184     3.392    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.542 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.140     3.682    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT3 (Prop_LUT3_I1_O)        0.112     3.794 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.048     3.842    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18500, unset)        0.021    10.021    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  6.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter25_reg_srl24___dense_1_U0_grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298_ap_enable_reg_pp0_iter25_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18500, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, unplaced)         0.074     0.125    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter1
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter25_reg_srl24___dense_1_U0_grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298_ap_enable_reg_pp0_iter25_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18500, unset)        0.039     0.039    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter25_reg_srl24___dense_1_U0_grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298_ap_enable_reg_pp0_iter25_reg_r/CLK
                         clock pessimism              0.000     0.039    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.046     0.085    bd_0_i/hls_inst/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/ap_enable_reg_pp0_iter25_reg_srl24___dense_1_U0_grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298_ap_enable_reg_pp0_iter25_reg_r
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK



