// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/19/2024 04:00:40"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	start_stop,
	pg,
	ch,
	cq,
	clock_50mhz,
	m,
	ve,
	al,
	Nal,
	ev,
	mef_estado,
	Nout_7seg,
	Nac_7segmentos,
	op_c_deboucing,
	op_deboucing,
	test_buffer_secundario,
	test_buffer_secundario_controle_min_rolhas,
	test_buffer_secundario_controle_operador,
	test_buffer_principal,
	test_load_reg_1,
	test_up_down_buffer_2);
input 	start_stop;
input 	pg;
input 	ch;
input 	cq;
input 	clock_50mhz;
output 	m;
output 	ve;
output 	al;
output 	Nal;
output 	ev;
output 	[1:0] mef_estado;
output 	[7:0] Nout_7seg;
output 	[3:0] Nac_7segmentos;
input 	op_c_deboucing;
input 	op_deboucing;
output 	[6:0] test_buffer_secundario;
output 	[4:0] test_buffer_secundario_controle_min_rolhas;
output 	[6:0] test_buffer_secundario_controle_operador;
output 	[4:0] test_buffer_principal;
output 	test_load_reg_1;
output 	test_up_down_buffer_2;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \registrador_2|ff_1|q~regout ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~30 ;
wire \clock_50mhz~combout ;
wire \divisor_f|ff_1|q~regout ;
wire \divisor_f|ff_2|q~regout ;
wire \divisor_f|ff_3|q~regout ;
wire \start_stop~combout ;
wire \ch~combout ;
wire \mef_1|jk_1|q~regout ;
wire \mef_1|jk_2|q~0_combout ;
wire \pg~combout ;
wire \op_deboucing~combout ;
wire \estado_vedacao~combout ;
wire \enable_buffer_secundario~combout ;
wire \contador_1_buffer_secundario|ff_1|q~regout ;
wire \contador_1_buffer_secundario|ff_1|q_bar~regout ;
wire \contador_1_buffer_secundario|gate_3|S~0_combout ;
wire \contador_1_buffer_secundario|ff_2|q~regout ;
wire \contador_1_buffer_secundario|ff_2|q_bar~regout ;
wire \contador_1_buffer_secundario|gate_4|S~combout ;
wire \contador_1_buffer_secundario|ff_3|q~0_combout ;
wire \contador_1_buffer_secundario|ff_3|q~regout ;
wire \contador_1_buffer_secundario|ff_3|q_bar~regout ;
wire \contador_1_buffer_secundario|gate_8|S~combout ;
wire \contador_1_buffer_secundario|gate_10|S~0_combout ;
wire \contador_1_buffer_secundario|ff_4|q~0_combout ;
wire \contador_1_buffer_secundario|ff_4|q~regout ;
wire \contador_1_buffer_secundario|ff_4|q_bar~regout ;
wire \contador_1_buffer_secundario|ff_5|q~0_combout ;
wire \contador_1_buffer_secundario|ff_5|q~regout ;
wire \contador_1_buffer_secundario|gate_17|S~0_combout ;
wire \contador_1_buffer_secundario|ff_5|q_bar~regout ;
wire \contador_1_buffer_secundario|ff_6|q~0_combout ;
wire \contador_1_buffer_secundario|ff_6|q~regout ;
wire \contador_1_buffer_secundario|ff_6|q_bar~regout ;
wire \contador_1_buffer_secundario|gate_15|S~0_combout ;
wire \contador_1_buffer_secundario|gate_19|S~combout ;
wire \contador_1_buffer_secundario|ff_7|q~regout ;
wire \registrador_1|ff_1|q~regout ;
wire \op_c_deboucing~combout ;
wire \contador_entrada_rolhas|ff_1|q~regout ;
wire \contador_entrada_rolhas|ff_2|q~regout ;
wire \contador_entrada_rolhas|ff_3|q~regout ;
wire \contador_entrada_rolhas|ff_4|q~regout ;
wire \contador_entrada_rolhas|gate_3|S~combout ;
wire \contador_entrada_rolhas|ff_5|q~regout ;
wire \contador_entrada_rolhas|ff_6|q~regout ;
wire \contador_entrada_rolhas|ff_7|q~regout ;
wire \registrador_1|ff_4|q~regout ;
wire \registrador_1|ff_5|q~regout ;
wire \comb_50|somador_subtrator_1|gate_8|WideAnd0 ;
wire \registrador_1|ff_6|q~regout ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~32_cout0 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~2 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~2COUT1_37 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~7 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~7COUT1_38 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~12 ;
wire \registrador_1|ff_2|q~regout ;
wire \registrador_1|ff_3|q~regout ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~17 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~17COUT1_39 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~22 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~22COUT1_40 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~25_combout ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~20 ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~15_combout ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~10_combout ;
wire \comb_50|somador_subtrator_2|gate_5|WideOr0~5_combout ;
wire \load_aux[1]~0_combout ;
wire \load_aux[1]~1_combout ;
wire \pulsador_2|ff_1|q~regout ;
wire \pulsador_2|ff_1|nq~regout ;
wire \pulsador_2|Pulse~combout ;
wire \comb_81|gate_7|S~2_combout ;
wire \ff_2|q~regout ;
wire \comb_81|jk_1|q~regout ;
wire \registrador_1|ff_7|q~regout ;
wire \registrador_2|ff_7|q~regout ;
wire \contador_3_buffer_secundario_controle_operador|gate_33|comb~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_1|q~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ;
wire \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0_combout ;
wire \registrador_2|ff_6|q~regout ;
wire \contador_3_buffer_secundario_controle_operador|gate_32|comb~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_2|q~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ;
wire \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout ;
wire \registrador_2|ff_5|q~regout ;
wire \contador_3_buffer_secundario_controle_operador|gate_31|comb~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_3|q~0 ;
wire \contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ;
wire \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0_combout ;
wire \registrador_2|ff_4|q~regout ;
wire \contador_3_buffer_secundario_controle_operador|gate_30|comb~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_4|q~0 ;
wire \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout ;
wire \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout ;
wire \registrador_2|ff_3|q~regout ;
wire \contador_3_buffer_secundario_controle_operador|gate_29|comb~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_5|q~0 ;
wire \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout ;
wire \registrador_2|ff_2|q~regout ;
wire \contador_3_buffer_secundario_controle_operador|gate_28|comb~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_6|q~0_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout ;
wire \contador_3_buffer_secundario_controle_operador|gate_27|comb~0 ;
wire \comb_81|gate_7|S~1_combout ;
wire \contador_3_buffer_secundario_controle_operador|ff_7|q~regout ;
wire \comb_81|jk_2|Mux0~0_combout ;
wire \comb_81|jk_2|Mux0~1_combout ;
wire \comb_81|jk_2|q~regout ;
wire \comb_81|gate_7|S~0_combout ;
wire \WideAnd3~combout ;
wire \comb_80|gate_7|S~0_combout ;
wire \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ;
wire \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ;
wire \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0_combout ;
wire \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout ;
wire \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1_combout ;
wire \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout ;
wire \contador_2_buffer_secundario_controle_rolhas|ff_5|q~regout ;
wire \comb_80|jk_2|Mux0~1_combout ;
wire \WideAnd0~2_combout ;
wire \contador_4_buffer_principal|ff_4|q_bar~regout ;
wire \contador_4_buffer_principal|ff_3|q_bar~regout ;
wire \contador_4_buffer_principal|ff_2|q~1_combout ;
wire \contador_4_buffer_principal|ff_2|q~regout ;
wire \contador_4_buffer_principal|ff_2|q_bar~regout ;
wire \contador_4_buffer_principal|ff_4|q~1_combout ;
wire \contador_4_buffer_principal|ff_5|q~0_combout ;
wire \contador_4_buffer_principal|ff_5|q~regout ;
wire \WideAnd0~1_combout ;
wire \mux_3|gate_4|WideAnd0~0_combout ;
wire \WideAnd0~3 ;
wire \pulsador_1|ff_1|q~regout ;
wire \pulsador_1|ff_1|nq~regout ;
wire \pulsador_1|Pulse~combout ;
wire \comb_80|gate_7|S~1_combout ;
wire \ff_1|q~regout ;
wire \comb_80|jk_2|Mux0~0_combout ;
wire \comb_80|jk_2|q~regout ;
wire \comb_80|jk_1|q~regout ;
wire \enable_buffer_principal~combout ;
wire \contador_4_buffer_principal|ff_1|q~regout ;
wire \contador_4_buffer_principal|ff_1|q_bar~regout ;
wire \contador_4_buffer_principal|ff_2|q~0_combout ;
wire \contador_4_buffer_principal|ff_3|q~0_combout ;
wire \contador_4_buffer_principal|ff_3|q~1_combout ;
wire \contador_4_buffer_principal|ff_3|q~regout ;
wire \contador_4_buffer_principal|ff_4|q~0_combout ;
wire \contador_4_buffer_principal|ff_4|q~2_combout ;
wire \contador_4_buffer_principal|ff_4|q~regout ;
wire \WideAnd0~0_combout ;
wire \m_aus_rolhas|gate_1|WideOr0~combout ;
wire \cq~combout ;
wire \gate_1|S~combout ;
wire \contador_duzias|ff_1|q~regout ;
wire \contador_duzias|ff_2|q~regout ;
wire \contador_duzias|ff_3|q~regout ;
wire \contador_duzias|ff_4|q~regout ;
wire \reset_1|gate_1|S~combout ;
wire \mef_1|jk_2|q~1_combout ;
wire \mef_1|jk_2|q~regout ;
wire \mef_1|gate_11|WideAnd0~0_combout ;
wire \mef_1|gate_10|WideAnd0~combout ;
wire \mef_1|gate_9|WideAnd0~combout ;
wire \mef_1|gate_8|S~0_combout ;
wire \mef_1|gate_8|S~1_combout ;
wire \contador_display|ff_1|q~regout ;
wire \contador_display|ff_2|q~regout ;
wire \contador_dezenas_duzias|ff_3|q~regout ;
wire \contador_dezenas_duzias|ff_4|q~regout ;
wire \gate_2|S~combout ;
wire \contador_dezenas_duzias|ff_1|q~regout ;
wire \contador_dezenas_duzias|ff_2|q~regout ;
wire \mux_3|gate_5|WideOr0~1_combout ;
wire \mux_3|gate_3|WideAnd0~0_combout ;
wire \mux_3|gate_3|WideAnd0~1_combout ;
wire \mux_3|gate_3|WideAnd0~2_combout ;
wire \mux_3|gate_4|WideAnd0~4_combout ;
wire \mux_3|gate_4|WideAnd0~1_combout ;
wire \mux_3|gate_4|WideAnd0~5_combout ;
wire \mux_3|gate_4|WideAnd0~2_combout ;
wire \mux_3|gate_4|WideAnd0~3_combout ;
wire \mux_3|gate_4|WideAnd0~6_combout ;
wire \mux_3|gate_5|WideOr0~0_combout ;
wire \mux_3|gate_5|WideOr0~2_combout ;
wire \mux_2|gate_4|WideAnd0~1_combout ;
wire \mux_2|gate_4|WideAnd0~0_combout ;
wire \mux_2|gate_4|WideAnd0~2_combout ;
wire \demux_1|gate_3|WideAnd0~1_combout ;
wire \mux_2|gate_4|WideAnd0~3_combout ;
wire \mux_2|gate_4|WideAnd0~4_combout ;
wire \mux_2|gate_4|WideAnd0~5_combout ;
wire \mux_2|gate_5|WideOr0~0_combout ;
wire \mux_2|gate_5|WideOr0~1_combout ;
wire \mux_2|gate_5|WideOr0~2_combout ;
wire \mux_1|gate_4|WideAnd0~3_combout ;
wire \mux_1|gate_4|WideAnd0~2_combout ;
wire \mux_1|gate_4|WideAnd0~4_combout ;
wire \mux_1|gate_4|WideAnd0~5_combout ;
wire \mux_1|gate_4|WideAnd0~8_combout ;
wire \mux_1|gate_4|WideAnd0~6_combout ;
wire \mux_1|gate_4|WideAnd0~7_combout ;
wire \mux_1|gate_5|WideOr0~1_combout ;
wire \mux_1|gate_5|WideOr0~2_combout ;
wire \demux_1|gate_3|WideAnd0~0_combout ;
wire \mux_1|gate_5|WideOr0~0_combout ;
wire \mux_1|gate_5|WideOr0~3_combout ;
wire \codificador_garrafas_2|gate_1|S~0_combout ;
wire \mux_4|gate_3|WideAnd0~0_combout ;
wire \mux_4|gate_3|WideAnd0~2_combout ;
wire \mux_4|gate_3|WideAnd0~1_combout ;
wire \mux_4|gate_3|WideAnd0~3_combout ;
wire \mux_4|gate_3|WideAnd0~4_combout ;
wire \mux_4|gate_3|WideAnd0~5_combout ;
wire \mux_4|gate_5|WideOr0~0_combout ;
wire \mux_4|gate_5|WideOr0~1_combout ;
wire \bcd_1|gate_23|WideOr0~combout ;
wire \bcd_1|gate_19|WideOr0~0_combout ;
wire \bcd_1|gate_15|S~0_combout ;
wire \bcd_1|gate_12|WideOr0~0_combout ;
wire \bcd_1|gate_7|WideOr0~combout ;
wire \bcd_1|gate_6|WideOr0~combout ;
wire \bcd_1|gate_3|WideOr0~combout ;
wire \demux_1|gate_3|WideAnd0~2_combout ;
wire \demux_1|gate_1|WideAnd0~combout ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock_50mhz~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock_50mhz~combout ),
	.padio(clock_50mhz));
// synopsys translate_off
defparam \clock_50mhz~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \divisor_f|ff_1|q (
// Equation(s):
// \divisor_f|ff_1|q~regout  = DFFEAS((((!\divisor_f|ff_1|q~regout ))), !\clock_50mhz~combout , VCC, , , , , , )

	.clk(!\clock_50mhz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\divisor_f|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\divisor_f|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \divisor_f|ff_1|q .lut_mask = "0f0f";
defparam \divisor_f|ff_1|q .operation_mode = "normal";
defparam \divisor_f|ff_1|q .output_mode = "reg_only";
defparam \divisor_f|ff_1|q .register_cascade_mode = "off";
defparam \divisor_f|ff_1|q .sum_lutc_input = "datac";
defparam \divisor_f|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \divisor_f|ff_2|q (
// Equation(s):
// \divisor_f|ff_2|q~regout  = DFFEAS((((!\divisor_f|ff_2|q~regout ))), !\divisor_f|ff_1|q~regout , VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\divisor_f|ff_2|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\divisor_f|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \divisor_f|ff_2|q .lut_mask = "0f0f";
defparam \divisor_f|ff_2|q .operation_mode = "normal";
defparam \divisor_f|ff_2|q .output_mode = "reg_only";
defparam \divisor_f|ff_2|q .register_cascade_mode = "off";
defparam \divisor_f|ff_2|q .sum_lutc_input = "datac";
defparam \divisor_f|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \divisor_f|ff_3|q (
// Equation(s):
// \divisor_f|ff_3|q~regout  = DFFEAS((((!\divisor_f|ff_3|q~regout ))), !\divisor_f|ff_2|q~regout , VCC, , , , , , )

	.clk(!\divisor_f|ff_2|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\divisor_f|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\divisor_f|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \divisor_f|ff_3|q .lut_mask = "00ff";
defparam \divisor_f|ff_3|q .operation_mode = "normal";
defparam \divisor_f|ff_3|q .output_mode = "reg_only";
defparam \divisor_f|ff_3|q .register_cascade_mode = "off";
defparam \divisor_f|ff_3|q .sum_lutc_input = "datac";
defparam \divisor_f|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \start_stop~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start_stop~combout ),
	.padio(start_stop));
// synopsys translate_off
defparam \start_stop~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch~combout ),
	.padio(ch));
// synopsys translate_off
defparam \ch~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \mef_1|jk_1|q (
// Equation(s):
// \mef_1|jk_1|q~regout  = DFFEAS((\mef_1|jk_1|q~regout  & (((!\mef_1|jk_2|q~regout )) # (!\start_stop~combout ))) # (!\mef_1|jk_1|q~regout  & (\start_stop~combout  & (\mef_1|jk_2|q~regout  & \ch~combout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , 
// , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(\start_stop~combout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\ch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_1|q .lut_mask = "6a2a";
defparam \mef_1|jk_1|q .operation_mode = "normal";
defparam \mef_1|jk_1|q .output_mode = "reg_only";
defparam \mef_1|jk_1|q .register_cascade_mode = "off";
defparam \mef_1|jk_1|q .sum_lutc_input = "datac";
defparam \mef_1|jk_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \mef_1|jk_2|q~0 (
// Equation(s):
// \mef_1|jk_2|q~0_combout  = (!\mef_1|jk_1|q~regout  & (((!\ch~combout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|jk_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q~0 .lut_mask = "0055";
defparam \mef_1|jk_2|q~0 .operation_mode = "normal";
defparam \mef_1|jk_2|q~0 .output_mode = "comb_only";
defparam \mef_1|jk_2|q~0 .register_cascade_mode = "off";
defparam \mef_1|jk_2|q~0 .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \pg~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\pg~combout ),
	.padio(pg));
// synopsys translate_off
defparam \pg~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_deboucing~combout ),
	.padio(op_deboucing));
// synopsys translate_off
defparam \op_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell estado_vedacao(
// Equation(s):
// \estado_vedacao~combout  = (\mef_1|jk_1|q~regout  & (((\mef_1|jk_2|q~regout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mef_1|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\estado_vedacao~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam estado_vedacao.lut_mask = "aa00";
defparam estado_vedacao.operation_mode = "normal";
defparam estado_vedacao.output_mode = "comb_only";
defparam estado_vedacao.register_cascade_mode = "off";
defparam estado_vedacao.sum_lutc_input = "datac";
defparam estado_vedacao.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell enable_buffer_secundario(
// Equation(s):
// \enable_buffer_secundario~combout  = (\comb_81|gate_7|S~0_combout ) # ((\comb_80|jk_1|q~regout  & (!\comb_80|jk_2|q~regout  & !\estado_vedacao~combout )))

	.clk(gnd),
	.dataa(\comb_80|jk_1|q~regout ),
	.datab(\comb_80|jk_2|q~regout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\estado_vedacao~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable_buffer_secundario~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_buffer_secundario.lut_mask = "f0f2";
defparam enable_buffer_secundario.operation_mode = "normal";
defparam enable_buffer_secundario.output_mode = "comb_only";
defparam enable_buffer_secundario.register_cascade_mode = "off";
defparam enable_buffer_secundario.sum_lutc_input = "datac";
defparam enable_buffer_secundario.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \contador_1_buffer_secundario|ff_1|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_1|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_1|q~regout  $ (\WideAnd3~combout  $ (((!\comb_81|jk_2|q~regout  & \comb_81|jk_1|q~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\comb_81|jk_2|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datac(\WideAnd3~combout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_1|q .lut_mask = "693c";
defparam \contador_1_buffer_secundario|ff_1|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_1|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_1|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_1|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \contador_1_buffer_secundario|ff_1|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_1|q_bar~regout  = DFFEAS((\enable_buffer_secundario~combout  & (((!\contador_1_buffer_secundario|ff_1|q~regout )))) # (!\enable_buffer_secundario~combout  & (\contador_1_buffer_secundario|ff_1|q_bar~regout )), 
// !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datac(\enable_buffer_secundario~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_1|q_bar .lut_mask = "3a3a";
defparam \contador_1_buffer_secundario|ff_1|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_1|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_1|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_1|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_1|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \contador_1_buffer_secundario|gate_3|S~0 (
// Equation(s):
// \contador_1_buffer_secundario|gate_3|S~0_combout  = (\comb_81|jk_1|q~regout  & ((\comb_81|jk_2|q~regout  & (!\contador_1_buffer_secundario|ff_1|q_bar~regout )) # (!\comb_81|jk_2|q~regout  & ((\contador_1_buffer_secundario|ff_1|q~regout ))))) # 
// (!\comb_81|jk_1|q~regout  & (!\contador_1_buffer_secundario|ff_1|q_bar~regout ))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.datab(\comb_81|jk_1|q~regout ),
	.datac(\comb_81|jk_2|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_3|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_3|S~0 .lut_mask = "5d51";
defparam \contador_1_buffer_secundario|gate_3|S~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_3|S~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_3|S~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_3|S~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_3|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \contador_1_buffer_secundario|ff_2|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_2|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_2|q~regout  $ (((\contador_1_buffer_secundario|gate_3|S~0_combout  & (\comb_81|gate_7|S~0_combout  $ (\WideAnd3~combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, 
// , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|gate_3|S~0_combout ),
	.datab(\comb_81|gate_7|S~0_combout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\WideAnd3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_2|q .lut_mask = "d278";
defparam \contador_1_buffer_secundario|ff_2|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_2|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_2|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_2|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \contador_1_buffer_secundario|ff_2|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_2|q_bar~regout  = DFFEAS((\contador_1_buffer_secundario|gate_3|S~0_combout  & ((\enable_buffer_secundario~combout  & (!\contador_1_buffer_secundario|ff_2|q~regout )) # (!\enable_buffer_secundario~combout  & 
// ((\contador_1_buffer_secundario|ff_2|q_bar~regout ))))) # (!\contador_1_buffer_secundario|gate_3|S~0_combout  & (((\contador_1_buffer_secundario|ff_2|q_bar~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|gate_3|S~0_combout ),
	.datab(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datac(\enable_buffer_secundario~combout ),
	.datad(\contador_1_buffer_secundario|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_2|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_2|q_bar .lut_mask = "7f20";
defparam \contador_1_buffer_secundario|ff_2|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_2|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_2|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_2|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_2|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \contador_1_buffer_secundario|gate_4|S (
// Equation(s):
// \contador_1_buffer_secundario|gate_4|S~combout  = (\comb_81|jk_1|q~regout  & (\contador_1_buffer_secundario|ff_1|q~regout  & (\contador_1_buffer_secundario|ff_2|q~regout  & !\comb_81|jk_2|q~regout )))

	.clk(gnd),
	.dataa(\comb_81|jk_1|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\comb_81|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_4|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_4|S .lut_mask = "0080";
defparam \contador_1_buffer_secundario|gate_4|S .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_4|S .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_4|S .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_4|S .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_4|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \contador_1_buffer_secundario|ff_3|q~0 (
// Equation(s):
// \contador_1_buffer_secundario|ff_3|q~0_combout  = (!\contador_1_buffer_secundario|gate_4|S~combout  & ((\contador_1_buffer_secundario|ff_1|q_bar~regout ) # ((\contador_1_buffer_secundario|ff_2|q_bar~regout ) # (\comb_81|gate_7|S~0_combout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|ff_2|q_bar~regout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\contador_1_buffer_secundario|gate_4|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|ff_3|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_3|q~0 .lut_mask = "00fe";
defparam \contador_1_buffer_secundario|ff_3|q~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_3|q~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|ff_3|q~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_3|q~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_3|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \contador_1_buffer_secundario|ff_3|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_3|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_3|q~regout  $ (((!\contador_1_buffer_secundario|ff_3|q~0_combout  & (\WideAnd3~combout  $ (\comb_81|gate_7|S~0_combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , 
// , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\WideAnd3~combout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_3|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_3|q .lut_mask = "aa96";
defparam \contador_1_buffer_secundario|ff_3|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_3|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_3|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_3|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \contador_1_buffer_secundario|ff_3|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_3|q_bar~regout  = DFFEAS((\enable_buffer_secundario~combout  & ((\contador_1_buffer_secundario|ff_3|q~0_combout  & ((\contador_1_buffer_secundario|ff_3|q_bar~regout ))) # (!\contador_1_buffer_secundario|ff_3|q~0_combout  & 
// (!\contador_1_buffer_secundario|ff_3|q~regout )))) # (!\enable_buffer_secundario~combout  & (((\contador_1_buffer_secundario|ff_3|q_bar~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_3|q_bar~regout ),
	.datac(\enable_buffer_secundario~combout ),
	.datad(\contador_1_buffer_secundario|ff_3|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_3|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_3|q_bar .lut_mask = "cc5c";
defparam \contador_1_buffer_secundario|ff_3|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_3|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_3|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_3|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_3|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \contador_1_buffer_secundario|gate_8|S (
// Equation(s):
// \contador_1_buffer_secundario|gate_8|S~combout  = (!\contador_1_buffer_secundario|ff_1|q_bar~regout  & (!\contador_1_buffer_secundario|ff_3|q_bar~regout  & (!\contador_1_buffer_secundario|ff_2|q_bar~regout  & !\comb_81|gate_7|S~0_combout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|ff_3|q_bar~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q_bar~regout ),
	.datad(\comb_81|gate_7|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_8|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_8|S .lut_mask = "0001";
defparam \contador_1_buffer_secundario|gate_8|S .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_8|S .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_8|S .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_8|S .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_8|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \contador_1_buffer_secundario|gate_10|S~0 (
// Equation(s):
// \contador_1_buffer_secundario|gate_10|S~0_combout  = (\contador_1_buffer_secundario|ff_3|q~regout  & (\contador_1_buffer_secundario|ff_2|q~regout  & (\comb_81|gate_7|S~0_combout  & \contador_1_buffer_secundario|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_10|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_10|S~0 .lut_mask = "8000";
defparam \contador_1_buffer_secundario|gate_10|S~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_10|S~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_10|S~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_10|S~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_10|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \contador_1_buffer_secundario|ff_4|q~0 (
// Equation(s):
// \contador_1_buffer_secundario|ff_4|q~0_combout  = (((!\contador_1_buffer_secundario|gate_8|S~combout  & !\contador_1_buffer_secundario|gate_10|S~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|gate_8|S~combout ),
	.datad(\contador_1_buffer_secundario|gate_10|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|ff_4|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_4|q~0 .lut_mask = "000f";
defparam \contador_1_buffer_secundario|ff_4|q~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_4|q~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|ff_4|q~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_4|q~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_4|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \contador_1_buffer_secundario|ff_4|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_4|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_4|q~regout  $ (((!\contador_1_buffer_secundario|ff_4|q~0_combout  & (\comb_81|gate_7|S~0_combout  $ (\WideAnd3~combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , 
// , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\comb_81|gate_7|S~0_combout ),
	.datab(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datac(\WideAnd3~combout ),
	.datad(\contador_1_buffer_secundario|ff_4|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_4|q .lut_mask = "cc96";
defparam \contador_1_buffer_secundario|ff_4|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_4|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_4|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_4|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \contador_1_buffer_secundario|ff_4|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_4|q_bar~regout  = DFFEAS((\enable_buffer_secundario~combout  & ((\contador_1_buffer_secundario|ff_4|q~0_combout  & (\contador_1_buffer_secundario|ff_4|q_bar~regout )) # (!\contador_1_buffer_secundario|ff_4|q~0_combout  & 
// ((!\contador_1_buffer_secundario|ff_4|q~regout ))))) # (!\enable_buffer_secundario~combout  & (\contador_1_buffer_secundario|ff_4|q_bar~regout )), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\enable_buffer_secundario~combout ),
	.datab(\contador_1_buffer_secundario|ff_4|q_bar~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_4|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_4|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_4|q_bar .lut_mask = "cc4e";
defparam \contador_1_buffer_secundario|ff_4|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_4|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_4|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_4|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_4|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \contador_1_buffer_secundario|ff_5|q~0 (
// Equation(s):
// \contador_1_buffer_secundario|ff_5|q~0_combout  = (\contador_1_buffer_secundario|ff_4|q_bar~regout  & (((!\contador_1_buffer_secundario|gate_10|S~0_combout ) # (!\contador_1_buffer_secundario|ff_4|q~regout )))) # 
// (!\contador_1_buffer_secundario|ff_4|q_bar~regout  & (!\contador_1_buffer_secundario|gate_8|S~combout  & ((!\contador_1_buffer_secundario|gate_10|S~0_combout ) # (!\contador_1_buffer_secundario|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|gate_8|S~combout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_10|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|ff_5|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_5|q~0 .lut_mask = "0bbb";
defparam \contador_1_buffer_secundario|ff_5|q~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_5|q~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|ff_5|q~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_5|q~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_5|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \contador_1_buffer_secundario|ff_5|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_5|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_5|q~regout  $ (((!\contador_1_buffer_secundario|ff_5|q~0_combout  & (\WideAnd3~combout  $ (\comb_81|gate_7|S~0_combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , 
// , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datab(\WideAnd3~combout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_5|q .lut_mask = "aa96";
defparam \contador_1_buffer_secundario|ff_5|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_5|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_5|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_5|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \contador_1_buffer_secundario|gate_17|S~0 (
// Equation(s):
// \contador_1_buffer_secundario|gate_17|S~0_combout  = (\contador_1_buffer_secundario|ff_5|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_3|q~regout  & \contador_1_buffer_secundario|gate_4|S~combout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_4|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_17|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_17|S~0 .lut_mask = "8000";
defparam \contador_1_buffer_secundario|gate_17|S~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_17|S~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_17|S~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_17|S~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_17|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \contador_1_buffer_secundario|ff_5|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_5|q_bar~regout  = DFFEAS((\enable_buffer_secundario~combout  & ((\contador_1_buffer_secundario|ff_5|q~0_combout  & (\contador_1_buffer_secundario|ff_5|q_bar~regout )) # (!\contador_1_buffer_secundario|ff_5|q~0_combout  & 
// ((!\contador_1_buffer_secundario|ff_5|q~regout ))))) # (!\enable_buffer_secundario~combout  & (\contador_1_buffer_secundario|ff_5|q_bar~regout )), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_5|q_bar~regout ),
	.datab(\enable_buffer_secundario~combout ),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_5|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_5|q_bar .lut_mask = "aa2e";
defparam \contador_1_buffer_secundario|ff_5|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_5|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_5|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_5|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_5|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \contador_1_buffer_secundario|ff_6|q~0 (
// Equation(s):
// \contador_1_buffer_secundario|ff_6|q~0_combout  = (!\contador_1_buffer_secundario|gate_17|S~0_combout  & ((\contador_1_buffer_secundario|ff_5|q_bar~regout ) # ((\contador_1_buffer_secundario|ff_4|q_bar~regout ) # 
// (!\contador_1_buffer_secundario|gate_8|S~combout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|gate_17|S~0_combout ),
	.datab(\contador_1_buffer_secundario|ff_5|q_bar~regout ),
	.datac(\contador_1_buffer_secundario|gate_8|S~combout ),
	.datad(\contador_1_buffer_secundario|ff_4|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|ff_6|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_6|q~0 .lut_mask = "5545";
defparam \contador_1_buffer_secundario|ff_6|q~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_6|q~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|ff_6|q~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_6|q~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_6|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \contador_1_buffer_secundario|ff_6|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_6|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_6|q~regout  $ (((!\contador_1_buffer_secundario|ff_6|q~0_combout  & (\WideAnd3~combout  $ (\comb_81|gate_7|S~0_combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , 
// , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(\WideAnd3~combout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_6|q .lut_mask = "aa96";
defparam \contador_1_buffer_secundario|ff_6|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_6|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_6|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_6|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \contador_1_buffer_secundario|ff_6|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_6|q_bar~regout  = DFFEAS((\enable_buffer_secundario~combout  & ((\contador_1_buffer_secundario|ff_6|q~0_combout  & ((\contador_1_buffer_secundario|ff_6|q_bar~regout ))) # (!\contador_1_buffer_secundario|ff_6|q~0_combout  & 
// (!\contador_1_buffer_secundario|ff_6|q~regout )))) # (!\enable_buffer_secundario~combout  & (((\contador_1_buffer_secundario|ff_6|q_bar~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_6|q_bar~regout ),
	.datac(\enable_buffer_secundario~combout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_6|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_6|q_bar .lut_mask = "cc5c";
defparam \contador_1_buffer_secundario|ff_6|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_6|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_6|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_6|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_6|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \contador_1_buffer_secundario|gate_15|S~0 (
// Equation(s):
// \contador_1_buffer_secundario|gate_15|S~0_combout  = ((!\contador_1_buffer_secundario|ff_5|q_bar~regout  & (!\contador_1_buffer_secundario|ff_4|q_bar~regout  & \contador_1_buffer_secundario|gate_8|S~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_5|q_bar~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q_bar~regout ),
	.datad(\contador_1_buffer_secundario|gate_8|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_15|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_15|S~0 .lut_mask = "0300";
defparam \contador_1_buffer_secundario|gate_15|S~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_15|S~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_15|S~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_15|S~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_15|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \contador_1_buffer_secundario|gate_19|S (
// Equation(s):
// \contador_1_buffer_secundario|gate_19|S~combout  = (\contador_1_buffer_secundario|gate_17|S~0_combout  & ((\contador_1_buffer_secundario|ff_6|q~regout ) # ((!\contador_1_buffer_secundario|ff_6|q_bar~regout  & 
// \contador_1_buffer_secundario|gate_15|S~0_combout )))) # (!\contador_1_buffer_secundario|gate_17|S~0_combout  & (!\contador_1_buffer_secundario|ff_6|q_bar~regout  & ((\contador_1_buffer_secundario|gate_15|S~0_combout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|gate_17|S~0_combout ),
	.datab(\contador_1_buffer_secundario|ff_6|q_bar~regout ),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_15|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_19|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_19|S .lut_mask = "b3a0";
defparam \contador_1_buffer_secundario|gate_19|S .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_19|S .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_19|S .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_19|S .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_19|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \contador_1_buffer_secundario|ff_7|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_7|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_7|q~regout  $ (((\contador_1_buffer_secundario|gate_19|S~combout  & (\comb_81|gate_7|S~0_combout  $ (\WideAnd3~combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , 
// , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\comb_81|gate_7|S~0_combout ),
	.datab(\WideAnd3~combout ),
	.datac(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_19|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_7|q .lut_mask = "96f0";
defparam \contador_1_buffer_secundario|ff_7|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_7|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_7|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_7|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \registrador_1|ff_1|q (
// Equation(s):
// \registrador_1|ff_1|q~regout  = DFFEAS(GND, GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_7|q~regout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_1|q .lut_mask = "0000";
defparam \registrador_1|ff_1|q .operation_mode = "normal";
defparam \registrador_1|ff_1|q .output_mode = "reg_only";
defparam \registrador_1|ff_1|q .register_cascade_mode = "off";
defparam \registrador_1|ff_1|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_1|q .synch_mode = "on";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_c_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_c_deboucing~combout ),
	.padio(op_c_deboucing));
// synopsys translate_off
defparam \op_c_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \contador_entrada_rolhas|ff_1|q (
// Equation(s):
// \contador_entrada_rolhas|ff_1|q~regout  = DFFEAS((((!\contador_entrada_rolhas|ff_1|q~regout ))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_1|q .lut_mask = "00ff";
defparam \contador_entrada_rolhas|ff_1|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_1|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_1|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_1|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \contador_entrada_rolhas|ff_2|q (
// Equation(s):
// \contador_entrada_rolhas|ff_2|q~regout  = DFFEAS(((\contador_entrada_rolhas|ff_2|q~regout  $ (\contador_entrada_rolhas|ff_1|q~regout ))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_entrada_rolhas|ff_2|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_2|q .lut_mask = "0ff0";
defparam \contador_entrada_rolhas|ff_2|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_2|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_2|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_2|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \contador_entrada_rolhas|ff_3|q (
// Equation(s):
// \contador_entrada_rolhas|ff_3|q~regout  = DFFEAS((\contador_entrada_rolhas|ff_3|q~regout  $ (((\contador_entrada_rolhas|ff_2|q~regout  & \contador_entrada_rolhas|ff_1|q~regout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_3|q~regout ),
	.datac(\contador_entrada_rolhas|ff_2|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_3|q .lut_mask = "3ccc";
defparam \contador_entrada_rolhas|ff_3|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_3|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_3|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_3|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \contador_entrada_rolhas|ff_4|q (
// Equation(s):
// \contador_entrada_rolhas|ff_4|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_4|q~regout  $ (((\contador_entrada_rolhas|ff_3|q~regout  & (\contador_entrada_rolhas|ff_2|q~regout  & \contador_entrada_rolhas|ff_1|q~regout )))), GLOBAL(\op_c_deboucing~combout 
// ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_4|q~regout ),
	.datab(\contador_entrada_rolhas|ff_3|q~regout ),
	.datac(\contador_entrada_rolhas|ff_2|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_4|q .lut_mask = "6aaa";
defparam \contador_entrada_rolhas|ff_4|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_4|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_4|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_4|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \contador_entrada_rolhas|gate_3|S (
// Equation(s):
// \contador_entrada_rolhas|gate_3|S~combout  = (\contador_entrada_rolhas|ff_2|q~regout  & (\contador_entrada_rolhas|ff_3|q~regout  & (\contador_entrada_rolhas|ff_4|q~regout  & \contador_entrada_rolhas|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\contador_entrada_rolhas|ff_2|q~regout ),
	.datab(\contador_entrada_rolhas|ff_3|q~regout ),
	.datac(\contador_entrada_rolhas|ff_4|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_entrada_rolhas|gate_3|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|gate_3|S .lut_mask = "8000";
defparam \contador_entrada_rolhas|gate_3|S .operation_mode = "normal";
defparam \contador_entrada_rolhas|gate_3|S .output_mode = "comb_only";
defparam \contador_entrada_rolhas|gate_3|S .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|gate_3|S .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|gate_3|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \contador_entrada_rolhas|ff_5|q (
// Equation(s):
// \contador_entrada_rolhas|ff_5|q~regout  = DFFEAS((\contador_entrada_rolhas|ff_5|q~regout  $ (((\contador_entrada_rolhas|gate_3|S~combout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_5|q~regout ),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_5|q .lut_mask = "33cc";
defparam \contador_entrada_rolhas|ff_5|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_5|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_5|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_5|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \contador_entrada_rolhas|ff_6|q (
// Equation(s):
// \contador_entrada_rolhas|ff_6|q~regout  = DFFEAS((\contador_entrada_rolhas|ff_6|q~regout  $ (((\contador_entrada_rolhas|ff_5|q~regout  & \contador_entrada_rolhas|gate_3|S~combout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_5|q~regout ),
	.datac(\contador_entrada_rolhas|ff_6|q~regout ),
	.datad(\contador_entrada_rolhas|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_6|q .lut_mask = "3cf0";
defparam \contador_entrada_rolhas|ff_6|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_6|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_6|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_6|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \contador_entrada_rolhas|ff_7|q (
// Equation(s):
// \contador_entrada_rolhas|ff_7|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_7|q~regout  $ (((\contador_entrada_rolhas|ff_5|q~regout  & (\contador_entrada_rolhas|ff_6|q~regout  & \contador_entrada_rolhas|gate_3|S~combout )))), 
// GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_7|q~regout ),
	.datab(\contador_entrada_rolhas|ff_5|q~regout ),
	.datac(\contador_entrada_rolhas|ff_6|q~regout ),
	.datad(\contador_entrada_rolhas|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_7|q .lut_mask = "6aaa";
defparam \contador_entrada_rolhas|ff_7|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_7|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_7|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_7|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \registrador_1|ff_4|q (
// Equation(s):
// \registrador_1|ff_4|q~regout  = DFFEAS(GND, GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_4|q~regout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_4|q .lut_mask = "0000";
defparam \registrador_1|ff_4|q .operation_mode = "normal";
defparam \registrador_1|ff_4|q .output_mode = "reg_only";
defparam \registrador_1|ff_4|q .register_cascade_mode = "off";
defparam \registrador_1|ff_4|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_4|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \registrador_1|ff_5|q (
// Equation(s):
// \registrador_1|ff_5|q~regout  = DFFEAS(GND, GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_3|q~regout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_5|q .lut_mask = "0000";
defparam \registrador_1|ff_5|q .operation_mode = "normal";
defparam \registrador_1|ff_5|q .output_mode = "reg_only";
defparam \registrador_1|ff_5|q .register_cascade_mode = "off";
defparam \registrador_1|ff_5|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_5|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \registrador_1|ff_7|q (
// Equation(s):
// \comb_50|somador_subtrator_1|gate_8|WideAnd0  = (((S9_q & \contador_entrada_rolhas|ff_1|q~regout )))
// \registrador_1|ff_7|q~regout  = DFFEAS(\comb_50|somador_subtrator_1|gate_8|WideAnd0 , GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_1|q~regout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_50|somador_subtrator_1|gate_8|WideAnd0 ),
	.regout(\registrador_1|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_7|q .lut_mask = "f000";
defparam \registrador_1|ff_7|q .operation_mode = "normal";
defparam \registrador_1|ff_7|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_7|q .register_cascade_mode = "off";
defparam \registrador_1|ff_7|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_7|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \registrador_1|ff_6|q (
// Equation(s):
// \registrador_1|ff_6|q~regout  = DFFEAS(GND, GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_2|q~regout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_6|q .lut_mask = "0000";
defparam \registrador_1|ff_6|q .operation_mode = "normal";
defparam \registrador_1|ff_6|q .output_mode = "reg_only";
defparam \registrador_1|ff_6|q .register_cascade_mode = "off";
defparam \registrador_1|ff_6|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_6|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \comb_50|somador_subtrator_2|gate_5|WideOr0~32 (
// Equation(s):
// \comb_50|somador_subtrator_2|gate_5|WideOr0~32_cout0  = CARRY(((\registrador_1|ff_6|q~regout )))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~32COUT1_36  = CARRY(((\registrador_1|ff_6|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\registrador_1|ff_6|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_50|somador_subtrator_2|gate_5|WideOr0~30 ),
	.regout(),
	.cout(),
	.cout0(\comb_50|somador_subtrator_2|gate_5|WideOr0~32_cout0 ),
	.cout1(\comb_50|somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ));
// synopsys translate_off
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~32 .lut_mask = "ffcc";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~32 .operation_mode = "arithmetic";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~32 .output_mode = "none";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~32 .register_cascade_mode = "off";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~32 .sum_lutc_input = "datac";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \registrador_2|ff_6|q (
// Equation(s):
// \registrador_2|ff_6|q~regout  = DFFEAS(\comb_50|somador_subtrator_1|gate_8|WideAnd0  $ (\contador_entrada_rolhas|ff_2|q~regout  $ ((\comb_50|somador_subtrator_2|gate_5|WideOr0~32_cout0 ))), GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , , , , )
// \comb_50|somador_subtrator_2|gate_5|WideOr0~2  = CARRY((\comb_50|somador_subtrator_1|gate_8|WideAnd0  & (!\contador_entrada_rolhas|ff_2|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~32_cout0 )) # (!\comb_50|somador_subtrator_1|gate_8|WideAnd0  
// & ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~32_cout0 ) # (!\contador_entrada_rolhas|ff_2|q~regout ))))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~2COUT1_37  = CARRY((\comb_50|somador_subtrator_1|gate_8|WideAnd0  & (!\contador_entrada_rolhas|ff_2|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~32COUT1_36 )) # 
// (!\comb_50|somador_subtrator_1|gate_8|WideAnd0  & ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ) # (!\contador_entrada_rolhas|ff_2|q~regout ))))

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(\comb_50|somador_subtrator_1|gate_8|WideAnd0 ),
	.datab(\contador_entrada_rolhas|ff_2|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_50|somador_subtrator_2|gate_5|WideOr0~32_cout0 ),
	.cin1(\comb_50|somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_2|ff_6|q~regout ),
	.cout(),
	.cout0(\comb_50|somador_subtrator_2|gate_5|WideOr0~2 ),
	.cout1(\comb_50|somador_subtrator_2|gate_5|WideOr0~2COUT1_37 ));
// synopsys translate_off
defparam \registrador_2|ff_6|q .cin0_used = "true";
defparam \registrador_2|ff_6|q .cin1_used = "true";
defparam \registrador_2|ff_6|q .lut_mask = "9617";
defparam \registrador_2|ff_6|q .operation_mode = "arithmetic";
defparam \registrador_2|ff_6|q .output_mode = "reg_only";
defparam \registrador_2|ff_6|q .register_cascade_mode = "off";
defparam \registrador_2|ff_6|q .sum_lutc_input = "cin";
defparam \registrador_2|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \comb_50|somador_subtrator_2|gate_5|WideOr0~5 (
// Equation(s):
// \comb_50|somador_subtrator_2|gate_5|WideOr0~5_combout  = \registrador_1|ff_5|q~regout  $ (\contador_entrada_rolhas|ff_3|q~regout  $ ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~2 )))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~7  = CARRY((\registrador_1|ff_5|q~regout  & ((\contador_entrada_rolhas|ff_3|q~regout ) # (!\comb_50|somador_subtrator_2|gate_5|WideOr0~2 ))) # (!\registrador_1|ff_5|q~regout  & 
// (\contador_entrada_rolhas|ff_3|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~2 )))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~7COUT1_38  = CARRY((\registrador_1|ff_5|q~regout  & ((\contador_entrada_rolhas|ff_3|q~regout ) # (!\comb_50|somador_subtrator_2|gate_5|WideOr0~2COUT1_37 ))) # (!\registrador_1|ff_5|q~regout  & 
// (\contador_entrada_rolhas|ff_3|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~2COUT1_37 )))

	.clk(gnd),
	.dataa(\registrador_1|ff_5|q~regout ),
	.datab(\contador_entrada_rolhas|ff_3|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_50|somador_subtrator_2|gate_5|WideOr0~2 ),
	.cin1(\comb_50|somador_subtrator_2|gate_5|WideOr0~2COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_50|somador_subtrator_2|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\comb_50|somador_subtrator_2|gate_5|WideOr0~7 ),
	.cout1(\comb_50|somador_subtrator_2|gate_5|WideOr0~7COUT1_38 ));
// synopsys translate_off
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .cin0_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .cin1_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .lut_mask = "698e";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .operation_mode = "arithmetic";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .sum_lutc_input = "cin";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \comb_50|somador_subtrator_2|gate_5|WideOr0~10 (
// Equation(s):
// \comb_50|somador_subtrator_2|gate_5|WideOr0~10_combout  = \registrador_1|ff_4|q~regout  $ (\contador_entrada_rolhas|ff_4|q~regout  $ ((\comb_50|somador_subtrator_2|gate_5|WideOr0~7 )))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~12  = CARRY((\registrador_1|ff_4|q~regout  & (!\contador_entrada_rolhas|ff_4|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~7COUT1_38 )) # (!\registrador_1|ff_4|q~regout  & 
// ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~7COUT1_38 ) # (!\contador_entrada_rolhas|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\registrador_1|ff_4|q~regout ),
	.datab(\contador_entrada_rolhas|ff_4|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_50|somador_subtrator_2|gate_5|WideOr0~7 ),
	.cin1(\comb_50|somador_subtrator_2|gate_5|WideOr0~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_50|somador_subtrator_2|gate_5|WideOr0~10_combout ),
	.regout(),
	.cout(\comb_50|somador_subtrator_2|gate_5|WideOr0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .cin0_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .cin1_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .lut_mask = "9617";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .operation_mode = "arithmetic";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .output_mode = "comb_only";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .register_cascade_mode = "off";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .sum_lutc_input = "cin";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \registrador_1|ff_2|q (
// Equation(s):
// \registrador_1|ff_2|q~regout  = DFFEAS(GND, GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_6|q~regout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_2|q .lut_mask = "0000";
defparam \registrador_1|ff_2|q .operation_mode = "normal";
defparam \registrador_1|ff_2|q .output_mode = "reg_only";
defparam \registrador_1|ff_2|q .register_cascade_mode = "off";
defparam \registrador_1|ff_2|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_2|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \registrador_1|ff_3|q (
// Equation(s):
// \registrador_1|ff_3|q~regout  = DFFEAS(GND, GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \contador_1_buffer_secundario|ff_5|q~regout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_3|q .lut_mask = "0000";
defparam \registrador_1|ff_3|q .operation_mode = "normal";
defparam \registrador_1|ff_3|q .output_mode = "reg_only";
defparam \registrador_1|ff_3|q .register_cascade_mode = "off";
defparam \registrador_1|ff_3|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_3|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \comb_50|somador_subtrator_2|gate_5|WideOr0~15 (
// Equation(s):
// \comb_50|somador_subtrator_2|gate_5|WideOr0~15_combout  = \contador_entrada_rolhas|ff_5|q~regout  $ (\registrador_1|ff_3|q~regout  $ ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~12 )))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~17  = CARRY((\contador_entrada_rolhas|ff_5|q~regout  & ((\registrador_1|ff_3|q~regout ) # (!\comb_50|somador_subtrator_2|gate_5|WideOr0~12 ))) # (!\contador_entrada_rolhas|ff_5|q~regout  & 
// (\registrador_1|ff_3|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~12 )))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~17COUT1_39  = CARRY((\contador_entrada_rolhas|ff_5|q~regout  & ((\registrador_1|ff_3|q~regout ) # (!\comb_50|somador_subtrator_2|gate_5|WideOr0~12 ))) # (!\contador_entrada_rolhas|ff_5|q~regout  & 
// (\registrador_1|ff_3|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~12 )))

	.clk(gnd),
	.dataa(\contador_entrada_rolhas|ff_5|q~regout ),
	.datab(\registrador_1|ff_3|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_50|somador_subtrator_2|gate_5|WideOr0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_50|somador_subtrator_2|gate_5|WideOr0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\comb_50|somador_subtrator_2|gate_5|WideOr0~17 ),
	.cout1(\comb_50|somador_subtrator_2|gate_5|WideOr0~17COUT1_39 ));
// synopsys translate_off
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~15 .cin_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~15 .lut_mask = "698e";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~15 .operation_mode = "arithmetic";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~15 .output_mode = "comb_only";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~15 .register_cascade_mode = "off";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~15 .sum_lutc_input = "cin";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \registrador_2|ff_2|q (
// Equation(s):
// \comb_50|somador_subtrator_2|gate_5|WideOr0~20  = \registrador_1|ff_2|q~regout  $ (\contador_entrada_rolhas|ff_6|q~regout  $ (((!\comb_50|somador_subtrator_2|gate_5|WideOr0~12  & \comb_50|somador_subtrator_2|gate_5|WideOr0~17 ) # 
// (\comb_50|somador_subtrator_2|gate_5|WideOr0~12  & \comb_50|somador_subtrator_2|gate_5|WideOr0~17COUT1_39 ))))
// \registrador_2|ff_2|q~regout  = DFFEAS(\comb_50|somador_subtrator_2|gate_5|WideOr0~20 , GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , , , , )
// \comb_50|somador_subtrator_2|gate_5|WideOr0~22  = CARRY((\registrador_1|ff_2|q~regout  & (!\contador_entrada_rolhas|ff_6|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~17 )) # (!\registrador_1|ff_2|q~regout  & 
// ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~17 ) # (!\contador_entrada_rolhas|ff_6|q~regout ))))
// \comb_50|somador_subtrator_2|gate_5|WideOr0~22COUT1_40  = CARRY((\registrador_1|ff_2|q~regout  & (!\contador_entrada_rolhas|ff_6|q~regout  & !\comb_50|somador_subtrator_2|gate_5|WideOr0~17COUT1_39 )) # (!\registrador_1|ff_2|q~regout  & 
// ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~17COUT1_39 ) # (!\contador_entrada_rolhas|ff_6|q~regout ))))

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(\registrador_1|ff_2|q~regout ),
	.datab(\contador_entrada_rolhas|ff_6|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_50|somador_subtrator_2|gate_5|WideOr0~12 ),
	.cin0(\comb_50|somador_subtrator_2|gate_5|WideOr0~17 ),
	.cin1(\comb_50|somador_subtrator_2|gate_5|WideOr0~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_50|somador_subtrator_2|gate_5|WideOr0~20 ),
	.regout(\registrador_2|ff_2|q~regout ),
	.cout(),
	.cout0(\comb_50|somador_subtrator_2|gate_5|WideOr0~22 ),
	.cout1(\comb_50|somador_subtrator_2|gate_5|WideOr0~22COUT1_40 ));
// synopsys translate_off
defparam \registrador_2|ff_2|q .cin0_used = "true";
defparam \registrador_2|ff_2|q .cin1_used = "true";
defparam \registrador_2|ff_2|q .cin_used = "true";
defparam \registrador_2|ff_2|q .lut_mask = "9617";
defparam \registrador_2|ff_2|q .operation_mode = "arithmetic";
defparam \registrador_2|ff_2|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_2|q .register_cascade_mode = "off";
defparam \registrador_2|ff_2|q .sum_lutc_input = "cin";
defparam \registrador_2|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \comb_50|somador_subtrator_2|gate_5|WideOr0~25 (
// Equation(s):
// \comb_50|somador_subtrator_2|gate_5|WideOr0~25_combout  = (\registrador_1|ff_1|q~regout  $ ((!\comb_50|somador_subtrator_2|gate_5|WideOr0~12  & \comb_50|somador_subtrator_2|gate_5|WideOr0~22 ) # (\comb_50|somador_subtrator_2|gate_5|WideOr0~12  & 
// \comb_50|somador_subtrator_2|gate_5|WideOr0~22COUT1_40 ) $ (!\contador_entrada_rolhas|ff_7|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\registrador_1|ff_1|q~regout ),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_50|somador_subtrator_2|gate_5|WideOr0~12 ),
	.cin0(\comb_50|somador_subtrator_2|gate_5|WideOr0~22 ),
	.cin1(\comb_50|somador_subtrator_2|gate_5|WideOr0~22COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_50|somador_subtrator_2|gate_5|WideOr0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .cin0_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .cin1_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .cin_used = "true";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .lut_mask = "3cc3";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .operation_mode = "normal";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .output_mode = "comb_only";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .register_cascade_mode = "off";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .sum_lutc_input = "cin";
defparam \comb_50|somador_subtrator_2|gate_5|WideOr0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \load_aux[1]~0 (
// Equation(s):
// \load_aux[1]~0_combout  = (\comb_50|somador_subtrator_2|gate_5|WideOr0~15_combout ) # ((\comb_50|somador_subtrator_2|gate_5|WideOr0~10_combout ) # ((\comb_50|somador_subtrator_2|gate_5|WideOr0~5_combout )))

	.clk(gnd),
	.dataa(\comb_50|somador_subtrator_2|gate_5|WideOr0~15_combout ),
	.datab(\comb_50|somador_subtrator_2|gate_5|WideOr0~10_combout ),
	.datac(vcc),
	.datad(\comb_50|somador_subtrator_2|gate_5|WideOr0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\load_aux[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \load_aux[1]~0 .lut_mask = "ffee";
defparam \load_aux[1]~0 .operation_mode = "normal";
defparam \load_aux[1]~0 .output_mode = "comb_only";
defparam \load_aux[1]~0 .register_cascade_mode = "off";
defparam \load_aux[1]~0 .sum_lutc_input = "datac";
defparam \load_aux[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \load_aux[1]~1 (
// Equation(s):
// \load_aux[1]~1_combout  = (\op_deboucing~combout ) # ((\comb_50|somador_subtrator_2|gate_5|WideOr0~25_combout  & (\comb_50|somador_subtrator_2|gate_5|WideOr0~20  & \load_aux[1]~0_combout )))

	.clk(gnd),
	.dataa(\op_deboucing~combout ),
	.datab(\comb_50|somador_subtrator_2|gate_5|WideOr0~25_combout ),
	.datac(\comb_50|somador_subtrator_2|gate_5|WideOr0~20 ),
	.datad(\load_aux[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\load_aux[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \load_aux[1]~1 .lut_mask = "eaaa";
defparam \load_aux[1]~1 .operation_mode = "normal";
defparam \load_aux[1]~1 .output_mode = "comb_only";
defparam \load_aux[1]~1 .register_cascade_mode = "off";
defparam \load_aux[1]~1 .sum_lutc_input = "datac";
defparam \load_aux[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \pulsador_2|ff_1|q (
// Equation(s):
// \pulsador_2|ff_1|q~regout  = DFFEAS((((!\load_aux[1]~1_combout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\load_aux[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pulsador_2|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_2|ff_1|q .lut_mask = "00ff";
defparam \pulsador_2|ff_1|q .operation_mode = "normal";
defparam \pulsador_2|ff_1|q .output_mode = "reg_only";
defparam \pulsador_2|ff_1|q .register_cascade_mode = "off";
defparam \pulsador_2|ff_1|q .sum_lutc_input = "datac";
defparam \pulsador_2|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \pulsador_2|ff_1|nq (
// Equation(s):
// \pulsador_2|ff_1|nq~regout  = DFFEAS((((!\pulsador_2|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pulsador_2|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pulsador_2|ff_1|nq~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_2|ff_1|nq .lut_mask = "00ff";
defparam \pulsador_2|ff_1|nq .operation_mode = "normal";
defparam \pulsador_2|ff_1|nq .output_mode = "reg_only";
defparam \pulsador_2|ff_1|nq .register_cascade_mode = "off";
defparam \pulsador_2|ff_1|nq .sum_lutc_input = "datac";
defparam \pulsador_2|ff_1|nq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \pulsador_2|Pulse (
// Equation(s):
// \pulsador_2|Pulse~combout  = LCELL((((\load_aux[1]~1_combout ) # (!\pulsador_2|ff_1|nq~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\load_aux[1]~1_combout ),
	.datad(\pulsador_2|ff_1|nq~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pulsador_2|Pulse~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_2|Pulse .lut_mask = "f0ff";
defparam \pulsador_2|Pulse .operation_mode = "normal";
defparam \pulsador_2|Pulse .output_mode = "comb_only";
defparam \pulsador_2|Pulse .register_cascade_mode = "off";
defparam \pulsador_2|Pulse .sum_lutc_input = "datac";
defparam \pulsador_2|Pulse .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \comb_81|gate_7|S~2 (
// Equation(s):
// \comb_81|gate_7|S~2_combout  = (((\comb_81|jk_1|q~regout  & \comb_81|jk_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_81|jk_1|q~regout ),
	.datad(\comb_81|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_81|gate_7|S~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_81|gate_7|S~2 .lut_mask = "f000";
defparam \comb_81|gate_7|S~2 .operation_mode = "normal";
defparam \comb_81|gate_7|S~2 .output_mode = "comb_only";
defparam \comb_81|gate_7|S~2 .register_cascade_mode = "off";
defparam \comb_81|gate_7|S~2 .sum_lutc_input = "datac";
defparam \comb_81|gate_7|S~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \ff_2|q (
// Equation(s):
// \ff_2|q~regout  = DFFEAS(VCC, GLOBAL(\pulsador_2|Pulse~combout ), !\comb_81|gate_7|S~2_combout , , , , , , )

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\comb_81|gate_7|S~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ff_2|q .lut_mask = "ffff";
defparam \ff_2|q .operation_mode = "normal";
defparam \ff_2|q .output_mode = "reg_only";
defparam \ff_2|q .register_cascade_mode = "off";
defparam \ff_2|q .sum_lutc_input = "datac";
defparam \ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \comb_81|jk_1|q (
// Equation(s):
// \comb_81|jk_1|q~regout  = DFFEAS(((\comb_81|jk_1|q~regout  & (!\comb_81|jk_2|q~regout )) # (!\comb_81|jk_1|q~regout  & (\comb_81|jk_2|q~regout  & \ff_2|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(\comb_81|jk_1|q~regout ),
	.datac(\comb_81|jk_2|q~regout ),
	.datad(\ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_81|jk_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_81|jk_1|q .lut_mask = "3c0c";
defparam \comb_81|jk_1|q .operation_mode = "normal";
defparam \comb_81|jk_1|q .output_mode = "reg_only";
defparam \comb_81|jk_1|q .register_cascade_mode = "off";
defparam \comb_81|jk_1|q .sum_lutc_input = "datac";
defparam \comb_81|jk_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \registrador_2|ff_7|q (
// Equation(s):
// \registrador_2|ff_7|q~regout  = DFFEAS((\contador_entrada_rolhas|ff_1|q~regout  $ (((\registrador_1|ff_7|q~regout )))), GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , , , , )

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_1|q~regout ),
	.datac(vcc),
	.datad(\registrador_1|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_2|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_7|q .lut_mask = "33cc";
defparam \registrador_2|ff_7|q .operation_mode = "normal";
defparam \registrador_2|ff_7|q .output_mode = "reg_only";
defparam \registrador_2|ff_7|q .register_cascade_mode = "off";
defparam \registrador_2|ff_7|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \contador_3_buffer_secundario_controle_operador|gate_33|comb~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|gate_33|comb~0_combout  = (!\registrador_2|ff_7|q~regout  & (((\comb_81|jk_2|q~regout  & !\comb_81|jk_1|q~regout ))))

	.clk(gnd),
	.dataa(\registrador_2|ff_7|q~regout ),
	.datab(vcc),
	.datac(\comb_81|jk_2|q~regout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|gate_33|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|gate_33|comb~0 .lut_mask = "0050";
defparam \contador_3_buffer_secundario_controle_operador|gate_33|comb~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|gate_33|comb~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|gate_33|comb~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|gate_33|comb~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|gate_33|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_1|q~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_1|q~0_combout  = (\registrador_2|ff_7|q~regout  & (((\comb_81|jk_2|q~regout  & !\comb_81|jk_1|q~regout ))))

	.clk(gnd),
	.dataa(\registrador_2|ff_7|q~regout ),
	.datab(vcc),
	.datac(\comb_81|jk_2|q~regout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_1|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q~0 .lut_mask = "00a0";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_1|q_bar (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout  = DFFEAS(\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout  $ (((!\comb_81|jk_2|q~regout  & ((\comb_81|jk_1|q~regout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), 
// !\contador_3_buffer_secundario_controle_operador|gate_33|comb~0_combout , , , VCC, \contador_3_buffer_secundario_controle_operador|ff_1|q~0_combout , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\comb_81|jk_2|q~regout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ),
	.datac(vcc),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(\contador_3_buffer_secundario_controle_operador|gate_33|comb~0_combout ),
	.aload(\contador_3_buffer_secundario_controle_operador|ff_1|q~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q_bar .lut_mask = "99cc";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q_bar .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q_bar .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q_bar .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q_bar .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_1|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0_combout  = \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout  $ (((\comb_81|jk_2|q~regout ) # ((\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ) # 
// (!\comb_81|jk_1|q~regout ))))

	.clk(gnd),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\comb_81|jk_1|q~regout ),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0 .lut_mask = "5565";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \contador_3_buffer_secundario_controle_operador|gate_32|comb~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|gate_32|comb~0_combout  = ((\comb_81|jk_2|q~regout  & (!\comb_81|jk_1|q~regout  & !\registrador_2|ff_6|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\comb_81|jk_1|q~regout ),
	.datad(\registrador_2|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|gate_32|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|gate_32|comb~0 .lut_mask = "000c";
defparam \contador_3_buffer_secundario_controle_operador|gate_32|comb~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|gate_32|comb~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|gate_32|comb~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|gate_32|comb~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|gate_32|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_2|q~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_2|q~0_combout  = ((\comb_81|jk_2|q~regout  & (!\comb_81|jk_1|q~regout  & \registrador_2|ff_6|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\comb_81|jk_1|q~regout ),
	.datad(\registrador_2|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q~0 .lut_mask = "0c00";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_2|q_bar (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout  = DFFEAS((((!\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0_combout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), 
// !\contador_3_buffer_secundario_controle_operador|gate_32|comb~0_combout , , , VCC, \contador_3_buffer_secundario_controle_operador|ff_2|q~0_combout , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~0_combout ),
	.aclr(\contador_3_buffer_secundario_controle_operador|gate_32|comb~0_combout ),
	.aload(\contador_3_buffer_secundario_controle_operador|ff_2|q~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar .lut_mask = "00ff";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout  = ((\comb_81|jk_1|q~regout  & (!\comb_81|jk_2|q~regout  & !\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_81|jk_1|q~regout ),
	.datac(\comb_81|jk_2|q~regout ),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1 .lut_mask = "000c";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \registrador_2|ff_5|q (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_3|q~0  = ((\comb_81|jk_2|q~regout  & (S14_q & !\comb_81|jk_1|q~regout )))
// \registrador_2|ff_5|q~regout  = DFFEAS(\contador_3_buffer_secundario_controle_operador|ff_3|q~0 , GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \comb_50|somador_subtrator_2|gate_5|WideOr0~5_combout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\comb_50|somador_subtrator_2|gate_5|WideOr0~5_combout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_3|q~0 ),
	.regout(\registrador_2|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_5|q .lut_mask = "00c0";
defparam \registrador_2|ff_5|q .operation_mode = "normal";
defparam \registrador_2|ff_5|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_5|q .register_cascade_mode = "off";
defparam \registrador_2|ff_5|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_5|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \contador_3_buffer_secundario_controle_operador|gate_31|comb~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|gate_31|comb~0_combout  = ((\comb_81|jk_2|q~regout  & (!\registrador_2|ff_5|q~regout  & !\comb_81|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\registrador_2|ff_5|q~regout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|gate_31|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|gate_31|comb~0 .lut_mask = "000c";
defparam \contador_3_buffer_secundario_controle_operador|gate_31|comb~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|gate_31|comb~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|gate_31|comb~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|gate_31|comb~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|gate_31|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_3|q_bar (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout  = DFFEAS(\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout  $ (((!\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout  & 
// ((\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), !\contador_3_buffer_secundario_controle_operador|gate_31|comb~0_combout , , , VCC, \contador_3_buffer_secundario_controle_operador|ff_3|q~0 , 
// , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ),
	.datac(vcc),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout ),
	.aclr(\contador_3_buffer_secundario_controle_operador|gate_31|comb~0_combout ),
	.aload(\contador_3_buffer_secundario_controle_operador|ff_3|q~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_3|q_bar .lut_mask = "99cc";
defparam \contador_3_buffer_secundario_controle_operador|ff_3|q_bar .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_3|q_bar .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_3|q_bar .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_3|q_bar .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_3|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0_combout  = \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout  $ (((\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ) # 
// ((\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ) # (!\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout ))))

	.clk(gnd),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout ),
	.datac(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0 .lut_mask = "04fb";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \registrador_2|ff_4|q (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_4|q~0  = ((\comb_81|jk_2|q~regout  & (S13_q & !\comb_81|jk_1|q~regout )))
// \registrador_2|ff_4|q~regout  = DFFEAS(\contador_3_buffer_secundario_controle_operador|ff_4|q~0 , GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \comb_50|somador_subtrator_2|gate_5|WideOr0~10_combout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\comb_50|somador_subtrator_2|gate_5|WideOr0~10_combout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_4|q~0 ),
	.regout(\registrador_2|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_4|q .lut_mask = "00c0";
defparam \registrador_2|ff_4|q .operation_mode = "normal";
defparam \registrador_2|ff_4|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_4|q .register_cascade_mode = "off";
defparam \registrador_2|ff_4|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_4|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \contador_3_buffer_secundario_controle_operador|gate_30|comb~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|gate_30|comb~0_combout  = ((!\registrador_2|ff_4|q~regout  & (!\comb_81|jk_1|q~regout  & \comb_81|jk_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\registrador_2|ff_4|q~regout ),
	.datac(\comb_81|jk_1|q~regout ),
	.datad(\comb_81|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|gate_30|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|gate_30|comb~0 .lut_mask = "0300";
defparam \contador_3_buffer_secundario_controle_operador|gate_30|comb~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|gate_30|comb~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|gate_30|comb~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|gate_30|comb~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|gate_30|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_4|q_bar (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout  = DFFEAS((((!\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0_combout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), 
// !\contador_3_buffer_secundario_controle_operador|gate_30|comb~0_combout , , , VCC, \contador_3_buffer_secundario_controle_operador|ff_4|q~0 , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~0_combout ),
	.aclr(\contador_3_buffer_secundario_controle_operador|gate_30|comb~0_combout ),
	.aload(\contador_3_buffer_secundario_controle_operador|ff_4|q~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar .lut_mask = "00ff";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_4|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout  = (!\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout  & (!\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout  & 
// (!\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout  & \contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout )))

	.clk(gnd),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ),
	.datac(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0 .lut_mask = "0100";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \registrador_2|ff_3|q (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_5|q~0  = ((\comb_81|jk_2|q~regout  & (S12_q & !\comb_81|jk_1|q~regout )))
// \registrador_2|ff_3|q~regout  = DFFEAS(\contador_3_buffer_secundario_controle_operador|ff_5|q~0 , GLOBAL(\pulsador_2|Pulse~combout ), VCC, , , \comb_50|somador_subtrator_2|gate_5|WideOr0~15_combout , , , VCC)

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(vcc),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\comb_50|somador_subtrator_2|gate_5|WideOr0~15_combout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_5|q~0 ),
	.regout(\registrador_2|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_3|q .lut_mask = "00c0";
defparam \registrador_2|ff_3|q .operation_mode = "normal";
defparam \registrador_2|ff_3|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_3|q .register_cascade_mode = "off";
defparam \registrador_2|ff_3|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_3|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \contador_3_buffer_secundario_controle_operador|gate_29|comb~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|gate_29|comb~0_combout  = ((\comb_81|jk_2|q~regout  & (!\registrador_2|ff_3|q~regout  & !\comb_81|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_81|jk_2|q~regout ),
	.datac(\registrador_2|ff_3|q~regout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|gate_29|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|gate_29|comb~0 .lut_mask = "000c";
defparam \contador_3_buffer_secundario_controle_operador|gate_29|comb~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|gate_29|comb~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|gate_29|comb~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|gate_29|comb~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|gate_29|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_5|q_bar (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout  = DFFEAS((\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout  $ (((\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout )))), 
// !GLOBAL(\divisor_f|ff_3|q~regout ), !\contador_3_buffer_secundario_controle_operador|gate_29|comb~0_combout , , , VCC, \contador_3_buffer_secundario_controle_operador|ff_5|q~0 , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout ),
	.datac(vcc),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout ),
	.aclr(\contador_3_buffer_secundario_controle_operador|gate_29|comb~0_combout ),
	.aload(\contador_3_buffer_secundario_controle_operador|ff_5|q~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar .lut_mask = "33cc";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_5|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \contador_3_buffer_secundario_controle_operador|gate_28|comb~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|gate_28|comb~0_combout  = ((!\comb_81|jk_1|q~regout  & (!\registrador_2|ff_2|q~regout  & \comb_81|jk_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_81|jk_1|q~regout ),
	.datac(\registrador_2|ff_2|q~regout ),
	.datad(\comb_81|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|gate_28|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|gate_28|comb~0 .lut_mask = "0300";
defparam \contador_3_buffer_secundario_controle_operador|gate_28|comb~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|gate_28|comb~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|gate_28|comb~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|gate_28|comb~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|gate_28|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_6|q~0 (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_6|q~0_combout  = ((!\comb_81|jk_1|q~regout  & (\registrador_2|ff_2|q~regout  & \comb_81|jk_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_81|jk_1|q~regout ),
	.datac(\registrador_2|ff_2|q~regout ),
	.datad(\comb_81|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|ff_6|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q~0 .lut_mask = "3000";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q~0 .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q~0 .output_mode = "comb_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q~0 .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q~0 .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_6|q_bar (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout  = DFFEAS(\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout  $ (((!\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout  & 
// ((\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout ))))), !GLOBAL(\divisor_f|ff_3|q~regout ), !\contador_3_buffer_secundario_controle_operador|gate_28|comb~0_combout , , , VCC, 
// \contador_3_buffer_secundario_controle_operador|ff_6|q~0_combout , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout ),
	.datac(vcc),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout ),
	.aclr(\contador_3_buffer_secundario_controle_operador|gate_28|comb~0_combout ),
	.aload(\contador_3_buffer_secundario_controle_operador|ff_6|q~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q_bar .lut_mask = "99cc";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q_bar .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q_bar .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q_bar .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q_bar .sum_lutc_input = "datac";
defparam \contador_3_buffer_secundario_controle_operador|ff_6|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \registrador_2|ff_1|q (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|gate_27|comb~0  = (\comb_81|jk_2|q~regout  & (!\comb_81|jk_1|q~regout  & (!S10_q)))

	.clk(\pulsador_2|Pulse~combout ),
	.dataa(\comb_81|jk_2|q~regout ),
	.datab(\comb_81|jk_1|q~regout ),
	.datac(\comb_50|somador_subtrator_2|gate_5|WideOr0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_3_buffer_secundario_controle_operador|gate_27|comb~0 ),
	.regout(\registrador_2|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_1|q .lut_mask = "0202";
defparam \registrador_2|ff_1|q .operation_mode = "normal";
defparam \registrador_2|ff_1|q .output_mode = "comb_only";
defparam \registrador_2|ff_1|q .register_cascade_mode = "off";
defparam \registrador_2|ff_1|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_1|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \comb_81|gate_7|S~1 (
// Equation(s):
// \comb_81|gate_7|S~1_combout  = (((!\comb_81|jk_1|q~regout  & \comb_81|jk_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_81|jk_1|q~regout ),
	.datad(\comb_81|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_81|gate_7|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_81|gate_7|S~1 .lut_mask = "0f00";
defparam \comb_81|gate_7|S~1 .operation_mode = "normal";
defparam \comb_81|gate_7|S~1 .output_mode = "comb_only";
defparam \comb_81|gate_7|S~1 .register_cascade_mode = "off";
defparam \comb_81|gate_7|S~1 .sum_lutc_input = "datac";
defparam \comb_81|gate_7|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \contador_3_buffer_secundario_controle_operador|ff_7|q (
// Equation(s):
// \contador_3_buffer_secundario_controle_operador|ff_7|q~regout  = DFFEAS(PB53_q $ (((\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout  & (!\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout  & 
// !\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), !\contador_3_buffer_secundario_controle_operador|gate_27|comb~0 , , , VCC, \comb_81|gate_7|S~1_combout , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~0_combout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout ),
	.datac(vcc),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout ),
	.aclr(\contador_3_buffer_secundario_controle_operador|gate_27|comb~0 ),
	.aload(\comb_81|gate_7|S~1_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_3_buffer_secundario_controle_operador|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_3_buffer_secundario_controle_operador|ff_7|q .lut_mask = "f0d2";
defparam \contador_3_buffer_secundario_controle_operador|ff_7|q .operation_mode = "normal";
defparam \contador_3_buffer_secundario_controle_operador|ff_7|q .output_mode = "reg_only";
defparam \contador_3_buffer_secundario_controle_operador|ff_7|q .register_cascade_mode = "off";
defparam \contador_3_buffer_secundario_controle_operador|ff_7|q .sum_lutc_input = "qfbk";
defparam \contador_3_buffer_secundario_controle_operador|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \comb_81|jk_2|Mux0~0 (
// Equation(s):
// \comb_81|jk_2|Mux0~0_combout  = (!\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout  & (\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout  & (!\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout  & 
// !\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout )))

	.clk(gnd),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ),
	.datac(\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ),
	.datad(\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_81|jk_2|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_81|jk_2|Mux0~0 .lut_mask = "0004";
defparam \comb_81|jk_2|Mux0~0 .operation_mode = "normal";
defparam \comb_81|jk_2|Mux0~0 .output_mode = "comb_only";
defparam \comb_81|jk_2|Mux0~0 .register_cascade_mode = "off";
defparam \comb_81|jk_2|Mux0~0 .sum_lutc_input = "datac";
defparam \comb_81|jk_2|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \comb_81|jk_2|Mux0~1 (
// Equation(s):
// \comb_81|jk_2|Mux0~1_combout  = (!\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout  & (!\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout  & (!\contador_3_buffer_secundario_controle_operador|ff_7|q~regout  & 
// \comb_81|jk_2|Mux0~0_combout )))

	.clk(gnd),
	.dataa(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout ),
	.datab(\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout ),
	.datac(\contador_3_buffer_secundario_controle_operador|ff_7|q~regout ),
	.datad(\comb_81|jk_2|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_81|jk_2|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_81|jk_2|Mux0~1 .lut_mask = "0100";
defparam \comb_81|jk_2|Mux0~1 .operation_mode = "normal";
defparam \comb_81|jk_2|Mux0~1 .output_mode = "comb_only";
defparam \comb_81|jk_2|Mux0~1 .register_cascade_mode = "off";
defparam \comb_81|jk_2|Mux0~1 .sum_lutc_input = "datac";
defparam \comb_81|jk_2|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \comb_81|jk_2|q (
// Equation(s):
// \comb_81|jk_2|q~regout  = DFFEAS((!\comb_81|jk_2|q~regout  & (\ff_2|q~regout  & ((\comb_81|jk_2|Mux0~1_combout ) # (!\comb_81|jk_1|q~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\comb_81|jk_1|q~regout ),
	.datab(\comb_81|jk_2|Mux0~1_combout ),
	.datac(\comb_81|jk_2|q~regout ),
	.datad(\ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_81|jk_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_81|jk_2|q .lut_mask = "0d00";
defparam \comb_81|jk_2|q .operation_mode = "normal";
defparam \comb_81|jk_2|q .output_mode = "reg_only";
defparam \comb_81|jk_2|q .register_cascade_mode = "off";
defparam \comb_81|jk_2|q .sum_lutc_input = "datac";
defparam \comb_81|jk_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \comb_81|gate_7|S~0 (
// Equation(s):
// \comb_81|gate_7|S~0_combout  = (((!\comb_81|jk_2|q~regout  & \comb_81|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_81|jk_2|q~regout ),
	.datad(\comb_81|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_81|gate_7|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_81|gate_7|S~0 .lut_mask = "0f00";
defparam \comb_81|gate_7|S~0 .operation_mode = "normal";
defparam \comb_81|gate_7|S~0 .output_mode = "comb_only";
defparam \comb_81|gate_7|S~0 .register_cascade_mode = "off";
defparam \comb_81|gate_7|S~0 .sum_lutc_input = "datac";
defparam \comb_81|gate_7|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell WideAnd3(
// Equation(s):
// \WideAnd3~combout  = (\comb_80|jk_1|q~regout  & (!\comb_80|jk_2|q~regout  & (!\comb_81|gate_7|S~0_combout  & !\estado_vedacao~combout )))

	.clk(gnd),
	.dataa(\comb_80|jk_1|q~regout ),
	.datab(\comb_80|jk_2|q~regout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\estado_vedacao~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideAnd3~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideAnd3.lut_mask = "0002";
defparam WideAnd3.operation_mode = "normal";
defparam WideAnd3.output_mode = "comb_only";
defparam WideAnd3.register_cascade_mode = "off";
defparam WideAnd3.sum_lutc_input = "datac";
defparam WideAnd3.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \comb_80|gate_7|S~0 (
// Equation(s):
// \comb_80|gate_7|S~0_combout  = (((\comb_80|jk_2|q~regout  & !\comb_80|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_80|jk_2|q~regout ),
	.datad(\comb_80|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_80|gate_7|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_80|gate_7|S~0 .lut_mask = "00f0";
defparam \comb_80|gate_7|S~0 .operation_mode = "normal";
defparam \comb_80|gate_7|S~0 .output_mode = "comb_only";
defparam \comb_80|gate_7|S~0 .register_cascade_mode = "off";
defparam \comb_80|gate_7|S~0 .sum_lutc_input = "datac";
defparam \comb_80|gate_7|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar (
// Equation(s):
// \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout  = DFFEAS(((\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout  $ (\WideAnd3~combout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), !\comb_80|gate_7|S~0_combout , , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ),
	.datad(\WideAnd3~combout ),
	.aclr(\comb_80|gate_7|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar .lut_mask = "0ff0";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar (
// Equation(s):
// \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout  = DFFEAS((\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout  $ (((!\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout  & \WideAnd3~combout )))), 
// !GLOBAL(\divisor_f|ff_3|q~regout ), !\comb_80|gate_7|S~0_combout , , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ),
	.datac(\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ),
	.datad(\WideAnd3~combout ),
	.aclr(\comb_80|gate_7|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar .lut_mask = "c3f0";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0 (
// Equation(s):
// \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0_combout  = \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout  $ (((\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ) # 
// ((\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ) # (!\WideAnd3~combout ))))

	.clk(gnd),
	.dataa(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout ),
	.datab(\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ),
	.datac(\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ),
	.datad(\WideAnd3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0 .lut_mask = "5655";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0 .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0 .output_mode = "comb_only";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0 .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0 .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar (
// Equation(s):
// \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout  = DFFEAS((((!\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0_combout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , VCC, \comb_80|gate_7|S~0_combout , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~0_combout ),
	.aclr(gnd),
	.aload(\comb_80|gate_7|S~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar .lut_mask = "00ff";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1 (
// Equation(s):
// \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1_combout  = ((!\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout  & (!\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout  & \WideAnd3~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ),
	.datac(\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ),
	.datad(\WideAnd3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1 .lut_mask = "0300";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1 .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1 .output_mode = "comb_only";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1 .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1 .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar (
// Equation(s):
// \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout  = DFFEAS(\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout  $ ((((\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1_combout  & 
// !\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), !\comb_80|gate_7|S~0_combout , , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout ),
	.datab(vcc),
	.datac(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1_combout ),
	.datad(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout ),
	.aclr(\comb_80|gate_7|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar .lut_mask = "aa5a";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \contador_2_buffer_secundario_controle_rolhas|ff_5|q (
// Equation(s):
// \contador_2_buffer_secundario_controle_rolhas|ff_5|q~regout  = DFFEAS(PB46_q $ (((!\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout  & (!\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout  & 
// \contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1_combout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , VCC, \comb_80|gate_7|S~0_combout , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout ),
	.datab(\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout ),
	.datac(vcc),
	.datad(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~1_combout ),
	.aclr(gnd),
	.aload(\comb_80|gate_7|S~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle_rolhas|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle_rolhas|ff_5|q .lut_mask = "e1f0";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_5|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_5|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_5|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_5|q .sum_lutc_input = "qfbk";
defparam \contador_2_buffer_secundario_controle_rolhas|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \comb_80|jk_2|Mux0~1 (
// Equation(s):
// \comb_80|jk_2|Mux0~1_combout  = (!\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout  & (!\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout  & (\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout  & 
// !\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout )))

	.clk(gnd),
	.dataa(\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ),
	.datab(\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout ),
	.datac(\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ),
	.datad(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_80|jk_2|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_80|jk_2|Mux0~1 .lut_mask = "0010";
defparam \comb_80|jk_2|Mux0~1 .operation_mode = "normal";
defparam \comb_80|jk_2|Mux0~1 .output_mode = "comb_only";
defparam \comb_80|jk_2|Mux0~1 .register_cascade_mode = "off";
defparam \comb_80|jk_2|Mux0~1 .sum_lutc_input = "datac";
defparam \comb_80|jk_2|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \WideAnd0~2 (
// Equation(s):
// \WideAnd0~2_combout  = ((\contador_1_buffer_secundario|ff_5|q~regout  & ((\contador_1_buffer_secundario|ff_3|q~regout ) # (\contador_1_buffer_secundario|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideAnd0~2 .lut_mask = "fc00";
defparam \WideAnd0~2 .operation_mode = "normal";
defparam \WideAnd0~2 .output_mode = "comb_only";
defparam \WideAnd0~2 .register_cascade_mode = "off";
defparam \WideAnd0~2 .sum_lutc_input = "datac";
defparam \WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \contador_4_buffer_principal|ff_4|q_bar (
// Equation(s):
// \contador_4_buffer_principal|ff_4|q_bar~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_4|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \contador_4_buffer_principal|ff_4|q~2_combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_4_buffer_principal|ff_4|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_4_buffer_principal|ff_4|q~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_4|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_4|q_bar .lut_mask = "0f0f";
defparam \contador_4_buffer_principal|ff_4|q_bar .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_4|q_bar .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_4|q_bar .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_4|q_bar .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_4|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \contador_4_buffer_principal|ff_3|q_bar (
// Equation(s):
// \contador_4_buffer_principal|ff_3|q_bar~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_3|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \contador_4_buffer_principal|ff_3|q~1_combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_4_buffer_principal|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_4_buffer_principal|ff_3|q~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_3|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_3|q_bar .lut_mask = "00ff";
defparam \contador_4_buffer_principal|ff_3|q_bar .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_3|q_bar .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_3|q_bar .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_3|q_bar .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_3|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \contador_4_buffer_principal|ff_2|q~1 (
// Equation(s):
// \contador_4_buffer_principal|ff_2|q~1_combout  = (\estado_vedacao~combout  & (!\contador_4_buffer_principal|ff_1|q_bar~regout )) # (!\estado_vedacao~combout  & (((\contador_4_buffer_principal|ff_1|q~regout  & \WideAnd3~combout ))))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_1|q_bar~regout ),
	.datab(\contador_4_buffer_principal|ff_1|q~regout ),
	.datac(\estado_vedacao~combout ),
	.datad(\WideAnd3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_2|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_2|q~1 .lut_mask = "5c50";
defparam \contador_4_buffer_principal|ff_2|q~1 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_2|q~1 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_2|q~1 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_2|q~1 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_2|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \contador_4_buffer_principal|ff_2|q (
// Equation(s):
// \contador_4_buffer_principal|ff_2|q~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_2|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \contador_4_buffer_principal|ff_2|q~1_combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_4_buffer_principal|ff_2|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_4_buffer_principal|ff_2|q~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_2|q .lut_mask = "0f0f";
defparam \contador_4_buffer_principal|ff_2|q .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_2|q .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_2|q .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_2|q .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \contador_4_buffer_principal|ff_2|q_bar (
// Equation(s):
// \contador_4_buffer_principal|ff_2|q_bar~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_2|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \contador_4_buffer_principal|ff_2|q~1_combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_4_buffer_principal|ff_2|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_4_buffer_principal|ff_2|q~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_2|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_2|q_bar .lut_mask = "0f0f";
defparam \contador_4_buffer_principal|ff_2|q_bar .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_2|q_bar .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_2|q_bar .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_2|q_bar .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_2|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \contador_4_buffer_principal|ff_4|q~1 (
// Equation(s):
// \contador_4_buffer_principal|ff_4|q~1_combout  = (!\contador_4_buffer_principal|ff_1|q_bar~regout  & (!\contador_4_buffer_principal|ff_3|q_bar~regout  & (!\contador_4_buffer_principal|ff_2|q_bar~regout  & \estado_vedacao~combout )))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_1|q_bar~regout ),
	.datab(\contador_4_buffer_principal|ff_3|q_bar~regout ),
	.datac(\contador_4_buffer_principal|ff_2|q_bar~regout ),
	.datad(\estado_vedacao~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_4|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_4|q~1 .lut_mask = "0100";
defparam \contador_4_buffer_principal|ff_4|q~1 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_4|q~1 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_4|q~1 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_4|q~1 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_4|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \contador_4_buffer_principal|ff_5|q~0 (
// Equation(s):
// \contador_4_buffer_principal|ff_5|q~0_combout  = (\contador_4_buffer_principal|ff_4|q~regout  & ((\contador_4_buffer_principal|ff_4|q~0_combout ) # ((!\contador_4_buffer_principal|ff_4|q_bar~regout  & \contador_4_buffer_principal|ff_4|q~1_combout )))) # 
// (!\contador_4_buffer_principal|ff_4|q~regout  & (!\contador_4_buffer_principal|ff_4|q_bar~regout  & ((\contador_4_buffer_principal|ff_4|q~1_combout ))))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_4|q~regout ),
	.datab(\contador_4_buffer_principal|ff_4|q_bar~regout ),
	.datac(\contador_4_buffer_principal|ff_4|q~0_combout ),
	.datad(\contador_4_buffer_principal|ff_4|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_5|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_5|q~0 .lut_mask = "b3a0";
defparam \contador_4_buffer_principal|ff_5|q~0 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_5|q~0 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_5|q~0 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_5|q~0 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_5|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \contador_4_buffer_principal|ff_5|q (
// Equation(s):
// \contador_4_buffer_principal|ff_5|q~regout  = DFFEAS(\contador_4_buffer_principal|ff_5|q~regout  $ ((((\enable_buffer_principal~combout  & \contador_4_buffer_principal|ff_5|q~0_combout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\contador_4_buffer_principal|ff_5|q~regout ),
	.datab(vcc),
	.datac(\enable_buffer_principal~combout ),
	.datad(\contador_4_buffer_principal|ff_5|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_5|q .lut_mask = "5aaa";
defparam \contador_4_buffer_principal|ff_5|q .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_5|q .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_5|q .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_5|q .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \WideAnd0~1 (
// Equation(s):
// \WideAnd0~1_combout  = (!\contador_4_buffer_principal|ff_5|q~regout  & (!\contador_4_buffer_principal|ff_4|q~regout  & ((!\contador_4_buffer_principal|ff_2|q~regout ) # (!\contador_4_buffer_principal|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_5|q~regout ),
	.datab(\contador_4_buffer_principal|ff_3|q~regout ),
	.datac(\contador_4_buffer_principal|ff_4|q~regout ),
	.datad(\contador_4_buffer_principal|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideAnd0~1 .lut_mask = "0105";
defparam \WideAnd0~1 .operation_mode = "normal";
defparam \WideAnd0~1 .output_mode = "comb_only";
defparam \WideAnd0~1 .register_cascade_mode = "off";
defparam \WideAnd0~1 .sum_lutc_input = "datac";
defparam \WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \mux_3|gate_4|WideAnd0~0 (
// Equation(s):
// \mux_3|gate_4|WideAnd0~0_combout  = ((!\contador_1_buffer_secundario|ff_7|q~regout  & ((!\contador_1_buffer_secundario|ff_6|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(vcc),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_4|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_4|WideAnd0~0 .lut_mask = "0033";
defparam \mux_3|gate_4|WideAnd0~0 .operation_mode = "normal";
defparam \mux_3|gate_4|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_3|gate_4|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_3|gate_4|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_3|gate_4|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \pulsador_1|ff_1|q (
// Equation(s):
// \WideAnd0~3  = (\op_deboucing~combout  & (\WideAnd0~1_combout  & ((\WideAnd0~2_combout ) # (!\mux_3|gate_4|WideAnd0~0_combout ))))
// \pulsador_1|ff_1|q~regout  = DFFEAS(\WideAnd0~3 , !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\op_deboucing~combout ),
	.datab(\WideAnd0~2_combout ),
	.datac(\WideAnd0~1_combout ),
	.datad(\mux_3|gate_4|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideAnd0~3 ),
	.regout(\pulsador_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|ff_1|q .lut_mask = "80a0";
defparam \pulsador_1|ff_1|q .operation_mode = "normal";
defparam \pulsador_1|ff_1|q .output_mode = "reg_and_comb";
defparam \pulsador_1|ff_1|q .register_cascade_mode = "off";
defparam \pulsador_1|ff_1|q .sum_lutc_input = "datac";
defparam \pulsador_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \pulsador_1|ff_1|nq (
// Equation(s):
// \pulsador_1|ff_1|nq~regout  = DFFEAS((((!\pulsador_1|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pulsador_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pulsador_1|ff_1|nq~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|ff_1|nq .lut_mask = "00ff";
defparam \pulsador_1|ff_1|nq .operation_mode = "normal";
defparam \pulsador_1|ff_1|nq .output_mode = "reg_only";
defparam \pulsador_1|ff_1|nq .register_cascade_mode = "off";
defparam \pulsador_1|ff_1|nq .sum_lutc_input = "datac";
defparam \pulsador_1|ff_1|nq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \pulsador_1|Pulse (
// Equation(s):
// \pulsador_1|Pulse~combout  = LCELL((((!\pulsador_1|ff_1|nq~regout )) # (!\WideAnd0~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideAnd0~3 ),
	.datac(vcc),
	.datad(\pulsador_1|ff_1|nq~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pulsador_1|Pulse~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|Pulse .lut_mask = "33ff";
defparam \pulsador_1|Pulse .operation_mode = "normal";
defparam \pulsador_1|Pulse .output_mode = "comb_only";
defparam \pulsador_1|Pulse .register_cascade_mode = "off";
defparam \pulsador_1|Pulse .sum_lutc_input = "datac";
defparam \pulsador_1|Pulse .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \comb_80|gate_7|S~1 (
// Equation(s):
// \comb_80|gate_7|S~1_combout  = (((\comb_80|jk_2|q~regout  & \comb_80|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_80|jk_2|q~regout ),
	.datad(\comb_80|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_80|gate_7|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_80|gate_7|S~1 .lut_mask = "f000";
defparam \comb_80|gate_7|S~1 .operation_mode = "normal";
defparam \comb_80|gate_7|S~1 .output_mode = "comb_only";
defparam \comb_80|gate_7|S~1 .register_cascade_mode = "off";
defparam \comb_80|gate_7|S~1 .sum_lutc_input = "datac";
defparam \comb_80|gate_7|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \ff_1|q (
// Equation(s):
// \ff_1|q~regout  = DFFEAS(VCC, \pulsador_1|Pulse~combout , !\comb_80|gate_7|S~1_combout , , , , , , )

	.clk(\pulsador_1|Pulse~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\comb_80|gate_7|S~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ff_1|q .lut_mask = "ffff";
defparam \ff_1|q .operation_mode = "normal";
defparam \ff_1|q .output_mode = "reg_only";
defparam \ff_1|q .register_cascade_mode = "off";
defparam \ff_1|q .sum_lutc_input = "datac";
defparam \ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \comb_80|jk_2|Mux0~0 (
// Equation(s):
// \comb_80|jk_2|Mux0~0_combout  = (((!\comb_80|jk_2|q~regout  & \ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_80|jk_2|q~regout ),
	.datad(\ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_80|jk_2|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_80|jk_2|Mux0~0 .lut_mask = "0f00";
defparam \comb_80|jk_2|Mux0~0 .operation_mode = "normal";
defparam \comb_80|jk_2|Mux0~0 .output_mode = "comb_only";
defparam \comb_80|jk_2|Mux0~0 .register_cascade_mode = "off";
defparam \comb_80|jk_2|Mux0~0 .sum_lutc_input = "datac";
defparam \comb_80|jk_2|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \comb_80|jk_2|q (
// Equation(s):
// \comb_80|jk_2|q~regout  = DFFEAS((\comb_80|jk_2|Mux0~0_combout  & (((!\contador_2_buffer_secundario_controle_rolhas|ff_5|q~regout  & \comb_80|jk_2|Mux0~1_combout )) # (!\comb_80|jk_1|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\comb_80|jk_1|q~regout ),
	.datab(\contador_2_buffer_secundario_controle_rolhas|ff_5|q~regout ),
	.datac(\comb_80|jk_2|Mux0~1_combout ),
	.datad(\comb_80|jk_2|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_80|jk_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_80|jk_2|q .lut_mask = "7500";
defparam \comb_80|jk_2|q .operation_mode = "normal";
defparam \comb_80|jk_2|q .output_mode = "reg_only";
defparam \comb_80|jk_2|q .register_cascade_mode = "off";
defparam \comb_80|jk_2|q .sum_lutc_input = "datac";
defparam \comb_80|jk_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \comb_80|jk_1|q (
// Equation(s):
// \comb_80|jk_1|q~regout  = DFFEAS((\comb_80|jk_1|q~regout  & (((!\comb_80|jk_2|q~regout )))) # (!\comb_80|jk_1|q~regout  & (((\comb_80|jk_2|q~regout  & \ff_1|q~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\comb_80|jk_1|q~regout ),
	.datab(vcc),
	.datac(\comb_80|jk_2|q~regout ),
	.datad(\ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_80|jk_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_80|jk_1|q .lut_mask = "5a0a";
defparam \comb_80|jk_1|q .operation_mode = "normal";
defparam \comb_80|jk_1|q .output_mode = "reg_only";
defparam \comb_80|jk_1|q .register_cascade_mode = "off";
defparam \comb_80|jk_1|q .sum_lutc_input = "datac";
defparam \comb_80|jk_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell enable_buffer_principal(
// Equation(s):
// \enable_buffer_principal~combout  = (\estado_vedacao~combout ) # ((\comb_80|jk_1|q~regout  & (!\comb_80|jk_2|q~regout  & !\comb_81|gate_7|S~0_combout )))

	.clk(gnd),
	.dataa(\comb_80|jk_1|q~regout ),
	.datab(\comb_80|jk_2|q~regout ),
	.datac(\comb_81|gate_7|S~0_combout ),
	.datad(\estado_vedacao~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable_buffer_principal~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_buffer_principal.lut_mask = "ff02";
defparam enable_buffer_principal.operation_mode = "normal";
defparam enable_buffer_principal.output_mode = "comb_only";
defparam enable_buffer_principal.register_cascade_mode = "off";
defparam enable_buffer_principal.sum_lutc_input = "datac";
defparam enable_buffer_principal.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \contador_4_buffer_principal|ff_1|q (
// Equation(s):
// \contador_4_buffer_principal|ff_1|q~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \enable_buffer_principal~combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_4_buffer_principal|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_buffer_principal~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_1|q .lut_mask = "0f0f";
defparam \contador_4_buffer_principal|ff_1|q .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_1|q .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_1|q .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_1|q .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \contador_4_buffer_principal|ff_1|q_bar (
// Equation(s):
// \contador_4_buffer_principal|ff_1|q_bar~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \enable_buffer_principal~combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_4_buffer_principal|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_buffer_principal~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_1|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_1|q_bar .lut_mask = "0f0f";
defparam \contador_4_buffer_principal|ff_1|q_bar .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_1|q_bar .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_1|q_bar .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_1|q_bar .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_1|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \contador_4_buffer_principal|ff_2|q~0 (
// Equation(s):
// \contador_4_buffer_principal|ff_2|q~0_combout  = (!\contador_4_buffer_principal|ff_1|q_bar~regout  & (((\mef_1|jk_2|q~regout  & \mef_1|jk_1|q~regout ))))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_1|q_bar~regout ),
	.datab(vcc),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_2|q~0 .lut_mask = "5000";
defparam \contador_4_buffer_principal|ff_2|q~0 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_2|q~0 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_2|q~0 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_2|q~0 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \contador_4_buffer_principal|ff_3|q~0 (
// Equation(s):
// \contador_4_buffer_principal|ff_3|q~0_combout  = (\contador_4_buffer_principal|ff_2|q~regout  & (\contador_4_buffer_principal|ff_1|q~regout  & ((!\mef_1|jk_1|q~regout ) # (!\mef_1|jk_2|q~regout ))))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_2|q~regout ),
	.datab(\mef_1|jk_2|q~regout ),
	.datac(\contador_4_buffer_principal|ff_1|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_3|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_3|q~0 .lut_mask = "20a0";
defparam \contador_4_buffer_principal|ff_3|q~0 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_3|q~0 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_3|q~0 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_3|q~0 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_3|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \contador_4_buffer_principal|ff_3|q~1 (
// Equation(s):
// \contador_4_buffer_principal|ff_3|q~1_combout  = (\enable_buffer_principal~combout  & ((\contador_4_buffer_principal|ff_3|q~0_combout ) # ((\contador_4_buffer_principal|ff_2|q~0_combout  & !\contador_4_buffer_principal|ff_2|q_bar~regout ))))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_2|q~0_combout ),
	.datab(\contador_4_buffer_principal|ff_2|q_bar~regout ),
	.datac(\contador_4_buffer_principal|ff_3|q~0_combout ),
	.datad(\enable_buffer_principal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_3|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_3|q~1 .lut_mask = "f200";
defparam \contador_4_buffer_principal|ff_3|q~1 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_3|q~1 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_3|q~1 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_3|q~1 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_3|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \contador_4_buffer_principal|ff_3|q (
// Equation(s):
// \contador_4_buffer_principal|ff_3|q~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_3|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \contador_4_buffer_principal|ff_3|q~1_combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_4_buffer_principal|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_4_buffer_principal|ff_3|q~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_3|q .lut_mask = "00ff";
defparam \contador_4_buffer_principal|ff_3|q .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_3|q .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_3|q .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_3|q .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \contador_4_buffer_principal|ff_4|q~0 (
// Equation(s):
// \contador_4_buffer_principal|ff_4|q~0_combout  = (\contador_4_buffer_principal|ff_3|q~regout  & (\contador_4_buffer_principal|ff_2|q~regout  & (\contador_4_buffer_principal|ff_1|q~regout  & !\estado_vedacao~combout )))

	.clk(gnd),
	.dataa(\contador_4_buffer_principal|ff_3|q~regout ),
	.datab(\contador_4_buffer_principal|ff_2|q~regout ),
	.datac(\contador_4_buffer_principal|ff_1|q~regout ),
	.datad(\estado_vedacao~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_4|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_4|q~0 .lut_mask = "0080";
defparam \contador_4_buffer_principal|ff_4|q~0 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_4|q~0 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_4|q~0 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_4|q~0 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_4|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \contador_4_buffer_principal|ff_4|q~2 (
// Equation(s):
// \contador_4_buffer_principal|ff_4|q~2_combout  = ((\enable_buffer_principal~combout  & ((\contador_4_buffer_principal|ff_4|q~0_combout ) # (\contador_4_buffer_principal|ff_4|q~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_4_buffer_principal|ff_4|q~0_combout ),
	.datac(\contador_4_buffer_principal|ff_4|q~1_combout ),
	.datad(\enable_buffer_principal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_4_buffer_principal|ff_4|q~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_4|q~2 .lut_mask = "fc00";
defparam \contador_4_buffer_principal|ff_4|q~2 .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_4|q~2 .output_mode = "comb_only";
defparam \contador_4_buffer_principal|ff_4|q~2 .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_4|q~2 .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_4|q~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \contador_4_buffer_principal|ff_4|q (
// Equation(s):
// \contador_4_buffer_principal|ff_4|q~regout  = DFFEAS((((!\contador_4_buffer_principal|ff_4|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , \contador_4_buffer_principal|ff_4|q~2_combout , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_4_buffer_principal|ff_4|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_4_buffer_principal|ff_4|q~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_4_buffer_principal|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_4_buffer_principal|ff_4|q .lut_mask = "0f0f";
defparam \contador_4_buffer_principal|ff_4|q .operation_mode = "normal";
defparam \contador_4_buffer_principal|ff_4|q .output_mode = "reg_only";
defparam \contador_4_buffer_principal|ff_4|q .register_cascade_mode = "off";
defparam \contador_4_buffer_principal|ff_4|q .sum_lutc_input = "datac";
defparam \contador_4_buffer_principal|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \WideAnd0~0 (
// Equation(s):
// \WideAnd0~0_combout  = (((!\contador_4_buffer_principal|ff_4|q~regout  & !\contador_4_buffer_principal|ff_5|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_4_buffer_principal|ff_4|q~regout ),
	.datad(\contador_4_buffer_principal|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideAnd0~0 .lut_mask = "000f";
defparam \WideAnd0~0 .operation_mode = "normal";
defparam \WideAnd0~0 .output_mode = "comb_only";
defparam \WideAnd0~0 .register_cascade_mode = "off";
defparam \WideAnd0~0 .sum_lutc_input = "datac";
defparam \WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \m_aus_rolhas|gate_1|WideOr0 (
// Equation(s):
// \m_aus_rolhas|gate_1|WideOr0~combout  = ((\contador_4_buffer_principal|ff_3|q~regout ) # ((\contador_4_buffer_principal|ff_1|q~regout ) # (\contador_4_buffer_principal|ff_2|q~regout ))) # (!\WideAnd0~0_combout )

	.clk(gnd),
	.dataa(\WideAnd0~0_combout ),
	.datab(\contador_4_buffer_principal|ff_3|q~regout ),
	.datac(\contador_4_buffer_principal|ff_1|q~regout ),
	.datad(\contador_4_buffer_principal|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m_aus_rolhas|gate_1|WideOr0 .lut_mask = "fffd";
defparam \m_aus_rolhas|gate_1|WideOr0 .operation_mode = "normal";
defparam \m_aus_rolhas|gate_1|WideOr0 .output_mode = "comb_only";
defparam \m_aus_rolhas|gate_1|WideOr0 .register_cascade_mode = "off";
defparam \m_aus_rolhas|gate_1|WideOr0 .sum_lutc_input = "datac";
defparam \m_aus_rolhas|gate_1|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \cq~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cq~combout ),
	.padio(cq));
// synopsys translate_off
defparam \cq~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \gate_1|S (
// Equation(s):
// \gate_1|S~combout  = LCELL((((\mef_1|jk_2|q~regout ) # (!\mef_1|jk_1|q~regout )) # (!\m_aus_rolhas|gate_1|WideOr0~combout )) # (!\cq~combout ))

	.clk(gnd),
	.dataa(\cq~combout ),
	.datab(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gate_1|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gate_1|S .lut_mask = "f7ff";
defparam \gate_1|S .operation_mode = "normal";
defparam \gate_1|S .output_mode = "comb_only";
defparam \gate_1|S .register_cascade_mode = "off";
defparam \gate_1|S .sum_lutc_input = "datac";
defparam \gate_1|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \contador_duzias|ff_1|q (
// Equation(s):
// \contador_duzias|ff_1|q~regout  = DFFEAS((((!\contador_duzias|ff_1|q~regout ))), GLOBAL(\gate_1|S~combout ), !\reset_1|gate_1|S~combout , , , , , , )

	.clk(\gate_1|S~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(vcc),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_1|q .lut_mask = "0f0f";
defparam \contador_duzias|ff_1|q .operation_mode = "normal";
defparam \contador_duzias|ff_1|q .output_mode = "reg_only";
defparam \contador_duzias|ff_1|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_1|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \contador_duzias|ff_2|q (
// Equation(s):
// \contador_duzias|ff_2|q~regout  = DFFEAS(((\contador_duzias|ff_1|q~regout  $ (\contador_duzias|ff_2|q~regout ))), GLOBAL(\gate_1|S~combout ), !\reset_1|gate_1|S~combout , , , , , , )

	.clk(\gate_1|S~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(\contador_duzias|ff_2|q~regout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_2|q .lut_mask = "0ff0";
defparam \contador_duzias|ff_2|q .operation_mode = "normal";
defparam \contador_duzias|ff_2|q .output_mode = "reg_only";
defparam \contador_duzias|ff_2|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_2|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \contador_duzias|ff_3|q (
// Equation(s):
// \contador_duzias|ff_3|q~regout  = DFFEAS((\contador_duzias|ff_3|q~regout  $ (((\contador_duzias|ff_1|q~regout  & \contador_duzias|ff_2|q~regout )))), GLOBAL(\gate_1|S~combout ), !\reset_1|gate_1|S~combout , , , , , , )

	.clk(\gate_1|S~combout ),
	.dataa(vcc),
	.datab(\contador_duzias|ff_3|q~regout ),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(\contador_duzias|ff_2|q~regout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_3|q .lut_mask = "3ccc";
defparam \contador_duzias|ff_3|q .operation_mode = "normal";
defparam \contador_duzias|ff_3|q .output_mode = "reg_only";
defparam \contador_duzias|ff_3|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_3|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \contador_duzias|ff_4|q (
// Equation(s):
// \contador_duzias|ff_4|q~regout  = DFFEAS(\contador_duzias|ff_4|q~regout  $ (((\contador_duzias|ff_3|q~regout  & (\contador_duzias|ff_1|q~regout  & \contador_duzias|ff_2|q~regout )))), GLOBAL(\gate_1|S~combout ), !\reset_1|gate_1|S~combout , , , , , , )

	.clk(\gate_1|S~combout ),
	.dataa(\contador_duzias|ff_4|q~regout ),
	.datab(\contador_duzias|ff_3|q~regout ),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(\contador_duzias|ff_2|q~regout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_4|q .lut_mask = "6aaa";
defparam \contador_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \reset_1|gate_1|S (
// Equation(s):
// \reset_1|gate_1|S~combout  = LCELL((((\contador_duzias|ff_3|q~regout  & \contador_duzias|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_duzias|ff_3|q~regout ),
	.datad(\contador_duzias|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reset_1|gate_1|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reset_1|gate_1|S .lut_mask = "f000";
defparam \reset_1|gate_1|S .operation_mode = "normal";
defparam \reset_1|gate_1|S .output_mode = "comb_only";
defparam \reset_1|gate_1|S .register_cascade_mode = "off";
defparam \reset_1|gate_1|S .sum_lutc_input = "datac";
defparam \reset_1|gate_1|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \mef_1|jk_2|q~1 (
// Equation(s):
// \mef_1|jk_2|q~1_combout  = (\mef_1|jk_1|q~regout  & (((\m_aus_rolhas|gate_1|WideOr0~combout )))) # (!\mef_1|jk_1|q~regout  & (\pg~combout  & ((!\reset_1|gate_1|S~combout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(\pg~combout ),
	.datac(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.datad(\reset_1|gate_1|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|jk_2|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q~1 .lut_mask = "a0e4";
defparam \mef_1|jk_2|q~1 .operation_mode = "normal";
defparam \mef_1|jk_2|q~1 .output_mode = "comb_only";
defparam \mef_1|jk_2|q~1 .register_cascade_mode = "off";
defparam \mef_1|jk_2|q~1 .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \mef_1|jk_2|q (
// Equation(s):
// \mef_1|jk_2|q~regout  = DFFEAS((\mef_1|jk_2|q~regout  & ((\mef_1|jk_2|q~0_combout ) # ((!\start_stop~combout )))) # (!\mef_1|jk_2|q~regout  & (((\start_stop~combout  & \mef_1|jk_2|q~1_combout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\mef_1|jk_2|q~0_combout ),
	.datac(\start_stop~combout ),
	.datad(\mef_1|jk_2|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q .lut_mask = "da8a";
defparam \mef_1|jk_2|q .operation_mode = "normal";
defparam \mef_1|jk_2|q .output_mode = "reg_only";
defparam \mef_1|jk_2|q .register_cascade_mode = "off";
defparam \mef_1|jk_2|q .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \mef_1|gate_11|WideAnd0~0 (
// Equation(s):
// \mef_1|gate_11|WideAnd0~0_combout  = (!\mef_1|jk_2|q~regout  & (!\reset_1|gate_1|S~combout  & (!\mef_1|jk_1|q~regout  & !\pg~combout )))

	.clk(gnd),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\reset_1|gate_1|S~combout ),
	.datac(\mef_1|jk_1|q~regout ),
	.datad(\pg~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_11|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_11|WideAnd0~0 .lut_mask = "0001";
defparam \mef_1|gate_11|WideAnd0~0 .operation_mode = "normal";
defparam \mef_1|gate_11|WideAnd0~0 .output_mode = "comb_only";
defparam \mef_1|gate_11|WideAnd0~0 .register_cascade_mode = "off";
defparam \mef_1|gate_11|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mef_1|gate_11|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \mef_1|gate_10|WideAnd0 (
// Equation(s):
// \mef_1|gate_10|WideAnd0~combout  = (\mef_1|jk_1|q~regout  & (((\m_aus_rolhas|gate_1|WideOr0~combout  & !\mef_1|jk_2|q~regout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(vcc),
	.datac(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.datad(\mef_1|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_10|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_10|WideAnd0 .lut_mask = "00a0";
defparam \mef_1|gate_10|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_10|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_10|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_10|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_10|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxii_lcell \mef_1|gate_9|WideAnd0 (
// Equation(s):
// \mef_1|gate_9|WideAnd0~combout  = ((!\mef_1|jk_2|q~regout  & (!\m_aus_rolhas|gate_1|WideOr0~combout  & \mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mef_1|jk_2|q~regout ),
	.datac(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_9|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_9|WideAnd0 .lut_mask = "0300";
defparam \mef_1|gate_9|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_9|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_9|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_9|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_9|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \mef_1|gate_8|S~0 (
// Equation(s):
// \mef_1|gate_8|S~0_combout  = (\mef_1|jk_2|q~regout  & (((!\ch~combout )))) # (!\mef_1|jk_2|q~regout  & (\pg~combout  & (!\reset_1|gate_1|S~combout )))

	.clk(gnd),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\pg~combout ),
	.datac(\reset_1|gate_1|S~combout ),
	.datad(\ch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~0 .lut_mask = "04ae";
defparam \mef_1|gate_8|S~0 .operation_mode = "normal";
defparam \mef_1|gate_8|S~0 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~0 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~0 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \mef_1|gate_8|S~1 (
// Equation(s):
// \mef_1|gate_8|S~1_combout  = (!\mef_1|jk_1|q~regout  & (((\mef_1|gate_8|S~0_combout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mef_1|gate_8|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~1 .lut_mask = "5500";
defparam \mef_1|gate_8|S~1 .operation_mode = "normal";
defparam \mef_1|gate_8|S~1 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~1 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~1 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \contador_display|ff_1|q (
// Equation(s):
// \contador_display|ff_1|q~regout  = DFFEAS((((!\contador_display|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_display|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_display|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_display|ff_1|q .lut_mask = "00ff";
defparam \contador_display|ff_1|q .operation_mode = "normal";
defparam \contador_display|ff_1|q .output_mode = "reg_only";
defparam \contador_display|ff_1|q .register_cascade_mode = "off";
defparam \contador_display|ff_1|q .sum_lutc_input = "datac";
defparam \contador_display|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \contador_display|ff_2|q (
// Equation(s):
// \contador_display|ff_2|q~regout  = DFFEAS((\contador_display|ff_2|q~regout  $ (((\contador_display|ff_1|q~regout )))), !GLOBAL(\divisor_f|ff_3|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_3|q~regout ),
	.dataa(vcc),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(vcc),
	.datad(\contador_display|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_display|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_display|ff_2|q .lut_mask = "33cc";
defparam \contador_display|ff_2|q .operation_mode = "normal";
defparam \contador_display|ff_2|q .output_mode = "reg_only";
defparam \contador_display|ff_2|q .register_cascade_mode = "off";
defparam \contador_display|ff_2|q .sum_lutc_input = "datac";
defparam \contador_display|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxii_lcell \contador_dezenas_duzias|ff_3|q (
// Equation(s):
// \contador_dezenas_duzias|ff_3|q~regout  = DFFEAS((\contador_dezenas_duzias|ff_3|q~regout  $ (((\contador_dezenas_duzias|ff_2|q~regout  & \contador_dezenas_duzias|ff_1|q~regout )))), !\reset_1|gate_1|S~combout , !\gate_2|S~combout , , , , , , )

	.clk(!\reset_1|gate_1|S~combout ),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_3|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_3|q .lut_mask = "3cf0";
defparam \contador_dezenas_duzias|ff_3|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_3|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_3|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_3|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N5
maxii_lcell \contador_dezenas_duzias|ff_4|q (
// Equation(s):
// \contador_dezenas_duzias|ff_4|q~regout  = DFFEAS((\contador_dezenas_duzias|ff_4|q~regout ) # ((\contador_dezenas_duzias|ff_2|q~regout  & (\contador_dezenas_duzias|ff_3|q~regout  & \contador_dezenas_duzias|ff_1|q~regout ))), !\reset_1|gate_1|S~combout , 
// !\gate_2|S~combout , , , , , , )

	.clk(!\reset_1|gate_1|S~combout ),
	.dataa(\contador_dezenas_duzias|ff_4|q~regout ),
	.datab(\contador_dezenas_duzias|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_3|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_4|q .lut_mask = "eaaa";
defparam \contador_dezenas_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N0
maxii_lcell \gate_2|S (
// Equation(s):
// \gate_2|S~combout  = (((\contador_dezenas_duzias|ff_4|q~regout  & \contador_dezenas_duzias|ff_2|q~regout ))) # (!\start_stop~combout )

	.clk(gnd),
	.dataa(\start_stop~combout ),
	.datab(vcc),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\contador_dezenas_duzias|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gate_2|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gate_2|S .lut_mask = "f555";
defparam \gate_2|S .operation_mode = "normal";
defparam \gate_2|S .output_mode = "comb_only";
defparam \gate_2|S .register_cascade_mode = "off";
defparam \gate_2|S .sum_lutc_input = "datac";
defparam \gate_2|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxii_lcell \contador_dezenas_duzias|ff_1|q (
// Equation(s):
// \contador_dezenas_duzias|ff_1|q~regout  = DFFEAS((((!\contador_dezenas_duzias|ff_1|q~regout ))), !\reset_1|gate_1|S~combout , !\gate_2|S~combout , , , , , , )

	.clk(!\reset_1|gate_1|S~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_1|q .lut_mask = "00ff";
defparam \contador_dezenas_duzias|ff_1|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_1|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_1|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_1|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxii_lcell \contador_dezenas_duzias|ff_2|q (
// Equation(s):
// \contador_dezenas_duzias|ff_2|q~regout  = DFFEAS((\contador_dezenas_duzias|ff_2|q~regout  $ (((\contador_dezenas_duzias|ff_1|q~regout )))), !\reset_1|gate_1|S~combout , !\gate_2|S~combout , , , , , , )

	.clk(!\reset_1|gate_1|S~combout ),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_2|q~regout ),
	.datac(vcc),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_2|q .lut_mask = "33cc";
defparam \contador_dezenas_duzias|ff_2|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_2|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_2|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_2|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N8
maxii_lcell \mux_3|gate_5|WideOr0~1 (
// Equation(s):
// \mux_3|gate_5|WideOr0~1_combout  = ((\contador_dezenas_duzias|ff_2|q~regout  & (!\contador_dezenas_duzias|ff_4|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~1 .lut_mask = "0c0c";
defparam \mux_3|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \mux_3|gate_3|WideAnd0~0 (
// Equation(s):
// \mux_3|gate_3|WideAnd0~0_combout  = ((\contador_1_buffer_secundario|ff_5|q~regout  & (!\contador_1_buffer_secundario|ff_7|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_3|WideAnd0~0 .lut_mask = "0c0c";
defparam \mux_3|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \mux_3|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_3|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_3|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_3|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \mux_3|gate_3|WideAnd0~1 (
// Equation(s):
// \mux_3|gate_3|WideAnd0~1_combout  = (\mux_3|gate_3|WideAnd0~0_combout  & ((\contador_1_buffer_secundario|ff_6|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & \contador_1_buffer_secundario|ff_3|q~regout )) # 
// (!\contador_1_buffer_secundario|ff_6|q~regout  & ((\contador_1_buffer_secundario|ff_4|q~regout ) # (\contador_1_buffer_secundario|ff_3|q~regout )))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\mux_3|gate_3|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_3|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_3|WideAnd0~1 .lut_mask = "d400";
defparam \mux_3|gate_3|WideAnd0~1 .operation_mode = "normal";
defparam \mux_3|gate_3|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_3|gate_3|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_3|gate_3|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_3|gate_3|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \mux_3|gate_3|WideAnd0~2 (
// Equation(s):
// \mux_3|gate_3|WideAnd0~2_combout  = (!\contador_1_buffer_secundario|ff_5|q~regout  & ((\contador_1_buffer_secundario|ff_7|q~regout  & (!\contador_1_buffer_secundario|ff_6|q~regout )) # (!\contador_1_buffer_secundario|ff_7|q~regout  & 
// (\contador_1_buffer_secundario|ff_6|q~regout  & !\contador_1_buffer_secundario|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_3|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_3|WideAnd0~2 .lut_mask = "0212";
defparam \mux_3|gate_3|WideAnd0~2 .operation_mode = "normal";
defparam \mux_3|gate_3|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_3|gate_3|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_3|gate_3|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_3|gate_3|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \mux_3|gate_4|WideAnd0~4 (
// Equation(s):
// \mux_3|gate_4|WideAnd0~4_combout  = (\contador_1_buffer_secundario|ff_6|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & ((!\contador_1_buffer_secundario|ff_2|q~regout )))) # (!\contador_1_buffer_secundario|ff_6|q~regout  & 
// (!\contador_1_buffer_secundario|ff_7|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  $ (!\contador_1_buffer_secundario|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_4|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_4|WideAnd0~4 .lut_mask = "0a21";
defparam \mux_3|gate_4|WideAnd0~4 .operation_mode = "normal";
defparam \mux_3|gate_4|WideAnd0~4 .output_mode = "comb_only";
defparam \mux_3|gate_4|WideAnd0~4 .register_cascade_mode = "off";
defparam \mux_3|gate_4|WideAnd0~4 .sum_lutc_input = "datac";
defparam \mux_3|gate_4|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \mux_3|gate_4|WideAnd0~1 (
// Equation(s):
// \mux_3|gate_4|WideAnd0~1_combout  = (((!\contador_1_buffer_secundario|ff_3|q~regout  & \contador_1_buffer_secundario|ff_5|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_4|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_4|WideAnd0~1 .lut_mask = "0f00";
defparam \mux_3|gate_4|WideAnd0~1 .operation_mode = "normal";
defparam \mux_3|gate_4|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_3|gate_4|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_3|gate_4|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_3|gate_4|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \mux_3|gate_4|WideAnd0~5 (
// Equation(s):
// \mux_3|gate_4|WideAnd0~5_combout  = (\contador_1_buffer_secundario|ff_4|q~regout  & ((\contador_1_buffer_secundario|ff_2|q~regout  & ((\contador_1_buffer_secundario|ff_6|q~regout ))) # (!\contador_1_buffer_secundario|ff_2|q~regout  & 
// (\contador_1_buffer_secundario|ff_7|q~regout )))) # (!\contador_1_buffer_secundario|ff_4|q~regout  & (((!\contador_1_buffer_secundario|ff_2|q~regout  & \contador_1_buffer_secundario|ff_6|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_4|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_4|WideAnd0~5 .lut_mask = "ad08";
defparam \mux_3|gate_4|WideAnd0~5 .operation_mode = "normal";
defparam \mux_3|gate_4|WideAnd0~5 .output_mode = "comb_only";
defparam \mux_3|gate_4|WideAnd0~5 .register_cascade_mode = "off";
defparam \mux_3|gate_4|WideAnd0~5 .sum_lutc_input = "datac";
defparam \mux_3|gate_4|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxii_lcell \mux_3|gate_4|WideAnd0~2 (
// Equation(s):
// \mux_3|gate_4|WideAnd0~2_combout  = (\contador_1_buffer_secundario|ff_3|q~regout  & (!\contador_1_buffer_secundario|ff_5|q~regout  & ((\contador_1_buffer_secundario|ff_4|q~regout ) # (\contador_1_buffer_secundario|ff_7|q~regout )))) # 
// (!\contador_1_buffer_secundario|ff_3|q~regout  & (!\contador_1_buffer_secundario|ff_4|q~regout  & (!\contador_1_buffer_secundario|ff_7|q~regout  & \contador_1_buffer_secundario|ff_5|q~regout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_4|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_4|WideAnd0~2 .lut_mask = "01e0";
defparam \mux_3|gate_4|WideAnd0~2 .operation_mode = "normal";
defparam \mux_3|gate_4|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_3|gate_4|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_3|gate_4|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_3|gate_4|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \mux_3|gate_4|WideAnd0~3 (
// Equation(s):
// \mux_3|gate_4|WideAnd0~3_combout  = (!\contador_1_buffer_secundario|ff_6|q~regout  & ((\contador_1_buffer_secundario|ff_2|q~regout  & (!\contador_1_buffer_secundario|ff_4|q~regout  & !\mux_3|gate_4|WideAnd0~2_combout )) # 
// (!\contador_1_buffer_secundario|ff_2|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & \mux_3|gate_4|WideAnd0~2_combout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\mux_3|gate_4|WideAnd0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_4|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_4|WideAnd0~3 .lut_mask = "1002";
defparam \mux_3|gate_4|WideAnd0~3 .operation_mode = "normal";
defparam \mux_3|gate_4|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_3|gate_4|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_3|gate_4|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_3|gate_4|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxii_lcell \mux_3|gate_4|WideAnd0~6 (
// Equation(s):
// \mux_3|gate_4|WideAnd0~6_combout  = (\mux_3|gate_4|WideAnd0~3_combout ) # ((\mux_3|gate_4|WideAnd0~1_combout  & (\mux_3|gate_4|WideAnd0~4_combout )) # (!\mux_3|gate_4|WideAnd0~1_combout  & ((\mux_3|gate_4|WideAnd0~5_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_4|WideAnd0~4_combout ),
	.datab(\mux_3|gate_4|WideAnd0~1_combout ),
	.datac(\mux_3|gate_4|WideAnd0~5_combout ),
	.datad(\mux_3|gate_4|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_4|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_4|WideAnd0~6 .lut_mask = "ffb8";
defparam \mux_3|gate_4|WideAnd0~6 .operation_mode = "normal";
defparam \mux_3|gate_4|WideAnd0~6 .output_mode = "comb_only";
defparam \mux_3|gate_4|WideAnd0~6 .register_cascade_mode = "off";
defparam \mux_3|gate_4|WideAnd0~6 .sum_lutc_input = "datac";
defparam \mux_3|gate_4|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \mux_3|gate_5|WideOr0~0 (
// Equation(s):
// \mux_3|gate_5|WideOr0~0_combout  = (\contador_display|ff_1|q~regout  & (((\mux_3|gate_4|WideAnd0~6_combout )))) # (!\contador_display|ff_1|q~regout  & ((\mux_3|gate_3|WideAnd0~1_combout ) # ((\mux_3|gate_3|WideAnd0~2_combout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_1|q~regout ),
	.datab(\mux_3|gate_3|WideAnd0~1_combout ),
	.datac(\mux_3|gate_3|WideAnd0~2_combout ),
	.datad(\mux_3|gate_4|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~0 .lut_mask = "fe54";
defparam \mux_3|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \mux_3|gate_5|WideOr0~2 (
// Equation(s):
// \mux_3|gate_5|WideOr0~2_combout  = (\contador_display|ff_2|q~regout  & (((\mux_3|gate_5|WideOr0~0_combout )))) # (!\contador_display|ff_2|q~regout  & (\contador_display|ff_1|q~regout  & (\mux_3|gate_5|WideOr0~1_combout )))

	.clk(gnd),
	.dataa(\contador_display|ff_1|q~regout ),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\mux_3|gate_5|WideOr0~1_combout ),
	.datad(\mux_3|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~2 .lut_mask = "ec20";
defparam \mux_3|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \mux_2|gate_4|WideAnd0~1 (
// Equation(s):
// \mux_2|gate_4|WideAnd0~1_combout  = (\contador_1_buffer_secundario|ff_2|q~regout  & (!\contador_1_buffer_secundario|ff_7|q~regout  & ((\contador_1_buffer_secundario|ff_4|q~regout ) # (!\contador_1_buffer_secundario|ff_6|q~regout )))) # 
// (!\contador_1_buffer_secundario|ff_2|q~regout  & ((\contador_1_buffer_secundario|ff_6|q~regout ) # (\contador_1_buffer_secundario|ff_4|q~regout  $ (!\contador_1_buffer_secundario|ff_7|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_4|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_4|WideAnd0~1 .lut_mask = "2f39";
defparam \mux_2|gate_4|WideAnd0~1 .operation_mode = "normal";
defparam \mux_2|gate_4|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_2|gate_4|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_2|gate_4|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_2|gate_4|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \mux_2|gate_4|WideAnd0~0 (
// Equation(s):
// \mux_2|gate_4|WideAnd0~0_combout  = (\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_7|q~regout  & (\contador_1_buffer_secundario|ff_2|q~regout ))) # (!\contador_1_buffer_secundario|ff_4|q~regout  & 
// ((\contador_1_buffer_secundario|ff_7|q~regout ) # ((\contador_1_buffer_secundario|ff_2|q~regout  & \contador_1_buffer_secundario|ff_6|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_4|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_4|WideAnd0~0 .lut_mask = "d4c4";
defparam \mux_2|gate_4|WideAnd0~0 .operation_mode = "normal";
defparam \mux_2|gate_4|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_2|gate_4|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_2|gate_4|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_2|gate_4|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \mux_2|gate_4|WideAnd0~2 (
// Equation(s):
// \mux_2|gate_4|WideAnd0~2_combout  = (\contador_1_buffer_secundario|ff_3|q~regout  & ((\contador_1_buffer_secundario|ff_5|q~regout  & ((\mux_2|gate_4|WideAnd0~0_combout ))) # (!\contador_1_buffer_secundario|ff_5|q~regout  & 
// (\mux_2|gate_4|WideAnd0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_2|gate_4|WideAnd0~1_combout ),
	.datab(\mux_2|gate_4|WideAnd0~0_combout ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_4|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_4|WideAnd0~2 .lut_mask = "c0a0";
defparam \mux_2|gate_4|WideAnd0~2 .operation_mode = "normal";
defparam \mux_2|gate_4|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_2|gate_4|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_2|gate_4|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_2|gate_4|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \demux_1|gate_3|WideAnd0~1 (
// Equation(s):
// \demux_1|gate_3|WideAnd0~1_combout  = (((\contador_display|ff_1|q~regout  & \contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_3|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_3|WideAnd0~1 .lut_mask = "f000";
defparam \demux_1|gate_3|WideAnd0~1 .operation_mode = "normal";
defparam \demux_1|gate_3|WideAnd0~1 .output_mode = "comb_only";
defparam \demux_1|gate_3|WideAnd0~1 .register_cascade_mode = "off";
defparam \demux_1|gate_3|WideAnd0~1 .sum_lutc_input = "datac";
defparam \demux_1|gate_3|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \mux_2|gate_4|WideAnd0~3 (
// Equation(s):
// \mux_2|gate_4|WideAnd0~3_combout  = (\mux_3|gate_3|WideAnd0~0_combout  & ((\contador_1_buffer_secundario|ff_6|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & !\contador_1_buffer_secundario|ff_2|q~regout )) # 
// (!\contador_1_buffer_secundario|ff_6|q~regout  & ((\contador_1_buffer_secundario|ff_4|q~regout ) # (!\contador_1_buffer_secundario|ff_2|q~regout )))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(\mux_3|gate_3|WideAnd0~0_combout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_4|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_4|WideAnd0~3 .lut_mask = "40c4";
defparam \mux_2|gate_4|WideAnd0~3 .operation_mode = "normal";
defparam \mux_2|gate_4|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_2|gate_4|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_2|gate_4|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_2|gate_4|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \mux_2|gate_4|WideAnd0~4 (
// Equation(s):
// \mux_2|gate_4|WideAnd0~4_combout  = (\contador_1_buffer_secundario|ff_7|q~regout  & ((\contador_1_buffer_secundario|ff_2|q~regout  & ((!\contador_1_buffer_secundario|ff_6|q~regout ))) # (!\contador_1_buffer_secundario|ff_2|q~regout  & 
// (!\contador_1_buffer_secundario|ff_4|q~regout )))) # (!\contador_1_buffer_secundario|ff_7|q~regout  & (\contador_1_buffer_secundario|ff_2|q~regout  & (!\contador_1_buffer_secundario|ff_4|q~regout  & \contador_1_buffer_secundario|ff_6|q~regout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_4|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_4|WideAnd0~4 .lut_mask = "068a";
defparam \mux_2|gate_4|WideAnd0~4 .operation_mode = "normal";
defparam \mux_2|gate_4|WideAnd0~4 .output_mode = "comb_only";
defparam \mux_2|gate_4|WideAnd0~4 .register_cascade_mode = "off";
defparam \mux_2|gate_4|WideAnd0~4 .sum_lutc_input = "datac";
defparam \mux_2|gate_4|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \mux_2|gate_4|WideAnd0~5 (
// Equation(s):
// \mux_2|gate_4|WideAnd0~5_combout  = (!\contador_1_buffer_secundario|ff_3|q~regout  & ((\mux_2|gate_4|WideAnd0~3_combout ) # ((!\contador_1_buffer_secundario|ff_5|q~regout  & \mux_2|gate_4|WideAnd0~4_combout ))))

	.clk(gnd),
	.dataa(\mux_2|gate_4|WideAnd0~3_combout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\mux_2|gate_4|WideAnd0~4_combout ),
	.datad(\contador_1_buffer_secundario|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_4|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_4|WideAnd0~5 .lut_mask = "00ba";
defparam \mux_2|gate_4|WideAnd0~5 .operation_mode = "normal";
defparam \mux_2|gate_4|WideAnd0~5 .output_mode = "comb_only";
defparam \mux_2|gate_4|WideAnd0~5 .register_cascade_mode = "off";
defparam \mux_2|gate_4|WideAnd0~5 .sum_lutc_input = "datac";
defparam \mux_2|gate_4|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \mux_2|gate_5|WideOr0~0 (
// Equation(s):
// \mux_2|gate_5|WideOr0~0_combout  = (\contador_1_buffer_secundario|ff_5|q~regout  & (((\contador_1_buffer_secundario|ff_6|q~regout )))) # (!\contador_1_buffer_secundario|ff_5|q~regout  & ((\contador_1_buffer_secundario|ff_6|q~regout  & 
// ((\contador_1_buffer_secundario|ff_4|q~regout ))) # (!\contador_1_buffer_secundario|ff_6|q~regout  & (\contador_1_buffer_secundario|ff_7|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~0 .lut_mask = "f2c2";
defparam \mux_2|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \mux_2|gate_5|WideOr0~1 (
// Equation(s):
// \mux_2|gate_5|WideOr0~1_combout  = (\contador_display|ff_2|q~regout  & (\mux_2|gate_5|WideOr0~0_combout  & (!\contador_display|ff_1|q~regout ))) # (!\contador_display|ff_2|q~regout  & (((\contador_display|ff_1|q~regout  & 
// \contador_dezenas_duzias|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\mux_2|gate_5|WideOr0~0_combout ),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_dezenas_duzias|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~1 .lut_mask = "3808";
defparam \mux_2|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \mux_2|gate_5|WideOr0~2 (
// Equation(s):
// \mux_2|gate_5|WideOr0~2_combout  = (\mux_2|gate_5|WideOr0~1_combout ) # ((\demux_1|gate_3|WideAnd0~1_combout  & ((\mux_2|gate_4|WideAnd0~2_combout ) # (\mux_2|gate_4|WideAnd0~5_combout ))))

	.clk(gnd),
	.dataa(\mux_2|gate_4|WideAnd0~2_combout ),
	.datab(\demux_1|gate_3|WideAnd0~1_combout ),
	.datac(\mux_2|gate_4|WideAnd0~5_combout ),
	.datad(\mux_2|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~2 .lut_mask = "ffc8";
defparam \mux_2|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \mux_1|gate_4|WideAnd0~3 (
// Equation(s):
// \mux_1|gate_4|WideAnd0~3_combout  = ((\contador_1_buffer_secundario|ff_4|q~regout  & ((\contador_1_buffer_secundario|ff_7|q~regout ))) # (!\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_6|q~regout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_4|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_4|WideAnd0~3 .lut_mask = "fa0a";
defparam \mux_1|gate_4|WideAnd0~3 .operation_mode = "normal";
defparam \mux_1|gate_4|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_1|gate_4|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_1|gate_4|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_1|gate_4|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \mux_1|gate_4|WideAnd0~2 (
// Equation(s):
// \mux_1|gate_4|WideAnd0~2_combout  = (\contador_1_buffer_secundario|ff_6|q~regout  & (((\contador_1_buffer_secundario|ff_4|q~regout )))) # (!\contador_1_buffer_secundario|ff_6|q~regout  & (((!\contador_1_buffer_secundario|ff_4|q~regout  & 
// !\contador_1_buffer_secundario|ff_7|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_4|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_4|WideAnd0~2 .lut_mask = "a0a5";
defparam \mux_1|gate_4|WideAnd0~2 .operation_mode = "normal";
defparam \mux_1|gate_4|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_1|gate_4|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_1|gate_4|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_1|gate_4|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxii_lcell \mux_1|gate_4|WideAnd0~4 (
// Equation(s):
// \mux_1|gate_4|WideAnd0~4_combout  = (\contador_1_buffer_secundario|ff_3|q~regout  & (!\contador_1_buffer_secundario|ff_5|q~regout  & (\mux_1|gate_4|WideAnd0~3_combout ))) # (!\contador_1_buffer_secundario|ff_3|q~regout  & 
// (\contador_1_buffer_secundario|ff_5|q~regout  & ((\mux_1|gate_4|WideAnd0~2_combout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\mux_1|gate_4|WideAnd0~3_combout ),
	.datad(\mux_1|gate_4|WideAnd0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_4|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_4|WideAnd0~4 .lut_mask = "6420";
defparam \mux_1|gate_4|WideAnd0~4 .operation_mode = "normal";
defparam \mux_1|gate_4|WideAnd0~4 .output_mode = "comb_only";
defparam \mux_1|gate_4|WideAnd0~4 .register_cascade_mode = "off";
defparam \mux_1|gate_4|WideAnd0~4 .sum_lutc_input = "datac";
defparam \mux_1|gate_4|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \mux_1|gate_4|WideAnd0~5 (
// Equation(s):
// \mux_1|gate_4|WideAnd0~5_combout  = ((\mux_1|gate_4|WideAnd0~4_combout ) # ((\contador_1_buffer_secundario|ff_7|q~regout  & \contador_1_buffer_secundario|ff_6|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(\mux_1|gate_4|WideAnd0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_4|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_4|WideAnd0~5 .lut_mask = "ffc0";
defparam \mux_1|gate_4|WideAnd0~5 .operation_mode = "normal";
defparam \mux_1|gate_4|WideAnd0~5 .output_mode = "comb_only";
defparam \mux_1|gate_4|WideAnd0~5 .register_cascade_mode = "off";
defparam \mux_1|gate_4|WideAnd0~5 .sum_lutc_input = "datac";
defparam \mux_1|gate_4|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \mux_1|gate_4|WideAnd0~8 (
// Equation(s):
// \mux_1|gate_4|WideAnd0~8_combout  = (\contador_1_buffer_secundario|ff_5|q~regout  & (!\contador_1_buffer_secundario|ff_3|q~regout  & ((\contador_1_buffer_secundario|ff_6|q~regout ) # (\contador_1_buffer_secundario|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_4|WideAnd0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_4|WideAnd0~8 .lut_mask = "0c08";
defparam \mux_1|gate_4|WideAnd0~8 .operation_mode = "normal";
defparam \mux_1|gate_4|WideAnd0~8 .output_mode = "comb_only";
defparam \mux_1|gate_4|WideAnd0~8 .register_cascade_mode = "off";
defparam \mux_1|gate_4|WideAnd0~8 .sum_lutc_input = "datac";
defparam \mux_1|gate_4|WideAnd0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \mux_1|gate_4|WideAnd0~6 (
// Equation(s):
// \mux_1|gate_4|WideAnd0~6_combout  = (\contador_1_buffer_secundario|ff_4|q~regout  & (\mux_3|gate_4|WideAnd0~0_combout  & (\contador_1_buffer_secundario|ff_3|q~regout  $ (!\contador_1_buffer_secundario|ff_5|q~regout )))) # 
// (!\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_3|q~regout  & (!\contador_1_buffer_secundario|ff_5|q~regout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\mux_3|gate_4|WideAnd0~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_4|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_4|WideAnd0~6 .lut_mask = "9022";
defparam \mux_1|gate_4|WideAnd0~6 .operation_mode = "normal";
defparam \mux_1|gate_4|WideAnd0~6 .output_mode = "comb_only";
defparam \mux_1|gate_4|WideAnd0~6 .register_cascade_mode = "off";
defparam \mux_1|gate_4|WideAnd0~6 .sum_lutc_input = "datac";
defparam \mux_1|gate_4|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \mux_1|gate_4|WideAnd0~7 (
// Equation(s):
// \mux_1|gate_4|WideAnd0~7_combout  = (\contador_1_buffer_secundario|ff_7|q~regout  & ((\mux_1|gate_4|WideAnd0~8_combout ) # ((\mux_1|gate_4|WideAnd0~6_combout )))) # (!\contador_1_buffer_secundario|ff_7|q~regout  & 
// ((\contador_1_buffer_secundario|ff_4|q~regout  & ((\mux_1|gate_4|WideAnd0~6_combout ))) # (!\contador_1_buffer_secundario|ff_4|q~regout  & (\mux_1|gate_4|WideAnd0~8_combout ))))

	.clk(gnd),
	.dataa(\mux_1|gate_4|WideAnd0~8_combout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\mux_1|gate_4|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_4|WideAnd0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_4|WideAnd0~7 .lut_mask = "fe8a";
defparam \mux_1|gate_4|WideAnd0~7 .operation_mode = "normal";
defparam \mux_1|gate_4|WideAnd0~7 .output_mode = "comb_only";
defparam \mux_1|gate_4|WideAnd0~7 .register_cascade_mode = "off";
defparam \mux_1|gate_4|WideAnd0~7 .sum_lutc_input = "datac";
defparam \mux_1|gate_4|WideAnd0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
maxii_lcell \mux_1|gate_5|WideOr0~1 (
// Equation(s):
// \mux_1|gate_5|WideOr0~1_combout  = (\contador_display|ff_2|q~regout  & ((\contador_1_buffer_secundario|ff_2|q~regout  & (\mux_1|gate_4|WideAnd0~5_combout )) # (!\contador_1_buffer_secundario|ff_2|q~regout  & ((\mux_1|gate_4|WideAnd0~7_combout )))))

	.clk(gnd),
	.dataa(\contador_display|ff_2|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datac(\mux_1|gate_4|WideAnd0~5_combout ),
	.datad(\mux_1|gate_4|WideAnd0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~1 .lut_mask = "a280";
defparam \mux_1|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxii_lcell \mux_1|gate_5|WideOr0~2 (
// Equation(s):
// \mux_1|gate_5|WideOr0~2_combout  = ((!\contador_dezenas_duzias|ff_2|q~regout  & (\contador_dezenas_duzias|ff_4|q~regout  & !\contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~2 .lut_mask = "0030";
defparam \mux_1|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N0
maxii_lcell \demux_1|gate_3|WideAnd0~0 (
// Equation(s):
// \demux_1|gate_3|WideAnd0~0_combout  = (((!\contador_display|ff_1|q~regout  & \contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_3|WideAnd0~0 .lut_mask = "0f00";
defparam \demux_1|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \demux_1|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \demux_1|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \demux_1|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \demux_1|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \mux_1|gate_5|WideOr0~0 (
// Equation(s):
// \mux_1|gate_5|WideOr0~0_combout  = (\demux_1|gate_3|WideAnd0~0_combout  & (\contador_1_buffer_secundario|ff_7|q~regout  & ((\contador_1_buffer_secundario|ff_6|q~regout ) # (\contador_1_buffer_secundario|ff_5|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\demux_1|gate_3|WideAnd0~0_combout ),
	.datad(\contador_1_buffer_secundario|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~0 .lut_mask = "e000";
defparam \mux_1|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \mux_1|gate_5|WideOr0~3 (
// Equation(s):
// \mux_1|gate_5|WideOr0~3_combout  = (\mux_1|gate_5|WideOr0~0_combout ) # ((\contador_display|ff_1|q~regout  & ((\mux_1|gate_5|WideOr0~1_combout ) # (\mux_1|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_1|q~regout ),
	.datab(\mux_1|gate_5|WideOr0~1_combout ),
	.datac(\mux_1|gate_5|WideOr0~2_combout ),
	.datad(\mux_1|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~3 .lut_mask = "ffa8";
defparam \mux_1|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxii_lcell \codificador_garrafas_2|gate_1|S~0 (
// Equation(s):
// \codificador_garrafas_2|gate_1|S~0_combout  = ((\contador_dezenas_duzias|ff_2|q~regout  & (\contador_dezenas_duzias|ff_4|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\codificador_garrafas_2|gate_1|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \codificador_garrafas_2|gate_1|S~0 .lut_mask = "c0c0";
defparam \codificador_garrafas_2|gate_1|S~0 .operation_mode = "normal";
defparam \codificador_garrafas_2|gate_1|S~0 .output_mode = "comb_only";
defparam \codificador_garrafas_2|gate_1|S~0 .register_cascade_mode = "off";
defparam \codificador_garrafas_2|gate_1|S~0 .sum_lutc_input = "datac";
defparam \codificador_garrafas_2|gate_1|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \mux_4|gate_3|WideAnd0~0 (
// Equation(s):
// \mux_4|gate_3|WideAnd0~0_combout  = ((\contador_1_buffer_secundario|ff_3|q~regout  & ((!\contador_1_buffer_secundario|ff_5|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datac(vcc),
	.datad(\contador_1_buffer_secundario|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_3|WideAnd0~0 .lut_mask = "00cc";
defparam \mux_4|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \mux_4|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_4|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_4|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_4|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \mux_4|gate_3|WideAnd0~2 (
// Equation(s):
// \mux_4|gate_3|WideAnd0~2_combout  = (\contador_1_buffer_secundario|ff_2|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  $ (((\contador_1_buffer_secundario|ff_7|q~regout  & \contador_1_buffer_secundario|ff_6|q~regout ))))) # 
// (!\contador_1_buffer_secundario|ff_2|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_7|q~regout  $ (\contador_1_buffer_secundario|ff_6|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_3|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_3|WideAnd0~2 .lut_mask = "62a8";
defparam \mux_4|gate_3|WideAnd0~2 .operation_mode = "normal";
defparam \mux_4|gate_3|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_4|gate_3|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_4|gate_3|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_4|gate_3|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \mux_4|gate_3|WideAnd0~1 (
// Equation(s):
// \mux_4|gate_3|WideAnd0~1_combout  = (\contador_1_buffer_secundario|ff_7|q~regout  & (\contador_1_buffer_secundario|ff_2|q~regout  & ((\contador_1_buffer_secundario|ff_4|q~regout ) # (!\contador_1_buffer_secundario|ff_6|q~regout )))) # 
// (!\contador_1_buffer_secundario|ff_7|q~regout  & ((\contador_1_buffer_secundario|ff_2|q~regout  & ((\contador_1_buffer_secundario|ff_6|q~regout ))) # (!\contador_1_buffer_secundario|ff_2|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_3|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_3|WideAnd0~1 .lut_mask = "b2c2";
defparam \mux_4|gate_3|WideAnd0~1 .operation_mode = "normal";
defparam \mux_4|gate_3|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_4|gate_3|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_4|gate_3|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_4|gate_3|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \mux_4|gate_3|WideAnd0~3 (
// Equation(s):
// \mux_4|gate_3|WideAnd0~3_combout  = (!\mux_4|gate_3|WideAnd0~1_combout  & ((\mux_4|gate_3|WideAnd0~2_combout  & (!\mux_4|gate_3|WideAnd0~0_combout )) # (!\mux_4|gate_3|WideAnd0~2_combout  & ((\contador_1_buffer_secundario|ff_6|q~regout )))))

	.clk(gnd),
	.dataa(\mux_4|gate_3|WideAnd0~0_combout ),
	.datab(\mux_4|gate_3|WideAnd0~2_combout ),
	.datac(\mux_4|gate_3|WideAnd0~1_combout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_3|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_3|WideAnd0~3 .lut_mask = "0704";
defparam \mux_4|gate_3|WideAnd0~3 .operation_mode = "normal";
defparam \mux_4|gate_3|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_4|gate_3|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_4|gate_3|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_4|gate_3|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \mux_4|gate_3|WideAnd0~4 (
// Equation(s):
// \mux_4|gate_3|WideAnd0~4_combout  = (\mux_4|gate_3|WideAnd0~2_combout  & ((\mux_4|gate_3|WideAnd0~1_combout  & ((!\contador_1_buffer_secundario|ff_6|q~regout ))) # (!\mux_4|gate_3|WideAnd0~1_combout  & (\mux_4|gate_3|WideAnd0~0_combout )))) # 
// (!\mux_4|gate_3|WideAnd0~2_combout  & (\mux_4|gate_3|WideAnd0~1_combout  & ((\mux_4|gate_3|WideAnd0~0_combout ) # (\contador_1_buffer_secundario|ff_6|q~regout ))))

	.clk(gnd),
	.dataa(\mux_4|gate_3|WideAnd0~0_combout ),
	.datab(\mux_4|gate_3|WideAnd0~2_combout ),
	.datac(\mux_4|gate_3|WideAnd0~1_combout ),
	.datad(\contador_1_buffer_secundario|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_3|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_3|WideAnd0~4 .lut_mask = "38e8";
defparam \mux_4|gate_3|WideAnd0~4 .operation_mode = "normal";
defparam \mux_4|gate_3|WideAnd0~4 .output_mode = "comb_only";
defparam \mux_4|gate_3|WideAnd0~4 .register_cascade_mode = "off";
defparam \mux_4|gate_3|WideAnd0~4 .sum_lutc_input = "datac";
defparam \mux_4|gate_3|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \mux_4|gate_3|WideAnd0~5 (
// Equation(s):
// \mux_4|gate_3|WideAnd0~5_combout  = (\mux_3|gate_4|WideAnd0~1_combout  & ((\mux_1|gate_4|WideAnd0~2_combout ) # ((!\mux_4|gate_3|WideAnd0~3_combout  & \mux_4|gate_3|WideAnd0~4_combout )))) # (!\mux_3|gate_4|WideAnd0~1_combout  & 
// (\mux_4|gate_3|WideAnd0~3_combout  $ ((\mux_4|gate_3|WideAnd0~4_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_4|WideAnd0~1_combout ),
	.datab(\mux_4|gate_3|WideAnd0~3_combout ),
	.datac(\mux_4|gate_3|WideAnd0~4_combout ),
	.datad(\mux_1|gate_4|WideAnd0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_3|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_3|WideAnd0~5 .lut_mask = "be34";
defparam \mux_4|gate_3|WideAnd0~5 .operation_mode = "normal";
defparam \mux_4|gate_3|WideAnd0~5 .output_mode = "comb_only";
defparam \mux_4|gate_3|WideAnd0~5 .register_cascade_mode = "off";
defparam \mux_4|gate_3|WideAnd0~5 .sum_lutc_input = "datac";
defparam \mux_4|gate_3|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N1
maxii_lcell \mux_4|gate_5|WideOr0~0 (
// Equation(s):
// \mux_4|gate_5|WideOr0~0_combout  = (\contador_display|ff_2|q~regout  & (((\contador_display|ff_1|q~regout ) # (\mux_4|gate_3|WideAnd0~5_combout )))) # (!\contador_display|ff_2|q~regout  & (\codificador_garrafas_2|gate_1|S~0_combout  & 
// (!\contador_display|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\codificador_garrafas_2|gate_1|S~0_combout ),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\mux_4|gate_3|WideAnd0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~0 .lut_mask = "cec2";
defparam \mux_4|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N3
maxii_lcell \mux_4|gate_5|WideOr0~1 (
// Equation(s):
// \mux_4|gate_5|WideOr0~1_combout  = (\mux_4|gate_5|WideOr0~0_combout  & ((\contador_1_buffer_secundario|ff_1|q~regout ) # ((!\contador_display|ff_1|q~regout )))) # (!\mux_4|gate_5|WideOr0~0_combout  & (((\contador_display|ff_1|q~regout  & 
// \contador_dezenas_duzias|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datab(\mux_4|gate_5|WideOr0~0_combout ),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~1 .lut_mask = "bc8c";
defparam \mux_4|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \bcd_1|gate_23|WideOr0 (
// Equation(s):
// \bcd_1|gate_23|WideOr0~combout  = (\mux_1|gate_5|WideOr0~3_combout ) # ((\mux_3|gate_5|WideOr0~2_combout  & ((!\mux_4|gate_5|WideOr0~1_combout ) # (!\mux_2|gate_5|WideOr0~2_combout ))) # (!\mux_3|gate_5|WideOr0~2_combout  & 
// (\mux_2|gate_5|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_2|gate_5|WideOr0~2_combout ),
	.datac(\mux_1|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_23|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_23|WideOr0 .lut_mask = "f6fe";
defparam \bcd_1|gate_23|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_23|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_23|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_23|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_23|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \bcd_1|gate_19|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_19|WideOr0~0_combout  = (\mux_1|gate_5|WideOr0~3_combout ) # ((\mux_3|gate_5|WideOr0~2_combout  & (\mux_2|gate_5|WideOr0~2_combout  & !\mux_4|gate_5|WideOr0~1_combout )) # (!\mux_3|gate_5|WideOr0~2_combout  & ((\mux_2|gate_5|WideOr0~2_combout 
// ) # (!\mux_4|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_2|gate_5|WideOr0~2_combout ),
	.datac(\mux_1|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_19|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_19|WideOr0~0 .lut_mask = "f4fd";
defparam \bcd_1|gate_19|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_19|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_19|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_19|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_19|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \bcd_1|gate_15|S~0 (
// Equation(s):
// \bcd_1|gate_15|S~0_combout  = ((!\mux_4|gate_5|WideOr0~1_combout  & ((\mux_3|gate_5|WideOr0~2_combout ) # (!\mux_2|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_2|gate_5|WideOr0~2_combout ),
	.datac(\mux_3|gate_5|WideOr0~2_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_15|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_15|S~0 .lut_mask = "00f3";
defparam \bcd_1|gate_15|S~0 .operation_mode = "normal";
defparam \bcd_1|gate_15|S~0 .output_mode = "comb_only";
defparam \bcd_1|gate_15|S~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_15|S~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_15|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \bcd_1|gate_12|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_12|WideOr0~0_combout  = (\mux_1|gate_5|WideOr0~3_combout ) # ((\mux_3|gate_5|WideOr0~2_combout  & ((!\mux_4|gate_5|WideOr0~1_combout ) # (!\mux_2|gate_5|WideOr0~2_combout ))) # (!\mux_3|gate_5|WideOr0~2_combout  & 
// (\mux_2|gate_5|WideOr0~2_combout  $ (!\mux_4|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_2|gate_5|WideOr0~2_combout ),
	.datac(\mux_1|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_12|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_12|WideOr0~0 .lut_mask = "f6fb";
defparam \bcd_1|gate_12|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_12|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_12|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_12|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_12|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \bcd_1|gate_7|WideOr0 (
// Equation(s):
// \bcd_1|gate_7|WideOr0~combout  = ((\mux_2|gate_5|WideOr0~2_combout ) # ((\mux_4|gate_5|WideOr0~1_combout ) # (!\mux_3|gate_5|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_2|gate_5|WideOr0~2_combout ),
	.datac(\mux_3|gate_5|WideOr0~2_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_7|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_7|WideOr0 .lut_mask = "ffcf";
defparam \bcd_1|gate_7|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_7|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_7|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_7|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_7|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \bcd_1|gate_6|WideOr0 (
// Equation(s):
// \bcd_1|gate_6|WideOr0~combout  = ((\mux_3|gate_5|WideOr0~2_combout  $ (!\mux_4|gate_5|WideOr0~1_combout )) # (!\mux_2|gate_5|WideOr0~2_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_2|gate_5|WideOr0~2_combout ),
	.datac(\mux_3|gate_5|WideOr0~2_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_6|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_6|WideOr0 .lut_mask = "f33f";
defparam \bcd_1|gate_6|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_6|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_6|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_6|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_6|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \bcd_1|gate_3|WideOr0 (
// Equation(s):
// \bcd_1|gate_3|WideOr0~combout  = (\mux_3|gate_5|WideOr0~2_combout ) # ((\mux_1|gate_5|WideOr0~3_combout ) # (\mux_2|gate_5|WideOr0~2_combout  $ (!\mux_4|gate_5|WideOr0~1_combout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_2|gate_5|WideOr0~2_combout ),
	.datac(\mux_1|gate_5|WideOr0~3_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_3|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_3|WideOr0 .lut_mask = "fefb";
defparam \bcd_1|gate_3|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_3|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_3|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_3|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_3|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxii_lcell \demux_1|gate_3|WideAnd0~2 (
// Equation(s):
// \demux_1|gate_3|WideAnd0~2_combout  = (((\contador_display|ff_1|q~regout  & !\contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_3|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_3|WideAnd0~2 .lut_mask = "00f0";
defparam \demux_1|gate_3|WideAnd0~2 .operation_mode = "normal";
defparam \demux_1|gate_3|WideAnd0~2 .output_mode = "comb_only";
defparam \demux_1|gate_3|WideAnd0~2 .register_cascade_mode = "off";
defparam \demux_1|gate_3|WideAnd0~2 .sum_lutc_input = "datac";
defparam \demux_1|gate_3|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \demux_1|gate_1|WideAnd0 (
// Equation(s):
// \demux_1|gate_1|WideAnd0~combout  = (((\contador_display|ff_1|q~regout ) # (\contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_1|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_1|WideAnd0 .lut_mask = "fff0";
defparam \demux_1|gate_1|WideAnd0 .operation_mode = "normal";
defparam \demux_1|gate_1|WideAnd0 .output_mode = "comb_only";
defparam \demux_1|gate_1|WideAnd0 .register_cascade_mode = "off";
defparam \demux_1|gate_1|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_1|gate_1|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m~I (
	.datain(\mef_1|gate_11|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(m));
// synopsys translate_off
defparam \m~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ve~I (
	.datain(\mef_1|gate_10|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(ve));
// synopsys translate_off
defparam \ve~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \al~I (
	.datain(\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(al));
// synopsys translate_off
defparam \al~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nal~I (
	.datain(!\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nal));
// synopsys translate_off
defparam \Nal~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ev~I (
	.datain(\mef_1|gate_8|S~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ev));
// synopsys translate_off
defparam \ev~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[0]~I (
	.datain(\mef_1|jk_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[0]));
// synopsys translate_off
defparam \mef_estado[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[1]~I (
	.datain(\mef_1|jk_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[1]));
// synopsys translate_off
defparam \mef_estado[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[0]));
// synopsys translate_off
defparam \Nout_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[1]~I (
	.datain(!\bcd_1|gate_23|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[1]));
// synopsys translate_off
defparam \Nout_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[2]~I (
	.datain(!\bcd_1|gate_19|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[2]));
// synopsys translate_off
defparam \Nout_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[3]~I (
	.datain(!\bcd_1|gate_15|S~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[3]));
// synopsys translate_off
defparam \Nout_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[4]~I (
	.datain(!\bcd_1|gate_12|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[4]));
// synopsys translate_off
defparam \Nout_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[5]~I (
	.datain(!\bcd_1|gate_7|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[5]));
// synopsys translate_off
defparam \Nout_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[6]~I (
	.datain(!\bcd_1|gate_6|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[6]));
// synopsys translate_off
defparam \Nout_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[7]~I (
	.datain(!\bcd_1|gate_3|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[7]));
// synopsys translate_off
defparam \Nout_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[0]~I (
	.datain(!\demux_1|gate_3|WideAnd0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[0]));
// synopsys translate_off
defparam \Nac_7segmentos[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[1]~I (
	.datain(!\demux_1|gate_3|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[1]));
// synopsys translate_off
defparam \Nac_7segmentos[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[2]~I (
	.datain(!\demux_1|gate_3|WideAnd0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[2]));
// synopsys translate_off
defparam \Nac_7segmentos[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[3]~I (
	.datain(\demux_1|gate_1|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[3]));
// synopsys translate_off
defparam \Nac_7segmentos[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[0]~I (
	.datain(\contador_1_buffer_secundario|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[0]));
// synopsys translate_off
defparam \test_buffer_secundario[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[1]~I (
	.datain(\contador_1_buffer_secundario|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[1]));
// synopsys translate_off
defparam \test_buffer_secundario[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[2]~I (
	.datain(\contador_1_buffer_secundario|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[2]));
// synopsys translate_off
defparam \test_buffer_secundario[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[3]~I (
	.datain(\contador_1_buffer_secundario|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[3]));
// synopsys translate_off
defparam \test_buffer_secundario[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[4]~I (
	.datain(\contador_1_buffer_secundario|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[4]));
// synopsys translate_off
defparam \test_buffer_secundario[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[5]~I (
	.datain(\contador_1_buffer_secundario|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[5]));
// synopsys translate_off
defparam \test_buffer_secundario[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[6]~I (
	.datain(\contador_1_buffer_secundario|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[6]));
// synopsys translate_off
defparam \test_buffer_secundario[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_min_rolhas[0]~I (
	.datain(\contador_2_buffer_secundario_controle_rolhas|ff_1|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_min_rolhas[0]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_min_rolhas[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_min_rolhas[1]~I (
	.datain(\contador_2_buffer_secundario_controle_rolhas|ff_2|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_min_rolhas[1]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_min_rolhas[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_min_rolhas[2]~I (
	.datain(\contador_2_buffer_secundario_controle_rolhas|ff_3|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_min_rolhas[2]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_min_rolhas[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_min_rolhas[3]~I (
	.datain(\contador_2_buffer_secundario_controle_rolhas|ff_4|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_min_rolhas[3]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_min_rolhas[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_min_rolhas[4]~I (
	.datain(\contador_2_buffer_secundario_controle_rolhas|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_min_rolhas[4]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_min_rolhas[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_operador[0]~I (
	.datain(\contador_3_buffer_secundario_controle_operador|ff_1|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_operador[0]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_operador[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_operador[1]~I (
	.datain(\contador_3_buffer_secundario_controle_operador|ff_2|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_operador[1]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_operador[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_operador[2]~I (
	.datain(\contador_3_buffer_secundario_controle_operador|ff_3|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_operador[2]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_operador[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_operador[3]~I (
	.datain(\contador_3_buffer_secundario_controle_operador|ff_4|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_operador[3]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_operador[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_operador[4]~I (
	.datain(\contador_3_buffer_secundario_controle_operador|ff_5|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_operador[4]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_operador[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_operador[5]~I (
	.datain(\contador_3_buffer_secundario_controle_operador|ff_6|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_operador[5]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_operador[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_controle_operador[6]~I (
	.datain(\contador_3_buffer_secundario_controle_operador|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_controle_operador[6]));
// synopsys translate_off
defparam \test_buffer_secundario_controle_operador[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_principal[0]~I (
	.datain(\contador_4_buffer_principal|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_principal[0]));
// synopsys translate_off
defparam \test_buffer_principal[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_principal[1]~I (
	.datain(\contador_4_buffer_principal|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_principal[1]));
// synopsys translate_off
defparam \test_buffer_principal[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_principal[2]~I (
	.datain(\contador_4_buffer_principal|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_principal[2]));
// synopsys translate_off
defparam \test_buffer_principal[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_principal[3]~I (
	.datain(\contador_4_buffer_principal|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_principal[3]));
// synopsys translate_off
defparam \test_buffer_principal[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_principal[4]~I (
	.datain(\contador_4_buffer_principal|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_principal[4]));
// synopsys translate_off
defparam \test_buffer_principal[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_load_reg_1~I (
	.datain(\ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_load_reg_1));
// synopsys translate_off
defparam \test_load_reg_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_up_down_buffer_2~I (
	.datain(\comb_81|gate_7|S~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_up_down_buffer_2));
// synopsys translate_off
defparam \test_up_down_buffer_2~I .operation_mode = "output";
// synopsys translate_on

endmodule
