{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754064287948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754064287948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 01 18:04:43 2025 " "Processing started: Fri Aug 01 18:04:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754064287948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064287948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dcqcn_scheduler -c dcqcn_scheduler " "Command: quartus_map --read_settings_files=on --write_settings_files=off dcqcn_scheduler -c dcqcn_scheduler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064287948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754064288569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754064288569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/rate_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/rate_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rate_ram_2_port-SYN " "Found design unit 1: rate_ram_2_port-SYN" {  } { { "../../../../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rate_RAM_2_PORT " "Found entity 1: Rate_RAM_2_PORT" {  } { { "../../../../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/flow_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/flow_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_ram_2_port-SYN " "Found design unit 1: flow_ram_2_port-SYN" {  } { { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flow_RAM_2_PORT " "Found entity 1: Flow_RAM_2_PORT" {  } { { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/calendar_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/calendar_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calendar_ram_2_port-SYN " "Found design unit 1: calendar_ram_2_port-SYN" {  } { { "../../../../Calendar_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calendar_RAM_2_PORT " "Found entity 1: Calendar_RAM_2_PORT" {  } { { "../../../../Calendar_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/scheduler_pipeline_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/scheduler_pipeline_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scheduler_pipeline_top-rtl " "Found design unit 1: Scheduler_pipeline_top-rtl" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scheduler_pipeline_top " "Found entity 1: Scheduler_pipeline_top" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/scheduler_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/scheduler_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scheduler_pipeline_main-rtl " "Found design unit 1: scheduler_pipeline_main-rtl" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298542 ""} { "Info" "ISGN_ENTITY_NAME" "1 scheduler_pipeline_main " "Found entity 1: scheduler_pipeline_main" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/fifo_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/fifo_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-rtl " "Found design unit 1: fifo-rtl" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298559 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/constants_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/constants_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants_pkg " "Found design unit 1: constants_pkg" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants_pkg-body " "Found design unit 2: constants_pkg-body" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/calendar_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/calendar_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calendar_cnt-rtl " "Found design unit 1: Calendar_cnt-rtl" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298585 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calendar_cnt " "Found entity 1: Calendar_cnt" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/calendar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/calendar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calendar-rtl " "Found design unit 1: Calendar-rtl" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calendar " "Found entity 1: Calendar" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064298596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064298596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scheduler_pipeline_top " "Elaborating entity \"Scheduler_pipeline_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754064298653 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rate_mem_enb Scheduler_pipeline_top.vhd(27) " "VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(27): used explicit default value for signal \"rate_mem_enb\" because signal was never assigned a value" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1754064298653 "|Scheduler_pipeline_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rate_mem_web Scheduler_pipeline_top.vhd(28) " "VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(28): used explicit default value for signal \"rate_mem_web\" because signal was never assigned a value" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1754064298653 "|Scheduler_pipeline_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rate_mem_addrb Scheduler_pipeline_top.vhd(29) " "VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(29): used explicit default value for signal \"rate_mem_addrb\" because signal was never assigned a value" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1754064298653 "|Scheduler_pipeline_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rate_mem_dib Scheduler_pipeline_top.vhd(30) " "VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(30): used explicit default value for signal \"rate_mem_dib\" because signal was never assigned a value" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1754064298653 "|Scheduler_pipeline_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rate_mem_dob Scheduler_pipeline_top.vhd(31) " "Verilog HDL or VHDL warning at Scheduler_pipeline_top.vhd(31): object \"rate_mem_dob\" assigned a value but never read" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754064298653 "|Scheduler_pipeline_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler_pipeline_main scheduler_pipeline_main:scheduler_inst " "Elaborating entity \"scheduler_pipeline_main\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\"" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "scheduler_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064298703 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_mem_dob Scheduler_pipeline.vhd(140) " "Verilog HDL or VHDL warning at Scheduler_pipeline.vhd(140): object \"flow_mem_dob\" assigned a value but never read" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754064298705 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full Scheduler_pipeline.vhd(157) " "Verilog HDL or VHDL warning at Scheduler_pipeline.vhd(157): object \"fifo_full\" assigned a value but never read" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754064298705 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flow_RAM_2_PORT scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst " "Elaborating entity \"Flow_RAM_2_PORT\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\"" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "Flow_ram_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064298781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../Flow_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064300128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064300160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 68 " "Parameter \"width_a\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 68 " "Parameter \"width_b\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064300162 ""}  } { { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754064300160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ll54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ll54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ll54 " "Found entity 1: altsyncram_ll54" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064300511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064300511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ll54 scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated " "Elaborating entity \"altsyncram_ll54\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064300511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vna " "Found entity 1: decode_vna" {  } { { "db/decode_vna.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/decode_vna.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064301079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064301079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vna scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|decode_vna:decode2 " "Elaborating entity \"decode_vna\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|decode_vna:decode2\"" {  } { { "db/altsyncram_ll54.tdf" "decode2" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5kb " "Found entity 1: mux_5kb" {  } { { "db/mux_5kb.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_5kb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064301166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064301166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5kb scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|mux_5kb:mux4 " "Elaborating entity \"mux_5kb\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|mux_5kb:mux4\"" {  } { { "db/altsyncram_ll54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calendar scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst " "Elaborating entity \"Calendar\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\"" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "calendar_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calendar_cnt scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_cnt:Calendar_cnt_inst " "Elaborating entity \"Calendar_cnt\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_cnt:Calendar_cnt_inst\"" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" "Calendar_cnt_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calendar_RAM_2_PORT scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst " "Elaborating entity \"Calendar_RAM_2_PORT\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\"" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" "Calendar_ram_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../Calendar_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../Calendar_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 19 " "Parameter \"width_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064301466 ""}  } { { "../../../../Calendar_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754064301466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l54 " "Found entity 1: altsyncram_1l54" {  } { { "db/altsyncram_1l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_1l54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064301545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064301545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l54 scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\|altsyncram_1l54:auto_generated " "Elaborating entity \"altsyncram_1l54\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\|altsyncram_1l54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fma " "Found entity 1: decode_fma" {  } { { "db/decode_fma.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/decode_fma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064301663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064301663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fma scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\|altsyncram_1l54:auto_generated\|decode_fma:decode2 " "Elaborating entity \"decode_fma\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\|altsyncram_1l54:auto_generated\|decode_fma:decode2\"" {  } { { "db/altsyncram_1l54.tdf" "decode2" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_1l54.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_hib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064301715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064301715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\|altsyncram_1l54:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|Calendar:calendar_inst\|Calendar_RAM_2_PORT:Calendar_ram_inst\|altsyncram:altsyncram_component\|altsyncram_1l54:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_1l54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_1l54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\"" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "fifo_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rate_RAM_2_PORT Rate_RAM_2_PORT:Rate_ram_inst " "Elaborating entity \"Rate_RAM_2_PORT\" for hierarchy \"Rate_RAM_2_PORT:Rate_ram_inst\"" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "Rate_ram_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../Rate_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064301998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064302018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064302018 ""}  } { { "../../../../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754064302018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l54 " "Found entity 1: altsyncram_9l54" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_9l54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064302125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064302125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9l54 Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated " "Elaborating entity \"altsyncram_9l54\" for hierarchy \"Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064302125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjb " "Found entity 1: mux_vjb" {  } { { "db/mux_vjb.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_vjb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064302298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064302298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjb Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|mux_vjb:mux4 " "Elaborating entity \"mux_vjb\" for hierarchy \"Rate_RAM_2_PORT:Rate_ram_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|mux_vjb:mux4\"" {  } { { "db/altsyncram_9l54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_9l54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064302298 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a19 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a20 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a21 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a22 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a23 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a87 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 3187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a88 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a89 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a90 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a91 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a155 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 5635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a156 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a157 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 5707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a158 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 5743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a159 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 5779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a223 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 8083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a224 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 8119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a225 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 8155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a226 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 8191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a227 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 8227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a291 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 10531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a292 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 10567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a293 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 10603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a294 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 10639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a295 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 10675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a359 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 12979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a360 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 13015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a361 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 13051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a362 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 13087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a363 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 13123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a427 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 15427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a428 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 15463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a429 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 15499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a430 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 15535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a431 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 15571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a495 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 17875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a496 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 17911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a497 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 17947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a498 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 17983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a499 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 18019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a563 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 20323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a564 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 20359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a565 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 20395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a566 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 20431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a567 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 20467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a631 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 22771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a632 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 22807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a633 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 22843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a634 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 22879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a635 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 22915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a699 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 25219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a700 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 25255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a701 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 25291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a702 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 25327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a703 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 25363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a767 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 27667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a768 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 27703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a769 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 27739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a770 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 27775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a771 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 27811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a835 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 30115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a836 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 30151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a837 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 30187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a838 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 30223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a839 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 30259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a903 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 32563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a904 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 32599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a905 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 32635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a906 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 32671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a907 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 32707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a971 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 35011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a971"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a972 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 35047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a972"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a973 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 35083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a973"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a974 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 35119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a974"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a975 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 35155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a975"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1039 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 37459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1039"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1040 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 37495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1041 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 37531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1041"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1042 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 37567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1042"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1043 " "Synthesized away node \"scheduler_pipeline_main:scheduler_inst\|Flow_RAM_2_PORT:Flow_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ll54:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_ll54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf" 37603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../../Flow_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd" 70 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd" 188 0 0 } } { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754064303233 "|Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1043"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1754064303233 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1754064303233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754064304405 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|fifo_mem_rtl_0 " "Inferred RAM node \"scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|fifo_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1754064304488 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|fifo_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|fifo_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif " "Parameter INIT_FILE set to db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1754064304993 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1754064304993 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1754064304993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|altsyncram:fifo_mem_rtl_0 " "Elaborated megafunction instantiation \"scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|altsyncram:fifo_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064305072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|altsyncram:fifo_mem_rtl_0 " "Instantiated megafunction \"scheduler_pipeline_main:scheduler_inst\|fifo:fifo_inst\|altsyncram:fifo_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754064305072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754064305072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh02 " "Found entity 1: altsyncram_fh02" {  } { { "db/altsyncram_fh02.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_fh02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754064305136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064305136 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "qp_out\[19\] GND " "Pin \"qp_out\[19\]\" is stuck at GND" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754064306363 "|Scheduler_pipeline_top|qp_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qp_out\[20\] GND " "Pin \"qp_out\[20\]\" is stuck at GND" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754064306363 "|Scheduler_pipeline_top|qp_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qp_out\[21\] GND " "Pin \"qp_out\[21\]\" is stuck at GND" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754064306363 "|Scheduler_pipeline_top|qp_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qp_out\[22\] GND " "Pin \"qp_out\[22\]\" is stuck at GND" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754064306363 "|Scheduler_pipeline_top|qp_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qp_out\[23\] GND " "Pin \"qp_out\[23\]\" is stuck at GND" {  } { { "../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754064306363 "|Scheduler_pipeline_top|qp_out[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1754064306363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754064307166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754064309051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754064309051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3100 " "Implemented 3100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754064309708 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754064309708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1581 " "Implemented 1581 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754064309708 ""} { "Info" "ICUT_CUT_TM_RAMS" "1468 " "Implemented 1468 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1754064309708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754064309708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754064309762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 01 18:05:09 2025 " "Processing ended: Fri Aug 01 18:05:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754064309762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754064309762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754064309762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754064309762 ""}
