;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 13.11.2018. 14:13:43
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x16A50000  	5797
0x0008	0x15590000  	5465
0x000C	0x15590000  	5465
0x0010	0x15590000  	5465
0x0014	0x15590000  	5465
0x0018	0x15590000  	5465
0x001C	0x15590000  	5465
0x0020	0x15590000  	5465
0x0024	0x15590000  	5465
0x0028	0x15590000  	5465
0x002C	0x15590000  	5465
0x0030	0x15590000  	5465
0x0034	0x15590000  	5465
0x0038	0x15590000  	5465
0x003C	0x15590000  	5465
0x0040	0x15590000  	5465
0x0044	0x15590000  	5465
0x0048	0x15590000  	5465
0x004C	0x15590000  	5465
0x0050	0x15590000  	5465
0x0054	0x15590000  	5465
0x0058	0x15590000  	5465
0x005C	0x15590000  	5465
0x0060	0x15590000  	5465
0x0064	0x15590000  	5465
0x0068	0x15590000  	5465
0x006C	0x15590000  	5465
0x0070	0x15590000  	5465
0x0074	0x15590000  	5465
0x0078	0x15590000  	5465
0x007C	0x15590000  	5465
0x0080	0x15590000  	5465
0x0084	0x15590000  	5465
0x0088	0x15590000  	5465
0x008C	0x15590000  	5465
0x0090	0x15590000  	5465
0x0094	0x15590000  	5465
0x0098	0x15590000  	5465
0x009C	0x15590000  	5465
0x00A0	0x15590000  	5465
0x00A4	0x15590000  	5465
0x00A8	0x15590000  	5465
0x00AC	0x15590000  	5465
0x00B0	0x15590000  	5465
0x00B4	0x15590000  	5465
0x00B8	0x15590000  	5465
0x00BC	0x15590000  	5465
0x00C0	0x15590000  	5465
0x00C4	0x15590000  	5465
0x00C8	0x15590000  	5465
0x00CC	0x15590000  	5465
0x00D0	0x15590000  	5465
0x00D4	0x15590000  	5465
0x00D8	0x15590000  	5465
0x00DC	0x15590000  	5465
0x00E0	0x15590000  	5465
0x00E4	0x15590000  	5465
0x00E8	0x15590000  	5465
0x00EC	0x15590000  	5465
0x00F0	0x15590000  	5465
0x00F4	0x15590000  	5465
0x00F8	0x15590000  	5465
0x00FC	0x15590000  	5465
0x0100	0x15590000  	5465
0x0104	0x15590000  	5465
0x0108	0x15590000  	5465
0x010C	0x15590000  	5465
0x0110	0x15590000  	5465
0x0114	0x15590000  	5465
0x0118	0x15590000  	5465
0x011C	0x15590000  	5465
0x0120	0x15590000  	5465
0x0124	0x15590000  	5465
0x0128	0x15590000  	5465
0x012C	0x15590000  	5465
0x0130	0x15590000  	5465
0x0134	0x15590000  	5465
0x0138	0x15590000  	5465
0x013C	0x15590000  	5465
0x0140	0x15590000  	5465
0x0144	0x15590000  	5465
0x0148	0x15590000  	5465
0x014C	0x15590000  	5465
; end of ____SysVT
_main:
;Click_MagneticLinear_STM.c, 58 :: 		void main()
0x16A4	0xF7FFFF5C  BL	5472
0x16A8	0xF000F984  BL	6580
0x16AC	0xF7FFFF4A  BL	5444
0x16B0	0xF000F940  BL	6452
;Click_MagneticLinear_STM.c, 60 :: 		systemInit();
0x16B4	0xF7FFFED4  BL	_systemInit+0
;Click_MagneticLinear_STM.c, 61 :: 		applicationInit();
0x16B8	0xF7FFFEC2  BL	_applicationInit+0
;Click_MagneticLinear_STM.c, 63 :: 		while (1)
L_main4:
;Click_MagneticLinear_STM.c, 65 :: 		applicationTask();
0x16BC	0xF7FFFEFC  BL	_applicationTask+0
;Click_MagneticLinear_STM.c, 66 :: 		}
0x16C0	0xE7FC    B	L_main4
;Click_MagneticLinear_STM.c, 67 :: 		}
L_end_main:
L__main_end_loop:
0x16C2	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x13C0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x13C2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x13C6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x13CA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x13CE	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x13D0	0xB001    ADD	SP, SP, #4
0x13D2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x1508	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x150A	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x150E	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x1512	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x1516	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x1518	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x151C	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x151E	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x1520	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x1522	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x1526	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x152A	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x152C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x1530	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x1532	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x1534	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x1538	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x153C	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x153E	0xB001    ADD	SP, SP, #4
0x1540	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_MagneticLinear_STM.c, 30 :: 		void systemInit()
0x1460	0xB081    SUB	SP, SP, #4
0x1462	0xF8CDE000  STR	LR, [SP, #0]
;Click_MagneticLinear_STM.c, 32 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x1466	0x2200    MOVS	R2, #0
0x1468	0x2102    MOVS	R1, #2
0x146A	0x2000    MOVS	R0, #0
0x146C	0xF7FFFF3A  BL	_mikrobus_gpioInit+0
;Click_MagneticLinear_STM.c, 33 :: 		mikrobus_spiInit( _MIKROBUS1, &_MAGNETICLINEAR_SPI_CFG[0] );
0x1470	0x480E    LDR	R0, [PC, #56]
0x1472	0x4601    MOV	R1, R0
0x1474	0x2000    MOVS	R0, #0
0x1476	0xF7FFFF1D  BL	_mikrobus_spiInit+0
;Click_MagneticLinear_STM.c, 34 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x147A	0xF2425180  MOVW	R1, #9600
0x147E	0x2020    MOVS	R0, #32
0x1480	0xF7FFFE9A  BL	_mikrobus_logInit+0
;Click_MagneticLinear_STM.c, 35 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x1484	0x480A    LDR	R0, [PC, #40]
0x1486	0x2102    MOVS	R1, #2
0x1488	0xF7FFFF4E  BL	_mikrobus_logWrite+0
;Click_MagneticLinear_STM.c, 36 :: 		Delay_ms( 100 );
0x148C	0xF644777F  MOVW	R7, #20351
0x1490	0xF2C00712  MOVT	R7, #18
0x1494	0xBF00    NOP
0x1496	0xBF00    NOP
L_systemInit0:
0x1498	0x1E7F    SUBS	R7, R7, #1
0x149A	0xD1FD    BNE	L_systemInit0
0x149C	0xBF00    NOP
0x149E	0xBF00    NOP
0x14A0	0xBF00    NOP
;Click_MagneticLinear_STM.c, 37 :: 		}
L_end_systemInit:
0x14A2	0xF8DDE000  LDR	LR, [SP, #0]
0x14A6	0xB001    ADD	SP, SP, #4
0x14A8	0x4770    BX	LR
0x14AA	0xBF00    NOP
0x14AC	0x192C0000  	__MAGNETICLINEAR_SPI_CFG+0
0x14B0	0x00002000  	?lstr1_Click_MagneticLinear_STM+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x12E4	0xB081    SUB	SP, SP, #4
0x12E6	0xF8CDE000  STR	LR, [SP, #0]
0x12EA	0xFA5FF981  UXTB	R9, R1
0x12EE	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x12F2	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x12F4	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x12F8	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x12FC	0xF7FFFD00  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x1300	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x1302	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x1306	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x130A	0xF7FFFDD5  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x130E	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x1310	0x2001    MOVS	R0, #1
0x1312	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x1314	0x2800    CMP	R0, #0
0x1316	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x1318	0x2801    CMP	R0, #1
0x131A	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x131C	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x131E	0xF8DDE000  LDR	LR, [SP, #0]
0x1322	0xB001    ADD	SP, SP, #4
0x1324	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0D00	0xB081    SUB	SP, SP, #4
0x0D02	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x0D06	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x0D08	0x2901    CMP	R1, #1
0x0D0A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x0D0C	0xF2400110  MOVW	R1, #16
0x0D10	0x4865    LDR	R0, [PC, #404]
0x0D12	0xF7FFFEFF  BL	_GPIO_Digital_Input+0
0x0D16	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x0D18	0xF2400110  MOVW	R1, #16
0x0D1C	0x4862    LDR	R0, [PC, #392]
0x0D1E	0xF7FFFEAD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x0D22	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x0D24	0x2901    CMP	R1, #1
0x0D26	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x0D28	0xF2400104  MOVW	R1, #4
0x0D2C	0x485F    LDR	R0, [PC, #380]
0x0D2E	0xF7FFFEF1  BL	_GPIO_Digital_Input+0
0x0D32	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x0D34	0xF2400104  MOVW	R1, #4
0x0D38	0x485C    LDR	R0, [PC, #368]
0x0D3A	0xF7FFFE9F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x0D3E	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x0D40	0x2901    CMP	R1, #1
0x0D42	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x0D44	0xF2420100  MOVW	R1, #8192
0x0D48	0x4859    LDR	R0, [PC, #356]
0x0D4A	0xF7FFFEE3  BL	_GPIO_Digital_Input+0
0x0D4E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x0D50	0xF2420100  MOVW	R1, #8192
0x0D54	0x4856    LDR	R0, [PC, #344]
0x0D56	0xF7FFFE91  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x0D5A	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x0D5C	0x2901    CMP	R1, #1
0x0D5E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x0D60	0xF2404100  MOVW	R1, #1024
0x0D64	0x4851    LDR	R0, [PC, #324]
0x0D66	0xF7FFFED5  BL	_GPIO_Digital_Input+0
0x0D6A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x0D6C	0xF2404100  MOVW	R1, #1024
0x0D70	0x484E    LDR	R0, [PC, #312]
0x0D72	0xF7FFFE83  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x0D76	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x0D78	0x2901    CMP	R1, #1
0x0D7A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x0D7C	0xF6400100  MOVW	R1, #2048
0x0D80	0x484A    LDR	R0, [PC, #296]
0x0D82	0xF7FFFEC7  BL	_GPIO_Digital_Input+0
0x0D86	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x0D88	0xF6400100  MOVW	R1, #2048
0x0D8C	0x4847    LDR	R0, [PC, #284]
0x0D8E	0xF7FFFE75  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x0D92	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x0D94	0x2901    CMP	R1, #1
0x0D96	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x0D98	0xF2410100  MOVW	R1, #4096
0x0D9C	0x4843    LDR	R0, [PC, #268]
0x0D9E	0xF7FFFEB9  BL	_GPIO_Digital_Input+0
0x0DA2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x0DA4	0xF2410100  MOVW	R1, #4096
0x0DA8	0x4840    LDR	R0, [PC, #256]
0x0DAA	0xF7FFFE67  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x0DAE	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x0DB0	0x2901    CMP	R1, #1
0x0DB2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x0DB4	0xF2400101  MOVW	R1, #1
0x0DB8	0x483B    LDR	R0, [PC, #236]
0x0DBA	0xF7FFFEAB  BL	_GPIO_Digital_Input+0
0x0DBE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x0DC0	0xF2400101  MOVW	R1, #1
0x0DC4	0x4838    LDR	R0, [PC, #224]
0x0DC6	0xF7FFFE59  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x0DCA	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x0DCC	0x2901    CMP	R1, #1
0x0DCE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x0DD0	0xF2404100  MOVW	R1, #1024
0x0DD4	0x4836    LDR	R0, [PC, #216]
0x0DD6	0xF7FFFE9D  BL	_GPIO_Digital_Input+0
0x0DDA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x0DDC	0xF2404100  MOVW	R1, #1024
0x0DE0	0x4833    LDR	R0, [PC, #204]
0x0DE2	0xF7FFFE4B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x0DE6	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x0DE8	0x2901    CMP	R1, #1
0x0DEA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x0DEC	0xF2402100  MOVW	R1, #512
0x0DF0	0x482F    LDR	R0, [PC, #188]
0x0DF2	0xF7FFFE8F  BL	_GPIO_Digital_Input+0
0x0DF6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x0DF8	0xF2402100  MOVW	R1, #512
0x0DFC	0x482C    LDR	R0, [PC, #176]
0x0DFE	0xF7FFFE3D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x0E02	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x0E04	0x2901    CMP	R1, #1
0x0E06	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x0E08	0xF2401100  MOVW	R1, #256
0x0E0C	0x4828    LDR	R0, [PC, #160]
0x0E0E	0xF7FFFE81  BL	_GPIO_Digital_Input+0
0x0E12	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x0E14	0xF2401100  MOVW	R1, #256
0x0E18	0x4825    LDR	R0, [PC, #148]
0x0E1A	0xF7FFFE2F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x0E1E	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x0E20	0x2901    CMP	R1, #1
0x0E22	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x0E24	0xF2400140  MOVW	R1, #64
0x0E28	0x4822    LDR	R0, [PC, #136]
0x0E2A	0xF7FFFE73  BL	_GPIO_Digital_Input+0
0x0E2E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x0E30	0xF2400140  MOVW	R1, #64
0x0E34	0x481F    LDR	R0, [PC, #124]
0x0E36	0xF7FFFE21  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x0E3A	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x0E3C	0x2901    CMP	R1, #1
0x0E3E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x0E40	0xF2400180  MOVW	R1, #128
0x0E44	0x481B    LDR	R0, [PC, #108]
0x0E46	0xF7FFFE65  BL	_GPIO_Digital_Input+0
0x0E4A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x0E4C	0xF2400180  MOVW	R1, #128
0x0E50	0x4818    LDR	R0, [PC, #96]
0x0E52	0xF7FFFE13  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x0E56	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x0E58	0x2001    MOVS	R0, #1
0x0E5A	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0E5C	0x2800    CMP	R0, #0
0x0E5E	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x0E62	0x2801    CMP	R0, #1
0x0E64	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x0E68	0x2802    CMP	R0, #2
0x0E6A	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x0E6E	0x2803    CMP	R0, #3
0x0E70	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x0E74	0x2804    CMP	R0, #4
0x0E76	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x0E7A	0x2805    CMP	R0, #5
0x0E7C	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x0E80	0x2806    CMP	R0, #6
0x0E82	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x0E86	0x2807    CMP	R0, #7
0x0E88	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x0E8A	0x2808    CMP	R0, #8
0x0E8C	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x0E8E	0x2809    CMP	R0, #9
0x0E90	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x0E92	0x280A    CMP	R0, #10
0x0E94	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x0E96	0x280B    CMP	R0, #11
0x0E98	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x0E9A	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x0E9C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x0E9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA2	0xB001    ADD	SP, SP, #4
0x0EA4	0x4770    BX	LR
0x0EA6	0xBF00    NOP
0x0EA8	0x08004001  	GPIOA_BASE+0
0x0EAC	0x10004001  	GPIOC_BASE+0
0x0EB0	0x14004001  	GPIOD_BASE+0
0x0EB4	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0B14	0xB081    SUB	SP, SP, #4
0x0B16	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x0B1A	0xF04F0242  MOV	R2, #66
0x0B1E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0B20	0xF7FFFCAC  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x0B24	0xF8DDE000  LDR	LR, [SP, #0]
0x0B28	0xB001    ADD	SP, SP, #4
0x0B2A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x047C	0xB081    SUB	SP, SP, #4
0x047E	0xF8CDE000  STR	LR, [SP, #0]
0x0482	0xB28C    UXTH	R4, R1
0x0484	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0486	0x4B77    LDR	R3, [PC, #476]
0x0488	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x048C	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x048E	0x4618    MOV	R0, R3
0x0490	0xF7FFFF04  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0494	0xF1B40FFF  CMP	R4, #255
0x0498	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x049A	0x4B73    LDR	R3, [PC, #460]
0x049C	0x429D    CMP	R5, R3
0x049E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x04A0	0xF04F3333  MOV	R3, #858993459
0x04A4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x04A6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x04A8	0x2D42    CMP	R5, #66
0x04AA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x04AC	0xF04F3344  MOV	R3, #1145324612
0x04B0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x04B2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x04B4	0xF64F73FF  MOVW	R3, #65535
0x04B8	0x429C    CMP	R4, R3
0x04BA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x04BC	0x4B6A    LDR	R3, [PC, #424]
0x04BE	0x429D    CMP	R5, R3
0x04C0	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x04C2	0xF04F3333  MOV	R3, #858993459
0x04C6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x04C8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x04CA	0xF04F3333  MOV	R3, #858993459
0x04CE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x04D0	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x04D2	0x2D42    CMP	R5, #66
0x04D4	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x04D6	0xF04F3344  MOV	R3, #1145324612
0x04DA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x04DC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x04DE	0xF04F3344  MOV	R3, #1145324612
0x04E2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x04E4	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x04E6	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x04E8	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x04EA	0xF0050301  AND	R3, R5, #1
0x04EE	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x04F0	0x2100    MOVS	R1, #0
0x04F2	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x04F4	0xF0050302  AND	R3, R5, #2
0x04F8	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x04FA	0xF40573C0  AND	R3, R5, #384
0x04FE	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0500	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0502	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0504	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0506	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0508	0xF0050304  AND	R3, R5, #4
0x050C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x050E	0xF0050320  AND	R3, R5, #32
0x0512	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0514	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0516	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0518	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x051A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x051C	0xF0050308  AND	R3, R5, #8
0x0520	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0522	0xF0050320  AND	R3, R5, #32
0x0526	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0528	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x052A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x052C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x052E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0530	0x4B4E    LDR	R3, [PC, #312]
0x0532	0xEA050303  AND	R3, R5, R3, LSL #0
0x0536	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0538	0x2003    MOVS	R0, #3
0x053A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x053C	0xF4057300  AND	R3, R5, #512
0x0540	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0542	0x2002    MOVS	R0, #2
0x0544	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0546	0xF4056380  AND	R3, R5, #1024
0x054A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x054C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x054E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0550	0xF005030C  AND	R3, R5, #12
0x0554	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0556	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0558	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x055A	0xF00403FF  AND	R3, R4, #255
0x055E	0xB29B    UXTH	R3, R3
0x0560	0x2B00    CMP	R3, #0
0x0562	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0564	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0566	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0568	0xFA1FF884  UXTH	R8, R4
0x056C	0x4632    MOV	R2, R6
0x056E	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0570	0x2808    CMP	R0, #8
0x0572	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0574	0xF04F0301  MOV	R3, #1
0x0578	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x057C	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0580	0x42A3    CMP	R3, R4
0x0582	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0584	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0586	0xF04F030F  MOV	R3, #15
0x058A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x058C	0x43DB    MVN	R3, R3
0x058E	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0592	0xFA01F305  LSL	R3, R1, R5
0x0596	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x059A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x059C	0xF4067381  AND	R3, R6, #258
0x05A0	0xF5B37F81  CMP	R3, #258
0x05A4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x05A6	0xF2020414  ADDW	R4, R2, #20
0x05AA	0xF04F0301  MOV	R3, #1
0x05AE	0x4083    LSLS	R3, R0
0x05B0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x05B2	0xF0060382  AND	R3, R6, #130
0x05B6	0x2B82    CMP	R3, #130
0x05B8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x05BA	0xF2020410  ADDW	R4, R2, #16
0x05BE	0xF04F0301  MOV	R3, #1
0x05C2	0x4083    LSLS	R3, R0
0x05C4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x05C6	0x462F    MOV	R7, R5
0x05C8	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x05CA	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x05CC	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x05CE	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x05D0	0xFA1FF088  UXTH	R0, R8
0x05D4	0x460F    MOV	R7, R1
0x05D6	0x4631    MOV	R1, R6
0x05D8	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x05DA	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x05DC	0x460F    MOV	R7, R1
0x05DE	0x4629    MOV	R1, R5
0x05E0	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x05E2	0xF1B00FFF  CMP	R0, #255
0x05E6	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x05E8	0x1D33    ADDS	R3, R6, #4
0x05EA	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x05EE	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x05F0	0x2A08    CMP	R2, #8
0x05F2	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x05F4	0xF2020408  ADDW	R4, R2, #8
0x05F8	0xF04F0301  MOV	R3, #1
0x05FC	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0600	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0604	0x42A3    CMP	R3, R4
0x0606	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0608	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x060A	0xF04F030F  MOV	R3, #15
0x060E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0610	0x43DB    MVN	R3, R3
0x0612	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0616	0xFA07F305  LSL	R3, R7, R5
0x061A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x061E	0xF4017381  AND	R3, R1, #258
0x0622	0xF5B37F81  CMP	R3, #258
0x0626	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0628	0xF2060514  ADDW	R5, R6, #20
0x062C	0xF2020408  ADDW	R4, R2, #8
0x0630	0xF04F0301  MOV	R3, #1
0x0634	0x40A3    LSLS	R3, R4
0x0636	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0638	0xF0010382  AND	R3, R1, #130
0x063C	0x2B82    CMP	R3, #130
0x063E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0640	0xF2060510  ADDW	R5, R6, #16
0x0644	0xF2020408  ADDW	R4, R2, #8
0x0648	0xF04F0301  MOV	R3, #1
0x064C	0x40A3    LSLS	R3, R4
0x064E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0650	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0652	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0654	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0656	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0658	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x065C	0xF8DDE000  LDR	LR, [SP, #0]
0x0660	0xB001    ADD	SP, SP, #4
0x0662	0x4770    BX	LR
0x0664	0xFC00FFFF  	#-1024
0x0668	0x00140008  	#524308
0x066C	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x029C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x029E	0x4919    LDR	R1, [PC, #100]
0x02A0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x02A4	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x02A6	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x02A8	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x02AA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x02AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x02AE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x02B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x02B2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x02B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x02B6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x02B8	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x02BA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x02BC	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x02BE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x02C0	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x02C2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x02C6	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x02C8	0x490F    LDR	R1, [PC, #60]
0x02CA	0x4288    CMP	R0, R1
0x02CC	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x02CE	0x490F    LDR	R1, [PC, #60]
0x02D0	0x4288    CMP	R0, R1
0x02D2	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x02D4	0x490E    LDR	R1, [PC, #56]
0x02D6	0x4288    CMP	R0, R1
0x02D8	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x02DA	0x490E    LDR	R1, [PC, #56]
0x02DC	0x4288    CMP	R0, R1
0x02DE	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x02E0	0x490D    LDR	R1, [PC, #52]
0x02E2	0x4288    CMP	R0, R1
0x02E4	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x02E6	0x490D    LDR	R1, [PC, #52]
0x02E8	0x4288    CMP	R0, R1
0x02EA	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x02EC	0x490C    LDR	R1, [PC, #48]
0x02EE	0x4288    CMP	R0, R1
0x02F0	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x02F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x02F4	0x490B    LDR	R1, [PC, #44]
0x02F6	0x6809    LDR	R1, [R1, #0]
0x02F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x02FC	0x4909    LDR	R1, [PC, #36]
0x02FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0300	0xB001    ADD	SP, SP, #4
0x0302	0x4770    BX	LR
0x0304	0xFC00FFFF  	#-1024
0x0308	0x08004001  	#1073809408
0x030C	0x0C004001  	#1073810432
0x0310	0x10004001  	#1073811456
0x0314	0x14004001  	#1073812480
0x0318	0x18004001  	#1073813504
0x031C	0x1C004001  	#1073814528
0x0320	0x20004001  	#1073815552
0x0324	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0A7C	0xB081    SUB	SP, SP, #4
0x0A7E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0A82	0x4A04    LDR	R2, [PC, #16]
0x0A84	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0A86	0xF7FFFCF9  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0A8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A8E	0xB001    ADD	SP, SP, #4
0x0A90	0x4770    BX	LR
0x0A92	0xBF00    NOP
0x0A94	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0EB8	0xB081    SUB	SP, SP, #4
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x0EBE	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x0EC0	0x2901    CMP	R1, #1
0x0EC2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x0EC4	0xF2400120  MOVW	R1, #32
0x0EC8	0x4865    LDR	R0, [PC, #404]
0x0ECA	0xF7FFFE23  BL	_GPIO_Digital_Input+0
0x0ECE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x0ED0	0xF2400120  MOVW	R1, #32
0x0ED4	0x4862    LDR	R0, [PC, #392]
0x0ED6	0xF7FFFDD1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x0EDA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x0EDC	0x2901    CMP	R1, #1
0x0EDE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x0EE0	0xF2400108  MOVW	R1, #8
0x0EE4	0x485F    LDR	R0, [PC, #380]
0x0EE6	0xF7FFFE15  BL	_GPIO_Digital_Input+0
0x0EEA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x0EEC	0xF2400108  MOVW	R1, #8
0x0EF0	0x485C    LDR	R0, [PC, #368]
0x0EF2	0xF7FFFDC3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x0EF6	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x0EF8	0x2901    CMP	R1, #1
0x0EFA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x0EFC	0xF2440100  MOVW	R1, #16384
0x0F00	0x4859    LDR	R0, [PC, #356]
0x0F02	0xF7FFFE07  BL	_GPIO_Digital_Input+0
0x0F06	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x0F08	0xF2440100  MOVW	R1, #16384
0x0F0C	0x4856    LDR	R0, [PC, #344]
0x0F0E	0xF7FFFDB5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x0F12	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x0F14	0x2901    CMP	R1, #1
0x0F16	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x0F18	0xF2404100  MOVW	R1, #1024
0x0F1C	0x4851    LDR	R0, [PC, #324]
0x0F1E	0xF7FFFDF9  BL	_GPIO_Digital_Input+0
0x0F22	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x0F24	0xF2404100  MOVW	R1, #1024
0x0F28	0x484E    LDR	R0, [PC, #312]
0x0F2A	0xF7FFFDA7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x0F2E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x0F30	0x2901    CMP	R1, #1
0x0F32	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x0F34	0xF6400100  MOVW	R1, #2048
0x0F38	0x484A    LDR	R0, [PC, #296]
0x0F3A	0xF7FFFDEB  BL	_GPIO_Digital_Input+0
0x0F3E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x0F40	0xF6400100  MOVW	R1, #2048
0x0F44	0x4847    LDR	R0, [PC, #284]
0x0F46	0xF7FFFD99  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x0F4A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x0F4C	0x2901    CMP	R1, #1
0x0F4E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x0F50	0xF2410100  MOVW	R1, #4096
0x0F54	0x4843    LDR	R0, [PC, #268]
0x0F56	0xF7FFFDDD  BL	_GPIO_Digital_Input+0
0x0F5A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x0F5C	0xF2410100  MOVW	R1, #4096
0x0F60	0x4840    LDR	R0, [PC, #256]
0x0F62	0xF7FFFD8B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x0F66	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x0F68	0x2901    CMP	R1, #1
0x0F6A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x0F6C	0xF2410100  MOVW	R1, #4096
0x0F70	0x483D    LDR	R0, [PC, #244]
0x0F72	0xF7FFFDCF  BL	_GPIO_Digital_Input+0
0x0F76	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x0F78	0xF2410100  MOVW	R1, #4096
0x0F7C	0x483A    LDR	R0, [PC, #232]
0x0F7E	0xF7FFFD7D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x0F82	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x0F84	0x2901    CMP	R1, #1
0x0F86	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x0F88	0xF6400100  MOVW	R1, #2048
0x0F8C	0x4836    LDR	R0, [PC, #216]
0x0F8E	0xF7FFFDC1  BL	_GPIO_Digital_Input+0
0x0F92	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x0F94	0xF6400100  MOVW	R1, #2048
0x0F98	0x4833    LDR	R0, [PC, #204]
0x0F9A	0xF7FFFD6F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x0F9E	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x0FA0	0x2901    CMP	R1, #1
0x0FA2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x0FA4	0xF2400140  MOVW	R1, #64
0x0FA8	0x482F    LDR	R0, [PC, #188]
0x0FAA	0xF7FFFDB3  BL	_GPIO_Digital_Input+0
0x0FAE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x0FB0	0xF2400140  MOVW	R1, #64
0x0FB4	0x482C    LDR	R0, [PC, #176]
0x0FB6	0xF7FFFD61  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x0FBA	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x0FBC	0x2901    CMP	R1, #1
0x0FBE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x0FC0	0xF2400120  MOVW	R1, #32
0x0FC4	0x4828    LDR	R0, [PC, #160]
0x0FC6	0xF7FFFDA5  BL	_GPIO_Digital_Input+0
0x0FCA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x0FCC	0xF2400120  MOVW	R1, #32
0x0FD0	0x4825    LDR	R0, [PC, #148]
0x0FD2	0xF7FFFD53  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x0FD6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x0FD8	0x2901    CMP	R1, #1
0x0FDA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x0FDC	0xF2400140  MOVW	R1, #64
0x0FE0	0x4822    LDR	R0, [PC, #136]
0x0FE2	0xF7FFFD97  BL	_GPIO_Digital_Input+0
0x0FE6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x0FE8	0xF2400140  MOVW	R1, #64
0x0FEC	0x481F    LDR	R0, [PC, #124]
0x0FEE	0xF7FFFD45  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x0FF2	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x0FF4	0x2901    CMP	R1, #1
0x0FF6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x0FF8	0xF2400180  MOVW	R1, #128
0x0FFC	0x481B    LDR	R0, [PC, #108]
0x0FFE	0xF7FFFD89  BL	_GPIO_Digital_Input+0
0x1002	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x1004	0xF2400180  MOVW	R1, #128
0x1008	0x4818    LDR	R0, [PC, #96]
0x100A	0xF7FFFD37  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x100E	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x1010	0x2001    MOVS	R0, #1
0x1012	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1014	0x2800    CMP	R0, #0
0x1016	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x101A	0x2801    CMP	R0, #1
0x101C	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x1020	0x2802    CMP	R0, #2
0x1022	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x1026	0x2803    CMP	R0, #3
0x1028	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x102C	0x2804    CMP	R0, #4
0x102E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x1032	0x2805    CMP	R0, #5
0x1034	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x1038	0x2806    CMP	R0, #6
0x103A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x103E	0x2807    CMP	R0, #7
0x1040	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x1042	0x2808    CMP	R0, #8
0x1044	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x1046	0x2809    CMP	R0, #9
0x1048	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x104A	0x280A    CMP	R0, #10
0x104C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x104E	0x280B    CMP	R0, #11
0x1050	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1052	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x1054	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x1056	0xF8DDE000  LDR	LR, [SP, #0]
0x105A	0xB001    ADD	SP, SP, #4
0x105C	0x4770    BX	LR
0x105E	0xBF00    NOP
0x1060	0x08004001  	GPIOA_BASE+0
0x1064	0x10004001  	GPIOC_BASE+0
0x1068	0x14004001  	GPIOD_BASE+0
0x106C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_spiInit:
;easymx_v7_STM32F107VC.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x12B4	0xB081    SUB	SP, SP, #4
0x12B6	0xF8CDE000  STR	LR, [SP, #0]
0x12BA	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 194 :: 		switch( bus )
0x12BC	0xE009    B	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x12BE	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x12C0	0xF7FFFCFA  BL	easymx_v7_STM32F107VC__spiInit_1+0
0x12C4	0xE00A    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 44 (R11)
0x12C6	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x12C8	0xF7FFFD08  BL	easymx_v7_STM32F107VC__spiInit_2+0
0x12CC	0xE006    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x12CE	0x2001    MOVS	R0, #1
0x12D0	0xE004    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x12D2	0x2800    CMP	R0, #0
0x12D4	0xD0F3    BEQ	L_mikrobus_spiInit85
0x12D6	0x2801    CMP	R0, #1
0x12D8	0xD0F5    BEQ	L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x12DA	0xE7F8    B	L_mikrobus_spiInit87
;easymx_v7_STM32F107VC.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x12DC	0xF8DDE000  LDR	LR, [SP, #0]
0x12E0	0xB001    ADD	SP, SP, #4
0x12E2	0x4770    BX	LR
; end of _mikrobus_spiInit
easymx_v7_STM32F107VC__spiInit_1:
;__em_f107vc_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0CB8	0xB081    SUB	SP, SP, #4
0x0CBA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 29 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x0CBE	0x1D01    ADDS	R1, R0, #4
0x0CC0	0x680A    LDR	R2, [R1, #0]
0x0CC2	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0CC4	0xB2C8    UXTB	R0, R1
0x0CC6	0x4611    MOV	R1, R2
0x0CC8	0x4A03    LDR	R2, [PC, #12]
0x0CCA	0xF7FFFEE5  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 30 :: 		return _MIKROBUS_OK;
0x0CCE	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 31 :: 		}
L_end__spiInit_1:
0x0CD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD4	0xB001    ADD	SP, SP, #4
0x0CD6	0x4770    BX	LR
0x0CD8	0x17300000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_1
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x0A98	0xB083    SUB	SP, SP, #12
0x0A9A	0xF8CDE000  STR	LR, [SP, #0]
0x0A9E	0xF88D0004  STRB	R0, [SP, #4]
0x0AA2	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x0AA4	0x4C0B    LDR	R4, [PC, #44]
0x0AA6	0x4B0C    LDR	R3, [PC, #48]
0x0AA8	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x0AAA	0x4C0C    LDR	R4, [PC, #48]
0x0AAC	0x4B0C    LDR	R3, [PC, #48]
0x0AAE	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x0AB0	0x2401    MOVS	R4, #1
0x0AB2	0xB264    SXTB	R4, R4
0x0AB4	0x4B0B    LDR	R3, [PC, #44]
0x0AB6	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x0AB8	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0ABA	0xF7FFFC57  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x0ABE	0x9A02    LDR	R2, [SP, #8]
0x0AC0	0xF89D1004  LDRB	R1, [SP, #4]
0x0AC4	0x4808    LDR	R0, [PC, #32]
0x0AC6	0xF7FFFEF5  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x0ACA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ACE	0xB003    ADD	SP, SP, #12
0x0AD0	0x4770    BX	LR
0x0AD2	0xBF00    NOP
0x0AD4	0x09B90000  	_SPI3_Read+0
0x0AD8	0x00482000  	_SPI_Rd_Ptr+0
0x0ADC	0x09F10000  	_SPI3_Write+0
0x0AE0	0x004C2000  	_SPI_Wr_Ptr+0
0x0AE4	0x03BC4242  	RCC_APB1ENR+0
0x0AE8	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x036C	0xB081    SUB	SP, SP, #4
0x036E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0372	0x2201    MOVS	R2, #1
0x0374	0xB252    SXTB	R2, R2
0x0376	0x493E    LDR	R1, [PC, #248]
0x0378	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x037A	0xF2000168  ADDW	R1, R0, #104
0x037E	0x680B    LDR	R3, [R1, #0]
0x0380	0xF06F6100  MVN	R1, #134217728
0x0384	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0388	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x038A	0xF0036100  AND	R1, R3, #134217728
0x038E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0390	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0392	0xF0024100  AND	R1, R2, #-2147483648
0x0396	0xF1B14F00  CMP	R1, #-2147483648
0x039A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x039C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x039E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x03A0	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x03A2	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x03A4	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x03A6	0xF4042170  AND	R1, R4, #983040
0x03AA	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x03AC	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x03AE	0xF64F71FF  MOVW	R1, #65535
0x03B2	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x03B6	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x03B8	0xF4041140  AND	R1, R4, #3145728
0x03BC	0xF5B11F40  CMP	R1, #3145728
0x03C0	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x03C2	0xF06F6170  MVN	R1, #251658240
0x03C6	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x03CA	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x03CC	0x492A    LDR	R1, [PC, #168]
0x03CE	0x680A    LDR	R2, [R1, #0]
0x03D0	0xF06F6170  MVN	R1, #251658240
0x03D4	0x400A    ANDS	R2, R1
0x03D6	0x4928    LDR	R1, [PC, #160]
0x03D8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x03DA	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x03DC	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x03DE	0xF4041180  AND	R1, R4, #1048576
0x03E2	0xF5B11F80  CMP	R1, #1048576
0x03E6	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x03E8	0xF04F0103  MOV	R1, #3
0x03EC	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x03EE	0x43C9    MVN	R1, R1
0x03F0	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x03F4	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x03F8	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x03FA	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x03FC	0x0D61    LSRS	R1, R4, #21
0x03FE	0x0109    LSLS	R1, R1, #4
0x0400	0xFA05F101  LSL	R1, R5, R1
0x0404	0x43C9    MVN	R1, R1
0x0406	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0408	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x040C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x040E	0x0D61    LSRS	R1, R4, #21
0x0410	0x0109    LSLS	R1, R1, #4
0x0412	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0416	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0418	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x041A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x041E	0xF1B14F00  CMP	R1, #-2147483648
0x0422	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0424	0x4913    LDR	R1, [PC, #76]
0x0426	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0428	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x042A	0x4913    LDR	R1, [PC, #76]
0x042C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x042E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0432	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0434	0xEA4F018A  LSL	R1, R10, #2
0x0438	0xEB090101  ADD	R1, R9, R1, LSL #0
0x043C	0x6809    LDR	R1, [R1, #0]
0x043E	0xF1B13FFF  CMP	R1, #-1
0x0442	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0444	0xF1090134  ADD	R1, R9, #52
0x0448	0xEA4F038A  LSL	R3, R10, #2
0x044C	0x18C9    ADDS	R1, R1, R3
0x044E	0x6809    LDR	R1, [R1, #0]
0x0450	0x460A    MOV	R2, R1
0x0452	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0456	0x6809    LDR	R1, [R1, #0]
0x0458	0x4608    MOV	R0, R1
0x045A	0x4611    MOV	R1, R2
0x045C	0xF7FFFE7E  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0460	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0464	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0466	0xF8DDE000  LDR	LR, [SP, #0]
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
0x046E	0xBF00    NOP
0x0470	0x03004242  	RCC_APB2ENRbits+0
0x0474	0x001C4001  	AFIO_MAPR2+0
0x0478	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x015C	0xB083    SUB	SP, SP, #12
0x015E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0162	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0166	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0168	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x016A	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x016E	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0170	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0172	0x4A19    LDR	R2, [PC, #100]
0x0174	0x9202    STR	R2, [SP, #8]
0x0176	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0178	0x4A18    LDR	R2, [PC, #96]
0x017A	0x9202    STR	R2, [SP, #8]
0x017C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x017E	0x4A18    LDR	R2, [PC, #96]
0x0180	0x9202    STR	R2, [SP, #8]
0x0182	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0184	0x4A17    LDR	R2, [PC, #92]
0x0186	0x9202    STR	R2, [SP, #8]
0x0188	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x018A	0x4A17    LDR	R2, [PC, #92]
0x018C	0x9202    STR	R2, [SP, #8]
0x018E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0190	0x4A16    LDR	R2, [PC, #88]
0x0192	0x9202    STR	R2, [SP, #8]
0x0194	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0196	0x4A16    LDR	R2, [PC, #88]
0x0198	0x9202    STR	R2, [SP, #8]
0x019A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x019C	0x2800    CMP	R0, #0
0x019E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x01A0	0x2801    CMP	R0, #1
0x01A2	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x01A4	0x2802    CMP	R0, #2
0x01A6	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x01A8	0x2803    CMP	R0, #3
0x01AA	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01AC	0x2804    CMP	R0, #4
0x01AE	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01B0	0x2805    CMP	R0, #5
0x01B2	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01B4	0x2806    CMP	R0, #6
0x01B6	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01B8	0x2201    MOVS	R2, #1
0x01BA	0xB212    SXTH	R2, R2
0x01BC	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01BE	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01C2	0x9802    LDR	R0, [SP, #8]
0x01C4	0x460A    MOV	R2, R1
0x01C6	0xF8BD1004  LDRH	R1, [SP, #4]
0x01CA	0xF000F957  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01CE	0xF8DDE000  LDR	LR, [SP, #0]
0x01D2	0xB003    ADD	SP, SP, #12
0x01D4	0x4770    BX	LR
0x01D6	0xBF00    NOP
0x01D8	0x08004001  	#1073809408
0x01DC	0x0C004001  	#1073810432
0x01E0	0x10004001  	#1073811456
0x01E4	0x14004001  	#1073812480
0x01E8	0x18004001  	#1073813504
0x01EC	0x1C004001  	#1073814528
0x01F0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x08B4	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x08B6	0x2300    MOVS	R3, #0
0x08B8	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x08BA	0x00CB    LSLS	R3, R1, #3
0x08BC	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x08BE	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x08C2	0x6804    LDR	R4, [R0, #0]
0x08C4	0xB29B    UXTH	R3, R3
0x08C6	0xEA440303  ORR	R3, R4, R3, LSL #0
0x08CA	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x08CC	0x1D05    ADDS	R5, R0, #4
0x08CE	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x08D0	0x461C    MOV	R4, R3
0x08D2	0x682B    LDR	R3, [R5, #0]
0x08D4	0xF3640382  BFI	R3, R4, #2, #1
0x08D8	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x08DA	0xF200051C  ADDW	R5, R0, #28
0x08DE	0x2400    MOVS	R4, #0
0x08E0	0x682B    LDR	R3, [R5, #0]
0x08E2	0xF36423CB  BFI	R3, R4, #11, #1
0x08E6	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x08E8	0x2401    MOVS	R4, #1
0x08EA	0x6803    LDR	R3, [R0, #0]
0x08EC	0xF3641386  BFI	R3, R4, #6, #1
0x08F0	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x08F2	0xB001    ADD	SP, SP, #4
0x08F4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
easymx_v7_STM32F107VC__spiInit_2:
;__em_f107vc_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0CDC	0xB081    SUB	SP, SP, #4
0x0CDE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 35 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x0CE2	0x1D01    ADDS	R1, R0, #4
0x0CE4	0x680A    LDR	R2, [R1, #0]
0x0CE6	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0CE8	0xB2C8    UXTB	R0, R1
0x0CEA	0x4611    MOV	R1, R2
0x0CEC	0x4A03    LDR	R2, [PC, #12]
0x0CEE	0xF7FFFED3  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 36 :: 		return _MIKROBUS_OK;
0x0CF2	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 37 :: 		}
L_end__spiInit_2:
0x0CF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF8	0xB001    ADD	SP, SP, #4
0x0CFA	0x4770    BX	LR
0x0CFC	0x17300000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_2
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x11B8	0xB081    SUB	SP, SP, #4
0x11BA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x11BE	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x11C0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x11C2	0xF7FFFF65  BL	easymx_v7_STM32F107VC__log_init1+0
0x11C6	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x11C8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x11CA	0xF7FFFF7D  BL	easymx_v7_STM32F107VC__log_init2+0
0x11CE	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x11D0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x11D2	0xF7FFFFB1  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x11D6	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x11D8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x11DA	0xF7FFFF91  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x11DE	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x11E0	0x2001    MOVS	R0, #1
0x11E2	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x11E4	0x2800    CMP	R0, #0
0x11E6	0xD0EB    BEQ	L_mikrobus_logInit90
0x11E8	0x2801    CMP	R0, #1
0x11EA	0xD0ED    BEQ	L_mikrobus_logInit91
0x11EC	0x2820    CMP	R0, #32
0x11EE	0xD0EF    BEQ	L_mikrobus_logInit92
0x11F0	0x2830    CMP	R0, #48
0x11F2	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x11F4	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x11F6	0xF8DDE000  LDR	LR, [SP, #0]
0x11FA	0xB001    ADD	SP, SP, #4
0x11FC	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1090	0xB081    SUB	SP, SP, #4
0x1092	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1096	0x4909    LDR	R1, [PC, #36]
0x1098	0xB402    PUSH	(R1)
0x109A	0xF2400300  MOVW	R3, #0
0x109E	0xF2400200  MOVW	R2, #0
0x10A2	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x10A6	0xF7FFFD21  BL	_UART3_Init_Advanced+0
0x10AA	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x10AC	0x4A04    LDR	R2, [PC, #16]
0x10AE	0x4905    LDR	R1, [PC, #20]
0x10B0	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x10B2	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x10B4	0xF8DDE000  LDR	LR, [SP, #0]
0x10B8	0xB001    ADD	SP, SP, #4
0x10BA	0x4770    BX	LR
0x10BC	0x179C0000  	__GPIO_MODULE_USART3_PD89+0
0x10C0	0x0A450000  	_UART3_Write+0
0x10C4	0x00402000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0AEC	0xB081    SUB	SP, SP, #4
0x0AEE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0AF2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x0AF4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0AF6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0AF8	0xB408    PUSH	(R3)
0x0AFA	0xB293    UXTH	R3, R2
0x0AFC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0AFE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B00	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0B02	0xF7FFFDB5  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0B06	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x0B08	0xF8DDE000  LDR	LR, [SP, #0]
0x0B0C	0xB001    ADD	SP, SP, #4
0x0B0E	0x4770    BX	LR
0x0B10	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0670	0xB089    SUB	SP, SP, #36
0x0672	0xF8CDE000  STR	LR, [SP, #0]
0x0676	0x4683    MOV	R11, R0
0x0678	0xB298    UXTH	R0, R3
0x067A	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x067C	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0680	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0682	0xAC04    ADD	R4, SP, #16
0x0684	0xF8AD1004  STRH	R1, [SP, #4]
0x0688	0xF8AD0008  STRH	R0, [SP, #8]
0x068C	0x4620    MOV	R0, R4
0x068E	0xF7FFFDB1  BL	_RCC_GetClocksFrequency+0
0x0692	0xF8BD0008  LDRH	R0, [SP, #8]
0x0696	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x069A	0x4C64    LDR	R4, [PC, #400]
0x069C	0x45A3    CMP	R11, R4
0x069E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x06A0	0x2501    MOVS	R5, #1
0x06A2	0xB26D    SXTB	R5, R5
0x06A4	0x4C62    LDR	R4, [PC, #392]
0x06A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x06A8	0x4D62    LDR	R5, [PC, #392]
0x06AA	0x4C63    LDR	R4, [PC, #396]
0x06AC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x06AE	0x4D63    LDR	R5, [PC, #396]
0x06B0	0x4C63    LDR	R4, [PC, #396]
0x06B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x06B4	0x4D63    LDR	R5, [PC, #396]
0x06B6	0x4C64    LDR	R4, [PC, #400]
0x06B8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x06BA	0x4D64    LDR	R5, [PC, #400]
0x06BC	0x4C64    LDR	R4, [PC, #400]
0x06BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x06C0	0x9C07    LDR	R4, [SP, #28]
0x06C2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x06C4	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x06C6	0x4C63    LDR	R4, [PC, #396]
0x06C8	0x45A3    CMP	R11, R4
0x06CA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x06CC	0x2501    MOVS	R5, #1
0x06CE	0xB26D    SXTB	R5, R5
0x06D0	0x4C61    LDR	R4, [PC, #388]
0x06D2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x06D4	0x4D61    LDR	R5, [PC, #388]
0x06D6	0x4C58    LDR	R4, [PC, #352]
0x06D8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x06DA	0x4D61    LDR	R5, [PC, #388]
0x06DC	0x4C58    LDR	R4, [PC, #352]
0x06DE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x06E0	0x4D60    LDR	R5, [PC, #384]
0x06E2	0x4C59    LDR	R4, [PC, #356]
0x06E4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x06E6	0x4D60    LDR	R5, [PC, #384]
0x06E8	0x4C59    LDR	R4, [PC, #356]
0x06EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x06EC	0x9C06    LDR	R4, [SP, #24]
0x06EE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x06F0	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x06F2	0x4C5E    LDR	R4, [PC, #376]
0x06F4	0x45A3    CMP	R11, R4
0x06F6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x06F8	0x2501    MOVS	R5, #1
0x06FA	0xB26D    SXTB	R5, R5
0x06FC	0x4C5C    LDR	R4, [PC, #368]
0x06FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0700	0x4D5C    LDR	R5, [PC, #368]
0x0702	0x4C4D    LDR	R4, [PC, #308]
0x0704	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0706	0x4D5C    LDR	R5, [PC, #368]
0x0708	0x4C4D    LDR	R4, [PC, #308]
0x070A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x070C	0x4D5B    LDR	R5, [PC, #364]
0x070E	0x4C4E    LDR	R4, [PC, #312]
0x0710	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x0712	0x4D5B    LDR	R5, [PC, #364]
0x0714	0x4C4E    LDR	R4, [PC, #312]
0x0716	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0718	0x9C06    LDR	R4, [SP, #24]
0x071A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x071C	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x071E	0x4C59    LDR	R4, [PC, #356]
0x0720	0x45A3    CMP	R11, R4
0x0722	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0724	0x2501    MOVS	R5, #1
0x0726	0xB26D    SXTB	R5, R5
0x0728	0x4C57    LDR	R4, [PC, #348]
0x072A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x072C	0x4D57    LDR	R5, [PC, #348]
0x072E	0x4C42    LDR	R4, [PC, #264]
0x0730	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0732	0x4D57    LDR	R5, [PC, #348]
0x0734	0x4C42    LDR	R4, [PC, #264]
0x0736	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0738	0x4D56    LDR	R5, [PC, #344]
0x073A	0x4C43    LDR	R4, [PC, #268]
0x073C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x073E	0x4D56    LDR	R5, [PC, #344]
0x0740	0x4C43    LDR	R4, [PC, #268]
0x0742	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0744	0x9C06    LDR	R4, [SP, #24]
0x0746	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0748	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x074A	0x4C54    LDR	R4, [PC, #336]
0x074C	0x45A3    CMP	R11, R4
0x074E	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0750	0x2501    MOVS	R5, #1
0x0752	0xB26D    SXTB	R5, R5
0x0754	0x4C52    LDR	R4, [PC, #328]
0x0756	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0758	0x4D52    LDR	R5, [PC, #328]
0x075A	0x4C37    LDR	R4, [PC, #220]
0x075C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x075E	0x4D52    LDR	R5, [PC, #328]
0x0760	0x4C37    LDR	R4, [PC, #220]
0x0762	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0764	0x4D51    LDR	R5, [PC, #324]
0x0766	0x4C38    LDR	R4, [PC, #224]
0x0768	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x076A	0x4D51    LDR	R5, [PC, #324]
0x076C	0x4C38    LDR	R4, [PC, #224]
0x076E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0770	0x9C06    LDR	R4, [SP, #24]
0x0772	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0774	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0778	0xF8AD0008  STRH	R0, [SP, #8]
0x077C	0x4630    MOV	R0, R6
0x077E	0xF7FFFDF5  BL	_GPIO_Alternate_Function_Enable+0
0x0782	0xF8BD0008  LDRH	R0, [SP, #8]
0x0786	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x078A	0xF10B0510  ADD	R5, R11, #16
0x078E	0x2400    MOVS	R4, #0
0x0790	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0792	0xF10B0510  ADD	R5, R11, #16
0x0796	0x682C    LDR	R4, [R5, #0]
0x0798	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x079A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x079C	0xF10B050C  ADD	R5, R11, #12
0x07A0	0x2400    MOVS	R4, #0
0x07A2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x07A4	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x07A6	0xF4406080  ORR	R0, R0, #1024
0x07AA	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x07AC	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x07AE	0xF10B050C  ADD	R5, R11, #12
0x07B2	0x682C    LDR	R4, [R5, #0]
0x07B4	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x07B6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x07B8	0xF10B060C  ADD	R6, R11, #12
0x07BC	0x2501    MOVS	R5, #1
0x07BE	0x6834    LDR	R4, [R6, #0]
0x07C0	0xF365344D  BFI	R4, R5, #13, #1
0x07C4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x07C6	0xF10B060C  ADD	R6, R11, #12
0x07CA	0x2501    MOVS	R5, #1
0x07CC	0x6834    LDR	R4, [R6, #0]
0x07CE	0xF36504C3  BFI	R4, R5, #3, #1
0x07D2	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x07D4	0xF10B060C  ADD	R6, R11, #12
0x07D8	0x2501    MOVS	R5, #1
0x07DA	0x6834    LDR	R4, [R6, #0]
0x07DC	0xF3650482  BFI	R4, R5, #2, #1
0x07E0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x07E2	0xF10B0514  ADD	R5, R11, #20
0x07E6	0x2400    MOVS	R4, #0
0x07E8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x07EA	0x9D03    LDR	R5, [SP, #12]
0x07EC	0x2419    MOVS	R4, #25
0x07EE	0x4365    MULS	R5, R4, R5
0x07F0	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x07F4	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x07F8	0x2464    MOVS	R4, #100
0x07FA	0xFBB7F4F4  UDIV	R4, R7, R4
0x07FE	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0800	0x0935    LSRS	R5, R6, #4
0x0802	0x2464    MOVS	R4, #100
0x0804	0x436C    MULS	R4, R5, R4
0x0806	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0808	0x0124    LSLS	R4, R4, #4
0x080A	0xF2040532  ADDW	R5, R4, #50
0x080E	0x2464    MOVS	R4, #100
0x0810	0xFBB5F4F4  UDIV	R4, R5, R4
0x0814	0xF004040F  AND	R4, R4, #15
0x0818	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x081C	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0820	0xB2A4    UXTH	R4, R4
0x0822	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0824	0xF8DDE000  LDR	LR, [SP, #0]
0x0828	0xB009    ADD	SP, SP, #36
0x082A	0x4770    BX	LR
0x082C	0x38004001  	USART1_SR+0
0x0830	0x03384242  	RCC_APB2ENR+0
0x0834	0x0A290000  	_UART1_Write+0
0x0838	0x00502000  	_UART_Wr_Ptr+0
0x083C	0xFFFFFFFF  	_UART1_Read+0
0x0840	0x00542000  	_UART_Rd_Ptr+0
0x0844	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0848	0x00582000  	_UART_Rdy_Ptr+0
0x084C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0850	0x005C2000  	_UART_Tx_Idle_Ptr+0
0x0854	0x44004000  	USART2_SR+0
0x0858	0x03C44242  	RCC_APB1ENR+0
0x085C	0x0A610000  	_UART2_Write+0
0x0860	0xFFFFFFFF  	_UART2_Read+0
0x0864	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0868	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x086C	0x48004000  	USART3_SR+0
0x0870	0x03C84242  	RCC_APB1ENR+0
0x0874	0x0A450000  	_UART3_Write+0
0x0878	0xFFFFFFFF  	_UART3_Read+0
0x087C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0880	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0884	0x4C004000  	UART4_SR+0
0x0888	0x03CC4242  	RCC_APB1ENR+0
0x088C	0x09810000  	_UART4_Write+0
0x0890	0xFFFFFFFF  	_UART4_Read+0
0x0894	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0898	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x089C	0x50004000  	UART5_SR+0
0x08A0	0x03D04242  	RCC_APB1ENR+0
0x08A4	0x09650000  	_UART5_Write+0
0x08A8	0xFFFFFFFF  	_UART5_Read+0
0x08AC	0xFFFFFFFF  	_UART5_Data_Ready+0
0x08B0	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x01F4	0xB082    SUB	SP, SP, #8
0x01F6	0xF8CDE000  STR	LR, [SP, #0]
0x01FA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x01FC	0x4619    MOV	R1, R3
0x01FE	0x9101    STR	R1, [SP, #4]
0x0200	0xF7FFFFA6  BL	_Get_Fosc_kHz+0
0x0204	0xF24031E8  MOVW	R1, #1000
0x0208	0xFB00F201  MUL	R2, R0, R1
0x020C	0x9901    LDR	R1, [SP, #4]
0x020E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x0210	0x491F    LDR	R1, [PC, #124]
0x0212	0x7809    LDRB	R1, [R1, #0]
0x0214	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0218	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x021A	0x491E    LDR	R1, [PC, #120]
0x021C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x021E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0220	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x0222	0x1D1A    ADDS	R2, R3, #4
0x0224	0x6819    LDR	R1, [R3, #0]
0x0226	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0228	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x022A	0x4919    LDR	R1, [PC, #100]
0x022C	0x8809    LDRH	R1, [R1, #0]
0x022E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0232	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x0234	0x4917    LDR	R1, [PC, #92]
0x0236	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0238	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x023A	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x023C	0xF2030208  ADDW	R2, R3, #8
0x0240	0x1D19    ADDS	R1, R3, #4
0x0242	0x6809    LDR	R1, [R1, #0]
0x0244	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0246	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0248	0x4911    LDR	R1, [PC, #68]
0x024A	0x8809    LDRH	R1, [R1, #0]
0x024C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0250	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x0252	0x4910    LDR	R1, [PC, #64]
0x0254	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0256	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0258	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x025A	0xF203020C  ADDW	R2, R3, #12
0x025E	0x1D19    ADDS	R1, R3, #4
0x0260	0x6809    LDR	R1, [R1, #0]
0x0262	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0264	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0266	0x490A    LDR	R1, [PC, #40]
0x0268	0x8809    LDRH	R1, [R1, #0]
0x026A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x026E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x0270	0x4909    LDR	R1, [PC, #36]
0x0272	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0274	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0276	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x0278	0xF2030210  ADDW	R2, R3, #16
0x027C	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0280	0x6809    LDR	R1, [R1, #0]
0x0282	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0286	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x0288	0xF8DDE000  LDR	LR, [SP, #0]
0x028C	0xB002    ADD	SP, SP, #8
0x028E	0x4770    BX	LR
0x0290	0x10044002  	RCC_CFGRbits+0
0x0294	0x19120000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0298	0x14B40000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0150	0x4801    LDR	R0, [PC, #4]
0x0152	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0154	0x4770    BX	LR
0x0156	0xBF00    NOP
0x0158	0x00442000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x10C8	0xB081    SUB	SP, SP, #4
0x10CA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x10CE	0x4909    LDR	R1, [PC, #36]
0x10D0	0xB402    PUSH	(R1)
0x10D2	0xF2400300  MOVW	R3, #0
0x10D6	0xF2400200  MOVW	R2, #0
0x10DA	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x10DE	0xF7FFFC0B  BL	_UART2_Init_Advanced+0
0x10E2	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x10E4	0x4A04    LDR	R2, [PC, #16]
0x10E6	0x4905    LDR	R1, [PC, #20]
0x10E8	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x10EA	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x10EC	0xF8DDE000  LDR	LR, [SP, #0]
0x10F0	0xB001    ADD	SP, SP, #4
0x10F2	0x4770    BX	LR
0x10F4	0x16C40000  	__GPIO_MODULE_USART2_PD56+0
0x10F8	0x0A610000  	_UART2_Write+0
0x10FC	0x00402000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x08F8	0xB081    SUB	SP, SP, #4
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x08FE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x0900	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0902	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0904	0xB408    PUSH	(R3)
0x0906	0xB293    UXTH	R3, R2
0x0908	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x090A	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x090C	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x090E	0xF7FFFEAF  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0912	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x0914	0xF8DDE000  LDR	LR, [SP, #0]
0x0918	0xB001    ADD	SP, SP, #4
0x091A	0x4770    BX	LR
0x091C	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x1138	0xB081    SUB	SP, SP, #4
0x113A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x113E	0x4909    LDR	R1, [PC, #36]
0x1140	0xB402    PUSH	(R1)
0x1142	0xF2400300  MOVW	R3, #0
0x1146	0xF2400200  MOVW	R2, #0
0x114A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x114E	0xF7FFFBF5  BL	_UART1_Init_Advanced+0
0x1152	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x1154	0x4A04    LDR	R2, [PC, #16]
0x1156	0x4905    LDR	R1, [PC, #20]
0x1158	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x115A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x115C	0xF8DDE000  LDR	LR, [SP, #0]
0x1160	0xB001    ADD	SP, SP, #4
0x1162	0x4770    BX	LR
0x1164	0x18080000  	__GPIO_MODULE_USART1_PA9_10+0
0x1168	0x0A290000  	_UART1_Write+0
0x116C	0x00402000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x093C	0xB081    SUB	SP, SP, #4
0x093E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0942	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x0944	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0946	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0948	0xB408    PUSH	(R3)
0x094A	0xB293    UXTH	R3, R2
0x094C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x094E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0950	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0952	0xF7FFFE8D  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0956	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x0958	0xF8DDE000  LDR	LR, [SP, #0]
0x095C	0xB001    ADD	SP, SP, #4
0x095E	0x4770    BX	LR
0x0960	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1100	0xB081    SUB	SP, SP, #4
0x1102	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1106	0x4909    LDR	R1, [PC, #36]
0x1108	0xB402    PUSH	(R1)
0x110A	0xF2400300  MOVW	R3, #0
0x110E	0xF2400200  MOVW	R2, #0
0x1112	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1116	0xF7FFFBEF  BL	_UART2_Init_Advanced+0
0x111A	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x111C	0x4A04    LDR	R2, [PC, #16]
0x111E	0x4905    LDR	R1, [PC, #20]
0x1120	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x1122	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x1124	0xF8DDE000  LDR	LR, [SP, #0]
0x1128	0xB001    ADD	SP, SP, #4
0x112A	0x4770    BX	LR
0x112C	0x16C40000  	__GPIO_MODULE_USART2_PD56+0
0x1130	0x0A610000  	_UART2_Write+0
0x1134	0x00402000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1328	0xB083    SUB	SP, SP, #12
0x132A	0xF8CDE000  STR	LR, [SP, #0]
0x132E	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1330	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x1332	0x220D    MOVS	R2, #13
0x1334	0xF88D2008  STRB	R2, [SP, #8]
0x1338	0x220A    MOVS	R2, #10
0x133A	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x133E	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1340	0xF7FFFE96  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x1344	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1346	0x7802    LDRB	R2, [R0, #0]
0x1348	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x134A	0x9001    STR	R0, [SP, #4]
0x134C	0xF7FFFE90  BL	easymx_v7_STM32F107VC__log_write+0
0x1350	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x1352	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x1354	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x1356	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1358	0x7802    LDRB	R2, [R0, #0]
0x135A	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x135C	0x9001    STR	R0, [SP, #4]
0x135E	0xF7FFFE87  BL	easymx_v7_STM32F107VC__log_write+0
0x1362	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x1364	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x1366	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x1368	0xAA02    ADD	R2, SP, #8
0x136A	0x4610    MOV	R0, R2
0x136C	0xF7FFFE80  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x1370	0xF10D0209  ADD	R2, SP, #9
0x1374	0x4610    MOV	R0, R2
0x1376	0xF7FFFE7B  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x137A	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x137C	0x2006    MOVS	R0, #6
0x137E	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x1380	0x2900    CMP	R1, #0
0x1382	0xD0DD    BEQ	L_mikrobus_logWrite97
0x1384	0x2901    CMP	R1, #1
0x1386	0xD0DE    BEQ	L_mikrobus_logWrite98
0x1388	0x2902    CMP	R1, #2
0x138A	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x138C	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x138E	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x1390	0xF8DDE000  LDR	LR, [SP, #0]
0x1394	0xB003    ADD	SP, SP, #12
0x1396	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1070	0xB081    SUB	SP, SP, #4
0x1072	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1076	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1078	0xB2CC    UXTB	R4, R1
0x107A	0xB2A0    UXTH	R0, R4
0x107C	0x4C03    LDR	R4, [PC, #12]
0x107E	0x6824    LDR	R4, [R4, #0]
0x1080	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x1082	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1084	0xF8DDE000  LDR	LR, [SP, #0]
0x1088	0xB001    ADD	SP, SP, #4
0x108A	0x4770    BX	LR
0x108C	0x00402000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x0920	0xB081    SUB	SP, SP, #4
0x0922	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x0926	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0928	0x4803    LDR	R0, [PC, #12]
0x092A	0xF7FFFD0D  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x092E	0xF8DDE000  LDR	LR, [SP, #0]
0x0932	0xB001    ADD	SP, SP, #4
0x0934	0x4770    BX	LR
0x0936	0xBF00    NOP
0x0938	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0348	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x034A	0xF200020C  ADDW	R2, R0, #12
0x034E	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0350	0xF2000208  ADDW	R2, R0, #8
0x0354	0x6813    LDR	R3, [R2, #0]
0x0356	0xF3C30200  UBFX	R2, R3, #0, #1
0x035A	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x035C	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x035E	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0362	0x6812    LDR	R2, [R2, #0]
0x0364	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0366	0xB001    ADD	SP, SP, #4
0x0368	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x0A0C	0xB081    SUB	SP, SP, #4
0x0A0E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x0A12	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0A14	0x4803    LDR	R0, [PC, #12]
0x0A16	0xF7FFFC97  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x0A1A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A1E	0xB001    ADD	SP, SP, #4
0x0A20	0x4770    BX	LR
0x0A22	0xBF00    NOP
0x0A24	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x09F0	0xB081    SUB	SP, SP, #4
0x09F2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x09F6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x09F8	0x4803    LDR	R0, [PC, #12]
0x09FA	0xF7FFFCA5  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x09FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0A02	0xB001    ADD	SP, SP, #4
0x0A04	0x4770    BX	LR
0x0A06	0xBF00    NOP
0x0A08	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0A28	0xB081    SUB	SP, SP, #4
0x0A2A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0A2E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A30	0x4803    LDR	R0, [PC, #12]
0x0A32	0xF7FFFC79  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0A36	0xF8DDE000  LDR	LR, [SP, #0]
0x0A3A	0xB001    ADD	SP, SP, #4
0x0A3C	0x4770    BX	LR
0x0A3E	0xBF00    NOP
0x0A40	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0328	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x032A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x032E	0x4601    MOV	R1, R0
0x0330	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0334	0x680B    LDR	R3, [R1, #0]
0x0336	0xF3C312C0  UBFX	R2, R3, #7, #1
0x033A	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x033C	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x033E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0340	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0342	0xB001    ADD	SP, SP, #4
0x0344	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x0A60	0xB081    SUB	SP, SP, #4
0x0A62	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x0A66	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A68	0x4803    LDR	R0, [PC, #12]
0x0A6A	0xF7FFFC5D  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x0A6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A72	0xB001    ADD	SP, SP, #4
0x0A74	0x4770    BX	LR
0x0A76	0xBF00    NOP
0x0A78	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x0A44	0xB081    SUB	SP, SP, #4
0x0A46	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x0A4A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A4C	0x4803    LDR	R0, [PC, #12]
0x0A4E	0xF7FFFC6B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x0A52	0xF8DDE000  LDR	LR, [SP, #0]
0x0A56	0xB001    ADD	SP, SP, #4
0x0A58	0x4770    BX	LR
0x0A5A	0xBF00    NOP
0x0A5C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x0980	0xB081    SUB	SP, SP, #4
0x0982	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x0986	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0988	0x4803    LDR	R0, [PC, #12]
0x098A	0xF7FFFCCD  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x098E	0xF8DDE000  LDR	LR, [SP, #0]
0x0992	0xB001    ADD	SP, SP, #4
0x0994	0x4770    BX	LR
0x0996	0xBF00    NOP
0x0998	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x0964	0xB081    SUB	SP, SP, #4
0x0966	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x096A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x096C	0x4803    LDR	R0, [PC, #12]
0x096E	0xF7FFFCDB  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x0972	0xF8DDE000  LDR	LR, [SP, #0]
0x0976	0xB001    ADD	SP, SP, #4
0x0978	0x4770    BX	LR
0x097A	0xBF00    NOP
0x097C	0x50004000  	UART5_SR+0
; end of _UART5_Write
_applicationInit:
;Click_MagneticLinear_STM.c, 39 :: 		void applicationInit()
0x1440	0xB081    SUB	SP, SP, #4
0x1442	0xF8CDE000  STR	LR, [SP, #0]
;Click_MagneticLinear_STM.c, 41 :: 		magneticlinear_spiDriverInit( (T_MAGNETICLINEAR_P)&_MIKROBUS1_GPIO, (T_MAGNETICLINEAR_P)&_MIKROBUS1_SPI );
0x1446	0x4904    LDR	R1, [PC, #16]
0x1448	0x4804    LDR	R0, [PC, #16]
0x144A	0xF7FFFFA5  BL	_magneticlinear_spiDriverInit+0
;Click_MagneticLinear_STM.c, 42 :: 		}
L_end_applicationInit:
0x144E	0xF8DDE000  LDR	LR, [SP, #0]
0x1452	0xB001    ADD	SP, SP, #4
0x1454	0x4770    BX	LR
0x1456	0xBF00    NOP
0x1458	0x19240000  	__MIKROBUS1_SPI+0
0x145C	0x18740000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_magneticlinear_spiDriverInit:
;__magneticlinear_driver.c, 43 :: 		void magneticlinear_spiDriverInit(T_MAGNETICLINEAR_P gpioObj, T_MAGNETICLINEAR_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x1398	0xB081    SUB	SP, SP, #4
0x139A	0xF8CDE000  STR	LR, [SP, #0]
0x139E	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__magneticlinear_driver.c, 45 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x13A0	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x13A2	0xF7FFFC05  BL	__magneticlinear_driver_hal_spiMap+0
;__magneticlinear_driver.c, 46 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x13A6	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x13A8	0xF7FFFC14  BL	__magneticlinear_driver_hal_gpioMap+0
;__magneticlinear_driver.c, 47 :: 		hal_gpio_csSet( 1 );
0x13AC	0x2001    MOVS	R0, #1
0x13AE	0x4C03    LDR	R4, [PC, #12]
0x13B0	0x6824    LDR	R4, [R4, #0]
0x13B2	0x47A0    BLX	R4
;__magneticlinear_driver.c, 48 :: 		}
L_end_magneticlinear_spiDriverInit:
0x13B4	0xF8DDE000  LDR	LR, [SP, #0]
0x13B8	0xB001    ADD	SP, SP, #4
0x13BA	0x4770    BX	LR
0x13BC	0x00682000  	__magneticlinear_driver_hal_gpio_csSet+0
; end of _magneticlinear_spiDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1170	0x4901    LDR	R1, [PC, #4]
0x1172	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1174	0x4770    BX	LR
0x1176	0xBF00    NOP
0x1178	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1194	0x4901    LDR	R1, [PC, #4]
0x1196	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1198	0x4770    BX	LR
0x119A	0xBF00    NOP
0x119C	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1188	0x4901    LDR	R1, [PC, #4]
0x118A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x118C	0x4770    BX	LR
0x118E	0xBF00    NOP
0x1190	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x117C	0x4901    LDR	R1, [PC, #4]
0x117E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x1180	0x4770    BX	LR
0x1182	0xBF00    NOP
0x1184	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x11AC	0x4901    LDR	R1, [PC, #4]
0x11AE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x11B0	0x4770    BX	LR
0x11B2	0xBF00    NOP
0x11B4	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x11A0	0x4901    LDR	R1, [PC, #4]
0x11A2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x11A4	0x4770    BX	LR
0x11A6	0xBF00    NOP
0x11A8	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B74	0x4901    LDR	R1, [PC, #4]
0x0B76	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0B78	0x4770    BX	LR
0x0B7A	0xBF00    NOP
0x0B7C	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B68	0x4901    LDR	R1, [PC, #4]
0x0B6A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0B6C	0x4770    BX	LR
0x0B6E	0xBF00    NOP
0x0B70	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B5C	0x4901    LDR	R1, [PC, #4]
0x0B5E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0B60	0x4770    BX	LR
0x0B62	0xBF00    NOP
0x0B64	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B80	0x4901    LDR	R1, [PC, #4]
0x0B82	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x0B84	0x4770    BX	LR
0x0B86	0xBF00    NOP
0x0B88	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0BA4	0x4901    LDR	R1, [PC, #4]
0x0BA6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x0BA8	0x4770    BX	LR
0x0BAA	0xBF00    NOP
0x0BAC	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B98	0x4901    LDR	R1, [PC, #4]
0x0B9A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x0B9C	0x4770    BX	LR
0x0B9E	0xBF00    NOP
0x0BA0	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B8C	0x4901    LDR	R1, [PC, #4]
0x0B8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x0B90	0x4770    BX	LR
0x0B92	0xBF00    NOP
0x0B94	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B2C	0x4901    LDR	R1, [PC, #4]
0x0B2E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x0B30	0x4770    BX	LR
0x0B32	0xBF00    NOP
0x0B34	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B38	0x4901    LDR	R1, [PC, #4]
0x0B3A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x0B3C	0x4770    BX	LR
0x0B3E	0xBF00    NOP
0x0B40	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B50	0x4901    LDR	R1, [PC, #4]
0x0B52	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x0B54	0x4770    BX	LR
0x0B56	0xBF00    NOP
0x0B58	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0B44	0x4901    LDR	R1, [PC, #4]
0x0B46	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0B48	0x4770    BX	LR
0x0B4A	0xBF00    NOP
0x0B4C	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C88	0x4901    LDR	R1, [PC, #4]
0x0C8A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x0C8C	0x4770    BX	LR
0x0C8E	0xBF00    NOP
0x0C90	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C7C	0x4901    LDR	R1, [PC, #4]
0x0C7E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x0C80	0x4770    BX	LR
0x0C82	0xBF00    NOP
0x0C84	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C94	0x4901    LDR	R1, [PC, #4]
0x0C96	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x0C98	0x4770    BX	LR
0x0C9A	0xBF00    NOP
0x0C9C	0x81AC4222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0CAC	0x4901    LDR	R1, [PC, #4]
0x0CAE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0CB0	0x4770    BX	LR
0x0CB2	0xBF00    NOP
0x0CB4	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0CA0	0x4901    LDR	R1, [PC, #4]
0x0CA2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0CA4	0x4770    BX	LR
0x0CA6	0xBF00    NOP
0x0CA8	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C70	0x4901    LDR	R1, [PC, #4]
0x0C72	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0C74	0x4770    BX	LR
0x0C76	0xBF00    NOP
0x0C78	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0BC8	0x4901    LDR	R1, [PC, #4]
0x0BCA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0BCC	0x4770    BX	LR
0x0BCE	0xBF00    NOP
0x0BD0	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__magneticlinear_driver_hal_spiMap:
;__hal_stm32.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_stm32.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0x0BB0	0x6802    LDR	R2, [R0, #0]
0x0BB2	0x4903    LDR	R1, [PC, #12]
0x0BB4	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0x0BB6	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x0BB8	0x680A    LDR	R2, [R1, #0]
0x0BBA	0x4902    LDR	R1, [PC, #8]
0x0BBC	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 39 :: 		}
L_end_hal_spiMap:
0x0BBE	0x4770    BX	LR
0x0BC0	0x00602000  	__magneticlinear_driver_fp_spiWrite+0
0x0BC4	0x00642000  	__magneticlinear_driver_fp_spiRead+0
; end of __magneticlinear_driver_hal_spiMap
__magneticlinear_driver_hal_gpioMap:
;__magneticlinear_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__magneticlinear_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x0BD4	0xF2000108  ADDW	R1, R0, #8
; gpioObj end address is: 0 (R0)
0x0BD8	0x680A    LDR	R2, [R1, #0]
0x0BDA	0x4901    LDR	R1, [PC, #4]
0x0BDC	0x600A    STR	R2, [R1, #0]
;__magneticlinear_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x0BDE	0x4770    BX	LR
0x0BE0	0x00682000  	__magneticlinear_driver_hal_gpio_csSet+0
; end of __magneticlinear_driver_hal_gpioMap
_applicationTask:
;Click_MagneticLinear_STM.c, 44 :: 		void applicationTask()
0x14B8	0xB08E    SUB	SP, SP, #56
0x14BA	0xF8CDE000  STR	LR, [SP, #0]
;Click_MagneticLinear_STM.c, 49 :: 		magneticData = magneticlinear_readData();
0x14BE	0xF7FFFED7  BL	_magneticlinear_readData+0
;Click_MagneticLinear_STM.c, 50 :: 		IntToStr(magneticData, demoText);
0x14C2	0xA901    ADD	R1, SP, #4
0x14C4	0xF7FFFE9C  BL	_IntToStr+0
;Click_MagneticLinear_STM.c, 51 :: 		mikrobus_logWrite(" Magnetic Linear data : ", _LOG_TEXT);
0x14C8	0x480D    LDR	R0, [PC, #52]
0x14CA	0x2101    MOVS	R1, #1
0x14CC	0xF7FFFF2C  BL	_mikrobus_logWrite+0
;Click_MagneticLinear_STM.c, 52 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x14D0	0xA801    ADD	R0, SP, #4
0x14D2	0x2102    MOVS	R1, #2
0x14D4	0xF7FFFF28  BL	_mikrobus_logWrite+0
;Click_MagneticLinear_STM.c, 54 :: 		mikrobus_logWrite("________________", _LOG_LINE);
0x14D8	0x480A    LDR	R0, [PC, #40]
0x14DA	0x2102    MOVS	R1, #2
0x14DC	0xF7FFFF24  BL	_mikrobus_logWrite+0
;Click_MagneticLinear_STM.c, 55 :: 		Delay_ms( 200 );
0x14E0	0xF64967FF  MOVW	R7, #40703
0x14E4	0xF2C00724  MOVT	R7, #36
L_applicationTask2:
0x14E8	0x1E7F    SUBS	R7, R7, #1
0x14EA	0xD1FD    BNE	L_applicationTask2
0x14EC	0xBF00    NOP
0x14EE	0xBF00    NOP
0x14F0	0xBF00    NOP
0x14F2	0xBF00    NOP
0x14F4	0xBF00    NOP
;Click_MagneticLinear_STM.c, 56 :: 		}
L_end_applicationTask:
0x14F6	0xF8DDE000  LDR	LR, [SP, #0]
0x14FA	0xB00E    ADD	SP, SP, #56
0x14FC	0x4770    BX	LR
0x14FE	0xBF00    NOP
0x1500	0x00142000  	?lstr2_Click_MagneticLinear_STM+0
0x1504	0x002D2000  	?lstr3_Click_MagneticLinear_STM+0
; end of _applicationTask
_magneticlinear_readData:
;__magneticlinear_driver.c, 71 :: 		int16_t magneticlinear_readData()
0x1270	0xB082    SUB	SP, SP, #8
0x1272	0xF8CDE000  STR	LR, [SP, #0]
;__magneticlinear_driver.c, 76 :: 		hal_gpio_csSet( 0 );
0x1276	0x2000    MOVS	R0, #0
0x1278	0x4C0D    LDR	R4, [PC, #52]
0x127A	0x6824    LDR	R4, [R4, #0]
0x127C	0x47A0    BLX	R4
;__magneticlinear_driver.c, 77 :: 		hal_spiRead(readData, 2);
0x127E	0xA801    ADD	R0, SP, #4
0x1280	0x2102    MOVS	R1, #2
0x1282	0xF7FFFCD7  BL	__magneticlinear_driver_hal_spiRead+0
;__magneticlinear_driver.c, 78 :: 		hal_gpio_csSet( 1 );
0x1286	0x2001    MOVS	R0, #1
0x1288	0x4C09    LDR	R4, [PC, #36]
0x128A	0x6824    LDR	R4, [R4, #0]
0x128C	0x47A0    BLX	R4
;__magneticlinear_driver.c, 80 :: 		MagneticData = readData[ 0 ];
0x128E	0xAA01    ADD	R2, SP, #4
0x1290	0x7810    LDRB	R0, [R2, #0]
; MagneticData start address is: 0 (R0)
;__magneticlinear_driver.c, 81 :: 		MagneticData <<= 8;
0x1292	0x0201    LSLS	R1, R0, #8
0x1294	0xB209    SXTH	R1, R1
; MagneticData end address is: 0 (R0)
;__magneticlinear_driver.c, 82 :: 		MagneticData |= readData[ 1 ];
0x1296	0x1C50    ADDS	R0, R2, #1
0x1298	0x7800    LDRB	R0, [R0, #0]
0x129A	0x4301    ORRS	R1, R0
0x129C	0xB209    SXTH	R1, R1
;__magneticlinear_driver.c, 84 :: 		return (MagneticData & 0x0FFF);
0x129E	0xF64070FF  MOVW	R0, #4095
0x12A2	0xB200    SXTH	R0, R0
0x12A4	0xEA010000  AND	R0, R1, R0, LSL #0
;__magneticlinear_driver.c, 85 :: 		}
L_end_magneticlinear_readData:
0x12A8	0xF8DDE000  LDR	LR, [SP, #0]
0x12AC	0xB002    ADD	SP, SP, #8
0x12AE	0x4770    BX	LR
0x12B0	0x00682000  	__magneticlinear_driver_hal_gpio_csSet+0
; end of _magneticlinear_readData
__magneticlinear_driver_hal_spiRead:
;__hal_stm32.c, 48 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0x0C34	0xB083    SUB	SP, SP, #12
0x0C36	0xF8CDE000  STR	LR, [SP, #0]
0x0C3A	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_stm32.c, 50 :: 		uint8_t *ptr = pBuf;
0x0C3E	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__hal_stm32.c, 51 :: 		while( nBytes-- )
L___magneticlinear_driver_hal_spiRead2:
0x0C40	0xF8BD3008  LDRH	R3, [SP, #8]
0x0C44	0xF8BD2008  LDRH	R2, [SP, #8]
0x0C48	0x1E52    SUBS	R2, R2, #1
0x0C4A	0xF8AD2008  STRH	R2, [SP, #8]
0x0C4E	0xB14B    CBZ	R3, L___magneticlinear_driver_hal_spiRead3
;__hal_stm32.c, 52 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x0C50	0x2000    MOVS	R0, #0
0x0C52	0x4C06    LDR	R4, [PC, #24]
0x0C54	0x6824    LDR	R4, [R4, #0]
0x0C56	0x47A0    BLX	R4
0x0C58	0x9A01    LDR	R2, [SP, #4]
0x0C5A	0x7010    STRB	R0, [R2, #0]
0x0C5C	0x9A01    LDR	R2, [SP, #4]
0x0C5E	0x1C52    ADDS	R2, R2, #1
0x0C60	0x9201    STR	R2, [SP, #4]
0x0C62	0xE7ED    B	L___magneticlinear_driver_hal_spiRead2
L___magneticlinear_driver_hal_spiRead3:
;__hal_stm32.c, 53 :: 		}
L_end_hal_spiRead:
0x0C64	0xF8DDE000  LDR	LR, [SP, #0]
0x0C68	0xB003    ADD	SP, SP, #12
0x0C6A	0x4770    BX	LR
0x0C6C	0x00642000  	__magneticlinear_driver_fp_spiRead+0
; end of __magneticlinear_driver_hal_spiRead
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x099C	0xB081    SUB	SP, SP, #4
0x099E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x09A2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x09A4	0x4803    LDR	R0, [PC, #12]
0x09A6	0xF7FFFCCF  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x09AA	0xF8DDE000  LDR	LR, [SP, #0]
0x09AE	0xB001    ADD	SP, SP, #4
0x09B0	0x4770    BX	LR
0x09B2	0xBF00    NOP
0x09B4	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x09D4	0xB081    SUB	SP, SP, #4
0x09D6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x09DA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x09DC	0x4803    LDR	R0, [PC, #12]
0x09DE	0xF7FFFCB3  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x09E2	0xF8DDE000  LDR	LR, [SP, #0]
0x09E6	0xB001    ADD	SP, SP, #4
0x09E8	0x4770    BX	LR
0x09EA	0xBF00    NOP
0x09EC	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x09B8	0xB081    SUB	SP, SP, #4
0x09BA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x09BE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x09C0	0x4803    LDR	R0, [PC, #12]
0x09C2	0xF7FFFCC1  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x09C6	0xF8DDE000  LDR	LR, [SP, #0]
0x09CA	0xB001    ADD	SP, SP, #4
0x09CC	0x4770    BX	LR
0x09CE	0xBF00    NOP
0x09D0	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1200	0xB081    SUB	SP, SP, #4
0x1202	0xF8CDE000  STR	LR, [SP, #0]
0x1206	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x1208	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x120A	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x120C	0x2800    CMP	R0, #0
0x120E	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x1210	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x1212	0x4240    RSBS	R0, R0, #0
0x1214	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x1216	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x1218	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x121A	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x121C	0xB298    UXTH	R0, R3
0x121E	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x1220	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x1222	0xF7FFFCDF  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x1226	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x1228	0x4634    MOV	R4, R6
0x122A	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x122C	0x2900    CMP	R1, #0
0x122E	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x1230	0x1863    ADDS	R3, R4, R1
0x1232	0x1E4A    SUBS	R2, R1, #1
0x1234	0xB292    UXTH	R2, R2
0x1236	0x18A2    ADDS	R2, R4, R2
0x1238	0x7812    LDRB	R2, [R2, #0]
0x123A	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x123C	0x1E49    SUBS	R1, R1, #1
0x123E	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x1240	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x1242	0x2220    MOVS	R2, #32
0x1244	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x1246	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x1248	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x124A	0xB281    UXTH	R1, R0
0x124C	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x124E	0x1842    ADDS	R2, R0, R1
0x1250	0x7812    LDRB	R2, [R2, #0]
0x1252	0x2A20    CMP	R2, #32
0x1254	0xD102    BNE	L_IntToStr42
0x1256	0x1C49    ADDS	R1, R1, #1
0x1258	0xB289    UXTH	R1, R1
0x125A	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x125C	0x1E4A    SUBS	R2, R1, #1
0x125E	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x1260	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x1262	0x222D    MOVS	R2, #45
0x1264	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x1266	0xF8DDE000  LDR	LR, [SP, #0]
0x126A	0xB001    ADD	SP, SP, #4
0x126C	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0BE4	0xB081    SUB	SP, SP, #4
0x0BE6	0x460A    MOV	R2, R1
0x0BE8	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0BEA	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0BEC	0xB28D    UXTH	R5, R1
0x0BEE	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0BF0	0x2805    CMP	R0, #5
0x0BF2	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0BF4	0x180B    ADDS	R3, R1, R0
0x0BF6	0x2220    MOVS	R2, #32
0x0BF8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0BFA	0x1C40    ADDS	R0, R0, #1
0x0BFC	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0BFE	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0C00	0x180B    ADDS	R3, R1, R0
0x0C02	0x2200    MOVS	R2, #0
0x0C04	0x701A    STRB	R2, [R3, #0]
0x0C06	0x1E40    SUBS	R0, R0, #1
0x0C08	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0C0A	0x180C    ADDS	R4, R1, R0
0x0C0C	0x230A    MOVS	R3, #10
0x0C0E	0xFBB5F2F3  UDIV	R2, R5, R3
0x0C12	0xFB035212  MLS	R2, R3, R2, R5
0x0C16	0xB292    UXTH	R2, R2
0x0C18	0x3230    ADDS	R2, #48
0x0C1A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0C1C	0x220A    MOVS	R2, #10
0x0C1E	0xFBB5F2F2  UDIV	R2, R5, R2
0x0C22	0xB292    UXTH	R2, R2
0x0C24	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0C26	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0C28	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0C2A	0x1E40    SUBS	R0, R0, #1
0x0C2C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0C2E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0C30	0xB001    ADD	SP, SP, #4
0x0C32	0x4770    BX	LR
; end of _WordToStr
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x1560	0xB081    SUB	SP, SP, #4
0x1562	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1566	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1568	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x156A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x156C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x156E	0xF64B3080  MOVW	R0, #48000
0x1572	0x4281    CMP	R1, R0
0x1574	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x1576	0x4846    LDR	R0, [PC, #280]
0x1578	0x6800    LDR	R0, [R0, #0]
0x157A	0xF0400102  ORR	R1, R0, #2
0x157E	0x4844    LDR	R0, [PC, #272]
0x1580	0x6001    STR	R1, [R0, #0]
0x1582	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1584	0xF64550C0  MOVW	R0, #24000
0x1588	0x4281    CMP	R1, R0
0x158A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x158C	0x4840    LDR	R0, [PC, #256]
0x158E	0x6800    LDR	R0, [R0, #0]
0x1590	0xF0400101  ORR	R1, R0, #1
0x1594	0x483E    LDR	R0, [PC, #248]
0x1596	0x6001    STR	R1, [R0, #0]
0x1598	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x159A	0x483D    LDR	R0, [PC, #244]
0x159C	0x6801    LDR	R1, [R0, #0]
0x159E	0xF06F0007  MVN	R0, #7
0x15A2	0x4001    ANDS	R1, R0
0x15A4	0x483A    LDR	R0, [PC, #232]
0x15A6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x15A8	0xF7FFFF14  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x15AC	0x4839    LDR	R0, [PC, #228]
0x15AE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x15B0	0x4839    LDR	R0, [PC, #228]
0x15B2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x15B4	0x4839    LDR	R0, [PC, #228]
0x15B6	0xEA020100  AND	R1, R2, R0, LSL #0
0x15BA	0x4839    LDR	R0, [PC, #228]
0x15BC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x15BE	0xF0020001  AND	R0, R2, #1
0x15C2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x15C4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x15C6	0x4836    LDR	R0, [PC, #216]
0x15C8	0x6800    LDR	R0, [R0, #0]
0x15CA	0xF0000002  AND	R0, R0, #2
0x15CE	0x2800    CMP	R0, #0
0x15D0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x15D2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x15D4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x15D6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x15D8	0xF4023080  AND	R0, R2, #65536
0x15DC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x15DE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x15E0	0x482F    LDR	R0, [PC, #188]
0x15E2	0x6800    LDR	R0, [R0, #0]
0x15E4	0xF4003000  AND	R0, R0, #131072
0x15E8	0x2800    CMP	R0, #0
0x15EA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x15EC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x15EE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x15F0	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x15F2	0xF0025080  AND	R0, R2, #268435456
0x15F6	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x15F8	0x4829    LDR	R0, [PC, #164]
0x15FA	0x6800    LDR	R0, [R0, #0]
0x15FC	0xF0405180  ORR	R1, R0, #268435456
0x1600	0x4827    LDR	R0, [PC, #156]
0x1602	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1604	0x4826    LDR	R0, [PC, #152]
0x1606	0x6800    LDR	R0, [R0, #0]
0x1608	0xF0005000  AND	R0, R0, #536870912
0x160C	0x2800    CMP	R0, #0
0x160E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x1610	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1612	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1614	0xF0026080  AND	R0, R2, #67108864
0x1618	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x161A	0x4821    LDR	R0, [PC, #132]
0x161C	0x6800    LDR	R0, [R0, #0]
0x161E	0xF0406180  ORR	R1, R0, #67108864
0x1622	0x481F    LDR	R0, [PC, #124]
0x1624	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1626	0x4611    MOV	R1, R2
0x1628	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x162A	0x481D    LDR	R0, [PC, #116]
0x162C	0x6800    LDR	R0, [R0, #0]
0x162E	0xF0006000  AND	R0, R0, #134217728
0x1632	0x2800    CMP	R0, #0
0x1634	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x1636	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1638	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x163A	0x4611    MOV	R1, R2
0x163C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x163E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1642	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x1644	0x4816    LDR	R0, [PC, #88]
0x1646	0x6800    LDR	R0, [R0, #0]
0x1648	0xF0407180  ORR	R1, R0, #16777216
0x164C	0x4814    LDR	R0, [PC, #80]
0x164E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1650	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x1652	0x4813    LDR	R0, [PC, #76]
0x1654	0x6800    LDR	R0, [R0, #0]
0x1656	0xF0007000  AND	R0, R0, #33554432
0x165A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x165C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x165E	0x460A    MOV	R2, R1
0x1660	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x1662	0x480C    LDR	R0, [PC, #48]
0x1664	0x6800    LDR	R0, [R0, #0]
0x1666	0xF000010C  AND	R1, R0, #12
0x166A	0x0090    LSLS	R0, R2, #2
0x166C	0xF000000C  AND	R0, R0, #12
0x1670	0x4281    CMP	R1, R0
0x1672	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1674	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x1676	0xF8DDE000  LDR	LR, [SP, #0]
0x167A	0xB001    ADD	SP, SP, #4
0x167C	0x4770    BX	LR
0x167E	0xBF00    NOP
0x1680	0x00810501  	#83951745
0x1684	0x8402001D  	#1934338
0x1688	0x06440001  	#67140
0x168C	0x19400001  	#72000
0x1690	0x20004002  	FLASH_ACR+0
0x1694	0x10044002  	RCC_CFGR+0
0x1698	0x102C4002  	RCC_CFGR2+0
0x169C	0xFFFF000F  	#1048575
0x16A0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x13D4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x13D6	0x4815    LDR	R0, [PC, #84]
0x13D8	0x6800    LDR	R0, [R0, #0]
0x13DA	0xF0400101  ORR	R1, R0, #1
0x13DE	0x4813    LDR	R0, [PC, #76]
0x13E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x13E2	0x4913    LDR	R1, [PC, #76]
0x13E4	0x4813    LDR	R0, [PC, #76]
0x13E6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x13E8	0x4810    LDR	R0, [PC, #64]
0x13EA	0x6801    LDR	R1, [R0, #0]
0x13EC	0x4812    LDR	R0, [PC, #72]
0x13EE	0x4001    ANDS	R1, R0
0x13F0	0x480E    LDR	R0, [PC, #56]
0x13F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x13F4	0x480D    LDR	R0, [PC, #52]
0x13F6	0x6801    LDR	R1, [R0, #0]
0x13F8	0xF46F2080  MVN	R0, #262144
0x13FC	0x4001    ANDS	R1, R0
0x13FE	0x480B    LDR	R0, [PC, #44]
0x1400	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x1402	0x480C    LDR	R0, [PC, #48]
0x1404	0x6801    LDR	R1, [R0, #0]
0x1406	0xF46F00FE  MVN	R0, #8323072
0x140A	0x4001    ANDS	R1, R0
0x140C	0x4809    LDR	R0, [PC, #36]
0x140E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x1410	0x4806    LDR	R0, [PC, #24]
0x1412	0x6801    LDR	R1, [R0, #0]
0x1414	0xF06F50A0  MVN	R0, #335544320
0x1418	0x4001    ANDS	R1, R0
0x141A	0x4804    LDR	R0, [PC, #16]
0x141C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x141E	0xF04F0100  MOV	R1, #0
0x1422	0x4806    LDR	R0, [PC, #24]
0x1424	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x1426	0xB001    ADD	SP, SP, #4
0x1428	0x4770    BX	LR
0x142A	0xBF00    NOP
0x142C	0x10004002  	RCC_CR+0
0x1430	0x0000F0FF  	#-251723776
0x1434	0x10044002  	RCC_CFGR+0
0x1438	0xFFFFFEF6  	#-17367041
0x143C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x1544	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x1546	0x4902    LDR	R1, [PC, #8]
0x1548	0x4802    LDR	R0, [PC, #8]
0x154A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x154C	0xB001    ADD	SP, SP, #4
0x154E	0x4770    BX	LR
0x1550	0x19400001  	#72000
0x1554	0x00442000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x1558	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x155A	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x155C	0xB001    ADD	SP, SP, #4
0x155E	0x4770    BX	LR
; end of ___GenExcept
0x1934	0xB500    PUSH	(R14)
0x1936	0xF8DFB014  LDR	R11, [PC, #20]
0x193A	0xF8DFA014  LDR	R10, [PC, #20]
0x193E	0xF8DFC014  LDR	R12, [PC, #20]
0x1942	0xF7FFFD3D  BL	5056
0x1946	0xBD00    POP	(R15)
0x1948	0x4770    BX	LR
0x194A	0xBF00    NOP
0x194C	0x00002000  	#536870912
0x1950	0x003E2000  	#536870974
0x1954	0x18D40000  	#6356
0x19B4	0xB500    PUSH	(R14)
0x19B6	0xF8DFB010  LDR	R11, [PC, #16]
0x19BA	0xF8DFA010  LDR	R10, [PC, #16]
0x19BE	0xF7FFFDA3  BL	5384
0x19C2	0xBD00    POP	(R15)
0x19C4	0x4770    BX	LR
0x19C6	0xBF00    NOP
0x19C8	0x00002000  	#536870912
0x19CC	0x006C2000  	#536871020
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x14B4	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x16C4	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x16C8	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x16CC	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x16D0	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x16D4	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x16D8	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x16DC	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x16E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x16E4	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x16E8	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x16EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x16F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x16F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x16F8	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x16FC	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x1700	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x1704	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x1708	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x170C	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x1710	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x1714	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x1718	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x171C	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x1720	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x1724	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x1728	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x172C	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x1730	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x1734	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x1738	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x173C	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x1740	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x1744	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x1748	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x174C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x1750	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x1754	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x1758	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x175C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x1760	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x1764	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x1768	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x176C	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x1770	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x1774	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x1778	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x177C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x1780	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x1784	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x1788	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x178C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x1790	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x1794	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x1798	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x179C	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x17A0	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x17A4	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x17A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x17AC	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x17B0	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x17B4	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x17B8	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x17BC	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x17C0	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x17C4	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x17C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x17CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x17D0	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x17D4	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x17D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x17DC	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x17E0	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x17E4	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x17E8	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x17EC	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x17F0	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x17F4	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x17F8	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x17FC	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x1800	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x1804	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1808	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x180C	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1810	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1814	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1818	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x181C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1820	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1824	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1828	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x182C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1830	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1834	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1838	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x183C	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1840	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1844	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1848	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x184C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1850	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1854	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1858	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x185C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1860	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1864	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1868	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x186C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1870	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x1874	0x00001171 ;__MIKROBUS1_GPIO+0
0x1878	0x00001195 ;__MIKROBUS1_GPIO+4
0x187C	0x00001189 ;__MIKROBUS1_GPIO+8
0x1880	0x0000117D ;__MIKROBUS1_GPIO+12
0x1884	0x000011AD ;__MIKROBUS1_GPIO+16
0x1888	0x000011A1 ;__MIKROBUS1_GPIO+20
0x188C	0x00000B75 ;__MIKROBUS1_GPIO+24
0x1890	0x00000B69 ;__MIKROBUS1_GPIO+28
0x1894	0x00000B5D ;__MIKROBUS1_GPIO+32
0x1898	0x00000B81 ;__MIKROBUS1_GPIO+36
0x189C	0x00000BA5 ;__MIKROBUS1_GPIO+40
0x18A0	0x00000B99 ;__MIKROBUS1_GPIO+44
0x18A4	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x18A8	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x18AC	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x18B0	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x18B4	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x18B8	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x18BC	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x18C0	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x18C4	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x18C8	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x18CC	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x18D0	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_MagneticLinear_STM.c,0 :: ?ICS?lstr1_Click_MagneticLinear_STM [20]
0x18D4	0x202D2D2D ;?ICS?lstr1_Click_MagneticLinear_STM+0
0x18D8	0x74737953 ;?ICS?lstr1_Click_MagneticLinear_STM+4
0x18DC	0x49206D65 ;?ICS?lstr1_Click_MagneticLinear_STM+8
0x18E0	0x2074696E ;?ICS?lstr1_Click_MagneticLinear_STM+12
0x18E4	0x002D2D2D ;?ICS?lstr1_Click_MagneticLinear_STM+16
; end of ?ICS?lstr1_Click_MagneticLinear_STM
;,0 :: _initBlock_7 [42]
; Containing: ?ICS?lstr2_Click_MagneticLinear_STM [25]
;             ?ICS?lstr3_Click_MagneticLinear_STM [17]
0x18E8	0x67614D20 ;_initBlock_7+0 : ?ICS?lstr2_Click_MagneticLinear_STM at 0x18E8
0x18EC	0x6974656E ;_initBlock_7+4
0x18F0	0x694C2063 ;_initBlock_7+8
0x18F4	0x7261656E ;_initBlock_7+12
0x18F8	0x74616420 ;_initBlock_7+16
0x18FC	0x203A2061 ;_initBlock_7+20
0x1900	0x5F5F5F00 ;_initBlock_7+24 : ?ICS?lstr3_Click_MagneticLinear_STM at 0x1901
0x1904	0x5F5F5F5F ;_initBlock_7+28
0x1908	0x5F5F5F5F ;_initBlock_7+32
0x190C	0x5F5F5F5F ;_initBlock_7+36
0x1910	0x005F ;_initBlock_7+40
; end of _initBlock_7
;__Lib_System_105_107.c,447 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x1912	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x1916	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x191A	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x191E	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_SPI [8]
0x1924	0x000009F1 ;__MIKROBUS1_SPI+0
0x1928	0x000009B9 ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
;Click_MagneticLinear_STM.c,3 :: __MAGNETICLINEAR_SPI_CFG [8]
0x192C	0x00000007 ;__MAGNETICLINEAR_SPI_CFG+0
0x1930	0x00000304 ;__MAGNETICLINEAR_SPI_CFG+4
; end of __MAGNETICLINEAR_SPI_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [12]    _Get_Fosc_kHz
0x015C     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01F4     [168]    _RCC_GetClocksFrequency
0x029C     [140]    _GPIO_Clk_Enable
0x0328      [30]    __Lib_UART_123_45_UARTx_Write
0x0348      [34]    __Lib_SPI_123_SPIx_Read
0x036C     [272]    _GPIO_Alternate_Function_Enable
0x047C     [500]    _GPIO_Config
0x0670     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x08B4      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x08F8      [40]    _UART2_Init_Advanced
0x0920      [28]    _SPI1_Write
0x093C      [40]    _UART1_Init_Advanced
0x0964      [28]    _UART5_Write
0x0980      [28]    _UART4_Write
0x099C      [28]    _SPI1_Read
0x09B8      [28]    _SPI3_Read
0x09D4      [28]    _SPI2_Read
0x09F0      [28]    _SPI3_Write
0x0A0C      [28]    _SPI2_Write
0x0A28      [28]    _UART1_Write
0x0A44      [28]    _UART3_Write
0x0A60      [28]    _UART2_Write
0x0A7C      [28]    _GPIO_Digital_Output
0x0A98      [84]    _SPI3_Init_Advanced
0x0AEC      [40]    _UART3_Init_Advanced
0x0B14      [24]    _GPIO_Digital_Input
0x0B2C      [12]    easymx_v7_STM32F107VC__setRST_2
0x0B38      [12]    easymx_v7_STM32F107VC__setCS_2
0x0B44      [12]    easymx_v7_STM32F107VC__setMISO_2
0x0B50      [12]    easymx_v7_STM32F107VC__setSCK_2
0x0B5C      [12]    easymx_v7_STM32F107VC__setRX_1
0x0B68      [12]    easymx_v7_STM32F107VC__setINT_1
0x0B74      [12]    easymx_v7_STM32F107VC__setPWM_1
0x0B80      [12]    easymx_v7_STM32F107VC__setTX_1
0x0B8C      [12]    easymx_v7_STM32F107VC__setAN_2
0x0B98      [12]    easymx_v7_STM32F107VC__setSDA_1
0x0BA4      [12]    easymx_v7_STM32F107VC__setSCL_1
0x0BB0      [24]    __magneticlinear_driver_hal_spiMap
0x0BC8      [12]    easymx_v7_STM32F107VC__setSDA_2
0x0BD4      [16]    __magneticlinear_driver_hal_gpioMap
0x0BE4      [80]    _WordToStr
0x0C34      [60]    __magneticlinear_driver_hal_spiRead
0x0C70      [12]    easymx_v7_STM32F107VC__setSCL_2
0x0C7C      [12]    easymx_v7_STM32F107VC__setPWM_2
0x0C88      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x0C94      [12]    easymx_v7_STM32F107VC__setINT_2
0x0CA0      [12]    easymx_v7_STM32F107VC__setTX_2
0x0CAC      [12]    easymx_v7_STM32F107VC__setRX_2
0x0CB8      [36]    easymx_v7_STM32F107VC__spiInit_1
0x0CDC      [36]    easymx_v7_STM32F107VC__spiInit_2
0x0D00     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x0EB8     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x1070      [32]    easymx_v7_STM32F107VC__log_write
0x1090      [56]    easymx_v7_STM32F107VC__log_init1
0x10C8      [56]    easymx_v7_STM32F107VC__log_init2
0x1100      [56]    easymx_v7_STM32F107VC__log_initUartB
0x1138      [56]    easymx_v7_STM32F107VC__log_initUartA
0x1170      [12]    easymx_v7_STM32F107VC__setAN_1
0x117C      [12]    easymx_v7_STM32F107VC__setSCK_1
0x1188      [12]    easymx_v7_STM32F107VC__setCS_1
0x1194      [12]    easymx_v7_STM32F107VC__setRST_1
0x11A0      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x11AC      [12]    easymx_v7_STM32F107VC__setMISO_1
0x11B8      [70]    _mikrobus_logInit
0x1200     [110]    _IntToStr
0x1270      [68]    _magneticlinear_readData
0x12B4      [48]    _mikrobus_spiInit
0x12E4      [66]    _mikrobus_gpioInit
0x1328     [112]    _mikrobus_logWrite
0x1398      [40]    _magneticlinear_spiDriverInit
0x13C0      [20]    ___CC2DW
0x13D4     [108]    __Lib_System_105_107_SystemClockSetDefault
0x1440      [32]    _applicationInit
0x1460      [84]    _systemInit
0x14B8      [80]    _applicationTask
0x1508      [58]    ___FillZeros
0x1544      [20]    __Lib_System_105_107_InitialSetUpFosc
0x1558       [8]    ___GenExcept
0x1560     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x16A4      [32]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [20]    ?lstr1_Click_MagneticLinear_STM
0x20000014      [25]    ?lstr2_Click_MagneticLinear_STM
0x2000002D      [17]    ?lstr3_Click_MagneticLinear_STM
0x20000040       [4]    _logger
0x20000044       [4]    ___System_CLOCK_IN_KHZ
0x20000048       [4]    _SPI_Rd_Ptr
0x2000004C       [4]    _SPI_Wr_Ptr
0x20000050       [4]    _UART_Wr_Ptr
0x20000054       [4]    _UART_Rd_Ptr
0x20000058       [4]    _UART_Rdy_Ptr
0x2000005C       [4]    _UART_Tx_Idle_Ptr
0x20000060       [4]    __magneticlinear_driver_fp_spiWrite
0x20000064       [4]    __magneticlinear_driver_fp_spiRead
0x20000068       [4]    __magneticlinear_driver_hal_gpio_csSet
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x14B4       [4]    __Lib_System_105_107_ADCPrescTable
0x16C4     [108]    __GPIO_MODULE_USART2_PD56
0x1730     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x179C     [108]    __GPIO_MODULE_USART3_PD89
0x1808     [108]    __GPIO_MODULE_USART1_PA9_10
0x1874      [96]    __MIKROBUS1_GPIO
0x18D4      [20]    ?ICS?lstr1_Click_MagneticLinear_STM
0x18E8      [25]    ?ICS?lstr2_Click_MagneticLinear_STM
0x1901      [17]    ?ICS?lstr3_Click_MagneticLinear_STM
0x1912      [16]    __Lib_System_105_107_APBAHBPrescTable
0x1924       [8]    __MIKROBUS1_SPI
0x192C       [8]    __MAGNETICLINEAR_SPI_CFG
