Three-Stage CMOS Amplifier (90nm)

Analog amplifier design project implemented using Cadence Virtuoso in 90nm CMOS technology.

ðŸ”§ Tools & Skills

Tools: Cadence Virtuoso

Skills: Analog Design, AC/DC/Transient Analysis, Stability Analysis, Miller Compensation

ðŸŽ¯ Objective

To design a high-gain, stable three-stage CMOS amplifier with Miller compensation, ensuring good stability and transient behavior.

ðŸ› ï¸ What I Did

Designed the three-stage amplifier topology

Added Miller compensation for stability

Performed DC, AC, and Transient analysis

Optimized for gain and phase margin

ðŸ“ˆ Key Results

85 dB gain

> 60Â° phase margin

Low-frequency stability achieved

Good settling in transient response
