$date
	Mon Jul  7 16:37:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clk_gen_all_methods $end
$var reg 1 ! clk_m1 $end
$var reg 1 " clk_m2 $end
$var reg 1 # clk_m3 $end
$var reg 1 $ clk_m4 $end
$var integer 32 % i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#5000
1!
#7000
1$
#10000
0!
1"
#14000
0$
#15000
1!
b1 %
1#
#20000
0!
0"
#21000
1$
#25000
1!
#28000
0$
#30000
0!
1"
b10 %
0#
#35000
1!
1$
#40000
0!
0"
#42000
0$
#45000
1!
b11 %
1#
#49000
1$
#50000
0!
1"
#55000
1!
#56000
0$
#60000
0!
0"
b100 %
0#
#63000
1$
#65000
1!
#70000
0!
0$
1"
#75000
1!
b101 %
1#
#80000
0!
0"
#85000
1!
#90000
0!
1"
b110 %
0#
#95000
1!
#100000
0!
0"
#105000
1!
b111 %
1#
#110000
0!
1"
#115000
1!
#120000
0!
0"
b1000 %
0#
#125000
1!
#130000
0!
1"
#135000
1!
b1001 %
1#
#140000
0!
0"
#145000
1!
#150000
0!
1"
b1010 %
0#
#155000
1!
#160000
0!
0"
#165000
1!
#170000
0!
1"
#175000
1!
#180000
0!
0"
#185000
1!
#190000
0!
1"
#195000
1!
#200000
0!
0"
