GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 9,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 5550
gpu_sim_insn = 245760
gpu_ipc =      44.2811
gpu_tot_sim_cycle = 5550
gpu_tot_sim_insn = 245760
gpu_tot_ipc =      44.2811
gpu_tot_issued_cta = 10
gpu_occupancy = 32.2960% 
gpu_tot_occupancy = 32.2960% 
max_total_param_size = 0
gpu_stall_dramfull = 5950
gpu_stall_icnt2sh    = 70
partiton_level_parallism =       0.3495
partiton_level_parallism_total  =       0.3495
partiton_level_parallism_util =       3.0599
partiton_level_parallism_util_total  =       3.0599
L2_BW  =      17.9752 GB/Sec
L2_BW_total  =      17.9752 GB/Sec
gpu_total_sim_rate=122880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3840
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 620
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3840

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 245760
gpgpu_n_tot_w_icount = 7680
gpgpu_n_stall_shd_mem = 34210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41890	W0_Idle:59632	W0_Scoreboard:190	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
single_issue_nums: WS0:3080	WS1:3080	
dual_issue_nums: WS0:380	WS1:380	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 261120 {136:1920,}
traffic_breakdown_coretomem[INST_ACC_R] = 160 {8:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 2720 {136:20,}
maxmflatency = 1736 
max_icnt2mem_latency = 577 
maxmrqlatency = 889 
max_icnt2sh_latency = 11 
averagemflatency = 744 
avg_icnt2mem_latency = 65 
avg_mrq_latency = 283 
avg_icnt2sh_latency = 8 
mrq_lat_table:279 	3 	28 	89 	95 	176 	393 	800 	1410 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	537 	971 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24 	660 	333 	832 	60 	18 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690      1132      1127      1156      1151      1276      1271      1327      1317      1405      1395      1494      1473      1572      1555 
dram[1]:      1037      1030      1060      1055      1084      1079      2919      2914      2943      2938      2955      2950      2979      2974      3251      3250 
dram[2]:      1048      1042      1073      1068      1096      1091      1228      1223      1259      1249      1337      1332      1426      1405      1504      1487 
dram[3]:      1060      1055      1084      1079      1109      1104      3076      3071      3099      3094      3112      3107      3135      3130      3220      3214 
dram[4]:      1073      1066      1096      1091      1120      1115      1361      1356      1384      1379      1408      1403      1455      1444      1534      1522 
dram[5]:      1084      1078      1109      1104      1132      1127      3135      3130      3159      3154      3171      3166      3195      3190      3243      3238 
dram[6]:      1156      1150      1181      1176      1204      1199      1433      1428      1456      1451      1480      1475      1505      1500      1528      1523 
dram[7]:      1096      1091      1120      1115      1145      1140      3195      3190      3220      3215      3232      3226      3256      3250      3292      3286 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:         83        86       101       105        96        99       127       130       123       127       141       146       157       143       122       126
dram[1]:         75        78        84        86        66        69       121       125       107       113       115       123       112       115        96        99
dram[2]:         71        74        86        89        78        81       108       110        99       103       121       125       137       123        85        88
dram[3]:         67        70        68        71        59        62        95        98        91        92        93        97        91        94        71        71
dram[4]:         64        67        68        72        61        63       100       102       110       112       117       120       115       117        79        77
dram[5]:         76        80        75        80        72        76       110       111       105       106       105       109       102       107        83        88
dram[6]:         72        78        72        76        65        68        88        90       100       103       104       108       101       105        70        74
dram[7]:         64        69        66        69        55        59        81        85        78        79        79        81        75        79        67        70
maximum mf latency per bank:
dram[0]:       1138      1198      1301      1360      1335      1346      1501      1537      1487      1523      1645      1632      1736      1619      1291      1335
dram[1]:       1104      1151      1185      1232      1219      1230      1482      1582      1408      1515      1371      1561      1357      1399      1139      1198
dram[2]:        974       985      1137      1148      1016      1075      1301      1312      1287      1298      1383      1443      1536      1477      1076      1135
dram[3]:       1010      1069       996      1055      1030      1041      1231      1242      1220      1229      1204      1263      1190      1249       891       951
dram[4]:        878       889      1041       990       864       875      1209      1220      1363      1374      1349      1345      1330      1388       984       864
dram[5]:       1153      1211      1139      1198      1173      1184      1364      1375      1350      1361      1336      1395      1322      1382      1035      1093
dram[6]:       1008      1055       994      1041       967       895      1145      1156      1215      1226      1214      1262      1200      1247       828       887
dram[7]:       1014      1073      1000       976       951       962      1114      1125      1100      1111      1086      1104      1032      1091       894       955
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6685 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4467
n_activity=4347 dram_eff=0.887
bk0: 68a 5224i bk1: 68a 5272i bk2: 64a 4913i bk3: 64a 4900i bk4: 64a 5019i bk5: 64a 5098i bk6: 64a 4813i bk7: 64a 4797i bk8: 64a 4876i bk9: 64a 4916i bk10: 64a 4938i bk11: 64a 4913i bk12: 64a 5016i bk13: 64a 5036i bk14: 32a 6590i bk15: 32a 6531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.979739
Bank_Level_Parallism_Col = 13.014022
Bank_Level_Parallism_Ready = 7.170125
write_to_read_ratio_blp_rw_average = 0.490687
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.446658 
total_CMD = 8633 
util_bw = 3856 
Wasted_Col = 429 
Wasted_Row = 12 
Idle = 4336 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 37 
WTRc_limit = 2237 
RTWc_limit = 2320 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2237 
RTWc_limit_alone = 2320 

Commands details: 
total_CMD = 8633 
n_nop = 6685 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.002317 
CoL_Bus_Util = 0.223329 
Either_Row_CoL_Bus_Util = 0.225646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 27.408318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6697 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4448
n_activity=4424 dram_eff=0.868
bk0: 64a 6572i bk1: 64a 6652i bk2: 64a 6503i bk3: 64a 6480i bk4: 64a 6287i bk5: 64a 6229i bk6: 64a 5551i bk7: 64a 5535i bk8: 64a 5571i bk9: 64a 5556i bk10: 64a 5574i bk11: 64a 5559i bk12: 64a 5596i bk13: 64a 5580i bk14: 32a 6933i bk15: 32a 6908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 9.428669
Bank_Level_Parallism_Col = 9.424449
Bank_Level_Parallism_Ready = 5.364583
write_to_read_ratio_blp_rw_average = 0.488057
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.444805 
total_CMD = 8633 
util_bw = 3840 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 4229 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2195 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2195 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 8633 
n_nop = 6697 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.222402 
Either_Row_CoL_Bus_Util = 0.224256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 25.053864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6697 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4448
n_activity=4254 dram_eff=0.9027
bk0: 64a 5232i bk1: 64a 5281i bk2: 64a 4927i bk3: 64a 4913i bk4: 64a 5131i bk5: 64a 5089i bk6: 64a 4845i bk7: 64a 4828i bk8: 64a 4876i bk9: 64a 4916i bk10: 64a 4937i bk11: 64a 4921i bk12: 64a 5017i bk13: 64a 5037i bk14: 32a 6749i bk15: 32a 6664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.015555
Bank_Level_Parallism_Col = 13.013202
Bank_Level_Parallism_Ready = 7.175950
write_to_read_ratio_blp_rw_average = 0.489424
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.444805 
total_CMD = 8633 
util_bw = 3840 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 4389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2235 
RTWc_limit = 2268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2235 
RTWc_limit_alone = 2268 

Commands details: 
total_CMD = 8633 
n_nop = 6697 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.222402 
Either_Row_CoL_Bus_Util = 0.224256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 27.245802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6697 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4448
n_activity=4349 dram_eff=0.883
bk0: 64a 5988i bk1: 64a 5953i bk2: 64a 5977i bk3: 64a 5948i bk4: 64a 5857i bk5: 64a 5782i bk6: 64a 5205i bk7: 64a 5189i bk8: 64a 5225i bk9: 64a 5210i bk10: 64a 5228i bk11: 64a 5276i bk12: 64a 5411i bk13: 64a 5363i bk14: 32a 7165i bk15: 32a 7335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.740005
Bank_Level_Parallism_Col = 10.737633
Bank_Level_Parallism_Ready = 5.996877
write_to_read_ratio_blp_rw_average = 0.475820
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.444805 
total_CMD = 8633 
util_bw = 3840 
Wasted_Col = 489 
Wasted_Row = 0 
Idle = 4304 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 22 
WTRc_limit = 2208 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2208 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 8633 
n_nop = 6697 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.222402 
Either_Row_CoL_Bus_Util = 0.224256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 22.232248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6697 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4448
n_activity=4252 dram_eff=0.9031
bk0: 64a 5495i bk1: 64a 5500i bk2: 64a 5387i bk3: 64a 5463i bk4: 64a 5308i bk5: 64a 5324i bk6: 64a 4996i bk7: 64a 5044i bk8: 64a 4957i bk9: 64a 4941i bk10: 64a 4979i bk11: 64a 4962i bk12: 64a 5035i bk13: 64a 5010i bk14: 32a 6702i bk15: 32a 7063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.361236
Bank_Level_Parallism_Col = 12.358491
Bank_Level_Parallism_Ready = 6.792188
write_to_read_ratio_blp_rw_average = 0.484191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.444805 
total_CMD = 8633 
util_bw = 3840 
Wasted_Col = 402 
Wasted_Row = 0 
Idle = 4391 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2177 
RTWc_limit = 2190 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2190 

Commands details: 
total_CMD = 8633 
n_nop = 6697 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.222402 
Either_Row_CoL_Bus_Util = 0.224256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 26.402061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xf5537d00, atomic=0 1 entries : 0x55d197de6790 :  mf: uid=  7676, sid07:w29, part=5, addr=0x7feef5537d00, load , size=128, unknown  status = IN_PARTITION_DRAM (5549), 
MSHR: tag=0xf552fd00, atomic=0 1 entries : 0x55d197e22d60 :  mf: uid=  7668, sid03:w29, part=5, addr=0x7feef552fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (5549), 
MSHR: tag=0xf5527d00, atomic=0 1 entries : 0x55d197c36f30 :  mf: uid=  7660, sid09:w29, part=5, addr=0x7feef5527d00, load , size=128, unknown  status = IN_PARTITION_DRAM (5549), 
MSHR: tag=0xf551fd00, atomic=0 1 entries : 0x55d197e8c5d0 :  mf: uid=  7629, sid05:w29, part=5, addr=0x7feef551fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (5549), 

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xf5537d80, atomic=0 1 entries : 0x55d197c2de40 :  mf: uid=  7675, sid07:w29, part=5, addr=0x7feef5537d80, load , size=128, unknown  status = IN_PARTITION_DRAM (5549), 
MSHR: tag=0xf552fd80, atomic=0 1 entries : 0x55d197c82150 :  mf: uid=  7667, sid03:w29, part=5, addr=0x7feef552fd80, load , size=128, unknown  status = IN_PARTITION_DRAM (5549), 
MSHR: tag=0xf5527d80, atomic=0 1 entries : 0x55d197bd8a00 :  mf: uid=  7659, sid09:w29, part=5, addr=0x7feef5527d80, load , size=128, unknown  status = IN_PARTITION_DRAM (5547), 
MSHR: tag=0xf551fd80, atomic=0 1 entries : 0x55d197db1eb0 :  mf: uid=  7624, sid05:w29, part=5, addr=0x7feef551fd80, load , size=128, unknown  status = IN_PARTITION_DRAM (5549), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6724 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=933 n_write=960 n_wr_bk=0 bw_util=0.4385
n_activity=4207 dram_eff=0.8999
bk0: 64a 5239i bk1: 64a 5204i bk2: 64a 5230i bk3: 64a 5201i bk4: 64a 5313i bk5: 64a 5265i bk6: 60a 4908i bk7: 60a 4899i bk8: 60a 4943i bk9: 64a 4940i bk10: 61a 4962i bk11: 60a 4955i bk12: 60a 5065i bk13: 60a 5033i bk14: 32a 7125i bk15: 32a 7037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.693518
Bank_Level_Parallism_Col = 12.691299
Bank_Level_Parallism_Ready = 7.006336
write_to_read_ratio_blp_rw_average = 0.486925
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.438550 
total_CMD = 8633 
util_bw = 3786 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 4436 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2193 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2193 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 8633 
n_nop = 6724 
Read = 0 
Write = 960 
L2_Alloc = 933 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1893 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1893 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.219275 
Either_Row_CoL_Bus_Util = 0.221128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 23.888451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6697 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4448
n_activity=4267 dram_eff=0.8999
bk0: 64a 5305i bk1: 64a 5271i bk2: 64a 5297i bk3: 64a 5268i bk4: 64a 5332i bk5: 64a 5275i bk6: 64a 5011i bk7: 64a 4994i bk8: 64a 4883i bk9: 64a 4915i bk10: 64a 4952i bk11: 64a 4936i bk12: 64a 4974i bk13: 64a 4992i bk14: 32a 7126i bk15: 32a 7054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.453242
Bank_Level_Parallism_Col = 12.450999
Bank_Level_Parallism_Ready = 6.915713
write_to_read_ratio_blp_rw_average = 0.478471
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.444805 
total_CMD = 8633 
util_bw = 3840 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 4376 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2162 
RTWc_limit = 2195 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2162 
RTWc_limit_alone = 2195 

Commands details: 
total_CMD = 8633 
n_nop = 6697 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.222402 
Either_Row_CoL_Bus_Util = 0.224256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 23.648094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6481
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8633 n_nop=6697 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4448
n_activity=4367 dram_eff=0.8793
bk0: 64a 5983i bk1: 64a 5949i bk2: 64a 5974i bk3: 64a 6073i bk4: 64a 6049i bk5: 64a 5983i bk6: 64a 5351i bk7: 64a 5319i bk8: 64a 5393i bk9: 64a 5362i bk10: 64a 5466i bk11: 64a 5409i bk12: 64a 5625i bk13: 64a 5571i bk14: 32a 6787i bk15: 32a 6881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.451324
Bank_Level_Parallism_Col = 10.449355
Bank_Level_Parallism_Ready = 5.871421
write_to_read_ratio_blp_rw_average = 0.479677
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.444805 
total_CMD = 8633 
util_bw = 3840 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 4286 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2185 
RTWc_limit = 2157 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2185 
RTWc_limit_alone = 2157 

Commands details: 
total_CMD = 8633 
n_nop = 6697 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.222402 
Either_Row_CoL_Bus_Util = 0.224256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 19.665701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6657

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[7]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[9]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[10]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1940
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.9907
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 12
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.086

icnt_total_pkts_mem_to_simt=2020
icnt_total_pkts_simt_to_mem=9620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.3814
	minimum = 6
	maximum = 561
Network latency average = 23.7784
	minimum = 6
	maximum = 508
Slowest packet = 1551
Flit latency average = 27.4673
	minimum = 6
	maximum = 504
Slowest flit = 5340
Fragmentation average = 0.454639
	minimum = 0
	maximum = 445
Injected packet rate average = 0.013982
	minimum = 0 (at node 10)
	maximum = 0.034955 (at node 0)
Accepted packet rate average = 0.013982
	minimum = 0 (at node 10)
	maximum = 0.034955 (at node 0)
Injected flit rate average = 0.0419459
	minimum = 0 (at node 10)
	maximum = 0.173333 (at node 0)
Accepted flit rate average= 0.0419459
	minimum = 0 (at node 10)
	maximum = 0.10991 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.3814 (1 samples)
	minimum = 6 (1 samples)
	maximum = 561 (1 samples)
Network latency average = 23.7784 (1 samples)
	minimum = 6 (1 samples)
	maximum = 508 (1 samples)
Flit latency average = 27.4673 (1 samples)
	minimum = 6 (1 samples)
	maximum = 504 (1 samples)
Fragmentation average = 0.454639 (1 samples)
	minimum = 0 (1 samples)
	maximum = 445 (1 samples)
Injected packet rate average = 0.013982 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.034955 (1 samples)
Accepted packet rate average = 0.013982 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.034955 (1 samples)
Injected flit rate average = 0.0419459 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.173333 (1 samples)
Accepted flit rate average = 0.0419459 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.10991 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 122880 (inst/sec)
gpgpu_simulation_rate = 2775 (cycle/sec)
gpgpu_silicon_slowdown = 579099x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 9,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1641
gpu_sim_insn = 153600
gpu_ipc =      93.6015
gpu_tot_sim_cycle = 7191
gpu_tot_sim_insn = 399360
gpu_tot_ipc =      55.5361
gpu_tot_issued_cta = 20
gpu_occupancy = 42.1816% 
gpu_tot_occupancy = 34.4105% 
max_total_param_size = 0
gpu_stall_dramfull = 10778
gpu_stall_icnt2sh    = 7225
partiton_level_parallism =       0.7922
partiton_level_parallism_total  =       0.4506
partiton_level_parallism_util =       4.0498
partiton_level_parallism_util_total  =       3.3927
L2_BW  =      40.7381 GB/Sec
L2_BW_total  =      23.1698 GB/Sec
gpu_total_sim_rate=199680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6400
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6400

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 399360
gpgpu_n_tot_w_icount = 12480
gpgpu_n_stall_shd_mem = 40181
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46792	W0_Idle:78337	W0_Scoreboard:1788	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12480
single_issue_nums: WS0:5046	WS1:5048	
dual_issue_nums: WS0:597	WS1:596	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {136:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1736 
max_icnt2mem_latency = 577 
maxmrqlatency = 889 
max_icnt2sh_latency = 118 
averagemflatency = 564 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 283 
avg_icnt2sh_latency = 15 
mrq_lat_table:279 	3 	28 	89 	95 	176 	393 	800 	1410 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	708 	1014 	1066 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	105 	1264 	854 	887 	93 	24 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2473 	299 	326 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690      1132      1127      1156      1151      1276      1271      1327      1317      1405      1395      1494      1473      1572      1555 
dram[1]:      1037      1030      1060      1055      1084      1079      2919      2914      2943      2938      2955      2950      2979      2974      3251      3250 
dram[2]:      1048      1042      1073      1068      1096      1091      1228      1223      1259      1249      1337      1332      1426      1405      1504      1487 
dram[3]:      1060      1055      1084      1079      1109      1104      3076      3071      3099      3094      3112      3107      3135      3130      3220      3214 
dram[4]:      1073      1066      1096      1091      1120      1115      1361      1356      1384      1379      1408      1403      1455      1444      1534      1522 
dram[5]:      1084      1078      1109      1104      1132      1127      3135      3130      3159      3154      3171      3166      3195      3190      3243      3238 
dram[6]:      1156      1150      1181      1176      1204      1199      1433      1428      1456      1451      1480      1475      1505      1500      1528      1523 
dram[7]:      1096      1091      1120      1115      1145      1140      3195      3190      3220      3215      3232      3226      3256      3250      3292      3286 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        128       140       157       172       128       136       127       130       123       127       169       176       178       165       142       146
dram[1]:        127       116       142       131        97        93       121       125       107       113       145       152       134       137       117       120
dram[2]:        104       108       125       130       100       104       108       110        99       103       145       150       157       144       104       108
dram[3]:        106       110       113       117        83        87        95        98        91        92       117       122       110       115        91        91
dram[4]:        101       105       111       115        85        88       100       102       110       112       140       145       134       137        99        97
dram[5]:        118       124       125       131       100       104       110       111       105       106       130       135       122       127       102       107
dram[6]:        112       119       119       124        91        95        88        90       100       103       126       131       121       124        90        95
dram[7]:        111       117       120       124        85        89        81        85        78        79       101       104        94        99        86        89
maximum mf latency per bank:
dram[0]:       1138      1198      1301      1360      1335      1346      1501      1537      1487      1523      1645      1632      1736      1619      1291      1335
dram[1]:       1104      1151      1185      1232      1219      1230      1482      1582      1408      1515      1371      1561      1357      1399      1139      1198
dram[2]:        974       985      1137      1148      1016      1075      1301      1312      1287      1298      1383      1443      1536      1477      1076      1135
dram[3]:       1010      1069       996      1055      1030      1041      1231      1242      1220      1229      1204      1263      1190      1249       891       951
dram[4]:        878       889      1041       990       864       875      1209      1220      1363      1374      1349      1345      1330      1388       984       864
dram[5]:       1153      1211      1139      1198      1173      1184      1364      1375      1350      1361      1336      1395      1322      1382      1035      1093
dram[6]:       1008      1055       994      1041       967       895      1145      1156      1215      1226      1214      1262      1200      1247       828       887
dram[7]:       1014      1073      1000       976       951       962      1114      1125      1100      1111      1086      1104      1032      1091       894       955
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9238 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3447
n_activity=4347 dram_eff=0.887
bk0: 68a 7777i bk1: 68a 7825i bk2: 64a 7466i bk3: 64a 7453i bk4: 64a 7572i bk5: 64a 7651i bk6: 64a 7366i bk7: 64a 7350i bk8: 64a 7429i bk9: 64a 7469i bk10: 64a 7491i bk11: 64a 7466i bk12: 64a 7569i bk13: 64a 7589i bk14: 32a 9143i bk15: 32a 9084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.979739
Bank_Level_Parallism_Col = 13.014022
Bank_Level_Parallism_Ready = 7.170125
write_to_read_ratio_blp_rw_average = 0.490687
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.344717 
total_CMD = 11186 
util_bw = 3856 
Wasted_Col = 429 
Wasted_Row = 12 
Idle = 6889 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 37 
WTRc_limit = 2237 
RTWc_limit = 2320 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2237 
RTWc_limit_alone = 2320 

Commands details: 
total_CMD = 11186 
n_nop = 9238 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001788 
CoL_Bus_Util = 0.172358 
Either_Row_CoL_Bus_Util = 0.174146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 21.152870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.1529
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9250 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3433
n_activity=4424 dram_eff=0.868
bk0: 64a 9125i bk1: 64a 9205i bk2: 64a 9056i bk3: 64a 9033i bk4: 64a 8840i bk5: 64a 8782i bk6: 64a 8104i bk7: 64a 8088i bk8: 64a 8124i bk9: 64a 8109i bk10: 64a 8127i bk11: 64a 8112i bk12: 64a 8149i bk13: 64a 8133i bk14: 32a 9486i bk15: 32a 9461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 9.428669
Bank_Level_Parallism_Col = 9.424449
Bank_Level_Parallism_Ready = 5.364583
write_to_read_ratio_blp_rw_average = 0.488057
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.343286 
total_CMD = 11186 
util_bw = 3840 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 6782 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2195 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2195 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 11186 
n_nop = 9250 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.171643 
Either_Row_CoL_Bus_Util = 0.173073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 19.335777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9250 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3433
n_activity=4254 dram_eff=0.9027
bk0: 64a 7785i bk1: 64a 7834i bk2: 64a 7480i bk3: 64a 7466i bk4: 64a 7684i bk5: 64a 7642i bk6: 64a 7398i bk7: 64a 7381i bk8: 64a 7429i bk9: 64a 7469i bk10: 64a 7490i bk11: 64a 7474i bk12: 64a 7570i bk13: 64a 7590i bk14: 32a 9302i bk15: 32a 9217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.015555
Bank_Level_Parallism_Col = 13.013202
Bank_Level_Parallism_Ready = 7.175950
write_to_read_ratio_blp_rw_average = 0.489424
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.343286 
total_CMD = 11186 
util_bw = 3840 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 6942 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2235 
RTWc_limit = 2268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2235 
RTWc_limit_alone = 2268 

Commands details: 
total_CMD = 11186 
n_nop = 9250 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.171643 
Either_Row_CoL_Bus_Util = 0.173073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 21.027445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.0274
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9250 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3433
n_activity=4349 dram_eff=0.883
bk0: 64a 8541i bk1: 64a 8506i bk2: 64a 8530i bk3: 64a 8501i bk4: 64a 8410i bk5: 64a 8335i bk6: 64a 7758i bk7: 64a 7742i bk8: 64a 7778i bk9: 64a 7763i bk10: 64a 7781i bk11: 64a 7829i bk12: 64a 7964i bk13: 64a 7916i bk14: 32a 9718i bk15: 32a 9888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.740005
Bank_Level_Parallism_Col = 10.737633
Bank_Level_Parallism_Ready = 5.996877
write_to_read_ratio_blp_rw_average = 0.475820
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.343286 
total_CMD = 11186 
util_bw = 3840 
Wasted_Col = 489 
Wasted_Row = 0 
Idle = 6857 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 22 
WTRc_limit = 2208 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2208 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 11186 
n_nop = 9250 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.171643 
Either_Row_CoL_Bus_Util = 0.173073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.158144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9250 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3433
n_activity=4252 dram_eff=0.9031
bk0: 64a 8048i bk1: 64a 8053i bk2: 64a 7940i bk3: 64a 8016i bk4: 64a 7861i bk5: 64a 7877i bk6: 64a 7549i bk7: 64a 7597i bk8: 64a 7510i bk9: 64a 7494i bk10: 64a 7532i bk11: 64a 7515i bk12: 64a 7588i bk13: 64a 7563i bk14: 32a 9255i bk15: 32a 9616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.361236
Bank_Level_Parallism_Col = 12.358491
Bank_Level_Parallism_Ready = 6.792188
write_to_read_ratio_blp_rw_average = 0.484191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.343286 
total_CMD = 11186 
util_bw = 3840 
Wasted_Col = 402 
Wasted_Row = 0 
Idle = 6944 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2177 
RTWc_limit = 2190 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2190 

Commands details: 
total_CMD = 11186 
n_nop = 9250 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.171643 
Either_Row_CoL_Bus_Util = 0.173073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 20.376274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3763
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9250 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3433
n_activity=4271 dram_eff=0.8991
bk0: 64a 7792i bk1: 64a 7757i bk2: 64a 7783i bk3: 64a 7754i bk4: 64a 7866i bk5: 64a 7818i bk6: 64a 7425i bk7: 64a 7408i bk8: 64a 7444i bk9: 64a 7493i bk10: 64a 7511i bk11: 64a 7496i bk12: 64a 7598i bk13: 64a 7558i bk14: 32a 9678i bk15: 32a 9590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.582961
Bank_Level_Parallism_Col = 12.580744
Bank_Level_Parallism_Ready = 6.962520
write_to_read_ratio_blp_rw_average = 0.480850
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.343286 
total_CMD = 11186 
util_bw = 3840 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 6935 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2193 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2193 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 11186 
n_nop = 9250 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.171643 
Either_Row_CoL_Bus_Util = 0.173073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 18.436350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9250 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3433
n_activity=4267 dram_eff=0.8999
bk0: 64a 7858i bk1: 64a 7824i bk2: 64a 7850i bk3: 64a 7821i bk4: 64a 7885i bk5: 64a 7828i bk6: 64a 7564i bk7: 64a 7547i bk8: 64a 7436i bk9: 64a 7468i bk10: 64a 7505i bk11: 64a 7489i bk12: 64a 7527i bk13: 64a 7545i bk14: 32a 9679i bk15: 32a 9607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.453242
Bank_Level_Parallism_Col = 12.450999
Bank_Level_Parallism_Ready = 6.915713
write_to_read_ratio_blp_rw_average = 0.478471
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.343286 
total_CMD = 11186 
util_bw = 3840 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 6929 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2162 
RTWc_limit = 2195 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2162 
RTWc_limit_alone = 2195 

Commands details: 
total_CMD = 11186 
n_nop = 9250 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.171643 
Either_Row_CoL_Bus_Util = 0.173073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 18.250849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11186 n_nop=9250 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3433
n_activity=4367 dram_eff=0.8793
bk0: 64a 8536i bk1: 64a 8502i bk2: 64a 8527i bk3: 64a 8626i bk4: 64a 8602i bk5: 64a 8536i bk6: 64a 7904i bk7: 64a 7872i bk8: 64a 7946i bk9: 64a 7915i bk10: 64a 8019i bk11: 64a 7962i bk12: 64a 8178i bk13: 64a 8124i bk14: 32a 9340i bk15: 32a 9434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.451324
Bank_Level_Parallism_Col = 10.449355
Bank_Level_Parallism_Ready = 5.871421
write_to_read_ratio_blp_rw_average = 0.479677
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.343286 
total_CMD = 11186 
util_bw = 3840 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 6839 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2185 
RTWc_limit = 2157 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2185 
RTWc_limit_alone = 2157 

Commands details: 
total_CMD = 11186 
n_nop = 9250 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.171643 
Either_Row_CoL_Bus_Util = 0.173073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.177364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 121, Miss_rate = 0.550, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 220, Miss = 121, Miss_rate = 0.550, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[7]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[9]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[10]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[13]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3240
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.5932
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 12
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=5960
icnt_total_pkts_simt_to_mem=13480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.6983
	minimum = 6
	maximum = 561
Network latency average = 22.0492
	minimum = 6
	maximum = 508
Slowest packet = 1551
Flit latency average = 23.7019
	minimum = 6
	maximum = 504
Slowest flit = 5340
Fragmentation average = 0.416975
	minimum = 0
	maximum = 445
Injected packet rate average = 0.0180225
	minimum = 0 (at node 36)
	maximum = 0.0305938 (at node 20)
Accepted packet rate average = 0.0180225
	minimum = 0 (at node 36)
	maximum = 0.0305938 (at node 20)
Injected flit rate average = 0.0540676
	minimum = 0 (at node 36)
	maximum = 0.133778 (at node 0)
Accepted flit rate average= 0.0540676
	minimum = 0 (at node 36)
	maximum = 0.119594 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5399 (2 samples)
	minimum = 6 (2 samples)
	maximum = 561 (2 samples)
Network latency average = 22.9138 (2 samples)
	minimum = 6 (2 samples)
	maximum = 508 (2 samples)
Flit latency average = 25.5846 (2 samples)
	minimum = 6 (2 samples)
	maximum = 504 (2 samples)
Fragmentation average = 0.435807 (2 samples)
	minimum = 0 (2 samples)
	maximum = 445 (2 samples)
Injected packet rate average = 0.0160023 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0327744 (2 samples)
Accepted packet rate average = 0.0160023 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0327744 (2 samples)
Injected flit rate average = 0.0480068 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.153556 (2 samples)
Accepted flit rate average = 0.0480068 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.114752 (2 samples)
Injected packet size average = 3 (2 samples)
Accepted packet size average = 3 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 199680 (inst/sec)
gpgpu_simulation_rate = 3595 (cycle/sec)
gpgpu_silicon_slowdown = 447009x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 9,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1240
gpu_sim_insn = 163840
gpu_ipc =     132.1290
gpu_tot_sim_cycle = 8431
gpu_tot_sim_insn = 563200
gpu_tot_ipc =      66.8011
gpu_tot_issued_cta = 30
gpu_occupancy = 40.7772% 
gpu_tot_occupancy = 35.3271% 
max_total_param_size = 0
gpu_stall_dramfull = 14731
gpu_stall_icnt2sh    = 13282
partiton_level_parallism =       1.0323
partiton_level_parallism_total  =       0.5361
partiton_level_parallism_util =       5.1406
partiton_level_parallism_util_total  =       3.7542
L2_BW  =      53.0828 GB/Sec
L2_BW_total  =      27.5693 GB/Sec
gpu_total_sim_rate=187733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8960
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.1429
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8960

Total_core_cache_fail_stats:
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 563200
gpgpu_n_tot_w_icount = 17600
gpgpu_n_stall_shd_mem = 46806
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 51200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51101	W0_Idle:85359	W0_Scoreboard:9233	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17600
single_issue_nums: WS0:6966	WS1:6968	
dual_issue_nums: WS0:917	WS1:916	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 435200 {136:3200,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {136:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1736 
max_icnt2mem_latency = 577 
maxmrqlatency = 889 
max_icnt2sh_latency = 124 
averagemflatency = 493 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 283 
avg_icnt2sh_latency = 19 
mrq_lat_table:279 	3 	28 	89 	95 	176 	393 	800 	1410 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1409 	1570 	1089 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	137 	1810 	1443 	902 	172 	43 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2985 	651 	676 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690      1132      1127      1156      1151      1276      1271      1327      1317      1405      1395      1494      1473      1572      1555 
dram[1]:      1037      1030      1060      1055      1084      1079      2919      2914      2943      2938      2955      2950      2979      2974      3251      3250 
dram[2]:      1048      1042      1073      1068      1096      1091      1228      1223      1259      1249      1337      1332      1426      1405      1504      1487 
dram[3]:      1060      1055      1084      1079      1109      1104      3076      3071      3099      3094      3112      3107      3135      3130      3220      3214 
dram[4]:      1073      1066      1096      1091      1120      1115      1361      1356      1384      1379      1408      1403      1455      1444      1534      1522 
dram[5]:      1084      1078      1109      1104      1132      1127      3135      3130      3159      3154      3171      3166      3195      3190      3243      3238 
dram[6]:      1156      1150      1181      1176      1204      1199      1433      1428      1456      1451      1480      1475      1505      1500      1528      1523 
dram[7]:      1096      1091      1120      1115      1145      1140      3195      3190      3220      3215      3232      3226      3256      3250      3292      3286 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        128       140       157       172       141       148       150       152       143       147       214       209       226       201       194       183
dram[1]:        127       116       142       131       115       111       152       156       135       141       181       189       172       177       158       161
dram[2]:        104       108       125       130       116       121       135       141       126       130       181       186       196       184       145       149
dram[3]:        106       110       113       117        97       101       123       127       117       120       156       162       153       158       136       137
dram[4]:        101       105       111       115        99       102       128       130       133       137       177       184       175       179       143       142
dram[5]:        118       124       125       131       114       118       136       139       124       127       171       176       165       172       148       154
dram[6]:        112       119       119       124       104       108       111       114       119       123       162       169       163       168       135       141
dram[7]:        111       117       120       124        98       102       103       107        97        99       138       142       137       143       128       132
maximum mf latency per bank:
dram[0]:       1138      1198      1301      1360      1335      1346      1501      1537      1487      1523      1645      1632      1736      1619      1291      1335
dram[1]:       1104      1151      1185      1232      1219      1230      1482      1582      1408      1515      1371      1561      1357      1399      1139      1198
dram[2]:        974       985      1137      1148      1016      1075      1301      1312      1287      1298      1383      1443      1536      1477      1076      1135
dram[3]:       1010      1069       996      1055      1030      1041      1231      1242      1220      1229      1204      1263      1190      1249       891       951
dram[4]:        878       889      1041       990       864       875      1209      1220      1363      1374      1349      1345      1330      1388       984       864
dram[5]:       1153      1211      1139      1198      1173      1184      1364      1375      1350      1361      1336      1395      1322      1382      1035      1093
dram[6]:       1008      1055       994      1041       967       895      1145      1156      1215      1226      1214      1262      1200      1247       828       887
dram[7]:       1014      1073      1000       976       951       962      1114      1125      1100      1111      1086      1104      1032      1091       894       955
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11167 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.294
n_activity=4347 dram_eff=0.887
bk0: 68a 9706i bk1: 68a 9754i bk2: 64a 9395i bk3: 64a 9382i bk4: 64a 9501i bk5: 64a 9580i bk6: 64a 9295i bk7: 64a 9279i bk8: 64a 9358i bk9: 64a 9398i bk10: 64a 9420i bk11: 64a 9395i bk12: 64a 9498i bk13: 64a 9518i bk14: 32a 11072i bk15: 32a 11013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.979739
Bank_Level_Parallism_Col = 13.014022
Bank_Level_Parallism_Ready = 7.170125
write_to_read_ratio_blp_rw_average = 0.490687
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.294014 
total_CMD = 13115 
util_bw = 3856 
Wasted_Col = 429 
Wasted_Row = 12 
Idle = 8818 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 37 
WTRc_limit = 2237 
RTWc_limit = 2320 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2237 
RTWc_limit_alone = 2320 

Commands details: 
total_CMD = 13115 
n_nop = 11167 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001525 
CoL_Bus_Util = 0.147007 
Either_Row_CoL_Bus_Util = 0.148532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 18.041632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11179 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2928
n_activity=4424 dram_eff=0.868
bk0: 64a 11054i bk1: 64a 11134i bk2: 64a 10985i bk3: 64a 10962i bk4: 64a 10769i bk5: 64a 10711i bk6: 64a 10033i bk7: 64a 10017i bk8: 64a 10053i bk9: 64a 10038i bk10: 64a 10056i bk11: 64a 10041i bk12: 64a 10078i bk13: 64a 10062i bk14: 32a 11415i bk15: 32a 11390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 9.428669
Bank_Level_Parallism_Col = 9.424449
Bank_Level_Parallism_Ready = 5.364583
write_to_read_ratio_blp_rw_average = 0.488057
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.292794 
total_CMD = 13115 
util_bw = 3840 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 8711 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2195 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2195 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 13115 
n_nop = 11179 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.146397 
Either_Row_CoL_Bus_Util = 0.147617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.491804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4918
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11179 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2928
n_activity=4254 dram_eff=0.9027
bk0: 64a 9714i bk1: 64a 9763i bk2: 64a 9409i bk3: 64a 9395i bk4: 64a 9613i bk5: 64a 9571i bk6: 64a 9327i bk7: 64a 9310i bk8: 64a 9358i bk9: 64a 9398i bk10: 64a 9419i bk11: 64a 9403i bk12: 64a 9499i bk13: 64a 9519i bk14: 32a 11231i bk15: 32a 11146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.015555
Bank_Level_Parallism_Col = 13.013202
Bank_Level_Parallism_Ready = 7.175950
write_to_read_ratio_blp_rw_average = 0.489424
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.292794 
total_CMD = 13115 
util_bw = 3840 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 8871 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2235 
RTWc_limit = 2268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2235 
RTWc_limit_alone = 2268 

Commands details: 
total_CMD = 13115 
n_nop = 11179 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.146397 
Either_Row_CoL_Bus_Util = 0.147617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.934654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9347
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11179 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2928
n_activity=4349 dram_eff=0.883
bk0: 64a 10470i bk1: 64a 10435i bk2: 64a 10459i bk3: 64a 10430i bk4: 64a 10339i bk5: 64a 10264i bk6: 64a 9687i bk7: 64a 9671i bk8: 64a 9707i bk9: 64a 9692i bk10: 64a 9710i bk11: 64a 9758i bk12: 64a 9893i bk13: 64a 9845i bk14: 32a 11647i bk15: 32a 11817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.740005
Bank_Level_Parallism_Col = 10.737633
Bank_Level_Parallism_Ready = 5.996877
write_to_read_ratio_blp_rw_average = 0.475820
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.292794 
total_CMD = 13115 
util_bw = 3840 
Wasted_Col = 489 
Wasted_Row = 0 
Idle = 8786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 22 
WTRc_limit = 2208 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2208 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 13115 
n_nop = 11179 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.146397 
Either_Row_CoL_Bus_Util = 0.147617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 14.634464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11179 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2928
n_activity=4252 dram_eff=0.9031
bk0: 64a 9977i bk1: 64a 9982i bk2: 64a 9869i bk3: 64a 9945i bk4: 64a 9790i bk5: 64a 9806i bk6: 64a 9478i bk7: 64a 9526i bk8: 64a 9439i bk9: 64a 9423i bk10: 64a 9461i bk11: 64a 9444i bk12: 64a 9517i bk13: 64a 9492i bk14: 32a 11184i bk15: 32a 11545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.361236
Bank_Level_Parallism_Col = 12.358491
Bank_Level_Parallism_Ready = 6.792188
write_to_read_ratio_blp_rw_average = 0.484191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.292794 
total_CMD = 13115 
util_bw = 3840 
Wasted_Col = 402 
Wasted_Row = 0 
Idle = 8873 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2177 
RTWc_limit = 2190 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2190 

Commands details: 
total_CMD = 13115 
n_nop = 11179 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.146397 
Either_Row_CoL_Bus_Util = 0.147617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.379261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11179 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2928
n_activity=4271 dram_eff=0.8991
bk0: 64a 9721i bk1: 64a 9686i bk2: 64a 9712i bk3: 64a 9683i bk4: 64a 9795i bk5: 64a 9747i bk6: 64a 9354i bk7: 64a 9337i bk8: 64a 9373i bk9: 64a 9422i bk10: 64a 9440i bk11: 64a 9425i bk12: 64a 9527i bk13: 64a 9487i bk14: 32a 11607i bk15: 32a 11519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.582961
Bank_Level_Parallism_Col = 12.580744
Bank_Level_Parallism_Ready = 6.962520
write_to_read_ratio_blp_rw_average = 0.480850
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.292794 
total_CMD = 13115 
util_bw = 3840 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 8864 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2193 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2193 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 13115 
n_nop = 11179 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.146397 
Either_Row_CoL_Bus_Util = 0.147617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.724667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11179 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2928
n_activity=4267 dram_eff=0.8999
bk0: 64a 9787i bk1: 64a 9753i bk2: 64a 9779i bk3: 64a 9750i bk4: 64a 9814i bk5: 64a 9757i bk6: 64a 9493i bk7: 64a 9476i bk8: 64a 9365i bk9: 64a 9397i bk10: 64a 9434i bk11: 64a 9418i bk12: 64a 9456i bk13: 64a 9474i bk14: 32a 11608i bk15: 32a 11536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.453242
Bank_Level_Parallism_Col = 12.450999
Bank_Level_Parallism_Ready = 6.915713
write_to_read_ratio_blp_rw_average = 0.478471
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.292794 
total_CMD = 13115 
util_bw = 3840 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 8858 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2162 
RTWc_limit = 2195 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2162 
RTWc_limit_alone = 2195 

Commands details: 
total_CMD = 13115 
n_nop = 11179 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.146397 
Either_Row_CoL_Bus_Util = 0.147617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.566451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13115 n_nop=11179 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2928
n_activity=4367 dram_eff=0.8793
bk0: 64a 10465i bk1: 64a 10431i bk2: 64a 10456i bk3: 64a 10555i bk4: 64a 10531i bk5: 64a 10465i bk6: 64a 9833i bk7: 64a 9801i bk8: 64a 9875i bk9: 64a 9844i bk10: 64a 9948i bk11: 64a 9891i bk12: 64a 10107i bk13: 64a 10053i bk14: 32a 11269i bk15: 32a 11363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.451324
Bank_Level_Parallism_Col = 10.449355
Bank_Level_Parallism_Ready = 5.871421
write_to_read_ratio_blp_rw_average = 0.479677
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.292794 
total_CMD = 13115 
util_bw = 3840 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 8768 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2185 
RTWc_limit = 2157 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2185 
RTWc_limit_alone = 2157 

Commands details: 
total_CMD = 13115 
n_nop = 11179 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.146397 
Either_Row_CoL_Bus_Util = 0.147617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.945024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 121, Miss_rate = 0.403, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 300, Miss = 121, Miss_rate = 0.403, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[7]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[9]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[10]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[13]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4520
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.4252
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 12
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=9800
icnt_total_pkts_simt_to_mem=17320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.6301
	minimum = 6
	maximum = 561
Network latency average = 21.7623
	minimum = 6
	maximum = 508
Slowest packet = 1551
Flit latency average = 22.5396
	minimum = 6
	maximum = 504
Slowest flit = 5340
Fragmentation average = 0.553761
	minimum = 0
	maximum = 445
Injected packet rate average = 0.0214447
	minimum = 0 (at node 36)
	maximum = 0.0381924 (at node 0)
Accepted packet rate average = 0.0214447
	minimum = 0 (at node 36)
	maximum = 0.0381924 (at node 0)
Injected flit rate average = 0.064334
	minimum = 0 (at node 36)
	maximum = 0.159649 (at node 0)
Accepted flit rate average= 0.064334
	minimum = 0 (at node 36)
	maximum = 0.130471 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2366 (3 samples)
	minimum = 6 (3 samples)
	maximum = 561 (3 samples)
Network latency average = 22.53 (3 samples)
	minimum = 6 (3 samples)
	maximum = 508 (3 samples)
Flit latency average = 24.5696 (3 samples)
	minimum = 6 (3 samples)
	maximum = 504 (3 samples)
Fragmentation average = 0.475125 (3 samples)
	minimum = 0 (3 samples)
	maximum = 445 (3 samples)
Injected packet rate average = 0.0178164 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0345804 (3 samples)
Accepted packet rate average = 0.0178164 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0345804 (3 samples)
Injected flit rate average = 0.0534492 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.155587 (3 samples)
Accepted flit rate average = 0.0534492 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.119992 (3 samples)
Injected packet size average = 3 (3 samples)
Accepted packet size average = 3 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 187733 (inst/sec)
gpgpu_simulation_rate = 2810 (cycle/sec)
gpgpu_silicon_slowdown = 571886x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 9,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1959
gpu_sim_insn = 194560
gpu_ipc =      99.3160
gpu_tot_sim_cycle = 10390
gpu_tot_sim_insn = 757760
gpu_tot_ipc =      72.9317
gpu_tot_issued_cta = 40
gpu_occupancy = 43.6387% 
gpu_tot_occupancy = 36.8573% 
max_total_param_size = 0
gpu_stall_dramfull = 26085
gpu_stall_icnt2sh    = 29386
partiton_level_parallism =       0.9801
partiton_level_parallism_total  =       0.6198
partiton_level_parallism_util =       2.5634
partiton_level_parallism_util_total  =       3.2975
L2_BW  =      50.4002 GB/Sec
L2_BW_total  =      31.8740 GB/Sec
gpu_total_sim_rate=252586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12160
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.1053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12160

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 757760
gpgpu_n_tot_w_icount = 23680
gpgpu_n_stall_shd_mem = 59546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60176	W0_Idle:92597	W0_Scoreboard:23435	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23680
single_issue_nums: WS0:9852	WS1:9852	
dual_issue_nums: WS0:994	WS1:994	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 522240 {136:3840,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 348160 {136:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1736 
max_icnt2mem_latency = 788 
maxmrqlatency = 889 
max_icnt2sh_latency = 154 
averagemflatency = 481 
avg_icnt2mem_latency = 79 
avg_mrq_latency = 283 
avg_icnt2sh_latency = 28 
mrq_lat_table:279 	3 	28 	89 	95 	176 	393 	800 	1410 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1973 	2229 	1775 	423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	175 	2318 	2120 	1091 	328 	334 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3253 	1127 	1439 	563 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690      1132      1127      1156      1151      1276      1271      1327      1317      1405      1395      1494      1473      1572      1555 
dram[1]:      1037      1030      1060      1055      1084      1079      2919      2914      2943      2938      2955      2950      2979      2974      3251      3250 
dram[2]:      1048      1042      1073      1068      1096      1091      1228      1223      1259      1249      1337      1332      1426      1405      1504      1487 
dram[3]:      1060      1055      1084      1079      1109      1104      3076      3071      3099      3094      3112      3107      3135      3130      3220      3214 
dram[4]:      1073      1066      1096      1091      1120      1115      1361      1356      1384      1379      1408      1403      1455      1444      1534      1522 
dram[5]:      1084      1078      1109      1104      1132      1127      3135      3130      3159      3154      3171      3166      3195      3190      3243      3238 
dram[6]:      1156      1150      1181      1176      1204      1199      1433      1428      1456      1451      1480      1475      1505      1500      1528      1523 
dram[7]:      1096      1091      1120      1115      1145      1140      3195      3190      3220      3215      3232      3226      3256      3250      3292      3286 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        198       194       219       217       216       208       253       243       229       214       240       232       249       221       236       219
dram[1]:        165       155       193       182       177       174       227       232       211       218       221       232       199       204       198       204
dram[2]:        155       160       162       168       163       170       204       216       176       182       216       226       224       216       191       199
dram[3]:        159       164       164       170       164       169       210       216       199       203       187       195       173       180       170       175
dram[4]:        156       161       158       163       153       157       214       220       190       194       221       231       203       208       199       200
dram[5]:        172       179       178       185       182       187       221       225       205       209       197       205       195       205       183       191
dram[6]:        170       181       181       187       166       171       209       214       188       192       205       213       194       199       187       195
dram[7]:        169       175       179       184       162       168       193       198       173       175       169       175       168       175       164       172
maximum mf latency per bank:
dram[0]:       1138      1198      1301      1360      1335      1346      1501      1537      1487      1523      1645      1632      1736      1619      1291      1335
dram[1]:       1104      1151      1185      1232      1219      1230      1482      1582      1408      1515      1371      1561      1357      1399      1139      1198
dram[2]:        974       985      1137      1148      1016      1075      1301      1312      1287      1298      1383      1443      1536      1477      1076      1135
dram[3]:       1010      1069       996      1055      1030      1041      1231      1242      1220      1229      1204      1263      1190      1249       891       951
dram[4]:        878       889      1041       990       864       875      1209      1220      1363      1374      1349      1345      1330      1388       984       864
dram[5]:       1153      1211      1139      1198      1173      1184      1364      1375      1350      1361      1336      1395      1322      1382      1035      1093
dram[6]:       1008      1055      1078      1098       967       895      1145      1156      1215      1226      1214      1262      1200      1247       828       887
dram[7]:       1014      1073      1000       976       951       962      1114      1125      1100      1111      1086      1104      1032      1091       894       955
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14215 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2386
n_activity=4347 dram_eff=0.887
bk0: 68a 12754i bk1: 68a 12802i bk2: 64a 12443i bk3: 64a 12430i bk4: 64a 12549i bk5: 64a 12628i bk6: 64a 12343i bk7: 64a 12327i bk8: 64a 12406i bk9: 64a 12446i bk10: 64a 12468i bk11: 64a 12443i bk12: 64a 12546i bk13: 64a 12566i bk14: 32a 14120i bk15: 32a 14061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.979739
Bank_Level_Parallism_Col = 13.014022
Bank_Level_Parallism_Ready = 7.170125
write_to_read_ratio_blp_rw_average = 0.490687
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.238570 
total_CMD = 16163 
util_bw = 3856 
Wasted_Col = 429 
Wasted_Row = 12 
Idle = 11866 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 37 
WTRc_limit = 2237 
RTWc_limit = 2320 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2237 
RTWc_limit_alone = 2320 

Commands details: 
total_CMD = 16163 
n_nop = 14215 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001237 
CoL_Bus_Util = 0.119285 
Either_Row_CoL_Bus_Util = 0.120522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 14.639361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14227 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2376
n_activity=4424 dram_eff=0.868
bk0: 64a 14102i bk1: 64a 14182i bk2: 64a 14033i bk3: 64a 14010i bk4: 64a 13817i bk5: 64a 13759i bk6: 64a 13081i bk7: 64a 13065i bk8: 64a 13101i bk9: 64a 13086i bk10: 64a 13104i bk11: 64a 13089i bk12: 64a 13126i bk13: 64a 13110i bk14: 32a 14463i bk15: 32a 14438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 9.428669
Bank_Level_Parallism_Col = 9.424449
Bank_Level_Parallism_Ready = 5.364583
write_to_read_ratio_blp_rw_average = 0.488057
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.237580 
total_CMD = 16163 
util_bw = 3840 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 11759 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2195 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2195 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 16163 
n_nop = 14227 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.118790 
Either_Row_CoL_Bus_Util = 0.119780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.381798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3818
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14227 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2376
n_activity=4254 dram_eff=0.9027
bk0: 64a 12762i bk1: 64a 12811i bk2: 64a 12457i bk3: 64a 12443i bk4: 64a 12661i bk5: 64a 12619i bk6: 64a 12375i bk7: 64a 12358i bk8: 64a 12406i bk9: 64a 12446i bk10: 64a 12467i bk11: 64a 12451i bk12: 64a 12547i bk13: 64a 12567i bk14: 32a 14279i bk15: 32a 14194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.015555
Bank_Level_Parallism_Col = 13.013202
Bank_Level_Parallism_Ready = 7.175950
write_to_read_ratio_blp_rw_average = 0.489424
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.237580 
total_CMD = 16163 
util_bw = 3840 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 11919 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2235 
RTWc_limit = 2268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2235 
RTWc_limit_alone = 2268 

Commands details: 
total_CMD = 16163 
n_nop = 14227 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.118790 
Either_Row_CoL_Bus_Util = 0.119780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 14.552558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14227 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2376
n_activity=4349 dram_eff=0.883
bk0: 64a 13518i bk1: 64a 13483i bk2: 64a 13507i bk3: 64a 13478i bk4: 64a 13387i bk5: 64a 13312i bk6: 64a 12735i bk7: 64a 12719i bk8: 64a 12755i bk9: 64a 12740i bk10: 64a 12758i bk11: 64a 12806i bk12: 64a 12941i bk13: 64a 12893i bk14: 32a 14695i bk15: 32a 14865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.740005
Bank_Level_Parallism_Col = 10.737633
Bank_Level_Parallism_Ready = 5.996877
write_to_read_ratio_blp_rw_average = 0.475820
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.237580 
total_CMD = 16163 
util_bw = 3840 
Wasted_Col = 489 
Wasted_Row = 0 
Idle = 11834 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 22 
WTRc_limit = 2208 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2208 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 16163 
n_nop = 14227 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.118790 
Either_Row_CoL_Bus_Util = 0.119780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.874714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14227 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2376
n_activity=4252 dram_eff=0.9031
bk0: 64a 13025i bk1: 64a 13030i bk2: 64a 12917i bk3: 64a 12993i bk4: 64a 12838i bk5: 64a 12854i bk6: 64a 12526i bk7: 64a 12574i bk8: 64a 12487i bk9: 64a 12471i bk10: 64a 12509i bk11: 64a 12492i bk12: 64a 12565i bk13: 64a 12540i bk14: 32a 14232i bk15: 32a 14593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.361236
Bank_Level_Parallism_Col = 12.358491
Bank_Level_Parallism_Ready = 6.792188
write_to_read_ratio_blp_rw_average = 0.484191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.237580 
total_CMD = 16163 
util_bw = 3840 
Wasted_Col = 402 
Wasted_Row = 0 
Idle = 11921 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2177 
RTWc_limit = 2190 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2190 

Commands details: 
total_CMD = 16163 
n_nop = 14227 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.118790 
Either_Row_CoL_Bus_Util = 0.119780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 14.101899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1019
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14227 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2376
n_activity=4271 dram_eff=0.8991
bk0: 64a 12769i bk1: 64a 12734i bk2: 64a 12760i bk3: 64a 12731i bk4: 64a 12843i bk5: 64a 12795i bk6: 64a 12402i bk7: 64a 12385i bk8: 64a 12421i bk9: 64a 12470i bk10: 64a 12488i bk11: 64a 12473i bk12: 64a 12575i bk13: 64a 12535i bk14: 32a 14655i bk15: 32a 14567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.582961
Bank_Level_Parallism_Col = 12.580744
Bank_Level_Parallism_Ready = 6.962520
write_to_read_ratio_blp_rw_average = 0.480850
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.237580 
total_CMD = 16163 
util_bw = 3840 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 11912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2193 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2193 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 16163 
n_nop = 14227 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.118790 
Either_Row_CoL_Bus_Util = 0.119780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.759327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7593
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14227 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2376
n_activity=4267 dram_eff=0.8999
bk0: 64a 12835i bk1: 64a 12801i bk2: 64a 12827i bk3: 64a 12798i bk4: 64a 12862i bk5: 64a 12805i bk6: 64a 12541i bk7: 64a 12524i bk8: 64a 12413i bk9: 64a 12445i bk10: 64a 12482i bk11: 64a 12466i bk12: 64a 12504i bk13: 64a 12522i bk14: 32a 14656i bk15: 32a 14584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.453242
Bank_Level_Parallism_Col = 12.450999
Bank_Level_Parallism_Ready = 6.915713
write_to_read_ratio_blp_rw_average = 0.478471
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.237580 
total_CMD = 16163 
util_bw = 3840 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 11906 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2162 
RTWc_limit = 2195 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2162 
RTWc_limit_alone = 2195 

Commands details: 
total_CMD = 16163 
n_nop = 14227 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.118790 
Either_Row_CoL_Bus_Util = 0.119780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.630947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6309
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16163 n_nop=14227 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2376
n_activity=4367 dram_eff=0.8793
bk0: 64a 13513i bk1: 64a 13479i bk2: 64a 13504i bk3: 64a 13603i bk4: 64a 13579i bk5: 64a 13513i bk6: 64a 12881i bk7: 64a 12849i bk8: 64a 12923i bk9: 64a 12892i bk10: 64a 12996i bk11: 64a 12939i bk12: 64a 13155i bk13: 64a 13101i bk14: 32a 14317i bk15: 32a 14411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.451324
Bank_Level_Parallism_Col = 10.449355
Bank_Level_Parallism_Ready = 5.871421
write_to_read_ratio_blp_rw_average = 0.479677
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.237580 
total_CMD = 16163 
util_bw = 3840 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 11816 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2185 
RTWc_limit = 2157 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2185 
RTWc_limit_alone = 2157 

Commands details: 
total_CMD = 16163 
n_nop = 14227 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.118790 
Either_Row_CoL_Bus_Util = 0.119780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.503867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5039

========= L2 cache stats =========
L2_cache_bank[0]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[7]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[9]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[10]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[13]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6440
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.2984
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 12
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
L2_cache_data_port_util = 0.108
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=16840
icnt_total_pkts_simt_to_mem=21800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.5459
	minimum = 6
	maximum = 770
Network latency average = 26.7349
	minimum = 6
	maximum = 718
Slowest packet = 10107
Flit latency average = 24.0422
	minimum = 6
	maximum = 718
Slowest flit = 28687
Fragmentation average = 0.455435
	minimum = 0
	maximum = 445
Injected packet rate average = 0.0247931
	minimum = 0 (at node 36)
	maximum = 0.0404235 (at node 20)
Accepted packet rate average = 0.0247931
	minimum = 0 (at node 36)
	maximum = 0.0404235 (at node 20)
Injected flit rate average = 0.0743792
	minimum = 0 (at node 36)
	maximum = 0.129548 (at node 0)
Accepted flit rate average= 0.0743792
	minimum = 0 (at node 36)
	maximum = 0.13282 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.0639 (4 samples)
	minimum = 6 (4 samples)
	maximum = 613.25 (4 samples)
Network latency average = 23.5812 (4 samples)
	minimum = 6 (4 samples)
	maximum = 560.5 (4 samples)
Flit latency average = 24.4377 (4 samples)
	minimum = 6 (4 samples)
	maximum = 557.5 (4 samples)
Fragmentation average = 0.470203 (4 samples)
	minimum = 0 (4 samples)
	maximum = 445 (4 samples)
Injected packet rate average = 0.0195606 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0360412 (4 samples)
Accepted packet rate average = 0.0195606 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0360412 (4 samples)
Injected flit rate average = 0.0586817 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.149077 (4 samples)
Accepted flit rate average = 0.0586817 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.123199 (4 samples)
Injected packet size average = 3 (4 samples)
Accepted packet size average = 3 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 252586 (inst/sec)
gpgpu_simulation_rate = 3463 (cycle/sec)
gpgpu_silicon_slowdown = 464048x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 9,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1813
gpu_sim_insn = 194560
gpu_ipc =     107.3138
gpu_tot_sim_cycle = 12203
gpu_tot_sim_insn = 952320
gpu_tot_ipc =      78.0398
gpu_tot_issued_cta = 50
gpu_occupancy = 43.5971% 
gpu_tot_occupancy = 37.8648% 
max_total_param_size = 0
gpu_stall_dramfull = 37090
gpu_stall_icnt2sh    = 43988
partiton_level_parallism =       1.0590
partiton_level_parallism_total  =       0.6851
partiton_level_parallism_util =       3.0720
partiton_level_parallism_util_total  =       3.2428
L2_BW  =      54.4590 GB/Sec
L2_BW_total  =      35.2294 GB/Sec
gpu_total_sim_rate=238080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15360
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.0833
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
ctas_completed 50, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
64, 64, 65, 65, 64, 65, 65, 64, 65, 65, 64, 65, 64, 64, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 64, 63, 64, 63, 63, 63, 63, 
gpgpu_n_tot_thrd_icount = 952320
gpgpu_n_tot_w_icount = 29760
gpgpu_n_stall_shd_mem = 70607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 4480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 71680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65910	W0_Idle:100146	W0_Scoreboard:38943	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29760
single_issue_nums: WS0:12816	WS1:12802	
dual_issue_nums: WS0:1032	WS1:1039	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609280 {136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 522240 {136:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35840 {8:4480,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1736 
max_icnt2mem_latency = 811 
maxmrqlatency = 889 
max_icnt2sh_latency = 154 
averagemflatency = 472 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 283 
avg_icnt2sh_latency = 29 
mrq_lat_table:279 	3 	28 	89 	95 	176 	393 	800 	1410 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2567 	2821 	2501 	431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	218 	2815 	2889 	1164 	505 	580 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3662 	1593 	2239 	804 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	6 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690      1132      1127      1156      1151      1276      1271      1327      1317      1405      1395      1494      1473      1572      1555 
dram[1]:      1037      1030      1060      1055      1084      1079      2919      2914      2943      2938      2955      2950      2979      2974      3251      3250 
dram[2]:      1048      1042      1073      1068      1096      1091      1228      1223      1259      1249      1337      1332      1426      1405      1504      1487 
dram[3]:      1060      1055      1084      1079      1109      1104      3076      3071      3099      3094      3112      3107      3135      3130      3220      3214 
dram[4]:      1073      1066      1096      1091      1120      1115      1361      1356      1384      1379      1408      1403      1455      1444      1534      1522 
dram[5]:      1084      1078      1109      1104      1132      1127      3135      3130      3159      3154      3171      3166      3195      3190      3243      3238 
dram[6]:      1156      1150      1181      1176      1204      1199      1433      1428      1456      1451      1480      1475      1505      1500      1528      1523 
dram[7]:      1096      1091      1120      1115      1145      1140      3195      3190      3220      3215      3232      3226      3256      3250      3292      3286 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        221       214       250       238       267       246       321       292       297       263       345       304       353       294       341       292
dram[1]:        193       185       222       217       213       212       267       274       254       262       297       311       270       277       267       274
dram[2]:        177       184       194       203       198       206       248       260       221       228       287       297       295       288       264       273
dram[3]:        189       196       194       201       198       204       256       262       243       248       270       279       246       255       247       253
dram[4]:        184       192       195       201       200       206       272       280       244       249       302       313       287       293       284       286
dram[5]:        206       213       208       219       222       230       283       288       254       259       288       297       279       289       272       281
dram[6]:        201       218       209       216       219       226       262       268       249       255       287       298       291       297       279       288
dram[7]:        196       203       210       216       207       214       258       265       226       229       270       278       256       264       256       265
maximum mf latency per bank:
dram[0]:       1138      1198      1301      1360      1335      1346      1501      1537      1487      1523      1645      1632      1736      1619      1291      1335
dram[1]:       1104      1151      1185      1232      1219      1230      1482      1582      1408      1515      1371      1561      1357      1399      1139      1198
dram[2]:        974       985      1137      1148      1016      1075      1301      1312      1287      1298      1383      1443      1536      1477      1076      1135
dram[3]:       1010      1069       996      1055      1030      1041      1231      1242      1220      1229      1204      1263      1190      1249       891       951
dram[4]:        878       889      1041       990       864       875      1209      1220      1363      1374      1349      1345      1330      1388       984       991
dram[5]:       1153      1211      1139      1198      1173      1184      1364      1375      1350      1361      1336      1395      1322      1382      1035      1093
dram[6]:       1008      1055      1078      1098       967       955      1145      1156      1215      1226      1214      1262      1200      1247      1006      1028
dram[7]:       1014      1073      1000       976       951       962      1114      1125      1100      1111      1086      1104      1032      1091       919       955
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17035 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2031
n_activity=4347 dram_eff=0.887
bk0: 68a 15574i bk1: 68a 15622i bk2: 64a 15263i bk3: 64a 15250i bk4: 64a 15369i bk5: 64a 15448i bk6: 64a 15163i bk7: 64a 15147i bk8: 64a 15226i bk9: 64a 15266i bk10: 64a 15288i bk11: 64a 15263i bk12: 64a 15366i bk13: 64a 15386i bk14: 32a 16940i bk15: 32a 16881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.979739
Bank_Level_Parallism_Col = 13.014022
Bank_Level_Parallism_Ready = 7.170125
write_to_read_ratio_blp_rw_average = 0.490687
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.203129 
total_CMD = 18983 
util_bw = 3856 
Wasted_Col = 429 
Wasted_Row = 12 
Idle = 14686 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 37 
WTRc_limit = 2237 
RTWc_limit = 2320 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2237 
RTWc_limit_alone = 2320 

Commands details: 
total_CMD = 18983 
n_nop = 17035 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001054 
CoL_Bus_Util = 0.101565 
Either_Row_CoL_Bus_Util = 0.102618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.464626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17047 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2023
n_activity=4424 dram_eff=0.868
bk0: 64a 16922i bk1: 64a 17002i bk2: 64a 16853i bk3: 64a 16830i bk4: 64a 16637i bk5: 64a 16579i bk6: 64a 15901i bk7: 64a 15885i bk8: 64a 15921i bk9: 64a 15906i bk10: 64a 15924i bk11: 64a 15909i bk12: 64a 15946i bk13: 64a 15930i bk14: 32a 17283i bk15: 32a 17258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 9.428669
Bank_Level_Parallism_Col = 9.424449
Bank_Level_Parallism_Ready = 5.364583
write_to_read_ratio_blp_rw_average = 0.488057
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.202286 
total_CMD = 18983 
util_bw = 3840 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 14579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2195 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2195 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 18983 
n_nop = 17047 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.101143 
Either_Row_CoL_Bus_Util = 0.101986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.393879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17047 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2023
n_activity=4254 dram_eff=0.9027
bk0: 64a 15582i bk1: 64a 15631i bk2: 64a 15277i bk3: 64a 15263i bk4: 64a 15481i bk5: 64a 15439i bk6: 64a 15195i bk7: 64a 15178i bk8: 64a 15226i bk9: 64a 15266i bk10: 64a 15287i bk11: 64a 15271i bk12: 64a 15367i bk13: 64a 15387i bk14: 32a 17099i bk15: 32a 17014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.015555
Bank_Level_Parallism_Col = 13.013202
Bank_Level_Parallism_Ready = 7.175950
write_to_read_ratio_blp_rw_average = 0.489424
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.202286 
total_CMD = 18983 
util_bw = 3840 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 14739 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2235 
RTWc_limit = 2268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2235 
RTWc_limit_alone = 2268 

Commands details: 
total_CMD = 18983 
n_nop = 17047 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.101143 
Either_Row_CoL_Bus_Util = 0.101986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.390718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17047 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2023
n_activity=4349 dram_eff=0.883
bk0: 64a 16338i bk1: 64a 16303i bk2: 64a 16327i bk3: 64a 16298i bk4: 64a 16207i bk5: 64a 16132i bk6: 64a 15555i bk7: 64a 15539i bk8: 64a 15575i bk9: 64a 15560i bk10: 64a 15578i bk11: 64a 15626i bk12: 64a 15761i bk13: 64a 15713i bk14: 32a 17515i bk15: 32a 17685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.740005
Bank_Level_Parallism_Col = 10.737633
Bank_Level_Parallism_Ready = 5.996877
write_to_read_ratio_blp_rw_average = 0.475820
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.202286 
total_CMD = 18983 
util_bw = 3840 
Wasted_Col = 489 
Wasted_Row = 0 
Idle = 14654 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 22 
WTRc_limit = 2208 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2208 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 18983 
n_nop = 17047 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.101143 
Either_Row_CoL_Bus_Util = 0.101986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.110678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17047 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2023
n_activity=4252 dram_eff=0.9031
bk0: 64a 15845i bk1: 64a 15850i bk2: 64a 15737i bk3: 64a 15813i bk4: 64a 15658i bk5: 64a 15674i bk6: 64a 15346i bk7: 64a 15394i bk8: 64a 15307i bk9: 64a 15291i bk10: 64a 15329i bk11: 64a 15312i bk12: 64a 15385i bk13: 64a 15360i bk14: 32a 17052i bk15: 32a 17413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.361236
Bank_Level_Parallism_Col = 12.358491
Bank_Level_Parallism_Ready = 6.792188
write_to_read_ratio_blp_rw_average = 0.484191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.202286 
total_CMD = 18983 
util_bw = 3840 
Wasted_Col = 402 
Wasted_Row = 0 
Idle = 14741 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2177 
RTWc_limit = 2190 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2177 
RTWc_limit_alone = 2190 

Commands details: 
total_CMD = 18983 
n_nop = 17047 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.101143 
Either_Row_CoL_Bus_Util = 0.101986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.007007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.007
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17047 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2023
n_activity=4271 dram_eff=0.8991
bk0: 64a 15589i bk1: 64a 15554i bk2: 64a 15580i bk3: 64a 15551i bk4: 64a 15663i bk5: 64a 15615i bk6: 64a 15222i bk7: 64a 15205i bk8: 64a 15241i bk9: 64a 15290i bk10: 64a 15308i bk11: 64a 15293i bk12: 64a 15395i bk13: 64a 15355i bk14: 32a 17475i bk15: 32a 17387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.582961
Bank_Level_Parallism_Col = 12.580744
Bank_Level_Parallism_Ready = 6.962520
write_to_read_ratio_blp_rw_average = 0.480850
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.202286 
total_CMD = 18983 
util_bw = 3840 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 14732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2193 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2193 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 18983 
n_nop = 17047 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.101143 
Either_Row_CoL_Bus_Util = 0.101986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.863878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8639
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17047 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2023
n_activity=4267 dram_eff=0.8999
bk0: 64a 15655i bk1: 64a 15621i bk2: 64a 15647i bk3: 64a 15618i bk4: 64a 15682i bk5: 64a 15625i bk6: 64a 15361i bk7: 64a 15344i bk8: 64a 15233i bk9: 64a 15265i bk10: 64a 15302i bk11: 64a 15286i bk12: 64a 15324i bk13: 64a 15342i bk14: 32a 17476i bk15: 32a 17404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.453242
Bank_Level_Parallism_Col = 12.450999
Bank_Level_Parallism_Ready = 6.915713
write_to_read_ratio_blp_rw_average = 0.478471
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.202286 
total_CMD = 18983 
util_bw = 3840 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 14726 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2162 
RTWc_limit = 2195 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2162 
RTWc_limit_alone = 2195 

Commands details: 
total_CMD = 18983 
n_nop = 17047 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.101143 
Either_Row_CoL_Bus_Util = 0.101986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.754570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7546
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18983 n_nop=17047 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2023
n_activity=4367 dram_eff=0.8793
bk0: 64a 16333i bk1: 64a 16299i bk2: 64a 16324i bk3: 64a 16423i bk4: 64a 16399i bk5: 64a 16333i bk6: 64a 15701i bk7: 64a 15669i bk8: 64a 15743i bk9: 64a 15712i bk10: 64a 15816i bk11: 64a 15759i bk12: 64a 15975i bk13: 64a 15921i bk14: 32a 17137i bk15: 32a 17231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 10.451324
Bank_Level_Parallism_Col = 10.449355
Bank_Level_Parallism_Ready = 5.871421
write_to_read_ratio_blp_rw_average = 0.479677
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.202286 
total_CMD = 18983 
util_bw = 3840 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 14636 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2185 
RTWc_limit = 2157 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2185 
RTWc_limit_alone = 2157 

Commands details: 
total_CMD = 18983 
n_nop = 17047 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.101143 
Either_Row_CoL_Bus_Util = 0.101986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.943476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.94348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[7]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[9]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[10]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[13]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8360
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.2299
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 12
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=23880
icnt_total_pkts_simt_to_mem=26280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.2997
	minimum = 6
	maximum = 770
Network latency average = 29.2529
	minimum = 6
	maximum = 718
Slowest packet = 10107
Flit latency average = 24.4915
	minimum = 6
	maximum = 718
Slowest flit = 28687
Fragmentation average = 0.42823
	minimum = 0
	maximum = 445
Injected packet rate average = 0.0274031
	minimum = 0 (at node 36)
	maximum = 0.0442514 (at node 20)
Accepted packet rate average = 0.0274031
	minimum = 0 (at node 36)
	maximum = 0.0442514 (at node 20)
Injected flit rate average = 0.0822093
	minimum = 0 (at node 36)
	maximum = 0.147013 (at node 0)
Accepted flit rate average= 0.0822093
	minimum = 0 (at node 36)
	maximum = 0.136032 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.9111 (5 samples)
	minimum = 6 (5 samples)
	maximum = 644.6 (5 samples)
Network latency average = 24.7155 (5 samples)
	minimum = 6 (5 samples)
	maximum = 592 (5 samples)
Flit latency average = 24.4485 (5 samples)
	minimum = 6 (5 samples)
	maximum = 589.6 (5 samples)
Fragmentation average = 0.461808 (5 samples)
	minimum = 0 (5 samples)
	maximum = 445 (5 samples)
Injected packet rate average = 0.0211291 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0376832 (5 samples)
Accepted packet rate average = 0.0211291 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0376832 (5 samples)
Injected flit rate average = 0.0633872 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.148664 (5 samples)
Accepted flit rate average = 0.0633872 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.125765 (5 samples)
Injected packet size average = 3 (5 samples)
Accepted packet size average = 3 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 238080 (inst/sec)
gpgpu_simulation_rate = 3050 (cycle/sec)
gpgpu_silicon_slowdown = 526885x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-10240-numtimes-1/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 36935
gpu_sim_insn = 29827328
gpu_ipc =     807.5627
gpu_tot_sim_cycle = 49138
gpu_tot_sim_insn = 30779648
gpu_tot_ipc =     626.3920
gpu_tot_issued_cta = 306
gpu_occupancy = 94.1723% 
gpu_tot_occupancy = 86.3828% 
max_total_param_size = 0
gpu_stall_dramfull = 46274
gpu_stall_icnt2sh    = 56900
partiton_level_parallism =       0.0438
partiton_level_parallism_total  =       0.2030
partiton_level_parallism_util =       2.3218
partiton_level_parallism_util_total  =       3.0470
L2_BW  =       2.2499 GB/Sec
L2_BW_total  =      10.4401 GB/Sec
gpu_total_sim_rate=1099273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 716224
	L1I_total_cache_misses = 4141
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11894
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 712083
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4141
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11894
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4021
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 716224

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11894
ctas_completed 306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1509, 1437, 1436, 1434, 1436, 1433, 1440, 1433, 1434, 1433, 1431, 1433, 1437, 1434, 1430, 1431, 1427, 1430, 1430, 1433, 1427, 1430, 1430, 1431, 1436, 1432, 1434, 1433, 1433, 1440, 1439, 1450, 1236, 1174, 1170, 1169, 1168, 1170, 1169, 1171, 1170, 1171, 1171, 1171, 1172, 1171, 1169, 1171, 1171, 1172, 1169, 1169, 1168, 1172, 1166, 1171, 1168, 1172, 1168, 1173, 1168, 1172, 1173, 1192, 
gpgpu_n_tot_thrd_icount = 45545472
gpgpu_n_tot_w_icount = 1423296
gpgpu_n_stall_shd_mem = 106891
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 4736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 71936
gpgpu_n_shmem_insn = 1058304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:609524	W0_Idle:227170	W0_Scoreboard:95377	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:960064
single_issue_nums: WS0:491448	WS1:490490	
dual_issue_nums: WS0:110612	WS1:110067	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 619520 {40:256,136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 696320 {136:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37888 {8:4736,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmflatency = 1736 
max_icnt2mem_latency = 811 
maxmrqlatency = 889 
max_icnt2sh_latency = 154 
averagemflatency = 457 
avg_icnt2mem_latency = 94 
avg_mrq_latency = 277 
avg_icnt2sh_latency = 29 
mrq_lat_table:341 	4 	35 	91 	96 	176 	393 	800 	1410 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3012 	3334 	3079 	431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	572 	2943 	3541 	1173 	640 	765 	342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3928 	2217 	2728 	957 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	7 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       876       690      1132      1127      1156      1151      1276      1271      1327      1317      1405      1395      1494      1473      1572      1555 
dram[1]:      1037      1030      1060      1055      1084      1079      2919      2914      2943      2938      2955      2950      2979      2974      3251      3250 
dram[2]:      1048      4483      1073      1068      1096      1091      1228      1223      1259      1249      1337      1332      1426      1405      1504      1487 
dram[3]:      1060      1055      1084      1079      1109      1104      3076      3071      3099      3094      3112      3107      3135      3130      3220      3214 
dram[4]:      1073      1066      1096      1091      1120      1115      1361      1356      1384      1379      1408      1403      1455      1444      1534      1522 
dram[5]:      1084      1078      1109      1104      1132      1127      3135      3130      3159      3154      3171      3166      3195      3190      3243      3238 
dram[6]:      1156      1150      1181      1176      1204      1199      1433      1428      1456      1451      1480      1475      1505      1500      1528      1523 
dram[7]:      1096      1091      1120      1115      1145      1140      3195      3190      3220      3215      3232      3226      3256      3250      3292      3286 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 21.000000 
dram[1]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 23.000000 19.000000 
dram[2]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 19.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 21.000000 19.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 21.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 21.000000 19.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 22.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 23.000000 
average row locality = 3915/134 = 29.216417
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[1]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
total dram reads = 7768
bank skew: 68/36 = 1.89
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        36 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        38        34 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        34 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        34 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        35        36 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        34 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        37 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        35        38 
total dram writes = 7733
bank skew: 64/34 = 1.88
chip skew: 969/964 = 1.01
average mf latency per bank:
dram[0]:        295       289       313       303       319       299       365       337       337       304       345       304       353       294       347       297
dram[1]:        292       245       340       307       314       277       352       314       341       312       297       311       270       277       270       285
dram[2]:        248       256       260       270       253       262       294       307       263       271       287       297       295       288       277       284
dram[3]:        246       254       269       277       254       261       297       304       287       294       270       279       246       255       256       266
dram[4]:        271       279       263       270       257       265       322       331       291       298       302       313       287       293       291       291
dram[5]:        278       286       291       303       284       292       322       328       304       309       288       297       279       289       279       292
dram[6]:        283       302       278       286       268       276       313       320       291       298       287       298       291       297       290       290
dram[7]:        283       268       304       292       282       268       319       302       289       272       270       278       256       264       266       268
maximum mf latency per bank:
dram[0]:       1138      1198      1301      1360      1335      1346      1501      1537      1487      1523      1645      1632      1736      1619      1291      1335
dram[1]:       1104      1151      1185      1232      1219      1230      1482      1582      1408      1515      1371      1561      1357      1399      1139      1198
dram[2]:        974       985      1137      1148      1016      1075      1301      1312      1287      1298      1383      1443      1536      1477      1076      1135
dram[3]:       1010      1069       996      1055      1030      1041      1231      1242      1220      1229      1204      1263      1190      1249       891       951
dram[4]:        878       889      1041       990       864       875      1209      1220      1363      1374      1349      1345      1330      1388       984       991
dram[5]:       1153      1211      1139      1198      1173      1184      1364      1375      1350      1361      1336      1395      1322      1382      1035      1093
dram[6]:       1008      1055      1078      1098       967       955      1145      1156      1215      1226      1214      1262      1200      1247      1006      1028
dram[7]:       1014      1073      1000       976       951       962      1114      1125      1100      1111      1086      1104      1032      1091       919       955
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74481 n_act=18 n_pre=2 n_ref_event=0 n_req=490 n_rd=8 n_rd_L2_A=968 n_write=966 n_wr_bk=0 bw_util=0.05081
n_activity=4431 dram_eff=0.8766
bk0: 68a 73034i bk1: 68a 73082i bk2: 64a 72723i bk3: 64a 72710i bk4: 64a 72829i bk5: 64a 72908i bk6: 64a 72623i bk7: 64a 72607i bk8: 64a 72686i bk9: 64a 72726i bk10: 64a 72748i bk11: 64a 72723i bk12: 64a 72826i bk13: 64a 72846i bk14: 36a 74374i bk15: 36a 74299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963265
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934959
Bank_Level_Parallism = 12.809502
Bank_Level_Parallism_Col = 12.842699
Bank_Level_Parallism_Ready = 7.126159
write_to_read_ratio_blp_rw_average = 0.490592
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050809 
total_CMD = 76443 
util_bw = 3884 
Wasted_Col = 467 
Wasted_Row = 12 
Idle = 72080 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 37 
WTRc_limit = 2255 
RTWc_limit = 2350 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2255 
RTWc_limit_alone = 2350 

Commands details: 
total_CMD = 76443 
n_nop = 74481 
Read = 8 
Write = 966 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 490 
total_req = 1942 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1942 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.025405 
Either_Row_CoL_Bus_Util = 0.025666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.096242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09624
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74479 n_act=18 n_pre=2 n_ref_event=0 n_req=492 n_rd=8 n_rd_L2_A=968 n_write=968 n_wr_bk=0 bw_util=0.05086
n_activity=4625 dram_eff=0.8406
bk0: 68a 74352i bk1: 68a 74431i bk2: 64a 74313i bk3: 64a 74290i bk4: 64a 74097i bk5: 64a 74039i bk6: 64a 73361i bk7: 64a 73345i bk8: 64a 73381i bk9: 64a 73366i bk10: 64a 73384i bk11: 64a 73369i bk12: 64a 73406i bk13: 64a 73390i bk14: 36a 74714i bk15: 36a 74703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 9.212262
Bank_Level_Parallism_Col = 9.255622
Bank_Level_Parallism_Ready = 5.310699
write_to_read_ratio_blp_rw_average = 0.483175
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050861 
total_CMD = 76443 
util_bw = 3888 
Wasted_Col = 616 
Wasted_Row = 24 
Idle = 71915 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 23 
WTRc_limit = 2213 
RTWc_limit = 2250 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2213 
RTWc_limit_alone = 2250 

Commands details: 
total_CMD = 76443 
n_nop = 74479 
Read = 8 
Write = 968 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 492 
total_req = 1944 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1944 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.025431 
Either_Row_CoL_Bus_Util = 0.025692 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.829821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74483 n_act=18 n_pre=2 n_ref_event=0 n_req=488 n_rd=8 n_rd_L2_A=968 n_write=964 n_wr_bk=0 bw_util=0.05076
n_activity=4438 dram_eff=0.8743
bk0: 68a 73012i bk1: 68a 73060i bk2: 64a 72736i bk3: 64a 72722i bk4: 64a 72941i bk5: 64a 72899i bk6: 64a 72655i bk7: 64a 72638i bk8: 64a 72686i bk9: 64a 72726i bk10: 64a 72747i bk11: 64a 72731i bk12: 64a 72827i bk13: 64a 72847i bk14: 36a 74544i bk15: 36a 74459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963115
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934426
Bank_Level_Parallism = 12.738890
Bank_Level_Parallism_Col = 12.807229
Bank_Level_Parallism_Ready = 7.112313
write_to_read_ratio_blp_rw_average = 0.481959
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050757 
total_CMD = 76443 
util_bw = 3880 
Wasted_Col = 446 
Wasted_Row = 24 
Idle = 72093 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 2253 
RTWc_limit = 2268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2253 
RTWc_limit_alone = 2268 

Commands details: 
total_CMD = 76443 
n_nop = 74483 
Read = 8 
Write = 964 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 488 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1940 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.025378 
Either_Row_CoL_Bus_Util = 0.025640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.076972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74493 n_act=16 n_pre=0 n_ref_event=0 n_req=488 n_rd=0 n_rd_L2_A=968 n_write=966 n_wr_bk=0 bw_util=0.0506
n_activity=4451 dram_eff=0.869
bk0: 64a 73798i bk1: 64a 73763i bk2: 64a 73787i bk3: 64a 73758i bk4: 64a 73667i bk5: 64a 73592i bk6: 64a 73015i bk7: 64a 72999i bk8: 64a 73035i bk9: 64a 73020i bk10: 64a 73038i bk11: 64a 73086i bk12: 64a 73221i bk13: 64a 73173i bk14: 36a 74958i bk15: 36a 75130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.934959
Bank_Level_Parallism = 10.650790
Bank_Level_Parallism_Col = 10.648419
Bank_Level_Parallism_Ready = 5.960723
write_to_read_ratio_blp_rw_average = 0.473064
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050600 
total_CMD = 76443 
util_bw = 3868 
Wasted_Col = 508 
Wasted_Row = 0 
Idle = 72067 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 22 
WTRc_limit = 2226 
RTWc_limit = 2151 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 2151 

Commands details: 
total_CMD = 76443 
n_nop = 74493 
Read = 0 
Write = 966 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 488 
total_req = 1934 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1934 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.025300 
Either_Row_CoL_Bus_Util = 0.025509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.510773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74492 n_act=16 n_pre=0 n_ref_event=0 n_req=489 n_rd=0 n_rd_L2_A=968 n_write=967 n_wr_bk=0 bw_util=0.05063
n_activity=4365 dram_eff=0.8866
bk0: 64a 73305i bk1: 64a 73310i bk2: 64a 73197i bk3: 64a 73273i bk4: 64a 73118i bk5: 64a 73134i bk6: 64a 72806i bk7: 64a 72854i bk8: 64a 72767i bk9: 64a 72751i bk10: 64a 72789i bk11: 64a 72772i bk12: 64a 72845i bk13: 64a 72820i bk14: 36a 74496i bk15: 36a 74854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967280
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.935223
Bank_Level_Parallism = 12.244575
Bank_Level_Parallism_Col = 12.241830
Bank_Level_Parallism_Ready = 6.747287
write_to_read_ratio_blp_rw_average = 0.481785
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050626 
total_CMD = 76443 
util_bw = 3870 
Wasted_Col = 424 
Wasted_Row = 0 
Idle = 72149 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2195 
RTWc_limit = 2194 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2195 
RTWc_limit_alone = 2194 

Commands details: 
total_CMD = 76443 
n_nop = 74492 
Read = 0 
Write = 967 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 489 
total_req = 1935 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1935 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.025313 
Either_Row_CoL_Bus_Util = 0.025522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.981686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74493 n_act=16 n_pre=0 n_ref_event=0 n_req=488 n_rd=0 n_rd_L2_A=968 n_write=966 n_wr_bk=0 bw_util=0.0506
n_activity=4373 dram_eff=0.8845
bk0: 64a 73049i bk1: 64a 73014i bk2: 64a 73040i bk3: 64a 73011i bk4: 64a 73123i bk5: 64a 73075i bk6: 64a 72682i bk7: 64a 72665i bk8: 64a 72701i bk9: 64a 72750i bk10: 64a 72768i bk11: 64a 72753i bk12: 64a 72855i bk13: 64a 72815i bk14: 36a 74909i bk15: 36a 74831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.934959
Bank_Level_Parallism = 12.448244
Bank_Level_Parallism_Col = 12.446021
Bank_Level_Parallism_Ready = 6.919380
write_to_read_ratio_blp_rw_average = 0.479212
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050600 
total_CMD = 76443 
util_bw = 3868 
Wasted_Col = 439 
Wasted_Row = 0 
Idle = 72136 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2211 
RTWc_limit = 2192 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2211 
RTWc_limit_alone = 2192 

Commands details: 
total_CMD = 76443 
n_nop = 74493 
Read = 0 
Write = 966 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 488 
total_req = 1934 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1934 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.025300 
Either_Row_CoL_Bus_Util = 0.025509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.697840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74492 n_act=16 n_pre=0 n_ref_event=0 n_req=489 n_rd=0 n_rd_L2_A=968 n_write=967 n_wr_bk=0 bw_util=0.05063
n_activity=4376 dram_eff=0.8844
bk0: 64a 73115i bk1: 64a 73081i bk2: 64a 73107i bk3: 64a 73078i bk4: 64a 73142i bk5: 64a 73085i bk6: 64a 72821i bk7: 64a 72804i bk8: 64a 72693i bk9: 64a 72725i bk10: 64a 72762i bk11: 64a 72746i bk12: 64a 72784i bk13: 64a 72802i bk14: 36a 74909i bk15: 36a 74849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967280
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.935223
Bank_Level_Parallism = 12.317622
Bank_Level_Parallism_Col = 12.315373
Bank_Level_Parallism_Ready = 6.869902
write_to_read_ratio_blp_rw_average = 0.476984
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050626 
total_CMD = 76443 
util_bw = 3870 
Wasted_Col = 445 
Wasted_Row = 0 
Idle = 72128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2180 
RTWc_limit = 2205 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2180 
RTWc_limit_alone = 2205 

Commands details: 
total_CMD = 76443 
n_nop = 74492 
Read = 0 
Write = 967 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 489 
total_req = 1935 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1935 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.025313 
Either_Row_CoL_Bus_Util = 0.025522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.670761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76443 n_nop=74490 n_act=16 n_pre=0 n_ref_event=0 n_req=491 n_rd=0 n_rd_L2_A=968 n_write=969 n_wr_bk=0 bw_util=0.05068
n_activity=4497 dram_eff=0.8615
bk0: 64a 73793i bk1: 64a 73759i bk2: 64a 73784i bk3: 64a 73883i bk4: 64a 73859i bk5: 64a 73793i bk6: 64a 73161i bk7: 64a 73129i bk8: 64a 73203i bk9: 64a 73172i bk10: 64a 73276i bk11: 64a 73219i bk12: 64a 73435i bk13: 64a 73381i bk14: 36a 74581i bk15: 36a 74664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967413
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.935743
Bank_Level_Parallism = 10.335303
Bank_Level_Parallism_Col = 10.333333
Bank_Level_Parallism_Ready = 5.828690
write_to_read_ratio_blp_rw_average = 0.478335
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050678 
total_CMD = 76443 
util_bw = 3874 
Wasted_Col = 535 
Wasted_Row = 0 
Idle = 72034 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2203 
RTWc_limit = 2167 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2203 
RTWc_limit_alone = 2167 

Commands details: 
total_CMD = 76443 
n_nop = 74490 
Read = 0 
Write = 969 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 491 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1937 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.025339 
Either_Row_CoL_Bus_Util = 0.025548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.221040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22104

========= L2 cache stats =========
L2_cache_bank[0]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[1]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 3
L2_cache_bank[7]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 2
L2_cache_bank[8]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 2
L2_cache_bank[9]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 2
L2_cache_bank[10]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 1
L2_cache_bank[13]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[14]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 9976
L2_total_cache_misses = 1942
L2_total_cache_miss_rate = 0.1947
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 12
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=30936
icnt_total_pkts_simt_to_mem=28152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.6246
	minimum = 6
	maximum = 770
Network latency average = 30.5622
	minimum = 6
	maximum = 718
Slowest packet = 10107
Flit latency average = 24.4452
	minimum = 6
	maximum = 718
Slowest flit = 28687
Fragmentation average = 0.358861
	minimum = 0
	maximum = 445
Injected packet rate average = 0.0081208
	minimum = 0 (at node 36)
	maximum = 0.0129431 (at node 20)
Accepted packet rate average = 0.0081208
	minimum = 0 (at node 36)
	maximum = 0.0129431 (at node 20)
Injected flit rate average = 0.0240498
	minimum = 0 (at node 36)
	maximum = 0.0406203 (at node 20)
Accepted flit rate average= 0.0240498
	minimum = 0 (at node 36)
	maximum = 0.0360617 (at node 20)
Injected packet length average = 2.96151
Accepted packet length average = 2.96151
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.53 (6 samples)
	minimum = 6 (6 samples)
	maximum = 665.5 (6 samples)
Network latency average = 25.69 (6 samples)
	minimum = 6 (6 samples)
	maximum = 613 (6 samples)
Flit latency average = 24.448 (6 samples)
	minimum = 6 (6 samples)
	maximum = 611 (6 samples)
Fragmentation average = 0.44465 (6 samples)
	minimum = 0 (6 samples)
	maximum = 445 (6 samples)
Injected packet rate average = 0.018961 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0335599 (6 samples)
Accepted packet rate average = 0.018961 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0335599 (6 samples)
Injected flit rate average = 0.056831 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.130657 (6 samples)
Accepted flit rate average = 0.056831 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.110815 (6 samples)
Injected packet size average = 2.99725 (6 samples)
Accepted packet size average = 2.99725 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 1099273 (inst/sec)
gpgpu_simulation_rate = 1754 (cycle/sec)
gpgpu_silicon_slowdown = 916191x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
