# Opcode to addressing mode mappings for disassembler
# Automatically generated by gen_mnemonics.py

mnemonic_map = {
    0xa9: ('LDA', 'immediate'),
    0xa5: ('LDA', 'zero_page'),
    0xb5: ('LDA', 'zero_page_x'),
    0xad: ('LDA', 'absolute'),
    0xbd: ('LDA', 'absolute_x'),
    0xb9: ('LDA', 'absolute_y'),
    0xa1: ('LDA', 'indexed_indirect'),
    0xb1: ('LDA', 'indirect_indexed'),
    0x85: ('STA', 'zero_page'),
    0x95: ('STA', 'zero_page_x'),
    0x8d: ('STA', 'absolute'),
    0x9d: ('STA', 'absolute_x'),
    0x99: ('STA', 'absolute_y'),
    0x81: ('STA', 'indexed_indirect'),
    0x91: ('STA', 'indirect_indexed'),
    0xa2: ('LDX', 'immediate'),
    0xa6: ('LDX', 'zero_page'),
    0xb6: ('LDX', 'zero_page_y'),
    0xae: ('LDX', 'absolute'),
    0xbe: ('LDX', 'absolute_y'),
    0x86: ('STX', 'zero_page'),
    0x96: ('STX', 'zero_page_y'),
    0x8e: ('STX', 'absolute'),
    0xa0: ('LDY', 'immediate'),
    0xa4: ('LDY', 'zero_page'),
    0xb4: ('LDY', 'zero_page_x'),
    0xac: ('LDY', 'absolute'),
    0xbc: ('LDY', 'absolute_x'),
    0x84: ('STY', 'zero_page'),
    0x94: ('STY', 'zero_page_x'),
    0x8c: ('STY', 'absolute'),
    0xaa: ('TAX', 'implied'),
    0x8a: ('TXA', 'implied'),
    0xa8: ('TAY', 'implied'),
    0x98: ('TYA', 'implied'),
    0x69: ('ADC', 'immediate'),
    0x65: ('ADC', 'zero_page'),
    0x75: ('ADC', 'zero_page_x'),
    0x6d: ('ADC', 'absolute'),
    0x7d: ('ADC', 'absolute_x'),
    0x79: ('ADC', 'absolute_y'),
    0x61: ('ADC', 'indexed_indirect'),
    0x71: ('ADC', 'indirect_indexed'),
    0xe9: ('SBC', 'immediate'),
    0xe5: ('SBC', 'zero_page'),
    0xf5: ('SBC', 'zero_page_x'),
    0xed: ('SBC', 'absolute'),
    0xfd: ('SBC', 'absolute_x'),
    0xf9: ('SBC', 'absolute_y'),
    0xe1: ('SBC', 'indexed_indirect'),
    0xf1: ('SBC', 'indirect_indexed'),
    0xe6: ('INC', 'zero_page'),
    0xf6: ('INC', 'zero_page_x'),
    0xee: ('INC', 'absolute'),
    0xfe: ('INC', 'absolute_x'),
    0xc6: ('DEC', 'zero_page'),
    0xd6: ('DEC', 'zero_page_x'),
    0xce: ('DEC', 'absolute'),
    0xde: ('DEC', 'absolute_x'),
    0xe8: ('INX', 'implied'),
    0xca: ('DEX', 'implied'),
    0xc8: ('INY', 'implied'),
    0x88: ('DEY', 'implied'),
    0x0a: ('ASL', 'accumulator'),
    0x06: ('ASL', 'zero_page'),
    0x16: ('ASL', 'zero_page_x'),
    0x0e: ('ASL', 'absolute'),
    0x1e: ('ASL', 'absolute_x'),
    0x4a: ('LSR', 'accumulator'),
    0x46: ('LSR', 'zero_page'),
    0x56: ('LSR', 'zero_page_x'),
    0x4e: ('LSR', 'absolute'),
    0x5e: ('LSR', 'absolute_x'),
    0x2a: ('ROL', 'accumulator'),
    0x26: ('ROL', 'zero_page'),
    0x36: ('ROL', 'zero_page_x'),
    0x2e: ('ROL', 'absolute'),
    0x3e: ('ROL', 'absolute_x'),
    0x6a: ('ROR', 'accumulator'),
    0x66: ('ROR', 'zero_page'),
    0x76: ('ROR', 'zero_page_x'),
    0x6e: ('ROR', 'absolute'),
    0x7e: ('ROR', 'absolute_x'),
    0x29: ('AND', 'immediate'),
    0x25: ('AND', 'zero_page'),
    0x35: ('AND', 'zero_page_x'),
    0x2d: ('AND', 'absolute'),
    0x3d: ('AND', 'absolute_x'),
    0x39: ('AND', 'absolute_y'),
    0x21: ('AND', 'indexed_indirect'),
    0x31: ('AND', 'indirect_indexed'),
    0x09: ('ORA', 'immediate'),
    0x05: ('ORA', 'zero_page'),
    0x15: ('ORA', 'zero_page_x'),
    0x0d: ('ORA', 'absolute'),
    0x1d: ('ORA', 'absolute_x'),
    0x19: ('ORA', 'absolute_y'),
    0x01: ('ORA', 'indexed_indirect'),
    0x11: ('ORA', 'indirect_indexed'),
    0x49: ('EOR', 'immediate'),
    0x45: ('EOR', 'zero_page'),
    0x55: ('EOR', 'zero_page_x'),
    0x4d: ('EOR', 'absolute'),
    0x5d: ('EOR', 'absolute_x'),
    0x59: ('EOR', 'absolute_y'),
    0x41: ('EOR', 'indexed_indirect'),
    0x51: ('EOR', 'indirect_indexed'),
    0x24: ('BIT', 'zero_page'),
    0x2c: ('BIT', 'absolute'),
    0xc9: ('CMP', 'immediate'),
    0xc5: ('CMP', 'zero_page'),
    0xd5: ('CMP', 'zero_page_x'),
    0xcd: ('CMP', 'absolute'),
    0xdd: ('CMP', 'absolute_x'),
    0xd9: ('CMP', 'absolute_y'),
    0xc1: ('CMP', 'indexed_indirect'),
    0xd1: ('CMP', 'indirect_indexed'),
    0xe0: ('CPX', 'immediate'),
    0xe4: ('CPX', 'zero_page'),
    0xec: ('CPX', 'absolute'),
    0xc0: ('CPY', 'immediate'),
    0xc4: ('CPY', 'zero_page'),
    0xcc: ('CPY', 'absolute'),
    0x90: ('BCC', 'relative'),
    0xb0: ('BCS', 'relative'),
    0xf0: ('BEQ', 'relative'),
    0x30: ('BMI', 'relative'),
    0xd0: ('BNE', 'relative'),
    0x10: ('BPL', 'relative'),
    0x50: ('BVC', 'relative'),
    0x70: ('BVS', 'relative'),
    0x4c: ('JMP', 'absolute'),
    0x6c: ('JMP', 'indirect'),
    0x20: ('JSR', 'absolute'),
    0x60: ('RTS', 'implied'),
    0x00: ('BRK', 'immediate'),
    0x40: ('RTI', 'implied'),
    0x48: ('PHA', 'implied'),
    0x68: ('PLA', 'implied'),
    0x08: ('PHP', 'implied'),
    0x28: ('PLP', 'implied'),
    0x9a: ('TXS', 'implied'),
    0xba: ('TSX', 'implied'),
    0x18: ('CLC', 'implied'),
    0x38: ('SEC', 'implied'),
    0x58: ('CLI', 'implied'),
    0x78: ('SEI', 'implied'),
    0xd8: ('CLD', 'implied'),
    0xf8: ('SED', 'implied'),
    0xb8: ('CLV', 'implied'),
    0xea: ('NOP', 'implied'),
}
