Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jan 19 23:29:15 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_io_timing_summary_routed.rpt -pb simple_io_timing_summary_routed.pb -rpx simple_io_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       1           
HPDR-1     Warning           Port pin direction inconsistency  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: JC[4] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.871ns  (logic 4.975ns (45.765%)  route 5.896ns (54.235%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           5.896     7.357    JC_IBUF__0[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.871 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.871    JC[3]
    P18                                                               r  JC[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JB[5]
                            (input port)
  Destination:            JC[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 4.946ns (50.563%)  route 4.835ns (49.437%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  JB[5] (INOUT)
                         net (fo=0)                   0.000     0.000    JB[5]
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JB_IBUF[5]_inst/O
                         net (fo=1, routed)           4.835     6.289    JC_IBUF__0[2]
    N17                  OBUF (Prop_obuf_I_O)         3.492     9.781 r  JC_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.781    JC[2]
    N17                                                               r  JC[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JB[1]
                            (input port)
  Destination:            JC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.544ns  (logic 4.965ns (52.022%)  route 4.579ns (47.978%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  JB[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JB[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  JB_IBUF[1]_inst/O
                         net (fo=1, routed)           4.579     6.036    JC_IBUF__0[1]
    M18                  OBUF (Prop_obuf_I_O)         3.508     9.544 r  JC_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.544    JC[1]
    M18                                                               r  JC[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.959ns (56.377%)  route 3.063ns (43.623%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mic_clk_reg/Q
                         net (fo=3, routed)           3.063     3.519    JA_IBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.503     7.023 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.023    JB[3]
    B16                                                               r  JB[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 3.946ns (56.571%)  route 3.029ns (43.429%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mic_clk_reg/Q
                         net (fo=3, routed)           3.029     3.485    JA_IBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.490     6.975 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.975    JA[3]
    G2                                                                r  JA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mic_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.115ns  (logic 0.580ns (52.002%)  route 0.535ns (47.998%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mic_clk_reg/Q
                         net (fo=3, routed)           0.535     0.991    JA_IBUF[3]
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     1.115 r  mic_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.115    p_0_in
    SLICE_X32Y110        FDRE                                         r  mic_clk_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mic_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.395%)  route 0.198ns (51.605%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mic_clk_reg/Q
                         net (fo=3, routed)           0.198     0.339    JA_IBUF[3]
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  mic_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.384    p_0_in
    SLICE_X32Y110        FDRE                                         r  mic_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.345ns (58.396%)  route 0.958ns (41.604%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_clk_reg/Q
                         net (fo=3, routed)           0.958     1.099    JA_IBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.204     2.304 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.304    JB[3]
    B16                                                               r  JB[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.332ns (56.774%)  route 1.014ns (43.226%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_clk_reg/Q
                         net (fo=3, routed)           1.014     1.155    JA_IBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.191     2.346 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.346    JA[3]
    G2                                                                r  JA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JB[1]
                            (input port)
  Destination:            JC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.434ns (48.859%)  route 1.501ns (51.141%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  JB[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JB[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  JB_IBUF[1]_inst/O
                         net (fo=1, routed)           1.501     1.726    JC_IBUF__0[1]
    M18                  OBUF (Prop_obuf_I_O)         1.209     2.935 r  JC_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.935    JC[1]
    M18                                                               r  JC[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JB[5]
                            (input port)
  Destination:            JC[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.415ns (46.707%)  route 1.614ns (53.293%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  JB[5] (INOUT)
                         net (fo=0)                   0.000     0.000    JB[5]
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JB_IBUF[5]_inst/O
                         net (fo=1, routed)           1.614     1.836    JC_IBUF__0[2]
    N17                  OBUF (Prop_obuf_I_O)         1.194     3.029 r  JC_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.029    JC[2]
    N17                                                               r  JC[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.829ns  (logic 1.444ns (37.717%)  route 2.385ns (62.283%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           2.385     2.614    JC_IBUF__0[3]
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.829 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.829    JC[3]
    P18                                                               r  JC[3] (INOUT)
  -------------------------------------------------------------------    -------------------





