{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398702076246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398702076247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 12:21:16 2014 " "Processing started: Mon Apr 28 12:21:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398702076247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398702076247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleAVR -c SimpleAVR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleAVR -c SimpleAVR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398702076247 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1398702076525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleavr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simpleavr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleAVR-SimpleAVR_arch " "Found design unit 1: SimpleAVR-SimpleAVR_arch" {  } { { "SimpleAVR.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/SimpleAVR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398702076971 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleAVR " "Found entity 1: SimpleAVR" {  } { { "SimpleAVR.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/SimpleAVR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398702076971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398702076971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram_with_init-rtl " "Found design unit 1: single_port_ram_with_init-rtl" {  } { { "datamem.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/datamem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398702076973 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "datamem.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/datamem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398702076973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398702076973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "progmem.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/progmem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398702076975 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "progmem.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/progmem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398702076975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398702076975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "alu.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/alu.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398702076979 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/alu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398702076979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398702076979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile_arch " "Found design unit 1: RegFile-RegFile_arch" {  } { { "regfile.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/regfile.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398702076981 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/regfile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398702076981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398702076981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "pc.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398702076983 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398702076983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398702076983 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"srl\" alu.vhd(63) " "VHDL error at alu.vhd(63): can't determine definition of operator \"\"srl\"\" -- found 0 possible definitions" {  } { { "alu.vhd" "" { Text "C:/cygwin/home/mph28/SimpleAVR/alu.vhd" 63 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1 1398702076985 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398702077071 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 28 12:21:17 2014 " "Processing ended: Mon Apr 28 12:21:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398702077071 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398702077071 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398702077071 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398702077071 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398702077640 ""}
