<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › atm › idt77105.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>idt77105.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* drivers/atm/idt77105.h - IDT77105 (PHY) declarations */</span>
 
<span class="cm">/* Written 1999 by Greg Banks, NEC Australia &lt;gnb@linuxfan.com&gt;. Based on suni.h */</span>
 

<span class="cp">#ifndef DRIVER_ATM_IDT77105_H</span>
<span class="cp">#define DRIVER_ATM_IDT77105_H</span>

<span class="cp">#include &lt;linux/atmdev.h&gt;</span>
<span class="cp">#include &lt;linux/atmioc.h&gt;</span>


<span class="cm">/* IDT77105 registers */</span>

<span class="cp">#define IDT77105_MCR		0x0	</span><span class="cm">/* Master Control Register */</span><span class="cp"></span>
<span class="cp">#define IDT77105_ISTAT	        0x1	</span><span class="cm">/* Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG   	0x2	</span><span class="cm">/* Diagnostic Control */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC		0x3	</span><span class="cm">/* LED Driver &amp; HEC Status/Control */</span><span class="cp"></span>
<span class="cp">#define IDT77105_CTRLO		0x4	</span><span class="cm">/* Low Byte Counter Register */</span><span class="cp"></span>
<span class="cp">#define IDT77105_CTRHI		0x5	</span><span class="cm">/* High Byte Counter Register */</span><span class="cp"></span>
<span class="cp">#define IDT77105_CTRSEL		0x6	</span><span class="cm">/* Counter Register Read Select */</span><span class="cp"></span>

<span class="cm">/* IDT77105 register values */</span>

<span class="cm">/* MCR */</span>
<span class="cp">#define IDT77105_MCR_UPLO	0x80	</span><span class="cm">/* R/W, User Prog&#39;le Output Latch */</span><span class="cp"></span>
<span class="cp">#define IDT77105_MCR_DREC	0x40	</span><span class="cm">/* R/W, Discard Receive Error Cells */</span><span class="cp"></span>
<span class="cp">#define IDT77105_MCR_ECEIO	0x20	</span><span class="cm">/* R/W, Enable Cell Error Interrupts</span>
<span class="cm">                                         * Only */</span><span class="cp"></span>
<span class="cp">#define IDT77105_MCR_TDPC	0x10	</span><span class="cm">/* R/W, Transmit Data Parity Check */</span><span class="cp"></span>
<span class="cp">#define IDT77105_MCR_DRIC	0x08	</span><span class="cm">/* R/W, Discard Received Idle Cells */</span><span class="cp"></span>
<span class="cp">#define IDT77105_MCR_HALTTX	0x04	</span><span class="cm">/* R/W, Halt Tx */</span><span class="cp"></span>
<span class="cp">#define IDT77105_MCR_UMODE	0x02	</span><span class="cm">/* R/W, Utopia (cell/byte) Mode */</span><span class="cp"></span>
<span class="cp">#define IDT77105_MCR_EIP	0x01	</span><span class="cm">/* R/W, Enable Interrupt Pin */</span><span class="cp"></span>

<span class="cm">/* ISTAT */</span>
<span class="cp">#define IDT77105_ISTAT_GOODSIG	0x40	</span><span class="cm">/* R, Good Signal Bit */</span><span class="cp"></span>
<span class="cp">#define IDT77105_ISTAT_HECERR	0x20	</span><span class="cm">/* sticky, HEC Error*/</span><span class="cp"></span>
<span class="cp">#define IDT77105_ISTAT_SCR	0x10	</span><span class="cm">/* sticky, Short Cell Received */</span><span class="cp"></span>
<span class="cp">#define IDT77105_ISTAT_TPE	0x08	</span><span class="cm">/* sticky, Transmit Parity Error */</span><span class="cp"></span>
<span class="cp">#define IDT77105_ISTAT_RSCC	0x04	</span><span class="cm">/* sticky, Rx Signal Condition Change */</span><span class="cp"></span>
<span class="cp">#define IDT77105_ISTAT_RSE	0x02	</span><span class="cm">/* sticky, Rx Symbol Error */</span><span class="cp"></span>
<span class="cp">#define IDT77105_ISTAT_RFO	0x01	</span><span class="cm">/* sticky, Rx FIFO Overrun */</span><span class="cp"></span>

<span class="cm">/* DIAG */</span>
<span class="cp">#define IDT77105_DIAG_FTD	0x80	</span><span class="cm">/* R/W, Force TxClav deassert */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_ROS	0x40	</span><span class="cm">/* R/W, RxClav operation select */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_MPCS	0x20	</span><span class="cm">/* R/W, Multi-PHY config&#39;n select */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_RFLUSH	0x10	</span><span class="cm">/* R/W, clear receive FIFO */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_ITPE	0x08	</span><span class="cm">/* R/W, Insert Tx payload error */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_ITHE	0x04	</span><span class="cm">/* R/W, Insert Tx HEC error */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_UMODE	0x02	</span><span class="cm">/* R/W, Utopia (cell/byte) Mode */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_LCMASK	0x03	</span><span class="cm">/* R/W, Loopback Control */</span><span class="cp"></span>

<span class="cp">#define IDT77105_DIAG_LC_NORMAL         0x00	</span><span class="cm">/* Receive from network */</span><span class="cp"></span>
<span class="cp">#define IDT77105_DIAG_LC_PHY_LOOPBACK	0x02</span>
<span class="cp">#define IDT77105_DIAG_LC_LINE_LOOPBACK	0x03</span>

<span class="cm">/* LEDHEC */</span>
<span class="cp">#define IDT77105_LEDHEC_DRHC	0x40	</span><span class="cm">/* R/W, Disable Rx HEC check */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_DTHC	0x20	</span><span class="cm">/* R/W, Disable Tx HEC calculation */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_RPWMASK	0x18	</span><span class="cm">/* R/W, RxRef pulse width select */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_TFS	0x04	</span><span class="cm">/* R, Tx FIFO Status (1=empty) */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_TLS	0x02	</span><span class="cm">/* R, Tx LED Status (1=lit) */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_RLS	0x01	</span><span class="cm">/* R, Rx LED Status (1=lit) */</span><span class="cp"></span>

<span class="cp">#define IDT77105_LEDHEC_RPW_1	0x00	</span><span class="cm">/* RxRef active for 1 RxClk cycle */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_RPW_2	0x08	</span><span class="cm">/* RxRef active for 2 RxClk cycle */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_RPW_4	0x10	</span><span class="cm">/* RxRef active for 4 RxClk cycle */</span><span class="cp"></span>
<span class="cp">#define IDT77105_LEDHEC_RPW_8	0x18	</span><span class="cm">/* RxRef active for 8 RxClk cycle */</span><span class="cp"></span>

<span class="cm">/* CTRSEL */</span>
<span class="cp">#define IDT77105_CTRSEL_SEC	0x08	</span><span class="cm">/* W, Symbol Error Counter */</span><span class="cp"></span>
<span class="cp">#define IDT77105_CTRSEL_TCC	0x04	</span><span class="cm">/* W, Tx Cell Counter */</span><span class="cp"></span>
<span class="cp">#define IDT77105_CTRSEL_RCC	0x02	</span><span class="cm">/* W, Rx Cell Counter */</span><span class="cp"></span>
<span class="cp">#define IDT77105_CTRSEL_RHEC	0x01	</span><span class="cm">/* W, Rx HEC Error Counter */</span><span class="cp"></span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="kt">int</span> <span class="n">idt77105_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">atm_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Tunable parameters</span>
<span class="cm"> */</span>
 
<span class="cm">/* Time between samples of the hardware cell counters. Should be &lt;= 1 sec */</span>
<span class="cp">#define IDT77105_STATS_TIMER_PERIOD     (HZ) </span>
<span class="cm">/* Time between checks to see if the signal has been found again */</span>
<span class="cp">#define IDT77105_RESTART_TIMER_PERIOD   (5 * HZ)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
