// Seed: 3511979345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_13 = id_18;
  assign id_17 = 1;
  assign id_23 = 1;
  wire id_25;
  assign id_2  = 1'b0;
  assign id_19 = id_4;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2
    , id_23,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7
    , id_24,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    output supply1 id_14,
    input wor id_15,
    inout wor id_16,
    output tri id_17,
    output wand id_18,
    output supply1 id_19,
    output wand id_20,
    input wire id_21
);
  wand id_25;
  wire id_26;
  id_27 :
  assert property (@(1 or 1 or 1) id_25)
  else;
  module_0(
      id_26,
      id_27,
      id_26,
      id_23,
      id_27,
      id_23,
      id_25,
      id_25,
      id_25,
      id_23,
      id_27,
      id_27,
      id_23,
      id_25,
      id_26,
      id_25,
      id_26,
      id_27,
      id_27,
      id_24,
      id_25,
      id_24,
      id_25,
      id_25
  );
endmodule
