

================================================================
== Vitis HLS Report for 'Conv_Pipeline_Input_Channel'
================================================================
* Date:           Thu Apr 20 21:07:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   327691|  20.000 ns|  3.277 ms|    2|  327691|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Input_Channel  |        0|   327689|        20|          5|          1|  0 ~ 65535|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    322|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     143|    321|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    162|    -|
|Register         |        -|    -|     542|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     685|    837|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1540_fu_240_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln587_1_fu_263_p2      |         +|   0|  0|  55|          48|          48|
    |add_ln587_fu_245_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln64_1_fu_280_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln64_fu_225_p2         |         +|   0|  0|  70|          63|          63|
    |cin_fu_212_p2              |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_207_p2      |      icmp|   0|  0|  13|          16|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 322|         277|         263|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load_1       |   9|          2|   32|         64|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |lhs_V_fu_92                       |   9|          2|   16|         32|
    |m_axi_gmem_ARADDR                 |  14|          3|   64|        192|
    |ret_V_fu_84                       |   9|          2|   32|         64|
    |sum_fu_88                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 162|         35|  186|        440|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |CHout_cast6_cast_reg_367          |  16|   0|   32|         16|
    |add_ln587_reg_387                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_403          |  32|   0|   32|          0|
    |gmem_addr_1_reg_392               |  64|   0|   64|          0|
    |gmem_addr_read_reg_398            |  32|   0|   32|          0|
    |gmem_addr_reg_381                 |  64|   0|   64|          0|
    |icmp_ln1073_reg_377               |   1|   0|    1|          0|
    |lhs_V_fu_92                       |  16|   0|   16|          0|
    |ret_V_fu_84                       |  32|   0|   32|          0|
    |sum_2_reg_428                     |  32|   0|   32|          0|
    |sum_fu_88                         |  32|   0|   32|          0|
    |tp_reg_418                        |  32|   0|   32|          0|
    |trunc_ln57_cast_cast_reg_372      |  63|   0|   63|          0|
    |zext_ln1073_1_cast_reg_362        |  16|   0|   32|         16|
    |icmp_ln1073_reg_377               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 542|  32|  511|         32|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_din0    |  out|   32|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_din1    |  out|   32|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_opcode  |  out|    2|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_dout0   |   in|   32|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_ce      |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                         gmem|       pointer|
|sum_1                |   in|   32|     ap_none|                        sum_1|        scalar|
|CHin                 |   in|   16|     ap_none|                         CHin|        scalar|
|trunc_ln57_cast      |   in|   62|     ap_none|              trunc_ln57_cast|        scalar|
|CHout_cast6          |   in|   16|     ap_none|                  CHout_cast6|        scalar|
|zext_ln1073_1        |   in|   16|     ap_none|                zext_ln1073_1|        scalar|
|tmp13                |   in|   48|     ap_none|                        tmp13|        scalar|
|W                    |   in|   64|     ap_none|                            W|        scalar|
|sum_2_out            |  out|   32|      ap_vld|                    sum_2_out|       pointer|
|sum_2_out_ap_vld     |  out|    1|      ap_vld|                    sum_2_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 5, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_V = alloca i32 1"   --->   Operation 23 'alloca' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 24 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 25 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W"   --->   Operation 26 'read' 'W_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp13_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %tmp13"   --->   Operation 27 'read' 'tmp13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1073_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1073_1"   --->   Operation 28 'read' 'zext_ln1073_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%CHout_cast6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHout_cast6"   --->   Operation 29 'read' 'CHout_cast6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln57_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %trunc_ln57_cast"   --->   Operation 30 'read' 'trunc_ln57_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%CHin_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHin"   --->   Operation 31 'read' 'CHin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1"   --->   Operation 32 'read' 'sum_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1073_1_cast = zext i16 %zext_ln1073_1_read"   --->   Operation 33 'zext' 'zext_ln1073_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%CHout_cast6_cast = zext i16 %CHout_cast6_read"   --->   Operation 34 'zext' 'CHout_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln57_cast_cast = sext i62 %trunc_ln57_cast_read"   --->   Operation 35 'sext' 'trunc_ln57_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %lhs_V"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_1_read, i32 %sum"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %ret_V"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cin_1 = load i16 %lhs_V" [conv_core.cpp:57]   --->   Operation 41 'load' 'cin_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.42ns)   --->   "%icmp_ln1073 = icmp_eq  i16 %cin_1, i16 %CHin_read"   --->   Operation 44 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.07ns)   --->   "%cin = add i16 %cin_1, i16 1" [conv_core.cpp:57]   --->   Operation 46 'add' 'cin' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln1073, void %for.inc.split, void %for.inc81.loopexit.exitStub" [conv_core.cpp:57]   --->   Operation 47 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_V_load = load i32 %ret_V"   --->   Operation 48 'load' 'ret_V_load' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_cast = zext i16 %cin_1" [conv_core.cpp:57]   --->   Operation 49 'zext' 'indvar_cast' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.46ns)   --->   "%add_ln64 = add i63 %indvar_cast, i63 %trunc_ln57_cast_cast" [conv_core.cpp:64]   --->   Operation 50 'add' 'add_ln64' <Predicate = (!icmp_ln1073)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i63 %add_ln64" [conv_core.cpp:64]   --->   Operation 51 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln64_1" [conv_core.cpp:64]   --->   Operation 52 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln1540 = add i32 %ret_V_load, i32 %CHout_cast6_cast"   --->   Operation 53 'add' 'add_ln1540' <Predicate = (!icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln587 = add i32 %zext_ln1073_1_cast, i32 %ret_V_load"   --->   Operation 54 'add' 'add_ln587' <Predicate = (!icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln57 = store i16 %cin, i16 %lhs_V" [conv_core.cpp:57]   --->   Operation 55 'store' 'store_ln57' <Predicate = (!icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %add_ln1540, i32 %ret_V" [conv_core.cpp:57]   --->   Operation 56 'store' 'store_ln57' <Predicate = (!icmp_ln1073)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv_core.cpp:64]   --->   Operation 57 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1073)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i32 %add_ln587"   --->   Operation 58 'zext' 'zext_ln587' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.10ns)   --->   "%add_ln587_1 = add i48 %zext_ln587, i48 %tmp13_read"   --->   Operation 59 'add' 'add_ln587_1' <Predicate = (!icmp_ln1073)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln587_1, i2 0" [conv_core.cpp:64]   --->   Operation 60 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i50 %shl_ln3" [conv_core.cpp:64]   --->   Operation 61 'zext' 'zext_ln64' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.52ns)   --->   "%add_ln64_1 = add i64 %zext_ln64, i64 %W_read" [conv_core.cpp:64]   --->   Operation 62 'add' 'add_ln64_1' <Predicate = (!icmp_ln1073)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_1, i32 2, i32 63" [conv_core.cpp:64]   --->   Operation 63 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln5" [conv_core.cpp:64]   --->   Operation 64 'sext' 'sext_ln64' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln64" [conv_core.cpp:64]   --->   Operation 65 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln1073)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv_core.cpp:64]   --->   Operation 66 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1073)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv_core.cpp:64]   --->   Operation 67 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1073)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 68 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv_core.cpp:64]   --->   Operation 68 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1073)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv_core.cpp:64]   --->   Operation 69 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1073)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 70 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv_core.cpp:64]   --->   Operation 70 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1073)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 71 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv_core.cpp:64]   --->   Operation 71 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1073)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 72 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv_core.cpp:64]   --->   Operation 72 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 73 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv_core.cpp:64]   --->   Operation 73 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv_core.cpp:64]   --->   Operation 74 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 75 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv_core.cpp:64]   --->   Operation 75 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 76 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv_core.cpp:64]   --->   Operation 76 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv_core.cpp:64]   --->   Operation 77 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [conv_core.cpp:64]   --->   Operation 78 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 79 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv_core.cpp:64]   --->   Operation 79 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 80 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [conv_core.cpp:64]   --->   Operation 80 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %gmem_addr_read" [conv_core.cpp:64]   --->   Operation 81 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %gmem_addr_1_read" [conv_core.cpp:64]   --->   Operation 82 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [4/4] (5.70ns)   --->   "%tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1" [conv_core.cpp:64]   --->   Operation 83 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 84 [3/4] (5.70ns)   --->   "%tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1" [conv_core.cpp:64]   --->   Operation 84 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 85 [2/4] (5.70ns)   --->   "%tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1" [conv_core.cpp:64]   --->   Operation 85 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 86 [1/4] (5.70ns)   --->   "%tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1" [conv_core.cpp:64]   --->   Operation 86 'fmul' 'tp' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [conv_core.cpp:65]   --->   Operation 87 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [conv_core.cpp:65]   --->   Operation 88 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 96 'load' 'sum_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 89 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [conv_core.cpp:65]   --->   Operation 89 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 90 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [conv_core.cpp:65]   --->   Operation 90 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 91 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [conv_core.cpp:65]   --->   Operation 91 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 92 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [conv_core.cpp:65]   --->   Operation 92 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_core.cpp:47]   --->   Operation 93 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %sum_2, i32 %sum" [conv_core.cpp:57]   --->   Operation 94 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [conv_core.cpp:57]   --->   Operation 95 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ CHin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln57_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CHout_cast6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1073_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret_V                (alloca           ) [ 0110000000000000000000]
sum                  (alloca           ) [ 0111111111111111111111]
lhs_V                (alloca           ) [ 0110000000000000000000]
W_read               (read             ) [ 0011000000000000000000]
tmp13_read           (read             ) [ 0011000000000000000000]
zext_ln1073_1_read   (read             ) [ 0000000000000000000000]
CHout_cast6_read     (read             ) [ 0000000000000000000000]
trunc_ln57_cast_read (read             ) [ 0000000000000000000000]
CHin_read            (read             ) [ 0010000000000000000000]
sum_1_read           (read             ) [ 0000000000000000000000]
zext_ln1073_1_cast   (zext             ) [ 0010000000000000000000]
CHout_cast6_cast     (zext             ) [ 0010000000000000000000]
trunc_ln57_cast_cast (sext             ) [ 0010000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000]
cin_1                (load             ) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000]
icmp_ln1073          (icmp             ) [ 0111111111111111100000]
empty                (speclooptripcount) [ 0000000000000000000000]
cin                  (add              ) [ 0000000000000000000000]
br_ln57              (br               ) [ 0000000000000000000000]
ret_V_load           (load             ) [ 0000000000000000000000]
indvar_cast          (zext             ) [ 0000000000000000000000]
add_ln64             (add              ) [ 0000000000000000000000]
sext_ln64_1          (sext             ) [ 0000000000000000000000]
gmem_addr            (getelementptr    ) [ 0111111111100000000000]
add_ln1540           (add              ) [ 0000000000000000000000]
add_ln587            (add              ) [ 0001000000000000000000]
store_ln57           (store            ) [ 0000000000000000000000]
store_ln57           (store            ) [ 0000000000000000000000]
zext_ln587           (zext             ) [ 0000000000000000000000]
add_ln587_1          (add              ) [ 0000000000000000000000]
shl_ln3              (bitconcatenate   ) [ 0000000000000000000000]
zext_ln64            (zext             ) [ 0000000000000000000000]
add_ln64_1           (add              ) [ 0000000000000000000000]
trunc_ln5            (partselect       ) [ 0000000000000000000000]
sext_ln64            (sext             ) [ 0000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 0111111111110000000000]
gmem_load_1_req      (readreq          ) [ 0000000000000000000000]
gmem_addr_read       (read             ) [ 0110000000011000000000]
gmem_load_2_req      (readreq          ) [ 0000000000000000000000]
gmem_addr_1_read     (read             ) [ 0010000000001000000000]
bitcast_ln64         (bitcast          ) [ 0001110000000111000000]
bitcast_ln64_1       (bitcast          ) [ 0001110000000111000000]
tp                   (fmul             ) [ 0111110000000000111110]
sum_load_1           (load             ) [ 0011110000000000011110]
sum_2                (fadd             ) [ 0100000000000000000001]
specloopname_ln47    (specloopname     ) [ 0000000000000000000000]
store_ln57           (store            ) [ 0000000000000000000000]
br_ln57              (br               ) [ 0000000000000000000000]
sum_load             (load             ) [ 0000000000000000000000]
write_ln0            (write            ) [ 0000000000000000000000]
ret_ln0              (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="CHin">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln57_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln57_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="CHout_cast6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHout_cast6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln1073_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1073_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i48.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="ret_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="lhs_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="W_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp13_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="48" slack="0"/>
<pin id="104" dir="0" index="1" bw="48" slack="0"/>
<pin id="105" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp13_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln1073_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1073_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="CHout_cast6_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHout_cast6_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln57_cast_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="0" index="1" bw="62" slack="0"/>
<pin id="123" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln57_cast_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="CHin_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sum_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="gmem_addr_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="8"/>
<pin id="155" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_1_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="8"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/16 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/16 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tp/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln1073_1_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1073_1_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="CHout_cast6_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="CHout_cast6_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln57_cast_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="62" slack="0"/>
<pin id="187" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln57_cast_cast/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="cin_1_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cin_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln1073_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="cin_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cin/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ret_V_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_V_load/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_cast/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln64_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="62" slack="1"/>
<pin id="228" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln64_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="63" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="gmem_addr_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln1540_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1540/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln587_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln587/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln57_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln57_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln587_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln587_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="48" slack="2"/>
<pin id="266" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln587_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="shl_ln3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="50" slack="0"/>
<pin id="270" dir="0" index="1" bw="48" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln64_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="50" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln64_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="50" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="2"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="62" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln64_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="62" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="gmem_addr_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bitcast_ln64_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bitcast_ln64_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64_1/12 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sum_load_1_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="15"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/16 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln57_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="20"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/21 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sum_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="15"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/16 "/>
</bind>
</comp>

<comp id="325" class="1005" name="ret_V_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="332" class="1005" name="sum_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="340" class="1005" name="lhs_V_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="W_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="2"/>
<pin id="349" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="W_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp13_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="48" slack="2"/>
<pin id="354" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="tmp13_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="CHin_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="1"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="CHin_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln1073_1_cast_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1073_1_cast "/>
</bind>
</comp>

<comp id="367" class="1005" name="CHout_cast6_cast_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CHout_cast6_cast "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln57_cast_cast_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="63" slack="1"/>
<pin id="374" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln57_cast_cast "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln1073_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

<comp id="381" class="1005" name="gmem_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="add_ln587_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln587 "/>
</bind>
</comp>

<comp id="392" class="1005" name="gmem_addr_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="gmem_addr_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="gmem_addr_1_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="bitcast_ln64_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="413" class="1005" name="bitcast_ln64_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tp_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tp "/>
</bind>
</comp>

<comp id="423" class="1005" name="sum_load_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="sum_2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="180"><net_src comp="108" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="114" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="120" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="132" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="204" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="218" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="218" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="212" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="240" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="280" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="72" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="285" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="2" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="328"><net_src comp="84" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="335"><net_src comp="88" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="343"><net_src comp="92" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="350"><net_src comp="96" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="355"><net_src comp="102" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="360"><net_src comp="126" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="365"><net_src comp="177" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="370"><net_src comp="181" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="375"><net_src comp="185" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="380"><net_src comp="207" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="234" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="390"><net_src comp="245" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="395"><net_src comp="299" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="401"><net_src comp="152" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="406"><net_src comp="157" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="411"><net_src comp="305" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="416"><net_src comp="309" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="421"><net_src comp="173" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="426"><net_src comp="313" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="431"><net_src comp="169" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="317" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: sum_2_out | {16 }
 - Input state : 
	Port: Conv_Pipeline_Input_Channel : sum_1 | {1 }
	Port: Conv_Pipeline_Input_Channel : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: Conv_Pipeline_Input_Channel : CHin | {1 }
	Port: Conv_Pipeline_Input_Channel : trunc_ln57_cast | {1 }
	Port: Conv_Pipeline_Input_Channel : CHout_cast6 | {1 }
	Port: Conv_Pipeline_Input_Channel : zext_ln1073_1 | {1 }
	Port: Conv_Pipeline_Input_Channel : tmp13 | {1 }
	Port: Conv_Pipeline_Input_Channel : W | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1073 : 1
		cin : 1
		br_ln57 : 2
		indvar_cast : 1
		add_ln64 : 2
		sext_ln64_1 : 3
		gmem_addr : 4
		add_ln1540 : 1
		add_ln587 : 1
		store_ln57 : 2
		store_ln57 : 2
	State 3
		add_ln587_1 : 1
		shl_ln3 : 2
		zext_ln64 : 3
		add_ln64_1 : 4
		trunc_ln5 : 5
		sext_ln64 : 6
		gmem_addr_1 : 7
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tp : 1
	State 13
	State 14
	State 15
	State 16
		sum_2 : 1
		write_ln0 : 1
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_169            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_173            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|          |            cin_fu_212            |    0    |    0    |    23   |
|          |          add_ln64_fu_225         |    0    |    0    |    69   |
|    add   |         add_ln1540_fu_240        |    0    |    0    |    39   |
|          |         add_ln587_fu_245         |    0    |    0    |    39   |
|          |        add_ln587_1_fu_263        |    0    |    0    |    55   |
|          |         add_ln64_1_fu_280        |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln1073_fu_207        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |         W_read_read_fu_96        |    0    |    0    |    0    |
|          |      tmp13_read_read_fu_102      |    0    |    0    |    0    |
|          |  zext_ln1073_1_read_read_fu_108  |    0    |    0    |    0    |
|          |   CHout_cast6_read_read_fu_114   |    0    |    0    |    0    |
|   read   | trunc_ln57_cast_read_read_fu_120 |    0    |    0    |    0    |
|          |       CHin_read_read_fu_126      |    0    |    0    |    0    |
|          |      sum_1_read_read_fu_132      |    0    |    0    |    0    |
|          |    gmem_addr_read_read_fu_152    |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_157   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_138        |    0    |    0    |    0    |
|          |        grp_readreq_fu_145        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_162      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     zext_ln1073_1_cast_fu_177    |    0    |    0    |    0    |
|          |      CHout_cast6_cast_fu_181     |    0    |    0    |    0    |
|   zext   |        indvar_cast_fu_221        |    0    |    0    |    0    |
|          |         zext_ln587_fu_260        |    0    |    0    |    0    |
|          |         zext_ln64_fu_276         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    trunc_ln57_cast_cast_fu_185   |    0    |    0    |    0    |
|   sext   |        sext_ln64_1_fu_230        |    0    |    0    |    0    |
|          |         sext_ln64_fu_295         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln3_fu_268          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|         trunc_ln5_fu_285         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   348   |   1020  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      CHin_read_reg_357     |   16   |
|  CHout_cast6_cast_reg_367  |   32   |
|       W_read_reg_347       |   64   |
|      add_ln587_reg_387     |   32   |
|   bitcast_ln64_1_reg_413   |   32   |
|    bitcast_ln64_reg_408    |   32   |
|  gmem_addr_1_read_reg_403  |   32   |
|     gmem_addr_1_reg_392    |   32   |
|   gmem_addr_read_reg_398   |   32   |
|      gmem_addr_reg_381     |   32   |
|     icmp_ln1073_reg_377    |    1   |
|        lhs_V_reg_340       |   16   |
|        ret_V_reg_325       |   32   |
|        sum_2_reg_428       |   32   |
|     sum_load_1_reg_423     |   32   |
|         sum_reg_332        |   32   |
|     tmp13_read_reg_352     |   48   |
|         tp_reg_418         |   32   |
|trunc_ln57_cast_cast_reg_372|   63   |
| zext_ln1073_1_cast_reg_362 |   32   |
+----------------------------+--------+
|            Total           |   656  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_169 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_173 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_173 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1020  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   656  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1004  |  1047  |
+-----------+--------+--------+--------+--------+
