/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [2:0] _01_;
  reg [4:0] _02_;
  reg [2:0] _03_;
  wire [3:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [22:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_15z;
  wire [30:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_28z;
  wire [19:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [21:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_13z;
  wire [32:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [28:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= in_data[38:34];
  reg [3:0] _05_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_10z;
  assign out_data[3:0] = _05_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= in_data[25:20];
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= in_data[38:36];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_13z[5:3];
  assign celloutsig_1_2z = in_data[179:176] * celloutsig_1_0z[4:1];
  assign celloutsig_1_6z = { celloutsig_1_3z[3], celloutsig_1_5z } * celloutsig_1_0z[21:17];
  assign celloutsig_1_9z = { in_data[132:131], celloutsig_1_4z } * in_data[119:110];
  assign celloutsig_1_11z = celloutsig_1_2z * celloutsig_1_1z[25:22];
  assign celloutsig_0_8z = { celloutsig_0_7z[9:3], celloutsig_0_6z } * { celloutsig_0_2z[15:9], celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_8z[8:7], celloutsig_0_6z, _01_, celloutsig_0_8z, _02_ } * { celloutsig_0_7z[11:5], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_13z[15:4], celloutsig_0_6z, celloutsig_0_8z, _00_ } * { celloutsig_0_1z[6:1], _01_, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_1z = { _02_[3:0], _02_ } * in_data[75:67];
  assign celloutsig_0_21z = celloutsig_0_15z[8:2] * { celloutsig_0_7z[7:4], _03_ };
  assign celloutsig_0_2z = in_data[33:14] * { celloutsig_0_1z[8:3], _02_, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[121:118], celloutsig_1_3z } | celloutsig_1_0z[7:0];
  assign celloutsig_1_7z = celloutsig_1_1z[5:0] | celloutsig_1_4z[7:2];
  assign celloutsig_1_8z = { celloutsig_1_1z[19:18], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z } | in_data[161:145];
  assign celloutsig_1_13z = { celloutsig_1_9z[8:3], celloutsig_1_4z } | celloutsig_1_8z[15:2];
  assign celloutsig_1_16z = { celloutsig_1_1z[23:10], celloutsig_1_6z, celloutsig_1_13z } | { celloutsig_1_3z[1:0], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_0z[13:11] | celloutsig_1_2z[3:1];
  assign celloutsig_0_6z = celloutsig_0_3z[6:4] | in_data[4:2];
  assign celloutsig_0_11z = celloutsig_0_4z[5:2] | _00_[5:2];
  assign celloutsig_0_28z = celloutsig_0_8z[9:2] | { celloutsig_0_16z[19:16], celloutsig_0_11z };
  assign celloutsig_0_31z = celloutsig_0_13z[18:9] ^ { celloutsig_0_28z[6:4], celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[174:153] ^ in_data[181:160];
  assign celloutsig_1_1z = { in_data[103:97], celloutsig_1_0z } ^ in_data[181:153];
  assign celloutsig_1_3z = celloutsig_1_0z[13:10] ^ celloutsig_1_2z;
  assign celloutsig_0_3z = celloutsig_0_2z[17:9] ^ in_data[54:46];
  assign celloutsig_1_5z = in_data[137:134] ^ celloutsig_1_4z[6:3];
  assign celloutsig_0_4z = celloutsig_0_3z[5:0] ^ { in_data[18], _02_ };
  assign celloutsig_1_18z = celloutsig_1_11z[3:1] ^ celloutsig_1_16z[6:4];
  assign celloutsig_0_5z = celloutsig_0_4z[5:1] ^ celloutsig_0_2z[16:12];
  assign celloutsig_0_7z = { in_data[16:9], _02_ } ^ { in_data[21:14], celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_8z[5:2] ^ _00_[5:2];
  assign celloutsig_0_15z = celloutsig_0_2z[14:5] ^ { celloutsig_0_3z[4:0], celloutsig_0_5z };
  assign { out_data[130:128], out_data[98:96], out_data[41:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
