
TrabFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c58  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08004e08  08004e08  00014e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fec  08004fec  00020108  2**0
                  CONTENTS
  4 .ARM          00000008  08004fec  08004fec  00014fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ff4  08004ff4  00020108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ff4  08004ff4  00014ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ff8  08004ff8  00014ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000108  20000000  08004ffc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020108  2**0
                  CONTENTS
 10 .bss          00000864  20000108  20000108  00020108  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000096c  2000096c  00020108  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001368b  00000000  00000000  00020138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002afd  00000000  00000000  000337c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fa8  00000000  00000000  000362c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e80  00000000  00000000  00037268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000263c9  00000000  00000000  000380e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001270e  00000000  00000000  0005e4b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000defba  00000000  00000000  00070bbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014fb79  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049b0  00000000  00000000  0014fbcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000108 	.word	0x20000108
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004df0 	.word	0x08004df0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000010c 	.word	0x2000010c
 80001ec:	08004df0 	.word	0x08004df0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000594:	b590      	push	{r4, r7, lr}
 8000596:	b089      	sub	sp, #36	; 0x24
 8000598:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800059a:	f001 f983 	bl	80018a4 <HAL_Init>

	// Inicializar la estructura de delay 'Delay1', 'Delay2' y 'Delay3'
	// con un tiempo específico definido por 'TIME1','TIME2' y 'TIME3'
	// Esto configur un timer, que es  un contador para manejar delays.
	//delayInit(&Delay1, 1000);
	delayInit(&Delay2, TIME2);
 800059e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80005a2:	486c      	ldr	r0, [pc, #432]	; (8000754 <main+0x1c0>)
 80005a4:	f000 fdde 	bl	8001164 <delayInit>
	delayInit(&Delay3, TIME3);
 80005a8:	2128      	movs	r1, #40	; 0x28
 80005aa:	486b      	ldr	r0, [pc, #428]	; (8000758 <main+0x1c4>)
 80005ac:	f000 fdda 	bl	8001164 <delayInit>
	delayInit(&delayGhost, TIMEGHOST);
 80005b0:	21c8      	movs	r1, #200	; 0xc8
 80005b2:	486a      	ldr	r0, [pc, #424]	; (800075c <main+0x1c8>)
 80005b4:	f000 fdd6 	bl	8001164 <delayInit>
	// Inicializar la Máquina de Estados Finitos (FSM, por sus siglas
	// en inglés) para el antirrebote.
	// Esta función maneja el comportamiento de botones o
	// interruptores para asegurarse  de que una sola pulsación
	// sea leída como una, y no múltiples debido al efecto rebote.
	debounceFSM_init(&Delay3);
 80005b8:	4867      	ldr	r0, [pc, #412]	; (8000758 <main+0x1c4>)
 80005ba:	f000 fd1d 	bl	8000ff8 <debounceFSM_init>

	// Inicializar la Máquina de Estados Finitos (MEF) principal del programa.
	// Esta función configura el estado inicial y prepare todo para que el programa
	// funcione adecuadamente con base en la lógica de la MEF.
	inicializarMEF();
 80005be:	f001 f87d 	bl	80016bc <inicializarMEF>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005c2:	f000 f8dd 	bl	8000780 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	spi_init();
 80005c6:	f000 ff07 	bl	80013d8 <spi_init>
	MX_ETH_Init();
 80005ca:	f000 f945 	bl	8000858 <MX_ETH_Init>
	MX_USART3_UART_Init();
 80005ce:	f000 f991 	bl	80008f4 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 80005d2:	f000 f9b9 	bl	8000948 <MX_USB_OTG_FS_PCD_Init>

	/* USER CODE BEGIN 2 */

	init_led();
 80005d6:	f000 fe21 	bl	800121c <init_led>

	estado = SET_ini;
 80005da:	4b61      	ldr	r3, [pc, #388]	; (8000760 <main+0x1cc>)
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]

	tick_t speed_play;
	tick_t level[] = { 1000, 800, 500, 400 };
 80005e0:	4b60      	ldr	r3, [pc, #384]	; (8000764 <main+0x1d0>)
 80005e2:	463c      	mov	r4, r7
 80005e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int16_t score = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	83fb      	strh	r3, [r7, #30]
	int16_t level_min = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	833b      	strh	r3, [r7, #24]
	int16_t level_i = level_min;
 80005f2:	8b3b      	ldrh	r3, [r7, #24]
 80005f4:	83bb      	strh	r3, [r7, #28]
	int16_t level_max;
	level_max = (int16_t) (sizeof(level) / sizeof(level[0]));
 80005f6:	2304      	movs	r3, #4
 80005f8:	82fb      	strh	r3, [r7, #22]
	// inicializamos contado;
	speed_play = level[level_i];
 80005fa:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	3320      	adds	r3, #32
 8000602:	443b      	add	r3, r7
 8000604:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000608:	613b      	str	r3, [r7, #16]

	//speed_play = (speed_play <= 200) ? 1000 : speed_play;
	delayInit(&Delay1, speed_play);
 800060a:	6939      	ldr	r1, [r7, #16]
 800060c:	4856      	ldr	r0, [pc, #344]	; (8000768 <main+0x1d4>)
 800060e:	f000 fda9 	bl	8001164 <delayInit>

	bool_t flag;

	flag = true;
 8000612:	2301      	movs	r3, #1
 8000614:	76fb      	strb	r3, [r7, #27]
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		// Actualizar la Máquina de Estados Finitos y obtener el estado actual.
		estado = actualizarMEF(&Delay1);
 8000616:	4854      	ldr	r0, [pc, #336]	; (8000768 <main+0x1d4>)
 8000618:	f001 f85c 	bl	80016d4 <actualizarMEF>
 800061c:	4603      	mov	r3, r0
 800061e:	461a      	mov	r2, r3
 8000620:	4b4f      	ldr	r3, [pc, #316]	; (8000760 <main+0x1cc>)
 8000622:	701a      	strb	r2, [r3, #0]
		if (score > 5) {
 8000624:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000628:	2b05      	cmp	r3, #5
 800062a:	dd01      	ble.n	8000630 <main+0x9c>
			score = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	83fb      	strh	r3, [r7, #30]
		}

		// Dependiendo del estado actual, mostrar un patrón o imagen específica en la matriz LED.
		switch (estado) {
 8000630:	4b4b      	ldr	r3, [pc, #300]	; (8000760 <main+0x1cc>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b05      	cmp	r3, #5
 8000636:	d8ee      	bhi.n	8000616 <main+0x82>
 8000638:	a201      	add	r2, pc, #4	; (adr r2, 8000640 <main+0xac>)
 800063a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800063e:	bf00      	nop
 8000640:	08000659 	.word	0x08000659
 8000644:	0800066b 	.word	0x0800066b
 8000648:	08000677 	.word	0x08000677
 800064c:	0800067f 	.word	0x0800067f
 8000650:	08000687 	.word	0x08000687
 8000654:	080006eb 	.word	0x080006eb
		case SET_ini:
			// En caso de estar en el estado inicial, iluminar la matriz LED de alguna forma específica.
			update_led(levels_led[score]);
 8000658:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800065c:	4a43      	ldr	r2, [pc, #268]	; (800076c <main+0x1d8>)
 800065e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000662:	4618      	mov	r0, r3
 8000664:	f000 fe16 	bl	8001294 <update_led>
			//lit_led();
			break;
 8000668:	e072      	b.n	8000750 <main+0x1bc>

		case FIRST:
			// En el primer estado, mostrar el patrón o imagen 'A' en la matriz LED.
			flag = true;
 800066a:	2301      	movs	r3, #1
 800066c:	76fb      	strb	r3, [r7, #27]
			update_led(A);
 800066e:	4840      	ldr	r0, [pc, #256]	; (8000770 <main+0x1dc>)
 8000670:	f000 fe10 	bl	8001294 <update_led>
			break;
 8000674:	e06c      	b.n	8000750 <main+0x1bc>

		case SECOND:
			// En el segundo estado, mostrar el patrón o imagen 'B'.
			update_led(B);
 8000676:	483f      	ldr	r0, [pc, #252]	; (8000774 <main+0x1e0>)
 8000678:	f000 fe0c 	bl	8001294 <update_led>
			break;
 800067c:	e068      	b.n	8000750 <main+0x1bc>

		case THIRD:
			// En el tercer estado, mostrar el patrón o imagen 'C'.
			update_led(C);
 800067e:	483e      	ldr	r0, [pc, #248]	; (8000778 <main+0x1e4>)
 8000680:	f000 fe08 	bl	8001294 <update_led>
			break;
 8000684:	e064      	b.n	8000750 <main+0x1bc>

		case GOOD:
			// Si todo va bien, mostrar una cara sonriente en la matriz LED.
			update_led(smileyFace);
 8000686:	483d      	ldr	r0, [pc, #244]	; (800077c <main+0x1e8>)
 8000688:	f000 fe04 	bl	8001294 <update_led>
			if (flag) {
 800068c:	7efb      	ldrb	r3, [r7, #27]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d05b      	beq.n	800074a <main+0x1b6>
				flag = false;
 8000692:	2300      	movs	r3, #0
 8000694:	76fb      	strb	r3, [r7, #27]
				score = score + 1;
 8000696:	8bfb      	ldrh	r3, [r7, #30]
 8000698:	3301      	adds	r3, #1
 800069a:	b29b      	uxth	r3, r3
 800069c:	83fb      	strh	r3, [r7, #30]
				if (level_i >= level_max) {
 800069e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80006a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	db0e      	blt.n	80006c8 <main+0x134>
					level_i = level_min;
 80006aa:	8b3b      	ldrh	r3, [r7, #24]
 80006ac:	83bb      	strh	r3, [r7, #28]
					speed_play = level[level_i];
 80006ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	3320      	adds	r3, #32
 80006b6:	443b      	add	r3, r7
 80006b8:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80006bc:	613b      	str	r3, [r7, #16]
					delayInit(&Delay1, speed_play);
 80006be:	6939      	ldr	r1, [r7, #16]
 80006c0:	4829      	ldr	r0, [pc, #164]	; (8000768 <main+0x1d4>)
 80006c2:	f000 fd4f 	bl	8001164 <delayInit>
					delayInit(&Delay1, speed_play);
					level_i = level_i + 1;
				}
			}

			break;
 80006c6:	e040      	b.n	800074a <main+0x1b6>
					speed_play = level[level_i];
 80006c8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	3320      	adds	r3, #32
 80006d0:	443b      	add	r3, r7
 80006d2:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80006d6:	613b      	str	r3, [r7, #16]
					delayInit(&Delay1, speed_play);
 80006d8:	6939      	ldr	r1, [r7, #16]
 80006da:	4823      	ldr	r0, [pc, #140]	; (8000768 <main+0x1d4>)
 80006dc:	f000 fd42 	bl	8001164 <delayInit>
					level_i = level_i + 1;
 80006e0:	8bbb      	ldrh	r3, [r7, #28]
 80006e2:	3301      	adds	r3, #1
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	83bb      	strh	r3, [r7, #28]
			break;
 80006e8:	e02f      	b.n	800074a <main+0x1b6>

		case BAD:
			// En caso de perder muestra la imagen de fantasma
			fantasma_led(&delayGhost);
 80006ea:	481c      	ldr	r0, [pc, #112]	; (800075c <main+0x1c8>)
 80006ec:	f000 fdf2 	bl	80012d4 <fantasma_led>
			if (flag) {
 80006f0:	7efb      	ldrb	r3, [r7, #27]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d02b      	beq.n	800074e <main+0x1ba>
				score = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	83fb      	strh	r3, [r7, #30]
				flag = false;
 80006fa:	2300      	movs	r3, #0
 80006fc:	76fb      	strb	r3, [r7, #27]
				if (level_i >= level_max) {
 80006fe:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000702:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000706:	429a      	cmp	r2, r3
 8000708:	db0e      	blt.n	8000728 <main+0x194>
					level_i = level_min;
 800070a:	8b3b      	ldrh	r3, [r7, #24]
 800070c:	83bb      	strh	r3, [r7, #28]
					speed_play = level[level_i];
 800070e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	3320      	adds	r3, #32
 8000716:	443b      	add	r3, r7
 8000718:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800071c:	613b      	str	r3, [r7, #16]
					delayInit(&Delay1, speed_play);
 800071e:	6939      	ldr	r1, [r7, #16]
 8000720:	4811      	ldr	r0, [pc, #68]	; (8000768 <main+0x1d4>)
 8000722:	f000 fd1f 	bl	8001164 <delayInit>
					speed_play = level[level_i];
					delayInit(&Delay1, speed_play);
					level_i = level_i + 1;
				}
			}
			break;
 8000726:	e012      	b.n	800074e <main+0x1ba>
					speed_play = level[level_i];
 8000728:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	3320      	adds	r3, #32
 8000730:	443b      	add	r3, r7
 8000732:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000736:	613b      	str	r3, [r7, #16]
					delayInit(&Delay1, speed_play);
 8000738:	6939      	ldr	r1, [r7, #16]
 800073a:	480b      	ldr	r0, [pc, #44]	; (8000768 <main+0x1d4>)
 800073c:	f000 fd12 	bl	8001164 <delayInit>
					level_i = level_i + 1;
 8000740:	8bbb      	ldrh	r3, [r7, #28]
 8000742:	3301      	adds	r3, #1
 8000744:	b29b      	uxth	r3, r3
 8000746:	83bb      	strh	r3, [r7, #28]
			break;
 8000748:	e001      	b.n	800074e <main+0x1ba>
			break;
 800074a:	bf00      	nop
 800074c:	e763      	b.n	8000616 <main+0x82>
			break;
 800074e:	bf00      	nop
		estado = actualizarMEF(&Delay1);
 8000750:	e761      	b.n	8000616 <main+0x82>
 8000752:	bf00      	nop
 8000754:	200008b0 	.word	0x200008b0
 8000758:	200008bc 	.word	0x200008bc
 800075c:	200008c8 	.word	0x200008c8
 8000760:	200008d4 	.word	0x200008d4
 8000764:	08004e08 	.word	0x08004e08
 8000768:	200008a4 	.word	0x200008a4
 800076c:	20000048 	.word	0x20000048
 8000770:	20000008 	.word	0x20000008
 8000774:	20000010 	.word	0x20000010
 8000778:	20000018 	.word	0x20000018
 800077c:	20000000 	.word	0x20000000

08000780 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b094      	sub	sp, #80	; 0x50
 8000784:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000786:	f107 0320 	add.w	r3, r7, #32
 800078a:	2230      	movs	r2, #48	; 0x30
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f003 fb64 	bl	8003e5c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000794:	f107 030c 	add.w	r3, r7, #12
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]
 80007a2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80007a4:	2300      	movs	r3, #0
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	4b29      	ldr	r3, [pc, #164]	; (8000850 <SystemClock_Config+0xd0>)
 80007aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ac:	4a28      	ldr	r2, [pc, #160]	; (8000850 <SystemClock_Config+0xd0>)
 80007ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b2:	6413      	str	r3, [r2, #64]	; 0x40
 80007b4:	4b26      	ldr	r3, [pc, #152]	; (8000850 <SystemClock_Config+0xd0>)
 80007b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007bc:	60bb      	str	r3, [r7, #8]
 80007be:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007c0:	2300      	movs	r3, #0
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	4b23      	ldr	r3, [pc, #140]	; (8000854 <SystemClock_Config+0xd4>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007cc:	4a21      	ldr	r2, [pc, #132]	; (8000854 <SystemClock_Config+0xd4>)
 80007ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d2:	6013      	str	r3, [r2, #0]
 80007d4:	4b1f      	ldr	r3, [pc, #124]	; (8000854 <SystemClock_Config+0xd4>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e0:	2301      	movs	r3, #1
 80007e2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007e8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ea:	2302      	movs	r3, #2
 80007ec:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007f2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80007f4:	2304      	movs	r3, #4
 80007f6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 80007f8:	2348      	movs	r3, #72	; 0x48
 80007fa:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8000800:	2303      	movs	r3, #3
 8000802:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000804:	f107 0320 	add.w	r3, r7, #32
 8000808:	4618      	mov	r0, r3
 800080a:	f001 ffe9 	bl	80027e0 <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0x98>
		Error_Handler();
 8000814:	f000 f8c6 	bl	80009a4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000818:	230f      	movs	r3, #15
 800081a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081c:	2302      	movs	r3, #2
 800081e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000824:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000828:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800082a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800082e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000830:	f107 030c 	add.w	r3, r7, #12
 8000834:	2102      	movs	r1, #2
 8000836:	4618      	mov	r0, r3
 8000838:	f002 fa4a 	bl	8002cd0 <HAL_RCC_ClockConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0xc6>
		Error_Handler();
 8000842:	f000 f8af 	bl	80009a4 <Error_Handler>
	}
}
 8000846:	bf00      	nop
 8000848:	3750      	adds	r7, #80	; 0x50
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40023800 	.word	0x40023800
 8000854:	40007000 	.word	0x40007000

08000858 <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 800085c:	4b1f      	ldr	r3, [pc, #124]	; (80008dc <MX_ETH_Init+0x84>)
 800085e:	4a20      	ldr	r2, [pc, #128]	; (80008e0 <MX_ETH_Init+0x88>)
 8000860:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 8000862:	4b20      	ldr	r3, [pc, #128]	; (80008e4 <MX_ETH_Init+0x8c>)
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 8000868:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <MX_ETH_Init+0x8c>)
 800086a:	2280      	movs	r2, #128	; 0x80
 800086c:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 800086e:	4b1d      	ldr	r3, [pc, #116]	; (80008e4 <MX_ETH_Init+0x8c>)
 8000870:	22e1      	movs	r2, #225	; 0xe1
 8000872:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 8000874:	4b1b      	ldr	r3, [pc, #108]	; (80008e4 <MX_ETH_Init+0x8c>)
 8000876:	2200      	movs	r2, #0
 8000878:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 800087a:	4b1a      	ldr	r3, [pc, #104]	; (80008e4 <MX_ETH_Init+0x8c>)
 800087c:	2200      	movs	r2, #0
 800087e:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 8000880:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <MX_ETH_Init+0x8c>)
 8000882:	2200      	movs	r2, #0
 8000884:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 8000886:	4b15      	ldr	r3, [pc, #84]	; (80008dc <MX_ETH_Init+0x84>)
 8000888:	4a16      	ldr	r2, [pc, #88]	; (80008e4 <MX_ETH_Init+0x8c>)
 800088a:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800088c:	4b13      	ldr	r3, [pc, #76]	; (80008dc <MX_ETH_Init+0x84>)
 800088e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000892:	609a      	str	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 8000894:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_ETH_Init+0x84>)
 8000896:	4a14      	ldr	r2, [pc, #80]	; (80008e8 <MX_ETH_Init+0x90>)
 8000898:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 800089a:	4b10      	ldr	r3, [pc, #64]	; (80008dc <MX_ETH_Init+0x84>)
 800089c:	4a13      	ldr	r2, [pc, #76]	; (80008ec <MX_ETH_Init+0x94>)
 800089e:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 80008a0:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <MX_ETH_Init+0x84>)
 80008a2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008a6:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 80008a8:	480c      	ldr	r0, [pc, #48]	; (80008dc <MX_ETH_Init+0x84>)
 80008aa:	f001 f977 	bl	8001b9c <HAL_ETH_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_ETH_Init+0x60>
		Error_Handler();
 80008b4:	f000 f876 	bl	80009a4 <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 80008b8:	2238      	movs	r2, #56	; 0x38
 80008ba:	2100      	movs	r1, #0
 80008bc:	480c      	ldr	r0, [pc, #48]	; (80008f0 <MX_ETH_Init+0x98>)
 80008be:	f003 facd 	bl	8003e5c <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM
 80008c2:	4b0b      	ldr	r3, [pc, #44]	; (80008f0 <MX_ETH_Init+0x98>)
 80008c4:	2221      	movs	r2, #33	; 0x21
 80008c6:	601a      	str	r2, [r3, #0]
			| ETH_TX_PACKETS_FEATURES_CRCPAD;
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008c8:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <MX_ETH_Init+0x98>)
 80008ca:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80008ce:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008d0:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <MX_ETH_Init+0x98>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	200002a4 	.word	0x200002a4
 80008e0:	40028000 	.word	0x40028000
 80008e4:	200008d8 	.word	0x200008d8
 80008e8:	20000204 	.word	0x20000204
 80008ec:	20000164 	.word	0x20000164
 80008f0:	2000012c 	.word	0x2000012c

080008f4 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	; (8000944 <MX_USART3_UART_Init+0x50>)
 80008fc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80008fe:	4b10      	ldr	r3, [pc, #64]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800092c:	f002 fc79 	bl	8003222 <HAL_UART_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000936:	f000 f835 	bl	80009a4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000354 	.word	0x20000354
 8000944:	40004800 	.word	0x40004800

08000948 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800094c:	4b14      	ldr	r3, [pc, #80]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800094e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000952:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000956:	2204      	movs	r2, #4
 8000958:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800095a:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095c:	2202      	movs	r2, #2
 800095e:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000960:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000966:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000968:	2202      	movs	r2, #2
 800096a:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800096c:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800096e:	2201      	movs	r2, #1
 8000970:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000972:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000978:	4b09      	ldr	r3, [pc, #36]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800097e:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000980:	2201      	movs	r2, #1
 8000982:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000984:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000986:	2200      	movs	r2, #0
 8000988:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 800098a:	4805      	ldr	r0, [pc, #20]	; (80009a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098c:	f001 fe0b 	bl	80025a6 <HAL_PCD_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8000996:	f000 f805 	bl	80009a4 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000398 	.word	0x20000398

080009a4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a8:	b672      	cpsid	i
}
 80009aa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80009ac:	e7fe      	b.n	80009ac <Error_Handler+0x8>
	...

080009b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <HAL_MspInit+0x4c>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009be:	4a0f      	ldr	r2, [pc, #60]	; (80009fc <HAL_MspInit+0x4c>)
 80009c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009c4:	6453      	str	r3, [r2, #68]	; 0x44
 80009c6:	4b0d      	ldr	r3, [pc, #52]	; (80009fc <HAL_MspInit+0x4c>)
 80009c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b09      	ldr	r3, [pc, #36]	; (80009fc <HAL_MspInit+0x4c>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009da:	4a08      	ldr	r2, [pc, #32]	; (80009fc <HAL_MspInit+0x4c>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e0:	6413      	str	r3, [r2, #64]	; 0x40
 80009e2:	4b06      	ldr	r3, [pc, #24]	; (80009fc <HAL_MspInit+0x4c>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	40023800 	.word	0x40023800

08000a00 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08e      	sub	sp, #56	; 0x38
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a55      	ldr	r2, [pc, #340]	; (8000b74 <HAL_ETH_MspInit+0x174>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	f040 80a4 	bne.w	8000b6c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]
 8000a28:	4b53      	ldr	r3, [pc, #332]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2c:	4a52      	ldr	r2, [pc, #328]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a32:	6313      	str	r3, [r2, #48]	; 0x30
 8000a34:	4b50      	ldr	r3, [pc, #320]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a3c:	623b      	str	r3, [r7, #32]
 8000a3e:	6a3b      	ldr	r3, [r7, #32]
 8000a40:	2300      	movs	r3, #0
 8000a42:	61fb      	str	r3, [r7, #28]
 8000a44:	4b4c      	ldr	r3, [pc, #304]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a48:	4a4b      	ldr	r2, [pc, #300]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000a4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000a50:	4b49      	ldr	r3, [pc, #292]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000a58:	61fb      	str	r3, [r7, #28]
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61bb      	str	r3, [r7, #24]
 8000a60:	4b45      	ldr	r3, [pc, #276]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a64:	4a44      	ldr	r2, [pc, #272]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000a6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6c:	4b42      	ldr	r3, [pc, #264]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000a74:	61bb      	str	r3, [r7, #24]
 8000a76:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
 8000a7c:	4b3e      	ldr	r3, [pc, #248]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a80:	4a3d      	ldr	r2, [pc, #244]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a82:	f043 0304 	orr.w	r3, r3, #4
 8000a86:	6313      	str	r3, [r2, #48]	; 0x30
 8000a88:	4b3b      	ldr	r3, [pc, #236]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8c:	f003 0304 	and.w	r3, r3, #4
 8000a90:	617b      	str	r3, [r7, #20]
 8000a92:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a94:	2300      	movs	r3, #0
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	4b37      	ldr	r3, [pc, #220]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9c:	4a36      	ldr	r2, [pc, #216]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa4:	4b34      	ldr	r3, [pc, #208]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	613b      	str	r3, [r7, #16]
 8000aae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	4b30      	ldr	r3, [pc, #192]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab8:	4a2f      	ldr	r2, [pc, #188]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000aba:	f043 0302 	orr.w	r3, r3, #2
 8000abe:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac0:	4b2d      	ldr	r3, [pc, #180]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac4:	f003 0302 	and.w	r3, r3, #2
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000acc:	2300      	movs	r3, #0
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	4b29      	ldr	r3, [pc, #164]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad4:	4a28      	ldr	r2, [pc, #160]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ada:	6313      	str	r3, [r2, #48]	; 0x30
 8000adc:	4b26      	ldr	r3, [pc, #152]	; (8000b78 <HAL_ETH_MspInit+0x178>)
 8000ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ae8:	2332      	movs	r3, #50	; 0x32
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aec:	2302      	movs	r3, #2
 8000aee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af4:	2303      	movs	r3, #3
 8000af6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000af8:	230b      	movs	r3, #11
 8000afa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b00:	4619      	mov	r1, r3
 8000b02:	481e      	ldr	r0, [pc, #120]	; (8000b7c <HAL_ETH_MspInit+0x17c>)
 8000b04:	f001 fb72 	bl	80021ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000b08:	2386      	movs	r3, #134	; 0x86
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b14:	2303      	movs	r3, #3
 8000b16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b18:	230b      	movs	r3, #11
 8000b1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b20:	4619      	mov	r1, r3
 8000b22:	4817      	ldr	r0, [pc, #92]	; (8000b80 <HAL_ETH_MspInit+0x180>)
 8000b24:	f001 fb62 	bl	80021ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000b28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b36:	2303      	movs	r3, #3
 8000b38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b3a:	230b      	movs	r3, #11
 8000b3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000b3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b42:	4619      	mov	r1, r3
 8000b44:	480f      	ldr	r0, [pc, #60]	; (8000b84 <HAL_ETH_MspInit+0x184>)
 8000b46:	f001 fb51 	bl	80021ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000b4a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000b4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b50:	2302      	movs	r3, #2
 8000b52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b58:	2303      	movs	r3, #3
 8000b5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b5c:	230b      	movs	r3, #11
 8000b5e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b64:	4619      	mov	r1, r3
 8000b66:	4808      	ldr	r0, [pc, #32]	; (8000b88 <HAL_ETH_MspInit+0x188>)
 8000b68:	f001 fb40 	bl	80021ec <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000b6c:	bf00      	nop
 8000b6e:	3738      	adds	r7, #56	; 0x38
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40028000 	.word	0x40028000
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	40020800 	.word	0x40020800
 8000b80:	40020000 	.word	0x40020000
 8000b84:	40020400 	.word	0x40020400
 8000b88:	40021800 	.word	0x40021800

08000b8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08a      	sub	sp, #40	; 0x28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
 8000ba2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a28      	ldr	r2, [pc, #160]	; (8000c4c <HAL_SPI_MspInit+0xc0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d14a      	bne.n	8000c44 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	4b27      	ldr	r3, [pc, #156]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb6:	4a26      	ldr	r2, [pc, #152]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bbe:	4b24      	ldr	r3, [pc, #144]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	4b20      	ldr	r3, [pc, #128]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	4a1f      	ldr	r2, [pc, #124]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bda:	4b1d      	ldr	r3, [pc, #116]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	4b19      	ldr	r3, [pc, #100]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a18      	ldr	r2, [pc, #96]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <HAL_SPI_MspInit+0xc4>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PA4     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c02:	2310      	movs	r3, #16
 8000c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c12:	2306      	movs	r3, #6
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c16:	f107 0314 	add.w	r3, r7, #20
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	480d      	ldr	r0, [pc, #52]	; (8000c54 <HAL_SPI_MspInit+0xc8>)
 8000c1e:	f001 fae5 	bl	80021ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000c22:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c30:	2303      	movs	r3, #3
 8000c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c34:	2306      	movs	r3, #6
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4806      	ldr	r0, [pc, #24]	; (8000c58 <HAL_SPI_MspInit+0xcc>)
 8000c40:	f001 fad4 	bl	80021ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c44:	bf00      	nop
 8000c46:	3728      	adds	r7, #40	; 0x28
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40003c00 	.word	0x40003c00
 8000c50:	40023800 	.word	0x40023800
 8000c54:	40020000 	.word	0x40020000
 8000c58:	40020800 	.word	0x40020800

08000c5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	; 0x28
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a19      	ldr	r2, [pc, #100]	; (8000ce0 <HAL_UART_MspInit+0x84>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d12c      	bne.n	8000cd8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	4b18      	ldr	r3, [pc, #96]	; (8000ce4 <HAL_UART_MspInit+0x88>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	4a17      	ldr	r2, [pc, #92]	; (8000ce4 <HAL_UART_MspInit+0x88>)
 8000c88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c8e:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <HAL_UART_MspInit+0x88>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <HAL_UART_MspInit+0x88>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a10      	ldr	r2, [pc, #64]	; (8000ce4 <HAL_UART_MspInit+0x88>)
 8000ca4:	f043 0308 	orr.w	r3, r3, #8
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <HAL_UART_MspInit+0x88>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0308 	and.w	r3, r3, #8
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000cb6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cc8:	2307      	movs	r3, #7
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4805      	ldr	r0, [pc, #20]	; (8000ce8 <HAL_UART_MspInit+0x8c>)
 8000cd4:	f001 fa8a 	bl	80021ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cd8:	bf00      	nop
 8000cda:	3728      	adds	r7, #40	; 0x28
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40004800 	.word	0x40004800
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	40020c00 	.word	0x40020c00

08000cec <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	; 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d0c:	d13f      	bne.n	8000d8e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	4b21      	ldr	r3, [pc, #132]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	4a20      	ldr	r2, [pc, #128]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1e:	4b1e      	ldr	r3, [pc, #120]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d2a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d3c:	230a      	movs	r3, #10
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4815      	ldr	r0, [pc, #84]	; (8000d9c <HAL_PCD_MspInit+0xb0>)
 8000d48:	f001 fa50 	bl	80021ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d52:	2300      	movs	r3, #0
 8000d54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	4619      	mov	r1, r3
 8000d60:	480e      	ldr	r0, [pc, #56]	; (8000d9c <HAL_PCD_MspInit+0xb0>)
 8000d62:	f001 fa43 	bl	80021ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000d66:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d6a:	4a0b      	ldr	r2, [pc, #44]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d70:	6353      	str	r3, [r2, #52]	; 0x34
 8000d72:	2300      	movs	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	4b08      	ldr	r3, [pc, #32]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7a:	4a07      	ldr	r2, [pc, #28]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d80:	6453      	str	r3, [r2, #68]	; 0x44
 8000d82:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <HAL_PCD_MspInit+0xac>)
 8000d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000d8e:	bf00      	nop
 8000d90:	3728      	adds	r7, #40	; 0x28
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	40020000 	.word	0x40020000

08000da0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <NMI_Handler+0x4>

08000da6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000daa:	e7fe      	b.n	8000daa <HardFault_Handler+0x4>

08000dac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <MemManage_Handler+0x4>

08000db2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000db6:	e7fe      	b.n	8000db6 <BusFault_Handler+0x4>

08000db8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dbc:	e7fe      	b.n	8000dbc <UsageFault_Handler+0x4>

08000dbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dec:	f000 fdac 	bl	8001948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return 1;
 8000df8:	2301      	movs	r3, #1
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <_kill>:

int _kill(int pid, int sig)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e0e:	f002 ffe9 	bl	8003de4 <__errno>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2216      	movs	r2, #22
 8000e16:	601a      	str	r2, [r3, #0]
  return -1;
 8000e18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3708      	adds	r7, #8
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <_exit>:

void _exit (int status)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f7ff ffe7 	bl	8000e04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e36:	e7fe      	b.n	8000e36 <_exit+0x12>

08000e38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e44:	2300      	movs	r3, #0
 8000e46:	617b      	str	r3, [r7, #20]
 8000e48:	e00a      	b.n	8000e60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e4a:	f3af 8000 	nop.w
 8000e4e:	4601      	mov	r1, r0
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	1c5a      	adds	r2, r3, #1
 8000e54:	60ba      	str	r2, [r7, #8]
 8000e56:	b2ca      	uxtb	r2, r1
 8000e58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	697a      	ldr	r2, [r7, #20]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	dbf0      	blt.n	8000e4a <_read+0x12>
  }

  return len;
 8000e68:	687b      	ldr	r3, [r7, #4]
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3718      	adds	r7, #24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b086      	sub	sp, #24
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	60f8      	str	r0, [r7, #12]
 8000e7a:	60b9      	str	r1, [r7, #8]
 8000e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
 8000e82:	e009      	b.n	8000e98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	1c5a      	adds	r2, r3, #1
 8000e88:	60ba      	str	r2, [r7, #8]
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	3301      	adds	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697a      	ldr	r2, [r7, #20]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	dbf1      	blt.n	8000e84 <_write+0x12>
  }
  return len;
 8000ea0:	687b      	ldr	r3, [r7, #4]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3718      	adds	r7, #24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <_close>:

int _close(int file)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b083      	sub	sp, #12
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ed2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <_isatty>:

int _isatty(int file)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eea:	2301      	movs	r3, #1
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
	...

08000f14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f1c:	4a14      	ldr	r2, [pc, #80]	; (8000f70 <_sbrk+0x5c>)
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <_sbrk+0x60>)
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f28:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d102      	bne.n	8000f36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <_sbrk+0x64>)
 8000f32:	4a12      	ldr	r2, [pc, #72]	; (8000f7c <_sbrk+0x68>)
 8000f34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f36:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <_sbrk+0x64>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d207      	bcs.n	8000f54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f44:	f002 ff4e 	bl	8003de4 <__errno>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	220c      	movs	r2, #12
 8000f4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f52:	e009      	b.n	8000f68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <_sbrk+0x64>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f5a:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <_sbrk+0x64>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	4a05      	ldr	r2, [pc, #20]	; (8000f78 <_sbrk+0x64>)
 8000f64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f66:	68fb      	ldr	r3, [r7, #12]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20030000 	.word	0x20030000
 8000f74:	00000400 	.word	0x00000400
 8000f78:	200008e0 	.word	0x200008e0
 8000f7c:	20000970 	.word	0x20000970

08000f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <SystemInit+0x20>)
 8000f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f8a:	4a05      	ldr	r2, [pc, #20]	; (8000fa0 <SystemInit+0x20>)
 8000f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000fa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fdc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fa8:	480d      	ldr	r0, [pc, #52]	; (8000fe0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000faa:	490e      	ldr	r1, [pc, #56]	; (8000fe4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fac:	4a0e      	ldr	r2, [pc, #56]	; (8000fe8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb0:	e002      	b.n	8000fb8 <LoopCopyDataInit>

08000fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fb6:	3304      	adds	r3, #4

08000fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fbc:	d3f9      	bcc.n	8000fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fbe:	4a0b      	ldr	r2, [pc, #44]	; (8000fec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fc0:	4c0b      	ldr	r4, [pc, #44]	; (8000ff0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc4:	e001      	b.n	8000fca <LoopFillZerobss>

08000fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc8:	3204      	adds	r2, #4

08000fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fcc:	d3fb      	bcc.n	8000fc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fce:	f7ff ffd7 	bl	8000f80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fd2:	f002 ff1f 	bl	8003e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fd6:	f7ff fadd 	bl	8000594 <main>
  bx  lr    
 8000fda:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000fdc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe4:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 8000fe8:	08004ffc 	.word	0x08004ffc
  ldr r2, =_sbss
 8000fec:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 8000ff0:	2000096c 	.word	0x2000096c

08000ff4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ff4:	e7fe      	b.n	8000ff4 <ADC_IRQHandler>
	...

08000ff8 <debounceFSM_init>:
 *          at the start of the model.
 *
 * @param   None
 * @retval  None
 */
void debounceFSM_init(delay_t *delayi) {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	/* Initialize Estado */
	assert(&PressButton!=NULL);
	currentState = BUTTON_UP;
 8001000:	4b07      	ldr	r3, [pc, #28]	; (8001020 <debounceFSM_init+0x28>)
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
	current_edge_state = EDGE_INIT;
 8001006:	4b07      	ldr	r3, [pc, #28]	; (8001024 <debounceFSM_init+0x2c>)
 8001008:	2202      	movs	r2, #2
 800100a:	701a      	strb	r2, [r3, #0]
	delay = delayi;
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <debounceFSM_init+0x30>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6013      	str	r3, [r2, #0]
	return;
 8001012:	bf00      	nop
}
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	200008e4 	.word	0x200008e4
 8001024:	200008e5 	.word	0x200008e5
 8001028:	200008e8 	.word	0x200008e8

0800102c <debounceFSM_update>:
 *          and updates the current state and outputs accordingly.
 *
 * @param   delay: pointer to the delay instance
 * @retval  None
 */
bool_t debounceFSM_update() {
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
	assert(delay!=NULL);
 8001032:	4b39      	ldr	r3, [pc, #228]	; (8001118 <debounceFSM_update+0xec>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d105      	bne.n	8001046 <debounceFSM_update+0x1a>
 800103a:	4b38      	ldr	r3, [pc, #224]	; (800111c <debounceFSM_update+0xf0>)
 800103c:	4a38      	ldr	r2, [pc, #224]	; (8001120 <debounceFSM_update+0xf4>)
 800103e:	2178      	movs	r1, #120	; 0x78
 8001040:	4838      	ldr	r0, [pc, #224]	; (8001124 <debounceFSM_update+0xf8>)
 8001042:	f002 feb1 	bl	8003da8 <__assert_func>
	assert(&currentState!=NULL);
	bool_t value;
	value = false;
 8001046:	2300      	movs	r3, #0
 8001048:	71fb      	strb	r3, [r7, #7]

	switch (currentState) {
 800104a:	4b37      	ldr	r3, [pc, #220]	; (8001128 <debounceFSM_update+0xfc>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b03      	cmp	r3, #3
 8001050:	d854      	bhi.n	80010fc <debounceFSM_update+0xd0>
 8001052:	a201      	add	r2, pc, #4	; (adr r2, 8001058 <debounceFSM_update+0x2c>)
 8001054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001058:	08001069 	.word	0x08001069
 800105c:	0800107d 	.word	0x0800107d
 8001060:	080010b7 	.word	0x080010b7
 8001064:	080010cb 	.word	0x080010cb
	/*
	 * In the BUTTON_UP state, it checks whether the button remains unpressed.
	 * Otherwise, that is, if the button is pressed, the state changes to BUTTON_FALLING.
	 */
	case BUTTON_UP:
		if (BSP_PB_GetState(BUTTON_USER)) {
 8001068:	2000      	movs	r0, #0
 800106a:	f000 fc05 	bl	8001878 <BSP_PB_GetState>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d049      	beq.n	8001108 <debounceFSM_update+0xdc>
			currentState = BUTTON_FALLING;
 8001074:	4b2c      	ldr	r3, [pc, #176]	; (8001128 <debounceFSM_update+0xfc>)
 8001076:	2201      	movs	r2, #1
 8001078:	701a      	strb	r2, [r3, #0]
		}
		break;
 800107a:	e045      	b.n	8001108 <debounceFSM_update+0xdc>
		 * If it remains pressed (condition 'yes'), the state changes to BUTTON_DOWN and the
		 * state of LED1 is toggled. If the button does not remain pressed (condition 'no'),
		 * the state changes back to BUTTON_UP, interpreting this event as a bounce.
		 */
	case BUTTON_FALLING:
		if (BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 800107c:	2000      	movs	r0, #0
 800107e:	f000 fbfb 	bl	8001878 <BSP_PB_GetState>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d012      	beq.n	80010ae <debounceFSM_update+0x82>
 8001088:	4b23      	ldr	r3, [pc, #140]	; (8001118 <debounceFSM_update+0xec>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	f000 f887 	bl	80011a0 <delayRead>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d00a      	beq.n	80010ae <debounceFSM_update+0x82>
			currentState = BUTTON_DOWN;
 8001098:	4b23      	ldr	r3, [pc, #140]	; (8001128 <debounceFSM_update+0xfc>)
 800109a:	2202      	movs	r2, #2
 800109c:	701a      	strb	r2, [r3, #0]
			buttonPressed();
 800109e:	f000 f849 	bl	8001134 <buttonPressed>
			value = true;
 80010a2:	2301      	movs	r3, #1
 80010a4:	71fb      	strb	r3, [r7, #7]
			current_edge_state = EDGE_FALLING;
 80010a6:	4b21      	ldr	r3, [pc, #132]	; (800112c <debounceFSM_update+0x100>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	701a      	strb	r2, [r3, #0]
			//PressButton = !(PressButton);
		} else {
			//currentState=BUTTON_DOWN;
			currentState = BUTTON_UP;
		}
		break;
 80010ac:	e02f      	b.n	800110e <debounceFSM_update+0xe2>
			currentState = BUTTON_UP;
 80010ae:	4b1e      	ldr	r3, [pc, #120]	; (8001128 <debounceFSM_update+0xfc>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
		break;
 80010b4:	e02b      	b.n	800110e <debounceFSM_update+0xe2>
		/*
		 * In the BUTTON_DOWN state, if the button is released, the state changes to BUTTON_RAISING.
		 */
	case BUTTON_DOWN:
		if (!BSP_PB_GetState(BUTTON_USER)) {
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 fbde 	bl	8001878 <BSP_PB_GetState>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d124      	bne.n	800110c <debounceFSM_update+0xe0>
			currentState = BUTTON_RAISING;
 80010c2:	4b19      	ldr	r3, [pc, #100]	; (8001128 <debounceFSM_update+0xfc>)
 80010c4:	2203      	movs	r2, #3
 80010c6:	701a      	strb	r2, [r3, #0]

		}
		break;
 80010c8:	e020      	b.n	800110c <debounceFSM_update+0xe0>
		 * If it remains unpressed (condition 'yes'), the state changes back to BUTTON_UP and
		 * the buttonReleased function is called. If the button is pressed again (condition 'no'),
		 * the state changes back to BUTTON_DOWN.
		 */
	case BUTTON_RAISING:
		if (!BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 80010ca:	2000      	movs	r0, #0
 80010cc:	f000 fbd4 	bl	8001878 <BSP_PB_GetState>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10e      	bne.n	80010f4 <debounceFSM_update+0xc8>
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <debounceFSM_update+0xec>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 f860 	bl	80011a0 <delayRead>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d006      	beq.n	80010f4 <debounceFSM_update+0xc8>
			currentState = BUTTON_UP;
 80010e6:	4b10      	ldr	r3, [pc, #64]	; (8001128 <debounceFSM_update+0xfc>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
			current_edge_state = EDGE_RAISING;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <debounceFSM_update+0x100>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
			//buttonReleased();
		} else {

			currentState = BUTTON_DOWN;
		}
		break;
 80010f2:	e00c      	b.n	800110e <debounceFSM_update+0xe2>
			currentState = BUTTON_DOWN;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <debounceFSM_update+0xfc>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	701a      	strb	r2, [r3, #0]
		break;
 80010fa:	e008      	b.n	800110e <debounceFSM_update+0xe2>
	default:
		/* Handle unexpected state */
		assert(0);
 80010fc:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <debounceFSM_update+0x104>)
 80010fe:	4a08      	ldr	r2, [pc, #32]	; (8001120 <debounceFSM_update+0xf4>)
 8001100:	21b4      	movs	r1, #180	; 0xb4
 8001102:	4808      	ldr	r0, [pc, #32]	; (8001124 <debounceFSM_update+0xf8>)
 8001104:	f002 fe50 	bl	8003da8 <__assert_func>
		break;
 8001108:	bf00      	nop
 800110a:	e000      	b.n	800110e <debounceFSM_update+0xe2>
		break;
 800110c:	bf00      	nop
	}
	return value;
 800110e:	79fb      	ldrb	r3, [r7, #7]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	200008e8 	.word	0x200008e8
 800111c:	08004e64 	.word	0x08004e64
 8001120:	08004edc 	.word	0x08004edc
 8001124:	08004e40 	.word	0x08004e40
 8001128:	200008e4 	.word	0x200008e4
 800112c:	200008e5 	.word	0x200008e5
 8001130:	08004e3c 	.word	0x08004e3c

08001134 <buttonPressed>:
 * @brief   Toggles the state of LED2.
 *
 * @param   None
 * @retval  None
 */
static void buttonPressed() {
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
	PressButton = !(PressButton);
 8001138:	4b09      	ldr	r3, [pc, #36]	; (8001160 <buttonPressed+0x2c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	bf14      	ite	ne
 8001140:	2301      	movne	r3, #1
 8001142:	2300      	moveq	r3, #0
 8001144:	b2db      	uxtb	r3, r3
 8001146:	f083 0301 	eor.w	r3, r3, #1
 800114a:	b2db      	uxtb	r3, r3
 800114c:	f003 0301 	and.w	r3, r3, #1
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4b03      	ldr	r3, [pc, #12]	; (8001160 <buttonPressed+0x2c>)
 8001154:	701a      	strb	r2, [r3, #0]
	return;
 8001156:	bf00      	nop
}
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	20000064 	.word	0x20000064

08001164 <delayInit>:
 * marcando el flag `running` como false. No inicia el conteo del retardo.
 *
 * @param delay Puntero al objeto de retardo.
 * @param duration Duración del retardo en ticks.
 */
void delayInit(delay_t *delay, tick_t duration) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
	assert(delay != NULL);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d105      	bne.n	8001180 <delayInit+0x1c>
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <delayInit+0x30>)
 8001176:	4a08      	ldr	r2, [pc, #32]	; (8001198 <delayInit+0x34>)
 8001178:	2117      	movs	r1, #23
 800117a:	4808      	ldr	r0, [pc, #32]	; (800119c <delayInit+0x38>)
 800117c:	f002 fe14 	bl	8003da8 <__assert_func>
	assert(duration >= 0);
	delay->duration = duration;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	605a      	str	r2, [r3, #4]
	delay->running = false;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	721a      	strb	r2, [r3, #8]
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	08004e70 	.word	0x08004e70
 8001198:	08004ef0 	.word	0x08004ef0
 800119c:	08004e80 	.word	0x08004e80

080011a0 <delayRead>:
 * reinicia el objeto y devuelve true.
 *
 * @param delay Puntero al objeto de retardo.
 * @return true si el retardo ha alcanzado su duración, false en caso contrario.
 */
bool_t delayRead(delay_t *delay) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
	static bool_t retValue; ///< Variable estática interna para retener el valor de retorno.
	retValue = false;
 80011a8:	4b18      	ldr	r3, [pc, #96]	; (800120c <delayRead+0x6c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]
	assert(delay != NULL);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d105      	bne.n	80011c0 <delayRead+0x20>
 80011b4:	4b16      	ldr	r3, [pc, #88]	; (8001210 <delayRead+0x70>)
 80011b6:	4a17      	ldr	r2, [pc, #92]	; (8001214 <delayRead+0x74>)
 80011b8:	212a      	movs	r1, #42	; 0x2a
 80011ba:	4817      	ldr	r0, [pc, #92]	; (8001218 <delayRead+0x78>)
 80011bc:	f002 fdf4 	bl	8003da8 <__assert_func>
	assert(delay->duration >= 0);

	if (!delay->running) {
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7a1b      	ldrb	r3, [r3, #8]
 80011c4:	f083 0301 	eor.w	r3, r3, #1
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d008      	beq.n	80011e0 <delayRead+0x40>
		delay->startTime = HAL_GetTick();
 80011ce:	f000 fbcf 	bl	8001970 <HAL_GetTick>
 80011d2:	4602      	mov	r2, r0
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	601a      	str	r2, [r3, #0]
		delay->running = true;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2201      	movs	r2, #1
 80011dc:	721a      	strb	r2, [r3, #8]
 80011de:	e00f      	b.n	8001200 <delayRead+0x60>
	} else {
		if ((HAL_GetTick() - delay->startTime) >= delay->duration) {
 80011e0:	f000 fbc6 	bl	8001970 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	1ad2      	subs	r2, r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d305      	bcc.n	8001200 <delayRead+0x60>
			delay->running = false;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2200      	movs	r2, #0
 80011f8:	721a      	strb	r2, [r3, #8]
			retValue = true;
 80011fa:	4b04      	ldr	r3, [pc, #16]	; (800120c <delayRead+0x6c>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	701a      	strb	r2, [r3, #0]
		}
	}
	return retValue;
 8001200:	4b02      	ldr	r3, [pc, #8]	; (800120c <delayRead+0x6c>)
 8001202:	781b      	ldrb	r3, [r3, #0]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	200008ec 	.word	0x200008ec
 8001210:	08004e70 	.word	0x08004e70
 8001214:	08004efc 	.word	0x08004efc
 8001218:	08004e80 	.word	0x08004e80

0800121c <init_led>:
/**
 * @brief Inicializa los LEDs.
 *
 * Esta función configura los LEDs y establece sus valores iniciales.
 */
void init_led(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	spi_write(0x09, 0x00);       // No decoding.
 8001220:	2100      	movs	r1, #0
 8001222:	2009      	movs	r0, #9
 8001224:	f000 f90e 	bl	8001444 <spi_write>
	spi_write(0x0b, 0x07);       // Scan limit = 8 LEDs.
 8001228:	2107      	movs	r1, #7
 800122a:	200b      	movs	r0, #11
 800122c:	f000 f90a 	bl	8001444 <spi_write>
	spi_write(0x0c, 0x01);       // Power down = 0, normal mode = 1.
 8001230:	2101      	movs	r1, #1
 8001232:	200c      	movs	r0, #12
 8001234:	f000 f906 	bl	8001444 <spi_write>
	spi_write(0x0f, 0x00);       // No test display.
 8001238:	2100      	movs	r1, #0
 800123a:	200f      	movs	r0, #15
 800123c:	f000 f902 	bl	8001444 <spi_write>
	clear_led();
 8001240:	f000 f806 	bl	8001250 <clear_led>
	spi_write(0x0a, 0x05);       // Brightness intensity.
 8001244:	2105      	movs	r1, #5
 8001246:	200a      	movs	r0, #10
 8001248:	f000 f8fc 	bl	8001444 <spi_write>
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}

08001250 <clear_led>:
/**
 * @brief Limpia o apaga todos los LEDs.
 *
 * Esta función recorre todas las direcciones de LEDs y les asigna el valor de apagado.
 */
void clear_led(void) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
	for (int j = 0; j < 8; j++) {
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	e00e      	b.n	800127a <clear_led+0x2a>
		spi_write(led_address[j], clear[j]);
 800125c:	4a0b      	ldr	r2, [pc, #44]	; (800128c <clear_led+0x3c>)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4413      	add	r3, r2
 8001262:	781a      	ldrb	r2, [r3, #0]
 8001264:	490a      	ldr	r1, [pc, #40]	; (8001290 <clear_led+0x40>)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	440b      	add	r3, r1
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	4610      	mov	r0, r2
 8001270:	f000 f8e8 	bl	8001444 <spi_write>
	for (int j = 0; j < 8; j++) {
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3301      	adds	r3, #1
 8001278:	607b      	str	r3, [r7, #4]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2b07      	cmp	r3, #7
 800127e:	dded      	ble.n	800125c <clear_led+0xc>
	}
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000068 	.word	0x20000068
 8001290:	200008f0 	.word	0x200008f0

08001294 <update_led>:
 * Esta función toma una lista de valores y actualiza el estado de cada LED según
 * la lista proporcionada.
 *
 * @param paint_list Lista con los valores de los LEDs.
 */
void update_led(uint8_t paint_list[]) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	for (int j = 0; j < 8; j++) {
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	e00d      	b.n	80012be <update_led+0x2a>
		spi_write(led_address[j], paint_list[j]);
 80012a2:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <update_led+0x3c>)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4413      	add	r3, r2
 80012a8:	7818      	ldrb	r0, [r3, #0]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	4413      	add	r3, r2
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	f000 f8c6 	bl	8001444 <spi_write>
	for (int j = 0; j < 8; j++) {
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	3301      	adds	r3, #1
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2b07      	cmp	r3, #7
 80012c2:	ddee      	ble.n	80012a2 <update_led+0xe>
	}
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000068 	.word	0x20000068

080012d4 <fantasma_led>:
 * Esta función genera una función de fantasma en la patalla led
 *
 *
 * @param vacio
 */
void fantasma_led(delay_t *delay_Ghost) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	switch (tipo_fantasma) {
 80012dc:	4b38      	ldr	r3, [pc, #224]	; (80013c0 <fantasma_led+0xec>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b05      	cmp	r3, #5
 80012e2:	d868      	bhi.n	80013b6 <fantasma_led+0xe2>
 80012e4:	a201      	add	r2, pc, #4	; (adr r2, 80012ec <fantasma_led+0x18>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001305 	.word	0x08001305
 80012f0:	0800131f 	.word	0x0800131f
 80012f4:	08001339 	.word	0x08001339
 80012f8:	08001353 	.word	0x08001353
 80012fc:	0800136d 	.word	0x0800136d
 8001300:	08001387 	.word	0x08001387
	case (GHOST1):
		update_led(ghost1);
 8001304:	482f      	ldr	r0, [pc, #188]	; (80013c4 <fantasma_led+0xf0>)
 8001306:	f7ff ffc5 	bl	8001294 <update_led>
		if (delayRead(delay_Ghost)) {
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ff48 	bl	80011a0 <delayRead>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d044      	beq.n	80013a0 <fantasma_led+0xcc>
			tipo_fantasma = GHOST2;
 8001316:	4b2a      	ldr	r3, [pc, #168]	; (80013c0 <fantasma_led+0xec>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800131c:	e040      	b.n	80013a0 <fantasma_led+0xcc>
	case (GHOST2):
		update_led(ghost2);
 800131e:	482a      	ldr	r0, [pc, #168]	; (80013c8 <fantasma_led+0xf4>)
 8001320:	f7ff ffb8 	bl	8001294 <update_led>
		if (delayRead(delay_Ghost)) {
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff3b 	bl	80011a0 <delayRead>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d039      	beq.n	80013a4 <fantasma_led+0xd0>
			tipo_fantasma = GHOST3;
 8001330:	4b23      	ldr	r3, [pc, #140]	; (80013c0 <fantasma_led+0xec>)
 8001332:	2202      	movs	r2, #2
 8001334:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001336:	e035      	b.n	80013a4 <fantasma_led+0xd0>
	case (GHOST3):
		update_led(ghost3);
 8001338:	4824      	ldr	r0, [pc, #144]	; (80013cc <fantasma_led+0xf8>)
 800133a:	f7ff ffab 	bl	8001294 <update_led>
		if (delayRead(delay_Ghost)) {
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ff2e 	bl	80011a0 <delayRead>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d02e      	beq.n	80013a8 <fantasma_led+0xd4>
			tipo_fantasma = GHOST4;
 800134a:	4b1d      	ldr	r3, [pc, #116]	; (80013c0 <fantasma_led+0xec>)
 800134c:	2203      	movs	r2, #3
 800134e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001350:	e02a      	b.n	80013a8 <fantasma_led+0xd4>
	case (GHOST4):
		update_led(ghost4);
 8001352:	481f      	ldr	r0, [pc, #124]	; (80013d0 <fantasma_led+0xfc>)
 8001354:	f7ff ff9e 	bl	8001294 <update_led>
		if (delayRead(delay_Ghost)) {
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff ff21 	bl	80011a0 <delayRead>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d023      	beq.n	80013ac <fantasma_led+0xd8>
			tipo_fantasma = GHOST5;
 8001364:	4b16      	ldr	r3, [pc, #88]	; (80013c0 <fantasma_led+0xec>)
 8001366:	2204      	movs	r2, #4
 8001368:	701a      	strb	r2, [r3, #0]
		}
		break;
 800136a:	e01f      	b.n	80013ac <fantasma_led+0xd8>
	case (GHOST5):
		update_led(ghost5);
 800136c:	4819      	ldr	r0, [pc, #100]	; (80013d4 <fantasma_led+0x100>)
 800136e:	f7ff ff91 	bl	8001294 <update_led>
		if (delayRead(delay_Ghost)) {
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ff14 	bl	80011a0 <delayRead>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d018      	beq.n	80013b0 <fantasma_led+0xdc>
			tipo_fantasma = GHOST6;
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <fantasma_led+0xec>)
 8001380:	2205      	movs	r2, #5
 8001382:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001384:	e014      	b.n	80013b0 <fantasma_led+0xdc>
	case (GHOST6):
		update_led(ghost5);
 8001386:	4813      	ldr	r0, [pc, #76]	; (80013d4 <fantasma_led+0x100>)
 8001388:	f7ff ff84 	bl	8001294 <update_led>
		if (delayRead(delay_Ghost)) {
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff ff07 	bl	80011a0 <delayRead>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d00d      	beq.n	80013b4 <fantasma_led+0xe0>
			tipo_fantasma = GHOST1;
 8001398:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <fantasma_led+0xec>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800139e:	e009      	b.n	80013b4 <fantasma_led+0xe0>
		break;
 80013a0:	bf00      	nop
 80013a2:	e008      	b.n	80013b6 <fantasma_led+0xe2>
		break;
 80013a4:	bf00      	nop
 80013a6:	e006      	b.n	80013b6 <fantasma_led+0xe2>
		break;
 80013a8:	bf00      	nop
 80013aa:	e004      	b.n	80013b6 <fantasma_led+0xe2>
		break;
 80013ac:	bf00      	nop
 80013ae:	e002      	b.n	80013b6 <fantasma_led+0xe2>
		break;
 80013b0:	bf00      	nop
 80013b2:	e000      	b.n	80013b6 <fantasma_led+0xe2>
		break;
 80013b4:	bf00      	nop
	}
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200008f8 	.word	0x200008f8
 80013c4:	20000070 	.word	0x20000070
 80013c8:	20000078 	.word	0x20000078
 80013cc:	20000080 	.word	0x20000080
 80013d0:	20000088 	.word	0x20000088
 80013d4:	20000090 	.word	0x20000090

080013d8 <spi_init>:

#include <stdint.h>  ///< Incluye tipos de definición estándar, como uint32_t.
#include <stdbool.h> ///< Incluye el tipo booleano (bool).
#include "API_spi.h"

void spi_init(void) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 80013dc:	f000 f864 	bl	80014a8 <MX_GPIO_Init>
	MX_SPI3_Init();
 80013e0:	f000 f936 	bl	8001650 <MX_SPI3_Init>
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <spi_write_byte>:
 * microcontrolador, sino que implementa la transmisión manualmente.
 *
 * @param byte Byte de datos que se desea enviar a través de SPI.
 *
 */
void spi_write_byte(uint8_t byte) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	// Itera a través de cada uno de los 8 bits del byte proporcionado.
	for (uint8_t i = 0; i < 8; i++) {
 80013f2:	2300      	movs	r3, #0
 80013f4:	73fb      	strb	r3, [r7, #15]
 80013f6:	e01b      	b.n	8001430 <spi_write_byte+0x48>
		// Establece el pin del reloj (clock) en estado bajo.
		HAL_GPIO_WritePin(maxport, clock_Pin, 0);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	4810      	ldr	r0, [pc, #64]	; (8001440 <spi_write_byte+0x58>)
 8001400:	f001 f8b8 	bl	8002574 <HAL_GPIO_WritePin>

		// Escribe el bit más significativo (MSB) del byte en el pin de datos (data).
		HAL_GPIO_WritePin(maxport, data_Pin, byte & 0x80);
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001412:	480b      	ldr	r0, [pc, #44]	; (8001440 <spi_write_byte+0x58>)
 8001414:	f001 f8ae 	bl	8002574 <HAL_GPIO_WritePin>

		// Desplaza el byte a la izquierda para preparar el siguiente bit.
		byte = byte << 1;
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	71fb      	strb	r3, [r7, #7]

		// Establece el pin del reloj (clock) en estado alto.
		HAL_GPIO_WritePin(maxport, clock_Pin, 1);
 800141e:	2201      	movs	r2, #1
 8001420:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001424:	4806      	ldr	r0, [pc, #24]	; (8001440 <spi_write_byte+0x58>)
 8001426:	f001 f8a5 	bl	8002574 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 8; i++) {
 800142a:	7bfb      	ldrb	r3, [r7, #15]
 800142c:	3301      	adds	r3, #1
 800142e:	73fb      	strb	r3, [r7, #15]
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	2b07      	cmp	r3, #7
 8001434:	d9e0      	bls.n	80013f8 <spi_write_byte+0x10>
	}
}
 8001436:	bf00      	nop
 8001438:	bf00      	nop
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40020c00 	.word	0x40020c00

08001444 <spi_write>:
 * múltiples veces según el valor predefinido de 'num'.
 *
 * @param address Byte de dirección que se desea enviar a través de SPI.
 * @param cmd Byte de comando que se desea enviar a través de SPI.
 */
void spi_write(uint8_t address, uint8_t cmd) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	460a      	mov	r2, r1
 800144e:	71fb      	strb	r3, [r7, #7]
 8001450:	4613      	mov	r3, r2
 8001452:	71bb      	strb	r3, [r7, #6]
	// Establece el pin CS (Chip Select) en estado bajo.
	HAL_GPIO_WritePin(maxport, cs_Pin, 0);
 8001454:	2200      	movs	r2, #0
 8001456:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800145a:	4812      	ldr	r0, [pc, #72]	; (80014a4 <spi_write+0x60>)
 800145c:	f001 f88a 	bl	8002574 <HAL_GPIO_WritePin>

	// Envía el par de bytes (dirección y comando) 'num' veces.
	for (uint8_t i = 0; i < num; i++) {
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]
 8001464:	e00a      	b.n	800147c <spi_write+0x38>
		// Envía el byte de dirección.
		spi_write_byte(address);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ffbd 	bl	80013e8 <spi_write_byte>

		// Envía el byte de comando.
		spi_write_byte(cmd);
 800146e:	79bb      	ldrb	r3, [r7, #6]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ffb9 	bl	80013e8 <spi_write_byte>
	for (uint8_t i = 0; i < num; i++) {
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	3301      	adds	r3, #1
 800147a:	73fb      	strb	r3, [r7, #15]
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d0f1      	beq.n	8001466 <spi_write+0x22>
	}

	// Establece el pin CS (Chip Select) en estado bajo.
	HAL_GPIO_WritePin(maxport, cs_Pin, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001488:	4806      	ldr	r0, [pc, #24]	; (80014a4 <spi_write+0x60>)
 800148a:	f001 f873 	bl	8002574 <HAL_GPIO_WritePin>

	// Establece el pin CS (Chip Select) en estado alto.
	HAL_GPIO_WritePin(maxport, cs_Pin, 1);
 800148e:	2201      	movs	r2, #1
 8001490:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001494:	4803      	ldr	r0, [pc, #12]	; (80014a4 <spi_write+0x60>)
 8001496:	f001 f86d 	bl	8002574 <HAL_GPIO_WritePin>
}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40020c00 	.word	0x40020c00

080014a8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	; 0x30
 80014ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
 80014c2:	4b5e      	ldr	r3, [pc, #376]	; (800163c <MX_GPIO_Init+0x194>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	4a5d      	ldr	r2, [pc, #372]	; (800163c <MX_GPIO_Init+0x194>)
 80014c8:	f043 0304 	orr.w	r3, r3, #4
 80014cc:	6313      	str	r3, [r2, #48]	; 0x30
 80014ce:	4b5b      	ldr	r3, [pc, #364]	; (800163c <MX_GPIO_Init+0x194>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	f003 0304 	and.w	r3, r3, #4
 80014d6:	61bb      	str	r3, [r7, #24]
 80014d8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
 80014de:	4b57      	ldr	r3, [pc, #348]	; (800163c <MX_GPIO_Init+0x194>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a56      	ldr	r2, [pc, #344]	; (800163c <MX_GPIO_Init+0x194>)
 80014e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b54      	ldr	r3, [pc, #336]	; (800163c <MX_GPIO_Init+0x194>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	613b      	str	r3, [r7, #16]
 80014fa:	4b50      	ldr	r3, [pc, #320]	; (800163c <MX_GPIO_Init+0x194>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a4f      	ldr	r2, [pc, #316]	; (800163c <MX_GPIO_Init+0x194>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b4d      	ldr	r3, [pc, #308]	; (800163c <MX_GPIO_Init+0x194>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	4b49      	ldr	r3, [pc, #292]	; (800163c <MX_GPIO_Init+0x194>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a48      	ldr	r2, [pc, #288]	; (800163c <MX_GPIO_Init+0x194>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b46      	ldr	r3, [pc, #280]	; (800163c <MX_GPIO_Init+0x194>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	4b42      	ldr	r3, [pc, #264]	; (800163c <MX_GPIO_Init+0x194>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a41      	ldr	r2, [pc, #260]	; (800163c <MX_GPIO_Init+0x194>)
 8001538:	f043 0308 	orr.w	r3, r3, #8
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b3f      	ldr	r3, [pc, #252]	; (800163c <MX_GPIO_Init+0x194>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	4b3b      	ldr	r3, [pc, #236]	; (800163c <MX_GPIO_Init+0x194>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	4a3a      	ldr	r2, [pc, #232]	; (800163c <MX_GPIO_Init+0x194>)
 8001554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001558:	6313      	str	r3, [r2, #48]	; 0x30
 800155a:	4b38      	ldr	r3, [pc, #224]	; (800163c <MX_GPIO_Init+0x194>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | GPIO_PIN_5 | LD2_Pin,
 8001566:	2200      	movs	r2, #0
 8001568:	f244 01a1 	movw	r1, #16545	; 0x40a1
 800156c:	4834      	ldr	r0, [pc, #208]	; (8001640 <MX_GPIO_Init+0x198>)
 800156e:	f001 f801 	bl	8002574 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, CS_Pin | DIN_Pin | CLK_Pin, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8001578:	4832      	ldr	r0, [pc, #200]	; (8001644 <MX_GPIO_Init+0x19c>)
 800157a:	f000 fffb 	bl	8002574 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin | GPIO_PIN_15,
 800157e:	2200      	movs	r2, #0
 8001580:	f248 0140 	movw	r1, #32832	; 0x8040
 8001584:	4830      	ldr	r0, [pc, #192]	; (8001648 <MX_GPIO_Init+0x1a0>)
 8001586:	f000 fff5 	bl	8002574 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 800158a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800158e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001590:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001594:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	4619      	mov	r1, r3
 80015a0:	482a      	ldr	r0, [pc, #168]	; (800164c <MX_GPIO_Init+0x1a4>)
 80015a2:	f000 fe23 	bl	80021ec <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 80015a6:	f244 0381 	movw	r3, #16513	; 0x4081
 80015aa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	4619      	mov	r1, r3
 80015be:	4820      	ldr	r0, [pc, #128]	; (8001640 <MX_GPIO_Init+0x198>)
 80015c0:	f000 fe14 	bl	80021ec <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_Pin DIN_Pin CLK_Pin */
	GPIO_InitStruct.Pin = CS_Pin | DIN_Pin | CLK_Pin;
 80015c4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015c8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ca:	2301      	movs	r3, #1
 80015cc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d2:	2300      	movs	r3, #0
 80015d4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d6:	f107 031c 	add.w	r3, r7, #28
 80015da:	4619      	mov	r1, r3
 80015dc:	4819      	ldr	r0, [pc, #100]	; (8001644 <MX_GPIO_Init+0x19c>)
 80015de:	f000 fe05 	bl	80021ec <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_PowerSwitchOn_Pin PG15 */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin | GPIO_PIN_15;
 80015e2:	f248 0340 	movw	r3, #32832	; 0x8040
 80015e6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e8:	2301      	movs	r3, #1
 80015ea:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f0:	2300      	movs	r3, #0
 80015f2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015f4:	f107 031c 	add.w	r3, r7, #28
 80015f8:	4619      	mov	r1, r3
 80015fa:	4813      	ldr	r0, [pc, #76]	; (8001648 <MX_GPIO_Init+0x1a0>)
 80015fc:	f000 fdf6 	bl	80021ec <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001604:	2300      	movs	r3, #0
 8001606:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800160c:	f107 031c 	add.w	r3, r7, #28
 8001610:	4619      	mov	r1, r3
 8001612:	480d      	ldr	r0, [pc, #52]	; (8001648 <MX_GPIO_Init+0x1a0>)
 8001614:	f000 fdea 	bl	80021ec <HAL_GPIO_Init>

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001618:	2320      	movs	r3, #32
 800161a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161c:	2301      	movs	r3, #1
 800161e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001620:	2301      	movs	r3, #1
 8001622:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001624:	2300      	movs	r3, #0
 8001626:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001628:	f107 031c 	add.w	r3, r7, #28
 800162c:	4619      	mov	r1, r3
 800162e:	4804      	ldr	r0, [pc, #16]	; (8001640 <MX_GPIO_Init+0x198>)
 8001630:	f000 fddc 	bl	80021ec <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001634:	bf00      	nop
 8001636:	3730      	adds	r7, #48	; 0x30
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	40020400 	.word	0x40020400
 8001644:	40020c00 	.word	0x40020c00
 8001648:	40021800 	.word	0x40021800
 800164c:	40020800 	.word	0x40020800

08001650 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8001654:	4b17      	ldr	r3, [pc, #92]	; (80016b4 <MX_SPI3_Init+0x64>)
 8001656:	4a18      	ldr	r2, [pc, #96]	; (80016b8 <MX_SPI3_Init+0x68>)
 8001658:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 800165a:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <MX_SPI3_Init+0x64>)
 800165c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001660:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <MX_SPI3_Init+0x64>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <MX_SPI3_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800166e:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_SPI3_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001674:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <MX_SPI3_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <MX_SPI3_Init+0x64>)
 800167c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001680:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001682:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <MX_SPI3_Init+0x64>)
 8001684:	2200      	movs	r2, #0
 8001686:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001688:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <MX_SPI3_Init+0x64>)
 800168a:	2200      	movs	r2, #0
 800168c:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <MX_SPI3_Init+0x64>)
 8001690:	2200      	movs	r2, #0
 8001692:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001694:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <MX_SPI3_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 800169a:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <MX_SPI3_Init+0x64>)
 800169c:	220a      	movs	r2, #10
 800169e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 80016a0:	4804      	ldr	r0, [pc, #16]	; (80016b4 <MX_SPI3_Init+0x64>)
 80016a2:	f001 fd35 	bl	8003110 <HAL_SPI_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_SPI3_Init+0x60>
		Error_Handler();
 80016ac:	f7ff f97a 	bl	80009a4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	200008fc 	.word	0x200008fc
 80016b8:	40003c00 	.word	0x40003c00

080016bc <inicializarMEF>:
State_MEF_t estadoMEF;

/**
 * @brief Función para inicializar la MEF. Configura el estado inicial.
 */
void inicializarMEF(void) {
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
	estadoMEF = SET_ini; /**< Configura el estado inicial. */
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <inicializarMEF+0x14>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
	return;
 80016c6:	bf00      	nop
}
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	20000954 	.word	0x20000954

080016d4 <actualizarMEF>:
 * Esta función evalúa el estado actual de la MEF y determina el próximo estado en función de las condiciones de entrada.
 *
 * @param delay Puntero al tipo de dato delay_t que define la estructura de retardo.
 * @return State_MEF_t: El estado actualizado de la MEF.
 */
State_MEF_t actualizarMEF(delay_t *delay) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	assert(&estadoMEF!=NULL); /**< Asegura que el puntero al estado actual no es nulo. */

	switch (estadoMEF) {
 80016dc:	4b62      	ldr	r3, [pc, #392]	; (8001868 <actualizarMEF+0x194>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b05      	cmp	r3, #5
 80016e2:	f200 80ac 	bhi.w	800183e <actualizarMEF+0x16a>
 80016e6:	a201      	add	r2, pc, #4	; (adr r2, 80016ec <actualizarMEF+0x18>)
 80016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ec:	08001705 	.word	0x08001705
 80016f0:	08001721 	.word	0x08001721
 80016f4:	0800176b 	.word	0x0800176b
 80016f8:	080017b5 	.word	0x080017b5
 80016fc:	080017ff 	.word	0x080017ff
 8001700:	0800181f 	.word	0x0800181f
	case SET_ini:
		if (delayRead(delay)) {
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff fd4b 	bl	80011a0 <delayRead>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d003      	beq.n	8001718 <actualizarMEF+0x44>
			estadoMEF = FIRST;
 8001710:	4b55      	ldr	r3, [pc, #340]	; (8001868 <actualizarMEF+0x194>)
 8001712:	2201      	movs	r2, #1
 8001714:	701a      	strb	r2, [r3, #0]
		} else if (!delayRead(delay)) {
			//estadoMEF = ;
		}
		break;
 8001716:	e0a1      	b.n	800185c <actualizarMEF+0x188>
		} else if (!delayRead(delay)) {
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff fd41 	bl	80011a0 <delayRead>
		break;
 800171e:	e09d      	b.n	800185c <actualizarMEF+0x188>
	case FIRST:
		if (!debounceFSM_update() && delayRead(delay)) {
 8001720:	f7ff fc84 	bl	800102c <debounceFSM_update>
 8001724:	4603      	mov	r3, r0
 8001726:	f083 0301 	eor.w	r3, r3, #1
 800172a:	b2db      	uxtb	r3, r3
 800172c:	2b00      	cmp	r3, #0
 800172e:	d009      	beq.n	8001744 <actualizarMEF+0x70>
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff fd35 	bl	80011a0 <delayRead>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <actualizarMEF+0x70>
			estadoMEF = SECOND;
 800173c:	4b4a      	ldr	r3, [pc, #296]	; (8001868 <actualizarMEF+0x194>)
 800173e:	2202      	movs	r2, #2
 8001740:	701a      	strb	r2, [r3, #0]
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
			estadoMEF = BAD;
		}
		break;
 8001742:	e082      	b.n	800184a <actualizarMEF+0x176>
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
 8001744:	2000      	movs	r0, #0
 8001746:	f000 f897 	bl	8001878 <BSP_PB_GetState>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d07c      	beq.n	800184a <actualizarMEF+0x176>
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fd25 	bl	80011a0 <delayRead>
 8001756:	4603      	mov	r3, r0
 8001758:	f083 0301 	eor.w	r3, r3, #1
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	d073      	beq.n	800184a <actualizarMEF+0x176>
			estadoMEF = BAD;
 8001762:	4b41      	ldr	r3, [pc, #260]	; (8001868 <actualizarMEF+0x194>)
 8001764:	2205      	movs	r2, #5
 8001766:	701a      	strb	r2, [r3, #0]
		break;
 8001768:	e06f      	b.n	800184a <actualizarMEF+0x176>
	case SECOND:
		if (!debounceFSM_update() && delayRead(delay)) {
 800176a:	f7ff fc5f 	bl	800102c <debounceFSM_update>
 800176e:	4603      	mov	r3, r0
 8001770:	f083 0301 	eor.w	r3, r3, #1
 8001774:	b2db      	uxtb	r3, r3
 8001776:	2b00      	cmp	r3, #0
 8001778:	d009      	beq.n	800178e <actualizarMEF+0xba>
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff fd10 	bl	80011a0 <delayRead>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <actualizarMEF+0xba>
			estadoMEF = THIRD;
 8001786:	4b38      	ldr	r3, [pc, #224]	; (8001868 <actualizarMEF+0x194>)
 8001788:	2203      	movs	r2, #3
 800178a:	701a      	strb	r2, [r3, #0]
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
			estadoMEF = BAD;
		}
		break;
 800178c:	e05f      	b.n	800184e <actualizarMEF+0x17a>
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
 800178e:	2000      	movs	r0, #0
 8001790:	f000 f872 	bl	8001878 <BSP_PB_GetState>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d059      	beq.n	800184e <actualizarMEF+0x17a>
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff fd00 	bl	80011a0 <delayRead>
 80017a0:	4603      	mov	r3, r0
 80017a2:	f083 0301 	eor.w	r3, r3, #1
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d050      	beq.n	800184e <actualizarMEF+0x17a>
			estadoMEF = BAD;
 80017ac:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <actualizarMEF+0x194>)
 80017ae:	2205      	movs	r2, #5
 80017b0:	701a      	strb	r2, [r3, #0]
		break;
 80017b2:	e04c      	b.n	800184e <actualizarMEF+0x17a>
	case THIRD:
		if (!debounceFSM_update() && delayRead(delay)) {
 80017b4:	f7ff fc3a 	bl	800102c <debounceFSM_update>
 80017b8:	4603      	mov	r3, r0
 80017ba:	f083 0301 	eor.w	r3, r3, #1
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d009      	beq.n	80017d8 <actualizarMEF+0x104>
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7ff fceb 	bl	80011a0 <delayRead>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <actualizarMEF+0x104>
			estadoMEF = FIRST;
 80017d0:	4b25      	ldr	r3, [pc, #148]	; (8001868 <actualizarMEF+0x194>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
			estadoMEF = GOOD;
		}
		break;
 80017d6:	e03c      	b.n	8001852 <actualizarMEF+0x17e>
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
 80017d8:	2000      	movs	r0, #0
 80017da:	f000 f84d 	bl	8001878 <BSP_PB_GetState>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d036      	beq.n	8001852 <actualizarMEF+0x17e>
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff fcdb 	bl	80011a0 <delayRead>
 80017ea:	4603      	mov	r3, r0
 80017ec:	f083 0301 	eor.w	r3, r3, #1
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d02d      	beq.n	8001852 <actualizarMEF+0x17e>
			estadoMEF = GOOD;
 80017f6:	4b1c      	ldr	r3, [pc, #112]	; (8001868 <actualizarMEF+0x194>)
 80017f8:	2204      	movs	r2, #4
 80017fa:	701a      	strb	r2, [r3, #0]
		break;
 80017fc:	e029      	b.n	8001852 <actualizarMEF+0x17e>
	case GOOD:
		if (!BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 80017fe:	2000      	movs	r0, #0
 8001800:	f000 f83a 	bl	8001878 <BSP_PB_GetState>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d125      	bne.n	8001856 <actualizarMEF+0x182>
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff fcc8 	bl	80011a0 <delayRead>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d01f      	beq.n	8001856 <actualizarMEF+0x182>
			estadoMEF = SET_ini;
 8001816:	4b14      	ldr	r3, [pc, #80]	; (8001868 <actualizarMEF+0x194>)
 8001818:	2200      	movs	r2, #0
 800181a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800181c:	e01b      	b.n	8001856 <actualizarMEF+0x182>
	case BAD:
		if (!BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 800181e:	2000      	movs	r0, #0
 8001820:	f000 f82a 	bl	8001878 <BSP_PB_GetState>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d117      	bne.n	800185a <actualizarMEF+0x186>
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7ff fcb8 	bl	80011a0 <delayRead>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d011      	beq.n	800185a <actualizarMEF+0x186>
			estadoMEF = SET_ini;
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <actualizarMEF+0x194>)
 8001838:	2200      	movs	r2, #0
 800183a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800183c:	e00d      	b.n	800185a <actualizarMEF+0x186>
	default:
		/** En caso de llegar a un estado no definido, se fuerza una interrupción. */
		assert(0);
 800183e:	4b0b      	ldr	r3, [pc, #44]	; (800186c <actualizarMEF+0x198>)
 8001840:	4a0b      	ldr	r2, [pc, #44]	; (8001870 <actualizarMEF+0x19c>)
 8001842:	214e      	movs	r1, #78	; 0x4e
 8001844:	480b      	ldr	r0, [pc, #44]	; (8001874 <actualizarMEF+0x1a0>)
 8001846:	f002 faaf 	bl	8003da8 <__assert_func>
		break;
 800184a:	bf00      	nop
 800184c:	e006      	b.n	800185c <actualizarMEF+0x188>
		break;
 800184e:	bf00      	nop
 8001850:	e004      	b.n	800185c <actualizarMEF+0x188>
		break;
 8001852:	bf00      	nop
 8001854:	e002      	b.n	800185c <actualizarMEF+0x188>
		break;
 8001856:	bf00      	nop
 8001858:	e000      	b.n	800185c <actualizarMEF+0x188>
		break;
 800185a:	bf00      	nop
	}
	return (estadoMEF);
 800185c:	4b02      	ldr	r3, [pc, #8]	; (8001868 <actualizarMEF+0x194>)
 800185e:	781b      	ldrb	r3, [r3, #0]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000954 	.word	0x20000954
 800186c:	08004ea0 	.word	0x08004ea0
 8001870:	08004f08 	.word	0x08004f08
 8001874:	08004ea4 	.word	0x08004ea4

08001878 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4a06      	ldr	r2, [pc, #24]	; (80018a0 <BSP_PB_GetState+0x28>)
 8001886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800188e:	4611      	mov	r1, r2
 8001890:	4618      	mov	r0, r3
 8001892:	f000 fe57 	bl	8002544 <HAL_GPIO_ReadPin>
 8001896:	4603      	mov	r3, r0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000098 	.word	0x20000098

080018a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018a8:	4b0e      	ldr	r3, [pc, #56]	; (80018e4 <HAL_Init+0x40>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a0d      	ldr	r2, [pc, #52]	; (80018e4 <HAL_Init+0x40>)
 80018ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018b4:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <HAL_Init+0x40>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a0a      	ldr	r2, [pc, #40]	; (80018e4 <HAL_Init+0x40>)
 80018ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018c0:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <HAL_Init+0x40>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a07      	ldr	r2, [pc, #28]	; (80018e4 <HAL_Init+0x40>)
 80018c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018cc:	2003      	movs	r0, #3
 80018ce:	f000 f931 	bl	8001b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018d2:	2000      	movs	r0, #0
 80018d4:	f000 f808 	bl	80018e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018d8:	f7ff f86a 	bl	80009b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40023c00 	.word	0x40023c00

080018e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018f0:	4b12      	ldr	r3, [pc, #72]	; (800193c <HAL_InitTick+0x54>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <HAL_InitTick+0x58>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	4619      	mov	r1, r3
 80018fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001902:	fbb2 f3f3 	udiv	r3, r2, r3
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f93b 	bl	8001b82 <HAL_SYSTICK_Config>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e00e      	b.n	8001934 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b0f      	cmp	r3, #15
 800191a:	d80a      	bhi.n	8001932 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800191c:	2200      	movs	r2, #0
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001924:	f000 f911 	bl	8001b4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001928:	4a06      	ldr	r2, [pc, #24]	; (8001944 <HAL_InitTick+0x5c>)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800192e:	2300      	movs	r3, #0
 8001930:	e000      	b.n	8001934 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
}
 8001934:	4618      	mov	r0, r3
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20000060 	.word	0x20000060
 8001940:	200000a0 	.word	0x200000a0
 8001944:	2000009c 	.word	0x2000009c

08001948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <HAL_IncTick+0x20>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <HAL_IncTick+0x24>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4413      	add	r3, r2
 8001958:	4a04      	ldr	r2, [pc, #16]	; (800196c <HAL_IncTick+0x24>)
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	200000a0 	.word	0x200000a0
 800196c:	20000958 	.word	0x20000958

08001970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return uwTick;
 8001974:	4b03      	ldr	r3, [pc, #12]	; (8001984 <HAL_GetTick+0x14>)
 8001976:	681b      	ldr	r3, [r3, #0]
}
 8001978:	4618      	mov	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	20000958 	.word	0x20000958

08001988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001990:	f7ff ffee 	bl	8001970 <HAL_GetTick>
 8001994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019a0:	d005      	beq.n	80019ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019a2:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <HAL_Delay+0x44>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	461a      	mov	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019ae:	bf00      	nop
 80019b0:	f7ff ffde 	bl	8001970 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d8f7      	bhi.n	80019b0 <HAL_Delay+0x28>
  {
  }
}
 80019c0:	bf00      	nop
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200000a0 	.word	0x200000a0

080019d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019ec:	4013      	ands	r3, r2
 80019ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a02:	4a04      	ldr	r2, [pc, #16]	; (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	60d3      	str	r3, [r2, #12]
}
 8001a08:	bf00      	nop
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <__NVIC_GetPriorityGrouping+0x18>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	0a1b      	lsrs	r3, r3, #8
 8001a22:	f003 0307 	and.w	r3, r3, #7
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	6039      	str	r1, [r7, #0]
 8001a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	db0a      	blt.n	8001a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	490c      	ldr	r1, [pc, #48]	; (8001a80 <__NVIC_SetPriority+0x4c>)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	0112      	lsls	r2, r2, #4
 8001a54:	b2d2      	uxtb	r2, r2
 8001a56:	440b      	add	r3, r1
 8001a58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a5c:	e00a      	b.n	8001a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	4908      	ldr	r1, [pc, #32]	; (8001a84 <__NVIC_SetPriority+0x50>)
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	f003 030f 	and.w	r3, r3, #15
 8001a6a:	3b04      	subs	r3, #4
 8001a6c:	0112      	lsls	r2, r2, #4
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	440b      	add	r3, r1
 8001a72:	761a      	strb	r2, [r3, #24]
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr
 8001a80:	e000e100 	.word	0xe000e100
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b089      	sub	sp, #36	; 0x24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	f1c3 0307 	rsb	r3, r3, #7
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	bf28      	it	cs
 8001aa6:	2304      	movcs	r3, #4
 8001aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3304      	adds	r3, #4
 8001aae:	2b06      	cmp	r3, #6
 8001ab0:	d902      	bls.n	8001ab8 <NVIC_EncodePriority+0x30>
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3b03      	subs	r3, #3
 8001ab6:	e000      	b.n	8001aba <NVIC_EncodePriority+0x32>
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001abc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43da      	mvns	r2, r3
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	401a      	ands	r2, r3
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ada:	43d9      	mvns	r1, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae0:	4313      	orrs	r3, r2
         );
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3724      	adds	r7, #36	; 0x24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b00:	d301      	bcc.n	8001b06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b02:	2301      	movs	r3, #1
 8001b04:	e00f      	b.n	8001b26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b06:	4a0a      	ldr	r2, [pc, #40]	; (8001b30 <SysTick_Config+0x40>)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b0e:	210f      	movs	r1, #15
 8001b10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b14:	f7ff ff8e 	bl	8001a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <SysTick_Config+0x40>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b1e:	4b04      	ldr	r3, [pc, #16]	; (8001b30 <SysTick_Config+0x40>)
 8001b20:	2207      	movs	r2, #7
 8001b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	e000e010 	.word	0xe000e010

08001b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ff47 	bl	80019d0 <__NVIC_SetPriorityGrouping>
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	4603      	mov	r3, r0
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
 8001b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b5c:	f7ff ff5c 	bl	8001a18 <__NVIC_GetPriorityGrouping>
 8001b60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	68b9      	ldr	r1, [r7, #8]
 8001b66:	6978      	ldr	r0, [r7, #20]
 8001b68:	f7ff ff8e 	bl	8001a88 <NVIC_EncodePriority>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b72:	4611      	mov	r1, r2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ff5d 	bl	8001a34 <__NVIC_SetPriority>
}
 8001b7a:	bf00      	nop
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff ffb0 	bl	8001af0 <SysTick_Config>
 8001b90:	4603      	mov	r3, r0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e06c      	b.n	8001c88 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d106      	bne.n	8001bc6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2223      	movs	r2, #35	; 0x23
 8001bbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7fe ff1d 	bl	8000a00 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	4b31      	ldr	r3, [pc, #196]	; (8001c90 <HAL_ETH_Init+0xf4>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	4a30      	ldr	r2, [pc, #192]	; (8001c90 <HAL_ETH_Init+0xf4>)
 8001bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bd6:	4b2e      	ldr	r3, [pc, #184]	; (8001c90 <HAL_ETH_Init+0xf4>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001be2:	4b2c      	ldr	r3, [pc, #176]	; (8001c94 <HAL_ETH_Init+0xf8>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	4a2b      	ldr	r2, [pc, #172]	; (8001c94 <HAL_ETH_Init+0xf8>)
 8001be8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001bec:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001bee:	4b29      	ldr	r3, [pc, #164]	; (8001c94 <HAL_ETH_Init+0xf8>)
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	4927      	ldr	r1, [pc, #156]	; (8001c94 <HAL_ETH_Init+0xf8>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001bfc:	4b25      	ldr	r3, [pc, #148]	; (8001c94 <HAL_ETH_Init+0xf8>)
 8001bfe:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	6812      	ldr	r2, [r2, #0]
 8001c0e:	f043 0301 	orr.w	r3, r3, #1
 8001c12:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001c16:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c18:	f7ff feaa 	bl	8001970 <HAL_GetTick>
 8001c1c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001c1e:	e011      	b.n	8001c44 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001c20:	f7ff fea6 	bl	8001970 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c2e:	d909      	bls.n	8001c44 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2204      	movs	r2, #4
 8001c34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	22e0      	movs	r2, #224	; 0xe0
 8001c3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e021      	b.n	8001c88 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1e4      	bne.n	8001c20 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f000 f958 	bl	8001f0c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f000 f9ff 	bl	8002060 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 fa55 	bl	8002112 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	2100      	movs	r1, #0
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 f9bd 	bl	8001ff0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2210      	movs	r2, #16
 8001c82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40013800 	.word	0x40013800

08001c98 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	4b51      	ldr	r3, [pc, #324]	; (8001df4 <ETH_SetMACConfig+0x15c>)
 8001cae:	4013      	ands	r3, r2
 8001cb0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	7c1b      	ldrb	r3, [r3, #16]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d102      	bne.n	8001cc0 <ETH_SetMACConfig+0x28>
 8001cba:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001cbe:	e000      	b.n	8001cc2 <ETH_SetMACConfig+0x2a>
 8001cc0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	7c5b      	ldrb	r3, [r3, #17]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d102      	bne.n	8001cd0 <ETH_SetMACConfig+0x38>
 8001cca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cce:	e000      	b.n	8001cd2 <ETH_SetMACConfig+0x3a>
 8001cd0:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001cd2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001cd8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	7fdb      	ldrb	r3, [r3, #31]
 8001cde:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001ce0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001ce6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	7f92      	ldrb	r2, [r2, #30]
 8001cec:	2a00      	cmp	r2, #0
 8001cee:	d102      	bne.n	8001cf6 <ETH_SetMACConfig+0x5e>
 8001cf0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cf4:	e000      	b.n	8001cf8 <ETH_SetMACConfig+0x60>
 8001cf6:	2200      	movs	r2, #0
                        macconf->Speed |
 8001cf8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	7f1b      	ldrb	r3, [r3, #28]
 8001cfe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001d00:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001d06:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	791b      	ldrb	r3, [r3, #4]
 8001d0c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001d0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001d16:	2a00      	cmp	r2, #0
 8001d18:	d102      	bne.n	8001d20 <ETH_SetMACConfig+0x88>
 8001d1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d1e:	e000      	b.n	8001d22 <ETH_SetMACConfig+0x8a>
 8001d20:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001d22:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	7bdb      	ldrb	r3, [r3, #15]
 8001d28:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001d2a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001d30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001d38:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d52:	2001      	movs	r0, #1
 8001d54:	f7ff fe18 	bl	8001988 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001d6e:	4013      	ands	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d76:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001d7e:	2a00      	cmp	r2, #0
 8001d80:	d101      	bne.n	8001d86 <ETH_SetMACConfig+0xee>
 8001d82:	2280      	movs	r2, #128	; 0x80
 8001d84:	e000      	b.n	8001d88 <ETH_SetMACConfig+0xf0>
 8001d86:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d88:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d8e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001d96:	2a01      	cmp	r2, #1
 8001d98:	d101      	bne.n	8001d9e <ETH_SetMACConfig+0x106>
 8001d9a:	2208      	movs	r2, #8
 8001d9c:	e000      	b.n	8001da0 <ETH_SetMACConfig+0x108>
 8001d9e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001da0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001da8:	2a01      	cmp	r2, #1
 8001daa:	d101      	bne.n	8001db0 <ETH_SetMACConfig+0x118>
 8001dac:	2204      	movs	r2, #4
 8001dae:	e000      	b.n	8001db2 <ETH_SetMACConfig+0x11a>
 8001db0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001db2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001dba:	2a01      	cmp	r2, #1
 8001dbc:	d101      	bne.n	8001dc2 <ETH_SetMACConfig+0x12a>
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	e000      	b.n	8001dc4 <ETH_SetMACConfig+0x12c>
 8001dc2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ddc:	2001      	movs	r0, #1
 8001dde:	f7ff fdd3 	bl	8001988 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	619a      	str	r2, [r3, #24]
}
 8001dea:	bf00      	nop
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	ff20810f 	.word	0xff20810f

08001df8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	4b3d      	ldr	r3, [pc, #244]	; (8001f08 <ETH_SetDMAConfig+0x110>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	7b1b      	ldrb	r3, [r3, #12]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d102      	bne.n	8001e24 <ETH_SetDMAConfig+0x2c>
 8001e1e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001e22:	e000      	b.n	8001e26 <ETH_SetDMAConfig+0x2e>
 8001e24:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	7b5b      	ldrb	r3, [r3, #13]
 8001e2a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e2c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	7f52      	ldrb	r2, [r2, #29]
 8001e32:	2a00      	cmp	r2, #0
 8001e34:	d102      	bne.n	8001e3c <ETH_SetDMAConfig+0x44>
 8001e36:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001e3a:	e000      	b.n	8001e3e <ETH_SetDMAConfig+0x46>
 8001e3c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001e3e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	7b9b      	ldrb	r3, [r3, #14]
 8001e44:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001e46:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e4c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	7f1b      	ldrb	r3, [r3, #28]
 8001e52:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001e54:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	7f9b      	ldrb	r3, [r3, #30]
 8001e5a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e5c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e62:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e6a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e8e:	2001      	movs	r0, #1
 8001e90:	f7ff fd7a 	bl	8001988 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	791b      	ldrb	r3, [r3, #4]
 8001ea6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001eac:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001eb2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001eb8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ec0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001ec2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001eca:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001ed0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6812      	ldr	r2, [r2, #0]
 8001ed6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001eda:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001ede:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001eec:	2001      	movs	r0, #1
 8001eee:	f7ff fd4b 	bl	8001988 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001efa:	461a      	mov	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6013      	str	r3, [r2, #0]
}
 8001f00:	bf00      	nop
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	f8de3f23 	.word	0xf8de3f23

08001f0c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b0a6      	sub	sp, #152	; 0x98
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001f14:	2301      	movs	r3, #1
 8001f16:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001f20:	2300      	movs	r3, #0
 8001f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001f30:	2300      	movs	r3, #0
 8001f32:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001f36:	2301      	movs	r3, #1
 8001f38:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f62:	2300      	movs	r3, #0
 8001f64:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f6e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f72:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001f74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f78:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001f80:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f84:	4619      	mov	r1, r3
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7ff fe86 	bl	8001c98 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001f90:	2301      	movs	r3, #1
 8001f92:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001f94:	2301      	movs	r3, #1
 8001f96:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001fbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fc0:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001fc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fc6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001fc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fcc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001fdc:	f107 0308 	add.w	r3, r7, #8
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ff08 	bl	8001df8 <ETH_SetDMAConfig>
}
 8001fe8:	bf00      	nop
 8001fea:	3798      	adds	r7, #152	; 0x98
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3305      	adds	r3, #5
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	021b      	lsls	r3, r3, #8
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	3204      	adds	r2, #4
 8002008:	7812      	ldrb	r2, [r2, #0]
 800200a:	4313      	orrs	r3, r2
 800200c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	4b11      	ldr	r3, [pc, #68]	; (8002058 <ETH_MACAddressConfig+0x68>)
 8002012:	4413      	add	r3, r2
 8002014:	461a      	mov	r2, r3
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	3303      	adds	r3, #3
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	061a      	lsls	r2, r3, #24
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3302      	adds	r3, #2
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	041b      	lsls	r3, r3, #16
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3301      	adds	r3, #1
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	021b      	lsls	r3, r3, #8
 8002034:	4313      	orrs	r3, r2
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	7812      	ldrb	r2, [r2, #0]
 800203a:	4313      	orrs	r3, r2
 800203c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	4b06      	ldr	r3, [pc, #24]	; (800205c <ETH_MACAddressConfig+0x6c>)
 8002042:	4413      	add	r3, r2
 8002044:	461a      	mov	r2, r3
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	6013      	str	r3, [r2, #0]
}
 800204a:	bf00      	nop
 800204c:	371c      	adds	r7, #28
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40028040 	.word	0x40028040
 800205c:	40028044 	.word	0x40028044

08002060 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	e03e      	b.n	80020ec <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68d9      	ldr	r1, [r3, #12]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	4613      	mov	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4413      	add	r3, r2
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	440b      	add	r3, r1
 800207e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	2200      	movs	r2, #0
 800208a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2200      	movs	r2, #0
 8002096:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002098:	68b9      	ldr	r1, [r7, #8]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	3206      	adds	r2, #6
 80020a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d80c      	bhi.n	80020d0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68d9      	ldr	r1, [r3, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1c5a      	adds	r2, r3, #1
 80020be:	4613      	mov	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	440b      	add	r3, r1
 80020c8:	461a      	mov	r2, r3
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	e004      	b.n	80020da <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	461a      	mov	r2, r3
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	3301      	adds	r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2b03      	cmp	r3, #3
 80020f0:	d9bd      	bls.n	800206e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002104:	611a      	str	r2, [r3, #16]
}
 8002106:	bf00      	nop
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002112:	b480      	push	{r7}
 8002114:	b085      	sub	sp, #20
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	e046      	b.n	80021ae <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6919      	ldr	r1, [r3, #16]
 8002124:	68fa      	ldr	r2, [r7, #12]
 8002126:	4613      	mov	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	440b      	add	r3, r1
 8002130:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	2200      	movs	r2, #0
 800213c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	2200      	movs	r2, #0
 800214e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	2200      	movs	r2, #0
 8002154:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800215c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002164:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002172:	68b9      	ldr	r1, [r7, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	3212      	adds	r2, #18
 800217a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b02      	cmp	r3, #2
 8002182:	d80c      	bhi.n	800219e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6919      	ldr	r1, [r3, #16]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	4613      	mov	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	440b      	add	r3, r1
 8002196:	461a      	mov	r2, r3
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	60da      	str	r2, [r3, #12]
 800219c:	e004      	b.n	80021a8 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	461a      	mov	r2, r3
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	3301      	adds	r3, #1
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d9b5      	bls.n	8002120 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	691a      	ldr	r2, [r3, #16]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021de:	60da      	str	r2, [r3, #12]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b089      	sub	sp, #36	; 0x24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021fa:	2300      	movs	r3, #0
 80021fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
 8002206:	e177      	b.n	80024f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002208:	2201      	movs	r2, #1
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	697a      	ldr	r2, [r7, #20]
 8002218:	4013      	ands	r3, r2
 800221a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	429a      	cmp	r2, r3
 8002222:	f040 8166 	bne.w	80024f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	2b01      	cmp	r3, #1
 8002230:	d005      	beq.n	800223e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800223a:	2b02      	cmp	r3, #2
 800223c:	d130      	bne.n	80022a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	68da      	ldr	r2, [r3, #12]
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	4313      	orrs	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002274:	2201      	movs	r2, #1
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	4013      	ands	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	091b      	lsrs	r3, r3, #4
 800228a:	f003 0201 	and.w	r2, r3, #1
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4313      	orrs	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	2b03      	cmp	r3, #3
 80022aa:	d017      	beq.n	80022dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	2203      	movs	r2, #3
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 0303 	and.w	r3, r3, #3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d123      	bne.n	8002330 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	08da      	lsrs	r2, r3, #3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3208      	adds	r2, #8
 80022f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	220f      	movs	r2, #15
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	691a      	ldr	r2, [r3, #16]
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	08da      	lsrs	r2, r3, #3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	3208      	adds	r2, #8
 800232a:	69b9      	ldr	r1, [r7, #24]
 800232c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	2203      	movs	r2, #3
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4013      	ands	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 0203 	and.w	r2, r3, #3
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 80c0 	beq.w	80024f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	4b66      	ldr	r3, [pc, #408]	; (8002510 <HAL_GPIO_Init+0x324>)
 8002378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237a:	4a65      	ldr	r2, [pc, #404]	; (8002510 <HAL_GPIO_Init+0x324>)
 800237c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002380:	6453      	str	r3, [r2, #68]	; 0x44
 8002382:	4b63      	ldr	r3, [pc, #396]	; (8002510 <HAL_GPIO_Init+0x324>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800238e:	4a61      	ldr	r2, [pc, #388]	; (8002514 <HAL_GPIO_Init+0x328>)
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	089b      	lsrs	r3, r3, #2
 8002394:	3302      	adds	r3, #2
 8002396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	220f      	movs	r2, #15
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43db      	mvns	r3, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	4013      	ands	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a58      	ldr	r2, [pc, #352]	; (8002518 <HAL_GPIO_Init+0x32c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d037      	beq.n	800242a <HAL_GPIO_Init+0x23e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a57      	ldr	r2, [pc, #348]	; (800251c <HAL_GPIO_Init+0x330>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d031      	beq.n	8002426 <HAL_GPIO_Init+0x23a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a56      	ldr	r2, [pc, #344]	; (8002520 <HAL_GPIO_Init+0x334>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d02b      	beq.n	8002422 <HAL_GPIO_Init+0x236>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a55      	ldr	r2, [pc, #340]	; (8002524 <HAL_GPIO_Init+0x338>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d025      	beq.n	800241e <HAL_GPIO_Init+0x232>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a54      	ldr	r2, [pc, #336]	; (8002528 <HAL_GPIO_Init+0x33c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d01f      	beq.n	800241a <HAL_GPIO_Init+0x22e>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a53      	ldr	r2, [pc, #332]	; (800252c <HAL_GPIO_Init+0x340>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d019      	beq.n	8002416 <HAL_GPIO_Init+0x22a>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a52      	ldr	r2, [pc, #328]	; (8002530 <HAL_GPIO_Init+0x344>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d013      	beq.n	8002412 <HAL_GPIO_Init+0x226>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a51      	ldr	r2, [pc, #324]	; (8002534 <HAL_GPIO_Init+0x348>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d00d      	beq.n	800240e <HAL_GPIO_Init+0x222>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a50      	ldr	r2, [pc, #320]	; (8002538 <HAL_GPIO_Init+0x34c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d007      	beq.n	800240a <HAL_GPIO_Init+0x21e>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a4f      	ldr	r2, [pc, #316]	; (800253c <HAL_GPIO_Init+0x350>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d101      	bne.n	8002406 <HAL_GPIO_Init+0x21a>
 8002402:	2309      	movs	r3, #9
 8002404:	e012      	b.n	800242c <HAL_GPIO_Init+0x240>
 8002406:	230a      	movs	r3, #10
 8002408:	e010      	b.n	800242c <HAL_GPIO_Init+0x240>
 800240a:	2308      	movs	r3, #8
 800240c:	e00e      	b.n	800242c <HAL_GPIO_Init+0x240>
 800240e:	2307      	movs	r3, #7
 8002410:	e00c      	b.n	800242c <HAL_GPIO_Init+0x240>
 8002412:	2306      	movs	r3, #6
 8002414:	e00a      	b.n	800242c <HAL_GPIO_Init+0x240>
 8002416:	2305      	movs	r3, #5
 8002418:	e008      	b.n	800242c <HAL_GPIO_Init+0x240>
 800241a:	2304      	movs	r3, #4
 800241c:	e006      	b.n	800242c <HAL_GPIO_Init+0x240>
 800241e:	2303      	movs	r3, #3
 8002420:	e004      	b.n	800242c <HAL_GPIO_Init+0x240>
 8002422:	2302      	movs	r3, #2
 8002424:	e002      	b.n	800242c <HAL_GPIO_Init+0x240>
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <HAL_GPIO_Init+0x240>
 800242a:	2300      	movs	r3, #0
 800242c:	69fa      	ldr	r2, [r7, #28]
 800242e:	f002 0203 	and.w	r2, r2, #3
 8002432:	0092      	lsls	r2, r2, #2
 8002434:	4093      	lsls	r3, r2
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4313      	orrs	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800243c:	4935      	ldr	r1, [pc, #212]	; (8002514 <HAL_GPIO_Init+0x328>)
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	089b      	lsrs	r3, r3, #2
 8002442:	3302      	adds	r3, #2
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800244a:	4b3d      	ldr	r3, [pc, #244]	; (8002540 <HAL_GPIO_Init+0x354>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800246e:	4a34      	ldr	r2, [pc, #208]	; (8002540 <HAL_GPIO_Init+0x354>)
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002474:	4b32      	ldr	r3, [pc, #200]	; (8002540 <HAL_GPIO_Init+0x354>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d003      	beq.n	8002498 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002498:	4a29      	ldr	r2, [pc, #164]	; (8002540 <HAL_GPIO_Init+0x354>)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800249e:	4b28      	ldr	r3, [pc, #160]	; (8002540 <HAL_GPIO_Init+0x354>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024c2:	4a1f      	ldr	r2, [pc, #124]	; (8002540 <HAL_GPIO_Init+0x354>)
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024c8:	4b1d      	ldr	r3, [pc, #116]	; (8002540 <HAL_GPIO_Init+0x354>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024ec:	4a14      	ldr	r2, [pc, #80]	; (8002540 <HAL_GPIO_Init+0x354>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3301      	adds	r3, #1
 80024f6:	61fb      	str	r3, [r7, #28]
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	2b0f      	cmp	r3, #15
 80024fc:	f67f ae84 	bls.w	8002208 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3724      	adds	r7, #36	; 0x24
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800
 8002514:	40013800 	.word	0x40013800
 8002518:	40020000 	.word	0x40020000
 800251c:	40020400 	.word	0x40020400
 8002520:	40020800 	.word	0x40020800
 8002524:	40020c00 	.word	0x40020c00
 8002528:	40021000 	.word	0x40021000
 800252c:	40021400 	.word	0x40021400
 8002530:	40021800 	.word	0x40021800
 8002534:	40021c00 	.word	0x40021c00
 8002538:	40022000 	.word	0x40022000
 800253c:	40022400 	.word	0x40022400
 8002540:	40013c00 	.word	0x40013c00

08002544 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	887b      	ldrh	r3, [r7, #2]
 8002556:	4013      	ands	r3, r2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d002      	beq.n	8002562 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
 8002560:	e001      	b.n	8002566 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002562:	2300      	movs	r3, #0
 8002564:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002566:	7bfb      	ldrb	r3, [r7, #15]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	460b      	mov	r3, r1
 800257e:	807b      	strh	r3, [r7, #2]
 8002580:	4613      	mov	r3, r2
 8002582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002584:	787b      	ldrb	r3, [r7, #1]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800258a:	887a      	ldrh	r2, [r7, #2]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002590:	e003      	b.n	800259a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002592:	887b      	ldrh	r3, [r7, #2]
 8002594:	041a      	lsls	r2, r3, #16
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	619a      	str	r2, [r3, #24]
}
 800259a:	bf00      	nop
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025a8:	b08f      	sub	sp, #60	; 0x3c
 80025aa:	af0a      	add	r7, sp, #40	; 0x28
 80025ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e10f      	b.n	80027d8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d106      	bne.n	80025d8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7fe fb8a 	bl	8000cec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2203      	movs	r2, #3
 80025dc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d102      	bne.n	80025f2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f001 f935 	bl	8003866 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	603b      	str	r3, [r7, #0]
 8002602:	687e      	ldr	r6, [r7, #4]
 8002604:	466d      	mov	r5, sp
 8002606:	f106 0410 	add.w	r4, r6, #16
 800260a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800260c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800260e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002610:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002612:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002616:	e885 0003 	stmia.w	r5, {r0, r1}
 800261a:	1d33      	adds	r3, r6, #4
 800261c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800261e:	6838      	ldr	r0, [r7, #0]
 8002620:	f001 f8c0 	bl	80037a4 <USB_CoreInit>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d005      	beq.n	8002636 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2202      	movs	r2, #2
 800262e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e0d0      	b.n	80027d8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2100      	movs	r1, #0
 800263c:	4618      	mov	r0, r3
 800263e:	f001 f923 	bl	8003888 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002642:	2300      	movs	r3, #0
 8002644:	73fb      	strb	r3, [r7, #15]
 8002646:	e04a      	b.n	80026de <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002648:	7bfa      	ldrb	r2, [r7, #15]
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	4613      	mov	r3, r2
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	4413      	add	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	440b      	add	r3, r1
 8002656:	333d      	adds	r3, #61	; 0x3d
 8002658:	2201      	movs	r2, #1
 800265a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800265c:	7bfa      	ldrb	r2, [r7, #15]
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	333c      	adds	r3, #60	; 0x3c
 800266c:	7bfa      	ldrb	r2, [r7, #15]
 800266e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	7bfb      	ldrb	r3, [r7, #15]
 8002674:	b298      	uxth	r0, r3
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	4413      	add	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	440b      	add	r3, r1
 8002682:	3344      	adds	r3, #68	; 0x44
 8002684:	4602      	mov	r2, r0
 8002686:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002688:	7bfa      	ldrb	r2, [r7, #15]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4413      	add	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	3340      	adds	r3, #64	; 0x40
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800269c:	7bfa      	ldrb	r2, [r7, #15]
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	3348      	adds	r3, #72	; 0x48
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026b0:	7bfa      	ldrb	r2, [r7, #15]
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	334c      	adds	r3, #76	; 0x4c
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	3354      	adds	r3, #84	; 0x54
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
 80026da:	3301      	adds	r3, #1
 80026dc:	73fb      	strb	r3, [r7, #15]
 80026de:	7bfa      	ldrb	r2, [r7, #15]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d3af      	bcc.n	8002648 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026e8:	2300      	movs	r3, #0
 80026ea:	73fb      	strb	r3, [r7, #15]
 80026ec:	e044      	b.n	8002778 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026ee:	7bfa      	ldrb	r2, [r7, #15]
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	4613      	mov	r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	4413      	add	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002700:	2200      	movs	r2, #0
 8002702:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002704:	7bfa      	ldrb	r2, [r7, #15]
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	4413      	add	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002716:	7bfa      	ldrb	r2, [r7, #15]
 8002718:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800271a:	7bfa      	ldrb	r2, [r7, #15]
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	4413      	add	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	440b      	add	r3, r1
 8002728:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002730:	7bfa      	ldrb	r2, [r7, #15]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002746:	7bfa      	ldrb	r2, [r7, #15]
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	4413      	add	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800275c:	7bfa      	ldrb	r2, [r7, #15]
 800275e:	6879      	ldr	r1, [r7, #4]
 8002760:	4613      	mov	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	4413      	add	r3, r2
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	440b      	add	r3, r1
 800276a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002772:	7bfb      	ldrb	r3, [r7, #15]
 8002774:	3301      	adds	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
 8002778:	7bfa      	ldrb	r2, [r7, #15]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	429a      	cmp	r2, r3
 8002780:	d3b5      	bcc.n	80026ee <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	687e      	ldr	r6, [r7, #4]
 800278a:	466d      	mov	r5, sp
 800278c:	f106 0410 	add.w	r4, r6, #16
 8002790:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002792:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002794:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002796:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002798:	e894 0003 	ldmia.w	r4, {r0, r1}
 800279c:	e885 0003 	stmia.w	r5, {r0, r1}
 80027a0:	1d33      	adds	r3, r6, #4
 80027a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027a4:	6838      	ldr	r0, [r7, #0]
 80027a6:	f001 f8bb 	bl	8003920 <USB_DevInit>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2202      	movs	r2, #2
 80027b4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e00d      	b.n	80027d8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f001 fa86 	bl	8003ce2 <USB_DevDisconnect>

  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080027e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e267      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d075      	beq.n	80028ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80027fe:	4b88      	ldr	r3, [pc, #544]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 030c 	and.w	r3, r3, #12
 8002806:	2b04      	cmp	r3, #4
 8002808:	d00c      	beq.n	8002824 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800280a:	4b85      	ldr	r3, [pc, #532]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002812:	2b08      	cmp	r3, #8
 8002814:	d112      	bne.n	800283c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002816:	4b82      	ldr	r3, [pc, #520]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800281e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002822:	d10b      	bne.n	800283c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002824:	4b7e      	ldr	r3, [pc, #504]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d05b      	beq.n	80028e8 <HAL_RCC_OscConfig+0x108>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d157      	bne.n	80028e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e242      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002844:	d106      	bne.n	8002854 <HAL_RCC_OscConfig+0x74>
 8002846:	4b76      	ldr	r3, [pc, #472]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a75      	ldr	r2, [pc, #468]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800284c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	e01d      	b.n	8002890 <HAL_RCC_OscConfig+0xb0>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800285c:	d10c      	bne.n	8002878 <HAL_RCC_OscConfig+0x98>
 800285e:	4b70      	ldr	r3, [pc, #448]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a6f      	ldr	r2, [pc, #444]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002864:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	4b6d      	ldr	r3, [pc, #436]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6c      	ldr	r2, [pc, #432]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	e00b      	b.n	8002890 <HAL_RCC_OscConfig+0xb0>
 8002878:	4b69      	ldr	r3, [pc, #420]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a68      	ldr	r2, [pc, #416]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800287e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	4b66      	ldr	r3, [pc, #408]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a65      	ldr	r2, [pc, #404]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800288a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800288e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d013      	beq.n	80028c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002898:	f7ff f86a 	bl	8001970 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028a0:	f7ff f866 	bl	8001970 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b64      	cmp	r3, #100	; 0x64
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e207      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b2:	4b5b      	ldr	r3, [pc, #364]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCC_OscConfig+0xc0>
 80028be:	e014      	b.n	80028ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7ff f856 	bl	8001970 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028c8:	f7ff f852 	bl	8001970 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b64      	cmp	r3, #100	; 0x64
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e1f3      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028da:	4b51      	ldr	r3, [pc, #324]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0xe8>
 80028e6:	e000      	b.n	80028ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d063      	beq.n	80029be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80028f6:	4b4a      	ldr	r3, [pc, #296]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 030c 	and.w	r3, r3, #12
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00b      	beq.n	800291a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002902:	4b47      	ldr	r3, [pc, #284]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800290a:	2b08      	cmp	r3, #8
 800290c:	d11c      	bne.n	8002948 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800290e:	4b44      	ldr	r3, [pc, #272]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d116      	bne.n	8002948 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800291a:	4b41      	ldr	r3, [pc, #260]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <HAL_RCC_OscConfig+0x152>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d001      	beq.n	8002932 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e1c7      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002932:	4b3b      	ldr	r3, [pc, #236]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4937      	ldr	r1, [pc, #220]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002946:	e03a      	b.n	80029be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d020      	beq.n	8002992 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002950:	4b34      	ldr	r3, [pc, #208]	; (8002a24 <HAL_RCC_OscConfig+0x244>)
 8002952:	2201      	movs	r2, #1
 8002954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002956:	f7ff f80b 	bl	8001970 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800295e:	f7ff f807 	bl	8001970 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e1a8      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002970:	4b2b      	ldr	r3, [pc, #172]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297c:	4b28      	ldr	r3, [pc, #160]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	4925      	ldr	r1, [pc, #148]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 800298c:	4313      	orrs	r3, r2
 800298e:	600b      	str	r3, [r1, #0]
 8002990:	e015      	b.n	80029be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002992:	4b24      	ldr	r3, [pc, #144]	; (8002a24 <HAL_RCC_OscConfig+0x244>)
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7fe ffea 	bl	8001970 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029a0:	f7fe ffe6 	bl	8001970 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e187      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b2:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f0      	bne.n	80029a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d036      	beq.n	8002a38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d016      	beq.n	8002a00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029d2:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <HAL_RCC_OscConfig+0x248>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d8:	f7fe ffca 	bl	8001970 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029e0:	f7fe ffc6 	bl	8001970 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e167      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f2:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <HAL_RCC_OscConfig+0x240>)
 80029f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d0f0      	beq.n	80029e0 <HAL_RCC_OscConfig+0x200>
 80029fe:	e01b      	b.n	8002a38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a00:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <HAL_RCC_OscConfig+0x248>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a06:	f7fe ffb3 	bl	8001970 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a0c:	e00e      	b.n	8002a2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a0e:	f7fe ffaf 	bl	8001970 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d907      	bls.n	8002a2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e150      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
 8002a20:	40023800 	.word	0x40023800
 8002a24:	42470000 	.word	0x42470000
 8002a28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a2c:	4b88      	ldr	r3, [pc, #544]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002a2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1ea      	bne.n	8002a0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 8097 	beq.w	8002b74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a46:	2300      	movs	r3, #0
 8002a48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a4a:	4b81      	ldr	r3, [pc, #516]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d10f      	bne.n	8002a76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	4b7d      	ldr	r3, [pc, #500]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a7c      	ldr	r2, [pc, #496]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
 8002a66:	4b7a      	ldr	r3, [pc, #488]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	60bb      	str	r3, [r7, #8]
 8002a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a72:	2301      	movs	r3, #1
 8002a74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a76:	4b77      	ldr	r3, [pc, #476]	; (8002c54 <HAL_RCC_OscConfig+0x474>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d118      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a82:	4b74      	ldr	r3, [pc, #464]	; (8002c54 <HAL_RCC_OscConfig+0x474>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a73      	ldr	r2, [pc, #460]	; (8002c54 <HAL_RCC_OscConfig+0x474>)
 8002a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a8e:	f7fe ff6f 	bl	8001970 <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a94:	e008      	b.n	8002aa8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a96:	f7fe ff6b 	bl	8001970 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e10c      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa8:	4b6a      	ldr	r3, [pc, #424]	; (8002c54 <HAL_RCC_OscConfig+0x474>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d0f0      	beq.n	8002a96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d106      	bne.n	8002aca <HAL_RCC_OscConfig+0x2ea>
 8002abc:	4b64      	ldr	r3, [pc, #400]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac0:	4a63      	ldr	r2, [pc, #396]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002ac2:	f043 0301 	orr.w	r3, r3, #1
 8002ac6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ac8:	e01c      	b.n	8002b04 <HAL_RCC_OscConfig+0x324>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	2b05      	cmp	r3, #5
 8002ad0:	d10c      	bne.n	8002aec <HAL_RCC_OscConfig+0x30c>
 8002ad2:	4b5f      	ldr	r3, [pc, #380]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad6:	4a5e      	ldr	r2, [pc, #376]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	f043 0304 	orr.w	r3, r3, #4
 8002adc:	6713      	str	r3, [r2, #112]	; 0x70
 8002ade:	4b5c      	ldr	r3, [pc, #368]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae2:	4a5b      	ldr	r2, [pc, #364]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8002aea:	e00b      	b.n	8002b04 <HAL_RCC_OscConfig+0x324>
 8002aec:	4b58      	ldr	r3, [pc, #352]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af0:	4a57      	ldr	r2, [pc, #348]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002af2:	f023 0301 	bic.w	r3, r3, #1
 8002af6:	6713      	str	r3, [r2, #112]	; 0x70
 8002af8:	4b55      	ldr	r3, [pc, #340]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002afc:	4a54      	ldr	r2, [pc, #336]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002afe:	f023 0304 	bic.w	r3, r3, #4
 8002b02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d015      	beq.n	8002b38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b0c:	f7fe ff30 	bl	8001970 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b12:	e00a      	b.n	8002b2a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b14:	f7fe ff2c 	bl	8001970 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e0cb      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2a:	4b49      	ldr	r3, [pc, #292]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0ee      	beq.n	8002b14 <HAL_RCC_OscConfig+0x334>
 8002b36:	e014      	b.n	8002b62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b38:	f7fe ff1a 	bl	8001970 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b3e:	e00a      	b.n	8002b56 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b40:	f7fe ff16 	bl	8001970 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e0b5      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b56:	4b3e      	ldr	r3, [pc, #248]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1ee      	bne.n	8002b40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b62:	7dfb      	ldrb	r3, [r7, #23]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d105      	bne.n	8002b74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b68:	4b39      	ldr	r3, [pc, #228]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6c:	4a38      	ldr	r2, [pc, #224]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002b6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 80a1 	beq.w	8002cc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b7e:	4b34      	ldr	r3, [pc, #208]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 030c 	and.w	r3, r3, #12
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d05c      	beq.n	8002c44 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d141      	bne.n	8002c16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b92:	4b31      	ldr	r3, [pc, #196]	; (8002c58 <HAL_RCC_OscConfig+0x478>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7fe feea 	bl	8001970 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ba0:	f7fe fee6 	bl	8001970 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e087      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bb2:	4b27      	ldr	r3, [pc, #156]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f0      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	69da      	ldr	r2, [r3, #28]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	431a      	orrs	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	019b      	lsls	r3, r3, #6
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd4:	085b      	lsrs	r3, r3, #1
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	041b      	lsls	r3, r3, #16
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	061b      	lsls	r3, r3, #24
 8002be2:	491b      	ldr	r1, [pc, #108]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002be8:	4b1b      	ldr	r3, [pc, #108]	; (8002c58 <HAL_RCC_OscConfig+0x478>)
 8002bea:	2201      	movs	r2, #1
 8002bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bee:	f7fe febf 	bl	8001970 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf6:	f7fe febb 	bl	8001970 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e05c      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c08:	4b11      	ldr	r3, [pc, #68]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d0f0      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x416>
 8002c14:	e054      	b.n	8002cc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c16:	4b10      	ldr	r3, [pc, #64]	; (8002c58 <HAL_RCC_OscConfig+0x478>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c1c:	f7fe fea8 	bl	8001970 <HAL_GetTick>
 8002c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c24:	f7fe fea4 	bl	8001970 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e045      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c36:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <HAL_RCC_OscConfig+0x470>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1f0      	bne.n	8002c24 <HAL_RCC_OscConfig+0x444>
 8002c42:	e03d      	b.n	8002cc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d107      	bne.n	8002c5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e038      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
 8002c50:	40023800 	.word	0x40023800
 8002c54:	40007000 	.word	0x40007000
 8002c58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c5c:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x4ec>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d028      	beq.n	8002cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d121      	bne.n	8002cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d11a      	bne.n	8002cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d111      	bne.n	8002cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d107      	bne.n	8002cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d001      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e000      	b.n	8002cc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40023800 	.word	0x40023800

08002cd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d101      	bne.n	8002ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e0cc      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ce4:	4b68      	ldr	r3, [pc, #416]	; (8002e88 <HAL_RCC_ClockConfig+0x1b8>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 030f 	and.w	r3, r3, #15
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d90c      	bls.n	8002d0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf2:	4b65      	ldr	r3, [pc, #404]	; (8002e88 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cfa:	4b63      	ldr	r3, [pc, #396]	; (8002e88 <HAL_RCC_ClockConfig+0x1b8>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 030f 	and.w	r3, r3, #15
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d001      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e0b8      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d020      	beq.n	8002d5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d005      	beq.n	8002d30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d24:	4b59      	ldr	r3, [pc, #356]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	4a58      	ldr	r2, [pc, #352]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0308 	and.w	r3, r3, #8
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d005      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d3c:	4b53      	ldr	r3, [pc, #332]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	4a52      	ldr	r2, [pc, #328]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d48:	4b50      	ldr	r3, [pc, #320]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	494d      	ldr	r1, [pc, #308]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d044      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d107      	bne.n	8002d7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d6e:	4b47      	ldr	r3, [pc, #284]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d119      	bne.n	8002dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e07f      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d003      	beq.n	8002d8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	d107      	bne.n	8002d9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d8e:	4b3f      	ldr	r3, [pc, #252]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d109      	bne.n	8002dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e06f      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d9e:	4b3b      	ldr	r3, [pc, #236]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d101      	bne.n	8002dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e067      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dae:	4b37      	ldr	r3, [pc, #220]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f023 0203 	bic.w	r2, r3, #3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	4934      	ldr	r1, [pc, #208]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dc0:	f7fe fdd6 	bl	8001970 <HAL_GetTick>
 8002dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc6:	e00a      	b.n	8002dde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dc8:	f7fe fdd2 	bl	8001970 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e04f      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dde:	4b2b      	ldr	r3, [pc, #172]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 020c 	and.w	r2, r3, #12
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d1eb      	bne.n	8002dc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002df0:	4b25      	ldr	r3, [pc, #148]	; (8002e88 <HAL_RCC_ClockConfig+0x1b8>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 030f 	and.w	r3, r3, #15
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d20c      	bcs.n	8002e18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dfe:	4b22      	ldr	r3, [pc, #136]	; (8002e88 <HAL_RCC_ClockConfig+0x1b8>)
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	b2d2      	uxtb	r2, r2
 8002e04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e06:	4b20      	ldr	r3, [pc, #128]	; (8002e88 <HAL_RCC_ClockConfig+0x1b8>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 030f 	and.w	r3, r3, #15
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d001      	beq.n	8002e18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e032      	b.n	8002e7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0304 	and.w	r3, r3, #4
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d008      	beq.n	8002e36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e24:	4b19      	ldr	r3, [pc, #100]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	4916      	ldr	r1, [pc, #88]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0308 	and.w	r3, r3, #8
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d009      	beq.n	8002e56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e42:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	490e      	ldr	r1, [pc, #56]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e56:	f000 f821 	bl	8002e9c <HAL_RCC_GetSysClockFreq>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <HAL_RCC_ClockConfig+0x1bc>)
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	091b      	lsrs	r3, r3, #4
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	490a      	ldr	r1, [pc, #40]	; (8002e90 <HAL_RCC_ClockConfig+0x1c0>)
 8002e68:	5ccb      	ldrb	r3, [r1, r3]
 8002e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e6e:	4a09      	ldr	r2, [pc, #36]	; (8002e94 <HAL_RCC_ClockConfig+0x1c4>)
 8002e70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e72:	4b09      	ldr	r3, [pc, #36]	; (8002e98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fe fd36 	bl	80018e8 <HAL_InitTick>

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40023c00 	.word	0x40023c00
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	08004ec4 	.word	0x08004ec4
 8002e94:	20000060 	.word	0x20000060
 8002e98:	2000009c 	.word	0x2000009c

08002e9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ea0:	b094      	sub	sp, #80	; 0x50
 8002ea2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002eac:	2300      	movs	r3, #0
 8002eae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002eb4:	4b79      	ldr	r3, [pc, #484]	; (800309c <HAL_RCC_GetSysClockFreq+0x200>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f003 030c 	and.w	r3, r3, #12
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d00d      	beq.n	8002edc <HAL_RCC_GetSysClockFreq+0x40>
 8002ec0:	2b08      	cmp	r3, #8
 8002ec2:	f200 80e1 	bhi.w	8003088 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d002      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x34>
 8002eca:	2b04      	cmp	r3, #4
 8002ecc:	d003      	beq.n	8002ed6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002ece:	e0db      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ed0:	4b73      	ldr	r3, [pc, #460]	; (80030a0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ed2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002ed4:	e0db      	b.n	800308e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ed6:	4b73      	ldr	r3, [pc, #460]	; (80030a4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ed8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002eda:	e0d8      	b.n	800308e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002edc:	4b6f      	ldr	r3, [pc, #444]	; (800309c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ee4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ee6:	4b6d      	ldr	r3, [pc, #436]	; (800309c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d063      	beq.n	8002fba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef2:	4b6a      	ldr	r3, [pc, #424]	; (800309c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	099b      	lsrs	r3, r3, #6
 8002ef8:	2200      	movs	r2, #0
 8002efa:	63bb      	str	r3, [r7, #56]	; 0x38
 8002efc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f04:	633b      	str	r3, [r7, #48]	; 0x30
 8002f06:	2300      	movs	r3, #0
 8002f08:	637b      	str	r3, [r7, #52]	; 0x34
 8002f0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f0e:	4622      	mov	r2, r4
 8002f10:	462b      	mov	r3, r5
 8002f12:	f04f 0000 	mov.w	r0, #0
 8002f16:	f04f 0100 	mov.w	r1, #0
 8002f1a:	0159      	lsls	r1, r3, #5
 8002f1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f20:	0150      	lsls	r0, r2, #5
 8002f22:	4602      	mov	r2, r0
 8002f24:	460b      	mov	r3, r1
 8002f26:	4621      	mov	r1, r4
 8002f28:	1a51      	subs	r1, r2, r1
 8002f2a:	6139      	str	r1, [r7, #16]
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	eb63 0301 	sbc.w	r3, r3, r1
 8002f32:	617b      	str	r3, [r7, #20]
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	f04f 0300 	mov.w	r3, #0
 8002f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f40:	4659      	mov	r1, fp
 8002f42:	018b      	lsls	r3, r1, #6
 8002f44:	4651      	mov	r1, sl
 8002f46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f4a:	4651      	mov	r1, sl
 8002f4c:	018a      	lsls	r2, r1, #6
 8002f4e:	4651      	mov	r1, sl
 8002f50:	ebb2 0801 	subs.w	r8, r2, r1
 8002f54:	4659      	mov	r1, fp
 8002f56:	eb63 0901 	sbc.w	r9, r3, r1
 8002f5a:	f04f 0200 	mov.w	r2, #0
 8002f5e:	f04f 0300 	mov.w	r3, #0
 8002f62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f6e:	4690      	mov	r8, r2
 8002f70:	4699      	mov	r9, r3
 8002f72:	4623      	mov	r3, r4
 8002f74:	eb18 0303 	adds.w	r3, r8, r3
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	462b      	mov	r3, r5
 8002f7c:	eb49 0303 	adc.w	r3, r9, r3
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	f04f 0300 	mov.w	r3, #0
 8002f8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f8e:	4629      	mov	r1, r5
 8002f90:	024b      	lsls	r3, r1, #9
 8002f92:	4621      	mov	r1, r4
 8002f94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f98:	4621      	mov	r1, r4
 8002f9a:	024a      	lsls	r2, r1, #9
 8002f9c:	4610      	mov	r0, r2
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fa6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002fa8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fac:	f7fd f970 	bl	8000290 <__aeabi_uldivmod>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fb8:	e058      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fba:	4b38      	ldr	r3, [pc, #224]	; (800309c <HAL_RCC_GetSysClockFreq+0x200>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	099b      	lsrs	r3, r3, #6
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	4611      	mov	r1, r2
 8002fc6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fca:	623b      	str	r3, [r7, #32]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fd4:	4642      	mov	r2, r8
 8002fd6:	464b      	mov	r3, r9
 8002fd8:	f04f 0000 	mov.w	r0, #0
 8002fdc:	f04f 0100 	mov.w	r1, #0
 8002fe0:	0159      	lsls	r1, r3, #5
 8002fe2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fe6:	0150      	lsls	r0, r2, #5
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	4641      	mov	r1, r8
 8002fee:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ff2:	4649      	mov	r1, r9
 8002ff4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	f04f 0300 	mov.w	r3, #0
 8003000:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003004:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003008:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800300c:	ebb2 040a 	subs.w	r4, r2, sl
 8003010:	eb63 050b 	sbc.w	r5, r3, fp
 8003014:	f04f 0200 	mov.w	r2, #0
 8003018:	f04f 0300 	mov.w	r3, #0
 800301c:	00eb      	lsls	r3, r5, #3
 800301e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003022:	00e2      	lsls	r2, r4, #3
 8003024:	4614      	mov	r4, r2
 8003026:	461d      	mov	r5, r3
 8003028:	4643      	mov	r3, r8
 800302a:	18e3      	adds	r3, r4, r3
 800302c:	603b      	str	r3, [r7, #0]
 800302e:	464b      	mov	r3, r9
 8003030:	eb45 0303 	adc.w	r3, r5, r3
 8003034:	607b      	str	r3, [r7, #4]
 8003036:	f04f 0200 	mov.w	r2, #0
 800303a:	f04f 0300 	mov.w	r3, #0
 800303e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003042:	4629      	mov	r1, r5
 8003044:	028b      	lsls	r3, r1, #10
 8003046:	4621      	mov	r1, r4
 8003048:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800304c:	4621      	mov	r1, r4
 800304e:	028a      	lsls	r2, r1, #10
 8003050:	4610      	mov	r0, r2
 8003052:	4619      	mov	r1, r3
 8003054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003056:	2200      	movs	r2, #0
 8003058:	61bb      	str	r3, [r7, #24]
 800305a:	61fa      	str	r2, [r7, #28]
 800305c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003060:	f7fd f916 	bl	8000290 <__aeabi_uldivmod>
 8003064:	4602      	mov	r2, r0
 8003066:	460b      	mov	r3, r1
 8003068:	4613      	mov	r3, r2
 800306a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800306c:	4b0b      	ldr	r3, [pc, #44]	; (800309c <HAL_RCC_GetSysClockFreq+0x200>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	0c1b      	lsrs	r3, r3, #16
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	3301      	adds	r3, #1
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800307c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800307e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003080:	fbb2 f3f3 	udiv	r3, r2, r3
 8003084:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003086:	e002      	b.n	800308e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003088:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800308a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800308c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800308e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003090:	4618      	mov	r0, r3
 8003092:	3750      	adds	r7, #80	; 0x50
 8003094:	46bd      	mov	sp, r7
 8003096:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800
 80030a0:	00f42400 	.word	0x00f42400
 80030a4:	007a1200 	.word	0x007a1200

080030a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030ac:	4b03      	ldr	r3, [pc, #12]	; (80030bc <HAL_RCC_GetHCLKFreq+0x14>)
 80030ae:	681b      	ldr	r3, [r3, #0]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	20000060 	.word	0x20000060

080030c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030c4:	f7ff fff0 	bl	80030a8 <HAL_RCC_GetHCLKFreq>
 80030c8:	4602      	mov	r2, r0
 80030ca:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	0a9b      	lsrs	r3, r3, #10
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	4903      	ldr	r1, [pc, #12]	; (80030e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030d6:	5ccb      	ldrb	r3, [r1, r3]
 80030d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030dc:	4618      	mov	r0, r3
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40023800 	.word	0x40023800
 80030e4:	08004ed4 	.word	0x08004ed4

080030e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030ec:	f7ff ffdc 	bl	80030a8 <HAL_RCC_GetHCLKFreq>
 80030f0:	4602      	mov	r2, r0
 80030f2:	4b05      	ldr	r3, [pc, #20]	; (8003108 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	0b5b      	lsrs	r3, r3, #13
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	4903      	ldr	r1, [pc, #12]	; (800310c <HAL_RCC_GetPCLK2Freq+0x24>)
 80030fe:	5ccb      	ldrb	r3, [r1, r3]
 8003100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003104:	4618      	mov	r0, r3
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40023800 	.word	0x40023800
 800310c:	08004ed4 	.word	0x08004ed4

08003110 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e07b      	b.n	800321a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	2b00      	cmp	r3, #0
 8003128:	d108      	bne.n	800313c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003132:	d009      	beq.n	8003148 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	61da      	str	r2, [r3, #28]
 800313a:	e005      	b.n	8003148 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fd fd12 	bl	8000b8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800317e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003190:	431a      	orrs	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	431a      	orrs	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031b8:	431a      	orrs	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031cc:	ea42 0103 	orr.w	r1, r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	0c1b      	lsrs	r3, r3, #16
 80031e6:	f003 0104 	and.w	r1, r3, #4
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ee:	f003 0210 	and.w	r2, r3, #16
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	69da      	ldr	r2, [r3, #28]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003208:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b082      	sub	sp, #8
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e03f      	b.n	80032b4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d106      	bne.n	800324e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f7fd fd07 	bl	8000c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2224      	movs	r2, #36	; 0x24
 8003252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68da      	ldr	r2, [r3, #12]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003264:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f828 	bl	80032bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691a      	ldr	r2, [r3, #16]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800327a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	695a      	ldr	r2, [r3, #20]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800328a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800329a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2220      	movs	r2, #32
 80032a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032c0:	b0c0      	sub	sp, #256	; 0x100
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80032d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032d8:	68d9      	ldr	r1, [r3, #12]
 80032da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	ea40 0301 	orr.w	r3, r0, r1
 80032e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	431a      	orrs	r2, r3
 80032f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	431a      	orrs	r2, r3
 80032fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	4313      	orrs	r3, r2
 8003304:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003314:	f021 010c 	bic.w	r1, r1, #12
 8003318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003322:	430b      	orrs	r3, r1
 8003324:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003336:	6999      	ldr	r1, [r3, #24]
 8003338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	ea40 0301 	orr.w	r3, r0, r1
 8003342:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	4b8f      	ldr	r3, [pc, #572]	; (8003588 <UART_SetConfig+0x2cc>)
 800334c:	429a      	cmp	r2, r3
 800334e:	d005      	beq.n	800335c <UART_SetConfig+0xa0>
 8003350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	4b8d      	ldr	r3, [pc, #564]	; (800358c <UART_SetConfig+0x2d0>)
 8003358:	429a      	cmp	r2, r3
 800335a:	d104      	bne.n	8003366 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800335c:	f7ff fec4 	bl	80030e8 <HAL_RCC_GetPCLK2Freq>
 8003360:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003364:	e003      	b.n	800336e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003366:	f7ff feab 	bl	80030c0 <HAL_RCC_GetPCLK1Freq>
 800336a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800336e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003378:	f040 810c 	bne.w	8003594 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800337c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003380:	2200      	movs	r2, #0
 8003382:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003386:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800338a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800338e:	4622      	mov	r2, r4
 8003390:	462b      	mov	r3, r5
 8003392:	1891      	adds	r1, r2, r2
 8003394:	65b9      	str	r1, [r7, #88]	; 0x58
 8003396:	415b      	adcs	r3, r3
 8003398:	65fb      	str	r3, [r7, #92]	; 0x5c
 800339a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800339e:	4621      	mov	r1, r4
 80033a0:	eb12 0801 	adds.w	r8, r2, r1
 80033a4:	4629      	mov	r1, r5
 80033a6:	eb43 0901 	adc.w	r9, r3, r1
 80033aa:	f04f 0200 	mov.w	r2, #0
 80033ae:	f04f 0300 	mov.w	r3, #0
 80033b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033be:	4690      	mov	r8, r2
 80033c0:	4699      	mov	r9, r3
 80033c2:	4623      	mov	r3, r4
 80033c4:	eb18 0303 	adds.w	r3, r8, r3
 80033c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80033cc:	462b      	mov	r3, r5
 80033ce:	eb49 0303 	adc.w	r3, r9, r3
 80033d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80033d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80033e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80033e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80033ea:	460b      	mov	r3, r1
 80033ec:	18db      	adds	r3, r3, r3
 80033ee:	653b      	str	r3, [r7, #80]	; 0x50
 80033f0:	4613      	mov	r3, r2
 80033f2:	eb42 0303 	adc.w	r3, r2, r3
 80033f6:	657b      	str	r3, [r7, #84]	; 0x54
 80033f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80033fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003400:	f7fc ff46 	bl	8000290 <__aeabi_uldivmod>
 8003404:	4602      	mov	r2, r0
 8003406:	460b      	mov	r3, r1
 8003408:	4b61      	ldr	r3, [pc, #388]	; (8003590 <UART_SetConfig+0x2d4>)
 800340a:	fba3 2302 	umull	r2, r3, r3, r2
 800340e:	095b      	lsrs	r3, r3, #5
 8003410:	011c      	lsls	r4, r3, #4
 8003412:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003416:	2200      	movs	r2, #0
 8003418:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800341c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003420:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003424:	4642      	mov	r2, r8
 8003426:	464b      	mov	r3, r9
 8003428:	1891      	adds	r1, r2, r2
 800342a:	64b9      	str	r1, [r7, #72]	; 0x48
 800342c:	415b      	adcs	r3, r3
 800342e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003430:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003434:	4641      	mov	r1, r8
 8003436:	eb12 0a01 	adds.w	sl, r2, r1
 800343a:	4649      	mov	r1, r9
 800343c:	eb43 0b01 	adc.w	fp, r3, r1
 8003440:	f04f 0200 	mov.w	r2, #0
 8003444:	f04f 0300 	mov.w	r3, #0
 8003448:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800344c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003450:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003454:	4692      	mov	sl, r2
 8003456:	469b      	mov	fp, r3
 8003458:	4643      	mov	r3, r8
 800345a:	eb1a 0303 	adds.w	r3, sl, r3
 800345e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003462:	464b      	mov	r3, r9
 8003464:	eb4b 0303 	adc.w	r3, fp, r3
 8003468:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800346c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003478:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800347c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003480:	460b      	mov	r3, r1
 8003482:	18db      	adds	r3, r3, r3
 8003484:	643b      	str	r3, [r7, #64]	; 0x40
 8003486:	4613      	mov	r3, r2
 8003488:	eb42 0303 	adc.w	r3, r2, r3
 800348c:	647b      	str	r3, [r7, #68]	; 0x44
 800348e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003492:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003496:	f7fc fefb 	bl	8000290 <__aeabi_uldivmod>
 800349a:	4602      	mov	r2, r0
 800349c:	460b      	mov	r3, r1
 800349e:	4611      	mov	r1, r2
 80034a0:	4b3b      	ldr	r3, [pc, #236]	; (8003590 <UART_SetConfig+0x2d4>)
 80034a2:	fba3 2301 	umull	r2, r3, r3, r1
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	2264      	movs	r2, #100	; 0x64
 80034aa:	fb02 f303 	mul.w	r3, r2, r3
 80034ae:	1acb      	subs	r3, r1, r3
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80034b6:	4b36      	ldr	r3, [pc, #216]	; (8003590 <UART_SetConfig+0x2d4>)
 80034b8:	fba3 2302 	umull	r2, r3, r3, r2
 80034bc:	095b      	lsrs	r3, r3, #5
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80034c4:	441c      	add	r4, r3
 80034c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034ca:	2200      	movs	r2, #0
 80034cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80034d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80034d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80034d8:	4642      	mov	r2, r8
 80034da:	464b      	mov	r3, r9
 80034dc:	1891      	adds	r1, r2, r2
 80034de:	63b9      	str	r1, [r7, #56]	; 0x38
 80034e0:	415b      	adcs	r3, r3
 80034e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80034e8:	4641      	mov	r1, r8
 80034ea:	1851      	adds	r1, r2, r1
 80034ec:	6339      	str	r1, [r7, #48]	; 0x30
 80034ee:	4649      	mov	r1, r9
 80034f0:	414b      	adcs	r3, r1
 80034f2:	637b      	str	r3, [r7, #52]	; 0x34
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003500:	4659      	mov	r1, fp
 8003502:	00cb      	lsls	r3, r1, #3
 8003504:	4651      	mov	r1, sl
 8003506:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800350a:	4651      	mov	r1, sl
 800350c:	00ca      	lsls	r2, r1, #3
 800350e:	4610      	mov	r0, r2
 8003510:	4619      	mov	r1, r3
 8003512:	4603      	mov	r3, r0
 8003514:	4642      	mov	r2, r8
 8003516:	189b      	adds	r3, r3, r2
 8003518:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800351c:	464b      	mov	r3, r9
 800351e:	460a      	mov	r2, r1
 8003520:	eb42 0303 	adc.w	r3, r2, r3
 8003524:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003534:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003538:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800353c:	460b      	mov	r3, r1
 800353e:	18db      	adds	r3, r3, r3
 8003540:	62bb      	str	r3, [r7, #40]	; 0x28
 8003542:	4613      	mov	r3, r2
 8003544:	eb42 0303 	adc.w	r3, r2, r3
 8003548:	62fb      	str	r3, [r7, #44]	; 0x2c
 800354a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800354e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003552:	f7fc fe9d 	bl	8000290 <__aeabi_uldivmod>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	4b0d      	ldr	r3, [pc, #52]	; (8003590 <UART_SetConfig+0x2d4>)
 800355c:	fba3 1302 	umull	r1, r3, r3, r2
 8003560:	095b      	lsrs	r3, r3, #5
 8003562:	2164      	movs	r1, #100	; 0x64
 8003564:	fb01 f303 	mul.w	r3, r1, r3
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	3332      	adds	r3, #50	; 0x32
 800356e:	4a08      	ldr	r2, [pc, #32]	; (8003590 <UART_SetConfig+0x2d4>)
 8003570:	fba2 2303 	umull	r2, r3, r2, r3
 8003574:	095b      	lsrs	r3, r3, #5
 8003576:	f003 0207 	and.w	r2, r3, #7
 800357a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4422      	add	r2, r4
 8003582:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003584:	e105      	b.n	8003792 <UART_SetConfig+0x4d6>
 8003586:	bf00      	nop
 8003588:	40011000 	.word	0x40011000
 800358c:	40011400 	.word	0x40011400
 8003590:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003594:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003598:	2200      	movs	r2, #0
 800359a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800359e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80035a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80035a6:	4642      	mov	r2, r8
 80035a8:	464b      	mov	r3, r9
 80035aa:	1891      	adds	r1, r2, r2
 80035ac:	6239      	str	r1, [r7, #32]
 80035ae:	415b      	adcs	r3, r3
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
 80035b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035b6:	4641      	mov	r1, r8
 80035b8:	1854      	adds	r4, r2, r1
 80035ba:	4649      	mov	r1, r9
 80035bc:	eb43 0501 	adc.w	r5, r3, r1
 80035c0:	f04f 0200 	mov.w	r2, #0
 80035c4:	f04f 0300 	mov.w	r3, #0
 80035c8:	00eb      	lsls	r3, r5, #3
 80035ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035ce:	00e2      	lsls	r2, r4, #3
 80035d0:	4614      	mov	r4, r2
 80035d2:	461d      	mov	r5, r3
 80035d4:	4643      	mov	r3, r8
 80035d6:	18e3      	adds	r3, r4, r3
 80035d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80035dc:	464b      	mov	r3, r9
 80035de:	eb45 0303 	adc.w	r3, r5, r3
 80035e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80035e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80035f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80035f6:	f04f 0200 	mov.w	r2, #0
 80035fa:	f04f 0300 	mov.w	r3, #0
 80035fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003602:	4629      	mov	r1, r5
 8003604:	008b      	lsls	r3, r1, #2
 8003606:	4621      	mov	r1, r4
 8003608:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800360c:	4621      	mov	r1, r4
 800360e:	008a      	lsls	r2, r1, #2
 8003610:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003614:	f7fc fe3c 	bl	8000290 <__aeabi_uldivmod>
 8003618:	4602      	mov	r2, r0
 800361a:	460b      	mov	r3, r1
 800361c:	4b60      	ldr	r3, [pc, #384]	; (80037a0 <UART_SetConfig+0x4e4>)
 800361e:	fba3 2302 	umull	r2, r3, r3, r2
 8003622:	095b      	lsrs	r3, r3, #5
 8003624:	011c      	lsls	r4, r3, #4
 8003626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800362a:	2200      	movs	r2, #0
 800362c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003630:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003634:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003638:	4642      	mov	r2, r8
 800363a:	464b      	mov	r3, r9
 800363c:	1891      	adds	r1, r2, r2
 800363e:	61b9      	str	r1, [r7, #24]
 8003640:	415b      	adcs	r3, r3
 8003642:	61fb      	str	r3, [r7, #28]
 8003644:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003648:	4641      	mov	r1, r8
 800364a:	1851      	adds	r1, r2, r1
 800364c:	6139      	str	r1, [r7, #16]
 800364e:	4649      	mov	r1, r9
 8003650:	414b      	adcs	r3, r1
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	f04f 0200 	mov.w	r2, #0
 8003658:	f04f 0300 	mov.w	r3, #0
 800365c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003660:	4659      	mov	r1, fp
 8003662:	00cb      	lsls	r3, r1, #3
 8003664:	4651      	mov	r1, sl
 8003666:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800366a:	4651      	mov	r1, sl
 800366c:	00ca      	lsls	r2, r1, #3
 800366e:	4610      	mov	r0, r2
 8003670:	4619      	mov	r1, r3
 8003672:	4603      	mov	r3, r0
 8003674:	4642      	mov	r2, r8
 8003676:	189b      	adds	r3, r3, r2
 8003678:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800367c:	464b      	mov	r3, r9
 800367e:	460a      	mov	r2, r1
 8003680:	eb42 0303 	adc.w	r3, r2, r3
 8003684:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	67bb      	str	r3, [r7, #120]	; 0x78
 8003692:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003694:	f04f 0200 	mov.w	r2, #0
 8003698:	f04f 0300 	mov.w	r3, #0
 800369c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80036a0:	4649      	mov	r1, r9
 80036a2:	008b      	lsls	r3, r1, #2
 80036a4:	4641      	mov	r1, r8
 80036a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036aa:	4641      	mov	r1, r8
 80036ac:	008a      	lsls	r2, r1, #2
 80036ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80036b2:	f7fc fded 	bl	8000290 <__aeabi_uldivmod>
 80036b6:	4602      	mov	r2, r0
 80036b8:	460b      	mov	r3, r1
 80036ba:	4b39      	ldr	r3, [pc, #228]	; (80037a0 <UART_SetConfig+0x4e4>)
 80036bc:	fba3 1302 	umull	r1, r3, r3, r2
 80036c0:	095b      	lsrs	r3, r3, #5
 80036c2:	2164      	movs	r1, #100	; 0x64
 80036c4:	fb01 f303 	mul.w	r3, r1, r3
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	3332      	adds	r3, #50	; 0x32
 80036ce:	4a34      	ldr	r2, [pc, #208]	; (80037a0 <UART_SetConfig+0x4e4>)
 80036d0:	fba2 2303 	umull	r2, r3, r2, r3
 80036d4:	095b      	lsrs	r3, r3, #5
 80036d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036da:	441c      	add	r4, r3
 80036dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036e0:	2200      	movs	r2, #0
 80036e2:	673b      	str	r3, [r7, #112]	; 0x70
 80036e4:	677a      	str	r2, [r7, #116]	; 0x74
 80036e6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80036ea:	4642      	mov	r2, r8
 80036ec:	464b      	mov	r3, r9
 80036ee:	1891      	adds	r1, r2, r2
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	415b      	adcs	r3, r3
 80036f4:	60fb      	str	r3, [r7, #12]
 80036f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036fa:	4641      	mov	r1, r8
 80036fc:	1851      	adds	r1, r2, r1
 80036fe:	6039      	str	r1, [r7, #0]
 8003700:	4649      	mov	r1, r9
 8003702:	414b      	adcs	r3, r1
 8003704:	607b      	str	r3, [r7, #4]
 8003706:	f04f 0200 	mov.w	r2, #0
 800370a:	f04f 0300 	mov.w	r3, #0
 800370e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003712:	4659      	mov	r1, fp
 8003714:	00cb      	lsls	r3, r1, #3
 8003716:	4651      	mov	r1, sl
 8003718:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800371c:	4651      	mov	r1, sl
 800371e:	00ca      	lsls	r2, r1, #3
 8003720:	4610      	mov	r0, r2
 8003722:	4619      	mov	r1, r3
 8003724:	4603      	mov	r3, r0
 8003726:	4642      	mov	r2, r8
 8003728:	189b      	adds	r3, r3, r2
 800372a:	66bb      	str	r3, [r7, #104]	; 0x68
 800372c:	464b      	mov	r3, r9
 800372e:	460a      	mov	r2, r1
 8003730:	eb42 0303 	adc.w	r3, r2, r3
 8003734:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	663b      	str	r3, [r7, #96]	; 0x60
 8003740:	667a      	str	r2, [r7, #100]	; 0x64
 8003742:	f04f 0200 	mov.w	r2, #0
 8003746:	f04f 0300 	mov.w	r3, #0
 800374a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800374e:	4649      	mov	r1, r9
 8003750:	008b      	lsls	r3, r1, #2
 8003752:	4641      	mov	r1, r8
 8003754:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003758:	4641      	mov	r1, r8
 800375a:	008a      	lsls	r2, r1, #2
 800375c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003760:	f7fc fd96 	bl	8000290 <__aeabi_uldivmod>
 8003764:	4602      	mov	r2, r0
 8003766:	460b      	mov	r3, r1
 8003768:	4b0d      	ldr	r3, [pc, #52]	; (80037a0 <UART_SetConfig+0x4e4>)
 800376a:	fba3 1302 	umull	r1, r3, r3, r2
 800376e:	095b      	lsrs	r3, r3, #5
 8003770:	2164      	movs	r1, #100	; 0x64
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	3332      	adds	r3, #50	; 0x32
 800377c:	4a08      	ldr	r2, [pc, #32]	; (80037a0 <UART_SetConfig+0x4e4>)
 800377e:	fba2 2303 	umull	r2, r3, r2, r3
 8003782:	095b      	lsrs	r3, r3, #5
 8003784:	f003 020f 	and.w	r2, r3, #15
 8003788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4422      	add	r2, r4
 8003790:	609a      	str	r2, [r3, #8]
}
 8003792:	bf00      	nop
 8003794:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003798:	46bd      	mov	sp, r7
 800379a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800379e:	bf00      	nop
 80037a0:	51eb851f 	.word	0x51eb851f

080037a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80037a4:	b084      	sub	sp, #16
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b084      	sub	sp, #16
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
 80037ae:	f107 001c 	add.w	r0, r7, #28
 80037b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80037b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d122      	bne.n	8003802 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80037d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80037e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d105      	bne.n	80037f6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 faa2 	bl	8003d40 <USB_CoreReset>
 80037fc:	4603      	mov	r3, r0
 80037fe:	73fb      	strb	r3, [r7, #15]
 8003800:	e01a      	b.n	8003838 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 fa96 	bl	8003d40 <USB_CoreReset>
 8003814:	4603      	mov	r3, r0
 8003816:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800381a:	2b00      	cmp	r3, #0
 800381c:	d106      	bne.n	800382c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003822:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	639a      	str	r2, [r3, #56]	; 0x38
 800382a:	e005      	b.n	8003838 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003830:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800383a:	2b01      	cmp	r3, #1
 800383c:	d10b      	bne.n	8003856 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f043 0206 	orr.w	r2, r3, #6
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f043 0220 	orr.w	r2, r3, #32
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003856:	7bfb      	ldrb	r3, [r7, #15]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003862:	b004      	add	sp, #16
 8003864:	4770      	bx	lr

08003866 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003866:	b480      	push	{r7}
 8003868:	b083      	sub	sp, #12
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f023 0201 	bic.w	r2, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	460b      	mov	r3, r1
 8003892:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003894:	2300      	movs	r3, #0
 8003896:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80038a4:	78fb      	ldrb	r3, [r7, #3]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d115      	bne.n	80038d6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80038b6:	2001      	movs	r0, #1
 80038b8:	f7fe f866 	bl	8001988 <HAL_Delay>
      ms++;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	3301      	adds	r3, #1
 80038c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 fa2e 	bl	8003d24 <USB_GetMode>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d01e      	beq.n	800390c <USB_SetCurrentMode+0x84>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2b31      	cmp	r3, #49	; 0x31
 80038d2:	d9f0      	bls.n	80038b6 <USB_SetCurrentMode+0x2e>
 80038d4:	e01a      	b.n	800390c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80038d6:	78fb      	ldrb	r3, [r7, #3]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d115      	bne.n	8003908 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80038e8:	2001      	movs	r0, #1
 80038ea:	f7fe f84d 	bl	8001988 <HAL_Delay>
      ms++;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	3301      	adds	r3, #1
 80038f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fa15 	bl	8003d24 <USB_GetMode>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d005      	beq.n	800390c <USB_SetCurrentMode+0x84>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2b31      	cmp	r3, #49	; 0x31
 8003904:	d9f0      	bls.n	80038e8 <USB_SetCurrentMode+0x60>
 8003906:	e001      	b.n	800390c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e005      	b.n	8003918 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2b32      	cmp	r3, #50	; 0x32
 8003910:	d101      	bne.n	8003916 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e000      	b.n	8003918 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003920:	b084      	sub	sp, #16
 8003922:	b580      	push	{r7, lr}
 8003924:	b086      	sub	sp, #24
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800392e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003932:	2300      	movs	r3, #0
 8003934:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800393a:	2300      	movs	r3, #0
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	e009      	b.n	8003954 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	3340      	adds	r3, #64	; 0x40
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	4413      	add	r3, r2
 800394a:	2200      	movs	r2, #0
 800394c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	3301      	adds	r3, #1
 8003952:	613b      	str	r3, [r7, #16]
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	2b0e      	cmp	r3, #14
 8003958:	d9f2      	bls.n	8003940 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800395a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800395c:	2b00      	cmp	r3, #0
 800395e:	d11c      	bne.n	800399a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800396e:	f043 0302 	orr.w	r3, r3, #2
 8003972:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003978:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003984:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003990:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	639a      	str	r2, [r3, #56]	; 0x38
 8003998:	e00b      	b.n	80039b2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80039b8:	461a      	mov	r2, r3
 80039ba:	2300      	movs	r3, #0
 80039bc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039c4:	4619      	mov	r1, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039cc:	461a      	mov	r2, r3
 80039ce:	680b      	ldr	r3, [r1, #0]
 80039d0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80039d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d10c      	bne.n	80039f2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80039d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d104      	bne.n	80039e8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80039de:	2100      	movs	r1, #0
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 f965 	bl	8003cb0 <USB_SetDevSpeed>
 80039e6:	e008      	b.n	80039fa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80039e8:	2101      	movs	r1, #1
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f960 	bl	8003cb0 <USB_SetDevSpeed>
 80039f0:	e003      	b.n	80039fa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80039f2:	2103      	movs	r1, #3
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f95b 	bl	8003cb0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80039fa:	2110      	movs	r1, #16
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 f8f3 	bl	8003be8 <USB_FlushTxFifo>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f91f 	bl	8003c50 <USB_FlushRxFifo>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a22:	461a      	mov	r2, r3
 8003a24:	2300      	movs	r3, #0
 8003a26:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a2e:	461a      	mov	r2, r3
 8003a30:	2300      	movs	r3, #0
 8003a32:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a40:	2300      	movs	r3, #0
 8003a42:	613b      	str	r3, [r7, #16]
 8003a44:	e043      	b.n	8003ace <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	015a      	lsls	r2, r3, #5
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a5c:	d118      	bne.n	8003a90 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10a      	bne.n	8003a7a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	015a      	lsls	r2, r3, #5
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a70:	461a      	mov	r2, r3
 8003a72:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a76:	6013      	str	r3, [r2, #0]
 8003a78:	e013      	b.n	8003aa2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	015a      	lsls	r2, r3, #5
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	4413      	add	r3, r2
 8003a82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a86:	461a      	mov	r2, r3
 8003a88:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003a8c:	6013      	str	r3, [r2, #0]
 8003a8e:	e008      	b.n	8003aa2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	015a      	lsls	r2, r3, #5
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	4413      	add	r3, r2
 8003a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	015a      	lsls	r2, r3, #5
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aae:	461a      	mov	r2, r3
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	015a      	lsls	r2, r3, #5
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	4413      	add	r3, r2
 8003abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ac6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	3301      	adds	r3, #1
 8003acc:	613b      	str	r3, [r7, #16]
 8003ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d3b7      	bcc.n	8003a46 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	613b      	str	r3, [r7, #16]
 8003ada:	e043      	b.n	8003b64 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	015a      	lsls	r2, r3, #5
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003aee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003af2:	d118      	bne.n	8003b26 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10a      	bne.n	8003b10 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	015a      	lsls	r2, r3, #5
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	4413      	add	r3, r2
 8003b02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b06:	461a      	mov	r2, r3
 8003b08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003b0c:	6013      	str	r3, [r2, #0]
 8003b0e:	e013      	b.n	8003b38 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	015a      	lsls	r2, r3, #5
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4413      	add	r3, r2
 8003b18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003b22:	6013      	str	r3, [r2, #0]
 8003b24:	e008      	b.n	8003b38 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	015a      	lsls	r2, r3, #5
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b32:	461a      	mov	r2, r3
 8003b34:	2300      	movs	r3, #0
 8003b36:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	015a      	lsls	r2, r3, #5
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4413      	add	r3, r2
 8003b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b44:	461a      	mov	r2, r3
 8003b46:	2300      	movs	r3, #0
 8003b48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	015a      	lsls	r2, r3, #5
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	4413      	add	r3, r2
 8003b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b56:	461a      	mov	r2, r3
 8003b58:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b5c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	3301      	adds	r3, #1
 8003b62:	613b      	str	r3, [r7, #16]
 8003b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d3b7      	bcc.n	8003adc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b7e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003b8c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d105      	bne.n	8003ba0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	f043 0210 	orr.w	r2, r3, #16
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	699a      	ldr	r2, [r3, #24]
 8003ba4:	4b0f      	ldr	r3, [pc, #60]	; (8003be4 <USB_DevInit+0x2c4>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003bac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d005      	beq.n	8003bbe <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	f043 0208 	orr.w	r2, r3, #8
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003bbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d107      	bne.n	8003bd4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003bcc:	f043 0304 	orr.w	r3, r3, #4
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003be0:	b004      	add	sp, #16
 8003be2:	4770      	bx	lr
 8003be4:	803c3800 	.word	0x803c3800

08003be8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	4a13      	ldr	r2, [pc, #76]	; (8003c4c <USB_FlushTxFifo+0x64>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d901      	bls.n	8003c08 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e01b      	b.n	8003c40 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	daf2      	bge.n	8003bf6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003c10:	2300      	movs	r3, #0
 8003c12:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	019b      	lsls	r3, r3, #6
 8003c18:	f043 0220 	orr.w	r2, r3, #32
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	3301      	adds	r3, #1
 8003c24:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	4a08      	ldr	r2, [pc, #32]	; (8003c4c <USB_FlushTxFifo+0x64>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d901      	bls.n	8003c32 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e006      	b.n	8003c40 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	f003 0320 	and.w	r3, r3, #32
 8003c3a:	2b20      	cmp	r3, #32
 8003c3c:	d0f0      	beq.n	8003c20 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	00030d40 	.word	0x00030d40

08003c50 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	4a11      	ldr	r2, [pc, #68]	; (8003cac <USB_FlushRxFifo+0x5c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e018      	b.n	8003ca0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	daf2      	bge.n	8003c5c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2210      	movs	r2, #16
 8003c7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	3301      	adds	r3, #1
 8003c84:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4a08      	ldr	r2, [pc, #32]	; (8003cac <USB_FlushRxFifo+0x5c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d901      	bls.n	8003c92 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e006      	b.n	8003ca0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d0f0      	beq.n	8003c80 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	00030d40 	.word	0x00030d40

08003cb0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	78fb      	ldrb	r3, [r7, #3]
 8003cca:	68f9      	ldr	r1, [r7, #12]
 8003ccc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b085      	sub	sp, #20
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003cfc:	f023 0303 	bic.w	r3, r3, #3
 8003d00:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d10:	f043 0302 	orr.w	r3, r3, #2
 8003d14:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	f003 0301 	and.w	r3, r3, #1
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	4a13      	ldr	r2, [pc, #76]	; (8003da4 <USB_CoreReset+0x64>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d901      	bls.n	8003d5e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e01b      	b.n	8003d96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	daf2      	bge.n	8003d4c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f043 0201 	orr.w	r2, r3, #1
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	3301      	adds	r3, #1
 8003d7a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	4a09      	ldr	r2, [pc, #36]	; (8003da4 <USB_CoreReset+0x64>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d901      	bls.n	8003d88 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e006      	b.n	8003d96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d0f0      	beq.n	8003d76 <USB_CoreReset+0x36>

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	00030d40 	.word	0x00030d40

08003da8 <__assert_func>:
 8003da8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003daa:	4614      	mov	r4, r2
 8003dac:	461a      	mov	r2, r3
 8003dae:	4b09      	ldr	r3, [pc, #36]	; (8003dd4 <__assert_func+0x2c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4605      	mov	r5, r0
 8003db4:	68d8      	ldr	r0, [r3, #12]
 8003db6:	b14c      	cbz	r4, 8003dcc <__assert_func+0x24>
 8003db8:	4b07      	ldr	r3, [pc, #28]	; (8003dd8 <__assert_func+0x30>)
 8003dba:	9100      	str	r1, [sp, #0]
 8003dbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003dc0:	4906      	ldr	r1, [pc, #24]	; (8003ddc <__assert_func+0x34>)
 8003dc2:	462b      	mov	r3, r5
 8003dc4:	f000 f814 	bl	8003df0 <fiprintf>
 8003dc8:	f000 fbfe 	bl	80045c8 <abort>
 8003dcc:	4b04      	ldr	r3, [pc, #16]	; (8003de0 <__assert_func+0x38>)
 8003dce:	461c      	mov	r4, r3
 8003dd0:	e7f3      	b.n	8003dba <__assert_func+0x12>
 8003dd2:	bf00      	nop
 8003dd4:	200000a4 	.word	0x200000a4
 8003dd8:	08004f16 	.word	0x08004f16
 8003ddc:	08004f23 	.word	0x08004f23
 8003de0:	08004f51 	.word	0x08004f51

08003de4 <__errno>:
 8003de4:	4b01      	ldr	r3, [pc, #4]	; (8003dec <__errno+0x8>)
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	200000a4 	.word	0x200000a4

08003df0 <fiprintf>:
 8003df0:	b40e      	push	{r1, r2, r3}
 8003df2:	b503      	push	{r0, r1, lr}
 8003df4:	4601      	mov	r1, r0
 8003df6:	ab03      	add	r3, sp, #12
 8003df8:	4805      	ldr	r0, [pc, #20]	; (8003e10 <fiprintf+0x20>)
 8003dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dfe:	6800      	ldr	r0, [r0, #0]
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	f000 f85d 	bl	8003ec0 <_vfiprintf_r>
 8003e06:	b002      	add	sp, #8
 8003e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e0c:	b003      	add	sp, #12
 8003e0e:	4770      	bx	lr
 8003e10:	200000a4 	.word	0x200000a4

08003e14 <__libc_init_array>:
 8003e14:	b570      	push	{r4, r5, r6, lr}
 8003e16:	4d0d      	ldr	r5, [pc, #52]	; (8003e4c <__libc_init_array+0x38>)
 8003e18:	4c0d      	ldr	r4, [pc, #52]	; (8003e50 <__libc_init_array+0x3c>)
 8003e1a:	1b64      	subs	r4, r4, r5
 8003e1c:	10a4      	asrs	r4, r4, #2
 8003e1e:	2600      	movs	r6, #0
 8003e20:	42a6      	cmp	r6, r4
 8003e22:	d109      	bne.n	8003e38 <__libc_init_array+0x24>
 8003e24:	4d0b      	ldr	r5, [pc, #44]	; (8003e54 <__libc_init_array+0x40>)
 8003e26:	4c0c      	ldr	r4, [pc, #48]	; (8003e58 <__libc_init_array+0x44>)
 8003e28:	f000 ffe2 	bl	8004df0 <_init>
 8003e2c:	1b64      	subs	r4, r4, r5
 8003e2e:	10a4      	asrs	r4, r4, #2
 8003e30:	2600      	movs	r6, #0
 8003e32:	42a6      	cmp	r6, r4
 8003e34:	d105      	bne.n	8003e42 <__libc_init_array+0x2e>
 8003e36:	bd70      	pop	{r4, r5, r6, pc}
 8003e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e3c:	4798      	blx	r3
 8003e3e:	3601      	adds	r6, #1
 8003e40:	e7ee      	b.n	8003e20 <__libc_init_array+0xc>
 8003e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e46:	4798      	blx	r3
 8003e48:	3601      	adds	r6, #1
 8003e4a:	e7f2      	b.n	8003e32 <__libc_init_array+0x1e>
 8003e4c:	08004ff4 	.word	0x08004ff4
 8003e50:	08004ff4 	.word	0x08004ff4
 8003e54:	08004ff4 	.word	0x08004ff4
 8003e58:	08004ff8 	.word	0x08004ff8

08003e5c <memset>:
 8003e5c:	4402      	add	r2, r0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d100      	bne.n	8003e66 <memset+0xa>
 8003e64:	4770      	bx	lr
 8003e66:	f803 1b01 	strb.w	r1, [r3], #1
 8003e6a:	e7f9      	b.n	8003e60 <memset+0x4>

08003e6c <__sfputc_r>:
 8003e6c:	6893      	ldr	r3, [r2, #8]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	b410      	push	{r4}
 8003e74:	6093      	str	r3, [r2, #8]
 8003e76:	da08      	bge.n	8003e8a <__sfputc_r+0x1e>
 8003e78:	6994      	ldr	r4, [r2, #24]
 8003e7a:	42a3      	cmp	r3, r4
 8003e7c:	db01      	blt.n	8003e82 <__sfputc_r+0x16>
 8003e7e:	290a      	cmp	r1, #10
 8003e80:	d103      	bne.n	8003e8a <__sfputc_r+0x1e>
 8003e82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e86:	f000 badf 	b.w	8004448 <__swbuf_r>
 8003e8a:	6813      	ldr	r3, [r2, #0]
 8003e8c:	1c58      	adds	r0, r3, #1
 8003e8e:	6010      	str	r0, [r2, #0]
 8003e90:	7019      	strb	r1, [r3, #0]
 8003e92:	4608      	mov	r0, r1
 8003e94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <__sfputs_r>:
 8003e9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9c:	4606      	mov	r6, r0
 8003e9e:	460f      	mov	r7, r1
 8003ea0:	4614      	mov	r4, r2
 8003ea2:	18d5      	adds	r5, r2, r3
 8003ea4:	42ac      	cmp	r4, r5
 8003ea6:	d101      	bne.n	8003eac <__sfputs_r+0x12>
 8003ea8:	2000      	movs	r0, #0
 8003eaa:	e007      	b.n	8003ebc <__sfputs_r+0x22>
 8003eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003eb0:	463a      	mov	r2, r7
 8003eb2:	4630      	mov	r0, r6
 8003eb4:	f7ff ffda 	bl	8003e6c <__sfputc_r>
 8003eb8:	1c43      	adds	r3, r0, #1
 8003eba:	d1f3      	bne.n	8003ea4 <__sfputs_r+0xa>
 8003ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ec0 <_vfiprintf_r>:
 8003ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ec4:	460d      	mov	r5, r1
 8003ec6:	b09d      	sub	sp, #116	; 0x74
 8003ec8:	4614      	mov	r4, r2
 8003eca:	4698      	mov	r8, r3
 8003ecc:	4606      	mov	r6, r0
 8003ece:	b118      	cbz	r0, 8003ed8 <_vfiprintf_r+0x18>
 8003ed0:	6983      	ldr	r3, [r0, #24]
 8003ed2:	b90b      	cbnz	r3, 8003ed8 <_vfiprintf_r+0x18>
 8003ed4:	f000 fc9a 	bl	800480c <__sinit>
 8003ed8:	4b89      	ldr	r3, [pc, #548]	; (8004100 <_vfiprintf_r+0x240>)
 8003eda:	429d      	cmp	r5, r3
 8003edc:	d11b      	bne.n	8003f16 <_vfiprintf_r+0x56>
 8003ede:	6875      	ldr	r5, [r6, #4]
 8003ee0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ee2:	07d9      	lsls	r1, r3, #31
 8003ee4:	d405      	bmi.n	8003ef2 <_vfiprintf_r+0x32>
 8003ee6:	89ab      	ldrh	r3, [r5, #12]
 8003ee8:	059a      	lsls	r2, r3, #22
 8003eea:	d402      	bmi.n	8003ef2 <_vfiprintf_r+0x32>
 8003eec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003eee:	f000 fd2b 	bl	8004948 <__retarget_lock_acquire_recursive>
 8003ef2:	89ab      	ldrh	r3, [r5, #12]
 8003ef4:	071b      	lsls	r3, r3, #28
 8003ef6:	d501      	bpl.n	8003efc <_vfiprintf_r+0x3c>
 8003ef8:	692b      	ldr	r3, [r5, #16]
 8003efa:	b9eb      	cbnz	r3, 8003f38 <_vfiprintf_r+0x78>
 8003efc:	4629      	mov	r1, r5
 8003efe:	4630      	mov	r0, r6
 8003f00:	f000 faf4 	bl	80044ec <__swsetup_r>
 8003f04:	b1c0      	cbz	r0, 8003f38 <_vfiprintf_r+0x78>
 8003f06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f08:	07dc      	lsls	r4, r3, #31
 8003f0a:	d50e      	bpl.n	8003f2a <_vfiprintf_r+0x6a>
 8003f0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f10:	b01d      	add	sp, #116	; 0x74
 8003f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f16:	4b7b      	ldr	r3, [pc, #492]	; (8004104 <_vfiprintf_r+0x244>)
 8003f18:	429d      	cmp	r5, r3
 8003f1a:	d101      	bne.n	8003f20 <_vfiprintf_r+0x60>
 8003f1c:	68b5      	ldr	r5, [r6, #8]
 8003f1e:	e7df      	b.n	8003ee0 <_vfiprintf_r+0x20>
 8003f20:	4b79      	ldr	r3, [pc, #484]	; (8004108 <_vfiprintf_r+0x248>)
 8003f22:	429d      	cmp	r5, r3
 8003f24:	bf08      	it	eq
 8003f26:	68f5      	ldreq	r5, [r6, #12]
 8003f28:	e7da      	b.n	8003ee0 <_vfiprintf_r+0x20>
 8003f2a:	89ab      	ldrh	r3, [r5, #12]
 8003f2c:	0598      	lsls	r0, r3, #22
 8003f2e:	d4ed      	bmi.n	8003f0c <_vfiprintf_r+0x4c>
 8003f30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f32:	f000 fd0a 	bl	800494a <__retarget_lock_release_recursive>
 8003f36:	e7e9      	b.n	8003f0c <_vfiprintf_r+0x4c>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	9309      	str	r3, [sp, #36]	; 0x24
 8003f3c:	2320      	movs	r3, #32
 8003f3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f42:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f46:	2330      	movs	r3, #48	; 0x30
 8003f48:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800410c <_vfiprintf_r+0x24c>
 8003f4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f50:	f04f 0901 	mov.w	r9, #1
 8003f54:	4623      	mov	r3, r4
 8003f56:	469a      	mov	sl, r3
 8003f58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f5c:	b10a      	cbz	r2, 8003f62 <_vfiprintf_r+0xa2>
 8003f5e:	2a25      	cmp	r2, #37	; 0x25
 8003f60:	d1f9      	bne.n	8003f56 <_vfiprintf_r+0x96>
 8003f62:	ebba 0b04 	subs.w	fp, sl, r4
 8003f66:	d00b      	beq.n	8003f80 <_vfiprintf_r+0xc0>
 8003f68:	465b      	mov	r3, fp
 8003f6a:	4622      	mov	r2, r4
 8003f6c:	4629      	mov	r1, r5
 8003f6e:	4630      	mov	r0, r6
 8003f70:	f7ff ff93 	bl	8003e9a <__sfputs_r>
 8003f74:	3001      	adds	r0, #1
 8003f76:	f000 80aa 	beq.w	80040ce <_vfiprintf_r+0x20e>
 8003f7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f7c:	445a      	add	r2, fp
 8003f7e:	9209      	str	r2, [sp, #36]	; 0x24
 8003f80:	f89a 3000 	ldrb.w	r3, [sl]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 80a2 	beq.w	80040ce <_vfiprintf_r+0x20e>
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f94:	f10a 0a01 	add.w	sl, sl, #1
 8003f98:	9304      	str	r3, [sp, #16]
 8003f9a:	9307      	str	r3, [sp, #28]
 8003f9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fa0:	931a      	str	r3, [sp, #104]	; 0x68
 8003fa2:	4654      	mov	r4, sl
 8003fa4:	2205      	movs	r2, #5
 8003fa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003faa:	4858      	ldr	r0, [pc, #352]	; (800410c <_vfiprintf_r+0x24c>)
 8003fac:	f7fc f920 	bl	80001f0 <memchr>
 8003fb0:	9a04      	ldr	r2, [sp, #16]
 8003fb2:	b9d8      	cbnz	r0, 8003fec <_vfiprintf_r+0x12c>
 8003fb4:	06d1      	lsls	r1, r2, #27
 8003fb6:	bf44      	itt	mi
 8003fb8:	2320      	movmi	r3, #32
 8003fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fbe:	0713      	lsls	r3, r2, #28
 8003fc0:	bf44      	itt	mi
 8003fc2:	232b      	movmi	r3, #43	; 0x2b
 8003fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8003fcc:	2b2a      	cmp	r3, #42	; 0x2a
 8003fce:	d015      	beq.n	8003ffc <_vfiprintf_r+0x13c>
 8003fd0:	9a07      	ldr	r2, [sp, #28]
 8003fd2:	4654      	mov	r4, sl
 8003fd4:	2000      	movs	r0, #0
 8003fd6:	f04f 0c0a 	mov.w	ip, #10
 8003fda:	4621      	mov	r1, r4
 8003fdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fe0:	3b30      	subs	r3, #48	; 0x30
 8003fe2:	2b09      	cmp	r3, #9
 8003fe4:	d94e      	bls.n	8004084 <_vfiprintf_r+0x1c4>
 8003fe6:	b1b0      	cbz	r0, 8004016 <_vfiprintf_r+0x156>
 8003fe8:	9207      	str	r2, [sp, #28]
 8003fea:	e014      	b.n	8004016 <_vfiprintf_r+0x156>
 8003fec:	eba0 0308 	sub.w	r3, r0, r8
 8003ff0:	fa09 f303 	lsl.w	r3, r9, r3
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	9304      	str	r3, [sp, #16]
 8003ff8:	46a2      	mov	sl, r4
 8003ffa:	e7d2      	b.n	8003fa2 <_vfiprintf_r+0xe2>
 8003ffc:	9b03      	ldr	r3, [sp, #12]
 8003ffe:	1d19      	adds	r1, r3, #4
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	9103      	str	r1, [sp, #12]
 8004004:	2b00      	cmp	r3, #0
 8004006:	bfbb      	ittet	lt
 8004008:	425b      	neglt	r3, r3
 800400a:	f042 0202 	orrlt.w	r2, r2, #2
 800400e:	9307      	strge	r3, [sp, #28]
 8004010:	9307      	strlt	r3, [sp, #28]
 8004012:	bfb8      	it	lt
 8004014:	9204      	strlt	r2, [sp, #16]
 8004016:	7823      	ldrb	r3, [r4, #0]
 8004018:	2b2e      	cmp	r3, #46	; 0x2e
 800401a:	d10c      	bne.n	8004036 <_vfiprintf_r+0x176>
 800401c:	7863      	ldrb	r3, [r4, #1]
 800401e:	2b2a      	cmp	r3, #42	; 0x2a
 8004020:	d135      	bne.n	800408e <_vfiprintf_r+0x1ce>
 8004022:	9b03      	ldr	r3, [sp, #12]
 8004024:	1d1a      	adds	r2, r3, #4
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	9203      	str	r2, [sp, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	bfb8      	it	lt
 800402e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004032:	3402      	adds	r4, #2
 8004034:	9305      	str	r3, [sp, #20]
 8004036:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800411c <_vfiprintf_r+0x25c>
 800403a:	7821      	ldrb	r1, [r4, #0]
 800403c:	2203      	movs	r2, #3
 800403e:	4650      	mov	r0, sl
 8004040:	f7fc f8d6 	bl	80001f0 <memchr>
 8004044:	b140      	cbz	r0, 8004058 <_vfiprintf_r+0x198>
 8004046:	2340      	movs	r3, #64	; 0x40
 8004048:	eba0 000a 	sub.w	r0, r0, sl
 800404c:	fa03 f000 	lsl.w	r0, r3, r0
 8004050:	9b04      	ldr	r3, [sp, #16]
 8004052:	4303      	orrs	r3, r0
 8004054:	3401      	adds	r4, #1
 8004056:	9304      	str	r3, [sp, #16]
 8004058:	f814 1b01 	ldrb.w	r1, [r4], #1
 800405c:	482c      	ldr	r0, [pc, #176]	; (8004110 <_vfiprintf_r+0x250>)
 800405e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004062:	2206      	movs	r2, #6
 8004064:	f7fc f8c4 	bl	80001f0 <memchr>
 8004068:	2800      	cmp	r0, #0
 800406a:	d03f      	beq.n	80040ec <_vfiprintf_r+0x22c>
 800406c:	4b29      	ldr	r3, [pc, #164]	; (8004114 <_vfiprintf_r+0x254>)
 800406e:	bb1b      	cbnz	r3, 80040b8 <_vfiprintf_r+0x1f8>
 8004070:	9b03      	ldr	r3, [sp, #12]
 8004072:	3307      	adds	r3, #7
 8004074:	f023 0307 	bic.w	r3, r3, #7
 8004078:	3308      	adds	r3, #8
 800407a:	9303      	str	r3, [sp, #12]
 800407c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800407e:	443b      	add	r3, r7
 8004080:	9309      	str	r3, [sp, #36]	; 0x24
 8004082:	e767      	b.n	8003f54 <_vfiprintf_r+0x94>
 8004084:	fb0c 3202 	mla	r2, ip, r2, r3
 8004088:	460c      	mov	r4, r1
 800408a:	2001      	movs	r0, #1
 800408c:	e7a5      	b.n	8003fda <_vfiprintf_r+0x11a>
 800408e:	2300      	movs	r3, #0
 8004090:	3401      	adds	r4, #1
 8004092:	9305      	str	r3, [sp, #20]
 8004094:	4619      	mov	r1, r3
 8004096:	f04f 0c0a 	mov.w	ip, #10
 800409a:	4620      	mov	r0, r4
 800409c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040a0:	3a30      	subs	r2, #48	; 0x30
 80040a2:	2a09      	cmp	r2, #9
 80040a4:	d903      	bls.n	80040ae <_vfiprintf_r+0x1ee>
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0c5      	beq.n	8004036 <_vfiprintf_r+0x176>
 80040aa:	9105      	str	r1, [sp, #20]
 80040ac:	e7c3      	b.n	8004036 <_vfiprintf_r+0x176>
 80040ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80040b2:	4604      	mov	r4, r0
 80040b4:	2301      	movs	r3, #1
 80040b6:	e7f0      	b.n	800409a <_vfiprintf_r+0x1da>
 80040b8:	ab03      	add	r3, sp, #12
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	462a      	mov	r2, r5
 80040be:	4b16      	ldr	r3, [pc, #88]	; (8004118 <_vfiprintf_r+0x258>)
 80040c0:	a904      	add	r1, sp, #16
 80040c2:	4630      	mov	r0, r6
 80040c4:	f3af 8000 	nop.w
 80040c8:	4607      	mov	r7, r0
 80040ca:	1c78      	adds	r0, r7, #1
 80040cc:	d1d6      	bne.n	800407c <_vfiprintf_r+0x1bc>
 80040ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040d0:	07d9      	lsls	r1, r3, #31
 80040d2:	d405      	bmi.n	80040e0 <_vfiprintf_r+0x220>
 80040d4:	89ab      	ldrh	r3, [r5, #12]
 80040d6:	059a      	lsls	r2, r3, #22
 80040d8:	d402      	bmi.n	80040e0 <_vfiprintf_r+0x220>
 80040da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040dc:	f000 fc35 	bl	800494a <__retarget_lock_release_recursive>
 80040e0:	89ab      	ldrh	r3, [r5, #12]
 80040e2:	065b      	lsls	r3, r3, #25
 80040e4:	f53f af12 	bmi.w	8003f0c <_vfiprintf_r+0x4c>
 80040e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040ea:	e711      	b.n	8003f10 <_vfiprintf_r+0x50>
 80040ec:	ab03      	add	r3, sp, #12
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	462a      	mov	r2, r5
 80040f2:	4b09      	ldr	r3, [pc, #36]	; (8004118 <_vfiprintf_r+0x258>)
 80040f4:	a904      	add	r1, sp, #16
 80040f6:	4630      	mov	r0, r6
 80040f8:	f000 f880 	bl	80041fc <_printf_i>
 80040fc:	e7e4      	b.n	80040c8 <_vfiprintf_r+0x208>
 80040fe:	bf00      	nop
 8004100:	08004fac 	.word	0x08004fac
 8004104:	08004fcc 	.word	0x08004fcc
 8004108:	08004f8c 	.word	0x08004f8c
 800410c:	08004f58 	.word	0x08004f58
 8004110:	08004f62 	.word	0x08004f62
 8004114:	00000000 	.word	0x00000000
 8004118:	08003e9b 	.word	0x08003e9b
 800411c:	08004f5e 	.word	0x08004f5e

08004120 <_printf_common>:
 8004120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004124:	4616      	mov	r6, r2
 8004126:	4699      	mov	r9, r3
 8004128:	688a      	ldr	r2, [r1, #8]
 800412a:	690b      	ldr	r3, [r1, #16]
 800412c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004130:	4293      	cmp	r3, r2
 8004132:	bfb8      	it	lt
 8004134:	4613      	movlt	r3, r2
 8004136:	6033      	str	r3, [r6, #0]
 8004138:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800413c:	4607      	mov	r7, r0
 800413e:	460c      	mov	r4, r1
 8004140:	b10a      	cbz	r2, 8004146 <_printf_common+0x26>
 8004142:	3301      	adds	r3, #1
 8004144:	6033      	str	r3, [r6, #0]
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	0699      	lsls	r1, r3, #26
 800414a:	bf42      	ittt	mi
 800414c:	6833      	ldrmi	r3, [r6, #0]
 800414e:	3302      	addmi	r3, #2
 8004150:	6033      	strmi	r3, [r6, #0]
 8004152:	6825      	ldr	r5, [r4, #0]
 8004154:	f015 0506 	ands.w	r5, r5, #6
 8004158:	d106      	bne.n	8004168 <_printf_common+0x48>
 800415a:	f104 0a19 	add.w	sl, r4, #25
 800415e:	68e3      	ldr	r3, [r4, #12]
 8004160:	6832      	ldr	r2, [r6, #0]
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	42ab      	cmp	r3, r5
 8004166:	dc26      	bgt.n	80041b6 <_printf_common+0x96>
 8004168:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800416c:	1e13      	subs	r3, r2, #0
 800416e:	6822      	ldr	r2, [r4, #0]
 8004170:	bf18      	it	ne
 8004172:	2301      	movne	r3, #1
 8004174:	0692      	lsls	r2, r2, #26
 8004176:	d42b      	bmi.n	80041d0 <_printf_common+0xb0>
 8004178:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800417c:	4649      	mov	r1, r9
 800417e:	4638      	mov	r0, r7
 8004180:	47c0      	blx	r8
 8004182:	3001      	adds	r0, #1
 8004184:	d01e      	beq.n	80041c4 <_printf_common+0xa4>
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	68e5      	ldr	r5, [r4, #12]
 800418a:	6832      	ldr	r2, [r6, #0]
 800418c:	f003 0306 	and.w	r3, r3, #6
 8004190:	2b04      	cmp	r3, #4
 8004192:	bf08      	it	eq
 8004194:	1aad      	subeq	r5, r5, r2
 8004196:	68a3      	ldr	r3, [r4, #8]
 8004198:	6922      	ldr	r2, [r4, #16]
 800419a:	bf0c      	ite	eq
 800419c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041a0:	2500      	movne	r5, #0
 80041a2:	4293      	cmp	r3, r2
 80041a4:	bfc4      	itt	gt
 80041a6:	1a9b      	subgt	r3, r3, r2
 80041a8:	18ed      	addgt	r5, r5, r3
 80041aa:	2600      	movs	r6, #0
 80041ac:	341a      	adds	r4, #26
 80041ae:	42b5      	cmp	r5, r6
 80041b0:	d11a      	bne.n	80041e8 <_printf_common+0xc8>
 80041b2:	2000      	movs	r0, #0
 80041b4:	e008      	b.n	80041c8 <_printf_common+0xa8>
 80041b6:	2301      	movs	r3, #1
 80041b8:	4652      	mov	r2, sl
 80041ba:	4649      	mov	r1, r9
 80041bc:	4638      	mov	r0, r7
 80041be:	47c0      	blx	r8
 80041c0:	3001      	adds	r0, #1
 80041c2:	d103      	bne.n	80041cc <_printf_common+0xac>
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041cc:	3501      	adds	r5, #1
 80041ce:	e7c6      	b.n	800415e <_printf_common+0x3e>
 80041d0:	18e1      	adds	r1, r4, r3
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	2030      	movs	r0, #48	; 0x30
 80041d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041da:	4422      	add	r2, r4
 80041dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041e4:	3302      	adds	r3, #2
 80041e6:	e7c7      	b.n	8004178 <_printf_common+0x58>
 80041e8:	2301      	movs	r3, #1
 80041ea:	4622      	mov	r2, r4
 80041ec:	4649      	mov	r1, r9
 80041ee:	4638      	mov	r0, r7
 80041f0:	47c0      	blx	r8
 80041f2:	3001      	adds	r0, #1
 80041f4:	d0e6      	beq.n	80041c4 <_printf_common+0xa4>
 80041f6:	3601      	adds	r6, #1
 80041f8:	e7d9      	b.n	80041ae <_printf_common+0x8e>
	...

080041fc <_printf_i>:
 80041fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004200:	7e0f      	ldrb	r7, [r1, #24]
 8004202:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004204:	2f78      	cmp	r7, #120	; 0x78
 8004206:	4691      	mov	r9, r2
 8004208:	4680      	mov	r8, r0
 800420a:	460c      	mov	r4, r1
 800420c:	469a      	mov	sl, r3
 800420e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004212:	d807      	bhi.n	8004224 <_printf_i+0x28>
 8004214:	2f62      	cmp	r7, #98	; 0x62
 8004216:	d80a      	bhi.n	800422e <_printf_i+0x32>
 8004218:	2f00      	cmp	r7, #0
 800421a:	f000 80d8 	beq.w	80043ce <_printf_i+0x1d2>
 800421e:	2f58      	cmp	r7, #88	; 0x58
 8004220:	f000 80a3 	beq.w	800436a <_printf_i+0x16e>
 8004224:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004228:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800422c:	e03a      	b.n	80042a4 <_printf_i+0xa8>
 800422e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004232:	2b15      	cmp	r3, #21
 8004234:	d8f6      	bhi.n	8004224 <_printf_i+0x28>
 8004236:	a101      	add	r1, pc, #4	; (adr r1, 800423c <_printf_i+0x40>)
 8004238:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800423c:	08004295 	.word	0x08004295
 8004240:	080042a9 	.word	0x080042a9
 8004244:	08004225 	.word	0x08004225
 8004248:	08004225 	.word	0x08004225
 800424c:	08004225 	.word	0x08004225
 8004250:	08004225 	.word	0x08004225
 8004254:	080042a9 	.word	0x080042a9
 8004258:	08004225 	.word	0x08004225
 800425c:	08004225 	.word	0x08004225
 8004260:	08004225 	.word	0x08004225
 8004264:	08004225 	.word	0x08004225
 8004268:	080043b5 	.word	0x080043b5
 800426c:	080042d9 	.word	0x080042d9
 8004270:	08004397 	.word	0x08004397
 8004274:	08004225 	.word	0x08004225
 8004278:	08004225 	.word	0x08004225
 800427c:	080043d7 	.word	0x080043d7
 8004280:	08004225 	.word	0x08004225
 8004284:	080042d9 	.word	0x080042d9
 8004288:	08004225 	.word	0x08004225
 800428c:	08004225 	.word	0x08004225
 8004290:	0800439f 	.word	0x0800439f
 8004294:	682b      	ldr	r3, [r5, #0]
 8004296:	1d1a      	adds	r2, r3, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	602a      	str	r2, [r5, #0]
 800429c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042a4:	2301      	movs	r3, #1
 80042a6:	e0a3      	b.n	80043f0 <_printf_i+0x1f4>
 80042a8:	6820      	ldr	r0, [r4, #0]
 80042aa:	6829      	ldr	r1, [r5, #0]
 80042ac:	0606      	lsls	r6, r0, #24
 80042ae:	f101 0304 	add.w	r3, r1, #4
 80042b2:	d50a      	bpl.n	80042ca <_printf_i+0xce>
 80042b4:	680e      	ldr	r6, [r1, #0]
 80042b6:	602b      	str	r3, [r5, #0]
 80042b8:	2e00      	cmp	r6, #0
 80042ba:	da03      	bge.n	80042c4 <_printf_i+0xc8>
 80042bc:	232d      	movs	r3, #45	; 0x2d
 80042be:	4276      	negs	r6, r6
 80042c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042c4:	485e      	ldr	r0, [pc, #376]	; (8004440 <_printf_i+0x244>)
 80042c6:	230a      	movs	r3, #10
 80042c8:	e019      	b.n	80042fe <_printf_i+0x102>
 80042ca:	680e      	ldr	r6, [r1, #0]
 80042cc:	602b      	str	r3, [r5, #0]
 80042ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042d2:	bf18      	it	ne
 80042d4:	b236      	sxthne	r6, r6
 80042d6:	e7ef      	b.n	80042b8 <_printf_i+0xbc>
 80042d8:	682b      	ldr	r3, [r5, #0]
 80042da:	6820      	ldr	r0, [r4, #0]
 80042dc:	1d19      	adds	r1, r3, #4
 80042de:	6029      	str	r1, [r5, #0]
 80042e0:	0601      	lsls	r1, r0, #24
 80042e2:	d501      	bpl.n	80042e8 <_printf_i+0xec>
 80042e4:	681e      	ldr	r6, [r3, #0]
 80042e6:	e002      	b.n	80042ee <_printf_i+0xf2>
 80042e8:	0646      	lsls	r6, r0, #25
 80042ea:	d5fb      	bpl.n	80042e4 <_printf_i+0xe8>
 80042ec:	881e      	ldrh	r6, [r3, #0]
 80042ee:	4854      	ldr	r0, [pc, #336]	; (8004440 <_printf_i+0x244>)
 80042f0:	2f6f      	cmp	r7, #111	; 0x6f
 80042f2:	bf0c      	ite	eq
 80042f4:	2308      	moveq	r3, #8
 80042f6:	230a      	movne	r3, #10
 80042f8:	2100      	movs	r1, #0
 80042fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042fe:	6865      	ldr	r5, [r4, #4]
 8004300:	60a5      	str	r5, [r4, #8]
 8004302:	2d00      	cmp	r5, #0
 8004304:	bfa2      	ittt	ge
 8004306:	6821      	ldrge	r1, [r4, #0]
 8004308:	f021 0104 	bicge.w	r1, r1, #4
 800430c:	6021      	strge	r1, [r4, #0]
 800430e:	b90e      	cbnz	r6, 8004314 <_printf_i+0x118>
 8004310:	2d00      	cmp	r5, #0
 8004312:	d04d      	beq.n	80043b0 <_printf_i+0x1b4>
 8004314:	4615      	mov	r5, r2
 8004316:	fbb6 f1f3 	udiv	r1, r6, r3
 800431a:	fb03 6711 	mls	r7, r3, r1, r6
 800431e:	5dc7      	ldrb	r7, [r0, r7]
 8004320:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004324:	4637      	mov	r7, r6
 8004326:	42bb      	cmp	r3, r7
 8004328:	460e      	mov	r6, r1
 800432a:	d9f4      	bls.n	8004316 <_printf_i+0x11a>
 800432c:	2b08      	cmp	r3, #8
 800432e:	d10b      	bne.n	8004348 <_printf_i+0x14c>
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	07de      	lsls	r6, r3, #31
 8004334:	d508      	bpl.n	8004348 <_printf_i+0x14c>
 8004336:	6923      	ldr	r3, [r4, #16]
 8004338:	6861      	ldr	r1, [r4, #4]
 800433a:	4299      	cmp	r1, r3
 800433c:	bfde      	ittt	le
 800433e:	2330      	movle	r3, #48	; 0x30
 8004340:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004344:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004348:	1b52      	subs	r2, r2, r5
 800434a:	6122      	str	r2, [r4, #16]
 800434c:	f8cd a000 	str.w	sl, [sp]
 8004350:	464b      	mov	r3, r9
 8004352:	aa03      	add	r2, sp, #12
 8004354:	4621      	mov	r1, r4
 8004356:	4640      	mov	r0, r8
 8004358:	f7ff fee2 	bl	8004120 <_printf_common>
 800435c:	3001      	adds	r0, #1
 800435e:	d14c      	bne.n	80043fa <_printf_i+0x1fe>
 8004360:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004364:	b004      	add	sp, #16
 8004366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800436a:	4835      	ldr	r0, [pc, #212]	; (8004440 <_printf_i+0x244>)
 800436c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004370:	6829      	ldr	r1, [r5, #0]
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	f851 6b04 	ldr.w	r6, [r1], #4
 8004378:	6029      	str	r1, [r5, #0]
 800437a:	061d      	lsls	r5, r3, #24
 800437c:	d514      	bpl.n	80043a8 <_printf_i+0x1ac>
 800437e:	07df      	lsls	r7, r3, #31
 8004380:	bf44      	itt	mi
 8004382:	f043 0320 	orrmi.w	r3, r3, #32
 8004386:	6023      	strmi	r3, [r4, #0]
 8004388:	b91e      	cbnz	r6, 8004392 <_printf_i+0x196>
 800438a:	6823      	ldr	r3, [r4, #0]
 800438c:	f023 0320 	bic.w	r3, r3, #32
 8004390:	6023      	str	r3, [r4, #0]
 8004392:	2310      	movs	r3, #16
 8004394:	e7b0      	b.n	80042f8 <_printf_i+0xfc>
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	f043 0320 	orr.w	r3, r3, #32
 800439c:	6023      	str	r3, [r4, #0]
 800439e:	2378      	movs	r3, #120	; 0x78
 80043a0:	4828      	ldr	r0, [pc, #160]	; (8004444 <_printf_i+0x248>)
 80043a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80043a6:	e7e3      	b.n	8004370 <_printf_i+0x174>
 80043a8:	0659      	lsls	r1, r3, #25
 80043aa:	bf48      	it	mi
 80043ac:	b2b6      	uxthmi	r6, r6
 80043ae:	e7e6      	b.n	800437e <_printf_i+0x182>
 80043b0:	4615      	mov	r5, r2
 80043b2:	e7bb      	b.n	800432c <_printf_i+0x130>
 80043b4:	682b      	ldr	r3, [r5, #0]
 80043b6:	6826      	ldr	r6, [r4, #0]
 80043b8:	6961      	ldr	r1, [r4, #20]
 80043ba:	1d18      	adds	r0, r3, #4
 80043bc:	6028      	str	r0, [r5, #0]
 80043be:	0635      	lsls	r5, r6, #24
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	d501      	bpl.n	80043c8 <_printf_i+0x1cc>
 80043c4:	6019      	str	r1, [r3, #0]
 80043c6:	e002      	b.n	80043ce <_printf_i+0x1d2>
 80043c8:	0670      	lsls	r0, r6, #25
 80043ca:	d5fb      	bpl.n	80043c4 <_printf_i+0x1c8>
 80043cc:	8019      	strh	r1, [r3, #0]
 80043ce:	2300      	movs	r3, #0
 80043d0:	6123      	str	r3, [r4, #16]
 80043d2:	4615      	mov	r5, r2
 80043d4:	e7ba      	b.n	800434c <_printf_i+0x150>
 80043d6:	682b      	ldr	r3, [r5, #0]
 80043d8:	1d1a      	adds	r2, r3, #4
 80043da:	602a      	str	r2, [r5, #0]
 80043dc:	681d      	ldr	r5, [r3, #0]
 80043de:	6862      	ldr	r2, [r4, #4]
 80043e0:	2100      	movs	r1, #0
 80043e2:	4628      	mov	r0, r5
 80043e4:	f7fb ff04 	bl	80001f0 <memchr>
 80043e8:	b108      	cbz	r0, 80043ee <_printf_i+0x1f2>
 80043ea:	1b40      	subs	r0, r0, r5
 80043ec:	6060      	str	r0, [r4, #4]
 80043ee:	6863      	ldr	r3, [r4, #4]
 80043f0:	6123      	str	r3, [r4, #16]
 80043f2:	2300      	movs	r3, #0
 80043f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043f8:	e7a8      	b.n	800434c <_printf_i+0x150>
 80043fa:	6923      	ldr	r3, [r4, #16]
 80043fc:	462a      	mov	r2, r5
 80043fe:	4649      	mov	r1, r9
 8004400:	4640      	mov	r0, r8
 8004402:	47d0      	blx	sl
 8004404:	3001      	adds	r0, #1
 8004406:	d0ab      	beq.n	8004360 <_printf_i+0x164>
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	079b      	lsls	r3, r3, #30
 800440c:	d413      	bmi.n	8004436 <_printf_i+0x23a>
 800440e:	68e0      	ldr	r0, [r4, #12]
 8004410:	9b03      	ldr	r3, [sp, #12]
 8004412:	4298      	cmp	r0, r3
 8004414:	bfb8      	it	lt
 8004416:	4618      	movlt	r0, r3
 8004418:	e7a4      	b.n	8004364 <_printf_i+0x168>
 800441a:	2301      	movs	r3, #1
 800441c:	4632      	mov	r2, r6
 800441e:	4649      	mov	r1, r9
 8004420:	4640      	mov	r0, r8
 8004422:	47d0      	blx	sl
 8004424:	3001      	adds	r0, #1
 8004426:	d09b      	beq.n	8004360 <_printf_i+0x164>
 8004428:	3501      	adds	r5, #1
 800442a:	68e3      	ldr	r3, [r4, #12]
 800442c:	9903      	ldr	r1, [sp, #12]
 800442e:	1a5b      	subs	r3, r3, r1
 8004430:	42ab      	cmp	r3, r5
 8004432:	dcf2      	bgt.n	800441a <_printf_i+0x21e>
 8004434:	e7eb      	b.n	800440e <_printf_i+0x212>
 8004436:	2500      	movs	r5, #0
 8004438:	f104 0619 	add.w	r6, r4, #25
 800443c:	e7f5      	b.n	800442a <_printf_i+0x22e>
 800443e:	bf00      	nop
 8004440:	08004f69 	.word	0x08004f69
 8004444:	08004f7a 	.word	0x08004f7a

08004448 <__swbuf_r>:
 8004448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444a:	460e      	mov	r6, r1
 800444c:	4614      	mov	r4, r2
 800444e:	4605      	mov	r5, r0
 8004450:	b118      	cbz	r0, 800445a <__swbuf_r+0x12>
 8004452:	6983      	ldr	r3, [r0, #24]
 8004454:	b90b      	cbnz	r3, 800445a <__swbuf_r+0x12>
 8004456:	f000 f9d9 	bl	800480c <__sinit>
 800445a:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <__swbuf_r+0x98>)
 800445c:	429c      	cmp	r4, r3
 800445e:	d12b      	bne.n	80044b8 <__swbuf_r+0x70>
 8004460:	686c      	ldr	r4, [r5, #4]
 8004462:	69a3      	ldr	r3, [r4, #24]
 8004464:	60a3      	str	r3, [r4, #8]
 8004466:	89a3      	ldrh	r3, [r4, #12]
 8004468:	071a      	lsls	r2, r3, #28
 800446a:	d52f      	bpl.n	80044cc <__swbuf_r+0x84>
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	b36b      	cbz	r3, 80044cc <__swbuf_r+0x84>
 8004470:	6923      	ldr	r3, [r4, #16]
 8004472:	6820      	ldr	r0, [r4, #0]
 8004474:	1ac0      	subs	r0, r0, r3
 8004476:	6963      	ldr	r3, [r4, #20]
 8004478:	b2f6      	uxtb	r6, r6
 800447a:	4283      	cmp	r3, r0
 800447c:	4637      	mov	r7, r6
 800447e:	dc04      	bgt.n	800448a <__swbuf_r+0x42>
 8004480:	4621      	mov	r1, r4
 8004482:	4628      	mov	r0, r5
 8004484:	f000 f92e 	bl	80046e4 <_fflush_r>
 8004488:	bb30      	cbnz	r0, 80044d8 <__swbuf_r+0x90>
 800448a:	68a3      	ldr	r3, [r4, #8]
 800448c:	3b01      	subs	r3, #1
 800448e:	60a3      	str	r3, [r4, #8]
 8004490:	6823      	ldr	r3, [r4, #0]
 8004492:	1c5a      	adds	r2, r3, #1
 8004494:	6022      	str	r2, [r4, #0]
 8004496:	701e      	strb	r6, [r3, #0]
 8004498:	6963      	ldr	r3, [r4, #20]
 800449a:	3001      	adds	r0, #1
 800449c:	4283      	cmp	r3, r0
 800449e:	d004      	beq.n	80044aa <__swbuf_r+0x62>
 80044a0:	89a3      	ldrh	r3, [r4, #12]
 80044a2:	07db      	lsls	r3, r3, #31
 80044a4:	d506      	bpl.n	80044b4 <__swbuf_r+0x6c>
 80044a6:	2e0a      	cmp	r6, #10
 80044a8:	d104      	bne.n	80044b4 <__swbuf_r+0x6c>
 80044aa:	4621      	mov	r1, r4
 80044ac:	4628      	mov	r0, r5
 80044ae:	f000 f919 	bl	80046e4 <_fflush_r>
 80044b2:	b988      	cbnz	r0, 80044d8 <__swbuf_r+0x90>
 80044b4:	4638      	mov	r0, r7
 80044b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044b8:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <__swbuf_r+0x9c>)
 80044ba:	429c      	cmp	r4, r3
 80044bc:	d101      	bne.n	80044c2 <__swbuf_r+0x7a>
 80044be:	68ac      	ldr	r4, [r5, #8]
 80044c0:	e7cf      	b.n	8004462 <__swbuf_r+0x1a>
 80044c2:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <__swbuf_r+0xa0>)
 80044c4:	429c      	cmp	r4, r3
 80044c6:	bf08      	it	eq
 80044c8:	68ec      	ldreq	r4, [r5, #12]
 80044ca:	e7ca      	b.n	8004462 <__swbuf_r+0x1a>
 80044cc:	4621      	mov	r1, r4
 80044ce:	4628      	mov	r0, r5
 80044d0:	f000 f80c 	bl	80044ec <__swsetup_r>
 80044d4:	2800      	cmp	r0, #0
 80044d6:	d0cb      	beq.n	8004470 <__swbuf_r+0x28>
 80044d8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80044dc:	e7ea      	b.n	80044b4 <__swbuf_r+0x6c>
 80044de:	bf00      	nop
 80044e0:	08004fac 	.word	0x08004fac
 80044e4:	08004fcc 	.word	0x08004fcc
 80044e8:	08004f8c 	.word	0x08004f8c

080044ec <__swsetup_r>:
 80044ec:	4b32      	ldr	r3, [pc, #200]	; (80045b8 <__swsetup_r+0xcc>)
 80044ee:	b570      	push	{r4, r5, r6, lr}
 80044f0:	681d      	ldr	r5, [r3, #0]
 80044f2:	4606      	mov	r6, r0
 80044f4:	460c      	mov	r4, r1
 80044f6:	b125      	cbz	r5, 8004502 <__swsetup_r+0x16>
 80044f8:	69ab      	ldr	r3, [r5, #24]
 80044fa:	b913      	cbnz	r3, 8004502 <__swsetup_r+0x16>
 80044fc:	4628      	mov	r0, r5
 80044fe:	f000 f985 	bl	800480c <__sinit>
 8004502:	4b2e      	ldr	r3, [pc, #184]	; (80045bc <__swsetup_r+0xd0>)
 8004504:	429c      	cmp	r4, r3
 8004506:	d10f      	bne.n	8004528 <__swsetup_r+0x3c>
 8004508:	686c      	ldr	r4, [r5, #4]
 800450a:	89a3      	ldrh	r3, [r4, #12]
 800450c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004510:	0719      	lsls	r1, r3, #28
 8004512:	d42c      	bmi.n	800456e <__swsetup_r+0x82>
 8004514:	06dd      	lsls	r5, r3, #27
 8004516:	d411      	bmi.n	800453c <__swsetup_r+0x50>
 8004518:	2309      	movs	r3, #9
 800451a:	6033      	str	r3, [r6, #0]
 800451c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004520:	81a3      	strh	r3, [r4, #12]
 8004522:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004526:	e03e      	b.n	80045a6 <__swsetup_r+0xba>
 8004528:	4b25      	ldr	r3, [pc, #148]	; (80045c0 <__swsetup_r+0xd4>)
 800452a:	429c      	cmp	r4, r3
 800452c:	d101      	bne.n	8004532 <__swsetup_r+0x46>
 800452e:	68ac      	ldr	r4, [r5, #8]
 8004530:	e7eb      	b.n	800450a <__swsetup_r+0x1e>
 8004532:	4b24      	ldr	r3, [pc, #144]	; (80045c4 <__swsetup_r+0xd8>)
 8004534:	429c      	cmp	r4, r3
 8004536:	bf08      	it	eq
 8004538:	68ec      	ldreq	r4, [r5, #12]
 800453a:	e7e6      	b.n	800450a <__swsetup_r+0x1e>
 800453c:	0758      	lsls	r0, r3, #29
 800453e:	d512      	bpl.n	8004566 <__swsetup_r+0x7a>
 8004540:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004542:	b141      	cbz	r1, 8004556 <__swsetup_r+0x6a>
 8004544:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004548:	4299      	cmp	r1, r3
 800454a:	d002      	beq.n	8004552 <__swsetup_r+0x66>
 800454c:	4630      	mov	r0, r6
 800454e:	f000 fa63 	bl	8004a18 <_free_r>
 8004552:	2300      	movs	r3, #0
 8004554:	6363      	str	r3, [r4, #52]	; 0x34
 8004556:	89a3      	ldrh	r3, [r4, #12]
 8004558:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800455c:	81a3      	strh	r3, [r4, #12]
 800455e:	2300      	movs	r3, #0
 8004560:	6063      	str	r3, [r4, #4]
 8004562:	6923      	ldr	r3, [r4, #16]
 8004564:	6023      	str	r3, [r4, #0]
 8004566:	89a3      	ldrh	r3, [r4, #12]
 8004568:	f043 0308 	orr.w	r3, r3, #8
 800456c:	81a3      	strh	r3, [r4, #12]
 800456e:	6923      	ldr	r3, [r4, #16]
 8004570:	b94b      	cbnz	r3, 8004586 <__swsetup_r+0x9a>
 8004572:	89a3      	ldrh	r3, [r4, #12]
 8004574:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800457c:	d003      	beq.n	8004586 <__swsetup_r+0x9a>
 800457e:	4621      	mov	r1, r4
 8004580:	4630      	mov	r0, r6
 8004582:	f000 fa09 	bl	8004998 <__smakebuf_r>
 8004586:	89a0      	ldrh	r0, [r4, #12]
 8004588:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800458c:	f010 0301 	ands.w	r3, r0, #1
 8004590:	d00a      	beq.n	80045a8 <__swsetup_r+0xbc>
 8004592:	2300      	movs	r3, #0
 8004594:	60a3      	str	r3, [r4, #8]
 8004596:	6963      	ldr	r3, [r4, #20]
 8004598:	425b      	negs	r3, r3
 800459a:	61a3      	str	r3, [r4, #24]
 800459c:	6923      	ldr	r3, [r4, #16]
 800459e:	b943      	cbnz	r3, 80045b2 <__swsetup_r+0xc6>
 80045a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80045a4:	d1ba      	bne.n	800451c <__swsetup_r+0x30>
 80045a6:	bd70      	pop	{r4, r5, r6, pc}
 80045a8:	0781      	lsls	r1, r0, #30
 80045aa:	bf58      	it	pl
 80045ac:	6963      	ldrpl	r3, [r4, #20]
 80045ae:	60a3      	str	r3, [r4, #8]
 80045b0:	e7f4      	b.n	800459c <__swsetup_r+0xb0>
 80045b2:	2000      	movs	r0, #0
 80045b4:	e7f7      	b.n	80045a6 <__swsetup_r+0xba>
 80045b6:	bf00      	nop
 80045b8:	200000a4 	.word	0x200000a4
 80045bc:	08004fac 	.word	0x08004fac
 80045c0:	08004fcc 	.word	0x08004fcc
 80045c4:	08004f8c 	.word	0x08004f8c

080045c8 <abort>:
 80045c8:	b508      	push	{r3, lr}
 80045ca:	2006      	movs	r0, #6
 80045cc:	f000 fb3c 	bl	8004c48 <raise>
 80045d0:	2001      	movs	r0, #1
 80045d2:	f7fc fc27 	bl	8000e24 <_exit>
	...

080045d8 <__sflush_r>:
 80045d8:	898a      	ldrh	r2, [r1, #12]
 80045da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045de:	4605      	mov	r5, r0
 80045e0:	0710      	lsls	r0, r2, #28
 80045e2:	460c      	mov	r4, r1
 80045e4:	d458      	bmi.n	8004698 <__sflush_r+0xc0>
 80045e6:	684b      	ldr	r3, [r1, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	dc05      	bgt.n	80045f8 <__sflush_r+0x20>
 80045ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	dc02      	bgt.n	80045f8 <__sflush_r+0x20>
 80045f2:	2000      	movs	r0, #0
 80045f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045fa:	2e00      	cmp	r6, #0
 80045fc:	d0f9      	beq.n	80045f2 <__sflush_r+0x1a>
 80045fe:	2300      	movs	r3, #0
 8004600:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004604:	682f      	ldr	r7, [r5, #0]
 8004606:	602b      	str	r3, [r5, #0]
 8004608:	d032      	beq.n	8004670 <__sflush_r+0x98>
 800460a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800460c:	89a3      	ldrh	r3, [r4, #12]
 800460e:	075a      	lsls	r2, r3, #29
 8004610:	d505      	bpl.n	800461e <__sflush_r+0x46>
 8004612:	6863      	ldr	r3, [r4, #4]
 8004614:	1ac0      	subs	r0, r0, r3
 8004616:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004618:	b10b      	cbz	r3, 800461e <__sflush_r+0x46>
 800461a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800461c:	1ac0      	subs	r0, r0, r3
 800461e:	2300      	movs	r3, #0
 8004620:	4602      	mov	r2, r0
 8004622:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004624:	6a21      	ldr	r1, [r4, #32]
 8004626:	4628      	mov	r0, r5
 8004628:	47b0      	blx	r6
 800462a:	1c43      	adds	r3, r0, #1
 800462c:	89a3      	ldrh	r3, [r4, #12]
 800462e:	d106      	bne.n	800463e <__sflush_r+0x66>
 8004630:	6829      	ldr	r1, [r5, #0]
 8004632:	291d      	cmp	r1, #29
 8004634:	d82c      	bhi.n	8004690 <__sflush_r+0xb8>
 8004636:	4a2a      	ldr	r2, [pc, #168]	; (80046e0 <__sflush_r+0x108>)
 8004638:	40ca      	lsrs	r2, r1
 800463a:	07d6      	lsls	r6, r2, #31
 800463c:	d528      	bpl.n	8004690 <__sflush_r+0xb8>
 800463e:	2200      	movs	r2, #0
 8004640:	6062      	str	r2, [r4, #4]
 8004642:	04d9      	lsls	r1, r3, #19
 8004644:	6922      	ldr	r2, [r4, #16]
 8004646:	6022      	str	r2, [r4, #0]
 8004648:	d504      	bpl.n	8004654 <__sflush_r+0x7c>
 800464a:	1c42      	adds	r2, r0, #1
 800464c:	d101      	bne.n	8004652 <__sflush_r+0x7a>
 800464e:	682b      	ldr	r3, [r5, #0]
 8004650:	b903      	cbnz	r3, 8004654 <__sflush_r+0x7c>
 8004652:	6560      	str	r0, [r4, #84]	; 0x54
 8004654:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004656:	602f      	str	r7, [r5, #0]
 8004658:	2900      	cmp	r1, #0
 800465a:	d0ca      	beq.n	80045f2 <__sflush_r+0x1a>
 800465c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004660:	4299      	cmp	r1, r3
 8004662:	d002      	beq.n	800466a <__sflush_r+0x92>
 8004664:	4628      	mov	r0, r5
 8004666:	f000 f9d7 	bl	8004a18 <_free_r>
 800466a:	2000      	movs	r0, #0
 800466c:	6360      	str	r0, [r4, #52]	; 0x34
 800466e:	e7c1      	b.n	80045f4 <__sflush_r+0x1c>
 8004670:	6a21      	ldr	r1, [r4, #32]
 8004672:	2301      	movs	r3, #1
 8004674:	4628      	mov	r0, r5
 8004676:	47b0      	blx	r6
 8004678:	1c41      	adds	r1, r0, #1
 800467a:	d1c7      	bne.n	800460c <__sflush_r+0x34>
 800467c:	682b      	ldr	r3, [r5, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d0c4      	beq.n	800460c <__sflush_r+0x34>
 8004682:	2b1d      	cmp	r3, #29
 8004684:	d001      	beq.n	800468a <__sflush_r+0xb2>
 8004686:	2b16      	cmp	r3, #22
 8004688:	d101      	bne.n	800468e <__sflush_r+0xb6>
 800468a:	602f      	str	r7, [r5, #0]
 800468c:	e7b1      	b.n	80045f2 <__sflush_r+0x1a>
 800468e:	89a3      	ldrh	r3, [r4, #12]
 8004690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004694:	81a3      	strh	r3, [r4, #12]
 8004696:	e7ad      	b.n	80045f4 <__sflush_r+0x1c>
 8004698:	690f      	ldr	r7, [r1, #16]
 800469a:	2f00      	cmp	r7, #0
 800469c:	d0a9      	beq.n	80045f2 <__sflush_r+0x1a>
 800469e:	0793      	lsls	r3, r2, #30
 80046a0:	680e      	ldr	r6, [r1, #0]
 80046a2:	bf08      	it	eq
 80046a4:	694b      	ldreq	r3, [r1, #20]
 80046a6:	600f      	str	r7, [r1, #0]
 80046a8:	bf18      	it	ne
 80046aa:	2300      	movne	r3, #0
 80046ac:	eba6 0807 	sub.w	r8, r6, r7
 80046b0:	608b      	str	r3, [r1, #8]
 80046b2:	f1b8 0f00 	cmp.w	r8, #0
 80046b6:	dd9c      	ble.n	80045f2 <__sflush_r+0x1a>
 80046b8:	6a21      	ldr	r1, [r4, #32]
 80046ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80046bc:	4643      	mov	r3, r8
 80046be:	463a      	mov	r2, r7
 80046c0:	4628      	mov	r0, r5
 80046c2:	47b0      	blx	r6
 80046c4:	2800      	cmp	r0, #0
 80046c6:	dc06      	bgt.n	80046d6 <__sflush_r+0xfe>
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ce:	81a3      	strh	r3, [r4, #12]
 80046d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046d4:	e78e      	b.n	80045f4 <__sflush_r+0x1c>
 80046d6:	4407      	add	r7, r0
 80046d8:	eba8 0800 	sub.w	r8, r8, r0
 80046dc:	e7e9      	b.n	80046b2 <__sflush_r+0xda>
 80046de:	bf00      	nop
 80046e0:	20400001 	.word	0x20400001

080046e4 <_fflush_r>:
 80046e4:	b538      	push	{r3, r4, r5, lr}
 80046e6:	690b      	ldr	r3, [r1, #16]
 80046e8:	4605      	mov	r5, r0
 80046ea:	460c      	mov	r4, r1
 80046ec:	b913      	cbnz	r3, 80046f4 <_fflush_r+0x10>
 80046ee:	2500      	movs	r5, #0
 80046f0:	4628      	mov	r0, r5
 80046f2:	bd38      	pop	{r3, r4, r5, pc}
 80046f4:	b118      	cbz	r0, 80046fe <_fflush_r+0x1a>
 80046f6:	6983      	ldr	r3, [r0, #24]
 80046f8:	b90b      	cbnz	r3, 80046fe <_fflush_r+0x1a>
 80046fa:	f000 f887 	bl	800480c <__sinit>
 80046fe:	4b14      	ldr	r3, [pc, #80]	; (8004750 <_fflush_r+0x6c>)
 8004700:	429c      	cmp	r4, r3
 8004702:	d11b      	bne.n	800473c <_fflush_r+0x58>
 8004704:	686c      	ldr	r4, [r5, #4]
 8004706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d0ef      	beq.n	80046ee <_fflush_r+0xa>
 800470e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004710:	07d0      	lsls	r0, r2, #31
 8004712:	d404      	bmi.n	800471e <_fflush_r+0x3a>
 8004714:	0599      	lsls	r1, r3, #22
 8004716:	d402      	bmi.n	800471e <_fflush_r+0x3a>
 8004718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800471a:	f000 f915 	bl	8004948 <__retarget_lock_acquire_recursive>
 800471e:	4628      	mov	r0, r5
 8004720:	4621      	mov	r1, r4
 8004722:	f7ff ff59 	bl	80045d8 <__sflush_r>
 8004726:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004728:	07da      	lsls	r2, r3, #31
 800472a:	4605      	mov	r5, r0
 800472c:	d4e0      	bmi.n	80046f0 <_fflush_r+0xc>
 800472e:	89a3      	ldrh	r3, [r4, #12]
 8004730:	059b      	lsls	r3, r3, #22
 8004732:	d4dd      	bmi.n	80046f0 <_fflush_r+0xc>
 8004734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004736:	f000 f908 	bl	800494a <__retarget_lock_release_recursive>
 800473a:	e7d9      	b.n	80046f0 <_fflush_r+0xc>
 800473c:	4b05      	ldr	r3, [pc, #20]	; (8004754 <_fflush_r+0x70>)
 800473e:	429c      	cmp	r4, r3
 8004740:	d101      	bne.n	8004746 <_fflush_r+0x62>
 8004742:	68ac      	ldr	r4, [r5, #8]
 8004744:	e7df      	b.n	8004706 <_fflush_r+0x22>
 8004746:	4b04      	ldr	r3, [pc, #16]	; (8004758 <_fflush_r+0x74>)
 8004748:	429c      	cmp	r4, r3
 800474a:	bf08      	it	eq
 800474c:	68ec      	ldreq	r4, [r5, #12]
 800474e:	e7da      	b.n	8004706 <_fflush_r+0x22>
 8004750:	08004fac 	.word	0x08004fac
 8004754:	08004fcc 	.word	0x08004fcc
 8004758:	08004f8c 	.word	0x08004f8c

0800475c <std>:
 800475c:	2300      	movs	r3, #0
 800475e:	b510      	push	{r4, lr}
 8004760:	4604      	mov	r4, r0
 8004762:	e9c0 3300 	strd	r3, r3, [r0]
 8004766:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800476a:	6083      	str	r3, [r0, #8]
 800476c:	8181      	strh	r1, [r0, #12]
 800476e:	6643      	str	r3, [r0, #100]	; 0x64
 8004770:	81c2      	strh	r2, [r0, #14]
 8004772:	6183      	str	r3, [r0, #24]
 8004774:	4619      	mov	r1, r3
 8004776:	2208      	movs	r2, #8
 8004778:	305c      	adds	r0, #92	; 0x5c
 800477a:	f7ff fb6f 	bl	8003e5c <memset>
 800477e:	4b05      	ldr	r3, [pc, #20]	; (8004794 <std+0x38>)
 8004780:	6263      	str	r3, [r4, #36]	; 0x24
 8004782:	4b05      	ldr	r3, [pc, #20]	; (8004798 <std+0x3c>)
 8004784:	62a3      	str	r3, [r4, #40]	; 0x28
 8004786:	4b05      	ldr	r3, [pc, #20]	; (800479c <std+0x40>)
 8004788:	62e3      	str	r3, [r4, #44]	; 0x2c
 800478a:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <std+0x44>)
 800478c:	6224      	str	r4, [r4, #32]
 800478e:	6323      	str	r3, [r4, #48]	; 0x30
 8004790:	bd10      	pop	{r4, pc}
 8004792:	bf00      	nop
 8004794:	08004c81 	.word	0x08004c81
 8004798:	08004ca3 	.word	0x08004ca3
 800479c:	08004cdb 	.word	0x08004cdb
 80047a0:	08004cff 	.word	0x08004cff

080047a4 <_cleanup_r>:
 80047a4:	4901      	ldr	r1, [pc, #4]	; (80047ac <_cleanup_r+0x8>)
 80047a6:	f000 b8af 	b.w	8004908 <_fwalk_reent>
 80047aa:	bf00      	nop
 80047ac:	080046e5 	.word	0x080046e5

080047b0 <__sfmoreglue>:
 80047b0:	b570      	push	{r4, r5, r6, lr}
 80047b2:	2268      	movs	r2, #104	; 0x68
 80047b4:	1e4d      	subs	r5, r1, #1
 80047b6:	4355      	muls	r5, r2
 80047b8:	460e      	mov	r6, r1
 80047ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80047be:	f000 f997 	bl	8004af0 <_malloc_r>
 80047c2:	4604      	mov	r4, r0
 80047c4:	b140      	cbz	r0, 80047d8 <__sfmoreglue+0x28>
 80047c6:	2100      	movs	r1, #0
 80047c8:	e9c0 1600 	strd	r1, r6, [r0]
 80047cc:	300c      	adds	r0, #12
 80047ce:	60a0      	str	r0, [r4, #8]
 80047d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80047d4:	f7ff fb42 	bl	8003e5c <memset>
 80047d8:	4620      	mov	r0, r4
 80047da:	bd70      	pop	{r4, r5, r6, pc}

080047dc <__sfp_lock_acquire>:
 80047dc:	4801      	ldr	r0, [pc, #4]	; (80047e4 <__sfp_lock_acquire+0x8>)
 80047de:	f000 b8b3 	b.w	8004948 <__retarget_lock_acquire_recursive>
 80047e2:	bf00      	nop
 80047e4:	2000095d 	.word	0x2000095d

080047e8 <__sfp_lock_release>:
 80047e8:	4801      	ldr	r0, [pc, #4]	; (80047f0 <__sfp_lock_release+0x8>)
 80047ea:	f000 b8ae 	b.w	800494a <__retarget_lock_release_recursive>
 80047ee:	bf00      	nop
 80047f0:	2000095d 	.word	0x2000095d

080047f4 <__sinit_lock_acquire>:
 80047f4:	4801      	ldr	r0, [pc, #4]	; (80047fc <__sinit_lock_acquire+0x8>)
 80047f6:	f000 b8a7 	b.w	8004948 <__retarget_lock_acquire_recursive>
 80047fa:	bf00      	nop
 80047fc:	2000095e 	.word	0x2000095e

08004800 <__sinit_lock_release>:
 8004800:	4801      	ldr	r0, [pc, #4]	; (8004808 <__sinit_lock_release+0x8>)
 8004802:	f000 b8a2 	b.w	800494a <__retarget_lock_release_recursive>
 8004806:	bf00      	nop
 8004808:	2000095e 	.word	0x2000095e

0800480c <__sinit>:
 800480c:	b510      	push	{r4, lr}
 800480e:	4604      	mov	r4, r0
 8004810:	f7ff fff0 	bl	80047f4 <__sinit_lock_acquire>
 8004814:	69a3      	ldr	r3, [r4, #24]
 8004816:	b11b      	cbz	r3, 8004820 <__sinit+0x14>
 8004818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800481c:	f7ff bff0 	b.w	8004800 <__sinit_lock_release>
 8004820:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004824:	6523      	str	r3, [r4, #80]	; 0x50
 8004826:	4b13      	ldr	r3, [pc, #76]	; (8004874 <__sinit+0x68>)
 8004828:	4a13      	ldr	r2, [pc, #76]	; (8004878 <__sinit+0x6c>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	62a2      	str	r2, [r4, #40]	; 0x28
 800482e:	42a3      	cmp	r3, r4
 8004830:	bf04      	itt	eq
 8004832:	2301      	moveq	r3, #1
 8004834:	61a3      	streq	r3, [r4, #24]
 8004836:	4620      	mov	r0, r4
 8004838:	f000 f820 	bl	800487c <__sfp>
 800483c:	6060      	str	r0, [r4, #4]
 800483e:	4620      	mov	r0, r4
 8004840:	f000 f81c 	bl	800487c <__sfp>
 8004844:	60a0      	str	r0, [r4, #8]
 8004846:	4620      	mov	r0, r4
 8004848:	f000 f818 	bl	800487c <__sfp>
 800484c:	2200      	movs	r2, #0
 800484e:	60e0      	str	r0, [r4, #12]
 8004850:	2104      	movs	r1, #4
 8004852:	6860      	ldr	r0, [r4, #4]
 8004854:	f7ff ff82 	bl	800475c <std>
 8004858:	68a0      	ldr	r0, [r4, #8]
 800485a:	2201      	movs	r2, #1
 800485c:	2109      	movs	r1, #9
 800485e:	f7ff ff7d 	bl	800475c <std>
 8004862:	68e0      	ldr	r0, [r4, #12]
 8004864:	2202      	movs	r2, #2
 8004866:	2112      	movs	r1, #18
 8004868:	f7ff ff78 	bl	800475c <std>
 800486c:	2301      	movs	r3, #1
 800486e:	61a3      	str	r3, [r4, #24]
 8004870:	e7d2      	b.n	8004818 <__sinit+0xc>
 8004872:	bf00      	nop
 8004874:	08004f54 	.word	0x08004f54
 8004878:	080047a5 	.word	0x080047a5

0800487c <__sfp>:
 800487c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800487e:	4607      	mov	r7, r0
 8004880:	f7ff ffac 	bl	80047dc <__sfp_lock_acquire>
 8004884:	4b1e      	ldr	r3, [pc, #120]	; (8004900 <__sfp+0x84>)
 8004886:	681e      	ldr	r6, [r3, #0]
 8004888:	69b3      	ldr	r3, [r6, #24]
 800488a:	b913      	cbnz	r3, 8004892 <__sfp+0x16>
 800488c:	4630      	mov	r0, r6
 800488e:	f7ff ffbd 	bl	800480c <__sinit>
 8004892:	3648      	adds	r6, #72	; 0x48
 8004894:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004898:	3b01      	subs	r3, #1
 800489a:	d503      	bpl.n	80048a4 <__sfp+0x28>
 800489c:	6833      	ldr	r3, [r6, #0]
 800489e:	b30b      	cbz	r3, 80048e4 <__sfp+0x68>
 80048a0:	6836      	ldr	r6, [r6, #0]
 80048a2:	e7f7      	b.n	8004894 <__sfp+0x18>
 80048a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80048a8:	b9d5      	cbnz	r5, 80048e0 <__sfp+0x64>
 80048aa:	4b16      	ldr	r3, [pc, #88]	; (8004904 <__sfp+0x88>)
 80048ac:	60e3      	str	r3, [r4, #12]
 80048ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80048b2:	6665      	str	r5, [r4, #100]	; 0x64
 80048b4:	f000 f847 	bl	8004946 <__retarget_lock_init_recursive>
 80048b8:	f7ff ff96 	bl	80047e8 <__sfp_lock_release>
 80048bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80048c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80048c4:	6025      	str	r5, [r4, #0]
 80048c6:	61a5      	str	r5, [r4, #24]
 80048c8:	2208      	movs	r2, #8
 80048ca:	4629      	mov	r1, r5
 80048cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80048d0:	f7ff fac4 	bl	8003e5c <memset>
 80048d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80048d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80048dc:	4620      	mov	r0, r4
 80048de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048e0:	3468      	adds	r4, #104	; 0x68
 80048e2:	e7d9      	b.n	8004898 <__sfp+0x1c>
 80048e4:	2104      	movs	r1, #4
 80048e6:	4638      	mov	r0, r7
 80048e8:	f7ff ff62 	bl	80047b0 <__sfmoreglue>
 80048ec:	4604      	mov	r4, r0
 80048ee:	6030      	str	r0, [r6, #0]
 80048f0:	2800      	cmp	r0, #0
 80048f2:	d1d5      	bne.n	80048a0 <__sfp+0x24>
 80048f4:	f7ff ff78 	bl	80047e8 <__sfp_lock_release>
 80048f8:	230c      	movs	r3, #12
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	e7ee      	b.n	80048dc <__sfp+0x60>
 80048fe:	bf00      	nop
 8004900:	08004f54 	.word	0x08004f54
 8004904:	ffff0001 	.word	0xffff0001

08004908 <_fwalk_reent>:
 8004908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800490c:	4606      	mov	r6, r0
 800490e:	4688      	mov	r8, r1
 8004910:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004914:	2700      	movs	r7, #0
 8004916:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800491a:	f1b9 0901 	subs.w	r9, r9, #1
 800491e:	d505      	bpl.n	800492c <_fwalk_reent+0x24>
 8004920:	6824      	ldr	r4, [r4, #0]
 8004922:	2c00      	cmp	r4, #0
 8004924:	d1f7      	bne.n	8004916 <_fwalk_reent+0xe>
 8004926:	4638      	mov	r0, r7
 8004928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800492c:	89ab      	ldrh	r3, [r5, #12]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d907      	bls.n	8004942 <_fwalk_reent+0x3a>
 8004932:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004936:	3301      	adds	r3, #1
 8004938:	d003      	beq.n	8004942 <_fwalk_reent+0x3a>
 800493a:	4629      	mov	r1, r5
 800493c:	4630      	mov	r0, r6
 800493e:	47c0      	blx	r8
 8004940:	4307      	orrs	r7, r0
 8004942:	3568      	adds	r5, #104	; 0x68
 8004944:	e7e9      	b.n	800491a <_fwalk_reent+0x12>

08004946 <__retarget_lock_init_recursive>:
 8004946:	4770      	bx	lr

08004948 <__retarget_lock_acquire_recursive>:
 8004948:	4770      	bx	lr

0800494a <__retarget_lock_release_recursive>:
 800494a:	4770      	bx	lr

0800494c <__swhatbuf_r>:
 800494c:	b570      	push	{r4, r5, r6, lr}
 800494e:	460e      	mov	r6, r1
 8004950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004954:	2900      	cmp	r1, #0
 8004956:	b096      	sub	sp, #88	; 0x58
 8004958:	4614      	mov	r4, r2
 800495a:	461d      	mov	r5, r3
 800495c:	da08      	bge.n	8004970 <__swhatbuf_r+0x24>
 800495e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	602a      	str	r2, [r5, #0]
 8004966:	061a      	lsls	r2, r3, #24
 8004968:	d410      	bmi.n	800498c <__swhatbuf_r+0x40>
 800496a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800496e:	e00e      	b.n	800498e <__swhatbuf_r+0x42>
 8004970:	466a      	mov	r2, sp
 8004972:	f000 f9eb 	bl	8004d4c <_fstat_r>
 8004976:	2800      	cmp	r0, #0
 8004978:	dbf1      	blt.n	800495e <__swhatbuf_r+0x12>
 800497a:	9a01      	ldr	r2, [sp, #4]
 800497c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004980:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004984:	425a      	negs	r2, r3
 8004986:	415a      	adcs	r2, r3
 8004988:	602a      	str	r2, [r5, #0]
 800498a:	e7ee      	b.n	800496a <__swhatbuf_r+0x1e>
 800498c:	2340      	movs	r3, #64	; 0x40
 800498e:	2000      	movs	r0, #0
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	b016      	add	sp, #88	; 0x58
 8004994:	bd70      	pop	{r4, r5, r6, pc}
	...

08004998 <__smakebuf_r>:
 8004998:	898b      	ldrh	r3, [r1, #12]
 800499a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800499c:	079d      	lsls	r5, r3, #30
 800499e:	4606      	mov	r6, r0
 80049a0:	460c      	mov	r4, r1
 80049a2:	d507      	bpl.n	80049b4 <__smakebuf_r+0x1c>
 80049a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80049a8:	6023      	str	r3, [r4, #0]
 80049aa:	6123      	str	r3, [r4, #16]
 80049ac:	2301      	movs	r3, #1
 80049ae:	6163      	str	r3, [r4, #20]
 80049b0:	b002      	add	sp, #8
 80049b2:	bd70      	pop	{r4, r5, r6, pc}
 80049b4:	ab01      	add	r3, sp, #4
 80049b6:	466a      	mov	r2, sp
 80049b8:	f7ff ffc8 	bl	800494c <__swhatbuf_r>
 80049bc:	9900      	ldr	r1, [sp, #0]
 80049be:	4605      	mov	r5, r0
 80049c0:	4630      	mov	r0, r6
 80049c2:	f000 f895 	bl	8004af0 <_malloc_r>
 80049c6:	b948      	cbnz	r0, 80049dc <__smakebuf_r+0x44>
 80049c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049cc:	059a      	lsls	r2, r3, #22
 80049ce:	d4ef      	bmi.n	80049b0 <__smakebuf_r+0x18>
 80049d0:	f023 0303 	bic.w	r3, r3, #3
 80049d4:	f043 0302 	orr.w	r3, r3, #2
 80049d8:	81a3      	strh	r3, [r4, #12]
 80049da:	e7e3      	b.n	80049a4 <__smakebuf_r+0xc>
 80049dc:	4b0d      	ldr	r3, [pc, #52]	; (8004a14 <__smakebuf_r+0x7c>)
 80049de:	62b3      	str	r3, [r6, #40]	; 0x28
 80049e0:	89a3      	ldrh	r3, [r4, #12]
 80049e2:	6020      	str	r0, [r4, #0]
 80049e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049e8:	81a3      	strh	r3, [r4, #12]
 80049ea:	9b00      	ldr	r3, [sp, #0]
 80049ec:	6163      	str	r3, [r4, #20]
 80049ee:	9b01      	ldr	r3, [sp, #4]
 80049f0:	6120      	str	r0, [r4, #16]
 80049f2:	b15b      	cbz	r3, 8004a0c <__smakebuf_r+0x74>
 80049f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049f8:	4630      	mov	r0, r6
 80049fa:	f000 f9b9 	bl	8004d70 <_isatty_r>
 80049fe:	b128      	cbz	r0, 8004a0c <__smakebuf_r+0x74>
 8004a00:	89a3      	ldrh	r3, [r4, #12]
 8004a02:	f023 0303 	bic.w	r3, r3, #3
 8004a06:	f043 0301 	orr.w	r3, r3, #1
 8004a0a:	81a3      	strh	r3, [r4, #12]
 8004a0c:	89a0      	ldrh	r0, [r4, #12]
 8004a0e:	4305      	orrs	r5, r0
 8004a10:	81a5      	strh	r5, [r4, #12]
 8004a12:	e7cd      	b.n	80049b0 <__smakebuf_r+0x18>
 8004a14:	080047a5 	.word	0x080047a5

08004a18 <_free_r>:
 8004a18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a1a:	2900      	cmp	r1, #0
 8004a1c:	d044      	beq.n	8004aa8 <_free_r+0x90>
 8004a1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a22:	9001      	str	r0, [sp, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f1a1 0404 	sub.w	r4, r1, #4
 8004a2a:	bfb8      	it	lt
 8004a2c:	18e4      	addlt	r4, r4, r3
 8004a2e:	f000 f9c1 	bl	8004db4 <__malloc_lock>
 8004a32:	4a1e      	ldr	r2, [pc, #120]	; (8004aac <_free_r+0x94>)
 8004a34:	9801      	ldr	r0, [sp, #4]
 8004a36:	6813      	ldr	r3, [r2, #0]
 8004a38:	b933      	cbnz	r3, 8004a48 <_free_r+0x30>
 8004a3a:	6063      	str	r3, [r4, #4]
 8004a3c:	6014      	str	r4, [r2, #0]
 8004a3e:	b003      	add	sp, #12
 8004a40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a44:	f000 b9bc 	b.w	8004dc0 <__malloc_unlock>
 8004a48:	42a3      	cmp	r3, r4
 8004a4a:	d908      	bls.n	8004a5e <_free_r+0x46>
 8004a4c:	6825      	ldr	r5, [r4, #0]
 8004a4e:	1961      	adds	r1, r4, r5
 8004a50:	428b      	cmp	r3, r1
 8004a52:	bf01      	itttt	eq
 8004a54:	6819      	ldreq	r1, [r3, #0]
 8004a56:	685b      	ldreq	r3, [r3, #4]
 8004a58:	1949      	addeq	r1, r1, r5
 8004a5a:	6021      	streq	r1, [r4, #0]
 8004a5c:	e7ed      	b.n	8004a3a <_free_r+0x22>
 8004a5e:	461a      	mov	r2, r3
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	b10b      	cbz	r3, 8004a68 <_free_r+0x50>
 8004a64:	42a3      	cmp	r3, r4
 8004a66:	d9fa      	bls.n	8004a5e <_free_r+0x46>
 8004a68:	6811      	ldr	r1, [r2, #0]
 8004a6a:	1855      	adds	r5, r2, r1
 8004a6c:	42a5      	cmp	r5, r4
 8004a6e:	d10b      	bne.n	8004a88 <_free_r+0x70>
 8004a70:	6824      	ldr	r4, [r4, #0]
 8004a72:	4421      	add	r1, r4
 8004a74:	1854      	adds	r4, r2, r1
 8004a76:	42a3      	cmp	r3, r4
 8004a78:	6011      	str	r1, [r2, #0]
 8004a7a:	d1e0      	bne.n	8004a3e <_free_r+0x26>
 8004a7c:	681c      	ldr	r4, [r3, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	6053      	str	r3, [r2, #4]
 8004a82:	4421      	add	r1, r4
 8004a84:	6011      	str	r1, [r2, #0]
 8004a86:	e7da      	b.n	8004a3e <_free_r+0x26>
 8004a88:	d902      	bls.n	8004a90 <_free_r+0x78>
 8004a8a:	230c      	movs	r3, #12
 8004a8c:	6003      	str	r3, [r0, #0]
 8004a8e:	e7d6      	b.n	8004a3e <_free_r+0x26>
 8004a90:	6825      	ldr	r5, [r4, #0]
 8004a92:	1961      	adds	r1, r4, r5
 8004a94:	428b      	cmp	r3, r1
 8004a96:	bf04      	itt	eq
 8004a98:	6819      	ldreq	r1, [r3, #0]
 8004a9a:	685b      	ldreq	r3, [r3, #4]
 8004a9c:	6063      	str	r3, [r4, #4]
 8004a9e:	bf04      	itt	eq
 8004aa0:	1949      	addeq	r1, r1, r5
 8004aa2:	6021      	streq	r1, [r4, #0]
 8004aa4:	6054      	str	r4, [r2, #4]
 8004aa6:	e7ca      	b.n	8004a3e <_free_r+0x26>
 8004aa8:	b003      	add	sp, #12
 8004aaa:	bd30      	pop	{r4, r5, pc}
 8004aac:	20000960 	.word	0x20000960

08004ab0 <sbrk_aligned>:
 8004ab0:	b570      	push	{r4, r5, r6, lr}
 8004ab2:	4e0e      	ldr	r6, [pc, #56]	; (8004aec <sbrk_aligned+0x3c>)
 8004ab4:	460c      	mov	r4, r1
 8004ab6:	6831      	ldr	r1, [r6, #0]
 8004ab8:	4605      	mov	r5, r0
 8004aba:	b911      	cbnz	r1, 8004ac2 <sbrk_aligned+0x12>
 8004abc:	f000 f88c 	bl	8004bd8 <_sbrk_r>
 8004ac0:	6030      	str	r0, [r6, #0]
 8004ac2:	4621      	mov	r1, r4
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	f000 f887 	bl	8004bd8 <_sbrk_r>
 8004aca:	1c43      	adds	r3, r0, #1
 8004acc:	d00a      	beq.n	8004ae4 <sbrk_aligned+0x34>
 8004ace:	1cc4      	adds	r4, r0, #3
 8004ad0:	f024 0403 	bic.w	r4, r4, #3
 8004ad4:	42a0      	cmp	r0, r4
 8004ad6:	d007      	beq.n	8004ae8 <sbrk_aligned+0x38>
 8004ad8:	1a21      	subs	r1, r4, r0
 8004ada:	4628      	mov	r0, r5
 8004adc:	f000 f87c 	bl	8004bd8 <_sbrk_r>
 8004ae0:	3001      	adds	r0, #1
 8004ae2:	d101      	bne.n	8004ae8 <sbrk_aligned+0x38>
 8004ae4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004ae8:	4620      	mov	r0, r4
 8004aea:	bd70      	pop	{r4, r5, r6, pc}
 8004aec:	20000964 	.word	0x20000964

08004af0 <_malloc_r>:
 8004af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004af4:	1ccd      	adds	r5, r1, #3
 8004af6:	f025 0503 	bic.w	r5, r5, #3
 8004afa:	3508      	adds	r5, #8
 8004afc:	2d0c      	cmp	r5, #12
 8004afe:	bf38      	it	cc
 8004b00:	250c      	movcc	r5, #12
 8004b02:	2d00      	cmp	r5, #0
 8004b04:	4607      	mov	r7, r0
 8004b06:	db01      	blt.n	8004b0c <_malloc_r+0x1c>
 8004b08:	42a9      	cmp	r1, r5
 8004b0a:	d905      	bls.n	8004b18 <_malloc_r+0x28>
 8004b0c:	230c      	movs	r3, #12
 8004b0e:	603b      	str	r3, [r7, #0]
 8004b10:	2600      	movs	r6, #0
 8004b12:	4630      	mov	r0, r6
 8004b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b18:	4e2e      	ldr	r6, [pc, #184]	; (8004bd4 <_malloc_r+0xe4>)
 8004b1a:	f000 f94b 	bl	8004db4 <__malloc_lock>
 8004b1e:	6833      	ldr	r3, [r6, #0]
 8004b20:	461c      	mov	r4, r3
 8004b22:	bb34      	cbnz	r4, 8004b72 <_malloc_r+0x82>
 8004b24:	4629      	mov	r1, r5
 8004b26:	4638      	mov	r0, r7
 8004b28:	f7ff ffc2 	bl	8004ab0 <sbrk_aligned>
 8004b2c:	1c43      	adds	r3, r0, #1
 8004b2e:	4604      	mov	r4, r0
 8004b30:	d14d      	bne.n	8004bce <_malloc_r+0xde>
 8004b32:	6834      	ldr	r4, [r6, #0]
 8004b34:	4626      	mov	r6, r4
 8004b36:	2e00      	cmp	r6, #0
 8004b38:	d140      	bne.n	8004bbc <_malloc_r+0xcc>
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	4631      	mov	r1, r6
 8004b3e:	4638      	mov	r0, r7
 8004b40:	eb04 0803 	add.w	r8, r4, r3
 8004b44:	f000 f848 	bl	8004bd8 <_sbrk_r>
 8004b48:	4580      	cmp	r8, r0
 8004b4a:	d13a      	bne.n	8004bc2 <_malloc_r+0xd2>
 8004b4c:	6821      	ldr	r1, [r4, #0]
 8004b4e:	3503      	adds	r5, #3
 8004b50:	1a6d      	subs	r5, r5, r1
 8004b52:	f025 0503 	bic.w	r5, r5, #3
 8004b56:	3508      	adds	r5, #8
 8004b58:	2d0c      	cmp	r5, #12
 8004b5a:	bf38      	it	cc
 8004b5c:	250c      	movcc	r5, #12
 8004b5e:	4629      	mov	r1, r5
 8004b60:	4638      	mov	r0, r7
 8004b62:	f7ff ffa5 	bl	8004ab0 <sbrk_aligned>
 8004b66:	3001      	adds	r0, #1
 8004b68:	d02b      	beq.n	8004bc2 <_malloc_r+0xd2>
 8004b6a:	6823      	ldr	r3, [r4, #0]
 8004b6c:	442b      	add	r3, r5
 8004b6e:	6023      	str	r3, [r4, #0]
 8004b70:	e00e      	b.n	8004b90 <_malloc_r+0xa0>
 8004b72:	6822      	ldr	r2, [r4, #0]
 8004b74:	1b52      	subs	r2, r2, r5
 8004b76:	d41e      	bmi.n	8004bb6 <_malloc_r+0xc6>
 8004b78:	2a0b      	cmp	r2, #11
 8004b7a:	d916      	bls.n	8004baa <_malloc_r+0xba>
 8004b7c:	1961      	adds	r1, r4, r5
 8004b7e:	42a3      	cmp	r3, r4
 8004b80:	6025      	str	r5, [r4, #0]
 8004b82:	bf18      	it	ne
 8004b84:	6059      	strne	r1, [r3, #4]
 8004b86:	6863      	ldr	r3, [r4, #4]
 8004b88:	bf08      	it	eq
 8004b8a:	6031      	streq	r1, [r6, #0]
 8004b8c:	5162      	str	r2, [r4, r5]
 8004b8e:	604b      	str	r3, [r1, #4]
 8004b90:	4638      	mov	r0, r7
 8004b92:	f104 060b 	add.w	r6, r4, #11
 8004b96:	f000 f913 	bl	8004dc0 <__malloc_unlock>
 8004b9a:	f026 0607 	bic.w	r6, r6, #7
 8004b9e:	1d23      	adds	r3, r4, #4
 8004ba0:	1af2      	subs	r2, r6, r3
 8004ba2:	d0b6      	beq.n	8004b12 <_malloc_r+0x22>
 8004ba4:	1b9b      	subs	r3, r3, r6
 8004ba6:	50a3      	str	r3, [r4, r2]
 8004ba8:	e7b3      	b.n	8004b12 <_malloc_r+0x22>
 8004baa:	6862      	ldr	r2, [r4, #4]
 8004bac:	42a3      	cmp	r3, r4
 8004bae:	bf0c      	ite	eq
 8004bb0:	6032      	streq	r2, [r6, #0]
 8004bb2:	605a      	strne	r2, [r3, #4]
 8004bb4:	e7ec      	b.n	8004b90 <_malloc_r+0xa0>
 8004bb6:	4623      	mov	r3, r4
 8004bb8:	6864      	ldr	r4, [r4, #4]
 8004bba:	e7b2      	b.n	8004b22 <_malloc_r+0x32>
 8004bbc:	4634      	mov	r4, r6
 8004bbe:	6876      	ldr	r6, [r6, #4]
 8004bc0:	e7b9      	b.n	8004b36 <_malloc_r+0x46>
 8004bc2:	230c      	movs	r3, #12
 8004bc4:	603b      	str	r3, [r7, #0]
 8004bc6:	4638      	mov	r0, r7
 8004bc8:	f000 f8fa 	bl	8004dc0 <__malloc_unlock>
 8004bcc:	e7a1      	b.n	8004b12 <_malloc_r+0x22>
 8004bce:	6025      	str	r5, [r4, #0]
 8004bd0:	e7de      	b.n	8004b90 <_malloc_r+0xa0>
 8004bd2:	bf00      	nop
 8004bd4:	20000960 	.word	0x20000960

08004bd8 <_sbrk_r>:
 8004bd8:	b538      	push	{r3, r4, r5, lr}
 8004bda:	4d06      	ldr	r5, [pc, #24]	; (8004bf4 <_sbrk_r+0x1c>)
 8004bdc:	2300      	movs	r3, #0
 8004bde:	4604      	mov	r4, r0
 8004be0:	4608      	mov	r0, r1
 8004be2:	602b      	str	r3, [r5, #0]
 8004be4:	f7fc f996 	bl	8000f14 <_sbrk>
 8004be8:	1c43      	adds	r3, r0, #1
 8004bea:	d102      	bne.n	8004bf2 <_sbrk_r+0x1a>
 8004bec:	682b      	ldr	r3, [r5, #0]
 8004bee:	b103      	cbz	r3, 8004bf2 <_sbrk_r+0x1a>
 8004bf0:	6023      	str	r3, [r4, #0]
 8004bf2:	bd38      	pop	{r3, r4, r5, pc}
 8004bf4:	20000968 	.word	0x20000968

08004bf8 <_raise_r>:
 8004bf8:	291f      	cmp	r1, #31
 8004bfa:	b538      	push	{r3, r4, r5, lr}
 8004bfc:	4604      	mov	r4, r0
 8004bfe:	460d      	mov	r5, r1
 8004c00:	d904      	bls.n	8004c0c <_raise_r+0x14>
 8004c02:	2316      	movs	r3, #22
 8004c04:	6003      	str	r3, [r0, #0]
 8004c06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c0a:	bd38      	pop	{r3, r4, r5, pc}
 8004c0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004c0e:	b112      	cbz	r2, 8004c16 <_raise_r+0x1e>
 8004c10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004c14:	b94b      	cbnz	r3, 8004c2a <_raise_r+0x32>
 8004c16:	4620      	mov	r0, r4
 8004c18:	f000 f830 	bl	8004c7c <_getpid_r>
 8004c1c:	462a      	mov	r2, r5
 8004c1e:	4601      	mov	r1, r0
 8004c20:	4620      	mov	r0, r4
 8004c22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c26:	f000 b817 	b.w	8004c58 <_kill_r>
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d00a      	beq.n	8004c44 <_raise_r+0x4c>
 8004c2e:	1c59      	adds	r1, r3, #1
 8004c30:	d103      	bne.n	8004c3a <_raise_r+0x42>
 8004c32:	2316      	movs	r3, #22
 8004c34:	6003      	str	r3, [r0, #0]
 8004c36:	2001      	movs	r0, #1
 8004c38:	e7e7      	b.n	8004c0a <_raise_r+0x12>
 8004c3a:	2400      	movs	r4, #0
 8004c3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004c40:	4628      	mov	r0, r5
 8004c42:	4798      	blx	r3
 8004c44:	2000      	movs	r0, #0
 8004c46:	e7e0      	b.n	8004c0a <_raise_r+0x12>

08004c48 <raise>:
 8004c48:	4b02      	ldr	r3, [pc, #8]	; (8004c54 <raise+0xc>)
 8004c4a:	4601      	mov	r1, r0
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	f7ff bfd3 	b.w	8004bf8 <_raise_r>
 8004c52:	bf00      	nop
 8004c54:	200000a4 	.word	0x200000a4

08004c58 <_kill_r>:
 8004c58:	b538      	push	{r3, r4, r5, lr}
 8004c5a:	4d07      	ldr	r5, [pc, #28]	; (8004c78 <_kill_r+0x20>)
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	4604      	mov	r4, r0
 8004c60:	4608      	mov	r0, r1
 8004c62:	4611      	mov	r1, r2
 8004c64:	602b      	str	r3, [r5, #0]
 8004c66:	f7fc f8cd 	bl	8000e04 <_kill>
 8004c6a:	1c43      	adds	r3, r0, #1
 8004c6c:	d102      	bne.n	8004c74 <_kill_r+0x1c>
 8004c6e:	682b      	ldr	r3, [r5, #0]
 8004c70:	b103      	cbz	r3, 8004c74 <_kill_r+0x1c>
 8004c72:	6023      	str	r3, [r4, #0]
 8004c74:	bd38      	pop	{r3, r4, r5, pc}
 8004c76:	bf00      	nop
 8004c78:	20000968 	.word	0x20000968

08004c7c <_getpid_r>:
 8004c7c:	f7fc b8ba 	b.w	8000df4 <_getpid>

08004c80 <__sread>:
 8004c80:	b510      	push	{r4, lr}
 8004c82:	460c      	mov	r4, r1
 8004c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c88:	f000 f8a0 	bl	8004dcc <_read_r>
 8004c8c:	2800      	cmp	r0, #0
 8004c8e:	bfab      	itete	ge
 8004c90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c92:	89a3      	ldrhlt	r3, [r4, #12]
 8004c94:	181b      	addge	r3, r3, r0
 8004c96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004c9a:	bfac      	ite	ge
 8004c9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8004c9e:	81a3      	strhlt	r3, [r4, #12]
 8004ca0:	bd10      	pop	{r4, pc}

08004ca2 <__swrite>:
 8004ca2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ca6:	461f      	mov	r7, r3
 8004ca8:	898b      	ldrh	r3, [r1, #12]
 8004caa:	05db      	lsls	r3, r3, #23
 8004cac:	4605      	mov	r5, r0
 8004cae:	460c      	mov	r4, r1
 8004cb0:	4616      	mov	r6, r2
 8004cb2:	d505      	bpl.n	8004cc0 <__swrite+0x1e>
 8004cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cb8:	2302      	movs	r3, #2
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f000 f868 	bl	8004d90 <_lseek_r>
 8004cc0:	89a3      	ldrh	r3, [r4, #12]
 8004cc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cca:	81a3      	strh	r3, [r4, #12]
 8004ccc:	4632      	mov	r2, r6
 8004cce:	463b      	mov	r3, r7
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cd6:	f000 b817 	b.w	8004d08 <_write_r>

08004cda <__sseek>:
 8004cda:	b510      	push	{r4, lr}
 8004cdc:	460c      	mov	r4, r1
 8004cde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce2:	f000 f855 	bl	8004d90 <_lseek_r>
 8004ce6:	1c43      	adds	r3, r0, #1
 8004ce8:	89a3      	ldrh	r3, [r4, #12]
 8004cea:	bf15      	itete	ne
 8004cec:	6560      	strne	r0, [r4, #84]	; 0x54
 8004cee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004cf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004cf6:	81a3      	strheq	r3, [r4, #12]
 8004cf8:	bf18      	it	ne
 8004cfa:	81a3      	strhne	r3, [r4, #12]
 8004cfc:	bd10      	pop	{r4, pc}

08004cfe <__sclose>:
 8004cfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d02:	f000 b813 	b.w	8004d2c <_close_r>
	...

08004d08 <_write_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	4d07      	ldr	r5, [pc, #28]	; (8004d28 <_write_r+0x20>)
 8004d0c:	4604      	mov	r4, r0
 8004d0e:	4608      	mov	r0, r1
 8004d10:	4611      	mov	r1, r2
 8004d12:	2200      	movs	r2, #0
 8004d14:	602a      	str	r2, [r5, #0]
 8004d16:	461a      	mov	r2, r3
 8004d18:	f7fc f8ab 	bl	8000e72 <_write>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	d102      	bne.n	8004d26 <_write_r+0x1e>
 8004d20:	682b      	ldr	r3, [r5, #0]
 8004d22:	b103      	cbz	r3, 8004d26 <_write_r+0x1e>
 8004d24:	6023      	str	r3, [r4, #0]
 8004d26:	bd38      	pop	{r3, r4, r5, pc}
 8004d28:	20000968 	.word	0x20000968

08004d2c <_close_r>:
 8004d2c:	b538      	push	{r3, r4, r5, lr}
 8004d2e:	4d06      	ldr	r5, [pc, #24]	; (8004d48 <_close_r+0x1c>)
 8004d30:	2300      	movs	r3, #0
 8004d32:	4604      	mov	r4, r0
 8004d34:	4608      	mov	r0, r1
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	f7fc f8b7 	bl	8000eaa <_close>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_close_r+0x1a>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_close_r+0x1a>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	20000968 	.word	0x20000968

08004d4c <_fstat_r>:
 8004d4c:	b538      	push	{r3, r4, r5, lr}
 8004d4e:	4d07      	ldr	r5, [pc, #28]	; (8004d6c <_fstat_r+0x20>)
 8004d50:	2300      	movs	r3, #0
 8004d52:	4604      	mov	r4, r0
 8004d54:	4608      	mov	r0, r1
 8004d56:	4611      	mov	r1, r2
 8004d58:	602b      	str	r3, [r5, #0]
 8004d5a:	f7fc f8b2 	bl	8000ec2 <_fstat>
 8004d5e:	1c43      	adds	r3, r0, #1
 8004d60:	d102      	bne.n	8004d68 <_fstat_r+0x1c>
 8004d62:	682b      	ldr	r3, [r5, #0]
 8004d64:	b103      	cbz	r3, 8004d68 <_fstat_r+0x1c>
 8004d66:	6023      	str	r3, [r4, #0]
 8004d68:	bd38      	pop	{r3, r4, r5, pc}
 8004d6a:	bf00      	nop
 8004d6c:	20000968 	.word	0x20000968

08004d70 <_isatty_r>:
 8004d70:	b538      	push	{r3, r4, r5, lr}
 8004d72:	4d06      	ldr	r5, [pc, #24]	; (8004d8c <_isatty_r+0x1c>)
 8004d74:	2300      	movs	r3, #0
 8004d76:	4604      	mov	r4, r0
 8004d78:	4608      	mov	r0, r1
 8004d7a:	602b      	str	r3, [r5, #0]
 8004d7c:	f7fc f8b1 	bl	8000ee2 <_isatty>
 8004d80:	1c43      	adds	r3, r0, #1
 8004d82:	d102      	bne.n	8004d8a <_isatty_r+0x1a>
 8004d84:	682b      	ldr	r3, [r5, #0]
 8004d86:	b103      	cbz	r3, 8004d8a <_isatty_r+0x1a>
 8004d88:	6023      	str	r3, [r4, #0]
 8004d8a:	bd38      	pop	{r3, r4, r5, pc}
 8004d8c:	20000968 	.word	0x20000968

08004d90 <_lseek_r>:
 8004d90:	b538      	push	{r3, r4, r5, lr}
 8004d92:	4d07      	ldr	r5, [pc, #28]	; (8004db0 <_lseek_r+0x20>)
 8004d94:	4604      	mov	r4, r0
 8004d96:	4608      	mov	r0, r1
 8004d98:	4611      	mov	r1, r2
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	602a      	str	r2, [r5, #0]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f7fc f8aa 	bl	8000ef8 <_lseek>
 8004da4:	1c43      	adds	r3, r0, #1
 8004da6:	d102      	bne.n	8004dae <_lseek_r+0x1e>
 8004da8:	682b      	ldr	r3, [r5, #0]
 8004daa:	b103      	cbz	r3, 8004dae <_lseek_r+0x1e>
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	bd38      	pop	{r3, r4, r5, pc}
 8004db0:	20000968 	.word	0x20000968

08004db4 <__malloc_lock>:
 8004db4:	4801      	ldr	r0, [pc, #4]	; (8004dbc <__malloc_lock+0x8>)
 8004db6:	f7ff bdc7 	b.w	8004948 <__retarget_lock_acquire_recursive>
 8004dba:	bf00      	nop
 8004dbc:	2000095c 	.word	0x2000095c

08004dc0 <__malloc_unlock>:
 8004dc0:	4801      	ldr	r0, [pc, #4]	; (8004dc8 <__malloc_unlock+0x8>)
 8004dc2:	f7ff bdc2 	b.w	800494a <__retarget_lock_release_recursive>
 8004dc6:	bf00      	nop
 8004dc8:	2000095c 	.word	0x2000095c

08004dcc <_read_r>:
 8004dcc:	b538      	push	{r3, r4, r5, lr}
 8004dce:	4d07      	ldr	r5, [pc, #28]	; (8004dec <_read_r+0x20>)
 8004dd0:	4604      	mov	r4, r0
 8004dd2:	4608      	mov	r0, r1
 8004dd4:	4611      	mov	r1, r2
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	602a      	str	r2, [r5, #0]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	f7fc f82c 	bl	8000e38 <_read>
 8004de0:	1c43      	adds	r3, r0, #1
 8004de2:	d102      	bne.n	8004dea <_read_r+0x1e>
 8004de4:	682b      	ldr	r3, [r5, #0]
 8004de6:	b103      	cbz	r3, 8004dea <_read_r+0x1e>
 8004de8:	6023      	str	r3, [r4, #0]
 8004dea:	bd38      	pop	{r3, r4, r5, pc}
 8004dec:	20000968 	.word	0x20000968

08004df0 <_init>:
 8004df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004df2:	bf00      	nop
 8004df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004df6:	bc08      	pop	{r3}
 8004df8:	469e      	mov	lr, r3
 8004dfa:	4770      	bx	lr

08004dfc <_fini>:
 8004dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfe:	bf00      	nop
 8004e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e02:	bc08      	pop	{r3}
 8004e04:	469e      	mov	lr, r3
 8004e06:	4770      	bx	lr
