\hypertarget{stm32f4xx__hal__rcc__ex_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\label{stm32f4xx__hal__rcc__ex_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_rcc\_ex.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00038}00038 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00039}00039 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00040}00040 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00041}00041 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00042}00042 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00043}00043  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00044}00044 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00045}00045 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00046}00046 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00047}00047 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00048}00048 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00057}00057 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/} }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00058}00058 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00062}00062 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00063}00063 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00064}00064   uint32\_t PLLI2SN;    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00068}00068   uint32\_t PLLI2SR;    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00072}00072   uint32\_t PLLI2SQ;    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00075}00075 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00076}00076 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00080}00080 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00081}00081 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00082}00082   uint32\_t PLLSAIN;    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00086}00086   uint32\_t PLLSAIQ;    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00090}00090   uint32\_t PLLSAIR;    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00094}00094 \}RCC\_PLLSAIInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00098}00098 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00099}00099 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00100}00100   uint32\_t PeriphClockSelection; }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00103}00103   \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}} PLLI2S;  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00106}00106   RCC\_PLLSAIInitTypeDef PLLSAI;  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00109}00109   uint32\_t PLLI2SDivQ;           }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00113}00113   uint32\_t PLLSAIDivQ;           }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00117}00117   uint32\_t PLLSAIDivR;           }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00120}00120   uint32\_t RTCClockSelection;      }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00123}00123   uint8\_t TIMPresSelection;      }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00126}00126 \}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00127}00127 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00128}00128 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00129}00129 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) || defined(STM32F401xC) || defined(STM32F401xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00133}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{00133}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00134}00134 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00135}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{00135}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}};    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00139}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{00139}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}};    }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00143}00143 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00145}00145  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00149}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{00149}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00150}00150 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00151}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{00151}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}; }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00154}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{00154}}   \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}} \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}};  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00157}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{00157}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}};      }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00160}00160 \}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00161}00161 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00162}00162 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00170}00170 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00171}00171 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00172}00172 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI\_PLLI2S      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00173}00173 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI\_PLLSAI      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00174}00174 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LTDC            ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00175}00175 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00176}00176 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00177}00177 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1 <= (SELECTION)) \&\& ((SELECTION) <= 0x0000002F))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00178}00178 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00179}00179 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00180}00180 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) || defined(STM32F401xC) || defined(STM32F401xE) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00181}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{00181}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00182}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{00182}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00183}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaae1eea378ffa99c1a4186f0065c257a8}{00183}} \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1 <= (SELECTION)) \&\& ((SELECTION) <= 0x00000003))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00184}00184 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00185}00185 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00194}00194 \textcolor{comment}{/* -\/-\/-\/ CR Register -\/-\/-\/*/}  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00195}00195 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00196}00196 \textcolor{comment}{/* Alias word address of PLLSAION bit */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00197}00197 \textcolor{preprocessor}{\#define PLLSAION\_BitNumber        0x1C}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00198}00198 \textcolor{preprocessor}{\#define CR\_PLLSAION\_BB            (PERIPH\_BB\_BASE + (RCC\_CR\_OFFSET * 32) + (PLLSAION\_BitNumber * 4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00199}00199 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00200}00200 \textcolor{comment}{/* -\/-\/-\/ DCKCFGR Register -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00201}00201 \textcolor{comment}{/* Alias word address of TIMPRE bit */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00202}00202 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_OFFSET        (RCC\_OFFSET + 0x8C)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00203}00203 \textcolor{preprocessor}{\#define TIMPRE\_BitNumber          0x18}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00204}00204 \textcolor{preprocessor}{\#define DCKCFGR\_TIMPRE\_BB         (PERIPH\_BB\_BASE + (RCC\_DCKCFGR\_OFFSET * 32) + (TIMPRE\_BitNumber * 4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00212}00212 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SQ\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 15))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00220}00220 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIN\_VALUE(VALUE) ((192 <= (VALUE)) \&\& ((VALUE) <= 432))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00221}00221 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIQ\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 15))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00222}00222 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIR\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 7))  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00230}00230 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI\_DIVQ\_VALUE(VALUE) ((1 <= (VALUE)) \&\& ((VALUE) <= 32))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00238}00238 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2S\_DIVQ\_VALUE(VALUE) ((1 <= (VALUE)) \&\& ((VALUE) <= 32))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00239}00239 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00247}00247 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_2                ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00248}00248 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_4                ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00249}00249 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_8                ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00250}00250 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_16               ((uint32\_t)0x00030000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00251}00251 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI\_DIVR\_VALUE(VALUE) (((VALUE) == RCC\_PLLSAIDIVR\_2) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00252}00252 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_4)  ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00253}00253 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_8)  ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00254}00254 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00255}00255 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00263}00263 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_PLLSAI             ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00264}00264 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_PLLI2S             ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00265}00265 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_EXT                ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00273}00273 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_PLLSAI             ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00274}00274 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_PLLI2S             ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00275}00275 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_EXT                ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00283}00283 \textcolor{preprocessor}{\#define RCC\_TIMPRES\_DESACTIVATED        ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00284}00284 \textcolor{preprocessor}{\#define RCC\_TIMPRES\_ACTIVATED           ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00288}00288 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00297}00297 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00298}00298 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00305}00305 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00306}00306 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_ENABLE()      (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00307}00307 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_ENABLE()      (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00308}00308 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_ENABLE()      (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00309}00309 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_ENABLE()     (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00310}00310 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_ENABLE()   (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00311}00311 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_ENABLE()   (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00312}00312 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_ENABLE()  (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_ETHMACPTPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00313}00313 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_CLK\_ENABLE()      (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00314}00314 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()  (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00315}00315 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00316}00316 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00317}00317 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00318}00318 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00319}00319 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_DISABLE()    (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00320}00320 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_DISABLE()  (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00321}00321 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_DISABLE()  (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00322}00322 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACPTPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00323}00323 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00324}00324 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00325}00325 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(STM32F401xC \&\& STM32F401xE) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00326}00326 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00327}00327 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00328}00328 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_ENABLE()      (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOJEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00329}00329 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_ENABLE()      (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00330}00330 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_ENABLE()      (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_DMA2DEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00331}00331 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00332}00332 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOJEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00333}00333 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00334}00334 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DMA2DEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00335}00335 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00336}00336 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00337}00337 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00341}00341 \textcolor{preprocessor}{\#define \_\_ETH\_CLK\_ENABLE()       do \{                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00342}00342 \textcolor{preprocessor}{                                     \_\_ETHMAC\_CLK\_ENABLE();      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00343}00343 \textcolor{preprocessor}{                                     \_\_ETHMACTX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00344}00344 \textcolor{preprocessor}{                                     \_\_ETHMACRX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00345}00345 \textcolor{preprocessor}{                                    \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00346}00346 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00350}00350 \textcolor{preprocessor}{\#define \_\_ETH\_CLK\_DISABLE()       do \{                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00351}00351 \textcolor{preprocessor}{                                      \_\_ETHMACTX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00352}00352 \textcolor{preprocessor}{                                      \_\_ETHMACRX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00353}00353 \textcolor{preprocessor}{                                      \_\_ETHMAC\_CLK\_DISABLE();      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00354}00354 \textcolor{preprocessor}{                                     \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00355}00355 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(STM32F401xC \&\& STM32F401xE) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00356}00356  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00362}00362 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00363}00363 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_ENABLE()   (RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00364}00364 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00365}00365 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(STM32F401xC \&\& STM32F401xE) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00366}00366 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00367}00367 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx) || defined(STM32F437xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00368}00368 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_ENABLE()   (RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00369}00369 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_ENABLE()   (RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00370}00370 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00371}00371 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00372}00372 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00373}00373 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00374}00374 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx || STM32F437xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00375}00375 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00381}00381 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00382}00382 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_ENABLE()  (RCC-\/>AHB3ENR |= (RCC\_AHB3ENR\_FSMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00383}00383 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_DISABLE() (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_FSMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00384}00384 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00385}00385 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00386}00386 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00387}00387 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_ENABLE()   (RCC-\/>AHB3ENR |= (RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00388}00388 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_DISABLE()  (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00389}00389 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx || STM32F437xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00390}00390 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00391}00391 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00397}00397 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00398}00398 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00399}00399 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00400}00400 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_ENABLE()   (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00401}00401 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_ENABLE()   (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00402}00402 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_ENABLE()   (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00403}00403 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_WWDGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00404}00404 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_ENABLE()  (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00405}00405 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_ENABLE()   (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00406}00406 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_ENABLE()   (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00407}00407 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00408}00408 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00409}00409 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_ENABLE()     (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00410}00410 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00411}00411 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00412}00412 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00413}00413 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00414}00414 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00415}00415 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00416}00416 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_WWDGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00417}00417 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00418}00418 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00419}00419 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00420}00420 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00421}00421 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00422}00422 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00423}00423 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(STM32F401xC \&\& STM32F401xE) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00424}00424 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00425}00425 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00426}00426 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_ENABLE()   (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00427}00427 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_ENABLE()   (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00428}00428 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00429}00429 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00430}00430 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00431}00431 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx || STM32F437xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00432}00432 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00438}00438 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00439}00439 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00440}00440 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00441}00441 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00442}00442 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00443}00443 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00444}00444 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00445}00445 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00446}00446 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(STM32F401xC \&\& STM32F401xE) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00447}00447 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00448}00448 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00449}00449 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00450}00450 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_SPI6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00451}00451 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00452}00452 \textcolor{preprocessor}{\#define \_\_LTDC\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_LTDCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00453}00453 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00454}00454 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00455}00455 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00456}00456 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00457}00457 \textcolor{preprocessor}{\#define \_\_LTDC\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_LTDCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00458}00458 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00459}00459 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00462}00462 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00463}00463 \textcolor{preprocessor}{\#define \_\_GPIOF\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00464}00464 \textcolor{preprocessor}{\#define \_\_GPIOG\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00465}00465 \textcolor{preprocessor}{\#define \_\_GPIOI\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00466}00466 \textcolor{preprocessor}{\#define \_\_ETHMAC\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00467}00467 \textcolor{preprocessor}{\#define \_\_OTGHS\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00468}00468 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00469}00469 \textcolor{preprocessor}{\#define \_\_GPIOF\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00470}00470 \textcolor{preprocessor}{\#define \_\_GPIOG\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00471}00471 \textcolor{preprocessor}{\#define \_\_GPIOI\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00472}00472 \textcolor{preprocessor}{\#define \_\_ETHMAC\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00473}00473 \textcolor{preprocessor}{\#define \_\_OTGHS\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00474}00474 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00475}00475 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00476}00476 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00477}00477 \textcolor{preprocessor}{\#define \_\_GPIOJ\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00478}00478 \textcolor{preprocessor}{\#define \_\_GPIOK\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00479}00479 \textcolor{preprocessor}{\#define \_\_DMA2D\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00480}00480 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00481}00481 \textcolor{preprocessor}{\#define \_\_GPIOJ\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00482}00482 \textcolor{preprocessor}{\#define \_\_GPIOK\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00483}00483 \textcolor{preprocessor}{\#define \_\_DMA2D\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00484}00484 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00485}00485  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00488}00488 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00489}00489 \textcolor{preprocessor}{\#define \_\_DCMI\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00490}00490 \textcolor{preprocessor}{\#define \_\_DCMI\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00491}00491 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00492}00492 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00493}00493 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx) || defined(STM32F437xx)|| defined(STM32F439xx) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00494}00494 \textcolor{preprocessor}{\#define \_\_CRYP\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00495}00495 \textcolor{preprocessor}{\#define \_\_HASH\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00496}00496 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00497}00497 \textcolor{preprocessor}{\#define \_\_CRYP\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00498}00498 \textcolor{preprocessor}{\#define \_\_HASH\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00499}00499 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00500}00500 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx || STM32F437xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00501}00501 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00504}00504 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00505}00505 \textcolor{preprocessor}{\#define \_\_FSMC\_FORCE\_RESET()   (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00506}00506 \textcolor{preprocessor}{\#define \_\_FSMC\_RELEASE\_RESET() (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00507}00507 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00508}00508 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00509}00509 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00510}00510 \textcolor{preprocessor}{\#define \_\_FMC\_FORCE\_RESET()    (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00511}00511 \textcolor{preprocessor}{\#define \_\_FMC\_RELEASE\_RESET()  (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00512}00512 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00513}00513  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00516}00516 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00517}00517 \textcolor{preprocessor}{\#define \_\_TIM6\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00518}00518 \textcolor{preprocessor}{\#define \_\_TIM7\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00519}00519 \textcolor{preprocessor}{\#define \_\_TIM12\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00520}00520 \textcolor{preprocessor}{\#define \_\_TIM13\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00521}00521 \textcolor{preprocessor}{\#define \_\_TIM14\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00522}00522 \textcolor{preprocessor}{\#define \_\_USART3\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00523}00523 \textcolor{preprocessor}{\#define \_\_UART4\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00524}00524 \textcolor{preprocessor}{\#define \_\_UART5\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00525}00525 \textcolor{preprocessor}{\#define \_\_CAN1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00526}00526 \textcolor{preprocessor}{\#define \_\_CAN2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00527}00527 \textcolor{preprocessor}{\#define \_\_DAC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00528}00528 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00529}00529 \textcolor{preprocessor}{\#define \_\_TIM6\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00530}00530 \textcolor{preprocessor}{\#define \_\_TIM7\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00531}00531 \textcolor{preprocessor}{\#define \_\_TIM12\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00532}00532 \textcolor{preprocessor}{\#define \_\_TIM13\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00533}00533 \textcolor{preprocessor}{\#define \_\_TIM14\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00534}00534 \textcolor{preprocessor}{\#define \_\_USART3\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00535}00535 \textcolor{preprocessor}{\#define \_\_UART4\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00536}00536 \textcolor{preprocessor}{\#define \_\_UART5\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00537}00537 \textcolor{preprocessor}{\#define \_\_CAN1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00538}00538 \textcolor{preprocessor}{\#define \_\_CAN2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00539}00539 \textcolor{preprocessor}{\#define \_\_DAC\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00540}00540 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00541}00541 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00542}00542 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00543}00543 \textcolor{preprocessor}{\#define \_\_UART7\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00544}00544 \textcolor{preprocessor}{\#define \_\_UART8\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00545}00545 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00546}00546 \textcolor{preprocessor}{\#define \_\_UART7\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00547}00547 \textcolor{preprocessor}{\#define \_\_UART8\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00548}00548 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00549}00549 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00552}00552 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00553}00553 \textcolor{preprocessor}{\#define \_\_TIM8\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00554}00554 \textcolor{preprocessor}{\#define \_\_TIM8\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00555}00555 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00556}00556 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00557}00557 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00558}00558 \textcolor{preprocessor}{\#define \_\_SPI5\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00559}00559 \textcolor{preprocessor}{\#define \_\_SPI6\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00560}00560 \textcolor{preprocessor}{\#define \_\_SAI1\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00561}00561 \textcolor{preprocessor}{\#define \_\_LTDC\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00562}00562 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00563}00563 \textcolor{preprocessor}{\#define \_\_SPI5\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00564}00564 \textcolor{preprocessor}{\#define \_\_SPI6\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00565}00565 \textcolor{preprocessor}{\#define \_\_SAI1\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00566}00566 \textcolor{preprocessor}{\#define \_\_LTDC\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00567}00567 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00568}00568 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00569}00569 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00576}00576 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00577}00577 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00578}00578 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00579}00579 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00580}00580 \textcolor{preprocessor}{\#define \_\_SRAM2\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00581}00581 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00582}00582 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00583}00583 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00584}00584 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00585}00585 \textcolor{preprocessor}{\#define \_\_OTGHS\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00586}00586 \textcolor{preprocessor}{\#define \_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00587}00587 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00588}00588 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00589}00589 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00590}00590 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00591}00591 \textcolor{preprocessor}{\#define \_\_SRAM2\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00592}00592 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00593}00593 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00594}00594 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00595}00595 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00596}00596 \textcolor{preprocessor}{\#define \_\_OTGHS\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00597}00597 \textcolor{preprocessor}{\#define \_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00598}00598 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00599}00599 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00600}00600 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00601}00601 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00602}00602 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00603}00603 \textcolor{preprocessor}{\#define \_\_SRAM3\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00604}00604 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00605}00605 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00606}00606 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00607}00607 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00608}00608 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00609}00609 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00610}00610 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00617}00617 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00618}00618 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00619}00619 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00620}00620 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00621}00621 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00622}00622 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx) || defined(STM32F437xx)|| defined(STM32F439xx) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00623}00623 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00624}00624 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00625}00625 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00626}00626 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00627}00627 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00628}00628 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00629}00629 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx || STM32F437xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00630}00630 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00637}00637 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00638}00638 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00639}00639 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00640}00640 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00641}00641 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00642}00642 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx) || defined(STM32F437xx)|| defined(STM32F439xx) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00643}00643 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00644}00644 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00645}00645 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00646}00646 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00653}00653 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00654}00654 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00655}00655 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00656}00656 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00657}00657 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00658}00658 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00659}00659 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00660}00660 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00661}00661 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00662}00662 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00663}00663 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00664}00664 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00665}00665 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00666}00666 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00667}00667 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00668}00668 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00669}00669 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00670}00670 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00671}00671 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00672}00672 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00673}00673 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00674}00674 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00675}00675 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00676}00676 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00677}00677 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00678}00678 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00679}00679 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00680}00680 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00681}00681 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00682}00682 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00683}00683 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00684}00684 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00685}00685 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00686}00686 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00693}00693 \textcolor{preprocessor}{\#if !defined(STM32F401xC) \&\& !defined(STM32F401xE)  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00694}00694 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00695}00695 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00696}00696 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00697}00697 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00698}00698 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00699}00699 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00700}00700 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00701}00701 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !STM32F401xC \&\& STM32F401xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00702}00702 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00703}00703 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00704}00704 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00705}00705 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00706}00706 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00707}00707 \textcolor{preprocessor}{\#define \_\_LTDC\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00708}00708 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00709}00709 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00710}00710 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00711}00711 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00712}00712 \textcolor{preprocessor}{\#define \_\_LTDC\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00713}00713 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00714}00714 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00715}00715 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00716}00716                            }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00730}00730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIMCLKPRESCALER(\_\_PRESC\_\_) (*(\_\_IO uint32\_t *) DCKCFGR\_TIMPRE\_BB = (\_\_PRESC\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00731}00731 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00736}00736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_ENABLE() (*(\_\_IO uint32\_t *) CR\_PLLSAION\_BB = ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00737}00737 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_DISABLE() (*(\_\_IO uint32\_t *) CR\_PLLSAION\_BB = DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00738}00738 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00753}00753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_, \_\_PLLSAIQ\_\_, \_\_PLLSAIR\_\_) (RCC-\/>PLLSAICFGR = ((\_\_PLLSAIN\_\_) << 6) | ((\_\_PLLSAIQ\_\_) << 24) | ((\_\_PLLSAIR\_\_) << 28))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00754}00754 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00772}00772 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(\_\_PLLI2SN\_\_, \_\_PLLI2SQ\_\_, \_\_PLLI2SR\_\_) (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SN\_\_) << 6) | ((\_\_PLLI2SQ\_\_) << 24) | ((\_\_PLLI2SR\_\_) << 28))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00773}00773     }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00781}00781 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLI2SDivQ\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLI2SDIVQ, (\_\_PLLI2SDivQ\_\_)-\/1))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00782}00782 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00790}00790 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLSAIDivQ\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLSAIDIVQ, ((\_\_PLLSAIDivQ\_\_)-\/1)<<8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00791}00791 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00800}00800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(\_\_PLLSAIDivR\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLSAIDIVR, (\_\_PLLSAIDivR\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00801}00801 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00815}00815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1ASRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00816}00816 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00830}00830 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1BSRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00831}00831 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00834}00834 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT() (RCC-\/>CIR |= (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00835}00835 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00838}00838 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT() (RCC-\/>CIR \&= \string~(RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00839}00839 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00842}00842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT() (RCC-\/>CIR |= (RCC\_CIR\_PLLSAIRDYF))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00843}00843 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00847}00847 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_GET\_IT() ((RCC-\/>CIR \& (RCC\_CIR\_PLLSAIRDYIE)) == (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00848}00848 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00852}00852 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_GET\_FLAG() ((RCC-\/>CR \& (RCC\_CR\_PLLSAIRDY)) == (RCC\_CR\_PLLSAIRDY))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00853}00853 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00854}00854 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00855}00855 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00856}00856 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00857}\mbox{\hyperlink{group___r_c_c_ex_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{00857}} \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00858}\mbox{\hyperlink{group___r_c_c_ex_ga754fc5136c63ad52b7c459aafc8a3927}{00858}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___r_c_c_ex_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00859}00859 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00868}00868 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00869}00869 \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00870}00870 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00871}00871 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00872}00872 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_RCC\_EX\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00873}00873 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00874}00874 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
