INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Inst_Rom_8_1' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Inst_Rom_8_1'...
WARNING:sim - A core named 'Inst_Rom_8_1' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Inst_Rom_8_1'...
Delivering associated files for 'Inst_Rom_8_1'...
Delivering EJava files for 'Inst_Rom_8_1'...
Generating implementation netlist for 'Inst_Rom_8_1'...
INFO:sim - Pre-processing HDL files for 'Inst_Rom_8_1'...
Running synthesis for 'Inst_Rom_8_1'
Running ngcbuild...
Writing VEO instantiation template for 'Inst_Rom_8_1'...
Writing Verilog behavioral simulation model for 'Inst_Rom_8_1'...
WARNING:sim - Overwriting existing file
   C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1/d
   oc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Inst_Rom_8_1'...
Generating metadata file...
Regenerating ISE project file for 'Inst_Rom_8_1'...
Generating ISE project...
XCO file found: Inst_Rom_8_1.xco
XMDF file found: Inst_Rom_8_1_xmdf.tcl
Adding
C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.asy
-view all -origin_type imported
Adding
C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.ngc
-view all -origin_type created
Checking file
"C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.ngc
" for project device match ...
File
"C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.ngc
" device information matches project device.
Adding
C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.sym
-view all -origin_type imported
Adding
C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.
   v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/ComputerOrganazationHomework/Homework8_1/ipcore_dir/tmp/_cg/Inst_Rom_8_1.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Inst_Rom_8_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Inst_Rom_8_1'.
