#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  7 14:30:36 2026
# Process ID: 20602
# Current directory: /home/vessel/SEU-RISCV-CPU/rvTest/sim_results/ex_sim
# Command line: xsim -mode tcl -source {xsim.dir/ex_sim/xsim_script.tcl}
# Log file: /home/vessel/SEU-RISCV-CPU/rvTest/sim_results/ex_sim/xsim.log
# Journal file: /home/vessel/SEU-RISCV-CPU/rvTest/sim_results/ex_sim/xsim.jou
#-----------------------------------------------------------
source xsim.dir/ex_sim/xsim_script.tcl
# xsim {ex_sim} -wdb {ex_waves.wdb} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
========== EXé˜¶æ®µ(æ‰§è¡Œ)æ¨¡å—ä»¿çœŸæµ‹è¯• ==========

=== ç®—æœ¯è¿ç®—æµ‹è¯•(Rå‹) ===
[30000]                                                                              ADD: rs1=00001234, rs2=00005678 => result=000068ac, br=00
[40000]                                                                              SUB: rs1=00005678, rs2=00001234 => result=00004444, br=10
[50000]                                                                      SUBÿÿÿŸÿÿ°): rs1=00001234, rs2=00005678 => result=ffffbbbc, br=01

=== ç®—æœ¯è¿ç®—æµ‹è¯•(Iå‹) ===
[60000]                                                                             ADDI: rs1=00001000, imm=00000234 => result=00001234, br=00
[70000]                                                               ADÿÿÿèÿÿÿ«ÿÿÿ³ÿÿ°): rs1=00001000, imm=ffffffff => result=00000fff, br=00

=== é€»è¾‘è¿ç®—æµ‹è¯• ===
[80000]                                                                              AND: rs1=ffff0000, rs2=0000ffff => result=00000000, br=00
[90000]                                                                               OR: rs1=ffff0000, rs2=0000ffff => result=ffffffff, br=00
[100000]                                                                              XOR: rs1=ffff0000, rs2=ffffffff => result=0000ffff, br=00
[110000]                                                                             ANDI: rs1=ffffffff, imm=000000ff => result=000000ff, br=00
[120000]                                                                              ORI: rs1=0000ff00, imm=000000ff => result=0000ffff, br=00
[130000]                                                                             XORI: rs1=aaaaaaaa, imm=ffffffff => result=55555555, br=00

=== ç§»ä½è¿ç®—æµ‹è¯• ===
[140000]                                                            Sÿÿÿéÿÿÿ¾ÿÿÿ¦ÿÿ»4ÿÿ): rs1=00000001, rs2=00000004 => result=00000010, br=00
[150000]                                                            Sÿÿÿéÿÿÿ¾ÿÿÿ³ÿÿ»4ÿÿ): rs1=80000000, rs2=00000004 => result=08000000, br=00
[160000]                                                            Sÿÿÿçÿÿÿœÿÿÿ³ÿÿ»4ÿÿ): rs1=80000000, rs2=00000004 => result=f8000000, br=00
[170000]                                                           SLÿÿÿéÿÿÿ¾ÿÿÿ¦ÿÿ»8ÿÿ): rs1=00000001, imm=00000008 => result=00000100, br=00
[180000]                                                           SRÿÿÿéÿÿÿ¾ÿÿÿ³ÿÿ»8ÿÿ): rs1=f0000000, imm=00000008 => result=00f00000, br=00
[190000]                                                           SRÿÿÿçÿÿÿœÿÿÿ³ÿÿ»8ÿÿ): rs1=f0000000, imm=00000008 => result=fff00000, br=00

=== åˆ†æ”¯æ¡ä»¶æµ‹è¯• ===
[200000]                                                             ÿÿÿçÿÿÿ­‰(brÿÿÿäÿº0): rs1=00001234, rs2=00001234 => result=00000000, br=00
[210000]                                                             ÿÿÿåÿÿÿº(brÿÿÿäÿº1): rs1=00000010, rs2=00000020 => result=fffffff0, br=01
[220000]                                                             ÿÿÿåÿÿÿº(brÿÿÿäÿº2): rs1=00000020, rs2=00000010 => result=00000010, br=10
[230000]                                                 ÿÿÿèÿÿÿ•ÿÿÿÿÿÿæÿÿÿ•°(brÿÿÿäÿº1): rs1=ffffffff, rs2=00000001 => result=fffffffe, br=01

=== åœ°å€è®¡ç®—æµ‹è¯• ===
[240000]                                                                   LWÿÿÿåÿÿÿ®ÿÿÿ—: rs1=10000000, imm=00000010 => result=10000010, br=00
[250000]                                                                   SWÿÿÿåÿÿÿ®ÿÿÿ—: rs1=20000000, imm=00000020 => result=20000020, br=00

=== è¾¹ç•Œå€¼æµ‹è¯• ===
[260000]                                                                     ÿÿÿæÿÿÿºÿÿÿº: rs1=ffffffff, rs2=00000001 => result=00000000, br=00
[270000]                                                                     ÿÿÿæÿÿÿ¸ÿÿÿ¢: rs1=00000000, rs2=00000001 => result=ffffffff, br=01
[280000]                                                                     ÿÿÿ¦ÿÿ»3ÿÿÿ: rs1=ffffffff, rs2=0000001f => result=80000000, br=00
[290000]                                                                     ÿÿÿ³ÿÿ»3ÿÿÿ: rs1=ffffffff, rs2=0000001f => result=00000001, br=00

========== EXé˜¶æ®µä»¿çœŸæµ‹è¯•å®Œæˆ ==========
$finish called at time : 340 ns : File "/home/vessel/SEU-RISCV-CPU/rvTest/rvTest.srcs/sim_1/new/EX_stage_tb.v" Line 109
exit
INFO: [Common 17-206] Exiting xsim at Wed Jan  7 14:31:03 2026...
