// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
// Date        : Tue Jan 20 23:28:27 2026
// Host        : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
// Command     : write_verilog -force -mode funcsim
//               /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab0/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,top_kernel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "top_kernel,Vivado 2025.1.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_a_ARADDR,
    m_axi_a_ARBURST,
    m_axi_a_ARCACHE,
    m_axi_a_ARID,
    m_axi_a_ARLEN,
    m_axi_a_ARLOCK,
    m_axi_a_ARPROT,
    m_axi_a_ARQOS,
    m_axi_a_ARREADY,
    m_axi_a_ARREGION,
    m_axi_a_ARSIZE,
    m_axi_a_ARVALID,
    m_axi_a_AWADDR,
    m_axi_a_AWBURST,
    m_axi_a_AWCACHE,
    m_axi_a_AWID,
    m_axi_a_AWLEN,
    m_axi_a_AWLOCK,
    m_axi_a_AWPROT,
    m_axi_a_AWQOS,
    m_axi_a_AWREADY,
    m_axi_a_AWREGION,
    m_axi_a_AWSIZE,
    m_axi_a_AWVALID,
    m_axi_a_BID,
    m_axi_a_BREADY,
    m_axi_a_BRESP,
    m_axi_a_BVALID,
    m_axi_a_RDATA,
    m_axi_a_RID,
    m_axi_a_RLAST,
    m_axi_a_RREADY,
    m_axi_a_RRESP,
    m_axi_a_RVALID,
    m_axi_a_WDATA,
    m_axi_a_WID,
    m_axi_a_WLAST,
    m_axi_a_WREADY,
    m_axi_a_WSTRB,
    m_axi_a_WVALID,
    m_axi_b_ARADDR,
    m_axi_b_ARBURST,
    m_axi_b_ARCACHE,
    m_axi_b_ARID,
    m_axi_b_ARLEN,
    m_axi_b_ARLOCK,
    m_axi_b_ARPROT,
    m_axi_b_ARQOS,
    m_axi_b_ARREADY,
    m_axi_b_ARREGION,
    m_axi_b_ARSIZE,
    m_axi_b_ARVALID,
    m_axi_b_AWADDR,
    m_axi_b_AWBURST,
    m_axi_b_AWCACHE,
    m_axi_b_AWID,
    m_axi_b_AWLEN,
    m_axi_b_AWLOCK,
    m_axi_b_AWPROT,
    m_axi_b_AWQOS,
    m_axi_b_AWREADY,
    m_axi_b_AWREGION,
    m_axi_b_AWSIZE,
    m_axi_b_AWVALID,
    m_axi_b_BID,
    m_axi_b_BREADY,
    m_axi_b_BRESP,
    m_axi_b_BVALID,
    m_axi_b_RDATA,
    m_axi_b_RID,
    m_axi_b_RLAST,
    m_axi_b_RREADY,
    m_axi_b_RRESP,
    m_axi_b_RVALID,
    m_axi_b_WDATA,
    m_axi_b_WID,
    m_axi_b_WLAST,
    m_axi_b_WREADY,
    m_axi_b_WSTRB,
    m_axi_b_WVALID,
    m_axi_sum_ARADDR,
    m_axi_sum_ARBURST,
    m_axi_sum_ARCACHE,
    m_axi_sum_ARID,
    m_axi_sum_ARLEN,
    m_axi_sum_ARLOCK,
    m_axi_sum_ARPROT,
    m_axi_sum_ARQOS,
    m_axi_sum_ARREADY,
    m_axi_sum_ARREGION,
    m_axi_sum_ARSIZE,
    m_axi_sum_ARVALID,
    m_axi_sum_AWADDR,
    m_axi_sum_AWBURST,
    m_axi_sum_AWCACHE,
    m_axi_sum_AWID,
    m_axi_sum_AWLEN,
    m_axi_sum_AWLOCK,
    m_axi_sum_AWPROT,
    m_axi_sum_AWQOS,
    m_axi_sum_AWREADY,
    m_axi_sum_AWREGION,
    m_axi_sum_AWSIZE,
    m_axi_sum_AWVALID,
    m_axi_sum_BID,
    m_axi_sum_BREADY,
    m_axi_sum_BRESP,
    m_axi_sum_BVALID,
    m_axi_sum_RDATA,
    m_axi_sum_RID,
    m_axi_sum_RLAST,
    m_axi_sum_RREADY,
    m_axi_sum_RRESP,
    m_axi_sum_RVALID,
    m_axi_sum_WDATA,
    m_axi_sum_WID,
    m_axi_sum_WLAST,
    m_axi_sum_WREADY,
    m_axi_sum_WSTRB,
    m_axi_sum_WVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_a:m_axi_b:m_axi_sum, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_a, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_a_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARBURST" *) output [1:0]m_axi_a_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARCACHE" *) output [3:0]m_axi_a_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARID" *) output [0:0]m_axi_a_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARLEN" *) output [7:0]m_axi_a_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARLOCK" *) output [1:0]m_axi_a_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARPROT" *) output [2:0]m_axi_a_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARQOS" *) output [3:0]m_axi_a_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARREADY" *) input m_axi_a_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARREGION" *) output [3:0]m_axi_a_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARSIZE" *) output [2:0]m_axi_a_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a ARVALID" *) output m_axi_a_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWADDR" *) output [63:0]m_axi_a_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWBURST" *) output [1:0]m_axi_a_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWCACHE" *) output [3:0]m_axi_a_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWID" *) output [0:0]m_axi_a_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWLEN" *) output [7:0]m_axi_a_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWLOCK" *) output [1:0]m_axi_a_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWPROT" *) output [2:0]m_axi_a_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWQOS" *) output [3:0]m_axi_a_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWREADY" *) input m_axi_a_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWREGION" *) output [3:0]m_axi_a_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWSIZE" *) output [2:0]m_axi_a_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a AWVALID" *) output m_axi_a_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a BID" *) input [0:0]m_axi_a_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a BREADY" *) output m_axi_a_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a BRESP" *) input [1:0]m_axi_a_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a BVALID" *) input m_axi_a_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a RDATA" *) input [31:0]m_axi_a_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a RID" *) input [0:0]m_axi_a_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a RLAST" *) input m_axi_a_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a RREADY" *) output m_axi_a_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a RRESP" *) input [1:0]m_axi_a_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a RVALID" *) input m_axi_a_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a WDATA" *) output [31:0]m_axi_a_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a WID" *) output [0:0]m_axi_a_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a WLAST" *) output m_axi_a_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a WREADY" *) input m_axi_a_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a WSTRB" *) output [3:0]m_axi_a_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_a WVALID" *) output m_axi_a_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_b, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_b_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARBURST" *) output [1:0]m_axi_b_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARCACHE" *) output [3:0]m_axi_b_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARID" *) output [0:0]m_axi_b_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARLEN" *) output [7:0]m_axi_b_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARLOCK" *) output [1:0]m_axi_b_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARPROT" *) output [2:0]m_axi_b_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARQOS" *) output [3:0]m_axi_b_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARREADY" *) input m_axi_b_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARREGION" *) output [3:0]m_axi_b_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARSIZE" *) output [2:0]m_axi_b_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b ARVALID" *) output m_axi_b_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWADDR" *) output [63:0]m_axi_b_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWBURST" *) output [1:0]m_axi_b_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWCACHE" *) output [3:0]m_axi_b_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWID" *) output [0:0]m_axi_b_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWLEN" *) output [7:0]m_axi_b_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWLOCK" *) output [1:0]m_axi_b_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWPROT" *) output [2:0]m_axi_b_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWQOS" *) output [3:0]m_axi_b_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWREADY" *) input m_axi_b_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWREGION" *) output [3:0]m_axi_b_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWSIZE" *) output [2:0]m_axi_b_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b AWVALID" *) output m_axi_b_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b BID" *) input [0:0]m_axi_b_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b BREADY" *) output m_axi_b_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b BRESP" *) input [1:0]m_axi_b_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b BVALID" *) input m_axi_b_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b RDATA" *) input [31:0]m_axi_b_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b RID" *) input [0:0]m_axi_b_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b RLAST" *) input m_axi_b_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b RREADY" *) output m_axi_b_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b RRESP" *) input [1:0]m_axi_b_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b RVALID" *) input m_axi_b_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b WDATA" *) output [31:0]m_axi_b_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b WID" *) output [0:0]m_axi_b_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b WLAST" *) output m_axi_b_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b WREADY" *) input m_axi_b_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b WSTRB" *) output [3:0]m_axi_b_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_b WVALID" *) output m_axi_b_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_sum, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_sum_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARBURST" *) output [1:0]m_axi_sum_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARCACHE" *) output [3:0]m_axi_sum_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARID" *) output [0:0]m_axi_sum_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARLEN" *) output [7:0]m_axi_sum_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARLOCK" *) output [1:0]m_axi_sum_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARPROT" *) output [2:0]m_axi_sum_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARQOS" *) output [3:0]m_axi_sum_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARREADY" *) input m_axi_sum_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARREGION" *) output [3:0]m_axi_sum_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARSIZE" *) output [2:0]m_axi_sum_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum ARVALID" *) output m_axi_sum_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWADDR" *) output [63:0]m_axi_sum_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWBURST" *) output [1:0]m_axi_sum_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWCACHE" *) output [3:0]m_axi_sum_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWID" *) output [0:0]m_axi_sum_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWLEN" *) output [7:0]m_axi_sum_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWLOCK" *) output [1:0]m_axi_sum_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWPROT" *) output [2:0]m_axi_sum_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWQOS" *) output [3:0]m_axi_sum_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWREADY" *) input m_axi_sum_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWREGION" *) output [3:0]m_axi_sum_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWSIZE" *) output [2:0]m_axi_sum_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum AWVALID" *) output m_axi_sum_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum BID" *) input [0:0]m_axi_sum_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum BREADY" *) output m_axi_sum_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum BRESP" *) input [1:0]m_axi_sum_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum BVALID" *) input m_axi_sum_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum RDATA" *) input [31:0]m_axi_sum_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum RID" *) input [0:0]m_axi_sum_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum RLAST" *) input m_axi_sum_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum RREADY" *) output m_axi_sum_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum RRESP" *) input [1:0]m_axi_sum_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum RVALID" *) input m_axi_sum_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum WDATA" *) output [31:0]m_axi_sum_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum WID" *) output [0:0]m_axi_sum_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum WLAST" *) output m_axi_sum_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum WREADY" *) input m_axi_sum_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum WSTRB" *) output [3:0]m_axi_sum_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_sum WVALID" *) output m_axi_sum_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_a_ARADDR ;
  wire [3:0]\^m_axi_a_ARLEN ;
  wire m_axi_a_ARREADY;
  wire m_axi_a_ARVALID;
  wire [31:0]m_axi_a_RDATA;
  wire m_axi_a_RLAST;
  wire m_axi_a_RREADY;
  wire m_axi_a_RVALID;
  wire [63:2]\^m_axi_b_ARADDR ;
  wire [3:0]\^m_axi_b_ARLEN ;
  wire m_axi_b_ARREADY;
  wire m_axi_b_ARVALID;
  wire [31:0]m_axi_b_RDATA;
  wire m_axi_b_RLAST;
  wire m_axi_b_RREADY;
  wire m_axi_b_RVALID;
  wire [63:2]\^m_axi_sum_AWADDR ;
  wire [3:0]\^m_axi_sum_AWLEN ;
  wire m_axi_sum_AWREADY;
  wire m_axi_sum_AWVALID;
  wire m_axi_sum_BREADY;
  wire m_axi_sum_BVALID;
  wire [31:0]m_axi_sum_WDATA;
  wire m_axi_sum_WLAST;
  wire m_axi_sum_WREADY;
  wire [3:0]m_axi_sum_WSTRB;
  wire m_axi_sum_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_a_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_a_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_a_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_a_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_b_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_b_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_b_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_b_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_sum_ARVALID_UNCONNECTED;
  wire NLW_inst_m_axi_sum_RREADY_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_a_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_a_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_a_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_a_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_a_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_a_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_a_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_a_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_a_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_a_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_a_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_a_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_a_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_a_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_a_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_a_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_a_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_a_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_a_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_a_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_a_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_a_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_a_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_a_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_a_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_a_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_b_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_b_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_b_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_b_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_b_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_b_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_b_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_b_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_b_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_b_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_b_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_b_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_b_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_b_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_b_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_b_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_b_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_b_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_b_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_b_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_b_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_b_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_b_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_b_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_b_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_b_WUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_sum_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_sum_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_sum_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_sum_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_sum_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_sum_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_sum_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_sum_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_sum_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_sum_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_sum_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_sum_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_sum_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_sum_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_sum_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_sum_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_sum_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_sum_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_sum_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_sum_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_sum_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_sum_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_sum_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_sum_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_a_ARADDR[63:2] = \^m_axi_a_ARADDR [63:2];
  assign m_axi_a_ARADDR[1] = \<const0> ;
  assign m_axi_a_ARADDR[0] = \<const0> ;
  assign m_axi_a_ARBURST[1] = \<const0> ;
  assign m_axi_a_ARBURST[0] = \<const1> ;
  assign m_axi_a_ARCACHE[3] = \<const0> ;
  assign m_axi_a_ARCACHE[2] = \<const0> ;
  assign m_axi_a_ARCACHE[1] = \<const1> ;
  assign m_axi_a_ARCACHE[0] = \<const1> ;
  assign m_axi_a_ARID[0] = \<const0> ;
  assign m_axi_a_ARLEN[7] = \<const0> ;
  assign m_axi_a_ARLEN[6] = \<const0> ;
  assign m_axi_a_ARLEN[5] = \<const0> ;
  assign m_axi_a_ARLEN[4] = \<const0> ;
  assign m_axi_a_ARLEN[3:0] = \^m_axi_a_ARLEN [3:0];
  assign m_axi_a_ARLOCK[1] = \<const0> ;
  assign m_axi_a_ARLOCK[0] = \<const0> ;
  assign m_axi_a_ARPROT[2] = \<const0> ;
  assign m_axi_a_ARPROT[1] = \<const0> ;
  assign m_axi_a_ARPROT[0] = \<const0> ;
  assign m_axi_a_ARQOS[3] = \<const0> ;
  assign m_axi_a_ARQOS[2] = \<const0> ;
  assign m_axi_a_ARQOS[1] = \<const0> ;
  assign m_axi_a_ARQOS[0] = \<const0> ;
  assign m_axi_a_ARREGION[3] = \<const0> ;
  assign m_axi_a_ARREGION[2] = \<const0> ;
  assign m_axi_a_ARREGION[1] = \<const0> ;
  assign m_axi_a_ARREGION[0] = \<const0> ;
  assign m_axi_a_ARSIZE[2] = \<const0> ;
  assign m_axi_a_ARSIZE[1] = \<const1> ;
  assign m_axi_a_ARSIZE[0] = \<const0> ;
  assign m_axi_a_AWADDR[63] = \<const0> ;
  assign m_axi_a_AWADDR[62] = \<const0> ;
  assign m_axi_a_AWADDR[61] = \<const0> ;
  assign m_axi_a_AWADDR[60] = \<const0> ;
  assign m_axi_a_AWADDR[59] = \<const0> ;
  assign m_axi_a_AWADDR[58] = \<const0> ;
  assign m_axi_a_AWADDR[57] = \<const0> ;
  assign m_axi_a_AWADDR[56] = \<const0> ;
  assign m_axi_a_AWADDR[55] = \<const0> ;
  assign m_axi_a_AWADDR[54] = \<const0> ;
  assign m_axi_a_AWADDR[53] = \<const0> ;
  assign m_axi_a_AWADDR[52] = \<const0> ;
  assign m_axi_a_AWADDR[51] = \<const0> ;
  assign m_axi_a_AWADDR[50] = \<const0> ;
  assign m_axi_a_AWADDR[49] = \<const0> ;
  assign m_axi_a_AWADDR[48] = \<const0> ;
  assign m_axi_a_AWADDR[47] = \<const0> ;
  assign m_axi_a_AWADDR[46] = \<const0> ;
  assign m_axi_a_AWADDR[45] = \<const0> ;
  assign m_axi_a_AWADDR[44] = \<const0> ;
  assign m_axi_a_AWADDR[43] = \<const0> ;
  assign m_axi_a_AWADDR[42] = \<const0> ;
  assign m_axi_a_AWADDR[41] = \<const0> ;
  assign m_axi_a_AWADDR[40] = \<const0> ;
  assign m_axi_a_AWADDR[39] = \<const0> ;
  assign m_axi_a_AWADDR[38] = \<const0> ;
  assign m_axi_a_AWADDR[37] = \<const0> ;
  assign m_axi_a_AWADDR[36] = \<const0> ;
  assign m_axi_a_AWADDR[35] = \<const0> ;
  assign m_axi_a_AWADDR[34] = \<const0> ;
  assign m_axi_a_AWADDR[33] = \<const0> ;
  assign m_axi_a_AWADDR[32] = \<const0> ;
  assign m_axi_a_AWADDR[31] = \<const0> ;
  assign m_axi_a_AWADDR[30] = \<const0> ;
  assign m_axi_a_AWADDR[29] = \<const0> ;
  assign m_axi_a_AWADDR[28] = \<const0> ;
  assign m_axi_a_AWADDR[27] = \<const0> ;
  assign m_axi_a_AWADDR[26] = \<const0> ;
  assign m_axi_a_AWADDR[25] = \<const0> ;
  assign m_axi_a_AWADDR[24] = \<const0> ;
  assign m_axi_a_AWADDR[23] = \<const0> ;
  assign m_axi_a_AWADDR[22] = \<const0> ;
  assign m_axi_a_AWADDR[21] = \<const0> ;
  assign m_axi_a_AWADDR[20] = \<const0> ;
  assign m_axi_a_AWADDR[19] = \<const0> ;
  assign m_axi_a_AWADDR[18] = \<const0> ;
  assign m_axi_a_AWADDR[17] = \<const0> ;
  assign m_axi_a_AWADDR[16] = \<const0> ;
  assign m_axi_a_AWADDR[15] = \<const0> ;
  assign m_axi_a_AWADDR[14] = \<const0> ;
  assign m_axi_a_AWADDR[13] = \<const0> ;
  assign m_axi_a_AWADDR[12] = \<const0> ;
  assign m_axi_a_AWADDR[11] = \<const0> ;
  assign m_axi_a_AWADDR[10] = \<const0> ;
  assign m_axi_a_AWADDR[9] = \<const0> ;
  assign m_axi_a_AWADDR[8] = \<const0> ;
  assign m_axi_a_AWADDR[7] = \<const0> ;
  assign m_axi_a_AWADDR[6] = \<const0> ;
  assign m_axi_a_AWADDR[5] = \<const0> ;
  assign m_axi_a_AWADDR[4] = \<const0> ;
  assign m_axi_a_AWADDR[3] = \<const0> ;
  assign m_axi_a_AWADDR[2] = \<const0> ;
  assign m_axi_a_AWADDR[1] = \<const0> ;
  assign m_axi_a_AWADDR[0] = \<const0> ;
  assign m_axi_a_AWBURST[1] = \<const0> ;
  assign m_axi_a_AWBURST[0] = \<const0> ;
  assign m_axi_a_AWCACHE[3] = \<const0> ;
  assign m_axi_a_AWCACHE[2] = \<const0> ;
  assign m_axi_a_AWCACHE[1] = \<const0> ;
  assign m_axi_a_AWCACHE[0] = \<const0> ;
  assign m_axi_a_AWID[0] = \<const0> ;
  assign m_axi_a_AWLEN[7] = \<const0> ;
  assign m_axi_a_AWLEN[6] = \<const0> ;
  assign m_axi_a_AWLEN[5] = \<const0> ;
  assign m_axi_a_AWLEN[4] = \<const0> ;
  assign m_axi_a_AWLEN[3] = \<const0> ;
  assign m_axi_a_AWLEN[2] = \<const0> ;
  assign m_axi_a_AWLEN[1] = \<const0> ;
  assign m_axi_a_AWLEN[0] = \<const0> ;
  assign m_axi_a_AWLOCK[1] = \<const0> ;
  assign m_axi_a_AWLOCK[0] = \<const0> ;
  assign m_axi_a_AWPROT[2] = \<const0> ;
  assign m_axi_a_AWPROT[1] = \<const0> ;
  assign m_axi_a_AWPROT[0] = \<const0> ;
  assign m_axi_a_AWQOS[3] = \<const0> ;
  assign m_axi_a_AWQOS[2] = \<const0> ;
  assign m_axi_a_AWQOS[1] = \<const0> ;
  assign m_axi_a_AWQOS[0] = \<const0> ;
  assign m_axi_a_AWREGION[3] = \<const0> ;
  assign m_axi_a_AWREGION[2] = \<const0> ;
  assign m_axi_a_AWREGION[1] = \<const0> ;
  assign m_axi_a_AWREGION[0] = \<const0> ;
  assign m_axi_a_AWSIZE[2] = \<const0> ;
  assign m_axi_a_AWSIZE[1] = \<const0> ;
  assign m_axi_a_AWSIZE[0] = \<const0> ;
  assign m_axi_a_AWVALID = \<const0> ;
  assign m_axi_a_BREADY = \<const0> ;
  assign m_axi_a_WDATA[31] = \<const0> ;
  assign m_axi_a_WDATA[30] = \<const0> ;
  assign m_axi_a_WDATA[29] = \<const0> ;
  assign m_axi_a_WDATA[28] = \<const0> ;
  assign m_axi_a_WDATA[27] = \<const0> ;
  assign m_axi_a_WDATA[26] = \<const0> ;
  assign m_axi_a_WDATA[25] = \<const0> ;
  assign m_axi_a_WDATA[24] = \<const0> ;
  assign m_axi_a_WDATA[23] = \<const0> ;
  assign m_axi_a_WDATA[22] = \<const0> ;
  assign m_axi_a_WDATA[21] = \<const0> ;
  assign m_axi_a_WDATA[20] = \<const0> ;
  assign m_axi_a_WDATA[19] = \<const0> ;
  assign m_axi_a_WDATA[18] = \<const0> ;
  assign m_axi_a_WDATA[17] = \<const0> ;
  assign m_axi_a_WDATA[16] = \<const0> ;
  assign m_axi_a_WDATA[15] = \<const0> ;
  assign m_axi_a_WDATA[14] = \<const0> ;
  assign m_axi_a_WDATA[13] = \<const0> ;
  assign m_axi_a_WDATA[12] = \<const0> ;
  assign m_axi_a_WDATA[11] = \<const0> ;
  assign m_axi_a_WDATA[10] = \<const0> ;
  assign m_axi_a_WDATA[9] = \<const0> ;
  assign m_axi_a_WDATA[8] = \<const0> ;
  assign m_axi_a_WDATA[7] = \<const0> ;
  assign m_axi_a_WDATA[6] = \<const0> ;
  assign m_axi_a_WDATA[5] = \<const0> ;
  assign m_axi_a_WDATA[4] = \<const0> ;
  assign m_axi_a_WDATA[3] = \<const0> ;
  assign m_axi_a_WDATA[2] = \<const0> ;
  assign m_axi_a_WDATA[1] = \<const0> ;
  assign m_axi_a_WDATA[0] = \<const0> ;
  assign m_axi_a_WID[0] = \<const0> ;
  assign m_axi_a_WLAST = \<const0> ;
  assign m_axi_a_WSTRB[3] = \<const0> ;
  assign m_axi_a_WSTRB[2] = \<const0> ;
  assign m_axi_a_WSTRB[1] = \<const0> ;
  assign m_axi_a_WSTRB[0] = \<const0> ;
  assign m_axi_a_WVALID = \<const0> ;
  assign m_axi_b_ARADDR[63:2] = \^m_axi_b_ARADDR [63:2];
  assign m_axi_b_ARADDR[1] = \<const0> ;
  assign m_axi_b_ARADDR[0] = \<const0> ;
  assign m_axi_b_ARBURST[1] = \<const0> ;
  assign m_axi_b_ARBURST[0] = \<const1> ;
  assign m_axi_b_ARCACHE[3] = \<const0> ;
  assign m_axi_b_ARCACHE[2] = \<const0> ;
  assign m_axi_b_ARCACHE[1] = \<const1> ;
  assign m_axi_b_ARCACHE[0] = \<const1> ;
  assign m_axi_b_ARID[0] = \<const0> ;
  assign m_axi_b_ARLEN[7] = \<const0> ;
  assign m_axi_b_ARLEN[6] = \<const0> ;
  assign m_axi_b_ARLEN[5] = \<const0> ;
  assign m_axi_b_ARLEN[4] = \<const0> ;
  assign m_axi_b_ARLEN[3:0] = \^m_axi_b_ARLEN [3:0];
  assign m_axi_b_ARLOCK[1] = \<const0> ;
  assign m_axi_b_ARLOCK[0] = \<const0> ;
  assign m_axi_b_ARPROT[2] = \<const0> ;
  assign m_axi_b_ARPROT[1] = \<const0> ;
  assign m_axi_b_ARPROT[0] = \<const0> ;
  assign m_axi_b_ARQOS[3] = \<const0> ;
  assign m_axi_b_ARQOS[2] = \<const0> ;
  assign m_axi_b_ARQOS[1] = \<const0> ;
  assign m_axi_b_ARQOS[0] = \<const0> ;
  assign m_axi_b_ARREGION[3] = \<const0> ;
  assign m_axi_b_ARREGION[2] = \<const0> ;
  assign m_axi_b_ARREGION[1] = \<const0> ;
  assign m_axi_b_ARREGION[0] = \<const0> ;
  assign m_axi_b_ARSIZE[2] = \<const0> ;
  assign m_axi_b_ARSIZE[1] = \<const1> ;
  assign m_axi_b_ARSIZE[0] = \<const0> ;
  assign m_axi_b_AWADDR[63] = \<const0> ;
  assign m_axi_b_AWADDR[62] = \<const0> ;
  assign m_axi_b_AWADDR[61] = \<const0> ;
  assign m_axi_b_AWADDR[60] = \<const0> ;
  assign m_axi_b_AWADDR[59] = \<const0> ;
  assign m_axi_b_AWADDR[58] = \<const0> ;
  assign m_axi_b_AWADDR[57] = \<const0> ;
  assign m_axi_b_AWADDR[56] = \<const0> ;
  assign m_axi_b_AWADDR[55] = \<const0> ;
  assign m_axi_b_AWADDR[54] = \<const0> ;
  assign m_axi_b_AWADDR[53] = \<const0> ;
  assign m_axi_b_AWADDR[52] = \<const0> ;
  assign m_axi_b_AWADDR[51] = \<const0> ;
  assign m_axi_b_AWADDR[50] = \<const0> ;
  assign m_axi_b_AWADDR[49] = \<const0> ;
  assign m_axi_b_AWADDR[48] = \<const0> ;
  assign m_axi_b_AWADDR[47] = \<const0> ;
  assign m_axi_b_AWADDR[46] = \<const0> ;
  assign m_axi_b_AWADDR[45] = \<const0> ;
  assign m_axi_b_AWADDR[44] = \<const0> ;
  assign m_axi_b_AWADDR[43] = \<const0> ;
  assign m_axi_b_AWADDR[42] = \<const0> ;
  assign m_axi_b_AWADDR[41] = \<const0> ;
  assign m_axi_b_AWADDR[40] = \<const0> ;
  assign m_axi_b_AWADDR[39] = \<const0> ;
  assign m_axi_b_AWADDR[38] = \<const0> ;
  assign m_axi_b_AWADDR[37] = \<const0> ;
  assign m_axi_b_AWADDR[36] = \<const0> ;
  assign m_axi_b_AWADDR[35] = \<const0> ;
  assign m_axi_b_AWADDR[34] = \<const0> ;
  assign m_axi_b_AWADDR[33] = \<const0> ;
  assign m_axi_b_AWADDR[32] = \<const0> ;
  assign m_axi_b_AWADDR[31] = \<const0> ;
  assign m_axi_b_AWADDR[30] = \<const0> ;
  assign m_axi_b_AWADDR[29] = \<const0> ;
  assign m_axi_b_AWADDR[28] = \<const0> ;
  assign m_axi_b_AWADDR[27] = \<const0> ;
  assign m_axi_b_AWADDR[26] = \<const0> ;
  assign m_axi_b_AWADDR[25] = \<const0> ;
  assign m_axi_b_AWADDR[24] = \<const0> ;
  assign m_axi_b_AWADDR[23] = \<const0> ;
  assign m_axi_b_AWADDR[22] = \<const0> ;
  assign m_axi_b_AWADDR[21] = \<const0> ;
  assign m_axi_b_AWADDR[20] = \<const0> ;
  assign m_axi_b_AWADDR[19] = \<const0> ;
  assign m_axi_b_AWADDR[18] = \<const0> ;
  assign m_axi_b_AWADDR[17] = \<const0> ;
  assign m_axi_b_AWADDR[16] = \<const0> ;
  assign m_axi_b_AWADDR[15] = \<const0> ;
  assign m_axi_b_AWADDR[14] = \<const0> ;
  assign m_axi_b_AWADDR[13] = \<const0> ;
  assign m_axi_b_AWADDR[12] = \<const0> ;
  assign m_axi_b_AWADDR[11] = \<const0> ;
  assign m_axi_b_AWADDR[10] = \<const0> ;
  assign m_axi_b_AWADDR[9] = \<const0> ;
  assign m_axi_b_AWADDR[8] = \<const0> ;
  assign m_axi_b_AWADDR[7] = \<const0> ;
  assign m_axi_b_AWADDR[6] = \<const0> ;
  assign m_axi_b_AWADDR[5] = \<const0> ;
  assign m_axi_b_AWADDR[4] = \<const0> ;
  assign m_axi_b_AWADDR[3] = \<const0> ;
  assign m_axi_b_AWADDR[2] = \<const0> ;
  assign m_axi_b_AWADDR[1] = \<const0> ;
  assign m_axi_b_AWADDR[0] = \<const0> ;
  assign m_axi_b_AWBURST[1] = \<const0> ;
  assign m_axi_b_AWBURST[0] = \<const0> ;
  assign m_axi_b_AWCACHE[3] = \<const0> ;
  assign m_axi_b_AWCACHE[2] = \<const0> ;
  assign m_axi_b_AWCACHE[1] = \<const0> ;
  assign m_axi_b_AWCACHE[0] = \<const0> ;
  assign m_axi_b_AWID[0] = \<const0> ;
  assign m_axi_b_AWLEN[7] = \<const0> ;
  assign m_axi_b_AWLEN[6] = \<const0> ;
  assign m_axi_b_AWLEN[5] = \<const0> ;
  assign m_axi_b_AWLEN[4] = \<const0> ;
  assign m_axi_b_AWLEN[3] = \<const0> ;
  assign m_axi_b_AWLEN[2] = \<const0> ;
  assign m_axi_b_AWLEN[1] = \<const0> ;
  assign m_axi_b_AWLEN[0] = \<const0> ;
  assign m_axi_b_AWLOCK[1] = \<const0> ;
  assign m_axi_b_AWLOCK[0] = \<const0> ;
  assign m_axi_b_AWPROT[2] = \<const0> ;
  assign m_axi_b_AWPROT[1] = \<const0> ;
  assign m_axi_b_AWPROT[0] = \<const0> ;
  assign m_axi_b_AWQOS[3] = \<const0> ;
  assign m_axi_b_AWQOS[2] = \<const0> ;
  assign m_axi_b_AWQOS[1] = \<const0> ;
  assign m_axi_b_AWQOS[0] = \<const0> ;
  assign m_axi_b_AWREGION[3] = \<const0> ;
  assign m_axi_b_AWREGION[2] = \<const0> ;
  assign m_axi_b_AWREGION[1] = \<const0> ;
  assign m_axi_b_AWREGION[0] = \<const0> ;
  assign m_axi_b_AWSIZE[2] = \<const0> ;
  assign m_axi_b_AWSIZE[1] = \<const0> ;
  assign m_axi_b_AWSIZE[0] = \<const0> ;
  assign m_axi_b_AWVALID = \<const0> ;
  assign m_axi_b_BREADY = \<const0> ;
  assign m_axi_b_WDATA[31] = \<const0> ;
  assign m_axi_b_WDATA[30] = \<const0> ;
  assign m_axi_b_WDATA[29] = \<const0> ;
  assign m_axi_b_WDATA[28] = \<const0> ;
  assign m_axi_b_WDATA[27] = \<const0> ;
  assign m_axi_b_WDATA[26] = \<const0> ;
  assign m_axi_b_WDATA[25] = \<const0> ;
  assign m_axi_b_WDATA[24] = \<const0> ;
  assign m_axi_b_WDATA[23] = \<const0> ;
  assign m_axi_b_WDATA[22] = \<const0> ;
  assign m_axi_b_WDATA[21] = \<const0> ;
  assign m_axi_b_WDATA[20] = \<const0> ;
  assign m_axi_b_WDATA[19] = \<const0> ;
  assign m_axi_b_WDATA[18] = \<const0> ;
  assign m_axi_b_WDATA[17] = \<const0> ;
  assign m_axi_b_WDATA[16] = \<const0> ;
  assign m_axi_b_WDATA[15] = \<const0> ;
  assign m_axi_b_WDATA[14] = \<const0> ;
  assign m_axi_b_WDATA[13] = \<const0> ;
  assign m_axi_b_WDATA[12] = \<const0> ;
  assign m_axi_b_WDATA[11] = \<const0> ;
  assign m_axi_b_WDATA[10] = \<const0> ;
  assign m_axi_b_WDATA[9] = \<const0> ;
  assign m_axi_b_WDATA[8] = \<const0> ;
  assign m_axi_b_WDATA[7] = \<const0> ;
  assign m_axi_b_WDATA[6] = \<const0> ;
  assign m_axi_b_WDATA[5] = \<const0> ;
  assign m_axi_b_WDATA[4] = \<const0> ;
  assign m_axi_b_WDATA[3] = \<const0> ;
  assign m_axi_b_WDATA[2] = \<const0> ;
  assign m_axi_b_WDATA[1] = \<const0> ;
  assign m_axi_b_WDATA[0] = \<const0> ;
  assign m_axi_b_WID[0] = \<const0> ;
  assign m_axi_b_WLAST = \<const0> ;
  assign m_axi_b_WSTRB[3] = \<const0> ;
  assign m_axi_b_WSTRB[2] = \<const0> ;
  assign m_axi_b_WSTRB[1] = \<const0> ;
  assign m_axi_b_WSTRB[0] = \<const0> ;
  assign m_axi_b_WVALID = \<const0> ;
  assign m_axi_sum_ARADDR[63] = \<const0> ;
  assign m_axi_sum_ARADDR[62] = \<const0> ;
  assign m_axi_sum_ARADDR[61] = \<const0> ;
  assign m_axi_sum_ARADDR[60] = \<const0> ;
  assign m_axi_sum_ARADDR[59] = \<const0> ;
  assign m_axi_sum_ARADDR[58] = \<const0> ;
  assign m_axi_sum_ARADDR[57] = \<const0> ;
  assign m_axi_sum_ARADDR[56] = \<const0> ;
  assign m_axi_sum_ARADDR[55] = \<const0> ;
  assign m_axi_sum_ARADDR[54] = \<const0> ;
  assign m_axi_sum_ARADDR[53] = \<const0> ;
  assign m_axi_sum_ARADDR[52] = \<const0> ;
  assign m_axi_sum_ARADDR[51] = \<const0> ;
  assign m_axi_sum_ARADDR[50] = \<const0> ;
  assign m_axi_sum_ARADDR[49] = \<const0> ;
  assign m_axi_sum_ARADDR[48] = \<const0> ;
  assign m_axi_sum_ARADDR[47] = \<const0> ;
  assign m_axi_sum_ARADDR[46] = \<const0> ;
  assign m_axi_sum_ARADDR[45] = \<const0> ;
  assign m_axi_sum_ARADDR[44] = \<const0> ;
  assign m_axi_sum_ARADDR[43] = \<const0> ;
  assign m_axi_sum_ARADDR[42] = \<const0> ;
  assign m_axi_sum_ARADDR[41] = \<const0> ;
  assign m_axi_sum_ARADDR[40] = \<const0> ;
  assign m_axi_sum_ARADDR[39] = \<const0> ;
  assign m_axi_sum_ARADDR[38] = \<const0> ;
  assign m_axi_sum_ARADDR[37] = \<const0> ;
  assign m_axi_sum_ARADDR[36] = \<const0> ;
  assign m_axi_sum_ARADDR[35] = \<const0> ;
  assign m_axi_sum_ARADDR[34] = \<const0> ;
  assign m_axi_sum_ARADDR[33] = \<const0> ;
  assign m_axi_sum_ARADDR[32] = \<const0> ;
  assign m_axi_sum_ARADDR[31] = \<const0> ;
  assign m_axi_sum_ARADDR[30] = \<const0> ;
  assign m_axi_sum_ARADDR[29] = \<const0> ;
  assign m_axi_sum_ARADDR[28] = \<const0> ;
  assign m_axi_sum_ARADDR[27] = \<const0> ;
  assign m_axi_sum_ARADDR[26] = \<const0> ;
  assign m_axi_sum_ARADDR[25] = \<const0> ;
  assign m_axi_sum_ARADDR[24] = \<const0> ;
  assign m_axi_sum_ARADDR[23] = \<const0> ;
  assign m_axi_sum_ARADDR[22] = \<const0> ;
  assign m_axi_sum_ARADDR[21] = \<const0> ;
  assign m_axi_sum_ARADDR[20] = \<const0> ;
  assign m_axi_sum_ARADDR[19] = \<const0> ;
  assign m_axi_sum_ARADDR[18] = \<const0> ;
  assign m_axi_sum_ARADDR[17] = \<const0> ;
  assign m_axi_sum_ARADDR[16] = \<const0> ;
  assign m_axi_sum_ARADDR[15] = \<const0> ;
  assign m_axi_sum_ARADDR[14] = \<const0> ;
  assign m_axi_sum_ARADDR[13] = \<const0> ;
  assign m_axi_sum_ARADDR[12] = \<const0> ;
  assign m_axi_sum_ARADDR[11] = \<const0> ;
  assign m_axi_sum_ARADDR[10] = \<const0> ;
  assign m_axi_sum_ARADDR[9] = \<const0> ;
  assign m_axi_sum_ARADDR[8] = \<const0> ;
  assign m_axi_sum_ARADDR[7] = \<const0> ;
  assign m_axi_sum_ARADDR[6] = \<const0> ;
  assign m_axi_sum_ARADDR[5] = \<const0> ;
  assign m_axi_sum_ARADDR[4] = \<const0> ;
  assign m_axi_sum_ARADDR[3] = \<const0> ;
  assign m_axi_sum_ARADDR[2] = \<const0> ;
  assign m_axi_sum_ARADDR[1] = \<const0> ;
  assign m_axi_sum_ARADDR[0] = \<const0> ;
  assign m_axi_sum_ARBURST[1] = \<const0> ;
  assign m_axi_sum_ARBURST[0] = \<const0> ;
  assign m_axi_sum_ARCACHE[3] = \<const0> ;
  assign m_axi_sum_ARCACHE[2] = \<const0> ;
  assign m_axi_sum_ARCACHE[1] = \<const0> ;
  assign m_axi_sum_ARCACHE[0] = \<const0> ;
  assign m_axi_sum_ARID[0] = \<const0> ;
  assign m_axi_sum_ARLEN[7] = \<const0> ;
  assign m_axi_sum_ARLEN[6] = \<const0> ;
  assign m_axi_sum_ARLEN[5] = \<const0> ;
  assign m_axi_sum_ARLEN[4] = \<const0> ;
  assign m_axi_sum_ARLEN[3] = \<const0> ;
  assign m_axi_sum_ARLEN[2] = \<const0> ;
  assign m_axi_sum_ARLEN[1] = \<const0> ;
  assign m_axi_sum_ARLEN[0] = \<const0> ;
  assign m_axi_sum_ARLOCK[1] = \<const0> ;
  assign m_axi_sum_ARLOCK[0] = \<const0> ;
  assign m_axi_sum_ARPROT[2] = \<const0> ;
  assign m_axi_sum_ARPROT[1] = \<const0> ;
  assign m_axi_sum_ARPROT[0] = \<const0> ;
  assign m_axi_sum_ARQOS[3] = \<const0> ;
  assign m_axi_sum_ARQOS[2] = \<const0> ;
  assign m_axi_sum_ARQOS[1] = \<const0> ;
  assign m_axi_sum_ARQOS[0] = \<const0> ;
  assign m_axi_sum_ARREGION[3] = \<const0> ;
  assign m_axi_sum_ARREGION[2] = \<const0> ;
  assign m_axi_sum_ARREGION[1] = \<const0> ;
  assign m_axi_sum_ARREGION[0] = \<const0> ;
  assign m_axi_sum_ARSIZE[2] = \<const0> ;
  assign m_axi_sum_ARSIZE[1] = \<const0> ;
  assign m_axi_sum_ARSIZE[0] = \<const0> ;
  assign m_axi_sum_ARVALID = \<const0> ;
  assign m_axi_sum_AWADDR[63:2] = \^m_axi_sum_AWADDR [63:2];
  assign m_axi_sum_AWADDR[1] = \<const0> ;
  assign m_axi_sum_AWADDR[0] = \<const0> ;
  assign m_axi_sum_AWBURST[1] = \<const0> ;
  assign m_axi_sum_AWBURST[0] = \<const1> ;
  assign m_axi_sum_AWCACHE[3] = \<const0> ;
  assign m_axi_sum_AWCACHE[2] = \<const0> ;
  assign m_axi_sum_AWCACHE[1] = \<const1> ;
  assign m_axi_sum_AWCACHE[0] = \<const1> ;
  assign m_axi_sum_AWID[0] = \<const0> ;
  assign m_axi_sum_AWLEN[7] = \<const0> ;
  assign m_axi_sum_AWLEN[6] = \<const0> ;
  assign m_axi_sum_AWLEN[5] = \<const0> ;
  assign m_axi_sum_AWLEN[4] = \<const0> ;
  assign m_axi_sum_AWLEN[3:0] = \^m_axi_sum_AWLEN [3:0];
  assign m_axi_sum_AWLOCK[1] = \<const0> ;
  assign m_axi_sum_AWLOCK[0] = \<const0> ;
  assign m_axi_sum_AWPROT[2] = \<const0> ;
  assign m_axi_sum_AWPROT[1] = \<const0> ;
  assign m_axi_sum_AWPROT[0] = \<const0> ;
  assign m_axi_sum_AWQOS[3] = \<const0> ;
  assign m_axi_sum_AWQOS[2] = \<const0> ;
  assign m_axi_sum_AWQOS[1] = \<const0> ;
  assign m_axi_sum_AWQOS[0] = \<const0> ;
  assign m_axi_sum_AWREGION[3] = \<const0> ;
  assign m_axi_sum_AWREGION[2] = \<const0> ;
  assign m_axi_sum_AWREGION[1] = \<const0> ;
  assign m_axi_sum_AWREGION[0] = \<const0> ;
  assign m_axi_sum_AWSIZE[2] = \<const0> ;
  assign m_axi_sum_AWSIZE[1] = \<const1> ;
  assign m_axi_sum_AWSIZE[0] = \<const0> ;
  assign m_axi_sum_RREADY = \<const0> ;
  assign m_axi_sum_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_A_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_A_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_A_DATA_WIDTH = "32" *) 
  (* C_M_AXI_A_ID_WIDTH = "1" *) 
  (* C_M_AXI_A_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_A_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_USER_VALUE = "0" *) 
  (* C_M_AXI_A_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_A_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_B_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_B_DATA_WIDTH = "32" *) 
  (* C_M_AXI_B_ID_WIDTH = "1" *) 
  (* C_M_AXI_B_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_B_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_USER_VALUE = "0" *) 
  (* C_M_AXI_B_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_B_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SUM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_SUM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_SUM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_SUM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_SUM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_SUM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SUM_ID_WIDTH = "1" *) 
  (* C_M_AXI_SUM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_SUM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_SUM_USER_VALUE = "0" *) 
  (* C_M_AXI_SUM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_SUM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "1'b1" *) 
  bd_0_hls_inst_0_top_kernel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_a_ARADDR({\^m_axi_a_ARADDR ,NLW_inst_m_axi_a_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_a_ARBURST(NLW_inst_m_axi_a_ARBURST_UNCONNECTED[1:0]),
        .m_axi_a_ARCACHE(NLW_inst_m_axi_a_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_a_ARID(NLW_inst_m_axi_a_ARID_UNCONNECTED[0]),
        .m_axi_a_ARLEN({NLW_inst_m_axi_a_ARLEN_UNCONNECTED[7:4],\^m_axi_a_ARLEN }),
        .m_axi_a_ARLOCK(NLW_inst_m_axi_a_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_a_ARPROT(NLW_inst_m_axi_a_ARPROT_UNCONNECTED[2:0]),
        .m_axi_a_ARQOS(NLW_inst_m_axi_a_ARQOS_UNCONNECTED[3:0]),
        .m_axi_a_ARREADY(m_axi_a_ARREADY),
        .m_axi_a_ARREGION(NLW_inst_m_axi_a_ARREGION_UNCONNECTED[3:0]),
        .m_axi_a_ARSIZE(NLW_inst_m_axi_a_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_a_ARUSER(NLW_inst_m_axi_a_ARUSER_UNCONNECTED[0]),
        .m_axi_a_ARVALID(m_axi_a_ARVALID),
        .m_axi_a_AWADDR(NLW_inst_m_axi_a_AWADDR_UNCONNECTED[63:0]),
        .m_axi_a_AWBURST(NLW_inst_m_axi_a_AWBURST_UNCONNECTED[1:0]),
        .m_axi_a_AWCACHE(NLW_inst_m_axi_a_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_a_AWID(NLW_inst_m_axi_a_AWID_UNCONNECTED[0]),
        .m_axi_a_AWLEN(NLW_inst_m_axi_a_AWLEN_UNCONNECTED[7:0]),
        .m_axi_a_AWLOCK(NLW_inst_m_axi_a_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_a_AWPROT(NLW_inst_m_axi_a_AWPROT_UNCONNECTED[2:0]),
        .m_axi_a_AWQOS(NLW_inst_m_axi_a_AWQOS_UNCONNECTED[3:0]),
        .m_axi_a_AWREADY(1'b0),
        .m_axi_a_AWREGION(NLW_inst_m_axi_a_AWREGION_UNCONNECTED[3:0]),
        .m_axi_a_AWSIZE(NLW_inst_m_axi_a_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_a_AWUSER(NLW_inst_m_axi_a_AWUSER_UNCONNECTED[0]),
        .m_axi_a_AWVALID(NLW_inst_m_axi_a_AWVALID_UNCONNECTED),
        .m_axi_a_BID(1'b0),
        .m_axi_a_BREADY(NLW_inst_m_axi_a_BREADY_UNCONNECTED),
        .m_axi_a_BRESP({1'b0,1'b0}),
        .m_axi_a_BUSER(1'b0),
        .m_axi_a_BVALID(1'b0),
        .m_axi_a_RDATA(m_axi_a_RDATA),
        .m_axi_a_RID(1'b0),
        .m_axi_a_RLAST(m_axi_a_RLAST),
        .m_axi_a_RREADY(m_axi_a_RREADY),
        .m_axi_a_RRESP({1'b0,1'b0}),
        .m_axi_a_RUSER(1'b0),
        .m_axi_a_RVALID(m_axi_a_RVALID),
        .m_axi_a_WDATA(NLW_inst_m_axi_a_WDATA_UNCONNECTED[31:0]),
        .m_axi_a_WID(NLW_inst_m_axi_a_WID_UNCONNECTED[0]),
        .m_axi_a_WLAST(NLW_inst_m_axi_a_WLAST_UNCONNECTED),
        .m_axi_a_WREADY(1'b0),
        .m_axi_a_WSTRB(NLW_inst_m_axi_a_WSTRB_UNCONNECTED[3:0]),
        .m_axi_a_WUSER(NLW_inst_m_axi_a_WUSER_UNCONNECTED[0]),
        .m_axi_a_WVALID(NLW_inst_m_axi_a_WVALID_UNCONNECTED),
        .m_axi_b_ARADDR({\^m_axi_b_ARADDR ,NLW_inst_m_axi_b_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_b_ARBURST(NLW_inst_m_axi_b_ARBURST_UNCONNECTED[1:0]),
        .m_axi_b_ARCACHE(NLW_inst_m_axi_b_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_b_ARID(NLW_inst_m_axi_b_ARID_UNCONNECTED[0]),
        .m_axi_b_ARLEN({NLW_inst_m_axi_b_ARLEN_UNCONNECTED[7:4],\^m_axi_b_ARLEN }),
        .m_axi_b_ARLOCK(NLW_inst_m_axi_b_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_b_ARPROT(NLW_inst_m_axi_b_ARPROT_UNCONNECTED[2:0]),
        .m_axi_b_ARQOS(NLW_inst_m_axi_b_ARQOS_UNCONNECTED[3:0]),
        .m_axi_b_ARREADY(m_axi_b_ARREADY),
        .m_axi_b_ARREGION(NLW_inst_m_axi_b_ARREGION_UNCONNECTED[3:0]),
        .m_axi_b_ARSIZE(NLW_inst_m_axi_b_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_b_ARUSER(NLW_inst_m_axi_b_ARUSER_UNCONNECTED[0]),
        .m_axi_b_ARVALID(m_axi_b_ARVALID),
        .m_axi_b_AWADDR(NLW_inst_m_axi_b_AWADDR_UNCONNECTED[63:0]),
        .m_axi_b_AWBURST(NLW_inst_m_axi_b_AWBURST_UNCONNECTED[1:0]),
        .m_axi_b_AWCACHE(NLW_inst_m_axi_b_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_b_AWID(NLW_inst_m_axi_b_AWID_UNCONNECTED[0]),
        .m_axi_b_AWLEN(NLW_inst_m_axi_b_AWLEN_UNCONNECTED[7:0]),
        .m_axi_b_AWLOCK(NLW_inst_m_axi_b_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_b_AWPROT(NLW_inst_m_axi_b_AWPROT_UNCONNECTED[2:0]),
        .m_axi_b_AWQOS(NLW_inst_m_axi_b_AWQOS_UNCONNECTED[3:0]),
        .m_axi_b_AWREADY(1'b0),
        .m_axi_b_AWREGION(NLW_inst_m_axi_b_AWREGION_UNCONNECTED[3:0]),
        .m_axi_b_AWSIZE(NLW_inst_m_axi_b_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_b_AWUSER(NLW_inst_m_axi_b_AWUSER_UNCONNECTED[0]),
        .m_axi_b_AWVALID(NLW_inst_m_axi_b_AWVALID_UNCONNECTED),
        .m_axi_b_BID(1'b0),
        .m_axi_b_BREADY(NLW_inst_m_axi_b_BREADY_UNCONNECTED),
        .m_axi_b_BRESP({1'b0,1'b0}),
        .m_axi_b_BUSER(1'b0),
        .m_axi_b_BVALID(1'b0),
        .m_axi_b_RDATA(m_axi_b_RDATA),
        .m_axi_b_RID(1'b0),
        .m_axi_b_RLAST(m_axi_b_RLAST),
        .m_axi_b_RREADY(m_axi_b_RREADY),
        .m_axi_b_RRESP({1'b0,1'b0}),
        .m_axi_b_RUSER(1'b0),
        .m_axi_b_RVALID(m_axi_b_RVALID),
        .m_axi_b_WDATA(NLW_inst_m_axi_b_WDATA_UNCONNECTED[31:0]),
        .m_axi_b_WID(NLW_inst_m_axi_b_WID_UNCONNECTED[0]),
        .m_axi_b_WLAST(NLW_inst_m_axi_b_WLAST_UNCONNECTED),
        .m_axi_b_WREADY(1'b0),
        .m_axi_b_WSTRB(NLW_inst_m_axi_b_WSTRB_UNCONNECTED[3:0]),
        .m_axi_b_WUSER(NLW_inst_m_axi_b_WUSER_UNCONNECTED[0]),
        .m_axi_b_WVALID(NLW_inst_m_axi_b_WVALID_UNCONNECTED),
        .m_axi_sum_ARADDR(NLW_inst_m_axi_sum_ARADDR_UNCONNECTED[63:0]),
        .m_axi_sum_ARBURST(NLW_inst_m_axi_sum_ARBURST_UNCONNECTED[1:0]),
        .m_axi_sum_ARCACHE(NLW_inst_m_axi_sum_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_sum_ARID(NLW_inst_m_axi_sum_ARID_UNCONNECTED[0]),
        .m_axi_sum_ARLEN(NLW_inst_m_axi_sum_ARLEN_UNCONNECTED[7:0]),
        .m_axi_sum_ARLOCK(NLW_inst_m_axi_sum_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_sum_ARPROT(NLW_inst_m_axi_sum_ARPROT_UNCONNECTED[2:0]),
        .m_axi_sum_ARQOS(NLW_inst_m_axi_sum_ARQOS_UNCONNECTED[3:0]),
        .m_axi_sum_ARREADY(1'b0),
        .m_axi_sum_ARREGION(NLW_inst_m_axi_sum_ARREGION_UNCONNECTED[3:0]),
        .m_axi_sum_ARSIZE(NLW_inst_m_axi_sum_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_sum_ARUSER(NLW_inst_m_axi_sum_ARUSER_UNCONNECTED[0]),
        .m_axi_sum_ARVALID(NLW_inst_m_axi_sum_ARVALID_UNCONNECTED),
        .m_axi_sum_AWADDR({\^m_axi_sum_AWADDR ,NLW_inst_m_axi_sum_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_sum_AWBURST(NLW_inst_m_axi_sum_AWBURST_UNCONNECTED[1:0]),
        .m_axi_sum_AWCACHE(NLW_inst_m_axi_sum_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_sum_AWID(NLW_inst_m_axi_sum_AWID_UNCONNECTED[0]),
        .m_axi_sum_AWLEN({NLW_inst_m_axi_sum_AWLEN_UNCONNECTED[7:4],\^m_axi_sum_AWLEN }),
        .m_axi_sum_AWLOCK(NLW_inst_m_axi_sum_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_sum_AWPROT(NLW_inst_m_axi_sum_AWPROT_UNCONNECTED[2:0]),
        .m_axi_sum_AWQOS(NLW_inst_m_axi_sum_AWQOS_UNCONNECTED[3:0]),
        .m_axi_sum_AWREADY(m_axi_sum_AWREADY),
        .m_axi_sum_AWREGION(NLW_inst_m_axi_sum_AWREGION_UNCONNECTED[3:0]),
        .m_axi_sum_AWSIZE(NLW_inst_m_axi_sum_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_sum_AWUSER(NLW_inst_m_axi_sum_AWUSER_UNCONNECTED[0]),
        .m_axi_sum_AWVALID(m_axi_sum_AWVALID),
        .m_axi_sum_BID(1'b0),
        .m_axi_sum_BREADY(m_axi_sum_BREADY),
        .m_axi_sum_BRESP({1'b0,1'b0}),
        .m_axi_sum_BUSER(1'b0),
        .m_axi_sum_BVALID(m_axi_sum_BVALID),
        .m_axi_sum_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sum_RID(1'b0),
        .m_axi_sum_RLAST(1'b0),
        .m_axi_sum_RREADY(NLW_inst_m_axi_sum_RREADY_UNCONNECTED),
        .m_axi_sum_RRESP({1'b0,1'b0}),
        .m_axi_sum_RUSER(1'b0),
        .m_axi_sum_RVALID(1'b0),
        .m_axi_sum_WDATA(m_axi_sum_WDATA),
        .m_axi_sum_WID(NLW_inst_m_axi_sum_WID_UNCONNECTED[0]),
        .m_axi_sum_WLAST(m_axi_sum_WLAST),
        .m_axi_sum_WREADY(m_axi_sum_WREADY),
        .m_axi_sum_WSTRB(m_axi_sum_WSTRB),
        .m_axi_sum_WUSER(NLW_inst_m_axi_sum_WUSER_UNCONNECTED[0]),
        .m_axi_sum_WVALID(m_axi_sum_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_A_ADDR_WIDTH = "64" *) (* C_M_AXI_A_ARUSER_WIDTH = "1" *) (* C_M_AXI_A_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_A_BUSER_WIDTH = "1" *) (* C_M_AXI_A_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_A_DATA_WIDTH = "32" *) 
(* C_M_AXI_A_ID_WIDTH = "1" *) (* C_M_AXI_A_PROT_VALUE = "3'b000" *) (* C_M_AXI_A_RUSER_WIDTH = "1" *) 
(* C_M_AXI_A_USER_VALUE = "0" *) (* C_M_AXI_A_WSTRB_WIDTH = "4" *) (* C_M_AXI_A_WUSER_WIDTH = "1" *) 
(* C_M_AXI_B_ADDR_WIDTH = "64" *) (* C_M_AXI_B_ARUSER_WIDTH = "1" *) (* C_M_AXI_B_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_B_BUSER_WIDTH = "1" *) (* C_M_AXI_B_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_B_DATA_WIDTH = "32" *) 
(* C_M_AXI_B_ID_WIDTH = "1" *) (* C_M_AXI_B_PROT_VALUE = "3'b000" *) (* C_M_AXI_B_RUSER_WIDTH = "1" *) 
(* C_M_AXI_B_USER_VALUE = "0" *) (* C_M_AXI_B_WSTRB_WIDTH = "4" *) (* C_M_AXI_B_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_SUM_ADDR_WIDTH = "64" *) (* C_M_AXI_SUM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_SUM_AWUSER_WIDTH = "1" *) (* C_M_AXI_SUM_BUSER_WIDTH = "1" *) (* C_M_AXI_SUM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_SUM_DATA_WIDTH = "32" *) (* C_M_AXI_SUM_ID_WIDTH = "1" *) (* C_M_AXI_SUM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_SUM_RUSER_WIDTH = "1" *) (* C_M_AXI_SUM_USER_VALUE = "0" *) (* C_M_AXI_SUM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_SUM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "top_kernel" *) (* ap_ST_fsm_pp0_stage0 = "1'b1" *) 
(* hls_module = "yes" *) 
module bd_0_hls_inst_0_top_kernel
   (ap_clk,
    ap_rst_n,
    m_axi_a_AWVALID,
    m_axi_a_AWREADY,
    m_axi_a_AWADDR,
    m_axi_a_AWID,
    m_axi_a_AWLEN,
    m_axi_a_AWSIZE,
    m_axi_a_AWBURST,
    m_axi_a_AWLOCK,
    m_axi_a_AWCACHE,
    m_axi_a_AWPROT,
    m_axi_a_AWQOS,
    m_axi_a_AWREGION,
    m_axi_a_AWUSER,
    m_axi_a_WVALID,
    m_axi_a_WREADY,
    m_axi_a_WDATA,
    m_axi_a_WSTRB,
    m_axi_a_WLAST,
    m_axi_a_WID,
    m_axi_a_WUSER,
    m_axi_a_ARVALID,
    m_axi_a_ARREADY,
    m_axi_a_ARADDR,
    m_axi_a_ARID,
    m_axi_a_ARLEN,
    m_axi_a_ARSIZE,
    m_axi_a_ARBURST,
    m_axi_a_ARLOCK,
    m_axi_a_ARCACHE,
    m_axi_a_ARPROT,
    m_axi_a_ARQOS,
    m_axi_a_ARREGION,
    m_axi_a_ARUSER,
    m_axi_a_RVALID,
    m_axi_a_RREADY,
    m_axi_a_RDATA,
    m_axi_a_RLAST,
    m_axi_a_RID,
    m_axi_a_RUSER,
    m_axi_a_RRESP,
    m_axi_a_BVALID,
    m_axi_a_BREADY,
    m_axi_a_BRESP,
    m_axi_a_BID,
    m_axi_a_BUSER,
    m_axi_b_AWVALID,
    m_axi_b_AWREADY,
    m_axi_b_AWADDR,
    m_axi_b_AWID,
    m_axi_b_AWLEN,
    m_axi_b_AWSIZE,
    m_axi_b_AWBURST,
    m_axi_b_AWLOCK,
    m_axi_b_AWCACHE,
    m_axi_b_AWPROT,
    m_axi_b_AWQOS,
    m_axi_b_AWREGION,
    m_axi_b_AWUSER,
    m_axi_b_WVALID,
    m_axi_b_WREADY,
    m_axi_b_WDATA,
    m_axi_b_WSTRB,
    m_axi_b_WLAST,
    m_axi_b_WID,
    m_axi_b_WUSER,
    m_axi_b_ARVALID,
    m_axi_b_ARREADY,
    m_axi_b_ARADDR,
    m_axi_b_ARID,
    m_axi_b_ARLEN,
    m_axi_b_ARSIZE,
    m_axi_b_ARBURST,
    m_axi_b_ARLOCK,
    m_axi_b_ARCACHE,
    m_axi_b_ARPROT,
    m_axi_b_ARQOS,
    m_axi_b_ARREGION,
    m_axi_b_ARUSER,
    m_axi_b_RVALID,
    m_axi_b_RREADY,
    m_axi_b_RDATA,
    m_axi_b_RLAST,
    m_axi_b_RID,
    m_axi_b_RUSER,
    m_axi_b_RRESP,
    m_axi_b_BVALID,
    m_axi_b_BREADY,
    m_axi_b_BRESP,
    m_axi_b_BID,
    m_axi_b_BUSER,
    m_axi_sum_AWVALID,
    m_axi_sum_AWREADY,
    m_axi_sum_AWADDR,
    m_axi_sum_AWID,
    m_axi_sum_AWLEN,
    m_axi_sum_AWSIZE,
    m_axi_sum_AWBURST,
    m_axi_sum_AWLOCK,
    m_axi_sum_AWCACHE,
    m_axi_sum_AWPROT,
    m_axi_sum_AWQOS,
    m_axi_sum_AWREGION,
    m_axi_sum_AWUSER,
    m_axi_sum_WVALID,
    m_axi_sum_WREADY,
    m_axi_sum_WDATA,
    m_axi_sum_WSTRB,
    m_axi_sum_WLAST,
    m_axi_sum_WID,
    m_axi_sum_WUSER,
    m_axi_sum_ARVALID,
    m_axi_sum_ARREADY,
    m_axi_sum_ARADDR,
    m_axi_sum_ARID,
    m_axi_sum_ARLEN,
    m_axi_sum_ARSIZE,
    m_axi_sum_ARBURST,
    m_axi_sum_ARLOCK,
    m_axi_sum_ARCACHE,
    m_axi_sum_ARPROT,
    m_axi_sum_ARQOS,
    m_axi_sum_ARREGION,
    m_axi_sum_ARUSER,
    m_axi_sum_RVALID,
    m_axi_sum_RREADY,
    m_axi_sum_RDATA,
    m_axi_sum_RLAST,
    m_axi_sum_RID,
    m_axi_sum_RUSER,
    m_axi_sum_RRESP,
    m_axi_sum_BVALID,
    m_axi_sum_BREADY,
    m_axi_sum_BRESP,
    m_axi_sum_BID,
    m_axi_sum_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_a_AWVALID;
  input m_axi_a_AWREADY;
  output [63:0]m_axi_a_AWADDR;
  output [0:0]m_axi_a_AWID;
  output [7:0]m_axi_a_AWLEN;
  output [2:0]m_axi_a_AWSIZE;
  output [1:0]m_axi_a_AWBURST;
  output [1:0]m_axi_a_AWLOCK;
  output [3:0]m_axi_a_AWCACHE;
  output [2:0]m_axi_a_AWPROT;
  output [3:0]m_axi_a_AWQOS;
  output [3:0]m_axi_a_AWREGION;
  output [0:0]m_axi_a_AWUSER;
  output m_axi_a_WVALID;
  input m_axi_a_WREADY;
  output [31:0]m_axi_a_WDATA;
  output [3:0]m_axi_a_WSTRB;
  output m_axi_a_WLAST;
  output [0:0]m_axi_a_WID;
  output [0:0]m_axi_a_WUSER;
  output m_axi_a_ARVALID;
  input m_axi_a_ARREADY;
  output [63:0]m_axi_a_ARADDR;
  output [0:0]m_axi_a_ARID;
  output [7:0]m_axi_a_ARLEN;
  output [2:0]m_axi_a_ARSIZE;
  output [1:0]m_axi_a_ARBURST;
  output [1:0]m_axi_a_ARLOCK;
  output [3:0]m_axi_a_ARCACHE;
  output [2:0]m_axi_a_ARPROT;
  output [3:0]m_axi_a_ARQOS;
  output [3:0]m_axi_a_ARREGION;
  output [0:0]m_axi_a_ARUSER;
  input m_axi_a_RVALID;
  output m_axi_a_RREADY;
  input [31:0]m_axi_a_RDATA;
  input m_axi_a_RLAST;
  input [0:0]m_axi_a_RID;
  input [0:0]m_axi_a_RUSER;
  input [1:0]m_axi_a_RRESP;
  input m_axi_a_BVALID;
  output m_axi_a_BREADY;
  input [1:0]m_axi_a_BRESP;
  input [0:0]m_axi_a_BID;
  input [0:0]m_axi_a_BUSER;
  output m_axi_b_AWVALID;
  input m_axi_b_AWREADY;
  output [63:0]m_axi_b_AWADDR;
  output [0:0]m_axi_b_AWID;
  output [7:0]m_axi_b_AWLEN;
  output [2:0]m_axi_b_AWSIZE;
  output [1:0]m_axi_b_AWBURST;
  output [1:0]m_axi_b_AWLOCK;
  output [3:0]m_axi_b_AWCACHE;
  output [2:0]m_axi_b_AWPROT;
  output [3:0]m_axi_b_AWQOS;
  output [3:0]m_axi_b_AWREGION;
  output [0:0]m_axi_b_AWUSER;
  output m_axi_b_WVALID;
  input m_axi_b_WREADY;
  output [31:0]m_axi_b_WDATA;
  output [3:0]m_axi_b_WSTRB;
  output m_axi_b_WLAST;
  output [0:0]m_axi_b_WID;
  output [0:0]m_axi_b_WUSER;
  output m_axi_b_ARVALID;
  input m_axi_b_ARREADY;
  output [63:0]m_axi_b_ARADDR;
  output [0:0]m_axi_b_ARID;
  output [7:0]m_axi_b_ARLEN;
  output [2:0]m_axi_b_ARSIZE;
  output [1:0]m_axi_b_ARBURST;
  output [1:0]m_axi_b_ARLOCK;
  output [3:0]m_axi_b_ARCACHE;
  output [2:0]m_axi_b_ARPROT;
  output [3:0]m_axi_b_ARQOS;
  output [3:0]m_axi_b_ARREGION;
  output [0:0]m_axi_b_ARUSER;
  input m_axi_b_RVALID;
  output m_axi_b_RREADY;
  input [31:0]m_axi_b_RDATA;
  input m_axi_b_RLAST;
  input [0:0]m_axi_b_RID;
  input [0:0]m_axi_b_RUSER;
  input [1:0]m_axi_b_RRESP;
  input m_axi_b_BVALID;
  output m_axi_b_BREADY;
  input [1:0]m_axi_b_BRESP;
  input [0:0]m_axi_b_BID;
  input [0:0]m_axi_b_BUSER;
  output m_axi_sum_AWVALID;
  input m_axi_sum_AWREADY;
  output [63:0]m_axi_sum_AWADDR;
  output [0:0]m_axi_sum_AWID;
  output [7:0]m_axi_sum_AWLEN;
  output [2:0]m_axi_sum_AWSIZE;
  output [1:0]m_axi_sum_AWBURST;
  output [1:0]m_axi_sum_AWLOCK;
  output [3:0]m_axi_sum_AWCACHE;
  output [2:0]m_axi_sum_AWPROT;
  output [3:0]m_axi_sum_AWQOS;
  output [3:0]m_axi_sum_AWREGION;
  output [0:0]m_axi_sum_AWUSER;
  output m_axi_sum_WVALID;
  input m_axi_sum_WREADY;
  output [31:0]m_axi_sum_WDATA;
  output [3:0]m_axi_sum_WSTRB;
  output m_axi_sum_WLAST;
  output [0:0]m_axi_sum_WID;
  output [0:0]m_axi_sum_WUSER;
  output m_axi_sum_ARVALID;
  input m_axi_sum_ARREADY;
  output [63:0]m_axi_sum_ARADDR;
  output [0:0]m_axi_sum_ARID;
  output [7:0]m_axi_sum_ARLEN;
  output [2:0]m_axi_sum_ARSIZE;
  output [1:0]m_axi_sum_ARBURST;
  output [1:0]m_axi_sum_ARLOCK;
  output [3:0]m_axi_sum_ARCACHE;
  output [2:0]m_axi_sum_ARPROT;
  output [3:0]m_axi_sum_ARQOS;
  output [3:0]m_axi_sum_ARREGION;
  output [0:0]m_axi_sum_ARUSER;
  input m_axi_sum_RVALID;
  output m_axi_sum_RREADY;
  input [31:0]m_axi_sum_RDATA;
  input m_axi_sum_RLAST;
  input [0:0]m_axi_sum_RID;
  input [0:0]m_axi_sum_RUSER;
  input [1:0]m_axi_sum_RRESP;
  input m_axi_sum_BVALID;
  output m_axi_sum_BREADY;
  input [1:0]m_axi_sum_BRESP;
  input [0:0]m_axi_sum_BID;
  input [0:0]m_axi_sum_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire a_0_ARREADY;
  wire [31:0]a_0_RDATA;
  wire a_0_RREADY;
  wire a_0_RVALID;
  wire [63:2]a_r;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_681;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready;
  wire ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_0;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire b_0_ARREADY;
  wire [31:0]b_0_RDATA;
  wire b_0_RVALID;
  wire b_m_axi_U_n_105;
  wire b_m_axi_U_n_106;
  wire b_m_axi_U_n_107;
  wire b_m_axi_U_n_108;
  wire b_m_axi_U_n_109;
  wire b_m_axi_U_n_111;
  wire [63:2]b_r;
  wire \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0_n_0 ;
  wire \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0 ;
  wire \bus_read/ost_ctrl_gen[0].fifo_burst/push ;
  wire \bus_read/ost_ctrl_gen[0].fifo_burst/push_2 ;
  wire [3:0]\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg ;
  wire [3:0]\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1 ;
  wire \bus_read/ost_ctrl_info ;
  wire \bus_read/ost_ctrl_info_0 ;
  wire control_s_axi_U_n_197;
  wire \first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8_n_0 ;
  wire first_iter_0_reg_160_pp0_iter9_reg;
  wire \first_iter_0_reg_160_reg_n_0_[0] ;
  wire flow_control_loop_pipe_U_n_1;
  wire [6:0]i1_fu_94;
  wire [6:0]i_fu_184_p2;
  wire icmp_ln11_fu_190_p2;
  wire icmp_ln11_reg_283;
  wire \icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14_n_0 ;
  wire icmp_ln11_reg_283_pp0_iter15_reg;
  wire int_isr;
  wire interrupt;
  wire \load_unit_0/fifo_rreq/push ;
  wire \load_unit_0/fifo_rreq/push_3 ;
  wire [63:2]\^m_axi_a_ARADDR ;
  wire [3:0]\^m_axi_a_ARLEN ;
  wire m_axi_a_ARREADY;
  wire m_axi_a_ARVALID;
  wire [31:0]m_axi_a_RDATA;
  wire m_axi_a_RLAST;
  wire m_axi_a_RREADY;
  wire m_axi_a_RVALID;
  wire [63:2]\^m_axi_b_ARADDR ;
  wire [3:0]\^m_axi_b_ARLEN ;
  wire m_axi_b_ARREADY;
  wire m_axi_b_ARVALID;
  wire [31:0]m_axi_b_RDATA;
  wire m_axi_b_RLAST;
  wire m_axi_b_RREADY;
  wire m_axi_b_RVALID;
  wire [63:2]\^m_axi_sum_AWADDR ;
  wire [3:0]\^m_axi_sum_AWLEN ;
  wire m_axi_sum_AWREADY;
  wire m_axi_sum_AWVALID;
  wire m_axi_sum_BREADY;
  wire m_axi_sum_BVALID;
  wire [31:0]m_axi_sum_WDATA;
  wire m_axi_sum_WLAST;
  wire m_axi_sum_WREADY;
  wire [3:0]m_axi_sum_WSTRB;
  wire m_axi_sum_WVALID;
  wire mul_32s_32s_32_1_1_U1_n_0;
  wire mul_32s_32s_32_1_1_U1_n_1;
  wire mul_32s_32s_32_1_1_U1_n_10;
  wire mul_32s_32s_32_1_1_U1_n_11;
  wire mul_32s_32s_32_1_1_U1_n_12;
  wire mul_32s_32s_32_1_1_U1_n_13;
  wire mul_32s_32s_32_1_1_U1_n_14;
  wire mul_32s_32s_32_1_1_U1_n_15;
  wire mul_32s_32s_32_1_1_U1_n_16;
  wire mul_32s_32s_32_1_1_U1_n_17;
  wire mul_32s_32s_32_1_1_U1_n_18;
  wire mul_32s_32s_32_1_1_U1_n_19;
  wire mul_32s_32s_32_1_1_U1_n_2;
  wire mul_32s_32s_32_1_1_U1_n_20;
  wire mul_32s_32s_32_1_1_U1_n_21;
  wire mul_32s_32s_32_1_1_U1_n_22;
  wire mul_32s_32s_32_1_1_U1_n_23;
  wire mul_32s_32s_32_1_1_U1_n_24;
  wire mul_32s_32s_32_1_1_U1_n_25;
  wire mul_32s_32s_32_1_1_U1_n_26;
  wire mul_32s_32s_32_1_1_U1_n_27;
  wire mul_32s_32s_32_1_1_U1_n_28;
  wire mul_32s_32s_32_1_1_U1_n_29;
  wire mul_32s_32s_32_1_1_U1_n_3;
  wire mul_32s_32s_32_1_1_U1_n_30;
  wire mul_32s_32s_32_1_1_U1_n_31;
  wire mul_32s_32s_32_1_1_U1_n_32;
  wire mul_32s_32s_32_1_1_U1_n_33;
  wire mul_32s_32s_32_1_1_U1_n_34;
  wire mul_32s_32s_32_1_1_U1_n_35;
  wire mul_32s_32s_32_1_1_U1_n_36;
  wire mul_32s_32s_32_1_1_U1_n_37;
  wire mul_32s_32s_32_1_1_U1_n_38;
  wire mul_32s_32s_32_1_1_U1_n_39;
  wire mul_32s_32s_32_1_1_U1_n_4;
  wire mul_32s_32s_32_1_1_U1_n_40;
  wire mul_32s_32s_32_1_1_U1_n_41;
  wire mul_32s_32s_32_1_1_U1_n_42;
  wire mul_32s_32s_32_1_1_U1_n_43;
  wire mul_32s_32s_32_1_1_U1_n_44;
  wire mul_32s_32s_32_1_1_U1_n_45;
  wire mul_32s_32s_32_1_1_U1_n_46;
  wire mul_32s_32s_32_1_1_U1_n_47;
  wire mul_32s_32s_32_1_1_U1_n_48;
  wire mul_32s_32s_32_1_1_U1_n_49;
  wire mul_32s_32s_32_1_1_U1_n_5;
  wire mul_32s_32s_32_1_1_U1_n_50;
  wire mul_32s_32s_32_1_1_U1_n_51;
  wire mul_32s_32s_32_1_1_U1_n_52;
  wire mul_32s_32s_32_1_1_U1_n_53;
  wire mul_32s_32s_32_1_1_U1_n_54;
  wire mul_32s_32s_32_1_1_U1_n_55;
  wire mul_32s_32s_32_1_1_U1_n_56;
  wire mul_32s_32s_32_1_1_U1_n_57;
  wire mul_32s_32s_32_1_1_U1_n_58;
  wire mul_32s_32s_32_1_1_U1_n_59;
  wire mul_32s_32s_32_1_1_U1_n_6;
  wire mul_32s_32s_32_1_1_U1_n_60;
  wire mul_32s_32s_32_1_1_U1_n_61;
  wire mul_32s_32s_32_1_1_U1_n_62;
  wire mul_32s_32s_32_1_1_U1_n_63;
  wire mul_32s_32s_32_1_1_U1_n_64;
  wire mul_32s_32s_32_1_1_U1_n_65;
  wire mul_32s_32s_32_1_1_U1_n_66;
  wire mul_32s_32s_32_1_1_U1_n_67;
  wire mul_32s_32s_32_1_1_U1_n_68;
  wire mul_32s_32s_32_1_1_U1_n_69;
  wire mul_32s_32s_32_1_1_U1_n_7;
  wire mul_32s_32s_32_1_1_U1_n_70;
  wire mul_32s_32s_32_1_1_U1_n_71;
  wire mul_32s_32s_32_1_1_U1_n_72;
  wire mul_32s_32s_32_1_1_U1_n_73;
  wire mul_32s_32s_32_1_1_U1_n_74;
  wire mul_32s_32s_32_1_1_U1_n_75;
  wire mul_32s_32s_32_1_1_U1_n_76;
  wire mul_32s_32s_32_1_1_U1_n_77;
  wire mul_32s_32s_32_1_1_U1_n_78;
  wire mul_32s_32s_32_1_1_U1_n_79;
  wire mul_32s_32s_32_1_1_U1_n_8;
  wire mul_32s_32s_32_1_1_U1_n_80;
  wire mul_32s_32s_32_1_1_U1_n_81;
  wire mul_32s_32s_32_1_1_U1_n_82;
  wire mul_32s_32s_32_1_1_U1_n_83;
  wire mul_32s_32s_32_1_1_U1_n_84;
  wire mul_32s_32s_32_1_1_U1_n_85;
  wire mul_32s_32s_32_1_1_U1_n_86;
  wire mul_32s_32s_32_1_1_U1_n_87;
  wire mul_32s_32s_32_1_1_U1_n_88;
  wire mul_32s_32s_32_1_1_U1_n_89;
  wire mul_32s_32s_32_1_1_U1_n_9;
  wire mul_32s_32s_32_1_1_U1_n_90;
  wire mul_32s_32s_32_1_1_U1_n_91;
  wire mul_32s_32s_32_1_1_U1_n_92;
  wire mul_32s_32s_32_1_1_U1_n_93;
  wire mul_32s_32s_32_1_1_U1_n_94;
  wire [31:16]mul_ln12_reg_315;
  wire \mul_ln12_reg_315_reg[0]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[10]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[11]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[12]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[13]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[14]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[15]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[16]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[1]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[2]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[3]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[4]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[5]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[6]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[7]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[8]__0_n_0 ;
  wire \mul_ln12_reg_315_reg[9]__0_n_0 ;
  wire mul_ln12_reg_315_reg_n_100;
  wire mul_ln12_reg_315_reg_n_101;
  wire mul_ln12_reg_315_reg_n_102;
  wire mul_ln12_reg_315_reg_n_103;
  wire mul_ln12_reg_315_reg_n_104;
  wire mul_ln12_reg_315_reg_n_105;
  wire mul_ln12_reg_315_reg_n_58;
  wire mul_ln12_reg_315_reg_n_59;
  wire mul_ln12_reg_315_reg_n_60;
  wire mul_ln12_reg_315_reg_n_61;
  wire mul_ln12_reg_315_reg_n_62;
  wire mul_ln12_reg_315_reg_n_63;
  wire mul_ln12_reg_315_reg_n_64;
  wire mul_ln12_reg_315_reg_n_65;
  wire mul_ln12_reg_315_reg_n_66;
  wire mul_ln12_reg_315_reg_n_67;
  wire mul_ln12_reg_315_reg_n_68;
  wire mul_ln12_reg_315_reg_n_69;
  wire mul_ln12_reg_315_reg_n_70;
  wire mul_ln12_reg_315_reg_n_71;
  wire mul_ln12_reg_315_reg_n_72;
  wire mul_ln12_reg_315_reg_n_73;
  wire mul_ln12_reg_315_reg_n_74;
  wire mul_ln12_reg_315_reg_n_75;
  wire mul_ln12_reg_315_reg_n_76;
  wire mul_ln12_reg_315_reg_n_77;
  wire mul_ln12_reg_315_reg_n_78;
  wire mul_ln12_reg_315_reg_n_79;
  wire mul_ln12_reg_315_reg_n_80;
  wire mul_ln12_reg_315_reg_n_81;
  wire mul_ln12_reg_315_reg_n_82;
  wire mul_ln12_reg_315_reg_n_83;
  wire mul_ln12_reg_315_reg_n_84;
  wire mul_ln12_reg_315_reg_n_85;
  wire mul_ln12_reg_315_reg_n_86;
  wire mul_ln12_reg_315_reg_n_87;
  wire mul_ln12_reg_315_reg_n_88;
  wire mul_ln12_reg_315_reg_n_89;
  wire mul_ln12_reg_315_reg_n_90;
  wire mul_ln12_reg_315_reg_n_91;
  wire mul_ln12_reg_315_reg_n_92;
  wire mul_ln12_reg_315_reg_n_93;
  wire mul_ln12_reg_315_reg_n_94;
  wire mul_ln12_reg_315_reg_n_95;
  wire mul_ln12_reg_315_reg_n_96;
  wire mul_ln12_reg_315_reg_n_97;
  wire mul_ln12_reg_315_reg_n_98;
  wire mul_ln12_reg_315_reg_n_99;
  wire p_0_in;
  wire [7:7]p_6_in;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire sum_0_WREADY;
  wire sum_m_axi_U_n_4;
  wire sum_m_axi_U_n_6;
  wire sum_m_axi_U_n_7;
  wire sum_m_axi_U_n_9;
  wire [63:2]sum_r;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9_n_0 ;
  wire \sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9_n_0 ;
  wire task_ap_ready;
  wire [61:0]trunc_ln11_1_fu_221_p4;
  wire [61:0]trunc_ln11_2_fu_241_p4;
  wire [61:0]trunc_ln_fu_201_p4;
  wire NLW_mul_ln12_reg_315_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln12_reg_315_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln12_reg_315_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln12_reg_315_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln12_reg_315_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln12_reg_315_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln12_reg_315_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln12_reg_315_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln12_reg_315_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln12_reg_315_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln12_reg_315_reg_XOROUT_UNCONNECTED;

  assign m_axi_a_ARADDR[63:2] = \^m_axi_a_ARADDR [63:2];
  assign m_axi_a_ARADDR[1] = \<const0> ;
  assign m_axi_a_ARADDR[0] = \<const0> ;
  assign m_axi_a_ARBURST[1] = \<const0> ;
  assign m_axi_a_ARBURST[0] = \<const0> ;
  assign m_axi_a_ARCACHE[3] = \<const0> ;
  assign m_axi_a_ARCACHE[2] = \<const0> ;
  assign m_axi_a_ARCACHE[1] = \<const0> ;
  assign m_axi_a_ARCACHE[0] = \<const0> ;
  assign m_axi_a_ARID[0] = \<const0> ;
  assign m_axi_a_ARLEN[7] = \<const0> ;
  assign m_axi_a_ARLEN[6] = \<const0> ;
  assign m_axi_a_ARLEN[5] = \<const0> ;
  assign m_axi_a_ARLEN[4] = \<const0> ;
  assign m_axi_a_ARLEN[3:0] = \^m_axi_a_ARLEN [3:0];
  assign m_axi_a_ARLOCK[1] = \<const0> ;
  assign m_axi_a_ARLOCK[0] = \<const0> ;
  assign m_axi_a_ARPROT[2] = \<const0> ;
  assign m_axi_a_ARPROT[1] = \<const0> ;
  assign m_axi_a_ARPROT[0] = \<const0> ;
  assign m_axi_a_ARQOS[3] = \<const0> ;
  assign m_axi_a_ARQOS[2] = \<const0> ;
  assign m_axi_a_ARQOS[1] = \<const0> ;
  assign m_axi_a_ARQOS[0] = \<const0> ;
  assign m_axi_a_ARREGION[3] = \<const0> ;
  assign m_axi_a_ARREGION[2] = \<const0> ;
  assign m_axi_a_ARREGION[1] = \<const0> ;
  assign m_axi_a_ARREGION[0] = \<const0> ;
  assign m_axi_a_ARSIZE[2] = \<const0> ;
  assign m_axi_a_ARSIZE[1] = \<const0> ;
  assign m_axi_a_ARSIZE[0] = \<const0> ;
  assign m_axi_a_ARUSER[0] = \<const0> ;
  assign m_axi_a_AWADDR[63] = \<const0> ;
  assign m_axi_a_AWADDR[62] = \<const0> ;
  assign m_axi_a_AWADDR[61] = \<const0> ;
  assign m_axi_a_AWADDR[60] = \<const0> ;
  assign m_axi_a_AWADDR[59] = \<const0> ;
  assign m_axi_a_AWADDR[58] = \<const0> ;
  assign m_axi_a_AWADDR[57] = \<const0> ;
  assign m_axi_a_AWADDR[56] = \<const0> ;
  assign m_axi_a_AWADDR[55] = \<const0> ;
  assign m_axi_a_AWADDR[54] = \<const0> ;
  assign m_axi_a_AWADDR[53] = \<const0> ;
  assign m_axi_a_AWADDR[52] = \<const0> ;
  assign m_axi_a_AWADDR[51] = \<const0> ;
  assign m_axi_a_AWADDR[50] = \<const0> ;
  assign m_axi_a_AWADDR[49] = \<const0> ;
  assign m_axi_a_AWADDR[48] = \<const0> ;
  assign m_axi_a_AWADDR[47] = \<const0> ;
  assign m_axi_a_AWADDR[46] = \<const0> ;
  assign m_axi_a_AWADDR[45] = \<const0> ;
  assign m_axi_a_AWADDR[44] = \<const0> ;
  assign m_axi_a_AWADDR[43] = \<const0> ;
  assign m_axi_a_AWADDR[42] = \<const0> ;
  assign m_axi_a_AWADDR[41] = \<const0> ;
  assign m_axi_a_AWADDR[40] = \<const0> ;
  assign m_axi_a_AWADDR[39] = \<const0> ;
  assign m_axi_a_AWADDR[38] = \<const0> ;
  assign m_axi_a_AWADDR[37] = \<const0> ;
  assign m_axi_a_AWADDR[36] = \<const0> ;
  assign m_axi_a_AWADDR[35] = \<const0> ;
  assign m_axi_a_AWADDR[34] = \<const0> ;
  assign m_axi_a_AWADDR[33] = \<const0> ;
  assign m_axi_a_AWADDR[32] = \<const0> ;
  assign m_axi_a_AWADDR[31] = \<const0> ;
  assign m_axi_a_AWADDR[30] = \<const0> ;
  assign m_axi_a_AWADDR[29] = \<const0> ;
  assign m_axi_a_AWADDR[28] = \<const0> ;
  assign m_axi_a_AWADDR[27] = \<const0> ;
  assign m_axi_a_AWADDR[26] = \<const0> ;
  assign m_axi_a_AWADDR[25] = \<const0> ;
  assign m_axi_a_AWADDR[24] = \<const0> ;
  assign m_axi_a_AWADDR[23] = \<const0> ;
  assign m_axi_a_AWADDR[22] = \<const0> ;
  assign m_axi_a_AWADDR[21] = \<const0> ;
  assign m_axi_a_AWADDR[20] = \<const0> ;
  assign m_axi_a_AWADDR[19] = \<const0> ;
  assign m_axi_a_AWADDR[18] = \<const0> ;
  assign m_axi_a_AWADDR[17] = \<const0> ;
  assign m_axi_a_AWADDR[16] = \<const0> ;
  assign m_axi_a_AWADDR[15] = \<const0> ;
  assign m_axi_a_AWADDR[14] = \<const0> ;
  assign m_axi_a_AWADDR[13] = \<const0> ;
  assign m_axi_a_AWADDR[12] = \<const0> ;
  assign m_axi_a_AWADDR[11] = \<const0> ;
  assign m_axi_a_AWADDR[10] = \<const0> ;
  assign m_axi_a_AWADDR[9] = \<const0> ;
  assign m_axi_a_AWADDR[8] = \<const0> ;
  assign m_axi_a_AWADDR[7] = \<const0> ;
  assign m_axi_a_AWADDR[6] = \<const0> ;
  assign m_axi_a_AWADDR[5] = \<const0> ;
  assign m_axi_a_AWADDR[4] = \<const0> ;
  assign m_axi_a_AWADDR[3] = \<const0> ;
  assign m_axi_a_AWADDR[2] = \<const0> ;
  assign m_axi_a_AWADDR[1] = \<const0> ;
  assign m_axi_a_AWADDR[0] = \<const0> ;
  assign m_axi_a_AWBURST[1] = \<const0> ;
  assign m_axi_a_AWBURST[0] = \<const0> ;
  assign m_axi_a_AWCACHE[3] = \<const0> ;
  assign m_axi_a_AWCACHE[2] = \<const0> ;
  assign m_axi_a_AWCACHE[1] = \<const0> ;
  assign m_axi_a_AWCACHE[0] = \<const0> ;
  assign m_axi_a_AWID[0] = \<const0> ;
  assign m_axi_a_AWLEN[7] = \<const0> ;
  assign m_axi_a_AWLEN[6] = \<const0> ;
  assign m_axi_a_AWLEN[5] = \<const0> ;
  assign m_axi_a_AWLEN[4] = \<const0> ;
  assign m_axi_a_AWLEN[3] = \<const0> ;
  assign m_axi_a_AWLEN[2] = \<const0> ;
  assign m_axi_a_AWLEN[1] = \<const0> ;
  assign m_axi_a_AWLEN[0] = \<const0> ;
  assign m_axi_a_AWLOCK[1] = \<const0> ;
  assign m_axi_a_AWLOCK[0] = \<const0> ;
  assign m_axi_a_AWPROT[2] = \<const0> ;
  assign m_axi_a_AWPROT[1] = \<const0> ;
  assign m_axi_a_AWPROT[0] = \<const0> ;
  assign m_axi_a_AWQOS[3] = \<const0> ;
  assign m_axi_a_AWQOS[2] = \<const0> ;
  assign m_axi_a_AWQOS[1] = \<const0> ;
  assign m_axi_a_AWQOS[0] = \<const0> ;
  assign m_axi_a_AWREGION[3] = \<const0> ;
  assign m_axi_a_AWREGION[2] = \<const0> ;
  assign m_axi_a_AWREGION[1] = \<const0> ;
  assign m_axi_a_AWREGION[0] = \<const0> ;
  assign m_axi_a_AWSIZE[2] = \<const0> ;
  assign m_axi_a_AWSIZE[1] = \<const0> ;
  assign m_axi_a_AWSIZE[0] = \<const0> ;
  assign m_axi_a_AWUSER[0] = \<const0> ;
  assign m_axi_a_AWVALID = \<const0> ;
  assign m_axi_a_BREADY = \<const0> ;
  assign m_axi_a_WDATA[31] = \<const0> ;
  assign m_axi_a_WDATA[30] = \<const0> ;
  assign m_axi_a_WDATA[29] = \<const0> ;
  assign m_axi_a_WDATA[28] = \<const0> ;
  assign m_axi_a_WDATA[27] = \<const0> ;
  assign m_axi_a_WDATA[26] = \<const0> ;
  assign m_axi_a_WDATA[25] = \<const0> ;
  assign m_axi_a_WDATA[24] = \<const0> ;
  assign m_axi_a_WDATA[23] = \<const0> ;
  assign m_axi_a_WDATA[22] = \<const0> ;
  assign m_axi_a_WDATA[21] = \<const0> ;
  assign m_axi_a_WDATA[20] = \<const0> ;
  assign m_axi_a_WDATA[19] = \<const0> ;
  assign m_axi_a_WDATA[18] = \<const0> ;
  assign m_axi_a_WDATA[17] = \<const0> ;
  assign m_axi_a_WDATA[16] = \<const0> ;
  assign m_axi_a_WDATA[15] = \<const0> ;
  assign m_axi_a_WDATA[14] = \<const0> ;
  assign m_axi_a_WDATA[13] = \<const0> ;
  assign m_axi_a_WDATA[12] = \<const0> ;
  assign m_axi_a_WDATA[11] = \<const0> ;
  assign m_axi_a_WDATA[10] = \<const0> ;
  assign m_axi_a_WDATA[9] = \<const0> ;
  assign m_axi_a_WDATA[8] = \<const0> ;
  assign m_axi_a_WDATA[7] = \<const0> ;
  assign m_axi_a_WDATA[6] = \<const0> ;
  assign m_axi_a_WDATA[5] = \<const0> ;
  assign m_axi_a_WDATA[4] = \<const0> ;
  assign m_axi_a_WDATA[3] = \<const0> ;
  assign m_axi_a_WDATA[2] = \<const0> ;
  assign m_axi_a_WDATA[1] = \<const0> ;
  assign m_axi_a_WDATA[0] = \<const0> ;
  assign m_axi_a_WID[0] = \<const0> ;
  assign m_axi_a_WLAST = \<const0> ;
  assign m_axi_a_WSTRB[3] = \<const0> ;
  assign m_axi_a_WSTRB[2] = \<const0> ;
  assign m_axi_a_WSTRB[1] = \<const0> ;
  assign m_axi_a_WSTRB[0] = \<const0> ;
  assign m_axi_a_WUSER[0] = \<const0> ;
  assign m_axi_a_WVALID = \<const0> ;
  assign m_axi_b_ARADDR[63:2] = \^m_axi_b_ARADDR [63:2];
  assign m_axi_b_ARADDR[1] = \<const0> ;
  assign m_axi_b_ARADDR[0] = \<const0> ;
  assign m_axi_b_ARBURST[1] = \<const0> ;
  assign m_axi_b_ARBURST[0] = \<const0> ;
  assign m_axi_b_ARCACHE[3] = \<const0> ;
  assign m_axi_b_ARCACHE[2] = \<const0> ;
  assign m_axi_b_ARCACHE[1] = \<const0> ;
  assign m_axi_b_ARCACHE[0] = \<const0> ;
  assign m_axi_b_ARID[0] = \<const0> ;
  assign m_axi_b_ARLEN[7] = \<const0> ;
  assign m_axi_b_ARLEN[6] = \<const0> ;
  assign m_axi_b_ARLEN[5] = \<const0> ;
  assign m_axi_b_ARLEN[4] = \<const0> ;
  assign m_axi_b_ARLEN[3:0] = \^m_axi_b_ARLEN [3:0];
  assign m_axi_b_ARLOCK[1] = \<const0> ;
  assign m_axi_b_ARLOCK[0] = \<const0> ;
  assign m_axi_b_ARPROT[2] = \<const0> ;
  assign m_axi_b_ARPROT[1] = \<const0> ;
  assign m_axi_b_ARPROT[0] = \<const0> ;
  assign m_axi_b_ARQOS[3] = \<const0> ;
  assign m_axi_b_ARQOS[2] = \<const0> ;
  assign m_axi_b_ARQOS[1] = \<const0> ;
  assign m_axi_b_ARQOS[0] = \<const0> ;
  assign m_axi_b_ARREGION[3] = \<const0> ;
  assign m_axi_b_ARREGION[2] = \<const0> ;
  assign m_axi_b_ARREGION[1] = \<const0> ;
  assign m_axi_b_ARREGION[0] = \<const0> ;
  assign m_axi_b_ARSIZE[2] = \<const0> ;
  assign m_axi_b_ARSIZE[1] = \<const0> ;
  assign m_axi_b_ARSIZE[0] = \<const0> ;
  assign m_axi_b_ARUSER[0] = \<const0> ;
  assign m_axi_b_AWADDR[63] = \<const0> ;
  assign m_axi_b_AWADDR[62] = \<const0> ;
  assign m_axi_b_AWADDR[61] = \<const0> ;
  assign m_axi_b_AWADDR[60] = \<const0> ;
  assign m_axi_b_AWADDR[59] = \<const0> ;
  assign m_axi_b_AWADDR[58] = \<const0> ;
  assign m_axi_b_AWADDR[57] = \<const0> ;
  assign m_axi_b_AWADDR[56] = \<const0> ;
  assign m_axi_b_AWADDR[55] = \<const0> ;
  assign m_axi_b_AWADDR[54] = \<const0> ;
  assign m_axi_b_AWADDR[53] = \<const0> ;
  assign m_axi_b_AWADDR[52] = \<const0> ;
  assign m_axi_b_AWADDR[51] = \<const0> ;
  assign m_axi_b_AWADDR[50] = \<const0> ;
  assign m_axi_b_AWADDR[49] = \<const0> ;
  assign m_axi_b_AWADDR[48] = \<const0> ;
  assign m_axi_b_AWADDR[47] = \<const0> ;
  assign m_axi_b_AWADDR[46] = \<const0> ;
  assign m_axi_b_AWADDR[45] = \<const0> ;
  assign m_axi_b_AWADDR[44] = \<const0> ;
  assign m_axi_b_AWADDR[43] = \<const0> ;
  assign m_axi_b_AWADDR[42] = \<const0> ;
  assign m_axi_b_AWADDR[41] = \<const0> ;
  assign m_axi_b_AWADDR[40] = \<const0> ;
  assign m_axi_b_AWADDR[39] = \<const0> ;
  assign m_axi_b_AWADDR[38] = \<const0> ;
  assign m_axi_b_AWADDR[37] = \<const0> ;
  assign m_axi_b_AWADDR[36] = \<const0> ;
  assign m_axi_b_AWADDR[35] = \<const0> ;
  assign m_axi_b_AWADDR[34] = \<const0> ;
  assign m_axi_b_AWADDR[33] = \<const0> ;
  assign m_axi_b_AWADDR[32] = \<const0> ;
  assign m_axi_b_AWADDR[31] = \<const0> ;
  assign m_axi_b_AWADDR[30] = \<const0> ;
  assign m_axi_b_AWADDR[29] = \<const0> ;
  assign m_axi_b_AWADDR[28] = \<const0> ;
  assign m_axi_b_AWADDR[27] = \<const0> ;
  assign m_axi_b_AWADDR[26] = \<const0> ;
  assign m_axi_b_AWADDR[25] = \<const0> ;
  assign m_axi_b_AWADDR[24] = \<const0> ;
  assign m_axi_b_AWADDR[23] = \<const0> ;
  assign m_axi_b_AWADDR[22] = \<const0> ;
  assign m_axi_b_AWADDR[21] = \<const0> ;
  assign m_axi_b_AWADDR[20] = \<const0> ;
  assign m_axi_b_AWADDR[19] = \<const0> ;
  assign m_axi_b_AWADDR[18] = \<const0> ;
  assign m_axi_b_AWADDR[17] = \<const0> ;
  assign m_axi_b_AWADDR[16] = \<const0> ;
  assign m_axi_b_AWADDR[15] = \<const0> ;
  assign m_axi_b_AWADDR[14] = \<const0> ;
  assign m_axi_b_AWADDR[13] = \<const0> ;
  assign m_axi_b_AWADDR[12] = \<const0> ;
  assign m_axi_b_AWADDR[11] = \<const0> ;
  assign m_axi_b_AWADDR[10] = \<const0> ;
  assign m_axi_b_AWADDR[9] = \<const0> ;
  assign m_axi_b_AWADDR[8] = \<const0> ;
  assign m_axi_b_AWADDR[7] = \<const0> ;
  assign m_axi_b_AWADDR[6] = \<const0> ;
  assign m_axi_b_AWADDR[5] = \<const0> ;
  assign m_axi_b_AWADDR[4] = \<const0> ;
  assign m_axi_b_AWADDR[3] = \<const0> ;
  assign m_axi_b_AWADDR[2] = \<const0> ;
  assign m_axi_b_AWADDR[1] = \<const0> ;
  assign m_axi_b_AWADDR[0] = \<const0> ;
  assign m_axi_b_AWBURST[1] = \<const0> ;
  assign m_axi_b_AWBURST[0] = \<const0> ;
  assign m_axi_b_AWCACHE[3] = \<const0> ;
  assign m_axi_b_AWCACHE[2] = \<const0> ;
  assign m_axi_b_AWCACHE[1] = \<const0> ;
  assign m_axi_b_AWCACHE[0] = \<const0> ;
  assign m_axi_b_AWID[0] = \<const0> ;
  assign m_axi_b_AWLEN[7] = \<const0> ;
  assign m_axi_b_AWLEN[6] = \<const0> ;
  assign m_axi_b_AWLEN[5] = \<const0> ;
  assign m_axi_b_AWLEN[4] = \<const0> ;
  assign m_axi_b_AWLEN[3] = \<const0> ;
  assign m_axi_b_AWLEN[2] = \<const0> ;
  assign m_axi_b_AWLEN[1] = \<const0> ;
  assign m_axi_b_AWLEN[0] = \<const0> ;
  assign m_axi_b_AWLOCK[1] = \<const0> ;
  assign m_axi_b_AWLOCK[0] = \<const0> ;
  assign m_axi_b_AWPROT[2] = \<const0> ;
  assign m_axi_b_AWPROT[1] = \<const0> ;
  assign m_axi_b_AWPROT[0] = \<const0> ;
  assign m_axi_b_AWQOS[3] = \<const0> ;
  assign m_axi_b_AWQOS[2] = \<const0> ;
  assign m_axi_b_AWQOS[1] = \<const0> ;
  assign m_axi_b_AWQOS[0] = \<const0> ;
  assign m_axi_b_AWREGION[3] = \<const0> ;
  assign m_axi_b_AWREGION[2] = \<const0> ;
  assign m_axi_b_AWREGION[1] = \<const0> ;
  assign m_axi_b_AWREGION[0] = \<const0> ;
  assign m_axi_b_AWSIZE[2] = \<const0> ;
  assign m_axi_b_AWSIZE[1] = \<const0> ;
  assign m_axi_b_AWSIZE[0] = \<const0> ;
  assign m_axi_b_AWUSER[0] = \<const0> ;
  assign m_axi_b_AWVALID = \<const0> ;
  assign m_axi_b_BREADY = \<const0> ;
  assign m_axi_b_WDATA[31] = \<const0> ;
  assign m_axi_b_WDATA[30] = \<const0> ;
  assign m_axi_b_WDATA[29] = \<const0> ;
  assign m_axi_b_WDATA[28] = \<const0> ;
  assign m_axi_b_WDATA[27] = \<const0> ;
  assign m_axi_b_WDATA[26] = \<const0> ;
  assign m_axi_b_WDATA[25] = \<const0> ;
  assign m_axi_b_WDATA[24] = \<const0> ;
  assign m_axi_b_WDATA[23] = \<const0> ;
  assign m_axi_b_WDATA[22] = \<const0> ;
  assign m_axi_b_WDATA[21] = \<const0> ;
  assign m_axi_b_WDATA[20] = \<const0> ;
  assign m_axi_b_WDATA[19] = \<const0> ;
  assign m_axi_b_WDATA[18] = \<const0> ;
  assign m_axi_b_WDATA[17] = \<const0> ;
  assign m_axi_b_WDATA[16] = \<const0> ;
  assign m_axi_b_WDATA[15] = \<const0> ;
  assign m_axi_b_WDATA[14] = \<const0> ;
  assign m_axi_b_WDATA[13] = \<const0> ;
  assign m_axi_b_WDATA[12] = \<const0> ;
  assign m_axi_b_WDATA[11] = \<const0> ;
  assign m_axi_b_WDATA[10] = \<const0> ;
  assign m_axi_b_WDATA[9] = \<const0> ;
  assign m_axi_b_WDATA[8] = \<const0> ;
  assign m_axi_b_WDATA[7] = \<const0> ;
  assign m_axi_b_WDATA[6] = \<const0> ;
  assign m_axi_b_WDATA[5] = \<const0> ;
  assign m_axi_b_WDATA[4] = \<const0> ;
  assign m_axi_b_WDATA[3] = \<const0> ;
  assign m_axi_b_WDATA[2] = \<const0> ;
  assign m_axi_b_WDATA[1] = \<const0> ;
  assign m_axi_b_WDATA[0] = \<const0> ;
  assign m_axi_b_WID[0] = \<const0> ;
  assign m_axi_b_WLAST = \<const0> ;
  assign m_axi_b_WSTRB[3] = \<const0> ;
  assign m_axi_b_WSTRB[2] = \<const0> ;
  assign m_axi_b_WSTRB[1] = \<const0> ;
  assign m_axi_b_WSTRB[0] = \<const0> ;
  assign m_axi_b_WUSER[0] = \<const0> ;
  assign m_axi_b_WVALID = \<const0> ;
  assign m_axi_sum_ARADDR[63] = \<const0> ;
  assign m_axi_sum_ARADDR[62] = \<const0> ;
  assign m_axi_sum_ARADDR[61] = \<const0> ;
  assign m_axi_sum_ARADDR[60] = \<const0> ;
  assign m_axi_sum_ARADDR[59] = \<const0> ;
  assign m_axi_sum_ARADDR[58] = \<const0> ;
  assign m_axi_sum_ARADDR[57] = \<const0> ;
  assign m_axi_sum_ARADDR[56] = \<const0> ;
  assign m_axi_sum_ARADDR[55] = \<const0> ;
  assign m_axi_sum_ARADDR[54] = \<const0> ;
  assign m_axi_sum_ARADDR[53] = \<const0> ;
  assign m_axi_sum_ARADDR[52] = \<const0> ;
  assign m_axi_sum_ARADDR[51] = \<const0> ;
  assign m_axi_sum_ARADDR[50] = \<const0> ;
  assign m_axi_sum_ARADDR[49] = \<const0> ;
  assign m_axi_sum_ARADDR[48] = \<const0> ;
  assign m_axi_sum_ARADDR[47] = \<const0> ;
  assign m_axi_sum_ARADDR[46] = \<const0> ;
  assign m_axi_sum_ARADDR[45] = \<const0> ;
  assign m_axi_sum_ARADDR[44] = \<const0> ;
  assign m_axi_sum_ARADDR[43] = \<const0> ;
  assign m_axi_sum_ARADDR[42] = \<const0> ;
  assign m_axi_sum_ARADDR[41] = \<const0> ;
  assign m_axi_sum_ARADDR[40] = \<const0> ;
  assign m_axi_sum_ARADDR[39] = \<const0> ;
  assign m_axi_sum_ARADDR[38] = \<const0> ;
  assign m_axi_sum_ARADDR[37] = \<const0> ;
  assign m_axi_sum_ARADDR[36] = \<const0> ;
  assign m_axi_sum_ARADDR[35] = \<const0> ;
  assign m_axi_sum_ARADDR[34] = \<const0> ;
  assign m_axi_sum_ARADDR[33] = \<const0> ;
  assign m_axi_sum_ARADDR[32] = \<const0> ;
  assign m_axi_sum_ARADDR[31] = \<const0> ;
  assign m_axi_sum_ARADDR[30] = \<const0> ;
  assign m_axi_sum_ARADDR[29] = \<const0> ;
  assign m_axi_sum_ARADDR[28] = \<const0> ;
  assign m_axi_sum_ARADDR[27] = \<const0> ;
  assign m_axi_sum_ARADDR[26] = \<const0> ;
  assign m_axi_sum_ARADDR[25] = \<const0> ;
  assign m_axi_sum_ARADDR[24] = \<const0> ;
  assign m_axi_sum_ARADDR[23] = \<const0> ;
  assign m_axi_sum_ARADDR[22] = \<const0> ;
  assign m_axi_sum_ARADDR[21] = \<const0> ;
  assign m_axi_sum_ARADDR[20] = \<const0> ;
  assign m_axi_sum_ARADDR[19] = \<const0> ;
  assign m_axi_sum_ARADDR[18] = \<const0> ;
  assign m_axi_sum_ARADDR[17] = \<const0> ;
  assign m_axi_sum_ARADDR[16] = \<const0> ;
  assign m_axi_sum_ARADDR[15] = \<const0> ;
  assign m_axi_sum_ARADDR[14] = \<const0> ;
  assign m_axi_sum_ARADDR[13] = \<const0> ;
  assign m_axi_sum_ARADDR[12] = \<const0> ;
  assign m_axi_sum_ARADDR[11] = \<const0> ;
  assign m_axi_sum_ARADDR[10] = \<const0> ;
  assign m_axi_sum_ARADDR[9] = \<const0> ;
  assign m_axi_sum_ARADDR[8] = \<const0> ;
  assign m_axi_sum_ARADDR[7] = \<const0> ;
  assign m_axi_sum_ARADDR[6] = \<const0> ;
  assign m_axi_sum_ARADDR[5] = \<const0> ;
  assign m_axi_sum_ARADDR[4] = \<const0> ;
  assign m_axi_sum_ARADDR[3] = \<const0> ;
  assign m_axi_sum_ARADDR[2] = \<const0> ;
  assign m_axi_sum_ARADDR[1] = \<const0> ;
  assign m_axi_sum_ARADDR[0] = \<const0> ;
  assign m_axi_sum_ARBURST[1] = \<const0> ;
  assign m_axi_sum_ARBURST[0] = \<const0> ;
  assign m_axi_sum_ARCACHE[3] = \<const0> ;
  assign m_axi_sum_ARCACHE[2] = \<const0> ;
  assign m_axi_sum_ARCACHE[1] = \<const0> ;
  assign m_axi_sum_ARCACHE[0] = \<const0> ;
  assign m_axi_sum_ARID[0] = \<const0> ;
  assign m_axi_sum_ARLEN[7] = \<const0> ;
  assign m_axi_sum_ARLEN[6] = \<const0> ;
  assign m_axi_sum_ARLEN[5] = \<const0> ;
  assign m_axi_sum_ARLEN[4] = \<const0> ;
  assign m_axi_sum_ARLEN[3] = \<const0> ;
  assign m_axi_sum_ARLEN[2] = \<const0> ;
  assign m_axi_sum_ARLEN[1] = \<const0> ;
  assign m_axi_sum_ARLEN[0] = \<const0> ;
  assign m_axi_sum_ARLOCK[1] = \<const0> ;
  assign m_axi_sum_ARLOCK[0] = \<const0> ;
  assign m_axi_sum_ARPROT[2] = \<const0> ;
  assign m_axi_sum_ARPROT[1] = \<const0> ;
  assign m_axi_sum_ARPROT[0] = \<const0> ;
  assign m_axi_sum_ARQOS[3] = \<const0> ;
  assign m_axi_sum_ARQOS[2] = \<const0> ;
  assign m_axi_sum_ARQOS[1] = \<const0> ;
  assign m_axi_sum_ARQOS[0] = \<const0> ;
  assign m_axi_sum_ARREGION[3] = \<const0> ;
  assign m_axi_sum_ARREGION[2] = \<const0> ;
  assign m_axi_sum_ARREGION[1] = \<const0> ;
  assign m_axi_sum_ARREGION[0] = \<const0> ;
  assign m_axi_sum_ARSIZE[2] = \<const0> ;
  assign m_axi_sum_ARSIZE[1] = \<const0> ;
  assign m_axi_sum_ARSIZE[0] = \<const0> ;
  assign m_axi_sum_ARUSER[0] = \<const0> ;
  assign m_axi_sum_ARVALID = \<const0> ;
  assign m_axi_sum_AWADDR[63:2] = \^m_axi_sum_AWADDR [63:2];
  assign m_axi_sum_AWADDR[1] = \<const0> ;
  assign m_axi_sum_AWADDR[0] = \<const0> ;
  assign m_axi_sum_AWBURST[1] = \<const0> ;
  assign m_axi_sum_AWBURST[0] = \<const0> ;
  assign m_axi_sum_AWCACHE[3] = \<const0> ;
  assign m_axi_sum_AWCACHE[2] = \<const0> ;
  assign m_axi_sum_AWCACHE[1] = \<const0> ;
  assign m_axi_sum_AWCACHE[0] = \<const0> ;
  assign m_axi_sum_AWID[0] = \<const0> ;
  assign m_axi_sum_AWLEN[7] = \<const0> ;
  assign m_axi_sum_AWLEN[6] = \<const0> ;
  assign m_axi_sum_AWLEN[5] = \<const0> ;
  assign m_axi_sum_AWLEN[4] = \<const0> ;
  assign m_axi_sum_AWLEN[3:0] = \^m_axi_sum_AWLEN [3:0];
  assign m_axi_sum_AWLOCK[1] = \<const0> ;
  assign m_axi_sum_AWLOCK[0] = \<const0> ;
  assign m_axi_sum_AWPROT[2] = \<const0> ;
  assign m_axi_sum_AWPROT[1] = \<const0> ;
  assign m_axi_sum_AWPROT[0] = \<const0> ;
  assign m_axi_sum_AWQOS[3] = \<const0> ;
  assign m_axi_sum_AWQOS[2] = \<const0> ;
  assign m_axi_sum_AWQOS[1] = \<const0> ;
  assign m_axi_sum_AWQOS[0] = \<const0> ;
  assign m_axi_sum_AWREGION[3] = \<const0> ;
  assign m_axi_sum_AWREGION[2] = \<const0> ;
  assign m_axi_sum_AWREGION[1] = \<const0> ;
  assign m_axi_sum_AWREGION[0] = \<const0> ;
  assign m_axi_sum_AWSIZE[2] = \<const0> ;
  assign m_axi_sum_AWSIZE[1] = \<const0> ;
  assign m_axi_sum_AWSIZE[0] = \<const0> ;
  assign m_axi_sum_AWUSER[0] = \<const0> ;
  assign m_axi_sum_RREADY = \<const0> ;
  assign m_axi_sum_WID[0] = \<const0> ;
  assign m_axi_sum_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  bd_0_hls_inst_0_top_kernel_a_m_axi a_m_axi_U
       (.D({m_axi_a_RLAST,m_axi_a_RDATA}),
        .Q(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg ),
        .a_0_ARREADY(a_0_ARREADY),
        .a_0_RDATA(a_0_RDATA),
        .a_0_RREADY(a_0_RREADY),
        .a_0_RVALID(a_0_RVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (m_axi_a_ARVALID),
        .\dout_reg[0] (\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0 ),
        .\dout_reg[61] (trunc_ln_fu_201_p4),
        .m_axi_a_ARADDR(\^m_axi_a_ARADDR ),
        .m_axi_a_ARLEN(\^m_axi_a_ARLEN ),
        .m_axi_a_ARREADY(m_axi_a_ARREADY),
        .m_axi_a_RVALID(m_axi_a_RVALID),
        .ost_ctrl_info(\bus_read/ost_ctrl_info ),
        .push(\bus_read/ost_ctrl_gen[0].fifo_burst/push ),
        .push_0(\load_unit_0/fifo_rreq/push_3 ),
        .s_ready_t_reg(m_axi_a_RREADY));
  FDRE \a_r_read_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[10]),
        .Q(trunc_ln_fu_201_p4[8]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[11]),
        .Q(trunc_ln_fu_201_p4[9]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[12]),
        .Q(trunc_ln_fu_201_p4[10]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[13]),
        .Q(trunc_ln_fu_201_p4[11]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[14]),
        .Q(trunc_ln_fu_201_p4[12]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[15]),
        .Q(trunc_ln_fu_201_p4[13]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[16]),
        .Q(trunc_ln_fu_201_p4[14]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[17]),
        .Q(trunc_ln_fu_201_p4[15]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[18]),
        .Q(trunc_ln_fu_201_p4[16]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[19]),
        .Q(trunc_ln_fu_201_p4[17]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[20]),
        .Q(trunc_ln_fu_201_p4[18]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[21]),
        .Q(trunc_ln_fu_201_p4[19]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[22]),
        .Q(trunc_ln_fu_201_p4[20]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[23]),
        .Q(trunc_ln_fu_201_p4[21]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[24]),
        .Q(trunc_ln_fu_201_p4[22]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[25]),
        .Q(trunc_ln_fu_201_p4[23]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[26]),
        .Q(trunc_ln_fu_201_p4[24]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[27]),
        .Q(trunc_ln_fu_201_p4[25]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[28]),
        .Q(trunc_ln_fu_201_p4[26]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[29]),
        .Q(trunc_ln_fu_201_p4[27]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[2]),
        .Q(trunc_ln_fu_201_p4[0]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[30]),
        .Q(trunc_ln_fu_201_p4[28]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[31]),
        .Q(trunc_ln_fu_201_p4[29]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[32]),
        .Q(trunc_ln_fu_201_p4[30]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[33]),
        .Q(trunc_ln_fu_201_p4[31]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[34]),
        .Q(trunc_ln_fu_201_p4[32]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[35]),
        .Q(trunc_ln_fu_201_p4[33]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[36]),
        .Q(trunc_ln_fu_201_p4[34]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[37]),
        .Q(trunc_ln_fu_201_p4[35]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[38]),
        .Q(trunc_ln_fu_201_p4[36]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[39]),
        .Q(trunc_ln_fu_201_p4[37]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[3]),
        .Q(trunc_ln_fu_201_p4[1]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[40]),
        .Q(trunc_ln_fu_201_p4[38]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[41]),
        .Q(trunc_ln_fu_201_p4[39]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[42]),
        .Q(trunc_ln_fu_201_p4[40]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[43]),
        .Q(trunc_ln_fu_201_p4[41]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[44]),
        .Q(trunc_ln_fu_201_p4[42]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[45]),
        .Q(trunc_ln_fu_201_p4[43]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[46]),
        .Q(trunc_ln_fu_201_p4[44]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[47]),
        .Q(trunc_ln_fu_201_p4[45]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[48]),
        .Q(trunc_ln_fu_201_p4[46]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[49]),
        .Q(trunc_ln_fu_201_p4[47]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[4]),
        .Q(trunc_ln_fu_201_p4[2]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[50]),
        .Q(trunc_ln_fu_201_p4[48]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[51]),
        .Q(trunc_ln_fu_201_p4[49]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[52]),
        .Q(trunc_ln_fu_201_p4[50]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[53]),
        .Q(trunc_ln_fu_201_p4[51]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[54]),
        .Q(trunc_ln_fu_201_p4[52]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[55]),
        .Q(trunc_ln_fu_201_p4[53]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[56]),
        .Q(trunc_ln_fu_201_p4[54]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[57]),
        .Q(trunc_ln_fu_201_p4[55]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[58]),
        .Q(trunc_ln_fu_201_p4[56]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[59]),
        .Q(trunc_ln_fu_201_p4[57]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[5]),
        .Q(trunc_ln_fu_201_p4[3]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[60]),
        .Q(trunc_ln_fu_201_p4[58]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[61]),
        .Q(trunc_ln_fu_201_p4[59]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[62]),
        .Q(trunc_ln_fu_201_p4[60]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[63]),
        .Q(trunc_ln_fu_201_p4[61]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[6]),
        .Q(trunc_ln_fu_201_p4[4]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[7]),
        .Q(trunc_ln_fu_201_p4[5]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[8]),
        .Q(trunc_ln_fu_201_p4[6]),
        .R(1'b0));
  FDRE \a_r_read_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(a_r[9]),
        .Q(trunc_ln_fu_201_p4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_n_0),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_start),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_loop_exit_ready_pp0_iter14_reg_reg_srl14" *) 
  SRL16E ap_loop_exit_ready_pp0_iter14_reg_reg_srl14
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_loop_exit_ready),
        .Q(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_0));
  FDRE ap_loop_exit_ready_pp0_iter15_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_0),
        .Q(ap_loop_exit_ready_pp0_iter15_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter16_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_m_axi_U_n_105),
        .Q(ap_loop_exit_ready_pp0_iter16_reg),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_b_m_axi b_m_axi_U
       (.D({m_axi_b_RLAST,m_axi_b_RDATA}),
        .E(ap_condition_681),
        .Q(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1 ),
        .a_0_ARREADY(a_0_ARREADY),
        .a_0_RREADY(a_0_RREADY),
        .a_0_RVALID(a_0_RVALID),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter1_reg(b_m_axi_U_n_109),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter15_reg(ap_loop_exit_ready_pp0_iter15_reg),
        .ap_loop_exit_ready_pp0_iter15_reg_reg__0(b_m_axi_U_n_105),
        .ap_loop_exit_ready_pp0_iter16_reg(ap_loop_exit_ready_pp0_iter16_reg),
        .ap_loop_exit_ready_pp0_iter16_reg_reg(sum_m_axi_U_n_7),
        .ap_loop_exit_ready_pp0_iter16_reg_reg_0(\first_iter_0_reg_160_reg_n_0_[0] ),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_reg(flow_control_loop_pipe_U_n_1),
        .ap_loop_init_reg_0(i1_fu_94[2:0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(b_m_axi_U_n_107),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .b_0_ARREADY(b_0_ARREADY),
        .b_0_RDATA(b_0_RDATA),
        .b_0_RVALID(b_0_RVALID),
        .\could_multi_bursts.burst_valid_reg (m_axi_b_ARVALID),
        .\dout_reg[0] (\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0_n_0 ),
        .\dout_reg[61] (trunc_ln11_1_fu_221_p4),
        .dout_vld_reg(b_m_axi_U_n_108),
        .dout_vld_reg_0(b_m_axi_U_n_111),
        .full_n_reg(b_m_axi_U_n_106),
        .\i1_fu_94_reg[0] (sum_m_axi_U_n_4),
        .m_axi_b_ARADDR(\^m_axi_b_ARADDR ),
        .m_axi_b_ARLEN(\^m_axi_b_ARLEN ),
        .m_axi_b_ARREADY(m_axi_b_ARREADY),
        .m_axi_b_RVALID(m_axi_b_RVALID),
        .ost_ctrl_info(\bus_read/ost_ctrl_info_0 ),
        .push(\bus_read/ost_ctrl_gen[0].fifo_burst/push_2 ),
        .push_0(\load_unit_0/fifo_rreq/push ),
        .ready_for_outstanding_reg(sum_m_axi_U_n_9),
        .s_ready_t_reg(m_axi_b_RREADY),
        .sum_0_WREADY(sum_0_WREADY));
  FDRE \b_r_read_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[10]),
        .Q(trunc_ln11_1_fu_221_p4[8]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[11]),
        .Q(trunc_ln11_1_fu_221_p4[9]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[12]),
        .Q(trunc_ln11_1_fu_221_p4[10]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[13]),
        .Q(trunc_ln11_1_fu_221_p4[11]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[14]),
        .Q(trunc_ln11_1_fu_221_p4[12]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[15]),
        .Q(trunc_ln11_1_fu_221_p4[13]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[16]),
        .Q(trunc_ln11_1_fu_221_p4[14]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[17]),
        .Q(trunc_ln11_1_fu_221_p4[15]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[18]),
        .Q(trunc_ln11_1_fu_221_p4[16]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[19]),
        .Q(trunc_ln11_1_fu_221_p4[17]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[20]),
        .Q(trunc_ln11_1_fu_221_p4[18]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[21]),
        .Q(trunc_ln11_1_fu_221_p4[19]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[22]),
        .Q(trunc_ln11_1_fu_221_p4[20]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[23]),
        .Q(trunc_ln11_1_fu_221_p4[21]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[24]),
        .Q(trunc_ln11_1_fu_221_p4[22]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[25]),
        .Q(trunc_ln11_1_fu_221_p4[23]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[26]),
        .Q(trunc_ln11_1_fu_221_p4[24]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[27]),
        .Q(trunc_ln11_1_fu_221_p4[25]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[28]),
        .Q(trunc_ln11_1_fu_221_p4[26]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[29]),
        .Q(trunc_ln11_1_fu_221_p4[27]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[2]),
        .Q(trunc_ln11_1_fu_221_p4[0]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[30]),
        .Q(trunc_ln11_1_fu_221_p4[28]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[31]),
        .Q(trunc_ln11_1_fu_221_p4[29]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[32]),
        .Q(trunc_ln11_1_fu_221_p4[30]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[33]),
        .Q(trunc_ln11_1_fu_221_p4[31]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[34]),
        .Q(trunc_ln11_1_fu_221_p4[32]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[35]),
        .Q(trunc_ln11_1_fu_221_p4[33]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[36]),
        .Q(trunc_ln11_1_fu_221_p4[34]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[37]),
        .Q(trunc_ln11_1_fu_221_p4[35]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[38]),
        .Q(trunc_ln11_1_fu_221_p4[36]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[39]),
        .Q(trunc_ln11_1_fu_221_p4[37]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[3]),
        .Q(trunc_ln11_1_fu_221_p4[1]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[40]),
        .Q(trunc_ln11_1_fu_221_p4[38]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[41]),
        .Q(trunc_ln11_1_fu_221_p4[39]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[42]),
        .Q(trunc_ln11_1_fu_221_p4[40]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[43]),
        .Q(trunc_ln11_1_fu_221_p4[41]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[44]),
        .Q(trunc_ln11_1_fu_221_p4[42]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[45]),
        .Q(trunc_ln11_1_fu_221_p4[43]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[46]),
        .Q(trunc_ln11_1_fu_221_p4[44]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[47]),
        .Q(trunc_ln11_1_fu_221_p4[45]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[48]),
        .Q(trunc_ln11_1_fu_221_p4[46]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[49]),
        .Q(trunc_ln11_1_fu_221_p4[47]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[4]),
        .Q(trunc_ln11_1_fu_221_p4[2]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[50]),
        .Q(trunc_ln11_1_fu_221_p4[48]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[51]),
        .Q(trunc_ln11_1_fu_221_p4[49]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[52]),
        .Q(trunc_ln11_1_fu_221_p4[50]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[53]),
        .Q(trunc_ln11_1_fu_221_p4[51]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[54]),
        .Q(trunc_ln11_1_fu_221_p4[52]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[55]),
        .Q(trunc_ln11_1_fu_221_p4[53]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[56]),
        .Q(trunc_ln11_1_fu_221_p4[54]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[57]),
        .Q(trunc_ln11_1_fu_221_p4[55]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[58]),
        .Q(trunc_ln11_1_fu_221_p4[56]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[59]),
        .Q(trunc_ln11_1_fu_221_p4[57]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[5]),
        .Q(trunc_ln11_1_fu_221_p4[3]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[60]),
        .Q(trunc_ln11_1_fu_221_p4[58]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[61]),
        .Q(trunc_ln11_1_fu_221_p4[59]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[62]),
        .Q(trunc_ln11_1_fu_221_p4[60]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[63]),
        .Q(trunc_ln11_1_fu_221_p4[61]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[6]),
        .Q(trunc_ln11_1_fu_221_p4[4]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[7]),
        .Q(trunc_ln11_1_fu_221_p4[5]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[8]),
        .Q(trunc_ln11_1_fu_221_p4[6]),
        .R(1'b0));
  FDRE \b_r_read_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_r[9]),
        .Q(trunc_ln11_1_fu_221_p4[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 
       (.A0(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [0]),
        .A1(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [1]),
        .A2(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [2]),
        .A3(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [3]),
        .CE(\bus_read/ost_ctrl_gen[0].fifo_burst/push ),
        .CLK(ap_clk),
        .D(\bus_read/ost_ctrl_info ),
        .Q(\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0 
       (.A0(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1 [0]),
        .A1(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1 [1]),
        .A2(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1 [2]),
        .A3(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1 [3]),
        .CE(\bus_read/ost_ctrl_gen[0].fifo_burst/push_2 ),
        .CLK(ap_clk),
        .D(\bus_read/ost_ctrl_info_0 ),
        .Q(\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0_n_0 ));
  bd_0_hls_inst_0_top_kernel_control_s_axi control_s_axi_U
       (.D(a_r),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(p_0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready(ap_loop_exit_ready),
        .ap_loop_exit_ready_pp0_iter16_reg(ap_loop_exit_ready_pp0_iter16_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\i1_fu_94_reg[1] (control_s_axi_U_n_197),
        .\i1_fu_94_reg[2] (i_fu_184_p2[4]),
        .icmp_ln11_fu_190_p2(icmp_ln11_fu_190_p2),
        .\icmp_ln11_reg_283_reg[0] (i1_fu_94),
        .int_ap_idle_reg_0(ap_enable_reg_pp0_iter10_reg_n_0),
        .int_auto_restart_reg_0(p_6_in),
        .\int_b_r_reg[63]_0 (b_r),
        .int_isr(int_isr),
        .int_task_ap_done_reg_0(sum_m_axi_U_n_4),
        .int_task_ap_done_reg_1(b_m_axi_U_n_108),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[5:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sum_r(sum_r),
        .task_ap_ready(task_ap_ready));
  (* srl_bus_name = "inst/\\first_iter_0_reg_160_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\first_iter_0_reg_160_reg_n_0_[0] ),
        .Q(\first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8_n_0 ));
  FDRE \first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8_n_0 ),
        .Q(first_iter_0_reg_160_pp0_iter9_reg),
        .R(1'b0));
  FDRE \first_iter_0_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_m_axi_U_n_6),
        .Q(\first_iter_0_reg_160_reg_n_0_[0] ),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe flow_control_loop_pipe_U
       (.D({i_fu_184_p2[6:5],i_fu_184_p2[3:0]}),
        .Q(i1_fu_94),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_reg_0(b_m_axi_U_n_107),
        .ap_start(ap_start),
        .\i1_fu_94_reg[5] (flow_control_loop_pipe_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \i1_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_681),
        .D(i_fu_184_p2[0]),
        .Q(i1_fu_94[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i1_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_681),
        .D(i_fu_184_p2[1]),
        .Q(i1_fu_94[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i1_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_681),
        .D(i_fu_184_p2[2]),
        .Q(i1_fu_94[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i1_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_681),
        .D(i_fu_184_p2[3]),
        .Q(i1_fu_94[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i1_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_681),
        .D(i_fu_184_p2[4]),
        .Q(i1_fu_94[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i1_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_681),
        .D(i_fu_184_p2[5]),
        .Q(i1_fu_94[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i1_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_681),
        .D(i_fu_184_p2[6]),
        .Q(i1_fu_94[6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\icmp_ln11_reg_283_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln11_reg_283),
        .Q(\icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14_n_0 ));
  FDRE \icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14_n_0 ),
        .Q(icmp_ln11_reg_283_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln11_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln11_fu_190_p2),
        .Q(icmp_ln11_reg_283),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_mul_32s_32s_32_1_1 mul_32s_32s_32_1_1_U1
       (.ACOUT({mul_32s_32s_32_1_1_U1_n_0,mul_32s_32s_32_1_1_U1_n_1,mul_32s_32s_32_1_1_U1_n_2,mul_32s_32s_32_1_1_U1_n_3,mul_32s_32s_32_1_1_U1_n_4,mul_32s_32s_32_1_1_U1_n_5,mul_32s_32s_32_1_1_U1_n_6,mul_32s_32s_32_1_1_U1_n_7,mul_32s_32s_32_1_1_U1_n_8,mul_32s_32s_32_1_1_U1_n_9,mul_32s_32s_32_1_1_U1_n_10,mul_32s_32s_32_1_1_U1_n_11,mul_32s_32s_32_1_1_U1_n_12,mul_32s_32s_32_1_1_U1_n_13,mul_32s_32s_32_1_1_U1_n_14,mul_32s_32s_32_1_1_U1_n_15,mul_32s_32s_32_1_1_U1_n_16,mul_32s_32s_32_1_1_U1_n_17,mul_32s_32s_32_1_1_U1_n_18,mul_32s_32s_32_1_1_U1_n_19,mul_32s_32s_32_1_1_U1_n_20,mul_32s_32s_32_1_1_U1_n_21,mul_32s_32s_32_1_1_U1_n_22,mul_32s_32s_32_1_1_U1_n_23,mul_32s_32s_32_1_1_U1_n_24,mul_32s_32s_32_1_1_U1_n_25,mul_32s_32s_32_1_1_U1_n_26,mul_32s_32s_32_1_1_U1_n_27,mul_32s_32s_32_1_1_U1_n_28,mul_32s_32s_32_1_1_U1_n_29}),
        .D({mul_32s_32s_32_1_1_U1_n_30,mul_32s_32s_32_1_1_U1_n_31,mul_32s_32s_32_1_1_U1_n_32,mul_32s_32s_32_1_1_U1_n_33,mul_32s_32s_32_1_1_U1_n_34,mul_32s_32s_32_1_1_U1_n_35,mul_32s_32s_32_1_1_U1_n_36,mul_32s_32s_32_1_1_U1_n_37,mul_32s_32s_32_1_1_U1_n_38,mul_32s_32s_32_1_1_U1_n_39,mul_32s_32s_32_1_1_U1_n_40,mul_32s_32s_32_1_1_U1_n_41,mul_32s_32s_32_1_1_U1_n_42,mul_32s_32s_32_1_1_U1_n_43,mul_32s_32s_32_1_1_U1_n_44,mul_32s_32s_32_1_1_U1_n_45,mul_32s_32s_32_1_1_U1_n_46}),
        .P(mul_ln12_reg_315_reg_n_91),
        .PCOUT({mul_32s_32s_32_1_1_U1_n_47,mul_32s_32s_32_1_1_U1_n_48,mul_32s_32s_32_1_1_U1_n_49,mul_32s_32s_32_1_1_U1_n_50,mul_32s_32s_32_1_1_U1_n_51,mul_32s_32s_32_1_1_U1_n_52,mul_32s_32s_32_1_1_U1_n_53,mul_32s_32s_32_1_1_U1_n_54,mul_32s_32s_32_1_1_U1_n_55,mul_32s_32s_32_1_1_U1_n_56,mul_32s_32s_32_1_1_U1_n_57,mul_32s_32s_32_1_1_U1_n_58,mul_32s_32s_32_1_1_U1_n_59,mul_32s_32s_32_1_1_U1_n_60,mul_32s_32s_32_1_1_U1_n_61,mul_32s_32s_32_1_1_U1_n_62,mul_32s_32s_32_1_1_U1_n_63,mul_32s_32s_32_1_1_U1_n_64,mul_32s_32s_32_1_1_U1_n_65,mul_32s_32s_32_1_1_U1_n_66,mul_32s_32s_32_1_1_U1_n_67,mul_32s_32s_32_1_1_U1_n_68,mul_32s_32s_32_1_1_U1_n_69,mul_32s_32s_32_1_1_U1_n_70,mul_32s_32s_32_1_1_U1_n_71,mul_32s_32s_32_1_1_U1_n_72,mul_32s_32s_32_1_1_U1_n_73,mul_32s_32s_32_1_1_U1_n_74,mul_32s_32s_32_1_1_U1_n_75,mul_32s_32s_32_1_1_U1_n_76,mul_32s_32s_32_1_1_U1_n_77,mul_32s_32s_32_1_1_U1_n_78,mul_32s_32s_32_1_1_U1_n_79,mul_32s_32s_32_1_1_U1_n_80,mul_32s_32s_32_1_1_U1_n_81,mul_32s_32s_32_1_1_U1_n_82,mul_32s_32s_32_1_1_U1_n_83,mul_32s_32s_32_1_1_U1_n_84,mul_32s_32s_32_1_1_U1_n_85,mul_32s_32s_32_1_1_U1_n_86,mul_32s_32s_32_1_1_U1_n_87,mul_32s_32s_32_1_1_U1_n_88,mul_32s_32s_32_1_1_U1_n_89,mul_32s_32s_32_1_1_U1_n_90,mul_32s_32s_32_1_1_U1_n_91,mul_32s_32s_32_1_1_U1_n_92,mul_32s_32s_32_1_1_U1_n_93,mul_32s_32s_32_1_1_U1_n_94}),
        .a_0_RDATA(a_0_RDATA[16:0]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .b_0_RDATA(b_0_RDATA),
        .mul_ln12_reg_315_reg(mul_ln12_reg_315),
        .p_1_in({mul_ln12_reg_315_reg_n_92,mul_ln12_reg_315_reg_n_93,mul_ln12_reg_315_reg_n_94,mul_ln12_reg_315_reg_n_95,mul_ln12_reg_315_reg_n_96,mul_ln12_reg_315_reg_n_97,mul_ln12_reg_315_reg_n_98,mul_ln12_reg_315_reg_n_99,mul_ln12_reg_315_reg_n_100,mul_ln12_reg_315_reg_n_101,mul_ln12_reg_315_reg_n_102,mul_ln12_reg_315_reg_n_103,mul_ln12_reg_315_reg_n_104,mul_ln12_reg_315_reg_n_105,\mul_ln12_reg_315_reg[16]__0_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln12_reg_315_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({mul_32s_32s_32_1_1_U1_n_0,mul_32s_32s_32_1_1_U1_n_1,mul_32s_32s_32_1_1_U1_n_2,mul_32s_32s_32_1_1_U1_n_3,mul_32s_32s_32_1_1_U1_n_4,mul_32s_32s_32_1_1_U1_n_5,mul_32s_32s_32_1_1_U1_n_6,mul_32s_32s_32_1_1_U1_n_7,mul_32s_32s_32_1_1_U1_n_8,mul_32s_32s_32_1_1_U1_n_9,mul_32s_32s_32_1_1_U1_n_10,mul_32s_32s_32_1_1_U1_n_11,mul_32s_32s_32_1_1_U1_n_12,mul_32s_32s_32_1_1_U1_n_13,mul_32s_32s_32_1_1_U1_n_14,mul_32s_32s_32_1_1_U1_n_15,mul_32s_32s_32_1_1_U1_n_16,mul_32s_32s_32_1_1_U1_n_17,mul_32s_32s_32_1_1_U1_n_18,mul_32s_32s_32_1_1_U1_n_19,mul_32s_32s_32_1_1_U1_n_20,mul_32s_32s_32_1_1_U1_n_21,mul_32s_32s_32_1_1_U1_n_22,mul_32s_32s_32_1_1_U1_n_23,mul_32s_32s_32_1_1_U1_n_24,mul_32s_32s_32_1_1_U1_n_25,mul_32s_32s_32_1_1_U1_n_26,mul_32s_32s_32_1_1_U1_n_27,mul_32s_32s_32_1_1_U1_n_28,mul_32s_32s_32_1_1_U1_n_29}),
        .ACOUT(NLW_mul_ln12_reg_315_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_0_RDATA[31],a_0_RDATA[31],a_0_RDATA[31],a_0_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln12_reg_315_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln12_reg_315_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln12_reg_315_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln12_reg_315_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln12_reg_315_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln12_reg_315_reg_n_58,mul_ln12_reg_315_reg_n_59,mul_ln12_reg_315_reg_n_60,mul_ln12_reg_315_reg_n_61,mul_ln12_reg_315_reg_n_62,mul_ln12_reg_315_reg_n_63,mul_ln12_reg_315_reg_n_64,mul_ln12_reg_315_reg_n_65,mul_ln12_reg_315_reg_n_66,mul_ln12_reg_315_reg_n_67,mul_ln12_reg_315_reg_n_68,mul_ln12_reg_315_reg_n_69,mul_ln12_reg_315_reg_n_70,mul_ln12_reg_315_reg_n_71,mul_ln12_reg_315_reg_n_72,mul_ln12_reg_315_reg_n_73,mul_ln12_reg_315_reg_n_74,mul_ln12_reg_315_reg_n_75,mul_ln12_reg_315_reg_n_76,mul_ln12_reg_315_reg_n_77,mul_ln12_reg_315_reg_n_78,mul_ln12_reg_315_reg_n_79,mul_ln12_reg_315_reg_n_80,mul_ln12_reg_315_reg_n_81,mul_ln12_reg_315_reg_n_82,mul_ln12_reg_315_reg_n_83,mul_ln12_reg_315_reg_n_84,mul_ln12_reg_315_reg_n_85,mul_ln12_reg_315_reg_n_86,mul_ln12_reg_315_reg_n_87,mul_ln12_reg_315_reg_n_88,mul_ln12_reg_315_reg_n_89,mul_ln12_reg_315_reg_n_90,mul_ln12_reg_315_reg_n_91,mul_ln12_reg_315_reg_n_92,mul_ln12_reg_315_reg_n_93,mul_ln12_reg_315_reg_n_94,mul_ln12_reg_315_reg_n_95,mul_ln12_reg_315_reg_n_96,mul_ln12_reg_315_reg_n_97,mul_ln12_reg_315_reg_n_98,mul_ln12_reg_315_reg_n_99,mul_ln12_reg_315_reg_n_100,mul_ln12_reg_315_reg_n_101,mul_ln12_reg_315_reg_n_102,mul_ln12_reg_315_reg_n_103,mul_ln12_reg_315_reg_n_104,mul_ln12_reg_315_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln12_reg_315_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln12_reg_315_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U1_n_47,mul_32s_32s_32_1_1_U1_n_48,mul_32s_32s_32_1_1_U1_n_49,mul_32s_32s_32_1_1_U1_n_50,mul_32s_32s_32_1_1_U1_n_51,mul_32s_32s_32_1_1_U1_n_52,mul_32s_32s_32_1_1_U1_n_53,mul_32s_32s_32_1_1_U1_n_54,mul_32s_32s_32_1_1_U1_n_55,mul_32s_32s_32_1_1_U1_n_56,mul_32s_32s_32_1_1_U1_n_57,mul_32s_32s_32_1_1_U1_n_58,mul_32s_32s_32_1_1_U1_n_59,mul_32s_32s_32_1_1_U1_n_60,mul_32s_32s_32_1_1_U1_n_61,mul_32s_32s_32_1_1_U1_n_62,mul_32s_32s_32_1_1_U1_n_63,mul_32s_32s_32_1_1_U1_n_64,mul_32s_32s_32_1_1_U1_n_65,mul_32s_32s_32_1_1_U1_n_66,mul_32s_32s_32_1_1_U1_n_67,mul_32s_32s_32_1_1_U1_n_68,mul_32s_32s_32_1_1_U1_n_69,mul_32s_32s_32_1_1_U1_n_70,mul_32s_32s_32_1_1_U1_n_71,mul_32s_32s_32_1_1_U1_n_72,mul_32s_32s_32_1_1_U1_n_73,mul_32s_32s_32_1_1_U1_n_74,mul_32s_32s_32_1_1_U1_n_75,mul_32s_32s_32_1_1_U1_n_76,mul_32s_32s_32_1_1_U1_n_77,mul_32s_32s_32_1_1_U1_n_78,mul_32s_32s_32_1_1_U1_n_79,mul_32s_32s_32_1_1_U1_n_80,mul_32s_32s_32_1_1_U1_n_81,mul_32s_32s_32_1_1_U1_n_82,mul_32s_32s_32_1_1_U1_n_83,mul_32s_32s_32_1_1_U1_n_84,mul_32s_32s_32_1_1_U1_n_85,mul_32s_32s_32_1_1_U1_n_86,mul_32s_32s_32_1_1_U1_n_87,mul_32s_32s_32_1_1_U1_n_88,mul_32s_32s_32_1_1_U1_n_89,mul_32s_32s_32_1_1_U1_n_90,mul_32s_32s_32_1_1_U1_n_91,mul_32s_32s_32_1_1_U1_n_92,mul_32s_32s_32_1_1_U1_n_93,mul_32s_32s_32_1_1_U1_n_94}),
        .PCOUT(NLW_mul_ln12_reg_315_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln12_reg_315_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln12_reg_315_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \mul_ln12_reg_315_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_46),
        .Q(\mul_ln12_reg_315_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_36),
        .Q(\mul_ln12_reg_315_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_35),
        .Q(\mul_ln12_reg_315_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_34),
        .Q(\mul_ln12_reg_315_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_33),
        .Q(\mul_ln12_reg_315_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_32),
        .Q(\mul_ln12_reg_315_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_31),
        .Q(\mul_ln12_reg_315_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_30),
        .Q(\mul_ln12_reg_315_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_45),
        .Q(\mul_ln12_reg_315_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_44),
        .Q(\mul_ln12_reg_315_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_43),
        .Q(\mul_ln12_reg_315_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_42),
        .Q(\mul_ln12_reg_315_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_41),
        .Q(\mul_ln12_reg_315_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_40),
        .Q(\mul_ln12_reg_315_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_39),
        .Q(\mul_ln12_reg_315_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_38),
        .Q(\mul_ln12_reg_315_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \mul_ln12_reg_315_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_1_1_U1_n_37),
        .Q(\mul_ln12_reg_315_reg[9]__0_n_0 ),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_sum_m_axi sum_m_axi_U
       (.Q(p_0_in),
        .a_0_ARREADY(a_0_ARREADY),
        .a_0_RVALID(a_0_RVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter1_reg(sum_m_axi_U_n_6),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready(ap_loop_exit_ready),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_0_ARREADY(b_0_ARREADY),
        .b_0_RVALID(b_0_RVALID),
        .\conservative_gen.num_beat_cnt_reg[0] (b_m_axi_U_n_111),
        .\conservative_gen.num_beat_cnt_reg[0]_0 (b_m_axi_U_n_109),
        .\dout_reg[31] ({mul_ln12_reg_315,\mul_ln12_reg_315_reg[15]__0_n_0 ,\mul_ln12_reg_315_reg[14]__0_n_0 ,\mul_ln12_reg_315_reg[13]__0_n_0 ,\mul_ln12_reg_315_reg[12]__0_n_0 ,\mul_ln12_reg_315_reg[11]__0_n_0 ,\mul_ln12_reg_315_reg[10]__0_n_0 ,\mul_ln12_reg_315_reg[9]__0_n_0 ,\mul_ln12_reg_315_reg[8]__0_n_0 ,\mul_ln12_reg_315_reg[7]__0_n_0 ,\mul_ln12_reg_315_reg[6]__0_n_0 ,\mul_ln12_reg_315_reg[5]__0_n_0 ,\mul_ln12_reg_315_reg[4]__0_n_0 ,\mul_ln12_reg_315_reg[3]__0_n_0 ,\mul_ln12_reg_315_reg[2]__0_n_0 ,\mul_ln12_reg_315_reg[1]__0_n_0 ,\mul_ln12_reg_315_reg[0]__0_n_0 }),
        .dout_vld_reg(sum_m_axi_U_n_4),
        .dout_vld_reg_0(b_m_axi_U_n_108),
        .first_iter_0_reg_160_pp0_iter9_reg(first_iter_0_reg_160_pp0_iter9_reg),
        .\first_iter_0_reg_160_reg[0] (\first_iter_0_reg_160_reg_n_0_[0] ),
        .\first_iter_0_reg_160_reg[0]_0 (b_m_axi_U_n_106),
        .full_n_reg(sum_m_axi_U_n_7),
        .full_n_reg_0(sum_m_axi_U_n_9),
        .\i1_fu_94_reg[0] (ap_enable_reg_pp0_iter10_reg_n_0),
        .icmp_ln11_reg_283(icmp_ln11_reg_283),
        .icmp_ln11_reg_283_pp0_iter15_reg(icmp_ln11_reg_283_pp0_iter15_reg),
        .in(trunc_ln11_2_fu_241_p4),
        .int_ap_ready_reg(p_6_in),
        .int_ap_start_reg(flow_control_loop_pipe_U_n_1),
        .int_ap_start_reg_0(control_s_axi_U_n_197),
        .int_isr(int_isr),
        .local_BUS_WVALID_reg(m_axi_sum_WVALID),
        .m_axi_sum_AWADDR(\^m_axi_sum_AWADDR ),
        .m_axi_sum_AWLEN(\^m_axi_sum_AWLEN ),
        .m_axi_sum_AWREADY(m_axi_sum_AWREADY),
        .m_axi_sum_AWVALID(m_axi_sum_AWVALID),
        .m_axi_sum_BVALID(m_axi_sum_BVALID),
        .m_axi_sum_WDATA(m_axi_sum_WDATA),
        .m_axi_sum_WLAST(m_axi_sum_WLAST),
        .m_axi_sum_WREADY(m_axi_sum_WREADY),
        .m_axi_sum_WSTRB(m_axi_sum_WSTRB),
        .push(\load_unit_0/fifo_rreq/push_3 ),
        .push_0(\load_unit_0/fifo_rreq/push ),
        .s_ready_t_reg(m_axi_sum_BREADY),
        .sum_0_WREADY(sum_0_WREADY),
        .task_ap_ready(task_ap_ready));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[10]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[11]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[12]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[13]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[14]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[15]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[16]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[17]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[18]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[19]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[20]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[21]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[22]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[23]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[24]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[25]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[26]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[27]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[28]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[29]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[2]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[30]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[31]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[32]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[33]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[34]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[35]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[36]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[37]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[38]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[39]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[3]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[40]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[41]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[42]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[43]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[44]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[45]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[46]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[47]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[48]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[49]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[4]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[50]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[51]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[52]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[53]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[54]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[55]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[56]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[57]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[58]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[59]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[5]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[60]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[61]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[62]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[63]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[6]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[7]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[8]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9 " *) 
  SRL16E \sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(sum_r[9]),
        .Q(\sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9_n_0 ));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[8]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[9]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[10]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[11]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[12]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[13]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[14]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[15]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[16]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[17]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[18]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[19]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[20]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[21]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[22]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[23]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[24]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[25]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[26]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[27]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[0]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[28]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[29]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[30]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[31]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[32]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[33]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[34]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[37]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[35]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[38]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[36]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[39]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[37]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[1]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[40]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[38]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[41]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[39]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[42]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[40]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[43]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[41]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[44]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[42]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[45]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[43]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[46]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[44]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[47]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[45]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[48]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[46]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[49]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[47]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[2]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[50]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[48]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[51]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[49]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[52]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[50]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[53]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[51]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[54]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[52]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[55]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[53]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[56]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[54]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[57]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[55]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[58]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[56]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[59]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[57]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[3]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[60]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[58]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[61]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[59]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[62]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[60]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[63]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[61]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[4]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[5]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[6]),
        .R(1'b0));
  FDRE \sum_r_read_reg_268_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9_n_0 ),
        .Q(trunc_ln11_2_fu_241_p4[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi
   (a_0_RDATA,
    m_axi_a_ARADDR,
    a_0_ARREADY,
    a_0_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    push,
    Q,
    ost_ctrl_info,
    m_axi_a_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0] ,
    ap_rst_n,
    push_0,
    a_0_RREADY,
    m_axi_a_ARREADY,
    m_axi_a_RVALID,
    D,
    \dout_reg[61] );
  output [31:0]a_0_RDATA;
  output [61:0]m_axi_a_ARADDR;
  output a_0_ARREADY;
  output a_0_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output push;
  output [3:0]Q;
  output ost_ctrl_info;
  output [3:0]m_axi_a_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0] ;
  input ap_rst_n;
  input push_0;
  input a_0_RREADY;
  input m_axi_a_ARREADY;
  input m_axi_a_RVALID;
  input [32:0]D;
  input [61:0]\dout_reg[61] ;

  wire [32:0]D;
  wire [3:0]Q;
  wire a_0_ARREADY;
  wire [31:0]a_0_RDATA;
  wire a_0_RREADY;
  wire a_0_RVALID;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \dout_reg[0] ;
  wire [61:0]\dout_reg[61] ;
  wire last_beat;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire [31:0]local_CHN_RDATA;
  wire [0:0]local_CHN_RLAST;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_a_ARADDR;
  wire [3:0]m_axi_a_ARLEN;
  wire m_axi_a_ARREADY;
  wire m_axi_a_RVALID;
  wire ost_ctrl_info;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [63:2]tmp_addr;
  wire [17:3]tmp_len;

  bd_0_hls_inst_0_top_kernel_a_m_axi_read bus_read
       (.D({tmp_len[17],tmp_len[8:6],tmp_len[3],tmp_addr}),
        .DINPADINP(local_CHN_RLAST),
        .Q(beat_valid),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[32] ({last_beat,local_CHN_RDATA}),
        .\data_p2_reg[32] (D),
        .\dout_reg[0] (\dout_reg[0] ),
        .full_n_reg(push),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_a_ARADDR(m_axi_a_ARADDR),
        .m_axi_a_ARLEN(m_axi_a_ARLEN),
        .m_axi_a_ARREADY(m_axi_a_ARREADY),
        .m_axi_a_RVALID(m_axi_a_RVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .\raddr_reg[3] (Q),
        .s_ready_t_reg(s_ready_t_reg));
  bd_0_hls_inst_0_top_kernel_a_m_axi_load load_unit_0
       (.D({tmp_len[17],tmp_len[8:6],tmp_len[3],tmp_addr}),
        .DINPADINP(local_CHN_RLAST),
        .Q(beat_valid),
        .a_0_ARREADY(a_0_ARREADY),
        .a_0_RDATA(a_0_RDATA),
        .a_0_RREADY(a_0_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(a_0_RVALID),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .mem_reg({last_beat,local_CHN_RDATA}),
        .push_0(push_0));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_burst_converter
   (m_axi_a_ARADDR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    full_n_reg,
    full_n,
    m_axi_a_ARREADY_0,
    \could_multi_bursts.sect_handling_reg ,
    ost_ctrl_info,
    E,
    m_axi_a_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    local_CHN_ARVALID,
    m_axi_a_ARREADY,
    ost_ctrl_ready,
    \num_data_cnt_reg[1] ,
    local_BURST_RREADY,
    \num_data_cnt_reg[0] ,
    D);
  output [61:0]m_axi_a_ARADDR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output full_n_reg;
  output full_n;
  output m_axi_a_ARREADY_0;
  output \could_multi_bursts.sect_handling_reg ;
  output ost_ctrl_info;
  output [0:0]E;
  output [3:0]m_axi_a_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_ARVALID;
  input m_axi_a_ARREADY;
  input ost_ctrl_ready;
  input \num_data_cnt_reg[1] ;
  input local_BURST_RREADY;
  input \num_data_cnt_reg[0] ;
  input [66:0]D;

  wire [66:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire full_n;
  wire full_n_reg;
  wire local_BURST_RREADY;
  wire local_CHN_ARVALID;
  wire [61:0]m_axi_a_ARADDR;
  wire [3:0]m_axi_a_ARLEN;
  wire m_axi_a_ARREADY;
  wire m_axi_a_ARREADY_0;
  wire \num_data_cnt_reg[0] ;
  wire \num_data_cnt_reg[1] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_a_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .full_n(full_n),
        .full_n_reg(full_n_reg),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_a_ARADDR(m_axi_a_ARADDR),
        .m_axi_a_ARLEN(m_axi_a_ARLEN),
        .m_axi_a_ARREADY(m_axi_a_ARREADY),
        .m_axi_a_ARREADY_0(m_axi_a_ARREADY_0),
        .\num_data_cnt_reg[0] (\num_data_cnt_reg[0] ),
        .\num_data_cnt_reg[1] (\num_data_cnt_reg[1] ),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_burst_sequential" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_burst_sequential
   (m_axi_a_ARADDR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    full_n_reg,
    full_n,
    m_axi_a_ARREADY_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    ost_ctrl_info,
    E,
    m_axi_a_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    local_CHN_ARVALID,
    m_axi_a_ARREADY,
    ost_ctrl_ready,
    \num_data_cnt_reg[1] ,
    local_BURST_RREADY,
    \num_data_cnt_reg[0] ,
    D);
  output [61:0]m_axi_a_ARADDR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output full_n_reg;
  output full_n;
  output m_axi_a_ARREADY_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output ost_ctrl_info;
  output [0:0]E;
  output [3:0]m_axi_a_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_ARVALID;
  input m_axi_a_ARREADY;
  input ost_ctrl_ready;
  input \num_data_cnt_reg[1] ;
  input local_BURST_RREADY;
  input \num_data_cnt_reg[0] ;
  input [66:0]D;

  wire [6:2]B;
  wire [66:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:1]beat_len;
  wire \could_multi_bursts.burst_addr[16]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_10_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_11_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_12_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_13_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_9 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_i_2_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_i_4_n_0 ;
  wire \could_multi_bursts.last_loop_i_5_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_5_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_7;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire end_from_4k1_carry_n_4;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire end_from_4k1_carry_n_7;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire full_n;
  wire full_n_reg;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_RREADY;
  wire local_CHN_ARVALID;
  wire [61:0]m_axi_a_ARADDR;
  wire [3:0]m_axi_a_ARLEN;
  wire m_axi_a_ARREADY;
  wire m_axi_a_ARREADY_0;
  wire next_req;
  wire \num_data_cnt_reg[0] ;
  wire \num_data_cnt_reg[1] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_15_in;
  wire [17:3]p_1_in;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_125;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_6;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[5]_i_10_n_0 ;
  wire \sect_total[5]_i_11_n_0 ;
  wire \sect_total[5]_i_12_n_0 ;
  wire \sect_total[5]_i_3_n_0 ;
  wire \sect_total[5]_i_4_n_0 ;
  wire \sect_total[5]_i_5_n_0 ;
  wire \sect_total[5]_i_6_n_0 ;
  wire \sect_total[5]_i_7_n_0 ;
  wire \sect_total[5]_i_8_n_0 ;
  wire \sect_total[5]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[0]_i_6_n_0 ;
  wire \sect_total_buf[0]_i_7_n_0 ;
  wire \sect_total_buf[0]_i_8_n_0 ;
  wire \sect_total_buf[0]_i_9_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_6_n_0 ;
  wire \sect_total_buf[8]_i_7_n_0 ;
  wire \sect_total_buf[8]_i_8_n_0 ;
  wire \sect_total_buf[8]_i_9_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_10 ;
  wire \sect_total_buf_reg[0]_i_1_n_11 ;
  wire \sect_total_buf_reg[0]_i_1_n_12 ;
  wire \sect_total_buf_reg[0]_i_1_n_13 ;
  wire \sect_total_buf_reg[0]_i_1_n_14 ;
  wire \sect_total_buf_reg[0]_i_1_n_15 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[0]_i_1_n_8 ;
  wire \sect_total_buf_reg[0]_i_1_n_9 ;
  wire \sect_total_buf_reg[16]_i_1_n_12 ;
  wire \sect_total_buf_reg[16]_i_1_n_13 ;
  wire \sect_total_buf_reg[16]_i_1_n_14 ;
  wire \sect_total_buf_reg[16]_i_1_n_15 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_10 ;
  wire \sect_total_buf_reg[8]_i_1_n_11 ;
  wire \sect_total_buf_reg[8]_i_1_n_12 ;
  wire \sect_total_buf_reg[8]_i_1_n_13 ;
  wire \sect_total_buf_reg[8]_i_1_n_14 ;
  wire \sect_total_buf_reg[8]_i_1_n_15 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_8 ;
  wire \sect_total_buf_reg[8]_i_1_n_9 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [7:6]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:1]NLW_end_from_4k1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_end_from_4k1_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;
  wire [7:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_sect_total_buf_reg[16]_i_1_O_UNCONNECTED ;

  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[14]),
        .O(\could_multi_bursts.burst_addr[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[13]),
        .O(\could_multi_bursts.burst_addr[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[12]),
        .O(\could_multi_bursts.burst_addr[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[11]),
        .O(\could_multi_bursts.burst_addr[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_6 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[10]),
        .O(\could_multi_bursts.burst_addr[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_7 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[9]),
        .O(\could_multi_bursts.burst_addr[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_8 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[8]),
        .O(\could_multi_bursts.burst_addr[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_9 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[7]),
        .O(\could_multi_bursts.burst_addr[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[22]),
        .O(\could_multi_bursts.burst_addr[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[21]),
        .O(\could_multi_bursts.burst_addr[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[20]),
        .O(\could_multi_bursts.burst_addr[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[19]),
        .O(\could_multi_bursts.burst_addr[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_6 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[18]),
        .O(\could_multi_bursts.burst_addr[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_7 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[17]),
        .O(\could_multi_bursts.burst_addr[24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_8 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[16]),
        .O(\could_multi_bursts.burst_addr[24]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_9 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[15]),
        .O(\could_multi_bursts.burst_addr[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[30]),
        .O(\could_multi_bursts.burst_addr[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[29]),
        .O(\could_multi_bursts.burst_addr[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[28]),
        .O(\could_multi_bursts.burst_addr[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[27]),
        .O(\could_multi_bursts.burst_addr[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_6 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[26]),
        .O(\could_multi_bursts.burst_addr[32]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_7 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[25]),
        .O(\could_multi_bursts.burst_addr[32]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_8 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[24]),
        .O(\could_multi_bursts.burst_addr[32]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_9 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[23]),
        .O(\could_multi_bursts.burst_addr[32]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[38]),
        .O(\could_multi_bursts.burst_addr[40]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[37]),
        .O(\could_multi_bursts.burst_addr[40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[36]),
        .O(\could_multi_bursts.burst_addr[40]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[35]),
        .O(\could_multi_bursts.burst_addr[40]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_6 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[34]),
        .O(\could_multi_bursts.burst_addr[40]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_7 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[33]),
        .O(\could_multi_bursts.burst_addr[40]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_8 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[32]),
        .O(\could_multi_bursts.burst_addr[40]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_9 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[31]),
        .O(\could_multi_bursts.burst_addr[40]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[46]),
        .O(\could_multi_bursts.burst_addr[48]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[45]),
        .O(\could_multi_bursts.burst_addr[48]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[44]),
        .O(\could_multi_bursts.burst_addr[48]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[43]),
        .O(\could_multi_bursts.burst_addr[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_6 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[42]),
        .O(\could_multi_bursts.burst_addr[48]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_7 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[41]),
        .O(\could_multi_bursts.burst_addr[48]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_8 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[40]),
        .O(\could_multi_bursts.burst_addr[48]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_9 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[39]),
        .O(\could_multi_bursts.burst_addr[48]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[54]),
        .O(\could_multi_bursts.burst_addr[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[53]),
        .O(\could_multi_bursts.burst_addr[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[52]),
        .O(\could_multi_bursts.burst_addr[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[51]),
        .O(\could_multi_bursts.burst_addr[56]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_6 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[50]),
        .O(\could_multi_bursts.burst_addr[56]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_7 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[49]),
        .O(\could_multi_bursts.burst_addr[56]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_8 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[48]),
        .O(\could_multi_bursts.burst_addr[56]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_9 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[47]),
        .O(\could_multi_bursts.burst_addr[56]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.burst_addr[63]_i_1 
       (.I0(m_axi_a_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[61]),
        .O(\could_multi_bursts.burst_addr[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[60]),
        .O(\could_multi_bursts.burst_addr[63]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_5 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[59]),
        .O(\could_multi_bursts.burst_addr[63]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_6 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[58]),
        .O(\could_multi_bursts.burst_addr[63]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_7 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[57]),
        .O(\could_multi_bursts.burst_addr[63]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_8 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[56]),
        .O(\could_multi_bursts.burst_addr[63]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_9 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[55]),
        .O(\could_multi_bursts.burst_addr[63]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_10 
       (.I0(B[5]),
        .I1(m_axi_a_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_11 
       (.I0(B[4]),
        .I1(m_axi_a_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_12 
       (.I0(B[3]),
        .I1(m_axi_a_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_13 
       (.I0(B[2]),
        .I1(m_axi_a_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_4 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_5 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_6 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_7 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_8 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_a_ARADDR[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_9 
       (.I0(B[6]),
        .I1(m_axi_a_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_9_n_0 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_14 ),
        .Q(m_axi_a_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_13 ),
        .Q(m_axi_a_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_12 ),
        .Q(m_axi_a_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_11 ),
        .Q(m_axi_a_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_10 ),
        .Q(m_axi_a_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_9 ),
        .Q(m_axi_a_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_8 ),
        .Q(m_axi_a_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[16]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[16]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[16]_i_2_n_0 ,\could_multi_bursts.burst_addr[16]_i_3_n_0 ,\could_multi_bursts.burst_addr[16]_i_4_n_0 ,\could_multi_bursts.burst_addr[16]_i_5_n_0 ,\could_multi_bursts.burst_addr[16]_i_6_n_0 ,\could_multi_bursts.burst_addr[16]_i_7_n_0 ,\could_multi_bursts.burst_addr[16]_i_8_n_0 ,\could_multi_bursts.burst_addr[16]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_15 ),
        .Q(m_axi_a_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_14 ),
        .Q(m_axi_a_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_13 ),
        .Q(m_axi_a_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_12 ),
        .Q(m_axi_a_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_11 ),
        .Q(m_axi_a_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_10 ),
        .Q(m_axi_a_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_9 ),
        .Q(m_axi_a_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_8 ),
        .Q(m_axi_a_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[24]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[24]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[24]_i_2_n_0 ,\could_multi_bursts.burst_addr[24]_i_3_n_0 ,\could_multi_bursts.burst_addr[24]_i_4_n_0 ,\could_multi_bursts.burst_addr[24]_i_5_n_0 ,\could_multi_bursts.burst_addr[24]_i_6_n_0 ,\could_multi_bursts.burst_addr[24]_i_7_n_0 ,\could_multi_bursts.burst_addr[24]_i_8_n_0 ,\could_multi_bursts.burst_addr[24]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_15 ),
        .Q(m_axi_a_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_14 ),
        .Q(m_axi_a_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_13 ),
        .Q(m_axi_a_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_12 ),
        .Q(m_axi_a_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_11 ),
        .Q(m_axi_a_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_14 ),
        .Q(m_axi_a_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_10 ),
        .Q(m_axi_a_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_9 ),
        .Q(m_axi_a_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_8 ),
        .Q(m_axi_a_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[32]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[32]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[32]_i_2_n_0 ,\could_multi_bursts.burst_addr[32]_i_3_n_0 ,\could_multi_bursts.burst_addr[32]_i_4_n_0 ,\could_multi_bursts.burst_addr[32]_i_5_n_0 ,\could_multi_bursts.burst_addr[32]_i_6_n_0 ,\could_multi_bursts.burst_addr[32]_i_7_n_0 ,\could_multi_bursts.burst_addr[32]_i_8_n_0 ,\could_multi_bursts.burst_addr[32]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_15 ),
        .Q(m_axi_a_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_14 ),
        .Q(m_axi_a_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_13 ),
        .Q(m_axi_a_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_12 ),
        .Q(m_axi_a_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_11 ),
        .Q(m_axi_a_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_10 ),
        .Q(m_axi_a_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_9 ),
        .Q(m_axi_a_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_13 ),
        .Q(m_axi_a_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_8 ),
        .Q(m_axi_a_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[40]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[40]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[40]_i_2_n_0 ,\could_multi_bursts.burst_addr[40]_i_3_n_0 ,\could_multi_bursts.burst_addr[40]_i_4_n_0 ,\could_multi_bursts.burst_addr[40]_i_5_n_0 ,\could_multi_bursts.burst_addr[40]_i_6_n_0 ,\could_multi_bursts.burst_addr[40]_i_7_n_0 ,\could_multi_bursts.burst_addr[40]_i_8_n_0 ,\could_multi_bursts.burst_addr[40]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_15 ),
        .Q(m_axi_a_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_14 ),
        .Q(m_axi_a_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_13 ),
        .Q(m_axi_a_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_12 ),
        .Q(m_axi_a_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_11 ),
        .Q(m_axi_a_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_10 ),
        .Q(m_axi_a_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_9 ),
        .Q(m_axi_a_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_8 ),
        .Q(m_axi_a_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[48]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[48]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[48]_i_2_n_0 ,\could_multi_bursts.burst_addr[48]_i_3_n_0 ,\could_multi_bursts.burst_addr[48]_i_4_n_0 ,\could_multi_bursts.burst_addr[48]_i_5_n_0 ,\could_multi_bursts.burst_addr[48]_i_6_n_0 ,\could_multi_bursts.burst_addr[48]_i_7_n_0 ,\could_multi_bursts.burst_addr[48]_i_8_n_0 ,\could_multi_bursts.burst_addr[48]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_15 ),
        .Q(m_axi_a_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_12 ),
        .Q(m_axi_a_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_14 ),
        .Q(m_axi_a_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_13 ),
        .Q(m_axi_a_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_12 ),
        .Q(m_axi_a_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_11 ),
        .Q(m_axi_a_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_10 ),
        .Q(m_axi_a_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_9 ),
        .Q(m_axi_a_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_8 ),
        .Q(m_axi_a_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[56]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[56]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[56]_i_2_n_0 ,\could_multi_bursts.burst_addr[56]_i_3_n_0 ,\could_multi_bursts.burst_addr[56]_i_4_n_0 ,\could_multi_bursts.burst_addr[56]_i_5_n_0 ,\could_multi_bursts.burst_addr[56]_i_6_n_0 ,\could_multi_bursts.burst_addr[56]_i_7_n_0 ,\could_multi_bursts.burst_addr[56]_i_8_n_0 ,\could_multi_bursts.burst_addr[56]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_15 ),
        .Q(m_axi_a_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_14 ),
        .Q(m_axi_a_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_13 ),
        .Q(m_axi_a_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_11 ),
        .Q(m_axi_a_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_12 ),
        .Q(m_axi_a_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_11 ),
        .Q(m_axi_a_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_10 ),
        .Q(m_axi_a_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_9 ),
        .Q(m_axi_a_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[63]_i_2 
       (.CI(\could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED [7:6],\could_multi_bursts.burst_addr_reg[63]_i_2_n_2 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_3 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_4 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED [7],\could_multi_bursts.burst_addr_reg[63]_i_2_n_9 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_10 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_11 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_12 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_13 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_14 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_15 }),
        .S({1'b0,\could_multi_bursts.burst_addr[63]_i_3_n_0 ,\could_multi_bursts.burst_addr[63]_i_4_n_0 ,\could_multi_bursts.burst_addr[63]_i_5_n_0 ,\could_multi_bursts.burst_addr[63]_i_6_n_0 ,\could_multi_bursts.burst_addr[63]_i_7_n_0 ,\could_multi_bursts.burst_addr[63]_i_8_n_0 ,\could_multi_bursts.burst_addr[63]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_10 ),
        .Q(m_axi_a_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_9 ),
        .Q(m_axi_a_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_8 ),
        .Q(m_axi_a_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[8]_i_2_n_0 ,\could_multi_bursts.burst_addr[8]_i_3_n_0 ,\could_multi_bursts.burst_addr[8]_i_4_n_0 ,\could_multi_bursts.burst_addr[8]_i_5_n_0 ,\could_multi_bursts.burst_addr[8]_i_6_n_0 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[8]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_14 ,\NLW_could_multi_bursts.burst_addr_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[8]_i_7_n_0 ,\could_multi_bursts.burst_addr[8]_i_8_n_0 ,\could_multi_bursts.burst_addr[8]_i_9_n_0 ,\could_multi_bursts.burst_addr[8]_i_10_n_0 ,\could_multi_bursts.burst_addr[8]_i_11_n_0 ,\could_multi_bursts.burst_addr[8]_i_12_n_0 ,\could_multi_bursts.burst_addr[8]_i_13_n_0 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_15 ),
        .Q(m_axi_a_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ),
        .Q(B[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ),
        .Q(B[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ),
        .Q(B[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ),
        .Q(B[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_1_n_0 ),
        .Q(B[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(m_axi_a_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(m_axi_a_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(m_axi_a_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(m_axi_a_ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.burst_valid_i_2 
       (.I0(m_axi_a_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.burst_valid_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_2_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(rs_req_n_2),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I5(\could_multi_bursts.last_loop_i_4_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFECCFE)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_3_n_0 ),
        .I1(rs_req_n_2),
        .I2(\could_multi_bursts.last_loop_i_5_n_0 ),
        .I3(rs_req_n_123),
        .I4(beat_len[9]),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFBCB)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[7]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .O(\could_multi_bursts.last_loop_i_5_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(rs_req_n_2),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444474444774744)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(beat_len[4]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(beat_len[6]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[6]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(rs_req_n_2),
        .I5(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(beat_len[9]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[7]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(rs_req_n_2),
        .I3(beat_len[9]),
        .I4(rs_req_n_123),
        .I5(\could_multi_bursts.loop_cnt[4]_i_3_n_0 ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFBCB)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCF00AAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_a_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I2(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_5 
       (.I0(beat_len[9]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[9]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFBBFFFFAAAAAAAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(m_axi_a_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(ost_ctrl_ready),
        .I5(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3,end_from_4k1_carry_n_4,end_from_4k1_carry_n_5,end_from_4k1_carry_n_6,end_from_4k1_carry_n_7}),
        .DI({rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122}),
        .O(end_from_4k1[9:2]),
        .S({rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_end_from_4k1_carry__0_CO_UNCONNECTED[7:1],end_from_4k1_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_114}),
        .O({NLW_end_from_4k1_carry__0_O_UNCONNECTED[7:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_154,rs_req_n_155}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4FFF000000000000)) 
    full_n_i_2__2
       (.I0(m_axi_a_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(local_BURST_RREADY),
        .I5(\num_data_cnt_reg[0] ),
        .O(full_n));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(last_sect_reg_n_0),
        .I1(rs_req_n_123),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total[6]),
        .I2(sect_total_buf_reg[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[12]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[14]),
        .I1(sect_total[14]),
        .I2(sect_total_buf_reg[15]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[15]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total[7]),
        .I2(sect_total_buf_reg[11]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[11]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .I3(sect_total[3]),
        .I4(sect_total_buf_reg[3]),
        .I5(last_sect_i_8_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .I3(sect_total[4]),
        .I4(sect_total_buf_reg[4]),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF77CF47)) 
    last_sect_i_5
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[19]),
        .I4(sect_total_buf_reg[19]),
        .I5(last_sect_i_10_n_0),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .I3(sect_total[13]),
        .I4(sect_total_buf_reg[13]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total[1]),
        .I4(sect_total_buf_reg[1]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(sect_total_buf_reg[10]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[10]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(sect_total_buf_reg[18]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[18]),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_a_ARREADY),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\num_data_cnt_reg[1] ),
        .I1(m_axi_a_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  LUT6 #(
    .INIT(64'h4FFFB000B000B000)) 
    \num_data_cnt[4]_i_1__6 
       (.I0(m_axi_a_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(local_BURST_RREADY),
        .I5(\num_data_cnt_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000B000B000B000)) 
    \num_data_cnt[4]_i_3__0 
       (.I0(m_axi_a_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(local_BURST_RREADY),
        .I5(\num_data_cnt_reg[0] ),
        .O(m_axi_a_ARREADY_0));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_125),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_top_kernel_a_m_axi_reg_slice rs_req
       (.D({rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[8:6],p_1_in[3],rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122}),
        .S({\sect_total[5]_i_5_n_0 ,\sect_total[5]_i_6_n_0 ,\sect_total[5]_i_7_n_0 ,\sect_total[5]_i_8_n_0 ,\sect_total[5]_i_9_n_0 ,\sect_total[5]_i_10_n_0 ,\sect_total[5]_i_11_n_0 ,\sect_total[5]_i_12_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_loop_reg (rs_req_n_2),
        .\could_multi_bursts.loop_cnt[4]_i_2_0 (sect_total),
        .\data_p1_reg[11]_0 ({rs_req_n_154,rs_req_n_155}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p1_reg[9]_0 ({rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153}),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(rs_req_n_125),
        .last_sect_reg_0(last_sect_reg_n_0),
        .last_sect_reg_1(last_sect_i_2_n_0),
        .last_sect_reg_2(\could_multi_bursts.last_loop_reg_n_0 ),
        .last_sect_reg_3(\could_multi_bursts.burst_valid_reg_0 ),
        .last_sect_reg_4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_a_ARREADY(m_axi_a_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total_reg[5] ({\sect_total[5]_i_3_n_0 ,\sect_total[5]_i_4_n_0 }),
        .\sect_total_reg[8] (rs_req_n_123));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(rs_req_n_2),
        .I1(first_sect_reg_n_0),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  LUT6 #(
    .INIT(64'hA2A222A222222222)) 
    \sect_addr_buf[63]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_a_ARREADY),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_4),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[1]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[4]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[4]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_10 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_120),
        .O(\sect_total[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_11 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_121),
        .O(\sect_total[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_12 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_122),
        .O(\sect_total[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_113),
        .O(\sect_total[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_114),
        .O(\sect_total[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_5 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_115),
        .O(\sect_total[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_6 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_116),
        .O(\sect_total[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_7 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_117),
        .O(\sect_total[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_8 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_118),
        .O(\sect_total[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_9 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_119),
        .O(\sect_total[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_6 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_7 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_8 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_9 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_6 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_7 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_8 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_9 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_9_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_15 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 ,\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_8 ,\sect_total_buf_reg[0]_i_1_n_9 ,\sect_total_buf_reg[0]_i_1_n_10 ,\sect_total_buf_reg[0]_i_1_n_11 ,\sect_total_buf_reg[0]_i_1_n_12 ,\sect_total_buf_reg[0]_i_1_n_13 ,\sect_total_buf_reg[0]_i_1_n_14 ,\sect_total_buf_reg[0]_i_1_n_15 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 ,\sect_total_buf[0]_i_6_n_0 ,\sect_total_buf[0]_i_7_n_0 ,\sect_total_buf[0]_i_8_n_0 ,\sect_total_buf[0]_i_9_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_13 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_12 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_11 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_10 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_9 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_8 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_15 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [7:3],\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_sect_total_buf_reg[16]_i_1_O_UNCONNECTED [7:4],\sect_total_buf_reg[16]_i_1_n_12 ,\sect_total_buf_reg[16]_i_1_n_13 ,\sect_total_buf_reg[16]_i_1_n_14 ,\sect_total_buf_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_14 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_13 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_12 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_14 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_13 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_12 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_11 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_10 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_9 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_8 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_15 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 ,\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_8 ,\sect_total_buf_reg[8]_i_1_n_9 ,\sect_total_buf_reg[8]_i_1_n_10 ,\sect_total_buf_reg[8]_i_1_n_11 ,\sect_total_buf_reg[8]_i_1_n_12 ,\sect_total_buf_reg[8]_i_1_n_13 ,\sect_total_buf_reg[8]_i_1_n_14 ,\sect_total_buf_reg[8]_i_1_n_15 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 ,\sect_total_buf[8]_i_6_n_0 ,\sect_total_buf[8]_i_7_n_0 ,\sect_total_buf[8]_i_8_n_0 ,\sect_total_buf[8]_i_9_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_14 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_fifo
   (a_0_ARREADY,
    E,
    S,
    Q,
    D,
    \dout_reg[70] ,
    ap_rst_n_inv,
    ap_clk,
    push_0,
    local_CHN_ARREADY,
    tmp_valid_reg,
    \dout_reg[61] );
  output a_0_ARREADY;
  output [0:0]E;
  output [1:0]S;
  output [64:0]Q;
  output [0:0]D;
  output \dout_reg[70] ;
  input ap_rst_n_inv;
  input ap_clk;
  input push_0;
  input local_CHN_ARREADY;
  input tmp_valid_reg;
  input [61:0]\dout_reg[61] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [64:0]Q;
  wire [1:0]S;
  wire a_0_ARREADY;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [61:0]\dout_reg[61] ;
  wire \dout_reg[70] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1_n_0 ;
  wire \num_data_cnt[1]_i_1_n_0 ;
  wire \num_data_cnt[2]_i_1_n_0 ;
  wire \num_data_cnt[3]_i_1_n_0 ;
  wire \num_data_cnt[3]_i_2_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push_0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[1]_i_2_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[2]_i_2_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  bd_0_hls_inst_0_top_kernel_a_m_axi_srl U_fifo_srl
       (.D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[70]_1 ({\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .\dout_reg[70]_2 (\raddr_reg_n_0_[2] ),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .pop(pop),
        .push_0(push_0),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    dout_vld_i_1
       (.I0(rreq_valid),
        .I1(local_CHN_ARREADY),
        .I2(tmp_valid_reg),
        .I3(empty_n_reg_n_0),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(rreq_valid),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(empty_n_reg_n_0),
        .I5(push_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0FFFFFF00D000D0)) 
    full_n_i_1
       (.I0(tmp_valid_reg),
        .I1(local_CHN_ARREADY),
        .I2(rreq_valid),
        .I3(push_0),
        .I4(full_n_i_2_n_0),
        .I5(a_0_ARREADY),
        .O(full_n_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .O(full_n_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(a_0_ARREADY),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(push_0),
        .I2(pop),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1 
       (.I0(pop),
        .I1(push_0),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push_0),
        .I1(rreq_valid),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAA65)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(pop),
        .I2(push_0),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA655AAAA59AA5555)) 
    \num_data_cnt[1]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(rreq_valid),
        .I4(push_0),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hDF20BA45)) 
    \num_data_cnt[2]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(E),
        .I2(push_0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \num_data_cnt[3]_i_1 
       (.I0(push_0),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(rreq_valid),
        .O(\num_data_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA9A99)) 
    \num_data_cnt[3]_i_2 
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[0]),
        .I2(E),
        .I3(push_0),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[1]_i_1_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[2]_i_1_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[3]_i_2_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAFFFC0000)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push_0),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \raddr[1]_i_2 
       (.I0(push_0),
        .I1(pop),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[1] ),
        .O(\raddr[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr[2]_i_2_n_0 ),
        .I2(\raddr[1]_i_1_n_0 ),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \raddr[2]_i_2 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(push_0),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(\raddr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1_n_0 ),
        .D(\raddr[1]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tmp_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(local_CHN_ARREADY),
        .I2(tmp_valid_reg),
        .O(E));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_fifo__parameterized0
   (a_0_RDATA,
    dout_vld_reg_0,
    full_n_reg_0,
    ready_for_outstanding,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    DINPADINP,
    Q,
    a_0_RREADY,
    ap_rst_n);
  output [31:0]a_0_RDATA;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output ready_for_outstanding;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [0:0]DINPADINP;
  input [0:0]Q;
  input a_0_RREADY;
  input ap_rst_n;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire [31:0]a_0_RDATA;
  wire a_0_RREADY;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__0_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__12_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__12_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[8]_i_10_n_0 ;
  wire \mOutPtr[8]_i_11_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_4_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr[8]_i_6_n_0 ;
  wire \mOutPtr[8]_i_7_n_0 ;
  wire \mOutPtr[8]_i_8_n_0 ;
  wire \mOutPtr[8]_i_9_n_0 ;
  wire [8:0]mOutPtr_reg;
  wire \mOutPtr_reg[8]_i_2_n_1 ;
  wire \mOutPtr_reg[8]_i_2_n_10 ;
  wire \mOutPtr_reg[8]_i_2_n_11 ;
  wire \mOutPtr_reg[8]_i_2_n_12 ;
  wire \mOutPtr_reg[8]_i_2_n_13 ;
  wire \mOutPtr_reg[8]_i_2_n_14 ;
  wire \mOutPtr_reg[8]_i_2_n_15 ;
  wire \mOutPtr_reg[8]_i_2_n_2 ;
  wire \mOutPtr_reg[8]_i_2_n_3 ;
  wire \mOutPtr_reg[8]_i_2_n_4 ;
  wire \mOutPtr_reg[8]_i_2_n_5 ;
  wire \mOutPtr_reg[8]_i_2_n_6 ;
  wire \mOutPtr_reg[8]_i_2_n_7 ;
  wire \mOutPtr_reg[8]_i_2_n_8 ;
  wire \mOutPtr_reg[8]_i_2_n_9 ;
  wire [32:0]mem_reg;
  wire num_data_cnt1;
  wire \num_data_cnt[0]_i_1__0_n_0 ;
  wire \num_data_cnt[8]_i_10_n_0 ;
  wire \num_data_cnt[8]_i_11_n_0 ;
  wire \num_data_cnt[8]_i_1_n_0 ;
  wire \num_data_cnt[8]_i_4_n_0 ;
  wire \num_data_cnt[8]_i_5_n_0 ;
  wire \num_data_cnt[8]_i_6_n_0 ;
  wire \num_data_cnt[8]_i_7_n_0 ;
  wire \num_data_cnt[8]_i_8_n_0 ;
  wire \num_data_cnt[8]_i_9_n_0 ;
  wire [8:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[8]_i_2_n_1 ;
  wire \num_data_cnt_reg[8]_i_2_n_10 ;
  wire \num_data_cnt_reg[8]_i_2_n_11 ;
  wire \num_data_cnt_reg[8]_i_2_n_12 ;
  wire \num_data_cnt_reg[8]_i_2_n_13 ;
  wire \num_data_cnt_reg[8]_i_2_n_14 ;
  wire \num_data_cnt_reg[8]_i_2_n_15 ;
  wire \num_data_cnt_reg[8]_i_2_n_2 ;
  wire \num_data_cnt_reg[8]_i_2_n_3 ;
  wire \num_data_cnt_reg[8]_i_2_n_4 ;
  wire \num_data_cnt_reg[8]_i_2_n_5 ;
  wire \num_data_cnt_reg[8]_i_2_n_6 ;
  wire \num_data_cnt_reg[8]_i_2_n_7 ;
  wire \num_data_cnt_reg[8]_i_2_n_8 ;
  wire \num_data_cnt_reg[8]_i_2_n_9 ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[1]_i_2__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[3]_i_2__0_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire \raddr[7]_i_3_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire [7:7]\NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_num_data_cnt_reg[8]_i_2_CO_UNCONNECTED ;

  bd_0_hls_inst_0_top_kernel_a_m_axi_mem U_fifo_mem
       (.DINPADINP(DINPADINP),
        .Q({\raddr_reg_n_0_[7] ,\raddr_reg_n_0_[6] ,\raddr_reg_n_0_[5] ,\raddr_reg_n_0_[4] ,\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .WEBWE(push),
        .a_0_RDATA(a_0_RDATA),
        .a_0_RREADY(a_0_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mem_reg_0({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .mem_reg_1(mem_reg),
        .mem_reg_2(full_n_reg_0),
        .mem_reg_3(Q),
        .mem_reg_4(empty_n_reg_n_0),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(dout_vld_reg_0));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(a_0_RREADY),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    empty_n_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(a_0_RREADY),
        .I2(dout_vld_reg_0),
        .I3(empty_n_i_2__0_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[4]),
        .I2(mOutPtr_reg[5]),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3
       (.I0(mOutPtr_reg[8]),
        .I1(mOutPtr_reg[7]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[1]),
        .I5(mOutPtr_reg[3]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    full_n_i_1__12
       (.I0(a_0_RREADY),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(full_n_i_2__1_n_0),
        .I5(full_n_i_3__0_n_0),
        .O(full_n_i_1__12_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__1
       (.I0(num_data_cnt_reg[6]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .O(full_n_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    full_n_i_3__0
       (.I0(num_data_cnt_reg[8]),
        .I1(num_data_cnt_reg[7]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[5]),
        .O(full_n_i_3__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h758A8A8A)) 
    \mOutPtr[8]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(a_0_RREADY),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_10 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h758A00FF00FF00FF)) 
    \mOutPtr[8]_i_11 
       (.I0(empty_n_reg_n_0),
        .I1(a_0_RREADY),
        .I2(dout_vld_reg_0),
        .I3(mOutPtr_reg[1]),
        .I4(Q),
        .I5(full_n_reg_0),
        .O(\mOutPtr[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[8]_i_3 
       (.I0(empty_n_reg_n_0),
        .I1(a_0_RREADY),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_4 
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_5 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_6 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_7 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_8 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_9 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_15 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_14 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_13 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_12 ),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_11 ),
        .Q(mOutPtr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_10 ),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_9 ),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_i_2_n_8 ),
        .Q(mOutPtr_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mOutPtr_reg[8]_i_2 
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED [7],\mOutPtr_reg[8]_i_2_n_1 ,\mOutPtr_reg[8]_i_2_n_2 ,\mOutPtr_reg[8]_i_2_n_3 ,\mOutPtr_reg[8]_i_2_n_4 ,\mOutPtr_reg[8]_i_2_n_5 ,\mOutPtr_reg[8]_i_2_n_6 ,\mOutPtr_reg[8]_i_2_n_7 }),
        .DI({1'b0,mOutPtr_reg[6:1],\mOutPtr[8]_i_3_n_0 }),
        .O({\mOutPtr_reg[8]_i_2_n_8 ,\mOutPtr_reg[8]_i_2_n_9 ,\mOutPtr_reg[8]_i_2_n_10 ,\mOutPtr_reg[8]_i_2_n_11 ,\mOutPtr_reg[8]_i_2_n_12 ,\mOutPtr_reg[8]_i_2_n_13 ,\mOutPtr_reg[8]_i_2_n_14 ,\mOutPtr_reg[8]_i_2_n_15 }),
        .S({\mOutPtr[8]_i_4_n_0 ,\mOutPtr[8]_i_5_n_0 ,\mOutPtr[8]_i_6_n_0 ,\mOutPtr[8]_i_7_n_0 ,\mOutPtr[8]_i_8_n_0 ,\mOutPtr[8]_i_9_n_0 ,\mOutPtr[8]_i_10_n_0 ,\mOutPtr[8]_i_11_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[8]_i_1 
       (.I0(a_0_RREADY),
        .I1(dout_vld_reg_0),
        .I2(full_n_reg_0),
        .I3(Q),
        .O(\num_data_cnt[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_10 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[2]),
        .O(\num_data_cnt[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h780F0F0F)) 
    \num_data_cnt[8]_i_11 
       (.I0(a_0_RREADY),
        .I1(dout_vld_reg_0),
        .I2(num_data_cnt_reg[1]),
        .I3(Q),
        .I4(full_n_reg_0),
        .O(\num_data_cnt[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \num_data_cnt[8]_i_3 
       (.I0(a_0_RREADY),
        .I1(dout_vld_reg_0),
        .I2(full_n_reg_0),
        .I3(Q),
        .O(num_data_cnt1));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_4 
       (.I0(num_data_cnt_reg[7]),
        .I1(num_data_cnt_reg[8]),
        .O(\num_data_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_5 
       (.I0(num_data_cnt_reg[6]),
        .I1(num_data_cnt_reg[7]),
        .O(\num_data_cnt[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_6 
       (.I0(num_data_cnt_reg[5]),
        .I1(num_data_cnt_reg[6]),
        .O(\num_data_cnt[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_7 
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[5]),
        .O(\num_data_cnt[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_8 
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .O(\num_data_cnt[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_9 
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .O(\num_data_cnt[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_15 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_14 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_13 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_12 ),
        .Q(num_data_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_11 ),
        .Q(num_data_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_10 ),
        .Q(num_data_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_9 ),
        .Q(num_data_cnt_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_8 ),
        .Q(num_data_cnt_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \num_data_cnt_reg[8]_i_2 
       (.CI(num_data_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_num_data_cnt_reg[8]_i_2_CO_UNCONNECTED [7],\num_data_cnt_reg[8]_i_2_n_1 ,\num_data_cnt_reg[8]_i_2_n_2 ,\num_data_cnt_reg[8]_i_2_n_3 ,\num_data_cnt_reg[8]_i_2_n_4 ,\num_data_cnt_reg[8]_i_2_n_5 ,\num_data_cnt_reg[8]_i_2_n_6 ,\num_data_cnt_reg[8]_i_2_n_7 }),
        .DI({1'b0,num_data_cnt_reg[6:1],num_data_cnt1}),
        .O({\num_data_cnt_reg[8]_i_2_n_8 ,\num_data_cnt_reg[8]_i_2_n_9 ,\num_data_cnt_reg[8]_i_2_n_10 ,\num_data_cnt_reg[8]_i_2_n_11 ,\num_data_cnt_reg[8]_i_2_n_12 ,\num_data_cnt_reg[8]_i_2_n_13 ,\num_data_cnt_reg[8]_i_2_n_14 ,\num_data_cnt_reg[8]_i_2_n_15 }),
        .S({\num_data_cnt[8]_i_4_n_0 ,\num_data_cnt[8]_i_5_n_0 ,\num_data_cnt[8]_i_6_n_0 ,\num_data_cnt[8]_i_7_n_0 ,\num_data_cnt[8]_i_8_n_0 ,\num_data_cnt[8]_i_9_n_0 ,\num_data_cnt[8]_i_10_n_0 ,\num_data_cnt[8]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \raddr[0]_i_1__1 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr_reg_n_0_[4] ),
        .I4(\raddr_reg_n_0_[7] ),
        .I5(\raddr_reg_n_0_[6] ),
        .O(\raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr[1]_i_2__0_n_0 ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[1]_i_2__0 
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[4] ),
        .I2(\raddr_reg_n_0_[7] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(\raddr[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr[3]_i_2__0_n_0 ),
        .O(\raddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(\raddr[3]_i_2__0_n_0 ),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \raddr[3]_i_2__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr_reg_n_0_[4] ),
        .I3(\raddr_reg_n_0_[7] ),
        .I4(\raddr_reg_n_0_[6] ),
        .I5(\raddr_reg_n_0_[1] ),
        .O(\raddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[6] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \raddr[5]_i_1 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[7] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[4] ),
        .I5(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[5] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(a_0_RREADY),
        .I2(dout_vld_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr[7]_i_2 
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr[7]_i_3_n_0 ),
        .I3(\raddr_reg_n_0_[6] ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[7] ),
        .O(\raddr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_3 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .O(\raddr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_fifo__parameterized1
   (dout_vld_reg_0,
    full_n_reg_0,
    \raddr_reg[3]_0 ,
    DINPADINP,
    ap_rst_n_inv,
    \dout_reg[0] ,
    ap_clk,
    \num_data_cnt_reg[1]_0 ,
    Q,
    \num_data_cnt_reg[1]_1 ,
    empty_n_reg_0,
    \num_data_cnt_reg[2]_0 ,
    \num_data_cnt_reg[3]_0 ,
    local_CHN_RREADY,
    \dout_reg[0]_0 ,
    full_n_reg_1);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [3:0]\raddr_reg[3]_0 ;
  output [0:0]DINPADINP;
  input ap_rst_n_inv;
  input \dout_reg[0] ;
  input ap_clk;
  input \num_data_cnt_reg[1]_0 ;
  input [0:0]Q;
  input \num_data_cnt_reg[1]_1 ;
  input empty_n_reg_0;
  input \num_data_cnt_reg[2]_0 ;
  input \num_data_cnt_reg[3]_0 ;
  input local_CHN_RREADY;
  input [0:0]\dout_reg[0]_0 ;
  input full_n_reg_1;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire local_CHN_RREADY;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr[4]_i_3_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__2_n_0 ;
  wire \num_data_cnt[1]_i_1__0_n_0 ;
  wire \num_data_cnt[2]_i_1__0_n_0 ;
  wire \num_data_cnt[3]_i_1__0_n_0 ;
  wire \num_data_cnt[4]_i_1_n_0 ;
  wire \num_data_cnt[4]_i_2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[1]_0 ;
  wire \num_data_cnt_reg[1]_1 ;
  wire \num_data_cnt_reg[2]_0 ;
  wire \num_data_cnt_reg[3]_0 ;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire \raddr[3]_i_3_n_0 ;
  wire \raddr[3]_i_4_n_0 ;
  wire [3:0]\raddr_reg[3]_0 ;

  bd_0_hls_inst_0_top_kernel_a_m_axi_srl__parameterized0 U_fifo_srl
       (.DINPADINP(DINPADINP),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .mem_reg(dout_vld_reg_0),
        .pop(pop));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(local_CHN_RREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF2FF0022)) 
    empty_n_i_1__1
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_0),
        .I2(empty_n_i_2__2_n_0),
        .I3(pop),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    full_n_i_1__1
       (.I0(full_n_reg_1),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[2]),
        .I4(full_n_i_3_n_0),
        .I5(full_n_reg_0),
        .O(full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h8888088800000000)) 
    full_n_i_3
       (.I0(num_data_cnt_reg[1]),
        .I1(\num_data_cnt_reg[1]_0 ),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .I4(\num_data_cnt_reg[1]_1 ),
        .I5(num_data_cnt_reg[0]),
        .O(full_n_i_3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr[4]_i_3_n_0 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr[4]_i_3_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr[4]_i_3_n_0 ),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAFFFFD5550000)) 
    \mOutPtr[4]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(\dout_reg[0]_0 ),
        .I3(local_CHN_RREADY),
        .I4(empty_n_reg_n_0),
        .I5(\num_data_cnt_reg[1]_0 ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA6)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[4]),
        .I1(\mOutPtr[4]_i_3_n_0 ),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD5550000FFFFFFFF)) 
    \mOutPtr[4]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(\dout_reg[0]_0 ),
        .I3(local_CHN_RREADY),
        .I4(empty_n_reg_n_0),
        .I5(\num_data_cnt_reg[1]_0 ),
        .O(\mOutPtr[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2A55D5)) 
    \num_data_cnt[1]_i_1__0 
       (.I0(\num_data_cnt_reg[1]_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(\num_data_cnt_reg[1]_1 ),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFDFF0200FF0200FD)) 
    \num_data_cnt[2]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_0),
        .I2(\num_data_cnt_reg[2]_0 ),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hDF20FB04)) 
    \num_data_cnt[3]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .I1(\num_data_cnt_reg[3]_0 ),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \num_data_cnt[4]_i_1 
       (.I0(empty_n_reg_0),
        .I1(full_n_reg_0),
        .I2(local_CHN_RREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(Q),
        .I5(dout_vld_reg_0),
        .O(\num_data_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \num_data_cnt[4]_i_2 
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[0]),
        .I4(\num_data_cnt_reg[3]_0 ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[1]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[2]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[3]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[4]_i_2_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(\raddr_reg[3]_0 [0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr[3]_i_4_n_0 ),
        .I1(\raddr_reg[3]_0 [0]),
        .I2(\raddr_reg[3]_0 [1]),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg[3]_0 [0]),
        .I1(\raddr[3]_i_4_n_0 ),
        .I2(\raddr_reg[3]_0 [2]),
        .I3(\raddr_reg[3]_0 [1]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAFFF30000)) 
    \raddr[3]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr[3]_i_3_n_0 ),
        .I2(\raddr_reg[3]_0 [3]),
        .I3(\raddr_reg[3]_0 [2]),
        .I4(pop),
        .I5(\num_data_cnt_reg[1]_0 ),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \raddr[3]_i_2 
       (.I0(\raddr_reg[3]_0 [3]),
        .I1(\raddr_reg[3]_0 [2]),
        .I2(\raddr[3]_i_4_n_0 ),
        .I3(\raddr_reg[3]_0 [1]),
        .I4(\raddr_reg[3]_0 [0]),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[3]_i_3 
       (.I0(\raddr_reg[3]_0 [1]),
        .I1(\raddr_reg[3]_0 [0]),
        .O(\raddr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0888888800000000)) 
    \raddr[3]_i_4 
       (.I0(\num_data_cnt_reg[1]_0 ),
        .I1(empty_n_reg_n_0),
        .I2(local_CHN_RREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(Q),
        .I5(dout_vld_reg_0),
        .O(\raddr[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(\raddr_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_fifo__parameterized1_3
   (dout_vld_reg_0,
    ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    local_BURST_RREADY,
    empty_n_reg_0,
    \num_data_cnt_reg[3]_0 ,
    full_n,
    E);
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input local_BURST_RREADY;
  input empty_n_reg_0;
  input \num_data_cnt_reg[3]_0 ;
  input full_n;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n;
  wire full_n_i_1__0_n_0;
  wire full_n_i_3__1_n_0;
  wire local_BURST_RREADY;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__1_n_0 ;
  wire \num_data_cnt[1]_i_1__1_n_0 ;
  wire \num_data_cnt[2]_i_1__1_n_0 ;
  wire \num_data_cnt[3]_i_1__1_n_0 ;
  wire \num_data_cnt[4]_i_2__0_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[3]_0 ;
  wire ost_ctrl_ready;

  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg_0),
        .I1(local_BURST_RREADY),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hBBFB3333)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(local_BURST_RREADY),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    full_n_i_1__0
       (.I0(full_n),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[2]),
        .I4(full_n_i_3__1_n_0),
        .I5(ost_ctrl_ready),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h002A0000)) 
    full_n_i_3__1
       (.I0(num_data_cnt_reg[1]),
        .I1(dout_vld_reg_0),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_0),
        .I4(num_data_cnt_reg[0]),
        .O(full_n_i_3__1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(ost_ctrl_ready),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA9A999955656666)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(local_BURST_RREADY),
        .I4(empty_n_reg_n_0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr[4]_i_4_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr[4]_i_4_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \mOutPtr[4]_i_1__6 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[4]),
        .I1(\mOutPtr[4]_i_4_n_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \mOutPtr[4]_i_4 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hF80707F8)) 
    \num_data_cnt[1]_i_1__1 
       (.I0(dout_vld_reg_0),
        .I1(local_BURST_RREADY),
        .I2(empty_n_reg_0),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF0700FF0700F8)) 
    \num_data_cnt[2]_i_1__1 
       (.I0(dout_vld_reg_0),
        .I1(local_BURST_RREADY),
        .I2(empty_n_reg_0),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .I1(\num_data_cnt_reg[3]_0 ),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \num_data_cnt[4]_i_2__0 
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[0]),
        .I4(\num_data_cnt_reg[3]_0 ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[4]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[0]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[1]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[2]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[3]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[4]_i_2__0_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_load" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_load
   (a_0_RDATA,
    a_0_ARREADY,
    dout_vld_reg,
    local_CHN_RREADY,
    local_CHN_ARVALID,
    local_BURST_RREADY,
    D,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    DINPADINP,
    push_0,
    local_CHN_ARREADY,
    Q,
    a_0_RREADY,
    ap_rst_n,
    \dout_reg[61] );
  output [31:0]a_0_RDATA;
  output a_0_ARREADY;
  output dout_vld_reg;
  output local_CHN_RREADY;
  output local_CHN_ARVALID;
  output local_BURST_RREADY;
  output [66:0]D;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [0:0]DINPADINP;
  input push_0;
  input local_CHN_ARREADY;
  input [0:0]Q;
  input a_0_RREADY;
  input ap_rst_n;
  input [61:0]\dout_reg[61] ;

  wire [66:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire a_0_ARREADY;
  wire [31:0]a_0_RDATA;
  wire a_0_RREADY;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire local_CHN_RREADY;
  wire [32:0]mem_reg;
  wire next_rreq;
  wire [70:66]out_rreq_pack;
  wire push_0;
  wire ready_for_outstanding;
  wire [17:6]tmp_len0;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [7:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_tmp_len0_carry_O_UNCONNECTED;

  bd_0_hls_inst_0_top_kernel_a_m_axi_fifo__parameterized0 buff_rdata
       (.DINPADINP(DINPADINP),
        .Q(Q),
        .a_0_RDATA(a_0_RDATA),
        .a_0_RREADY(a_0_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg_0(local_CHN_RREADY),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding));
  bd_0_hls_inst_0_top_kernel_a_m_axi_fifo fifo_rreq
       (.D(tmp_len0[6]),
        .E(next_rreq),
        .Q({out_rreq_pack[70:69],out_rreq_pack[66],fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}),
        .S({fifo_rreq_n_2,fifo_rreq_n_3}),
        .a_0_ARREADY(a_0_ARREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[70] (fifo_rreq_n_70),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .push_0(push_0),
        .tmp_valid_reg(local_CHN_ARVALID));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(local_BURST_RREADY),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(out_rreq_pack[66]),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[7:2],tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_rreq_pack[70:69]}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[7:3],tmp_len0[17],tmp_len0[8:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,fifo_rreq_n_2,fifo_rreq_n_3}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[66]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(1'b1),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(D[63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(D[64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(D[65]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_70),
        .Q(local_CHN_ARVALID),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_mem" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_mem
   (a_0_RDATA,
    WEBWE,
    ready_for_outstanding,
    ap_clk,
    ap_rst_n_inv,
    Q,
    mem_reg_0,
    mem_reg_1,
    DINPADINP,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    a_0_RREADY,
    ready_for_outstanding_reg,
    ap_rst_n);
  output [31:0]a_0_RDATA;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]Q;
  input [7:0]mem_reg_0;
  input [32:0]mem_reg_1;
  input [0:0]DINPADINP;
  input mem_reg_2;
  input [0:0]mem_reg_3;
  input mem_reg_4;
  input a_0_RREADY;
  input ready_for_outstanding_reg;
  input ap_rst_n;

  wire [0:0]DINPADINP;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [31:0]a_0_RDATA;
  wire a_0_RREADY;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]local_AXI_RLAST;
  wire [7:0]mem_reg_0;
  wire [32:0]mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_69;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "top_kernel_a_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(mem_reg_1[15:0]),
        .DINBDIN(mem_reg_1[31:16]),
        .DINPADINP({mem_reg_1[32],DINPADINP}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(a_0_RDATA[15:0]),
        .DOUTBDOUT(a_0_RDATA[31:16]),
        .DOUTPADOUTP({local_AXI_RLAST,mem_reg_n_69}),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8AFF)) 
    mem_reg_i_1
       (.I0(mem_reg_4),
        .I1(a_0_RREADY),
        .I2(ready_for_outstanding_reg),
        .I3(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_2),
        .I1(mem_reg_3),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(a_0_RREADY),
        .I1(ready_for_outstanding_reg),
        .I2(local_AXI_RLAST),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_read" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_read
   (m_axi_a_ARADDR,
    local_CHN_ARREADY,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \data_p1_reg[32] ,
    full_n_reg,
    \raddr_reg[3] ,
    ost_ctrl_info,
    DINPADINP,
    m_axi_a_ARLEN,
    ap_rst_n_inv,
    \dout_reg[0] ,
    ap_clk,
    ap_rst_n,
    local_CHN_RREADY,
    local_CHN_ARVALID,
    m_axi_a_ARREADY,
    local_BURST_RREADY,
    m_axi_a_RVALID,
    D,
    \data_p2_reg[32] );
  output [61:0]m_axi_a_ARADDR;
  output local_CHN_ARREADY;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output full_n_reg;
  output [3:0]\raddr_reg[3] ;
  output ost_ctrl_info;
  output [0:0]DINPADINP;
  output [3:0]m_axi_a_ARLEN;
  input ap_rst_n_inv;
  input \dout_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_RREADY;
  input local_CHN_ARVALID;
  input m_axi_a_ARREADY;
  input local_BURST_RREADY;
  input m_axi_a_RVALID;
  input [66:0]D;
  input [32:0]\data_p2_reg[32] ;

  wire [66:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire \dout_reg[0] ;
  wire full_n;
  wire full_n_reg;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_a_ARADDR;
  wire [3:0]m_axi_a_ARLEN;
  wire m_axi_a_ARREADY;
  wire m_axi_a_RVALID;
  wire \ost_ctrl_gen[0].fifo_burst_n_0 ;
  wire \ost_ctrl_gen[0].fifo_burst_n_1 ;
  wire \ost_ctrl_gen[0].fifo_rctl_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [3:0]\raddr_reg[3] ;
  wire rreq_burst_conv_n_66;
  wire rreq_burst_conv_n_67;
  wire rreq_burst_conv_n_69;
  wire rs_rdata_n_1;
  wire rs_rdata_n_36;
  wire rs_rdata_n_37;
  wire rs_rdata_n_38;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_a_m_axi_fifo__parameterized1 \ost_ctrl_gen[0].fifo_burst 
       (.DINPADINP(DINPADINP),
        .Q(\data_p1_reg[32] [32]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (Q),
        .dout_vld_reg_0(\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .empty_n_reg_0(rreq_burst_conv_n_67),
        .full_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_1 ),
        .full_n_reg_1(rs_rdata_n_1),
        .local_CHN_RREADY(local_CHN_RREADY),
        .\num_data_cnt_reg[1]_0 (full_n_reg),
        .\num_data_cnt_reg[1]_1 (rs_rdata_n_38),
        .\num_data_cnt_reg[2]_0 (rs_rdata_n_37),
        .\num_data_cnt_reg[3]_0 (rs_rdata_n_36),
        .\raddr_reg[3]_0 (\raddr_reg[3] ));
  bd_0_hls_inst_0_top_kernel_a_m_axi_fifo__parameterized1_3 \ost_ctrl_gen[0].fifo_rctl 
       (.E(rreq_burst_conv_n_69),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(\ost_ctrl_gen[0].fifo_rctl_n_0 ),
        .empty_n_reg_0(rreq_burst_conv_n_67),
        .full_n(full_n),
        .local_BURST_RREADY(local_BURST_RREADY),
        .\num_data_cnt_reg[3]_0 (rreq_burst_conv_n_66),
        .ost_ctrl_ready(ost_ctrl_ready));
  bd_0_hls_inst_0_top_kernel_a_m_axi_burst_converter rreq_burst_conv
       (.D(D),
        .E(rreq_burst_conv_n_69),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg (rreq_burst_conv_n_67),
        .full_n(full_n),
        .full_n_reg(full_n_reg),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_a_ARADDR(m_axi_a_ARADDR),
        .m_axi_a_ARLEN(m_axi_a_ARLEN),
        .m_axi_a_ARREADY(m_axi_a_ARREADY),
        .m_axi_a_ARREADY_0(rreq_burst_conv_n_66),
        .\num_data_cnt_reg[0] (\ost_ctrl_gen[0].fifo_rctl_n_0 ),
        .\num_data_cnt_reg[1] (\ost_ctrl_gen[0].fifo_burst_n_1 ),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .s_ready_t_reg(local_CHN_ARREADY));
  bd_0_hls_inst_0_top_kernel_a_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .dout_vld_reg(rs_rdata_n_37),
        .full_n_reg(rs_rdata_n_1),
        .full_n_reg_0(rs_rdata_n_36),
        .full_n_reg_1(\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .full_n_reg_2(rreq_burst_conv_n_67),
        .full_n_reg_3(\ost_ctrl_gen[0].fifo_burst_n_1 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_a_RVALID(m_axi_a_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs_rdata_n_38));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    \could_multi_bursts.last_loop_reg ,
    next_req,
    D,
    Q,
    \sect_total_reg[8] ,
    E,
    last_sect_reg,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    last_sect_reg_1,
    local_CHN_ARVALID,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    \could_multi_bursts.loop_cnt[4]_i_2_0 ,
    \data_p2_reg[81]_0 ,
    last_sect_reg_2,
    m_axi_a_ARREADY,
    last_sect_reg_3,
    ost_ctrl_ready,
    last_sect_reg_4,
    S,
    \sect_total_reg[5] );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output \could_multi_bursts.last_loop_reg ;
  output next_req;
  output [51:0]D;
  output [66:0]Q;
  output \sect_total_reg[8] ;
  output [0:0]E;
  output last_sect_reg;
  output [19:0]\data_p1_reg[81]_0 ;
  output [7:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input local_CHN_ARVALID;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input [19:0]\could_multi_bursts.loop_cnt[4]_i_2_0 ;
  input [66:0]\data_p2_reg[81]_0 ;
  input last_sect_reg_2;
  input m_axi_a_ARREADY;
  input last_sect_reg_3;
  input ost_ctrl_ready;
  input last_sect_reg_4;
  input [7:0]S;
  input [1:0]\sect_total_reg[5] ;

  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire [66:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.last_loop_reg ;
  wire [19:0]\could_multi_bursts.loop_cnt[4]_i_2_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_4_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_5_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_6_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_7_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_8_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[81]_i_2_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [7:0]\data_p1_reg[9]_0 ;
  wire [81:2]data_p2;
  wire [66:0]\data_p2_reg[81]_0 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_reg_2;
  wire last_sect_reg_3;
  wire last_sect_reg_4;
  wire load_p1;
  wire load_p2;
  wire local_CHN_ARVALID;
  wire m_axi_a_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total_reg[13]_i_1_n_0 ;
  wire \sect_total_reg[13]_i_1_n_1 ;
  wire \sect_total_reg[13]_i_1_n_2 ;
  wire \sect_total_reg[13]_i_1_n_3 ;
  wire \sect_total_reg[13]_i_1_n_4 ;
  wire \sect_total_reg[13]_i_1_n_5 ;
  wire \sect_total_reg[13]_i_1_n_6 ;
  wire \sect_total_reg[13]_i_1_n_7 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire \sect_total_reg[19]_i_2_n_4 ;
  wire \sect_total_reg[19]_i_2_n_5 ;
  wire \sect_total_reg[19]_i_2_n_6 ;
  wire \sect_total_reg[19]_i_2_n_7 ;
  wire [1:0]\sect_total_reg[5] ;
  wire \sect_total_reg[5]_i_1_n_0 ;
  wire \sect_total_reg[5]_i_1_n_1 ;
  wire \sect_total_reg[5]_i_1_n_2 ;
  wire \sect_total_reg[5]_i_1_n_3 ;
  wire \sect_total_reg[5]_i_1_n_4 ;
  wire \sect_total_reg[5]_i_1_n_5 ;
  wire \sect_total_reg[5]_i_1_n_6 ;
  wire \sect_total_reg[5]_i_1_n_7 ;
  wire \sect_total_reg[5]_i_2_n_0 ;
  wire \sect_total_reg[5]_i_2_n_1 ;
  wire \sect_total_reg[5]_i_2_n_2 ;
  wire \sect_total_reg[5]_i_2_n_3 ;
  wire \sect_total_reg[5]_i_2_n_4 ;
  wire \sect_total_reg[5]_i_2_n_5 ;
  wire \sect_total_reg[5]_i_2_n_6 ;
  wire \sect_total_reg[5]_i_2_n_7 ;
  wire \sect_total_reg[8] ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [7:5]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sect_total_reg[5]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(local_CHN_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h888A)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(req_handling_reg),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(last_sect_reg_0),
        .I3(\sect_total_reg[8] ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000004)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_4_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_5_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[4]_i_6_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[4]_i_7_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[4]_i_8_n_0 ),
        .O(\sect_total_reg[8] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_4 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2_0 [8]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_0 [7]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2_0 [18]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2_0 [4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[4]_i_5 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2_0 [9]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_0 [0]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2_0 [15]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2_0 [3]),
        .O(\could_multi_bursts.loop_cnt[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_6 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2_0 [19]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_0 [13]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2_0 [14]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2_0 [5]),
        .O(\could_multi_bursts.loop_cnt[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_7 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2_0 [12]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_0 [6]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2_0 [16]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2_0 [11]),
        .O(\could_multi_bursts.loop_cnt[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_8 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2_0 [2]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_0 [1]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2_0 [17]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2_0 [10]),
        .O(\could_multi_bursts.loop_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h75FF0000FFFFFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(last_sect_reg_2),
        .I1(m_axi_a_ARREADY),
        .I2(last_sect_reg_3),
        .I3(ost_ctrl_ready),
        .I4(last_sect_reg_4),
        .I5(req_handling_reg),
        .O(\could_multi_bursts.last_loop_reg ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[81]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[81]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[81]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[81]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[81]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[81]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[81]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg[81]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[81]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[81]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[81]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[81]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[81]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[81]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[81]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[81]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[81]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[81]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[81]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[81]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[81]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[81]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg[81]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[81]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[81]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[81]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[81]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[81]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[81]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[81]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[81]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[81]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[81]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[81]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[81]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg[81]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg[81]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg[81]_0 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg[81]_0 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg[81]_0 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg[81]_0 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[81]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg[81]_0 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg[81]_0 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg[81]_0 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg[81]_0 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg[81]_0 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg[81]_0 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg[81]_0 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg[81]_0 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg[81]_0 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg[81]_0 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[81]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg[81]_0 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg[81]_0 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg[81]_0 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg[81]_0 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg[81]_0 [62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[67]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[81]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg[81]_0 [63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[70]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg[81]_0 [64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[71]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg[81]_0 [65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[72]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[81]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1702)) 
    \data_p1[81]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .I2(state__0[1]),
        .I3(local_CHN_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[81]_i_2 
       (.I0(\data_p2_reg[81]_0 [66]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[81]),
        .O(\data_p1[81]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[81]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[81]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[81]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [66]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[9]),
        .I1(Q[66]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[8]),
        .I1(Q[66]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[7]),
        .I1(Q[66]),
        .O(\data_p1_reg[9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[6]),
        .I1(Q[65]),
        .O(\data_p1_reg[9]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[5]),
        .I1(Q[64]),
        .O(\data_p1_reg[9]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[4]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_5
       (.I0(Q[3]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_6
       (.I0(Q[2]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_7
       (.I0(Q[1]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_8
       (.I0(Q[0]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(\could_multi_bursts.last_loop_reg ),
        .I3(last_sect_reg_1),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEEFAAAAEEEF2220)) 
    req_handling_i_1
       (.I0(next_req),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(last_sect_reg_0),
        .I3(\sect_total_reg[8] ),
        .I4(req_handling_reg),
        .I5(req_empty_n),
        .O(last_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hDFFF003F)) 
    s_ready_t_i_1
       (.I0(local_CHN_ARVALID),
        .I1(state__0[0]),
        .I2(\FSM_sequential_state[1]_i_2_n_0 ),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[51]_i_1 
       (.I0(req_handling_reg),
        .I1(req_empty_n),
        .I2(\could_multi_bursts.last_loop_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \sect_total[19]_i_1 
       (.I0(req_empty_n),
        .I1(\sect_total_reg[8] ),
        .I2(last_sect_reg_0),
        .I3(\could_multi_bursts.last_loop_reg ),
        .I4(req_handling_reg),
        .O(next_req));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[13]_i_1_n_0 ,\sect_total_reg[13]_i_1_n_1 ,\sect_total_reg[13]_i_1_n_2 ,\sect_total_reg[13]_i_1_n_3 ,\sect_total_reg[13]_i_1_n_4 ,\sect_total_reg[13]_i_1_n_5 ,\sect_total_reg[13]_i_1_n_6 ,\sect_total_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [13:6]),
        .S({Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],Q[66]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[13]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [7:5],\sect_total_reg[19]_i_2_n_3 ,\sect_total_reg[19]_i_2_n_4 ,\sect_total_reg[19]_i_2_n_5 ,\sect_total_reg[19]_i_2_n_6 ,\sect_total_reg[19]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [7:6],\data_p1_reg[81]_0 [19:14]}),
        .S({1'b0,1'b0,Q[66],Q[66],Q[66],Q[66],Q[66],Q[66]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[5]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_1_n_0 ,\sect_total_reg[5]_i_1_n_1 ,\sect_total_reg[5]_i_1_n_2 ,\sect_total_reg[5]_i_1_n_3 ,\sect_total_reg[5]_i_1_n_4 ,\sect_total_reg[5]_i_1_n_5 ,\sect_total_reg[5]_i_1_n_6 ,\sect_total_reg[5]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[66],Q[66]}),
        .O({\data_p1_reg[81]_0 [5:0],\NLW_sect_total_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],\sect_total_reg[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_2_n_0 ,\sect_total_reg[5]_i_2_n_1 ,\sect_total_reg[5]_i_2_n_2 ,\sect_total_reg[5]_i_2_n_3 ,\sect_total_reg[5]_i_2_n_4 ,\sect_total_reg[5]_i_2_n_5 ,\sect_total_reg[5]_i_2_n_6 ,\sect_total_reg[5]_i_2_n_7 }),
        .DI({Q[66:63],Q[63],Q[63:62],Q[62]}),
        .O(\NLW_sect_total_reg[5]_i_2_O_UNCONNECTED [7:0]),
        .S(S));
  LUT5 #(
    .INIT(32'hFF80CF80)) 
    \state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .I2(state),
        .I3(req_empty_n),
        .I4(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(state),
        .I2(local_CHN_ARVALID),
        .I3(req_empty_n),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_empty_n),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    full_n_reg,
    Q,
    \data_p1_reg[32]_0 ,
    full_n_reg_0,
    dout_vld_reg,
    \state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    local_CHN_RREADY,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    m_axi_a_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output full_n_reg;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  output full_n_reg_0;
  output dout_vld_reg;
  output \state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input local_CHN_RREADY;
  input full_n_reg_1;
  input full_n_reg_2;
  input full_n_reg_3;
  input m_axi_a_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire load_p1;
  wire load_p2;
  wire local_CHN_RREADY;
  wire m_axi_a_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(m_axi_a_RVALID),
        .I1(state[0]),
        .I2(state[1]),
        .I3(local_CHN_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_a_RVALID),
        .I2(state[0]),
        .I3(state[1]),
        .I4(local_CHN_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[32]_0 [0]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [10]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [11]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [12]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [13]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [14]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [15]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [16]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [17]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [18]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [19]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[32]_0 [1]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [20]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [21]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [22]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [23]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [24]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [25]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [26]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [27]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [28]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [29]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [30]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [31]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1 
       (.I0(state[1]),
        .I1(local_CHN_RREADY),
        .I2(state[0]),
        .I3(m_axi_a_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg[32]_0 [32]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [4]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [5]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [6]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [7]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [8]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [9]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_a_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    full_n_i_2__0
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(full_n_reg_1),
        .I4(full_n_reg_2),
        .I5(full_n_reg_3),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \num_data_cnt[1]_i_2 
       (.I0(Q),
        .I1(local_CHN_RREADY),
        .O(\state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \num_data_cnt[2]_i_2 
       (.I0(full_n_reg_1),
        .I1(\data_p1_reg[32]_0 [32]),
        .I2(Q),
        .I3(local_CHN_RREADY),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \num_data_cnt[4]_i_3 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(full_n_reg_1),
        .I4(full_n_reg_2),
        .I5(full_n_reg_3),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(m_axi_a_RVALID),
        .I1(state[1]),
        .I2(local_CHN_RREADY),
        .I3(state[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\state_reg_n_0_[1] ),
        .I3(m_axi_a_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_a_RVALID),
        .I1(\state_reg_n_0_[1] ),
        .I2(Q),
        .I3(local_CHN_RREADY),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_srl
   (pop,
    S,
    Q,
    D,
    \dout_reg[70]_0 ,
    \dout_reg[0]_0 ,
    tmp_valid_reg,
    local_CHN_ARREADY,
    rreq_valid,
    push_0,
    \dout_reg[61]_0 ,
    \dout_reg[70]_1 ,
    \dout_reg[70]_2 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [1:0]S;
  output [64:0]Q;
  output [0:0]D;
  output \dout_reg[70]_0 ;
  input \dout_reg[0]_0 ;
  input tmp_valid_reg;
  input local_CHN_ARREADY;
  input rreq_valid;
  input push_0;
  input [61:0]\dout_reg[61]_0 ;
  input [1:0]\dout_reg[70]_1 ;
  input \dout_reg[70]_2 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [64:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[70]_0 ;
  wire [1:0]\dout_reg[70]_1 ;
  wire \dout_reg[70]_2 ;
  wire local_CHN_ARREADY;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][66]_srl6_n_0 ;
  wire \mem_reg[5][69]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][70]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push_0;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hA2AA)) 
    \dout[70]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][66]_srl6_n_0 ),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][69]_srl6_n_0 ),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][70]_srl6_n_0 ),
        .Q(Q[64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][66]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][66]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][69]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][69]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][70]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][70]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[64]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(Q[63]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[6]_i_1 
       (.I0(Q[62]),
        .O(D));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    tmp_valid_i_1
       (.I0(Q[64]),
        .I1(Q[62]),
        .I2(Q[63]),
        .I3(rreq_valid),
        .I4(local_CHN_ARREADY),
        .I5(tmp_valid_reg),
        .O(\dout_reg[70]_0 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_a_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_a_m_axi_srl__parameterized0
   (pop,
    DINPADINP,
    ap_rst_n_inv,
    \dout_reg[0]_0 ,
    ap_clk,
    \dout_reg[0]_1 ,
    local_CHN_RREADY,
    \dout_reg[0]_2 ,
    Q,
    mem_reg);
  output pop;
  output [0:0]DINPADINP;
  input ap_rst_n_inv;
  input \dout_reg[0]_0 ;
  input ap_clk;
  input \dout_reg[0]_1 ;
  input local_CHN_RREADY;
  input [0:0]\dout_reg[0]_2 ;
  input [0:0]Q;
  input mem_reg;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire local_CHN_RREADY;
  wire mem_reg;
  wire ost_burst_info;
  wire pop;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_1 ),
        .I1(local_CHN_RREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(Q),
        .I4(mem_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_reg[0]_0 ),
        .Q(ost_burst_info),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(Q),
        .I1(ost_burst_info),
        .I2(mem_reg),
        .O(DINPADINP));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi
   (b_0_RDATA,
    m_axi_b_ARADDR,
    b_0_ARREADY,
    b_0_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    push,
    Q,
    a_0_RREADY,
    ost_ctrl_info,
    ap_loop_exit_ready_pp0_iter15_reg_reg__0,
    full_n_reg,
    ap_rst_n_0,
    dout_vld_reg,
    ap_enable_reg_pp0_iter1_reg,
    E,
    dout_vld_reg_0,
    ap_block_pp0_stage0_subdone,
    m_axi_b_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0] ,
    ap_rst_n,
    push_0,
    m_axi_b_ARREADY,
    m_axi_b_RVALID,
    D,
    ap_loop_exit_ready_pp0_iter16_reg_reg,
    ap_loop_exit_ready_pp0_iter15_reg,
    ap_enable_reg_pp0_iter1,
    ap_loop_exit_ready_pp0_iter16_reg_reg_0,
    ap_loop_init,
    ap_start,
    \i1_fu_94_reg[0] ,
    ap_loop_init_reg,
    ap_loop_init_reg_0,
    a_0_RVALID,
    ap_enable_reg_pp0_iter9,
    sum_0_WREADY,
    ap_enable_reg_pp0_iter11,
    ready_for_outstanding_reg,
    a_0_ARREADY,
    ap_loop_exit_ready_pp0_iter16_reg,
    \dout_reg[61] );
  output [31:0]b_0_RDATA;
  output [61:0]m_axi_b_ARADDR;
  output b_0_ARREADY;
  output b_0_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output push;
  output [3:0]Q;
  output a_0_RREADY;
  output ost_ctrl_info;
  output ap_loop_exit_ready_pp0_iter15_reg_reg__0;
  output full_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output dout_vld_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [3:0]m_axi_b_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0] ;
  input ap_rst_n;
  input push_0;
  input m_axi_b_ARREADY;
  input m_axi_b_RVALID;
  input [32:0]D;
  input ap_loop_exit_ready_pp0_iter16_reg_reg;
  input ap_loop_exit_ready_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_loop_exit_ready_pp0_iter16_reg_reg_0;
  input ap_loop_init;
  input ap_start;
  input \i1_fu_94_reg[0] ;
  input ap_loop_init_reg;
  input [2:0]ap_loop_init_reg_0;
  input a_0_RVALID;
  input ap_enable_reg_pp0_iter9;
  input sum_0_WREADY;
  input ap_enable_reg_pp0_iter11;
  input ready_for_outstanding_reg;
  input a_0_ARREADY;
  input ap_loop_exit_ready_pp0_iter16_reg;
  input [61:0]\dout_reg[61] ;

  wire [32:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire a_0_ARREADY;
  wire a_0_RREADY;
  wire a_0_RVALID;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_exit_ready_pp0_iter15_reg_reg__0;
  wire ap_loop_exit_ready_pp0_iter16_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg_reg_0;
  wire ap_loop_init;
  wire ap_loop_init_reg;
  wire [2:0]ap_loop_init_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire b_0_ARREADY;
  wire [31:0]b_0_RDATA;
  wire b_0_RVALID;
  wire beat_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \dout_reg[0] ;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire full_n_reg;
  wire \i1_fu_94_reg[0] ;
  wire last_beat;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire [31:0]local_CHN_RDATA;
  wire [0:0]local_CHN_RLAST;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_b_ARADDR;
  wire [3:0]m_axi_b_ARLEN;
  wire m_axi_b_ARREADY;
  wire m_axi_b_RVALID;
  wire ost_ctrl_info;
  wire push;
  wire push_0;
  wire ready_for_outstanding_reg;
  wire s_ready_t_reg;
  wire sum_0_WREADY;
  wire [63:2]tmp_addr;
  wire [17:3]tmp_len;

  bd_0_hls_inst_0_top_kernel_b_m_axi_read bus_read
       (.D({tmp_len[17],tmp_len[8:6],tmp_len[3],tmp_addr}),
        .DINPADINP(local_CHN_RLAST),
        .Q(beat_valid),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[32] ({last_beat,local_CHN_RDATA}),
        .\data_p2_reg[32] (D),
        .\dout_reg[0] (\dout_reg[0] ),
        .full_n_reg(push),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_b_ARADDR(m_axi_b_ARADDR),
        .m_axi_b_ARLEN(m_axi_b_ARLEN),
        .m_axi_b_ARREADY(m_axi_b_ARREADY),
        .m_axi_b_RVALID(m_axi_b_RVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .\raddr_reg[3] (Q),
        .s_ready_t_reg(s_ready_t_reg));
  bd_0_hls_inst_0_top_kernel_b_m_axi_load load_unit_0
       (.D({tmp_len[17],tmp_len[8:6],tmp_len[3],tmp_addr}),
        .DINPADINP(local_CHN_RLAST),
        .E(E),
        .Q(beat_valid),
        .a_0_ARREADY(a_0_ARREADY),
        .a_0_RVALID(a_0_RVALID),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_enable_reg_pp0_iter9_reg(a_0_RREADY),
        .ap_loop_exit_ready_pp0_iter15_reg(ap_loop_exit_ready_pp0_iter15_reg),
        .ap_loop_exit_ready_pp0_iter15_reg_reg__0(ap_loop_exit_ready_pp0_iter15_reg_reg__0),
        .ap_loop_exit_ready_pp0_iter16_reg(ap_loop_exit_ready_pp0_iter16_reg),
        .ap_loop_exit_ready_pp0_iter16_reg_reg(ap_loop_exit_ready_pp0_iter16_reg_reg),
        .ap_loop_exit_ready_pp0_iter16_reg_reg_0(ap_loop_exit_ready_pp0_iter16_reg_reg_0),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_reg(ap_loop_init_reg),
        .ap_loop_init_reg_0(ap_loop_init_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .b_0_RDATA(b_0_RDATA),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(b_0_RVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .full_n_reg(b_0_ARREADY),
        .full_n_reg_0(full_n_reg),
        .\i1_fu_94_reg[0] (\i1_fu_94_reg[0] ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .mem_reg({last_beat,local_CHN_RDATA}),
        .push_0(push_0),
        .ready_for_outstanding_reg_0(ready_for_outstanding_reg),
        .sum_0_WREADY(sum_0_WREADY));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_burst_converter
   (m_axi_b_ARADDR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    full_n_reg,
    full_n,
    m_axi_b_ARREADY_0,
    \could_multi_bursts.sect_handling_reg ,
    ost_ctrl_info,
    E,
    m_axi_b_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    local_CHN_ARVALID,
    m_axi_b_ARREADY,
    ost_ctrl_ready,
    \num_data_cnt_reg[1] ,
    local_BURST_RREADY,
    \num_data_cnt_reg[0] ,
    D);
  output [61:0]m_axi_b_ARADDR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output full_n_reg;
  output full_n;
  output m_axi_b_ARREADY_0;
  output \could_multi_bursts.sect_handling_reg ;
  output ost_ctrl_info;
  output [0:0]E;
  output [3:0]m_axi_b_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_ARVALID;
  input m_axi_b_ARREADY;
  input ost_ctrl_ready;
  input \num_data_cnt_reg[1] ;
  input local_BURST_RREADY;
  input \num_data_cnt_reg[0] ;
  input [66:0]D;

  wire [66:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire full_n;
  wire full_n_reg;
  wire local_BURST_RREADY;
  wire local_CHN_ARVALID;
  wire [61:0]m_axi_b_ARADDR;
  wire [3:0]m_axi_b_ARLEN;
  wire m_axi_b_ARREADY;
  wire m_axi_b_ARREADY_0;
  wire \num_data_cnt_reg[0] ;
  wire \num_data_cnt_reg[1] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_b_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .full_n(full_n),
        .full_n_reg(full_n_reg),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_b_ARADDR(m_axi_b_ARADDR),
        .m_axi_b_ARLEN(m_axi_b_ARLEN),
        .m_axi_b_ARREADY(m_axi_b_ARREADY),
        .m_axi_b_ARREADY_0(m_axi_b_ARREADY_0),
        .\num_data_cnt_reg[0] (\num_data_cnt_reg[0] ),
        .\num_data_cnt_reg[1] (\num_data_cnt_reg[1] ),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_burst_sequential" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_burst_sequential
   (m_axi_b_ARADDR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    full_n_reg,
    full_n,
    m_axi_b_ARREADY_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    ost_ctrl_info,
    E,
    m_axi_b_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    local_CHN_ARVALID,
    m_axi_b_ARREADY,
    ost_ctrl_ready,
    \num_data_cnt_reg[1] ,
    local_BURST_RREADY,
    \num_data_cnt_reg[0] ,
    D);
  output [61:0]m_axi_b_ARADDR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output full_n_reg;
  output full_n;
  output m_axi_b_ARREADY_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output ost_ctrl_info;
  output [0:0]E;
  output [3:0]m_axi_b_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_ARVALID;
  input m_axi_b_ARREADY;
  input ost_ctrl_ready;
  input \num_data_cnt_reg[1] ;
  input local_BURST_RREADY;
  input \num_data_cnt_reg[0] ;
  input [66:0]D;

  wire [6:2]B;
  wire [66:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:1]beat_len;
  wire \could_multi_bursts.burst_addr[16]_i_2__0_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_2__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_2__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_2__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_2__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_2__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_10__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_11__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_12__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_13__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_2__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_3__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_4__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_5__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_6__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_7__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_8__0_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_9__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_9 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_5__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_7;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire end_from_4k1_carry_n_4;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire end_from_4k1_carry_n_7;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire full_n;
  wire full_n_reg;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_RREADY;
  wire local_CHN_ARVALID;
  wire [61:0]m_axi_b_ARADDR;
  wire [3:0]m_axi_b_ARLEN;
  wire m_axi_b_ARREADY;
  wire m_axi_b_ARREADY_0;
  wire next_req;
  wire \num_data_cnt_reg[0] ;
  wire \num_data_cnt_reg[1] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_15_in;
  wire [17:3]p_1_in;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_125;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_6;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[5]_i_10__0_n_0 ;
  wire \sect_total[5]_i_11__0_n_0 ;
  wire \sect_total[5]_i_12__0_n_0 ;
  wire \sect_total[5]_i_3__0_n_0 ;
  wire \sect_total[5]_i_4__0_n_0 ;
  wire \sect_total[5]_i_5__0_n_0 ;
  wire \sect_total[5]_i_6__0_n_0 ;
  wire \sect_total[5]_i_7__0_n_0 ;
  wire \sect_total[5]_i_8__0_n_0 ;
  wire \sect_total[5]_i_9__0_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[0]_i_6__0_n_0 ;
  wire \sect_total_buf[0]_i_7__0_n_0 ;
  wire \sect_total_buf[0]_i_8__0_n_0 ;
  wire \sect_total_buf[0]_i_9__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_6__0_n_0 ;
  wire \sect_total_buf[8]_i_7__0_n_0 ;
  wire \sect_total_buf[8]_i_8__0_n_0 ;
  wire \sect_total_buf[8]_i_9__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_11 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_12 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_13 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_14 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_15 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_9 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_12 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_13 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_14 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_15 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_11 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_12 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_13 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_14 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_15 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_9 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [7:6]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[8]_i_1__0_O_UNCONNECTED ;
  wire [7:1]NLW_end_from_4k1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_end_from_4k1_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;
  wire [7:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:4]\NLW_sect_total_buf_reg[16]_i_1__0_O_UNCONNECTED ;

  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_2__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[14]),
        .O(\could_multi_bursts.burst_addr[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_3__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[13]),
        .O(\could_multi_bursts.burst_addr[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_4__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[12]),
        .O(\could_multi_bursts.burst_addr[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_5__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[11]),
        .O(\could_multi_bursts.burst_addr[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_6__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[10]),
        .O(\could_multi_bursts.burst_addr[16]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_7__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[9]),
        .O(\could_multi_bursts.burst_addr[16]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_8__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[8]),
        .O(\could_multi_bursts.burst_addr[16]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_9__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[7]),
        .O(\could_multi_bursts.burst_addr[16]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_2__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[22]),
        .O(\could_multi_bursts.burst_addr[24]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_3__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[21]),
        .O(\could_multi_bursts.burst_addr[24]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_4__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[20]),
        .O(\could_multi_bursts.burst_addr[24]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_5__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[19]),
        .O(\could_multi_bursts.burst_addr[24]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_6__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[18]),
        .O(\could_multi_bursts.burst_addr[24]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_7__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[17]),
        .O(\could_multi_bursts.burst_addr[24]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_8__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[16]),
        .O(\could_multi_bursts.burst_addr[24]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_9__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[15]),
        .O(\could_multi_bursts.burst_addr[24]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_2__0 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[30]),
        .O(\could_multi_bursts.burst_addr[32]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_3__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[29]),
        .O(\could_multi_bursts.burst_addr[32]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_4__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[28]),
        .O(\could_multi_bursts.burst_addr[32]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_5__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[27]),
        .O(\could_multi_bursts.burst_addr[32]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_6__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[26]),
        .O(\could_multi_bursts.burst_addr[32]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_7__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[25]),
        .O(\could_multi_bursts.burst_addr[32]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_8__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[24]),
        .O(\could_multi_bursts.burst_addr[32]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_9__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[23]),
        .O(\could_multi_bursts.burst_addr[32]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_2__0 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[38]),
        .O(\could_multi_bursts.burst_addr[40]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_3__0 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[37]),
        .O(\could_multi_bursts.burst_addr[40]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_4__0 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[36]),
        .O(\could_multi_bursts.burst_addr[40]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_5__0 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[35]),
        .O(\could_multi_bursts.burst_addr[40]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_6__0 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[34]),
        .O(\could_multi_bursts.burst_addr[40]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_7__0 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[33]),
        .O(\could_multi_bursts.burst_addr[40]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_8__0 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[32]),
        .O(\could_multi_bursts.burst_addr[40]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_9__0 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[31]),
        .O(\could_multi_bursts.burst_addr[40]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_2__0 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[46]),
        .O(\could_multi_bursts.burst_addr[48]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_3__0 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[45]),
        .O(\could_multi_bursts.burst_addr[48]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_4__0 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[44]),
        .O(\could_multi_bursts.burst_addr[48]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_5__0 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[43]),
        .O(\could_multi_bursts.burst_addr[48]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_6__0 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[42]),
        .O(\could_multi_bursts.burst_addr[48]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_7__0 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[41]),
        .O(\could_multi_bursts.burst_addr[48]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_8__0 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[40]),
        .O(\could_multi_bursts.burst_addr[48]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_9__0 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[39]),
        .O(\could_multi_bursts.burst_addr[48]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_2__0 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[54]),
        .O(\could_multi_bursts.burst_addr[56]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_3__0 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[53]),
        .O(\could_multi_bursts.burst_addr[56]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_4__0 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[52]),
        .O(\could_multi_bursts.burst_addr[56]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_5__0 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[51]),
        .O(\could_multi_bursts.burst_addr[56]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_6__0 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[50]),
        .O(\could_multi_bursts.burst_addr[56]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_7__0 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[49]),
        .O(\could_multi_bursts.burst_addr[56]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_8__0 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[48]),
        .O(\could_multi_bursts.burst_addr[56]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_9__0 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[47]),
        .O(\could_multi_bursts.burst_addr[56]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.burst_addr[63]_i_1__0 
       (.I0(m_axi_b_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_3__0 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[61]),
        .O(\could_multi_bursts.burst_addr[63]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_4__0 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[60]),
        .O(\could_multi_bursts.burst_addr[63]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_5__0 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[59]),
        .O(\could_multi_bursts.burst_addr[63]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_6__0 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[58]),
        .O(\could_multi_bursts.burst_addr[63]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_7__0 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[57]),
        .O(\could_multi_bursts.burst_addr[63]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_8__0 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[56]),
        .O(\could_multi_bursts.burst_addr[63]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_9__0 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[55]),
        .O(\could_multi_bursts.burst_addr[63]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_10__0 
       (.I0(B[5]),
        .I1(m_axi_b_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_11__0 
       (.I0(B[4]),
        .I1(m_axi_b_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[8]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_12__0 
       (.I0(B[3]),
        .I1(m_axi_b_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[8]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_13__0 
       (.I0(B[2]),
        .I1(m_axi_b_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[8]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_2__0 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_3__0 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_4__0 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_5__0 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_6__0 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_7__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_8__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_b_ARADDR[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_9__0 
       (.I0(B[6]),
        .I1(m_axi_b_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_9__0_n_0 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_14 ),
        .Q(m_axi_b_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_13 ),
        .Q(m_axi_b_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_12 ),
        .Q(m_axi_b_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_11 ),
        .Q(m_axi_b_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_10 ),
        .Q(m_axi_b_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_9 ),
        .Q(m_axi_b_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_8 ),
        .Q(m_axi_b_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[16]_i_1__0 
       (.CI(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_0 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_1 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_2 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_3 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_4 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_5 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_6 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_8 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_9 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_10 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_11 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_12 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_13 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_14 ,\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_15 }),
        .S({\could_multi_bursts.burst_addr[16]_i_2__0_n_0 ,\could_multi_bursts.burst_addr[16]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[16]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[16]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[16]_i_6__0_n_0 ,\could_multi_bursts.burst_addr[16]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[16]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[16]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_15 ),
        .Q(m_axi_b_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_14 ),
        .Q(m_axi_b_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_13 ),
        .Q(m_axi_b_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_12 ),
        .Q(m_axi_b_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_11 ),
        .Q(m_axi_b_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_10 ),
        .Q(m_axi_b_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_9 ),
        .Q(m_axi_b_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_8 ),
        .Q(m_axi_b_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[24]_i_1__0 
       (.CI(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_0 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_1 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_2 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_3 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_4 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_5 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_6 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_8 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_9 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_10 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_11 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_12 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_13 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_14 ,\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_15 }),
        .S({\could_multi_bursts.burst_addr[24]_i_2__0_n_0 ,\could_multi_bursts.burst_addr[24]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[24]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[24]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[24]_i_6__0_n_0 ,\could_multi_bursts.burst_addr[24]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[24]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[24]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_15 ),
        .Q(m_axi_b_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_14 ),
        .Q(m_axi_b_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_13 ),
        .Q(m_axi_b_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_12 ),
        .Q(m_axi_b_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_11 ),
        .Q(m_axi_b_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_14 ),
        .Q(m_axi_b_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_10 ),
        .Q(m_axi_b_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_9 ),
        .Q(m_axi_b_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_8 ),
        .Q(m_axi_b_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[32]_i_1__0 
       (.CI(\could_multi_bursts.burst_addr_reg[24]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_0 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_1 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_2 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_3 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_4 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_5 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_6 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_8 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_9 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_10 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_11 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_12 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_13 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_14 ,\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_15 }),
        .S({\could_multi_bursts.burst_addr[32]_i_2__0_n_0 ,\could_multi_bursts.burst_addr[32]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[32]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[32]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[32]_i_6__0_n_0 ,\could_multi_bursts.burst_addr[32]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[32]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[32]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_15 ),
        .Q(m_axi_b_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_14 ),
        .Q(m_axi_b_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_13 ),
        .Q(m_axi_b_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_12 ),
        .Q(m_axi_b_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_11 ),
        .Q(m_axi_b_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_10 ),
        .Q(m_axi_b_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_9 ),
        .Q(m_axi_b_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_13 ),
        .Q(m_axi_b_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_8 ),
        .Q(m_axi_b_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[40]_i_1__0 
       (.CI(\could_multi_bursts.burst_addr_reg[32]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_0 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_1 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_2 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_3 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_4 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_5 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_6 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_8 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_9 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_10 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_11 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_12 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_13 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_14 ,\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_15 }),
        .S({\could_multi_bursts.burst_addr[40]_i_2__0_n_0 ,\could_multi_bursts.burst_addr[40]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[40]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[40]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[40]_i_6__0_n_0 ,\could_multi_bursts.burst_addr[40]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[40]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[40]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_15 ),
        .Q(m_axi_b_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_14 ),
        .Q(m_axi_b_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_13 ),
        .Q(m_axi_b_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_12 ),
        .Q(m_axi_b_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_11 ),
        .Q(m_axi_b_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_10 ),
        .Q(m_axi_b_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_9 ),
        .Q(m_axi_b_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_8 ),
        .Q(m_axi_b_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[48]_i_1__0 
       (.CI(\could_multi_bursts.burst_addr_reg[40]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_0 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_1 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_2 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_3 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_4 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_5 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_6 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_8 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_9 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_10 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_11 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_12 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_13 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_14 ,\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_15 }),
        .S({\could_multi_bursts.burst_addr[48]_i_2__0_n_0 ,\could_multi_bursts.burst_addr[48]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[48]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[48]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[48]_i_6__0_n_0 ,\could_multi_bursts.burst_addr[48]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[48]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[48]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_15 ),
        .Q(m_axi_b_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_12 ),
        .Q(m_axi_b_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_14 ),
        .Q(m_axi_b_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_13 ),
        .Q(m_axi_b_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_12 ),
        .Q(m_axi_b_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_11 ),
        .Q(m_axi_b_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_10 ),
        .Q(m_axi_b_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_9 ),
        .Q(m_axi_b_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_8 ),
        .Q(m_axi_b_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[56]_i_1__0 
       (.CI(\could_multi_bursts.burst_addr_reg[48]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_0 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_1 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_2 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_3 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_4 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_5 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_6 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_8 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_9 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_10 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_11 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_12 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_13 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_14 ,\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_15 }),
        .S({\could_multi_bursts.burst_addr[56]_i_2__0_n_0 ,\could_multi_bursts.burst_addr[56]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[56]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[56]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[56]_i_6__0_n_0 ,\could_multi_bursts.burst_addr[56]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[56]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[56]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_15 ),
        .Q(m_axi_b_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_14 ),
        .Q(m_axi_b_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_13 ),
        .Q(m_axi_b_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_11 ),
        .Q(m_axi_b_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_12 ),
        .Q(m_axi_b_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_11 ),
        .Q(m_axi_b_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_10 ),
        .Q(m_axi_b_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_9 ),
        .Q(m_axi_b_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[63]_i_2__0 
       (.CI(\could_multi_bursts.burst_addr_reg[56]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_CO_UNCONNECTED [7:6],\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_2 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_3 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_4 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_5 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_6 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_O_UNCONNECTED [7],\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_9 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_10 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_11 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_12 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_13 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_14 ,\could_multi_bursts.burst_addr_reg[63]_i_2__0_n_15 }),
        .S({1'b0,\could_multi_bursts.burst_addr[63]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[63]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[63]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[63]_i_6__0_n_0 ,\could_multi_bursts.burst_addr[63]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[63]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[63]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_10 ),
        .Q(m_axi_b_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_9 ),
        .Q(m_axi_b_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_8 ),
        .Q(m_axi_b_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[8]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_0 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_1 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_2 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_3 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_4 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_5 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_6 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[8]_i_2__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_3__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_4__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_5__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_6__0_n_0 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_8 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_9 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_10 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_11 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_12 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_13 ,\could_multi_bursts.burst_addr_reg[8]_i_1__0_n_14 ,\NLW_could_multi_bursts.burst_addr_reg[8]_i_1__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[8]_i_7__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_8__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_9__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_10__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_11__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_12__0_n_0 ,\could_multi_bursts.burst_addr[8]_i_13__0_n_0 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1__0_n_15 ),
        .Q(m_axi_b_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ),
        .Q(B[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ),
        .Q(B[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1__1_n_0 ),
        .Q(B[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ),
        .Q(B[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ),
        .Q(B[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(m_axi_b_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(m_axi_b_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(m_axi_b_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(m_axi_b_ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(m_axi_b_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(rs_req_n_2),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I5(\could_multi_bursts.last_loop_i_4__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFECCFE)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_3__0_n_0 ),
        .I1(rs_req_n_2),
        .I2(\could_multi_bursts.last_loop_i_5__0_n_0 ),
        .I3(rs_req_n_123),
        .I4(beat_len[9]),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.last_loop_i_4__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFBCB)) 
    \could_multi_bursts.last_loop_i_5__0 
       (.I0(end_from_4k[7]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .O(\could_multi_bursts.last_loop_i_5__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(rs_req_n_2),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444474444774744)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(beat_len[4]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(beat_len[5]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(beat_len[6]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[6]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(rs_req_n_2),
        .I5(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(beat_len[9]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[7]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I2(rs_req_n_2),
        .I3(beat_len[9]),
        .I4(rs_req_n_123),
        .I5(\could_multi_bursts.loop_cnt[4]_i_3__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFBCB)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hCF00AAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_b_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I2(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_5__0 
       (.I0(beat_len[9]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[9]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_5__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFBBFFFFAAAAAAAA)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(m_axi_b_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(ost_ctrl_ready),
        .I5(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3,end_from_4k1_carry_n_4,end_from_4k1_carry_n_5,end_from_4k1_carry_n_6,end_from_4k1_carry_n_7}),
        .DI({rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122}),
        .O(end_from_4k1[9:2]),
        .S({rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_end_from_4k1_carry__0_CO_UNCONNECTED[7:1],end_from_4k1_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_114}),
        .O({NLW_end_from_4k1_carry__0_O_UNCONNECTED[7:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_154,rs_req_n_155}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4FFF000000000000)) 
    full_n_i_2__6
       (.I0(m_axi_b_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(local_BURST_RREADY),
        .I5(\num_data_cnt_reg[0] ),
        .O(full_n));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(last_sect_reg_n_0),
        .I1(rs_req_n_123),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10__0
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total[6]),
        .I2(sect_total_buf_reg[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[12]),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[14]),
        .I1(sect_total[14]),
        .I2(sect_total_buf_reg[15]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[15]),
        .O(last_sect_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_12__0
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total[7]),
        .I2(sect_total_buf_reg[11]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[11]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(last_sect_i_7__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3__0
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .I3(sect_total[3]),
        .I4(sect_total_buf_reg[3]),
        .I5(last_sect_i_8__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4__0
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .I3(sect_total[4]),
        .I4(sect_total_buf_reg[4]),
        .I5(last_sect_i_9__0_n_0),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF77CF47)) 
    last_sect_i_5__0
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[19]),
        .I4(sect_total_buf_reg[19]),
        .I5(last_sect_i_10__0_n_0),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6__0
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .I3(sect_total[13]),
        .I4(sect_total_buf_reg[13]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7__0
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total[1]),
        .I4(sect_total_buf_reg[1]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8__0
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(sect_total_buf_reg[10]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[10]),
        .O(last_sect_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9__0
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(sect_total_buf_reg[18]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[18]),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_b_ARREADY),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15__0_i_1 
       (.I0(\num_data_cnt_reg[1] ),
        .I1(m_axi_b_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15__0_i_2 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  LUT6 #(
    .INIT(64'h4FFFB000B000B000)) 
    \num_data_cnt[4]_i_1__7 
       (.I0(m_axi_b_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(local_BURST_RREADY),
        .I5(\num_data_cnt_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000B000B000B000)) 
    \num_data_cnt[4]_i_3__2 
       (.I0(m_axi_b_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(local_BURST_RREADY),
        .I5(\num_data_cnt_reg[0] ),
        .O(m_axi_b_ARREADY_0));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_125),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_top_kernel_b_m_axi_reg_slice rs_req
       (.D({rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[8:6],p_1_in[3],rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122}),
        .S({\sect_total[5]_i_5__0_n_0 ,\sect_total[5]_i_6__0_n_0 ,\sect_total[5]_i_7__0_n_0 ,\sect_total[5]_i_8__0_n_0 ,\sect_total[5]_i_9__0_n_0 ,\sect_total[5]_i_10__0_n_0 ,\sect_total[5]_i_11__0_n_0 ,\sect_total[5]_i_12__0_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_loop_reg (rs_req_n_2),
        .\could_multi_bursts.loop_cnt[4]_i_2__0_0 (sect_total),
        .\data_p1_reg[11]_0 ({rs_req_n_154,rs_req_n_155}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p1_reg[9]_0 ({rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153}),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(rs_req_n_125),
        .last_sect_reg_0(last_sect_reg_n_0),
        .last_sect_reg_1(last_sect_i_2__0_n_0),
        .last_sect_reg_2(\could_multi_bursts.last_loop_reg_n_0 ),
        .last_sect_reg_3(\could_multi_bursts.burst_valid_reg_0 ),
        .last_sect_reg_4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_b_ARREADY(m_axi_b_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total_reg[5] ({\sect_total[5]_i_3__0_n_0 ,\sect_total[5]_i_4__0_n_0 }),
        .\sect_total_reg[8] (rs_req_n_123));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(rs_req_n_2),
        .I1(first_sect_reg_n_0),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  LUT6 #(
    .INIT(64'hA2A222A222222222)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_b_ARREADY),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_4),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[1]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[4]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[4]),
        .I1(rs_req_n_123),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_10__0 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_120),
        .O(\sect_total[5]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_11__0 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_121),
        .O(\sect_total[5]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_12__0 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_122),
        .O(\sect_total[5]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_3__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_113),
        .O(\sect_total[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_4__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_114),
        .O(\sect_total[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_5__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_115),
        .O(\sect_total[5]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_6__0 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_116),
        .O(\sect_total[5]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_7__0 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_117),
        .O(\sect_total[5]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_8__0 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_118),
        .O(\sect_total[5]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_9__0 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_119),
        .O(\sect_total[5]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_6__0 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_7__0 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_8__0 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_9__0 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_6__0 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_7__0 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_8__0 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_9__0 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_9__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_15 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 ,\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_8 ,\sect_total_buf_reg[0]_i_1__0_n_9 ,\sect_total_buf_reg[0]_i_1__0_n_10 ,\sect_total_buf_reg[0]_i_1__0_n_11 ,\sect_total_buf_reg[0]_i_1__0_n_12 ,\sect_total_buf_reg[0]_i_1__0_n_13 ,\sect_total_buf_reg[0]_i_1__0_n_14 ,\sect_total_buf_reg[0]_i_1__0_n_15 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 ,\sect_total_buf[0]_i_6__0_n_0 ,\sect_total_buf[0]_i_7__0_n_0 ,\sect_total_buf[0]_i_8__0_n_0 ,\sect_total_buf[0]_i_9__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_13 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_12 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_11 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_10 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_9 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_8 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_15 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [7:3],\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_sect_total_buf_reg[16]_i_1__0_O_UNCONNECTED [7:4],\sect_total_buf_reg[16]_i_1__0_n_12 ,\sect_total_buf_reg[16]_i_1__0_n_13 ,\sect_total_buf_reg[16]_i_1__0_n_14 ,\sect_total_buf_reg[16]_i_1__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_14 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_13 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_12 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_14 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_13 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_12 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_11 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_10 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_9 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_8 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_15 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 ,\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_8 ,\sect_total_buf_reg[8]_i_1__0_n_9 ,\sect_total_buf_reg[8]_i_1__0_n_10 ,\sect_total_buf_reg[8]_i_1__0_n_11 ,\sect_total_buf_reg[8]_i_1__0_n_12 ,\sect_total_buf_reg[8]_i_1__0_n_13 ,\sect_total_buf_reg[8]_i_1__0_n_14 ,\sect_total_buf_reg[8]_i_1__0_n_15 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 ,\sect_total_buf[8]_i_6__0_n_0 ,\sect_total_buf[8]_i_7__0_n_0 ,\sect_total_buf[8]_i_8__0_n_0 ,\sect_total_buf[8]_i_9__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_14 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_fifo
   (full_n_reg_0,
    E,
    S,
    Q,
    D,
    \dout_reg[70] ,
    ap_loop_exit_ready_pp0_iter15_reg_reg__0,
    full_n_reg_1,
    ap_enable_reg_pp0_iter9_reg,
    ap_enable_reg_pp0_iter1_reg,
    int_ap_start_reg,
    ap_block_pp0_stage0_subdone,
    ap_rst_n_inv,
    ap_clk,
    push_0,
    local_CHN_ARREADY,
    tmp_valid_reg,
    ap_loop_exit_ready_pp0_iter16_reg_reg,
    ap_loop_exit_ready_pp0_iter15_reg,
    ap_enable_reg_pp0_iter1,
    ap_loop_exit_ready_pp0_iter16_reg_reg_0,
    ap_enable_reg_pp0_iter9,
    ready_for_outstanding_reg,
    ready_for_outstanding_reg_0,
    a_0_RVALID,
    \i1_fu_94_reg[0] ,
    ap_start,
    sum_0_WREADY,
    ap_enable_reg_pp0_iter11,
    \i1_fu_94_reg[0]_0 ,
    a_0_ARREADY,
    ap_loop_exit_ready_pp0_iter16_reg,
    \dout_reg[61] );
  output full_n_reg_0;
  output [0:0]E;
  output [1:0]S;
  output [64:0]Q;
  output [0:0]D;
  output \dout_reg[70] ;
  output ap_loop_exit_ready_pp0_iter15_reg_reg__0;
  output full_n_reg_1;
  output ap_enable_reg_pp0_iter9_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]int_ap_start_reg;
  output ap_block_pp0_stage0_subdone;
  input ap_rst_n_inv;
  input ap_clk;
  input push_0;
  input local_CHN_ARREADY;
  input tmp_valid_reg;
  input ap_loop_exit_ready_pp0_iter16_reg_reg;
  input ap_loop_exit_ready_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_loop_exit_ready_pp0_iter16_reg_reg_0;
  input ap_enable_reg_pp0_iter9;
  input ready_for_outstanding_reg;
  input ready_for_outstanding_reg_0;
  input a_0_RVALID;
  input \i1_fu_94_reg[0] ;
  input ap_start;
  input sum_0_WREADY;
  input ap_enable_reg_pp0_iter11;
  input \i1_fu_94_reg[0]_0 ;
  input a_0_ARREADY;
  input ap_loop_exit_ready_pp0_iter16_reg;
  input [61:0]\dout_reg[61] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [64:0]Q;
  wire [1:0]S;
  wire a_0_ARREADY;
  wire a_0_RVALID;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_exit_ready_pp0_iter15_reg_reg__0;
  wire ap_loop_exit_ready_pp0_iter16_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg_i_2_n_0;
  wire ap_loop_exit_ready_pp0_iter16_reg_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg_reg_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [61:0]\dout_reg[61] ;
  wire \dout_reg[70] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \i1_fu_94_reg[0] ;
  wire \i1_fu_94_reg[0]_0 ;
  wire [0:0]int_ap_start_reg;
  wire local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__3_n_0 ;
  wire \num_data_cnt[1]_i_1__2_n_0 ;
  wire \num_data_cnt[2]_i_1__2_n_0 ;
  wire \num_data_cnt[3]_i_1__2_n_0 ;
  wire \num_data_cnt[3]_i_2__0_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push_0;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[2]_i_2__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire ready_for_outstanding_reg;
  wire ready_for_outstanding_reg_0;
  wire rreq_valid;
  wire sum_0_WREADY;
  wire tmp_valid_reg;

  bd_0_hls_inst_0_top_kernel_b_m_axi_srl U_fifo_srl
       (.D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[70]_1 ({\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .pop(pop),
        .push_0(push_0),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  LUT5 #(
    .INIT(32'h00008808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\i1_fu_94_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(sum_0_WREADY),
        .I4(\i1_fu_94_reg[0] ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'hEFEEEEEE00000000)) 
    ap_loop_exit_ready_pp0_iter16_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter16_reg_reg),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(full_n_reg_1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_loop_exit_ready_pp0_iter16_reg_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter16_reg_i_2_n_0),
        .O(ap_loop_exit_ready_pp0_iter15_reg_reg__0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_loop_exit_ready_pp0_iter16_reg_i_2
       (.I0(ap_loop_exit_ready_pp0_iter15_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter16_reg),
        .O(ap_loop_exit_ready_pp0_iter16_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    dout_vld_i_1__3
       (.I0(rreq_valid),
        .I1(local_CHN_ARREADY),
        .I2(tmp_valid_reg),
        .I3(empty_n_reg_n_0),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1__2
       (.I0(empty_n_i_2__3_n_0),
        .I1(rreq_valid),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(empty_n_reg_n_0),
        .I5(push_0),
        .O(empty_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_iter_0_reg_160[0]_i_2 
       (.I0(full_n_reg_0),
        .I1(a_0_ARREADY),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hD0FFFFFF00D000D0)) 
    full_n_i_1__2
       (.I0(tmp_valid_reg),
        .I1(local_CHN_ARREADY),
        .I2(rreq_valid),
        .I3(push_0),
        .I4(full_n_i_2__3_n_0),
        .I5(full_n_reg_0),
        .O(full_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__3
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .O(full_n_i_2__3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000080880000)) 
    \i1_fu_94[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_start),
        .I2(sum_0_WREADY),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\i1_fu_94_reg[0]_0 ),
        .I5(\i1_fu_94_reg[0] ),
        .O(int_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(push_0),
        .I2(pop),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1__2 
       (.I0(pop),
        .I1(push_0),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1__2 
       (.I0(push_0),
        .I1(rreq_valid),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAA65)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(pop),
        .I2(push_0),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \mem_reg[30][0]_srl31_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(full_n_reg_0),
        .I2(a_0_ARREADY),
        .I3(ap_loop_exit_ready_pp0_iter16_reg_reg_0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    mem_reg_i_4
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ready_for_outstanding_reg),
        .I3(ready_for_outstanding_reg_0),
        .I4(a_0_RVALID),
        .I5(\i1_fu_94_reg[0] ),
        .O(ap_enable_reg_pp0_iter9_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA655AAAA59AA5555)) 
    \num_data_cnt[1]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(rreq_valid),
        .I4(push_0),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hDF20BA45)) 
    \num_data_cnt[2]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .I1(E),
        .I2(push_0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \num_data_cnt[3]_i_1__2 
       (.I0(push_0),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(rreq_valid),
        .O(\num_data_cnt[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA9A99)) 
    \num_data_cnt[3]_i_2__0 
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[0]),
        .I2(E),
        .I3(push_0),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[0]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[1]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[2]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[3]_i_2__0_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \raddr[1]_i_1__2 
       (.I0(push_0),
        .I1(pop),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[1] ),
        .O(\raddr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAFFFC0000)) 
    \raddr[2]_i_1__1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push_0),
        .O(\raddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \raddr[2]_i_2__0 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(push_0),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(\raddr[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1__1_n_0 ),
        .D(\raddr[2]_i_2__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tmp_addr[63]_i_1__0 
       (.I0(rreq_valid),
        .I1(local_CHN_ARREADY),
        .I2(tmp_valid_reg),
        .O(E));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_fifo__parameterized0
   (b_0_RDATA,
    dout_vld_reg_0,
    full_n_reg_0,
    ap_rst_n_0,
    dout_vld_reg_1,
    dout_vld_reg_2,
    ready_for_outstanding,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    DINPADINP,
    Q,
    ready_for_outstanding_reg,
    ap_rst_n,
    ap_loop_init,
    ap_start,
    ap_loop_init_reg,
    ap_loop_init_reg_0,
    ap_loop_init_reg_1,
    a_0_RVALID,
    ap_enable_reg_pp0_iter9,
    sum_0_WREADY,
    ap_enable_reg_pp0_iter11,
    ap_loop_init_reg_2);
  output [31:0]b_0_RDATA;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output dout_vld_reg_2;
  output ready_for_outstanding;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [0:0]DINPADINP;
  input [0:0]Q;
  input ready_for_outstanding_reg;
  input ap_rst_n;
  input ap_loop_init;
  input ap_start;
  input ap_loop_init_reg;
  input ap_loop_init_reg_0;
  input [2:0]ap_loop_init_reg_1;
  input a_0_RVALID;
  input ap_enable_reg_pp0_iter9;
  input sum_0_WREADY;
  input ap_enable_reg_pp0_iter11;
  input ap_loop_init_reg_2;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire a_0_RVALID;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_init;
  wire ap_loop_init_i_2_n_0;
  wire ap_loop_init_reg;
  wire ap_loop_init_reg_0;
  wire [2:0]ap_loop_init_reg_1;
  wire ap_loop_init_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:0]b_0_RDATA;
  wire dout_vld_i_1__4_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1__13_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[8]_i_10__0_n_0 ;
  wire \mOutPtr[8]_i_11__0_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_3__0_n_0 ;
  wire \mOutPtr[8]_i_4__0_n_0 ;
  wire \mOutPtr[8]_i_5__0_n_0 ;
  wire \mOutPtr[8]_i_6__0_n_0 ;
  wire \mOutPtr[8]_i_7__0_n_0 ;
  wire \mOutPtr[8]_i_8__0_n_0 ;
  wire \mOutPtr[8]_i_9__0_n_0 ;
  wire [8:0]mOutPtr_reg;
  wire \mOutPtr_reg[8]_i_2__0_n_1 ;
  wire \mOutPtr_reg[8]_i_2__0_n_10 ;
  wire \mOutPtr_reg[8]_i_2__0_n_11 ;
  wire \mOutPtr_reg[8]_i_2__0_n_12 ;
  wire \mOutPtr_reg[8]_i_2__0_n_13 ;
  wire \mOutPtr_reg[8]_i_2__0_n_14 ;
  wire \mOutPtr_reg[8]_i_2__0_n_15 ;
  wire \mOutPtr_reg[8]_i_2__0_n_2 ;
  wire \mOutPtr_reg[8]_i_2__0_n_3 ;
  wire \mOutPtr_reg[8]_i_2__0_n_4 ;
  wire \mOutPtr_reg[8]_i_2__0_n_5 ;
  wire \mOutPtr_reg[8]_i_2__0_n_6 ;
  wire \mOutPtr_reg[8]_i_2__0_n_7 ;
  wire \mOutPtr_reg[8]_i_2__0_n_8 ;
  wire \mOutPtr_reg[8]_i_2__0_n_9 ;
  wire [32:0]mem_reg;
  wire num_data_cnt1;
  wire \num_data_cnt[0]_i_1__4_n_0 ;
  wire \num_data_cnt[8]_i_10__0_n_0 ;
  wire \num_data_cnt[8]_i_11__0_n_0 ;
  wire \num_data_cnt[8]_i_1__0_n_0 ;
  wire \num_data_cnt[8]_i_4__0_n_0 ;
  wire \num_data_cnt[8]_i_5__0_n_0 ;
  wire \num_data_cnt[8]_i_6__0_n_0 ;
  wire \num_data_cnt[8]_i_7__0_n_0 ;
  wire \num_data_cnt[8]_i_8__0_n_0 ;
  wire \num_data_cnt[8]_i_9__0_n_0 ;
  wire [8:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[8]_i_2__0_n_1 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_10 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_11 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_12 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_13 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_14 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_15 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_2 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_3 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_4 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_5 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_6 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_7 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_8 ;
  wire \num_data_cnt_reg[8]_i_2__0_n_9 ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[1]_i_2__1_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire \raddr[4]_i_1__0_n_0 ;
  wire \raddr[5]_i_1__0_n_0 ;
  wire \raddr[6]_i_1__0_n_0 ;
  wire \raddr[7]_i_2__0_n_0 ;
  wire \raddr[7]_i_3__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire sum_0_WREADY;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[1]_i_2__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[3]_i_2__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[7]_i_1__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire [7:7]\NLW_mOutPtr_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_num_data_cnt_reg[8]_i_2__0_CO_UNCONNECTED ;

  bd_0_hls_inst_0_top_kernel_b_m_axi_mem U_fifo_mem
       (.DINPADINP(DINPADINP),
        .Q({\raddr_reg_n_0_[7] ,\raddr_reg_n_0_[6] ,\raddr_reg_n_0_[5] ,\raddr_reg_n_0_[4] ,\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .WEBWE(push),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_0_RDATA(b_0_RDATA),
        .mem_reg_0({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .mem_reg_1(mem_reg),
        .mem_reg_2(full_n_reg_0),
        .mem_reg_3(Q),
        .mem_reg_4(empty_n_reg_n_0),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg),
        .ready_for_outstanding_reg_0(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDD5DDD)) 
    ap_loop_init_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init),
        .I2(dout_vld_reg_1),
        .I3(ap_start),
        .I4(ap_loop_init_reg),
        .I5(ap_loop_init_i_2_n_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ap_loop_init_i_2
       (.I0(dout_vld_reg_1),
        .I1(ap_loop_init_reg_0),
        .I2(ap_loop_init_reg),
        .I3(ap_loop_init_reg_1[1]),
        .I4(ap_loop_init_reg_1[0]),
        .I5(ap_loop_init_reg_1[2]),
        .O(ap_loop_init_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(ready_for_outstanding_reg),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    empty_n_i_1__13
       (.I0(empty_n_reg_n_0),
        .I1(ready_for_outstanding_reg),
        .I2(dout_vld_reg_0),
        .I3(empty_n_i_2__4_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[4]),
        .I2(mOutPtr_reg[5]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[8]),
        .I1(mOutPtr_reg[7]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[1]),
        .I5(mOutPtr_reg[3]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    full_n_i_1__13
       (.I0(ready_for_outstanding_reg),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(full_n_i_2__5_n_0),
        .I5(full_n_i_3__3_n_0),
        .O(full_n_i_1__13_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__5
       (.I0(num_data_cnt_reg[6]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .O(full_n_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    full_n_i_3__3
       (.I0(num_data_cnt_reg[8]),
        .I1(num_data_cnt_reg[7]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[5]),
        .O(full_n_i_3__3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(full_n_reg_0),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_10__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[8]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h758A00FF00FF00FF)) 
    \mOutPtr[8]_i_11__0 
       (.I0(empty_n_reg_n_0),
        .I1(ready_for_outstanding_reg),
        .I2(dout_vld_reg_0),
        .I3(mOutPtr_reg[1]),
        .I4(Q),
        .I5(full_n_reg_0),
        .O(\mOutPtr[8]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h758A8A8A)) 
    \mOutPtr[8]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(ready_for_outstanding_reg),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[8]_i_3__0 
       (.I0(empty_n_reg_n_0),
        .I1(ready_for_outstanding_reg),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(\mOutPtr[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_4__0 
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_5__0 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_6__0 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_7__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_8__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_9__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[8]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_15 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_14 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_13 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_12 ),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_11 ),
        .Q(mOutPtr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_10 ),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_9 ),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[8]_i_2__0_n_8 ),
        .Q(mOutPtr_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mOutPtr_reg[8]_i_2__0 
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_mOutPtr_reg[8]_i_2__0_CO_UNCONNECTED [7],\mOutPtr_reg[8]_i_2__0_n_1 ,\mOutPtr_reg[8]_i_2__0_n_2 ,\mOutPtr_reg[8]_i_2__0_n_3 ,\mOutPtr_reg[8]_i_2__0_n_4 ,\mOutPtr_reg[8]_i_2__0_n_5 ,\mOutPtr_reg[8]_i_2__0_n_6 ,\mOutPtr_reg[8]_i_2__0_n_7 }),
        .DI({1'b0,mOutPtr_reg[6:1],\mOutPtr[8]_i_3__0_n_0 }),
        .O({\mOutPtr_reg[8]_i_2__0_n_8 ,\mOutPtr_reg[8]_i_2__0_n_9 ,\mOutPtr_reg[8]_i_2__0_n_10 ,\mOutPtr_reg[8]_i_2__0_n_11 ,\mOutPtr_reg[8]_i_2__0_n_12 ,\mOutPtr_reg[8]_i_2__0_n_13 ,\mOutPtr_reg[8]_i_2__0_n_14 ,\mOutPtr_reg[8]_i_2__0_n_15 }),
        .S({\mOutPtr[8]_i_4__0_n_0 ,\mOutPtr[8]_i_5__0_n_0 ,\mOutPtr[8]_i_6__0_n_0 ,\mOutPtr[8]_i_7__0_n_0 ,\mOutPtr[8]_i_8__0_n_0 ,\mOutPtr[8]_i_9__0_n_0 ,\mOutPtr[8]_i_10__0_n_0 ,\mOutPtr[8]_i_11__0_n_0 }));
  LUT6 #(
    .INIT(64'h8F008F8F00000000)) 
    \mem_reg[2][0]_srl3_i_3 
       (.I0(dout_vld_reg_0),
        .I1(a_0_RVALID),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(sum_0_WREADY),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(ap_loop_init_reg_2),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \mem_reg[30][0]_srl31_i_2 
       (.I0(dout_vld_reg_0),
        .I1(a_0_RVALID),
        .I2(ap_enable_reg_pp0_iter9),
        .O(dout_vld_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_10__0 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[2]),
        .O(\num_data_cnt[8]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h780F0F0F)) 
    \num_data_cnt[8]_i_11__0 
       (.I0(ready_for_outstanding_reg),
        .I1(dout_vld_reg_0),
        .I2(num_data_cnt_reg[1]),
        .I3(Q),
        .I4(full_n_reg_0),
        .O(\num_data_cnt[8]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[8]_i_1__0 
       (.I0(ready_for_outstanding_reg),
        .I1(dout_vld_reg_0),
        .I2(full_n_reg_0),
        .I3(Q),
        .O(\num_data_cnt[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \num_data_cnt[8]_i_3__0 
       (.I0(ready_for_outstanding_reg),
        .I1(dout_vld_reg_0),
        .I2(full_n_reg_0),
        .I3(Q),
        .O(num_data_cnt1));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_4__0 
       (.I0(num_data_cnt_reg[7]),
        .I1(num_data_cnt_reg[8]),
        .O(\num_data_cnt[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_5__0 
       (.I0(num_data_cnt_reg[6]),
        .I1(num_data_cnt_reg[7]),
        .O(\num_data_cnt[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_6__0 
       (.I0(num_data_cnt_reg[5]),
        .I1(num_data_cnt_reg[6]),
        .O(\num_data_cnt[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_7__0 
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[5]),
        .O(\num_data_cnt[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_8__0 
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .O(\num_data_cnt[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_9__0 
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .O(\num_data_cnt[8]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt[0]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_15 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_14 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_13 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_12 ),
        .Q(num_data_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_11 ),
        .Q(num_data_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_10 ),
        .Q(num_data_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_9 ),
        .Q(num_data_cnt_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1__0_n_0 ),
        .D(\num_data_cnt_reg[8]_i_2__0_n_8 ),
        .Q(num_data_cnt_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \num_data_cnt_reg[8]_i_2__0 
       (.CI(num_data_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_num_data_cnt_reg[8]_i_2__0_CO_UNCONNECTED [7],\num_data_cnt_reg[8]_i_2__0_n_1 ,\num_data_cnt_reg[8]_i_2__0_n_2 ,\num_data_cnt_reg[8]_i_2__0_n_3 ,\num_data_cnt_reg[8]_i_2__0_n_4 ,\num_data_cnt_reg[8]_i_2__0_n_5 ,\num_data_cnt_reg[8]_i_2__0_n_6 ,\num_data_cnt_reg[8]_i_2__0_n_7 }),
        .DI({1'b0,num_data_cnt_reg[6:1],num_data_cnt1}),
        .O({\num_data_cnt_reg[8]_i_2__0_n_8 ,\num_data_cnt_reg[8]_i_2__0_n_9 ,\num_data_cnt_reg[8]_i_2__0_n_10 ,\num_data_cnt_reg[8]_i_2__0_n_11 ,\num_data_cnt_reg[8]_i_2__0_n_12 ,\num_data_cnt_reg[8]_i_2__0_n_13 ,\num_data_cnt_reg[8]_i_2__0_n_14 ,\num_data_cnt_reg[8]_i_2__0_n_15 }),
        .S({\num_data_cnt[8]_i_4__0_n_0 ,\num_data_cnt[8]_i_5__0_n_0 ,\num_data_cnt[8]_i_6__0_n_0 ,\num_data_cnt[8]_i_7__0_n_0 ,\num_data_cnt[8]_i_8__0_n_0 ,\num_data_cnt[8]_i_9__0_n_0 ,\num_data_cnt[8]_i_10__0_n_0 ,\num_data_cnt[8]_i_11__0_n_0 }));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \raddr[0]_i_1__4 
       (.I0(\raddr[7]_i_3__0_n_0 ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr_reg_n_0_[4] ),
        .I4(\raddr_reg_n_0_[7] ),
        .I5(\raddr_reg_n_0_[6] ),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \raddr[1]_i_1__4 
       (.I0(\raddr[1]_i_2__1_n_0 ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[1]_i_2__1 
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[4] ),
        .I2(\raddr_reg_n_0_[7] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(\raddr[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \raddr[2]_i_1__3 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr[3]_i_2__2_n_0 ),
        .O(\raddr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \raddr[3]_i_1__2 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(\raddr[3]_i_2__2_n_0 ),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \raddr[3]_i_2__2 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr_reg_n_0_[4] ),
        .I3(\raddr_reg_n_0_[7] ),
        .I4(\raddr_reg_n_0_[6] ),
        .I5(\raddr_reg_n_0_[1] ),
        .O(\raddr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \raddr[4]_i_1__0 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[6] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr[7]_i_3__0_n_0 ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \raddr[5]_i_1__0 
       (.I0(\raddr[7]_i_3__0_n_0 ),
        .I1(\raddr_reg_n_0_[7] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[4] ),
        .I5(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \raddr[6]_i_1__0 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr[7]_i_3__0_n_0 ),
        .I4(\raddr_reg_n_0_[5] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \raddr[7]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(ready_for_outstanding_reg),
        .I2(dout_vld_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr[7]_i_2__0 
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr[7]_i_3__0_n_0 ),
        .I3(\raddr_reg_n_0_[6] ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[7] ),
        .O(\raddr[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_3__0 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .O(\raddr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__2_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2__0_n_0 ),
        .Q(\raddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[1]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2__0 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2__0_n_0 ),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2__0_n_0 ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2__0 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__1 
       (.I0(\waddr[7]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2__0_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_fifo__parameterized1
   (dout_vld_reg_0,
    full_n_reg_0,
    \raddr_reg[3]_0 ,
    DINPADINP,
    ap_rst_n_inv,
    \dout_reg[0] ,
    ap_clk,
    \num_data_cnt_reg[1]_0 ,
    Q,
    \num_data_cnt_reg[1]_1 ,
    empty_n_reg_0,
    \num_data_cnt_reg[2]_0 ,
    \num_data_cnt_reg[3]_0 ,
    local_CHN_RREADY,
    \dout_reg[0]_0 ,
    full_n_reg_1);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [3:0]\raddr_reg[3]_0 ;
  output [0:0]DINPADINP;
  input ap_rst_n_inv;
  input \dout_reg[0] ;
  input ap_clk;
  input \num_data_cnt_reg[1]_0 ;
  input [0:0]Q;
  input \num_data_cnt_reg[1]_1 ;
  input empty_n_reg_0;
  input \num_data_cnt_reg[2]_0 ;
  input \num_data_cnt_reg[3]_0 ;
  input local_CHN_RREADY;
  input [0:0]\dout_reg[0]_0 ;
  input full_n_reg_1;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__4_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire local_CHN_RREADY;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr[4]_i_3__1_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__6_n_0 ;
  wire \num_data_cnt[1]_i_1__3_n_0 ;
  wire \num_data_cnt[2]_i_1__3_n_0 ;
  wire \num_data_cnt[3]_i_1__3_n_0 ;
  wire \num_data_cnt[4]_i_1__0_n_0 ;
  wire \num_data_cnt[4]_i_2__1_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[1]_0 ;
  wire \num_data_cnt_reg[1]_1 ;
  wire \num_data_cnt_reg[2]_0 ;
  wire \num_data_cnt_reg[3]_0 ;
  wire pop;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire \raddr[3]_i_3__0_n_0 ;
  wire \raddr[3]_i_4__0_n_0 ;
  wire [3:0]\raddr_reg[3]_0 ;

  bd_0_hls_inst_0_top_kernel_b_m_axi_srl__parameterized0 U_fifo_srl
       (.DINPADINP(DINPADINP),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .mem_reg(dout_vld_reg_0),
        .pop(pop));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(local_CHN_RREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF2FF0022)) 
    empty_n_i_1__4
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_0),
        .I2(empty_n_i_2__6_n_0),
        .I3(pop),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    full_n_i_1__4
       (.I0(full_n_reg_1),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[2]),
        .I4(full_n_i_3__2_n_0),
        .I5(full_n_reg_0),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h8888088800000000)) 
    full_n_i_3__2
       (.I0(num_data_cnt_reg[1]),
        .I1(\num_data_cnt_reg[1]_0 ),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .I4(\num_data_cnt_reg[1]_1 ),
        .I5(num_data_cnt_reg[0]),
        .O(full_n_i_3__2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr[4]_i_3__1_n_0 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr[4]_i_3__1_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr[4]_i_3__1_n_0 ),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAFFFFD5550000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(\dout_reg[0]_0 ),
        .I3(local_CHN_RREADY),
        .I4(empty_n_reg_n_0),
        .I5(\num_data_cnt_reg[1]_0 ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA6)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[4]),
        .I1(\mOutPtr[4]_i_3__1_n_0 ),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD5550000FFFFFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(\dout_reg[0]_0 ),
        .I3(local_CHN_RREADY),
        .I4(empty_n_reg_n_0),
        .I5(\num_data_cnt_reg[1]_0 ),
        .O(\mOutPtr[4]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2A55D5)) 
    \num_data_cnt[1]_i_1__3 
       (.I0(\num_data_cnt_reg[1]_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(\num_data_cnt_reg[1]_1 ),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFF0200FF0200FD)) 
    \num_data_cnt[2]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_0),
        .I2(\num_data_cnt_reg[2]_0 ),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hDF20FB04)) 
    \num_data_cnt[3]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .I1(\num_data_cnt_reg[3]_0 ),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \num_data_cnt[4]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(full_n_reg_0),
        .I2(local_CHN_RREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(Q),
        .I5(dout_vld_reg_0),
        .O(\num_data_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \num_data_cnt[4]_i_2__1 
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[0]),
        .I4(\num_data_cnt_reg[3]_0 ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[4]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[0]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[1]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[2]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[3]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[4]_i_2__1_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(\raddr_reg[3]_0 [0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \raddr[1]_i_1__3 
       (.I0(\raddr[3]_i_4__0_n_0 ),
        .I1(\raddr_reg[3]_0 [0]),
        .I2(\raddr_reg[3]_0 [1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[2]_i_1__2 
       (.I0(\raddr_reg[3]_0 [0]),
        .I1(\raddr[3]_i_4__0_n_0 ),
        .I2(\raddr_reg[3]_0 [2]),
        .I3(\raddr_reg[3]_0 [1]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAFFF30000)) 
    \raddr[3]_i_1__1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr[3]_i_3__0_n_0 ),
        .I2(\raddr_reg[3]_0 [3]),
        .I3(\raddr_reg[3]_0 [2]),
        .I4(pop),
        .I5(\num_data_cnt_reg[1]_0 ),
        .O(\raddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \raddr[3]_i_2__1 
       (.I0(\raddr_reg[3]_0 [3]),
        .I1(\raddr_reg[3]_0 [2]),
        .I2(\raddr[3]_i_4__0_n_0 ),
        .I3(\raddr_reg[3]_0 [1]),
        .I4(\raddr_reg[3]_0 [0]),
        .O(\raddr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[3]_i_3__0 
       (.I0(\raddr_reg[3]_0 [1]),
        .I1(\raddr_reg[3]_0 [0]),
        .O(\raddr[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0888888800000000)) 
    \raddr[3]_i_4__0 
       (.I0(\num_data_cnt_reg[1]_0 ),
        .I1(empty_n_reg_n_0),
        .I2(local_CHN_RREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(Q),
        .I5(dout_vld_reg_0),
        .O(\raddr[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(\raddr_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(\raddr_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(\raddr_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(\raddr_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_fifo__parameterized1_2
   (dout_vld_reg_0,
    ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    local_BURST_RREADY,
    empty_n_reg_0,
    \num_data_cnt_reg[3]_0 ,
    full_n,
    E);
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input local_BURST_RREADY;
  input empty_n_reg_0;
  input \num_data_cnt_reg[3]_0 ;
  input full_n;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__5_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n;
  wire full_n_i_1__3_n_0;
  wire full_n_i_3__4_n_0;
  wire local_BURST_RREADY;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr[4]_i_4__0_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__5_n_0 ;
  wire \num_data_cnt[1]_i_1__4_n_0 ;
  wire \num_data_cnt[2]_i_1__4_n_0 ;
  wire \num_data_cnt[3]_i_1__4_n_0 ;
  wire \num_data_cnt[4]_i_2__2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[3]_0 ;
  wire ost_ctrl_ready;

  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg_0),
        .I1(local_BURST_RREADY),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hBBFB3333)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2__5_n_0),
        .I1(empty_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(local_BURST_RREADY),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    full_n_i_1__3
       (.I0(full_n),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[2]),
        .I4(full_n_i_3__4_n_0),
        .I5(ost_ctrl_ready),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h002A0000)) 
    full_n_i_3__4
       (.I0(num_data_cnt_reg[1]),
        .I1(dout_vld_reg_0),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_0),
        .I4(num_data_cnt_reg[0]),
        .O(full_n_i_3__4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(ost_ctrl_ready),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hAA9A999955656666)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(local_BURST_RREADY),
        .I4(empty_n_reg_n_0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr[4]_i_4__0_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr[4]_i_4__0_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \mOutPtr[4]_i_1__7 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[4]),
        .I1(\mOutPtr[4]_i_4__0_n_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \mOutPtr[4]_i_4__0 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF80707F8)) 
    \num_data_cnt[1]_i_1__4 
       (.I0(dout_vld_reg_0),
        .I1(local_BURST_RREADY),
        .I2(empty_n_reg_0),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF0700FF0700F8)) 
    \num_data_cnt[2]_i_1__4 
       (.I0(dout_vld_reg_0),
        .I1(local_BURST_RREADY),
        .I2(empty_n_reg_0),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .I1(\num_data_cnt_reg[3]_0 ),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \num_data_cnt[4]_i_2__2 
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[0]),
        .I4(\num_data_cnt_reg[3]_0 ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[4]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[0]_i_1__5_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[1]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[2]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[3]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[4]_i_2__2_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_load" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_load
   (b_0_RDATA,
    full_n_reg,
    dout_vld_reg,
    local_CHN_RREADY,
    local_CHN_ARVALID,
    local_BURST_RREADY,
    ap_enable_reg_pp0_iter9_reg,
    ap_loop_exit_ready_pp0_iter15_reg_reg__0,
    full_n_reg_0,
    ap_rst_n_0,
    dout_vld_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    E,
    dout_vld_reg_1,
    ap_block_pp0_stage0_subdone,
    D,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    DINPADINP,
    push_0,
    local_CHN_ARREADY,
    Q,
    ap_loop_exit_ready_pp0_iter16_reg_reg,
    ap_loop_exit_ready_pp0_iter15_reg,
    ap_enable_reg_pp0_iter1,
    ap_loop_exit_ready_pp0_iter16_reg_reg_0,
    ap_rst_n,
    ap_loop_init,
    ap_start,
    \i1_fu_94_reg[0] ,
    ap_loop_init_reg,
    ap_loop_init_reg_0,
    a_0_RVALID,
    ap_enable_reg_pp0_iter9,
    sum_0_WREADY,
    ap_enable_reg_pp0_iter11,
    ready_for_outstanding_reg_0,
    a_0_ARREADY,
    ap_loop_exit_ready_pp0_iter16_reg,
    \dout_reg[61] );
  output [31:0]b_0_RDATA;
  output full_n_reg;
  output dout_vld_reg;
  output local_CHN_RREADY;
  output local_CHN_ARVALID;
  output local_BURST_RREADY;
  output ap_enable_reg_pp0_iter9_reg;
  output ap_loop_exit_ready_pp0_iter15_reg_reg__0;
  output full_n_reg_0;
  output ap_rst_n_0;
  output dout_vld_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output dout_vld_reg_1;
  output ap_block_pp0_stage0_subdone;
  output [66:0]D;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [0:0]DINPADINP;
  input push_0;
  input local_CHN_ARREADY;
  input [0:0]Q;
  input ap_loop_exit_ready_pp0_iter16_reg_reg;
  input ap_loop_exit_ready_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_loop_exit_ready_pp0_iter16_reg_reg_0;
  input ap_rst_n;
  input ap_loop_init;
  input ap_start;
  input \i1_fu_94_reg[0] ;
  input ap_loop_init_reg;
  input [2:0]ap_loop_init_reg_0;
  input a_0_RVALID;
  input ap_enable_reg_pp0_iter9;
  input sum_0_WREADY;
  input ap_enable_reg_pp0_iter11;
  input ready_for_outstanding_reg_0;
  input a_0_ARREADY;
  input ap_loop_exit_ready_pp0_iter16_reg;
  input [61:0]\dout_reg[61] ;

  wire [66:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]E;
  wire [0:0]Q;
  wire a_0_ARREADY;
  wire a_0_RVALID;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_exit_ready_pp0_iter15_reg_reg__0;
  wire ap_loop_exit_ready_pp0_iter16_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg_reg;
  wire ap_loop_exit_ready_pp0_iter16_reg_reg_0;
  wire ap_loop_init;
  wire ap_loop_init_reg;
  wire [2:0]ap_loop_init_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:0]b_0_RDATA;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire \i1_fu_94_reg[0] ;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire local_CHN_RREADY;
  wire [32:0]mem_reg;
  wire next_rreq;
  wire [70:66]out_rreq_pack;
  wire push_0;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg_0;
  wire sum_0_WREADY;
  wire [17:6]tmp_len0;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [7:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_tmp_len0_carry_O_UNCONNECTED;

  bd_0_hls_inst_0_top_kernel_b_m_axi_fifo__parameterized0 buff_rdata
       (.DINPADINP(DINPADINP),
        .Q(Q),
        .a_0_RVALID(a_0_RVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_reg(\i1_fu_94_reg[0] ),
        .ap_loop_init_reg_0(ap_loop_init_reg),
        .ap_loop_init_reg_1(ap_loop_init_reg_0),
        .ap_loop_init_reg_2(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .b_0_RDATA(b_0_RDATA),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .full_n_reg_0(local_CHN_RREADY),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ap_enable_reg_pp0_iter9_reg),
        .sum_0_WREADY(sum_0_WREADY));
  bd_0_hls_inst_0_top_kernel_b_m_axi_fifo fifo_rreq
       (.D(tmp_len0[6]),
        .E(next_rreq),
        .Q({out_rreq_pack[70:69],out_rreq_pack[66],fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}),
        .S({fifo_rreq_n_2,fifo_rreq_n_3}),
        .a_0_ARREADY(a_0_ARREADY),
        .a_0_RVALID(a_0_RVALID),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_enable_reg_pp0_iter9_reg(ap_enable_reg_pp0_iter9_reg),
        .ap_loop_exit_ready_pp0_iter15_reg(ap_loop_exit_ready_pp0_iter15_reg),
        .ap_loop_exit_ready_pp0_iter15_reg_reg__0(ap_loop_exit_ready_pp0_iter15_reg_reg__0),
        .ap_loop_exit_ready_pp0_iter16_reg(ap_loop_exit_ready_pp0_iter16_reg),
        .ap_loop_exit_ready_pp0_iter16_reg_reg(ap_loop_exit_ready_pp0_iter16_reg_reg),
        .ap_loop_exit_ready_pp0_iter16_reg_reg_0(ap_loop_exit_ready_pp0_iter16_reg_reg_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[70] (fifo_rreq_n_70),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .\i1_fu_94_reg[0] (\i1_fu_94_reg[0] ),
        .\i1_fu_94_reg[0]_0 (dout_vld_reg_1),
        .int_ap_start_reg(E),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .push_0(push_0),
        .ready_for_outstanding_reg(ready_for_outstanding_reg_0),
        .ready_for_outstanding_reg_0(dout_vld_reg),
        .sum_0_WREADY(sum_0_WREADY),
        .tmp_valid_reg(local_CHN_ARVALID));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(local_BURST_RREADY),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(out_rreq_pack[66]),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[7:2],tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_rreq_pack[70:69]}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[7:3],tmp_len0[17],tmp_len0[8:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,fifo_rreq_n_2,fifo_rreq_n_3}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[66]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(1'b1),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(D[63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(D[64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(D[65]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_70),
        .Q(local_CHN_ARVALID),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_mem" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_mem
   (b_0_RDATA,
    WEBWE,
    ready_for_outstanding,
    ap_clk,
    ap_rst_n_inv,
    Q,
    mem_reg_0,
    mem_reg_1,
    DINPADINP,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    ready_for_outstanding_reg,
    ready_for_outstanding_reg_0,
    ap_rst_n);
  output [31:0]b_0_RDATA;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]Q;
  input [7:0]mem_reg_0;
  input [32:0]mem_reg_1;
  input [0:0]DINPADINP;
  input mem_reg_2;
  input [0:0]mem_reg_3;
  input mem_reg_4;
  input ready_for_outstanding_reg;
  input ready_for_outstanding_reg_0;
  input ap_rst_n;

  wire [0:0]DINPADINP;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]b_0_RDATA;
  wire [1:1]local_AXI_RLAST;
  wire [7:0]mem_reg_0;
  wire [32:0]mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_i_1__0_n_0;
  wire mem_reg_n_69;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire ready_for_outstanding_reg_0;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "top_kernel_b_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(mem_reg_1[15:0]),
        .DINBDIN(mem_reg_1[31:16]),
        .DINPADINP({mem_reg_1[32],DINPADINP}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(b_0_RDATA[15:0]),
        .DOUTBDOUT(b_0_RDATA[31:16]),
        .DOUTPADOUTP({local_AXI_RLAST,mem_reg_n_69}),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8AFF)) 
    mem_reg_i_1__0
       (.I0(mem_reg_4),
        .I1(ready_for_outstanding_reg),
        .I2(ready_for_outstanding_reg_0),
        .I3(ap_rst_n),
        .O(mem_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_2),
        .I1(mem_reg_3),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1__0
       (.I0(ready_for_outstanding_reg),
        .I1(ready_for_outstanding_reg_0),
        .I2(local_AXI_RLAST),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_read" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_read
   (m_axi_b_ARADDR,
    local_CHN_ARREADY,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \data_p1_reg[32] ,
    full_n_reg,
    \raddr_reg[3] ,
    ost_ctrl_info,
    DINPADINP,
    m_axi_b_ARLEN,
    ap_rst_n_inv,
    \dout_reg[0] ,
    ap_clk,
    ap_rst_n,
    local_CHN_RREADY,
    local_CHN_ARVALID,
    m_axi_b_ARREADY,
    local_BURST_RREADY,
    m_axi_b_RVALID,
    D,
    \data_p2_reg[32] );
  output [61:0]m_axi_b_ARADDR;
  output local_CHN_ARREADY;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output full_n_reg;
  output [3:0]\raddr_reg[3] ;
  output ost_ctrl_info;
  output [0:0]DINPADINP;
  output [3:0]m_axi_b_ARLEN;
  input ap_rst_n_inv;
  input \dout_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_RREADY;
  input local_CHN_ARVALID;
  input m_axi_b_ARREADY;
  input local_BURST_RREADY;
  input m_axi_b_RVALID;
  input [66:0]D;
  input [32:0]\data_p2_reg[32] ;

  wire [66:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire \dout_reg[0] ;
  wire full_n;
  wire full_n_reg;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_b_ARADDR;
  wire [3:0]m_axi_b_ARLEN;
  wire m_axi_b_ARREADY;
  wire m_axi_b_RVALID;
  wire \ost_ctrl_gen[0].fifo_burst_n_0 ;
  wire \ost_ctrl_gen[0].fifo_burst_n_1 ;
  wire \ost_ctrl_gen[0].fifo_rctl_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [3:0]\raddr_reg[3] ;
  wire rreq_burst_conv_n_66;
  wire rreq_burst_conv_n_67;
  wire rreq_burst_conv_n_69;
  wire rs_rdata_n_1;
  wire rs_rdata_n_36;
  wire rs_rdata_n_37;
  wire rs_rdata_n_38;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_b_m_axi_fifo__parameterized1 \ost_ctrl_gen[0].fifo_burst 
       (.DINPADINP(DINPADINP),
        .Q(\data_p1_reg[32] [32]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (Q),
        .dout_vld_reg_0(\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .empty_n_reg_0(rreq_burst_conv_n_67),
        .full_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_1 ),
        .full_n_reg_1(rs_rdata_n_1),
        .local_CHN_RREADY(local_CHN_RREADY),
        .\num_data_cnt_reg[1]_0 (full_n_reg),
        .\num_data_cnt_reg[1]_1 (rs_rdata_n_38),
        .\num_data_cnt_reg[2]_0 (rs_rdata_n_37),
        .\num_data_cnt_reg[3]_0 (rs_rdata_n_36),
        .\raddr_reg[3]_0 (\raddr_reg[3] ));
  bd_0_hls_inst_0_top_kernel_b_m_axi_fifo__parameterized1_2 \ost_ctrl_gen[0].fifo_rctl 
       (.E(rreq_burst_conv_n_69),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(\ost_ctrl_gen[0].fifo_rctl_n_0 ),
        .empty_n_reg_0(rreq_burst_conv_n_67),
        .full_n(full_n),
        .local_BURST_RREADY(local_BURST_RREADY),
        .\num_data_cnt_reg[3]_0 (rreq_burst_conv_n_66),
        .ost_ctrl_ready(ost_ctrl_ready));
  bd_0_hls_inst_0_top_kernel_b_m_axi_burst_converter rreq_burst_conv
       (.D(D),
        .E(rreq_burst_conv_n_69),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg (rreq_burst_conv_n_67),
        .full_n(full_n),
        .full_n_reg(full_n_reg),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_b_ARADDR(m_axi_b_ARADDR),
        .m_axi_b_ARLEN(m_axi_b_ARLEN),
        .m_axi_b_ARREADY(m_axi_b_ARREADY),
        .m_axi_b_ARREADY_0(rreq_burst_conv_n_66),
        .\num_data_cnt_reg[0] (\ost_ctrl_gen[0].fifo_rctl_n_0 ),
        .\num_data_cnt_reg[1] (\ost_ctrl_gen[0].fifo_burst_n_1 ),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .s_ready_t_reg(local_CHN_ARREADY));
  bd_0_hls_inst_0_top_kernel_b_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .dout_vld_reg(rs_rdata_n_37),
        .full_n_reg(rs_rdata_n_1),
        .full_n_reg_0(rs_rdata_n_36),
        .full_n_reg_1(\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .full_n_reg_2(rreq_burst_conv_n_67),
        .full_n_reg_3(\ost_ctrl_gen[0].fifo_burst_n_1 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_b_RVALID(m_axi_b_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs_rdata_n_38));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    \could_multi_bursts.last_loop_reg ,
    next_req,
    D,
    Q,
    \sect_total_reg[8] ,
    E,
    last_sect_reg,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    last_sect_reg_1,
    local_CHN_ARVALID,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    \could_multi_bursts.loop_cnt[4]_i_2__0_0 ,
    \data_p2_reg[81]_0 ,
    last_sect_reg_2,
    m_axi_b_ARREADY,
    last_sect_reg_3,
    ost_ctrl_ready,
    last_sect_reg_4,
    S,
    \sect_total_reg[5] );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output \could_multi_bursts.last_loop_reg ;
  output next_req;
  output [51:0]D;
  output [66:0]Q;
  output \sect_total_reg[8] ;
  output [0:0]E;
  output last_sect_reg;
  output [19:0]\data_p1_reg[81]_0 ;
  output [7:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input local_CHN_ARVALID;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input [19:0]\could_multi_bursts.loop_cnt[4]_i_2__0_0 ;
  input [66:0]\data_p2_reg[81]_0 ;
  input last_sect_reg_2;
  input m_axi_b_ARREADY;
  input last_sect_reg_3;
  input ost_ctrl_ready;
  input last_sect_reg_4;
  input [7:0]S;
  input [1:0]\sect_total_reg[5] ;

  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire [66:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.last_loop_reg ;
  wire [19:0]\could_multi_bursts.loop_cnt[4]_i_2__0_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_4__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_5__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_6__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_7__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_8__0_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[81]_i_2__0_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [7:0]\data_p1_reg[9]_0 ;
  wire [81:2]data_p2;
  wire [66:0]\data_p2_reg[81]_0 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_reg_2;
  wire last_sect_reg_3;
  wire last_sect_reg_4;
  wire load_p1;
  wire load_p2;
  wire local_CHN_ARVALID;
  wire m_axi_b_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total_reg[13]_i_1__0_n_0 ;
  wire \sect_total_reg[13]_i_1__0_n_1 ;
  wire \sect_total_reg[13]_i_1__0_n_2 ;
  wire \sect_total_reg[13]_i_1__0_n_3 ;
  wire \sect_total_reg[13]_i_1__0_n_4 ;
  wire \sect_total_reg[13]_i_1__0_n_5 ;
  wire \sect_total_reg[13]_i_1__0_n_6 ;
  wire \sect_total_reg[13]_i_1__0_n_7 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_4 ;
  wire \sect_total_reg[19]_i_2__0_n_5 ;
  wire \sect_total_reg[19]_i_2__0_n_6 ;
  wire \sect_total_reg[19]_i_2__0_n_7 ;
  wire [1:0]\sect_total_reg[5] ;
  wire \sect_total_reg[5]_i_1__0_n_0 ;
  wire \sect_total_reg[5]_i_1__0_n_1 ;
  wire \sect_total_reg[5]_i_1__0_n_2 ;
  wire \sect_total_reg[5]_i_1__0_n_3 ;
  wire \sect_total_reg[5]_i_1__0_n_4 ;
  wire \sect_total_reg[5]_i_1__0_n_5 ;
  wire \sect_total_reg[5]_i_1__0_n_6 ;
  wire \sect_total_reg[5]_i_1__0_n_7 ;
  wire \sect_total_reg[5]_i_2__0_n_0 ;
  wire \sect_total_reg[5]_i_2__0_n_1 ;
  wire \sect_total_reg[5]_i_2__0_n_2 ;
  wire \sect_total_reg[5]_i_2__0_n_3 ;
  wire \sect_total_reg[5]_i_2__0_n_4 ;
  wire \sect_total_reg[5]_i_2__0_n_5 ;
  wire \sect_total_reg[5]_i_2__0_n_6 ;
  wire \sect_total_reg[5]_i_2__0_n_7 ;
  wire \sect_total_reg[8] ;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [7:5]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[5]_i_1__0_O_UNCONNECTED ;
  wire [7:0]\NLW_sect_total_reg[5]_i_2__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(local_CHN_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h888A)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(req_handling_reg),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(last_sect_reg_0),
        .I3(\sect_total_reg[8] ),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000004)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_4__0_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_5__0_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[4]_i_6__0_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[4]_i_7__0_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[4]_i_8__0_n_0 ),
        .O(\sect_total_reg[8] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_4__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [8]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [7]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [18]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[4]_i_5__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [9]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [0]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [15]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [3]),
        .O(\could_multi_bursts.loop_cnt[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_6__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [19]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [13]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [14]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [5]),
        .O(\could_multi_bursts.loop_cnt[4]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_7__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [12]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [6]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [16]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [11]),
        .O(\could_multi_bursts.loop_cnt[4]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_8__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [2]),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [1]),
        .I2(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [17]),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2__0_0 [10]),
        .O(\could_multi_bursts.loop_cnt[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h75FF0000FFFFFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_4__1 
       (.I0(last_sect_reg_2),
        .I1(m_axi_b_ARREADY),
        .I2(last_sect_reg_3),
        .I3(ost_ctrl_ready),
        .I4(last_sect_reg_4),
        .I5(req_handling_reg),
        .O(\could_multi_bursts.last_loop_reg ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[62]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[67]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[70]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[70]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[71]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[71]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[72]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[72]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1702)) 
    \data_p1[81]_i_1__0 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(state__0[1]),
        .I3(local_CHN_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[81]_i_2__0 
       (.I0(\data_p2_reg[81]_0 [66]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[81]),
        .O(\data_p1[81]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg[81]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__0_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[81]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [66]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[9]),
        .I1(Q[66]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[8]),
        .I1(Q[66]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[7]),
        .I1(Q[66]),
        .O(\data_p1_reg[9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[6]),
        .I1(Q[65]),
        .O(\data_p1_reg[9]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[5]),
        .I1(Q[64]),
        .O(\data_p1_reg[9]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[4]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_5__0
       (.I0(Q[3]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_6__0
       (.I0(Q[2]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_7__0
       (.I0(Q[1]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_8__0
       (.I0(Q[0]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(\could_multi_bursts.last_loop_reg ),
        .I3(last_sect_reg_1),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEEFAAAAEEEF2220)) 
    req_handling_i_1__0
       (.I0(next_req),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(last_sect_reg_0),
        .I3(\sect_total_reg[8] ),
        .I4(req_handling_reg),
        .I5(req_empty_n),
        .O(last_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hDFFF003F)) 
    s_ready_t_i_1__1
       (.I0(local_CHN_ARVALID),
        .I1(state__0[0]),
        .I2(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[51]_i_1__0 
       (.I0(req_handling_reg),
        .I1(req_empty_n),
        .I2(\could_multi_bursts.last_loop_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \sect_total[19]_i_1__0 
       (.I0(req_empty_n),
        .I1(\sect_total_reg[8] ),
        .I2(last_sect_reg_0),
        .I3(\could_multi_bursts.last_loop_reg ),
        .I4(req_handling_reg),
        .O(next_req));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[13]_i_1__0 
       (.CI(\sect_total_reg[5]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[13]_i_1__0_n_0 ,\sect_total_reg[13]_i_1__0_n_1 ,\sect_total_reg[13]_i_1__0_n_2 ,\sect_total_reg[13]_i_1__0_n_3 ,\sect_total_reg[13]_i_1__0_n_4 ,\sect_total_reg[13]_i_1__0_n_5 ,\sect_total_reg[13]_i_1__0_n_6 ,\sect_total_reg[13]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [13:6]),
        .S({Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],Q[66]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[13]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [7:5],\sect_total_reg[19]_i_2__0_n_3 ,\sect_total_reg[19]_i_2__0_n_4 ,\sect_total_reg[19]_i_2__0_n_5 ,\sect_total_reg[19]_i_2__0_n_6 ,\sect_total_reg[19]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [7:6],\data_p1_reg[81]_0 [19:14]}),
        .S({1'b0,1'b0,Q[66],Q[66],Q[66],Q[66],Q[66],Q[66]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_1__0 
       (.CI(\sect_total_reg[5]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_1__0_n_0 ,\sect_total_reg[5]_i_1__0_n_1 ,\sect_total_reg[5]_i_1__0_n_2 ,\sect_total_reg[5]_i_1__0_n_3 ,\sect_total_reg[5]_i_1__0_n_4 ,\sect_total_reg[5]_i_1__0_n_5 ,\sect_total_reg[5]_i_1__0_n_6 ,\sect_total_reg[5]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[66],Q[66]}),
        .O({\data_p1_reg[81]_0 [5:0],\NLW_sect_total_reg[5]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],\sect_total_reg[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_2__0_n_0 ,\sect_total_reg[5]_i_2__0_n_1 ,\sect_total_reg[5]_i_2__0_n_2 ,\sect_total_reg[5]_i_2__0_n_3 ,\sect_total_reg[5]_i_2__0_n_4 ,\sect_total_reg[5]_i_2__0_n_5 ,\sect_total_reg[5]_i_2__0_n_6 ,\sect_total_reg[5]_i_2__0_n_7 }),
        .DI({Q[66:63],Q[63],Q[63:62],Q[62]}),
        .O(\NLW_sect_total_reg[5]_i_2__0_O_UNCONNECTED [7:0]),
        .S(S));
  LUT5 #(
    .INIT(32'hFF80CF80)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .I2(state),
        .I3(req_empty_n),
        .I4(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \state[1]_i_1__1 
       (.I0(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I1(state),
        .I2(local_CHN_ARVALID),
        .I3(req_empty_n),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_empty_n),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    full_n_reg,
    Q,
    \data_p1_reg[32]_0 ,
    full_n_reg_0,
    dout_vld_reg,
    \state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    local_CHN_RREADY,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    m_axi_b_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output full_n_reg;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  output full_n_reg_0;
  output dout_vld_reg;
  output \state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input local_CHN_RREADY;
  input full_n_reg_1;
  input full_n_reg_2;
  input full_n_reg_3;
  input m_axi_b_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire load_p1;
  wire load_p2;
  wire local_CHN_RREADY;
  wire m_axi_b_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_b_RVALID),
        .I1(state[0]),
        .I2(state[1]),
        .I3(local_CHN_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_b_RVALID),
        .I2(state[0]),
        .I3(state[1]),
        .I4(local_CHN_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [0]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [10]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [11]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [12]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [13]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [14]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [15]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [16]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [17]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [18]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [19]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [1]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [20]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [21]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [22]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [23]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [24]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [25]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [26]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [27]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [28]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [29]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [30]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [31]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__1 
       (.I0(state[1]),
        .I1(local_CHN_RREADY),
        .I2(state[0]),
        .I3(m_axi_b_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg[32]_0 [32]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [4]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [5]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [6]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [7]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [8]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg[32]_0 [9]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_b_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    full_n_i_2__4
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(full_n_reg_1),
        .I4(full_n_reg_2),
        .I5(full_n_reg_3),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \num_data_cnt[1]_i_2__0 
       (.I0(Q),
        .I1(local_CHN_RREADY),
        .O(\state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \num_data_cnt[2]_i_2__0 
       (.I0(full_n_reg_1),
        .I1(\data_p1_reg[32]_0 [32]),
        .I2(Q),
        .I3(local_CHN_RREADY),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \num_data_cnt[4]_i_3__1 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(full_n_reg_1),
        .I4(full_n_reg_2),
        .I5(full_n_reg_3),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__2
       (.I0(m_axi_b_RVALID),
        .I1(state[1]),
        .I2(local_CHN_RREADY),
        .I3(state[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__2 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\state_reg_n_0_[1] ),
        .I3(m_axi_b_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__2 
       (.I0(m_axi_b_RVALID),
        .I1(\state_reg_n_0_[1] ),
        .I2(Q),
        .I3(local_CHN_RREADY),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_srl
   (pop,
    S,
    Q,
    D,
    \dout_reg[70]_0 ,
    \dout_reg[0]_0 ,
    tmp_valid_reg,
    local_CHN_ARREADY,
    rreq_valid,
    push_0,
    \dout_reg[61]_0 ,
    \dout_reg[70]_1 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [1:0]S;
  output [64:0]Q;
  output [0:0]D;
  output \dout_reg[70]_0 ;
  input \dout_reg[0]_0 ;
  input tmp_valid_reg;
  input local_CHN_ARREADY;
  input rreq_valid;
  input push_0;
  input [61:0]\dout_reg[61]_0 ;
  input [2:0]\dout_reg[70]_1 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [64:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[70]_0 ;
  wire [2:0]\dout_reg[70]_1 ;
  wire local_CHN_ARREADY;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][66]_srl6_n_0 ;
  wire \mem_reg[5][69]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][70]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push_0;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hA2AA)) 
    \dout[70]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][66]_srl6_n_0 ),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][69]_srl6_n_0 ),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][70]_srl6_n_0 ),
        .Q(Q[64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][66]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][66]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][69]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][69]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][70]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][70]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[70]_1 [0]),
        .A1(\dout_reg[70]_1 [1]),
        .A2(\dout_reg[70]_1 [2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[64]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(Q[63]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[6]_i_1__0 
       (.I0(Q[62]),
        .O(D));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    tmp_valid_i_1__0
       (.I0(Q[64]),
        .I1(Q[62]),
        .I2(Q[63]),
        .I3(rreq_valid),
        .I4(local_CHN_ARREADY),
        .I5(tmp_valid_reg),
        .O(\dout_reg[70]_0 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_b_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_b_m_axi_srl__parameterized0
   (pop,
    DINPADINP,
    ap_rst_n_inv,
    \dout_reg[0]_0 ,
    ap_clk,
    \dout_reg[0]_1 ,
    local_CHN_RREADY,
    \dout_reg[0]_2 ,
    Q,
    mem_reg);
  output pop;
  output [0:0]DINPADINP;
  input ap_rst_n_inv;
  input \dout_reg[0]_0 ;
  input ap_clk;
  input \dout_reg[0]_1 ;
  input local_CHN_RREADY;
  input [0:0]\dout_reg[0]_2 ;
  input [0:0]Q;
  input mem_reg;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire local_CHN_RREADY;
  wire mem_reg;
  wire ost_burst_info;
  wire pop;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(local_CHN_RREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(Q),
        .I4(mem_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_reg[0]_0 ),
        .Q(ost_burst_info),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(Q),
        .I1(ost_burst_info),
        .I2(mem_reg),
        .O(DINPADINP));
endmodule

(* ORIG_REF_NAME = "top_kernel_control_s_axi" *) 
module bd_0_hls_inst_0_top_kernel_control_s_axi
   (int_auto_restart_reg_0,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    D,
    sum_r,
    \int_b_r_reg[63]_0 ,
    ap_start,
    Q,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \i1_fu_94_reg[2] ,
    icmp_ln11_fu_190_p2,
    \i1_fu_94_reg[1] ,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    int_task_ap_done_reg_0,
    ap_loop_exit_ready_pp0_iter16_reg,
    int_task_ap_done_reg_1,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    task_ap_ready,
    \icmp_ln11_reg_283_reg[0] ,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter16,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter11,
    int_ap_idle_reg_0,
    ap_enable_reg_pp0_iter12,
    ap_enable_reg_pp0_iter13,
    ap_enable_reg_pp0_iter7,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter15,
    ap_enable_reg_pp0_iter14,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter5,
    ap_loop_init,
    s_axi_control_AWADDR,
    ap_loop_exit_ready,
    int_isr);
  output [0:0]int_auto_restart_reg_0;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [61:0]D;
  output [61:0]sum_r;
  output [61:0]\int_b_r_reg[63]_0 ;
  output ap_start;
  output [0:0]Q;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [0:0]\i1_fu_94_reg[2] ;
  output icmp_ln11_fu_190_p2;
  output \i1_fu_94_reg[1] ;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;
  input int_task_ap_done_reg_0;
  input ap_loop_exit_ready_pp0_iter16_reg;
  input int_task_ap_done_reg_1;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input task_ap_ready;
  input [6:0]\icmp_ln11_reg_283_reg[0] ;
  input ap_enable_reg_pp0_iter9;
  input ap_enable_reg_pp0_iter16;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter11;
  input int_ap_idle_reg_0;
  input ap_enable_reg_pp0_iter12;
  input ap_enable_reg_pp0_iter13;
  input ap_enable_reg_pp0_iter7;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter15;
  input ap_enable_reg_pp0_iter14;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter5;
  input ap_loop_init;
  input [3:0]s_axi_control_AWADDR;
  input ap_loop_exit_ready;
  input int_isr;

  wire [61:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_loop_exit_ready;
  wire ap_loop_exit_ready_pp0_iter16_reg;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire \i1_fu_94[4]_i_2_n_0 ;
  wire \i1_fu_94_reg[1] ;
  wire [0:0]\i1_fu_94_reg[2] ;
  wire icmp_ln11_fu_190_p2;
  wire [6:0]\icmp_ln11_reg_283_reg[0] ;
  wire \int_a_r[31]_i_1_n_0 ;
  wire \int_a_r[63]_i_1_n_0 ;
  wire [31:0]int_a_r_reg0;
  wire [31:0]int_a_r_reg06_out;
  wire \int_a_r_reg_n_0_[0] ;
  wire \int_a_r_reg_n_0_[1] ;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_i_3_n_0;
  wire int_ap_idle_i_4_n_0;
  wire int_ap_idle_reg_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_2_n_0;
  wire int_ap_start_i_3_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [0:0]int_auto_restart_reg_0;
  wire \int_b_r[31]_i_1_n_0 ;
  wire \int_b_r[63]_i_1_n_0 ;
  wire [31:0]int_b_r_reg0;
  wire [31:0]int_b_r_reg03_out;
  wire [61:0]\int_b_r_reg[63]_0 ;
  wire \int_b_r_reg_n_0_[0] ;
  wire \int_b_r_reg_n_0_[1] ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier10_out;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire \int_sum_r[31]_i_1_n_0 ;
  wire \int_sum_r[63]_i_1_n_0 ;
  wire [31:0]int_sum_r_reg0;
  wire [31:0]int_sum_r_reg01_out;
  wire \int_sum_r_reg_n_0_[0] ;
  wire \int_sum_r_reg_n_0_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire int_task_ap_done_reg_0;
  wire int_task_ap_done_reg_1;
  wire interrupt;
  wire [2:2]p_6_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [61:0]sum_r;
  wire task_ap_done;
  wire task_ap_ready;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(int_auto_restart_reg_0),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i1_fu_94[4]_i_1 
       (.I0(\icmp_ln11_reg_283_reg[0] [2]),
        .I1(\icmp_ln11_reg_283_reg[0] [0]),
        .I2(\icmp_ln11_reg_283_reg[0] [1]),
        .I3(\icmp_ln11_reg_283_reg[0] [3]),
        .I4(\i1_fu_94[4]_i_2_n_0 ),
        .I5(\icmp_ln11_reg_283_reg[0] [4]),
        .O(\i1_fu_94_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    \i1_fu_94[4]_i_2 
       (.I0(ap_start),
        .I1(ap_loop_init),
        .O(\i1_fu_94[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \icmp_ln11_reg_283[0]_i_1 
       (.I0(\i1_fu_94[4]_i_2_n_0 ),
        .I1(\icmp_ln11_reg_283_reg[0] [4]),
        .I2(\icmp_ln11_reg_283_reg[0] [3]),
        .I3(\icmp_ln11_reg_283_reg[0] [6]),
        .I4(\icmp_ln11_reg_283_reg[0] [5]),
        .I5(\i1_fu_94_reg[1] ),
        .O(icmp_ln11_fu_190_p2));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln11_reg_283[0]_i_2 
       (.I0(\icmp_ln11_reg_283_reg[0] [1]),
        .I1(\icmp_ln11_reg_283_reg[0] [0]),
        .I2(\icmp_ln11_reg_283_reg[0] [2]),
        .O(\i1_fu_94_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[0]_i_1 
       (.I0(\int_a_r_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_a_r_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[10]_i_1 
       (.I0(D[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_a_r_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[11]_i_1 
       (.I0(D[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_a_r_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[12]_i_1 
       (.I0(D[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_a_r_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[13]_i_1 
       (.I0(D[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_a_r_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[14]_i_1 
       (.I0(D[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_a_r_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[15]_i_1 
       (.I0(D[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_a_r_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[16]_i_1 
       (.I0(D[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_a_r_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[17]_i_1 
       (.I0(D[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_a_r_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[18]_i_1 
       (.I0(D[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_a_r_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[19]_i_1 
       (.I0(D[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_a_r_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[1]_i_1 
       (.I0(\int_a_r_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_a_r_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[20]_i_1 
       (.I0(D[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_a_r_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[21]_i_1 
       (.I0(D[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_a_r_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[22]_i_1 
       (.I0(D[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_a_r_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[23]_i_1 
       (.I0(D[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_a_r_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[24]_i_1 
       (.I0(D[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_a_r_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[25]_i_1 
       (.I0(D[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_a_r_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[26]_i_1 
       (.I0(D[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_a_r_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[27]_i_1 
       (.I0(D[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_a_r_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[28]_i_1 
       (.I0(D[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_a_r_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[29]_i_1 
       (.I0(D[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_a_r_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[2]_i_1 
       (.I0(D[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_a_r_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[30]_i_1 
       (.I0(D[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_a_r_reg06_out[30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_a_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_a_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[31]_i_2 
       (.I0(D[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_a_r_reg06_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[32]_i_1 
       (.I0(D[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_a_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[33]_i_1 
       (.I0(D[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_a_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[34]_i_1 
       (.I0(D[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_a_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[35]_i_1 
       (.I0(D[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_a_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[36]_i_1 
       (.I0(D[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_a_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[37]_i_1 
       (.I0(D[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_a_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[38]_i_1 
       (.I0(D[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_a_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[39]_i_1 
       (.I0(D[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_a_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[3]_i_1 
       (.I0(D[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_a_r_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[40]_i_1 
       (.I0(D[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_a_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[41]_i_1 
       (.I0(D[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_a_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[42]_i_1 
       (.I0(D[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_a_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[43]_i_1 
       (.I0(D[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_a_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[44]_i_1 
       (.I0(D[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_a_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[45]_i_1 
       (.I0(D[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_a_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[46]_i_1 
       (.I0(D[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_a_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[47]_i_1 
       (.I0(D[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_a_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[48]_i_1 
       (.I0(D[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_a_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[49]_i_1 
       (.I0(D[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_a_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[4]_i_1 
       (.I0(D[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_a_r_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[50]_i_1 
       (.I0(D[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_a_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[51]_i_1 
       (.I0(D[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_a_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[52]_i_1 
       (.I0(D[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_a_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[53]_i_1 
       (.I0(D[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_a_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[54]_i_1 
       (.I0(D[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_a_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[55]_i_1 
       (.I0(D[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_a_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[56]_i_1 
       (.I0(D[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_a_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[57]_i_1 
       (.I0(D[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_a_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[58]_i_1 
       (.I0(D[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_a_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[59]_i_1 
       (.I0(D[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_a_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[5]_i_1 
       (.I0(D[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_a_r_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[60]_i_1 
       (.I0(D[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_a_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[61]_i_1 
       (.I0(D[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_a_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[62]_i_1 
       (.I0(D[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_a_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_a_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_a_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[63]_i_2 
       (.I0(D[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_a_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[6]_i_1 
       (.I0(D[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_a_r_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[7]_i_1 
       (.I0(D[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_a_r_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[8]_i_1 
       (.I0(D[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_a_r_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_a_r[9]_i_1 
       (.I0(D[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_a_r_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[0]),
        .Q(\int_a_r_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[10]),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[11]),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[12]),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[13]),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[14]),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[15]),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[16]),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[17]),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[18]),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[19]),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[1]),
        .Q(\int_a_r_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[20]),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[21]),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[22]),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[23]),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[24]),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[25]),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[26]),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[27]),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[28]),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[29]),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[2]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[30]),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[31]),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[0]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[1]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[2]),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[3]),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[4]),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[5]),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[6]),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[7]),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[3]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[8]),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[9]),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[10]),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[11]),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[12]),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[13]),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[14]),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[15]),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[16]),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[17]),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[4]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[18]),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[19]),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[20]),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[21]),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[22]),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[23]),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[24]),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[25]),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[26]),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[27]),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[5]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[28]),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[29]),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[30]),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_a_r[63]_i_1_n_0 ),
        .D(int_a_r_reg0[31]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[6]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[7]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[8]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_a_r[31]_i_1_n_0 ),
        .D(int_a_r_reg06_out[9]),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_i_3_n_0),
        .I2(int_ap_idle_i_4_n_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(ap_enable_reg_pp0_iter14),
        .O(int_ap_idle_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_idle_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(ap_enable_reg_pp0_iter5),
        .O(int_ap_idle_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_4
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(ap_start),
        .I5(int_ap_idle_reg_0),
        .O(int_ap_idle_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_6_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_ap_ready_i_1
       (.I0(task_ap_ready),
        .I1(int_task_ap_done_i_3_n_0),
        .I2(s_axi_control_ARADDR[3]),
        .I3(ar_hs),
        .I4(int_task_ap_done_i_4_n_0),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBBBBBF8888888)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_0),
        .I1(ap_loop_exit_ready),
        .I2(int_ap_start_i_2_n_0),
        .I3(int_ap_start_i_3_n_0),
        .I4(s_axi_control_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .O(int_ap_start_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(int_ap_start_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_ap_start_i_3_n_0),
        .I4(int_auto_restart_reg_0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[0]_i_1 
       (.I0(\int_b_r_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_b_r_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[10]_i_1 
       (.I0(\int_b_r_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_b_r_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[11]_i_1 
       (.I0(\int_b_r_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_b_r_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[12]_i_1 
       (.I0(\int_b_r_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_b_r_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[13]_i_1 
       (.I0(\int_b_r_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_b_r_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[14]_i_1 
       (.I0(\int_b_r_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_b_r_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[15]_i_1 
       (.I0(\int_b_r_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_b_r_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[16]_i_1 
       (.I0(\int_b_r_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_b_r_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[17]_i_1 
       (.I0(\int_b_r_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_b_r_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[18]_i_1 
       (.I0(\int_b_r_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_b_r_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[19]_i_1 
       (.I0(\int_b_r_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_b_r_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[1]_i_1 
       (.I0(\int_b_r_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_b_r_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[20]_i_1 
       (.I0(\int_b_r_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_b_r_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[21]_i_1 
       (.I0(\int_b_r_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_b_r_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[22]_i_1 
       (.I0(\int_b_r_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_b_r_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[23]_i_1 
       (.I0(\int_b_r_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_b_r_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[24]_i_1 
       (.I0(\int_b_r_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_b_r_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[25]_i_1 
       (.I0(\int_b_r_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_b_r_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[26]_i_1 
       (.I0(\int_b_r_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_b_r_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[27]_i_1 
       (.I0(\int_b_r_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_b_r_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[28]_i_1 
       (.I0(\int_b_r_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_b_r_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[29]_i_1 
       (.I0(\int_b_r_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_b_r_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[2]_i_1 
       (.I0(\int_b_r_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_b_r_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[30]_i_1 
       (.I0(\int_b_r_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_b_r_reg03_out[30]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_b_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_b_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[31]_i_2 
       (.I0(\int_b_r_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_b_r_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[32]_i_1 
       (.I0(\int_b_r_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_b_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[33]_i_1 
       (.I0(\int_b_r_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_b_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[34]_i_1 
       (.I0(\int_b_r_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_b_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[35]_i_1 
       (.I0(\int_b_r_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_b_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[36]_i_1 
       (.I0(\int_b_r_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_b_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[37]_i_1 
       (.I0(\int_b_r_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_b_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[38]_i_1 
       (.I0(\int_b_r_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_b_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[39]_i_1 
       (.I0(\int_b_r_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_b_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[3]_i_1 
       (.I0(\int_b_r_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_b_r_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[40]_i_1 
       (.I0(\int_b_r_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_b_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[41]_i_1 
       (.I0(\int_b_r_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_b_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[42]_i_1 
       (.I0(\int_b_r_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_b_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[43]_i_1 
       (.I0(\int_b_r_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_b_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[44]_i_1 
       (.I0(\int_b_r_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_b_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[45]_i_1 
       (.I0(\int_b_r_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_b_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[46]_i_1 
       (.I0(\int_b_r_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_b_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[47]_i_1 
       (.I0(\int_b_r_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_b_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[48]_i_1 
       (.I0(\int_b_r_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_b_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[49]_i_1 
       (.I0(\int_b_r_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_b_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[4]_i_1 
       (.I0(\int_b_r_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_b_r_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[50]_i_1 
       (.I0(\int_b_r_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_b_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[51]_i_1 
       (.I0(\int_b_r_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_b_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[52]_i_1 
       (.I0(\int_b_r_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_b_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[53]_i_1 
       (.I0(\int_b_r_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_b_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[54]_i_1 
       (.I0(\int_b_r_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_b_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[55]_i_1 
       (.I0(\int_b_r_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_b_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[56]_i_1 
       (.I0(\int_b_r_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_b_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[57]_i_1 
       (.I0(\int_b_r_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_b_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[58]_i_1 
       (.I0(\int_b_r_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_b_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[59]_i_1 
       (.I0(\int_b_r_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_b_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[5]_i_1 
       (.I0(\int_b_r_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_b_r_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[60]_i_1 
       (.I0(\int_b_r_reg[63]_0 [58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_b_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[61]_i_1 
       (.I0(\int_b_r_reg[63]_0 [59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_b_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[62]_i_1 
       (.I0(\int_b_r_reg[63]_0 [60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_b_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_b_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_b_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[63]_i_2 
       (.I0(\int_b_r_reg[63]_0 [61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_b_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[6]_i_1 
       (.I0(\int_b_r_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_b_r_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[7]_i_1 
       (.I0(\int_b_r_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_b_r_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[8]_i_1 
       (.I0(\int_b_r_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_b_r_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_b_r[9]_i_1 
       (.I0(\int_b_r_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_b_r_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[0]),
        .Q(\int_b_r_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[10]),
        .Q(\int_b_r_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[11]),
        .Q(\int_b_r_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[12]),
        .Q(\int_b_r_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[13]),
        .Q(\int_b_r_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[14]),
        .Q(\int_b_r_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[15]),
        .Q(\int_b_r_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[16]),
        .Q(\int_b_r_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[17]),
        .Q(\int_b_r_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[18]),
        .Q(\int_b_r_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[19]),
        .Q(\int_b_r_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[1]),
        .Q(\int_b_r_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[20]),
        .Q(\int_b_r_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[21]),
        .Q(\int_b_r_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[22]),
        .Q(\int_b_r_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[23]),
        .Q(\int_b_r_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[24]),
        .Q(\int_b_r_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[25]),
        .Q(\int_b_r_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[26]),
        .Q(\int_b_r_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[27]),
        .Q(\int_b_r_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[28]),
        .Q(\int_b_r_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[29]),
        .Q(\int_b_r_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[2]),
        .Q(\int_b_r_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[30]),
        .Q(\int_b_r_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[31]),
        .Q(\int_b_r_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[0]),
        .Q(\int_b_r_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[1]),
        .Q(\int_b_r_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[2]),
        .Q(\int_b_r_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[3]),
        .Q(\int_b_r_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[4]),
        .Q(\int_b_r_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[5]),
        .Q(\int_b_r_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[6]),
        .Q(\int_b_r_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[7]),
        .Q(\int_b_r_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[3]),
        .Q(\int_b_r_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[8]),
        .Q(\int_b_r_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[9]),
        .Q(\int_b_r_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[10]),
        .Q(\int_b_r_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[11]),
        .Q(\int_b_r_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[12]),
        .Q(\int_b_r_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[13]),
        .Q(\int_b_r_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[14]),
        .Q(\int_b_r_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[15]),
        .Q(\int_b_r_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[16]),
        .Q(\int_b_r_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[17]),
        .Q(\int_b_r_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[4]),
        .Q(\int_b_r_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[18]),
        .Q(\int_b_r_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[19]),
        .Q(\int_b_r_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[20]),
        .Q(\int_b_r_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[21]),
        .Q(\int_b_r_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[22]),
        .Q(\int_b_r_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[23]),
        .Q(\int_b_r_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[24]),
        .Q(\int_b_r_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[25]),
        .Q(\int_b_r_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[26]),
        .Q(\int_b_r_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[27]),
        .Q(\int_b_r_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[5]),
        .Q(\int_b_r_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[28]),
        .Q(\int_b_r_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[29]),
        .Q(\int_b_r_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[30]),
        .Q(\int_b_r_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_b_r[63]_i_1_n_0 ),
        .D(int_b_r_reg0[31]),
        .Q(\int_b_r_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[6]),
        .Q(\int_b_r_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[7]),
        .Q(\int_b_r_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[8]),
        .Q(\int_b_r_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_b_r[31]_i_1_n_0 ),
        .D(int_b_r_reg03_out[9]),
        .Q(\int_b_r_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_ap_start_i_3_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(int_ap_start_i_3_n_0),
        .O(int_ier10_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ap_start_i_3_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_isr8_out),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_isr[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(int_task_ap_done_reg_1),
        .I2(ap_loop_exit_ready_pp0_iter16_reg),
        .I3(int_task_ap_done_reg_0),
        .O(int_isr8_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ap_start_i_3_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_isr),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[0]_i_1 
       (.I0(\int_sum_r_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_sum_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[10]_i_1 
       (.I0(sum_r[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_sum_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[11]_i_1 
       (.I0(sum_r[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_sum_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[12]_i_1 
       (.I0(sum_r[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_sum_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[13]_i_1 
       (.I0(sum_r[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_sum_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[14]_i_1 
       (.I0(sum_r[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_sum_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[15]_i_1 
       (.I0(sum_r[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_sum_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[16]_i_1 
       (.I0(sum_r[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_sum_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[17]_i_1 
       (.I0(sum_r[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_sum_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[18]_i_1 
       (.I0(sum_r[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_sum_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[19]_i_1 
       (.I0(sum_r[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_sum_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[1]_i_1 
       (.I0(\int_sum_r_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_sum_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[20]_i_1 
       (.I0(sum_r[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_sum_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[21]_i_1 
       (.I0(sum_r[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_sum_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[22]_i_1 
       (.I0(sum_r[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_sum_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[23]_i_1 
       (.I0(sum_r[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_sum_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[24]_i_1 
       (.I0(sum_r[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_sum_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[25]_i_1 
       (.I0(sum_r[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_sum_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[26]_i_1 
       (.I0(sum_r[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_sum_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[27]_i_1 
       (.I0(sum_r[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_sum_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[28]_i_1 
       (.I0(sum_r[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_sum_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[29]_i_1 
       (.I0(sum_r[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_sum_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[2]_i_1 
       (.I0(sum_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_sum_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[30]_i_1 
       (.I0(sum_r[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_sum_r_reg01_out[30]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_sum_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(\int_sum_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[31]_i_2 
       (.I0(sum_r[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_sum_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[32]_i_1 
       (.I0(sum_r[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_sum_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[33]_i_1 
       (.I0(sum_r[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_sum_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[34]_i_1 
       (.I0(sum_r[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_sum_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[35]_i_1 
       (.I0(sum_r[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_sum_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[36]_i_1 
       (.I0(sum_r[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_sum_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[37]_i_1 
       (.I0(sum_r[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_sum_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[38]_i_1 
       (.I0(sum_r[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_sum_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[39]_i_1 
       (.I0(sum_r[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_sum_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[3]_i_1 
       (.I0(sum_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_sum_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[40]_i_1 
       (.I0(sum_r[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_sum_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[41]_i_1 
       (.I0(sum_r[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_sum_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[42]_i_1 
       (.I0(sum_r[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_sum_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[43]_i_1 
       (.I0(sum_r[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_sum_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[44]_i_1 
       (.I0(sum_r[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_sum_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[45]_i_1 
       (.I0(sum_r[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_sum_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[46]_i_1 
       (.I0(sum_r[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_sum_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[47]_i_1 
       (.I0(sum_r[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_sum_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[48]_i_1 
       (.I0(sum_r[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_sum_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[49]_i_1 
       (.I0(sum_r[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_sum_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[4]_i_1 
       (.I0(sum_r[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_sum_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[50]_i_1 
       (.I0(sum_r[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_sum_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[51]_i_1 
       (.I0(sum_r[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_sum_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[52]_i_1 
       (.I0(sum_r[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_sum_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[53]_i_1 
       (.I0(sum_r[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_sum_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[54]_i_1 
       (.I0(sum_r[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_sum_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[55]_i_1 
       (.I0(sum_r[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_sum_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[56]_i_1 
       (.I0(sum_r[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_sum_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[57]_i_1 
       (.I0(sum_r[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_sum_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[58]_i_1 
       (.I0(sum_r[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_sum_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[59]_i_1 
       (.I0(sum_r[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_sum_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[5]_i_1 
       (.I0(sum_r[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_sum_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[60]_i_1 
       (.I0(sum_r[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_sum_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[61]_i_1 
       (.I0(sum_r[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_sum_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[62]_i_1 
       (.I0(sum_r[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_sum_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_sum_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_sum_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[63]_i_2 
       (.I0(sum_r[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_sum_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[6]_i_1 
       (.I0(sum_r[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_sum_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[7]_i_1 
       (.I0(sum_r[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_sum_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[8]_i_1 
       (.I0(sum_r[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_sum_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_sum_r[9]_i_1 
       (.I0(sum_r[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_sum_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[0]),
        .Q(\int_sum_r_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[10]),
        .Q(sum_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[11]),
        .Q(sum_r[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[12]),
        .Q(sum_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[13]),
        .Q(sum_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[14]),
        .Q(sum_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[15]),
        .Q(sum_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[16]),
        .Q(sum_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[17]),
        .Q(sum_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[18]),
        .Q(sum_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[19]),
        .Q(sum_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[1]),
        .Q(\int_sum_r_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[20]),
        .Q(sum_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[21]),
        .Q(sum_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[22]),
        .Q(sum_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[23]),
        .Q(sum_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[24]),
        .Q(sum_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[25]),
        .Q(sum_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[26]),
        .Q(sum_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[27]),
        .Q(sum_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[28]),
        .Q(sum_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[29]),
        .Q(sum_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[2]),
        .Q(sum_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[30]),
        .Q(sum_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[31]),
        .Q(sum_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[0]),
        .Q(sum_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[1]),
        .Q(sum_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[2]),
        .Q(sum_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[3]),
        .Q(sum_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[4]),
        .Q(sum_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[5]),
        .Q(sum_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[6]),
        .Q(sum_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[7]),
        .Q(sum_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[3]),
        .Q(sum_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[8]),
        .Q(sum_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[9]),
        .Q(sum_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[10]),
        .Q(sum_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[11]),
        .Q(sum_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[12]),
        .Q(sum_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[13]),
        .Q(sum_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[14]),
        .Q(sum_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[15]),
        .Q(sum_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[16]),
        .Q(sum_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[17]),
        .Q(sum_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[4]),
        .Q(sum_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[18]),
        .Q(sum_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[19]),
        .Q(sum_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[20]),
        .Q(sum_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[21]),
        .Q(sum_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[22]),
        .Q(sum_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[23]),
        .Q(sum_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[24]),
        .Q(sum_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[25]),
        .Q(sum_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[26]),
        .Q(sum_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[27]),
        .Q(sum_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[5]),
        .Q(sum_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[28]),
        .Q(sum_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[29]),
        .Q(sum_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[30]),
        .Q(sum_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_sum_r[63]_i_1_n_0 ),
        .D(int_sum_r_reg0[31]),
        .Q(sum_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[6]),
        .Q(sum_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[7]),
        .Q(sum_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[8]),
        .Q(sum_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_sum_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_sum_r[31]_i_1_n_0 ),
        .D(int_sum_r_reg01_out[9]),
        .Q(sum_r[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(int_task_ap_done_i_3_n_0),
        .I2(s_axi_control_ARADDR[3]),
        .I3(ar_hs),
        .I4(int_task_ap_done_i_4_n_0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h202F202020202020)) 
    int_task_ap_done_i_2
       (.I0(ap_idle),
        .I1(p_6_in),
        .I2(auto_restart_status_reg_n_0),
        .I3(int_task_ap_done_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter16_reg),
        .I5(int_task_ap_done_reg_1),
        .O(task_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_4
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040004)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(D[30]),
        .I5(\rdata[0]_i_4_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\int_sum_r_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[0]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(sum_r[30]),
        .I3(\int_b_r_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_b_r_reg[63]_0 [30]),
        .I3(\int_a_r_reg_n_0_[0] ),
        .I4(ap_start),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[10]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[10]_i_2 
       (.I0(D[40]),
        .I1(\int_b_r_reg[63]_0 [8]),
        .I2(sum_r[40]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[10]_i_3 
       (.I0(D[8]),
        .I1(\int_b_r_reg[63]_0 [40]),
        .I2(sum_r[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata[11]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[11]_i_2 
       (.I0(D[41]),
        .I1(\int_b_r_reg[63]_0 [9]),
        .I2(sum_r[41]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[11]_i_3 
       (.I0(D[9]),
        .I1(\int_b_r_reg[63]_0 [41]),
        .I2(sum_r[9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[12]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[12]_i_2 
       (.I0(D[42]),
        .I1(\int_b_r_reg[63]_0 [10]),
        .I2(sum_r[42]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[12]_i_3 
       (.I0(D[10]),
        .I1(\int_b_r_reg[63]_0 [42]),
        .I2(sum_r[10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[13]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[13]_i_2 
       (.I0(D[43]),
        .I1(\int_b_r_reg[63]_0 [11]),
        .I2(sum_r[43]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[13]_i_3 
       (.I0(D[11]),
        .I1(\int_b_r_reg[63]_0 [43]),
        .I2(sum_r[11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[14]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[14]_i_2 
       (.I0(D[44]),
        .I1(\int_b_r_reg[63]_0 [12]),
        .I2(sum_r[44]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[14]_i_3 
       (.I0(D[12]),
        .I1(\int_b_r_reg[63]_0 [44]),
        .I2(sum_r[12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata[15]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[15]_i_2 
       (.I0(D[45]),
        .I1(\int_b_r_reg[63]_0 [13]),
        .I2(sum_r[45]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[15]_i_3 
       (.I0(D[13]),
        .I1(\int_b_r_reg[63]_0 [45]),
        .I2(sum_r[13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata[16]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[16]_i_2 
       (.I0(D[46]),
        .I1(\int_b_r_reg[63]_0 [14]),
        .I2(sum_r[46]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[16]_i_3 
       (.I0(D[14]),
        .I1(\int_b_r_reg[63]_0 [46]),
        .I2(sum_r[14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata[17]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[17]_i_2 
       (.I0(D[47]),
        .I1(\int_b_r_reg[63]_0 [15]),
        .I2(sum_r[47]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[17]_i_3 
       (.I0(D[15]),
        .I1(\int_b_r_reg[63]_0 [47]),
        .I2(sum_r[15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata[18]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[18]_i_2 
       (.I0(D[48]),
        .I1(\int_b_r_reg[63]_0 [16]),
        .I2(sum_r[48]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[18]_i_3 
       (.I0(D[16]),
        .I1(\int_b_r_reg[63]_0 [48]),
        .I2(sum_r[16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata[19]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[19]_i_2 
       (.I0(D[49]),
        .I1(\int_b_r_reg[63]_0 [17]),
        .I2(sum_r[49]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[19]_i_3 
       (.I0(D[17]),
        .I1(\int_b_r_reg[63]_0 [49]),
        .I2(sum_r[17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0AAAAC0C0AAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(D[31]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(\rdata[1]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(Q),
        .I2(\int_sum_r_reg_n_0_[1] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(\int_b_r_reg_n_0_[1] ),
        .I2(sum_r[31]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_b_r_reg[63]_0 [31]),
        .I3(\int_a_r_reg_n_0_[1] ),
        .I4(int_task_ap_done__0),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata[20]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[20]_i_2 
       (.I0(D[50]),
        .I1(\int_b_r_reg[63]_0 [18]),
        .I2(sum_r[50]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[20]_i_3 
       (.I0(D[18]),
        .I1(\int_b_r_reg[63]_0 [50]),
        .I2(sum_r[18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata[21]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[21]_i_2 
       (.I0(D[51]),
        .I1(\int_b_r_reg[63]_0 [19]),
        .I2(sum_r[51]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[21]_i_3 
       (.I0(D[19]),
        .I1(\int_b_r_reg[63]_0 [51]),
        .I2(sum_r[19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata[22]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[22]_i_2 
       (.I0(D[52]),
        .I1(\int_b_r_reg[63]_0 [20]),
        .I2(sum_r[52]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[22]_i_3 
       (.I0(D[20]),
        .I1(\int_b_r_reg[63]_0 [52]),
        .I2(sum_r[20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata[23]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[23]_i_2 
       (.I0(D[53]),
        .I1(\int_b_r_reg[63]_0 [21]),
        .I2(sum_r[53]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[23]_i_3 
       (.I0(D[21]),
        .I1(\int_b_r_reg[63]_0 [53]),
        .I2(sum_r[21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata[24]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[24]_i_2 
       (.I0(D[54]),
        .I1(\int_b_r_reg[63]_0 [22]),
        .I2(sum_r[54]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[24]_i_3 
       (.I0(D[22]),
        .I1(\int_b_r_reg[63]_0 [54]),
        .I2(sum_r[22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata[25]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[25]_i_2 
       (.I0(D[55]),
        .I1(\int_b_r_reg[63]_0 [23]),
        .I2(sum_r[55]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[25]_i_3 
       (.I0(D[23]),
        .I1(\int_b_r_reg[63]_0 [55]),
        .I2(sum_r[23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata[26]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[26]_i_2 
       (.I0(D[56]),
        .I1(\int_b_r_reg[63]_0 [24]),
        .I2(sum_r[56]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[26]_i_3 
       (.I0(D[24]),
        .I1(\int_b_r_reg[63]_0 [56]),
        .I2(sum_r[24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata[27]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[27]_i_2 
       (.I0(D[57]),
        .I1(\int_b_r_reg[63]_0 [25]),
        .I2(sum_r[57]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[27]_i_3 
       (.I0(D[25]),
        .I1(\int_b_r_reg[63]_0 [57]),
        .I2(sum_r[25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata[28]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[28]_i_2 
       (.I0(D[58]),
        .I1(\int_b_r_reg[63]_0 [26]),
        .I2(sum_r[58]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[28]_i_3 
       (.I0(D[26]),
        .I1(\int_b_r_reg[63]_0 [58]),
        .I2(sum_r[26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata[29]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[29]_i_2 
       (.I0(D[59]),
        .I1(\int_b_r_reg[63]_0 [27]),
        .I2(sum_r[59]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[29]_i_3 
       (.I0(D[27]),
        .I1(\int_b_r_reg[63]_0 [59]),
        .I2(sum_r[27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(sum_r[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[2]_i_2 
       (.I0(p_6_in),
        .I1(D[0]),
        .I2(\int_b_r_reg[63]_0 [32]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[2]_i_3 
       (.I0(D[32]),
        .I1(\int_b_r_reg[63]_0 [0]),
        .I2(sum_r[32]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata[30]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[30]_i_2 
       (.I0(D[60]),
        .I1(\int_b_r_reg[63]_0 [28]),
        .I2(sum_r[60]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[30]_i_3 
       (.I0(D[28]),
        .I1(\int_b_r_reg[63]_0 [60]),
        .I2(sum_r[28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[31]_i_3 
       (.I0(D[61]),
        .I1(\int_b_r_reg[63]_0 [29]),
        .I2(sum_r[61]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[31]_i_4 
       (.I0(D[29]),
        .I1(\int_b_r_reg[63]_0 [61]),
        .I2(sum_r[29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(sum_r[1]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready__0),
        .I1(D[1]),
        .I2(\int_b_r_reg[63]_0 [33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[3]_i_3 
       (.I0(D[33]),
        .I1(\int_b_r_reg[63]_0 [1]),
        .I2(sum_r[33]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[4]_i_2 
       (.I0(D[34]),
        .I1(\int_b_r_reg[63]_0 [2]),
        .I2(sum_r[34]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[4]_i_3 
       (.I0(D[2]),
        .I1(\int_b_r_reg[63]_0 [34]),
        .I2(sum_r[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[5]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[5]_i_2 
       (.I0(D[35]),
        .I1(\int_b_r_reg[63]_0 [3]),
        .I2(sum_r[35]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[5]_i_3 
       (.I0(D[3]),
        .I1(\int_b_r_reg[63]_0 [35]),
        .I2(sum_r[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[6]_i_2 
       (.I0(D[36]),
        .I1(\int_b_r_reg[63]_0 [4]),
        .I2(sum_r[36]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[6]_i_3 
       (.I0(D[4]),
        .I1(\int_b_r_reg[63]_0 [36]),
        .I2(sum_r[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(sum_r[5]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[7]_i_2 
       (.I0(int_auto_restart_reg_0),
        .I1(D[5]),
        .I2(\int_b_r_reg[63]_0 [37]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[7]_i_3 
       (.I0(D[37]),
        .I1(\int_b_r_reg[63]_0 [5]),
        .I2(sum_r[37]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[8]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[8]_i_2 
       (.I0(D[38]),
        .I1(\int_b_r_reg[63]_0 [6]),
        .I2(sum_r[38]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[8]_i_3 
       (.I0(D[6]),
        .I1(\int_b_r_reg[63]_0 [38]),
        .I2(sum_r[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[9]_i_3_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(sum_r[7]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[9]_i_5_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[9]_i_3 
       (.I0(interrupt),
        .I1(D[7]),
        .I2(\int_b_r_reg[63]_0 [39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rdata[9]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[9]_i_5 
       (.I0(D[39]),
        .I1(\int_b_r_reg[63]_0 [7]),
        .I2(sum_r[39]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_5_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "top_kernel_flow_control_loop_pipe" *) 
module bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe
   (ap_loop_init,
    \i1_fu_94_reg[5] ,
    D,
    ap_loop_init_reg_0,
    ap_clk,
    Q,
    ap_start);
  output ap_loop_init;
  output \i1_fu_94_reg[5] ;
  output [5:0]D;
  input ap_loop_init_reg_0;
  input ap_clk;
  input [6:0]Q;
  input ap_start;

  wire [5:0]D;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_loop_init_reg_0;
  wire ap_start;
  wire \i1_fu_94[6]_i_3_n_0 ;
  wire \i1_fu_94_reg[5] ;

  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ap_loop_init),
        .I5(ap_start),
        .O(\i1_fu_94_reg[5] ));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_reg_0),
        .Q(ap_loop_init),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i1_fu_94[0]_i_1 
       (.I0(ap_loop_init),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \i1_fu_94[1]_i_1 
       (.I0(ap_loop_init),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \i1_fu_94[2]_i_1 
       (.I0(ap_loop_init),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i1_fu_94[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init),
        .I4(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i1_fu_94[5]_i_1 
       (.I0(\i1_fu_94[6]_i_3_n_0 ),
        .I1(ap_loop_init),
        .I2(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \i1_fu_94[6]_i_2 
       (.I0(\i1_fu_94[6]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(ap_loop_init),
        .I3(Q[6]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i1_fu_94[6]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\i1_fu_94[6]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_mul_32s_32s_32_1_1" *) 
module bd_0_hls_inst_0_top_kernel_mul_32s_32s_32_1_1
   (ACOUT,
    D,
    PCOUT,
    mul_ln12_reg_315_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    b_0_RDATA,
    a_0_RDATA,
    p_1_in,
    P);
  output [29:0]ACOUT;
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln12_reg_315_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]b_0_RDATA;
  input [16:0]a_0_RDATA;
  input [14:0]p_1_in;
  input [0:0]P;

  wire [29:0]ACOUT;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [16:0]a_0_RDATA;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]b_0_RDATA;
  wire \mem_reg[30][16]_srl31_i_1_n_0 ;
  wire \mem_reg[30][16]_srl31_i_1_n_1 ;
  wire \mem_reg[30][16]_srl31_i_1_n_2 ;
  wire \mem_reg[30][16]_srl31_i_1_n_3 ;
  wire \mem_reg[30][16]_srl31_i_1_n_4 ;
  wire \mem_reg[30][16]_srl31_i_1_n_5 ;
  wire \mem_reg[30][16]_srl31_i_1_n_6 ;
  wire \mem_reg[30][16]_srl31_i_1_n_7 ;
  wire \mem_reg[30][16]_srl31_i_2_n_0 ;
  wire \mem_reg[30][16]_srl31_i_3_n_0 ;
  wire \mem_reg[30][16]_srl31_i_4_n_0 ;
  wire \mem_reg[30][16]_srl31_i_5_n_0 ;
  wire \mem_reg[30][16]_srl31_i_6_n_0 ;
  wire \mem_reg[30][16]_srl31_i_7_n_0 ;
  wire \mem_reg[30][16]_srl31_i_8_n_0 ;
  wire \mem_reg[30][24]_srl31_i_1_n_1 ;
  wire \mem_reg[30][24]_srl31_i_1_n_2 ;
  wire \mem_reg[30][24]_srl31_i_1_n_3 ;
  wire \mem_reg[30][24]_srl31_i_1_n_4 ;
  wire \mem_reg[30][24]_srl31_i_1_n_5 ;
  wire \mem_reg[30][24]_srl31_i_1_n_6 ;
  wire \mem_reg[30][24]_srl31_i_1_n_7 ;
  wire \mem_reg[30][24]_srl31_i_2_n_0 ;
  wire \mem_reg[30][24]_srl31_i_3_n_0 ;
  wire \mem_reg[30][24]_srl31_i_4_n_0 ;
  wire \mem_reg[30][24]_srl31_i_5_n_0 ;
  wire \mem_reg[30][24]_srl31_i_6_n_0 ;
  wire \mem_reg[30][24]_srl31_i_7_n_0 ;
  wire \mem_reg[30][24]_srl31_i_8_n_0 ;
  wire \mem_reg[30][24]_srl31_i_9_n_0 ;
  wire [15:0]mul_ln12_reg_315_reg;
  wire [14:0]p_1_in;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_mem_reg[30][24]_srl31_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mem_reg[30][16]_srl31_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mem_reg[30][16]_srl31_i_1_n_0 ,\mem_reg[30][16]_srl31_i_1_n_1 ,\mem_reg[30][16]_srl31_i_1_n_2 ,\mem_reg[30][16]_srl31_i_1_n_3 ,\mem_reg[30][16]_srl31_i_1_n_4 ,\mem_reg[30][16]_srl31_i_1_n_5 ,\mem_reg[30][16]_srl31_i_1_n_6 ,\mem_reg[30][16]_srl31_i_1_n_7 }),
        .DI({p_1_in[7:1],1'b0}),
        .O(mul_ln12_reg_315_reg[7:0]),
        .S({\mem_reg[30][16]_srl31_i_2_n_0 ,\mem_reg[30][16]_srl31_i_3_n_0 ,\mem_reg[30][16]_srl31_i_4_n_0 ,\mem_reg[30][16]_srl31_i_5_n_0 ,\mem_reg[30][16]_srl31_i_6_n_0 ,\mem_reg[30][16]_srl31_i_7_n_0 ,\mem_reg[30][16]_srl31_i_8_n_0 ,p_1_in[0]}));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][16]_srl31_i_2 
       (.I0(p_1_in[7]),
        .I1(tmp_product_n_99),
        .O(\mem_reg[30][16]_srl31_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][16]_srl31_i_3 
       (.I0(p_1_in[6]),
        .I1(tmp_product_n_100),
        .O(\mem_reg[30][16]_srl31_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][16]_srl31_i_4 
       (.I0(p_1_in[5]),
        .I1(tmp_product_n_101),
        .O(\mem_reg[30][16]_srl31_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][16]_srl31_i_5 
       (.I0(p_1_in[4]),
        .I1(tmp_product_n_102),
        .O(\mem_reg[30][16]_srl31_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][16]_srl31_i_6 
       (.I0(p_1_in[3]),
        .I1(tmp_product_n_103),
        .O(\mem_reg[30][16]_srl31_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][16]_srl31_i_7 
       (.I0(p_1_in[2]),
        .I1(tmp_product_n_104),
        .O(\mem_reg[30][16]_srl31_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][16]_srl31_i_8 
       (.I0(p_1_in[1]),
        .I1(tmp_product_n_105),
        .O(\mem_reg[30][16]_srl31_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mem_reg[30][24]_srl31_i_1 
       (.CI(\mem_reg[30][16]_srl31_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mem_reg[30][24]_srl31_i_1_CO_UNCONNECTED [7],\mem_reg[30][24]_srl31_i_1_n_1 ,\mem_reg[30][24]_srl31_i_1_n_2 ,\mem_reg[30][24]_srl31_i_1_n_3 ,\mem_reg[30][24]_srl31_i_1_n_4 ,\mem_reg[30][24]_srl31_i_1_n_5 ,\mem_reg[30][24]_srl31_i_1_n_6 ,\mem_reg[30][24]_srl31_i_1_n_7 }),
        .DI({1'b0,p_1_in[14:8]}),
        .O(mul_ln12_reg_315_reg[15:8]),
        .S({\mem_reg[30][24]_srl31_i_2_n_0 ,\mem_reg[30][24]_srl31_i_3_n_0 ,\mem_reg[30][24]_srl31_i_4_n_0 ,\mem_reg[30][24]_srl31_i_5_n_0 ,\mem_reg[30][24]_srl31_i_6_n_0 ,\mem_reg[30][24]_srl31_i_7_n_0 ,\mem_reg[30][24]_srl31_i_8_n_0 ,\mem_reg[30][24]_srl31_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_2 
       (.I0(P),
        .I1(tmp_product_n_91),
        .O(\mem_reg[30][24]_srl31_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_3 
       (.I0(p_1_in[14]),
        .I1(tmp_product_n_92),
        .O(\mem_reg[30][24]_srl31_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_4 
       (.I0(p_1_in[13]),
        .I1(tmp_product_n_93),
        .O(\mem_reg[30][24]_srl31_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_5 
       (.I0(p_1_in[12]),
        .I1(tmp_product_n_94),
        .O(\mem_reg[30][24]_srl31_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_6 
       (.I0(p_1_in[11]),
        .I1(tmp_product_n_95),
        .O(\mem_reg[30][24]_srl31_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_7 
       (.I0(p_1_in[10]),
        .I1(tmp_product_n_96),
        .O(\mem_reg[30][24]_srl31_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_8 
       (.I0(p_1_in[9]),
        .I1(tmp_product_n_97),
        .O(\mem_reg[30][24]_srl31_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[30][24]_srl31_i_9 
       (.I0(p_1_in[8]),
        .I1(tmp_product_n_98),
        .O(\mem_reg[30][24]_srl31_i_9_n_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_0_RDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b_0_RDATA[31],b_0_RDATA[31],b_0_RDATA[31],b_0_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_0_RDATA[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,a_0_RDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,D}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi
   (task_ap_ready,
    ap_loop_exit_ready,
    int_isr,
    push,
    dout_vld_reg,
    push_0,
    ap_enable_reg_pp0_iter1_reg,
    full_n_reg,
    sum_0_WREADY,
    full_n_reg_0,
    ap_rst_n_inv,
    m_axi_sum_AWLEN,
    m_axi_sum_AWADDR,
    m_axi_sum_AWVALID,
    m_axi_sum_WDATA,
    m_axi_sum_WSTRB,
    local_BUS_WVALID_reg,
    s_ready_t_reg,
    m_axi_sum_WLAST,
    int_ap_ready_reg,
    Q,
    b_0_ARREADY,
    \first_iter_0_reg_160_reg[0] ,
    ap_enable_reg_pp0_iter1,
    a_0_ARREADY,
    \first_iter_0_reg_160_reg[0]_0 ,
    icmp_ln11_reg_283,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter9,
    a_0_RVALID,
    b_0_RVALID,
    int_ap_start_reg,
    \conservative_gen.num_beat_cnt_reg[0] ,
    \conservative_gen.num_beat_cnt_reg[0]_0 ,
    int_ap_start_reg_0,
    ap_enable_reg_pp0_iter16,
    icmp_ln11_reg_283_pp0_iter15_reg,
    \i1_fu_94_reg[0] ,
    first_iter_0_reg_160_pp0_iter9_reg,
    ap_rst_n,
    ap_loop_init,
    ap_clk,
    in,
    \dout_reg[31] ,
    dout_vld_reg_0,
    m_axi_sum_WREADY,
    m_axi_sum_BVALID,
    m_axi_sum_AWREADY);
  output task_ap_ready;
  output ap_loop_exit_ready;
  output int_isr;
  output push;
  output dout_vld_reg;
  output push_0;
  output ap_enable_reg_pp0_iter1_reg;
  output full_n_reg;
  output sum_0_WREADY;
  output full_n_reg_0;
  output ap_rst_n_inv;
  output [3:0]m_axi_sum_AWLEN;
  output [61:0]m_axi_sum_AWADDR;
  output m_axi_sum_AWVALID;
  output [31:0]m_axi_sum_WDATA;
  output [3:0]m_axi_sum_WSTRB;
  output local_BUS_WVALID_reg;
  output s_ready_t_reg;
  output m_axi_sum_WLAST;
  input [0:0]int_ap_ready_reg;
  input [0:0]Q;
  input b_0_ARREADY;
  input \first_iter_0_reg_160_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input a_0_ARREADY;
  input \first_iter_0_reg_160_reg[0]_0 ;
  input icmp_ln11_reg_283;
  input ap_enable_reg_pp0_iter11;
  input ap_enable_reg_pp0_iter9;
  input a_0_RVALID;
  input b_0_RVALID;
  input int_ap_start_reg;
  input \conservative_gen.num_beat_cnt_reg[0] ;
  input \conservative_gen.num_beat_cnt_reg[0]_0 ;
  input int_ap_start_reg_0;
  input ap_enable_reg_pp0_iter16;
  input icmp_ln11_reg_283_pp0_iter15_reg;
  input \i1_fu_94_reg[0] ;
  input first_iter_0_reg_160_pp0_iter9_reg;
  input ap_rst_n;
  input ap_loop_init;
  input ap_clk;
  input [61:0]in;
  input [31:0]\dout_reg[31] ;
  input dout_vld_reg_0;
  input m_axi_sum_WREADY;
  input m_axi_sum_BVALID;
  input m_axi_sum_AWREADY;

  wire [0:0]Q;
  wire a_0_ARREADY;
  wire a_0_RVALID;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire b_0_ARREADY;
  wire b_0_RVALID;
  wire \buff_wdata/pop ;
  wire bus_write_n_13;
  wire [3:0]\conservative_gen.local_BURST_WLEN ;
  wire \conservative_gen.num_beat_cnt_reg[0] ;
  wire \conservative_gen.num_beat_cnt_reg[0]_0 ;
  wire [31:0]\dout_reg[31] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire first_iter_0_reg_160_pp0_iter9_reg;
  wire \first_iter_0_reg_160_reg[0] ;
  wire \first_iter_0_reg_160_reg[0]_0 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire \i1_fu_94_reg[0] ;
  wire icmp_ln11_reg_283;
  wire icmp_ln11_reg_283_pp0_iter15_reg;
  wire [61:0]in;
  wire [0:0]int_ap_ready_reg;
  wire int_ap_start_reg;
  wire int_ap_start_reg_0;
  wire int_isr;
  wire [3:0]local_BURST_AWLEN;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire local_BUS_WVALID_reg;
  wire local_CHN_AWREADY;
  wire local_CHN_AWVALID;
  wire local_CHN_BURST_WVALID;
  wire [3:0]\local_CHN_WSTRB[0]_0 ;
  wire local_CHN_WVALID;
  wire [61:0]m_axi_sum_AWADDR;
  wire [3:0]m_axi_sum_AWLEN;
  wire m_axi_sum_AWREADY;
  wire m_axi_sum_AWVALID;
  wire m_axi_sum_BVALID;
  wire [31:0]m_axi_sum_WDATA;
  wire m_axi_sum_WLAST;
  wire m_axi_sum_WREADY;
  wire [3:0]m_axi_sum_WSTRB;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire p_1_in;
  wire push;
  wire push_0;
  wire resp_valid;
  wire [81:2]s_data;
  wire s_ready_t_reg;
  wire store_unit_0_n_1;
  wire store_unit_0_n_23;
  wire store_unit_0_n_24;
  wire store_unit_0_n_25;
  wire store_unit_0_n_26;
  wire store_unit_0_n_27;
  wire store_unit_0_n_28;
  wire store_unit_0_n_29;
  wire store_unit_0_n_30;
  wire store_unit_0_n_31;
  wire store_unit_0_n_32;
  wire store_unit_0_n_33;
  wire store_unit_0_n_34;
  wire store_unit_0_n_35;
  wire store_unit_0_n_36;
  wire store_unit_0_n_37;
  wire store_unit_0_n_38;
  wire store_unit_0_n_39;
  wire store_unit_0_n_40;
  wire store_unit_0_n_41;
  wire store_unit_0_n_42;
  wire store_unit_0_n_43;
  wire store_unit_0_n_44;
  wire store_unit_0_n_45;
  wire store_unit_0_n_46;
  wire store_unit_0_n_47;
  wire store_unit_0_n_48;
  wire store_unit_0_n_49;
  wire store_unit_0_n_50;
  wire store_unit_0_n_51;
  wire store_unit_0_n_52;
  wire store_unit_0_n_53;
  wire store_unit_0_n_54;
  wire sum_0_WREADY;
  wire task_ap_ready;
  wire ursp_ready;
  wire \wreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire \wreq_throttle/p_4_in ;
  wire \wreq_throttle/rs_burst/load_p2 ;
  wire wrsp_type;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_write bus_write
       (.D({s_data[81],s_data[72:70],s_data[67],s_data[63:2]}),
        .E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3] (local_BURST_AWLEN),
        .\data_p1_reg[67] ({m_axi_sum_AWLEN,m_axi_sum_AWADDR}),
        .\data_p2_reg[3] (\conservative_gen.local_BURST_WLEN ),
        .\data_p2_reg[3]_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\dout_reg[0] (store_unit_0_n_1),
        .dout_vld_reg(bus_write_n_13),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .\local_BUS_WSTRB_reg[3] ({\local_CHN_WSTRB[0]_0 ,store_unit_0_n_23,store_unit_0_n_24,store_unit_0_n_25,store_unit_0_n_26,store_unit_0_n_27,store_unit_0_n_28,store_unit_0_n_29,store_unit_0_n_30,store_unit_0_n_31,store_unit_0_n_32,store_unit_0_n_33,store_unit_0_n_34,store_unit_0_n_35,store_unit_0_n_36,store_unit_0_n_37,store_unit_0_n_38,store_unit_0_n_39,store_unit_0_n_40,store_unit_0_n_41,store_unit_0_n_42,store_unit_0_n_43,store_unit_0_n_44,store_unit_0_n_45,store_unit_0_n_46,store_unit_0_n_47,store_unit_0_n_48,store_unit_0_n_49,store_unit_0_n_50,store_unit_0_n_51,store_unit_0_n_52,store_unit_0_n_53,store_unit_0_n_54}),
        .local_BUS_WVALID_reg(local_BUS_WVALID_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_sum_AWREADY(m_axi_sum_AWREADY),
        .m_axi_sum_AWVALID(m_axi_sum_AWVALID),
        .m_axi_sum_BVALID(m_axi_sum_BVALID),
        .m_axi_sum_WDATA(m_axi_sum_WDATA),
        .m_axi_sum_WLAST(m_axi_sum_WLAST),
        .m_axi_sum_WREADY(m_axi_sum_WREADY),
        .m_axi_sum_WSTRB(m_axi_sum_WSTRB),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_store store_unit_0
       (.D({s_data[81],s_data[72:70],s_data[67],s_data[63:2]}),
        .E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .a_0_ARREADY(a_0_ARREADY),
        .a_0_RVALID(a_0_RVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready(ap_loop_exit_ready),
        .ap_loop_init(ap_loop_init),
        .b_0_ARREADY(b_0_ARREADY),
        .b_0_RVALID(b_0_RVALID),
        .\conservative_gen.local_BURST_WLEN_reg[3]_0 (\conservative_gen.local_BURST_WLEN ),
        .\conservative_gen.local_BURST_WVALID_reg_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\conservative_gen.num_beat_cnt_reg[0]_0 (\conservative_gen.num_beat_cnt_reg[0] ),
        .\conservative_gen.num_beat_cnt_reg[0]_1 (\conservative_gen.num_beat_cnt_reg[0]_0 ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[35] ({\local_CHN_WSTRB[0]_0 ,store_unit_0_n_23,store_unit_0_n_24,store_unit_0_n_25,store_unit_0_n_26,store_unit_0_n_27,store_unit_0_n_28,store_unit_0_n_29,store_unit_0_n_30,store_unit_0_n_31,store_unit_0_n_32,store_unit_0_n_33,store_unit_0_n_34,store_unit_0_n_35,store_unit_0_n_36,store_unit_0_n_37,store_unit_0_n_38,store_unit_0_n_39,store_unit_0_n_40,store_unit_0_n_41,store_unit_0_n_42,store_unit_0_n_43,store_unit_0_n_44,store_unit_0_n_45,store_unit_0_n_46,store_unit_0_n_47,store_unit_0_n_48,store_unit_0_n_49,store_unit_0_n_50,store_unit_0_n_51,store_unit_0_n_52,store_unit_0_n_53,store_unit_0_n_54}),
        .\dout_reg[61] (in),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(bus_write_n_13),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(store_unit_0_n_1),
        .first_iter_0_reg_160_pp0_iter9_reg(first_iter_0_reg_160_pp0_iter9_reg),
        .\first_iter_0_reg_160_reg[0] (\first_iter_0_reg_160_reg[0] ),
        .\first_iter_0_reg_160_reg[0]_0 (\first_iter_0_reg_160_reg[0]_0 ),
        .full_n_reg(sum_0_WREADY),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .\i1_fu_94_reg[0] (\i1_fu_94_reg[0] ),
        .icmp_ln11_reg_283(icmp_ln11_reg_283),
        .icmp_ln11_reg_283_pp0_iter15_reg(icmp_ln11_reg_283_pp0_iter15_reg),
        .in(local_BURST_AWLEN),
        .int_ap_ready_reg(int_ap_ready_reg),
        .int_ap_start_reg(int_ap_start_reg),
        .int_ap_start_reg_0(int_ap_start_reg_0),
        .int_isr(int_isr),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .\mOutPtr_reg[0] (resp_valid),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .push(push),
        .push_0(push_0),
        .task_ap_ready(task_ap_ready),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3] ,
    ap_clk,
    ap_rst_n,
    local_BURST_AWREADY,
    ost_ctrl_ready,
    local_CHN_AWVALID,
    D,
    E);
  output [0:0]SR;
  output [61:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  input ap_clk;
  input ap_rst_n;
  input local_BURST_AWREADY;
  input ost_ctrl_ready;
  input local_CHN_AWVALID;
  input [66:0]D;
  input [0:0]E;

  wire [66:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [61:0]in;
  wire local_BURST_AWREADY;
  wire local_CHN_AWVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3]_0 (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[2] (E),
        .in(in),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_burst_sequential" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_burst_sequential
   (SR,
    in,
    E,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    local_BURST_AWREADY,
    ost_ctrl_ready,
    local_CHN_AWVALID,
    D,
    \data_p2_reg[2] );
  output [0:0]SR;
  output [61:0]in;
  output [0:0]E;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input local_BURST_AWREADY;
  input ost_ctrl_ready;
  input local_CHN_AWVALID;
  input [66:0]D;
  input [0:0]\data_p2_reg[2] ;

  wire [6:2]B;
  wire [66:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:1]beat_len;
  wire \could_multi_bursts.burst_addr[17]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_10_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_11_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_12_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_13_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_8_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_9_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_9 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_5__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_6_n_0 ;
  wire \could_multi_bursts.last_loop_i_7_n_0 ;
  wire \could_multi_bursts.last_loop_i_8_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [0:0]\data_p2_reg[2] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_7;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire end_from_4k1_carry_n_4;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire end_from_4k1_carry_n_7;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [61:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_0;
  wire last_sect_i_11__1_n_0;
  wire last_sect_i_12__1_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_14_n_0;
  wire last_sect_i_15_n_0;
  wire last_sect_i_16_n_0;
  wire last_sect_i_2__1_n_0;
  wire last_sect_i_3__1_n_0;
  wire last_sect_i_4__1_n_0;
  wire last_sect_i_5__1_n_0;
  wire last_sect_i_6__1_n_0;
  wire last_sect_i_7__1_n_0;
  wire last_sect_i_8__1_n_0;
  wire last_sect_i_9__1_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_AWREADY;
  wire local_CHN_AWVALID;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:3]p_1_in__0;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_126;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_6;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_1__1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[5]_i_10_n_0 ;
  wire \sect_total[5]_i_11_n_0 ;
  wire \sect_total[5]_i_12_n_0 ;
  wire \sect_total[5]_i_3_n_0 ;
  wire \sect_total[5]_i_4_n_0 ;
  wire \sect_total[5]_i_5_n_0 ;
  wire \sect_total[5]_i_6_n_0 ;
  wire \sect_total[5]_i_7_n_0 ;
  wire \sect_total[5]_i_8_n_0 ;
  wire \sect_total[5]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__1_n_0 ;
  wire \sect_total_buf[0]_i_3__1_n_0 ;
  wire \sect_total_buf[0]_i_4__1_n_0 ;
  wire \sect_total_buf[0]_i_5__1_n_0 ;
  wire \sect_total_buf[0]_i_6__1_n_0 ;
  wire \sect_total_buf[0]_i_7__1_n_0 ;
  wire \sect_total_buf[0]_i_8__1_n_0 ;
  wire \sect_total_buf[0]_i_9__1_n_0 ;
  wire \sect_total_buf[16]_i_2__1_n_0 ;
  wire \sect_total_buf[16]_i_3__1_n_0 ;
  wire \sect_total_buf[16]_i_4__1_n_0 ;
  wire \sect_total_buf[16]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_2__1_n_0 ;
  wire \sect_total_buf[8]_i_3__1_n_0 ;
  wire \sect_total_buf[8]_i_4__1_n_0 ;
  wire \sect_total_buf[8]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_6__1_n_0 ;
  wire \sect_total_buf[8]_i_7__1_n_0 ;
  wire \sect_total_buf[8]_i_8__1_n_0 ;
  wire \sect_total_buf[8]_i_9__1_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_10 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_11 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_12 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_13 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_14 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_15 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_8 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_9 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_12 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_13 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_14 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_15 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_10 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_11 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_12 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_13 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_14 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_15 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_8 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_9 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_O_UNCONNECTED ;
  wire [7:1]NLW_end_from_4k1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_end_from_4k1_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;
  wire [7:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [7:4]\NLW_sect_total_buf_reg[16]_i_1__1_O_UNCONNECTED ;

  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0[17]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.burst_addr[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.burst_addr[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.burst_addr[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.burst_addr[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_6 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.burst_addr[17]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_7 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.burst_addr[17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_8 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.burst_addr[17]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_9 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.burst_addr[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.burst_addr[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.burst_addr[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.burst_addr[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.burst_addr[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_6 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.burst_addr[25]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_7 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.burst_addr[25]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_8 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.burst_addr[25]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_9 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.burst_addr[25]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_10 
       (.I0(B[5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_11 
       (.I0(B[4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_12 
       (.I0(B[3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_13 
       (.I0(B[2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_4 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_5 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_6 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[2]_i_7 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.burst_addr[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[2]_i_8 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.burst_addr[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_9 
       (.I0(B[6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.burst_addr[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.burst_addr[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.burst_addr[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.burst_addr[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_6 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.burst_addr[33]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_7 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.burst_addr[33]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_8 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.burst_addr[33]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_9 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.burst_addr[33]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.burst_addr[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.burst_addr[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.burst_addr[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.burst_addr[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_6 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.burst_addr[41]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_7 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.burst_addr[41]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_8 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.burst_addr[41]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_9 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.burst_addr[41]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.burst_addr[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.burst_addr[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.burst_addr[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.burst_addr[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_6 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.burst_addr[49]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_7 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.burst_addr[49]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_8 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.burst_addr[49]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_9 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.burst_addr[49]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.burst_addr[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.burst_addr[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_4 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.burst_addr[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_5 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.burst_addr[57]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_6 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.burst_addr[57]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_7 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.burst_addr[57]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_8 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.burst_addr[57]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.burst_addr[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.burst_addr[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.burst_addr[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.burst_addr[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_6 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.burst_addr[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_7 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.burst_addr[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_8 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.burst_addr[9]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_9 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.burst_addr[9]_i_9_n_0 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_14 ),
        .Q(in[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_13 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_12 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_11 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_10 ),
        .Q(in[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_9 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_8 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_15 ),
        .Q(in[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[17]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[17]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[17]_i_2_n_0 ,\could_multi_bursts.burst_addr[17]_i_3_n_0 ,\could_multi_bursts.burst_addr[17]_i_4_n_0 ,\could_multi_bursts.burst_addr[17]_i_5_n_0 ,\could_multi_bursts.burst_addr[17]_i_6_n_0 ,\could_multi_bursts.burst_addr[17]_i_7_n_0 ,\could_multi_bursts.burst_addr[17]_i_8_n_0 ,\could_multi_bursts.burst_addr[17]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_14 ),
        .Q(in[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_13 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_12 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_11 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_10 ),
        .Q(in[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_9 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_8 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_15 ),
        .Q(in[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[25]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[25]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[25]_i_2_n_0 ,\could_multi_bursts.burst_addr[25]_i_3_n_0 ,\could_multi_bursts.burst_addr[25]_i_4_n_0 ,\could_multi_bursts.burst_addr[25]_i_5_n_0 ,\could_multi_bursts.burst_addr[25]_i_6_n_0 ,\could_multi_bursts.burst_addr[25]_i_7_n_0 ,\could_multi_bursts.burst_addr[25]_i_8_n_0 ,\could_multi_bursts.burst_addr[25]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_14 ),
        .Q(in[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_13 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_12 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_11 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_14 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[2]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_7 }),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[2]_i_2_n_0 ,\could_multi_bursts.burst_addr[2]_i_3_n_0 ,\could_multi_bursts.burst_addr[2]_i_4_n_0 ,\could_multi_bursts.burst_addr[2]_i_5_n_0 ,\could_multi_bursts.burst_addr[2]_i_6_n_0 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[2]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_14 ,\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[2]_i_7_n_0 ,\could_multi_bursts.burst_addr[2]_i_8_n_0 ,\could_multi_bursts.burst_addr[2]_i_9_n_0 ,\could_multi_bursts.burst_addr[2]_i_10_n_0 ,\could_multi_bursts.burst_addr[2]_i_11_n_0 ,\could_multi_bursts.burst_addr[2]_i_12_n_0 ,\could_multi_bursts.burst_addr[2]_i_13_n_0 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_10 ),
        .Q(in[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_9 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_8 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_15 ),
        .Q(in[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[33]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[33]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[33]_i_2_n_0 ,\could_multi_bursts.burst_addr[33]_i_3_n_0 ,\could_multi_bursts.burst_addr[33]_i_4_n_0 ,\could_multi_bursts.burst_addr[33]_i_5_n_0 ,\could_multi_bursts.burst_addr[33]_i_6_n_0 ,\could_multi_bursts.burst_addr[33]_i_7_n_0 ,\could_multi_bursts.burst_addr[33]_i_8_n_0 ,\could_multi_bursts.burst_addr[33]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_14 ),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_13 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_12 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_11 ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_10 ),
        .Q(in[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_9 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_13 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_8 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_15 ),
        .Q(in[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[41]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[41]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[41]_i_2_n_0 ,\could_multi_bursts.burst_addr[41]_i_3_n_0 ,\could_multi_bursts.burst_addr[41]_i_4_n_0 ,\could_multi_bursts.burst_addr[41]_i_5_n_0 ,\could_multi_bursts.burst_addr[41]_i_6_n_0 ,\could_multi_bursts.burst_addr[41]_i_7_n_0 ,\could_multi_bursts.burst_addr[41]_i_8_n_0 ,\could_multi_bursts.burst_addr[41]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_14 ),
        .Q(in[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_13 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_12 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_11 ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_10 ),
        .Q(in[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_9 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_8 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_15 ),
        .Q(in[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[49]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[49]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[49]_i_2_n_0 ,\could_multi_bursts.burst_addr[49]_i_3_n_0 ,\could_multi_bursts.burst_addr[49]_i_4_n_0 ,\could_multi_bursts.burst_addr[49]_i_5_n_0 ,\could_multi_bursts.burst_addr[49]_i_6_n_0 ,\could_multi_bursts.burst_addr[49]_i_7_n_0 ,\could_multi_bursts.burst_addr[49]_i_8_n_0 ,\could_multi_bursts.burst_addr[49]_i_9_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_12 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_14 ),
        .Q(in[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_13 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_12 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_11 ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_10 ),
        .Q(in[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_9 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_8 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_15 ),
        .Q(in[55]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[57]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_CO_UNCONNECTED [7:6],\could_multi_bursts.burst_addr_reg[57]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_O_UNCONNECTED [7],\could_multi_bursts.burst_addr_reg[57]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_15 }),
        .S({1'b0,\could_multi_bursts.burst_addr[57]_i_2_n_0 ,\could_multi_bursts.burst_addr[57]_i_3_n_0 ,\could_multi_bursts.burst_addr[57]_i_4_n_0 ,\could_multi_bursts.burst_addr[57]_i_5_n_0 ,\could_multi_bursts.burst_addr[57]_i_6_n_0 ,\could_multi_bursts.burst_addr[57]_i_7_n_0 ,\could_multi_bursts.burst_addr[57]_i_8_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_14 ),
        .Q(in[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_13 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_11 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_12 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_11 ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_10 ),
        .Q(in[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_9 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_10 ),
        .Q(in[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_9 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_8 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_15 ),
        .Q(in[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[9]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_3 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[9]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_12 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_15 }),
        .S({\could_multi_bursts.burst_addr[9]_i_2_n_0 ,\could_multi_bursts.burst_addr[9]_i_3_n_0 ,\could_multi_bursts.burst_addr[9]_i_4_n_0 ,\could_multi_bursts.burst_addr[9]_i_5_n_0 ,\could_multi_bursts.burst_addr[9]_i_6_n_0 ,\could_multi_bursts.burst_addr[9]_i_7_n_0 ,\could_multi_bursts.burst_addr[9]_i_8_n_0 ,\could_multi_bursts.burst_addr[9]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.burst_len_plus1[4]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1__1_n_0 ),
        .Q(B[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1__1_n_0 ),
        .Q(B[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ),
        .Q(B[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1__1_n_0 ),
        .Q(B[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ),
        .Q(B[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(local_BURST_AWREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(ost_ctrl_ready),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \could_multi_bursts.last_loop_i_1__1 
       (.I0(\could_multi_bursts.last_loop_i_2__1_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(\could_multi_bursts.last_loop_i_3__1_n_0 ),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_4__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(\could_multi_bursts.last_loop_i_5__1_n_0 ),
        .I1(beat_len[6]),
        .I2(\could_multi_bursts.last_loop_i_6_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[4]),
        .O(\could_multi_bursts.last_loop_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_3__1 
       (.I0(\could_multi_bursts.last_loop_i_7_n_0 ),
        .I1(beat_len[5]),
        .I2(\could_multi_bursts.last_loop_i_8_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[9]),
        .O(\could_multi_bursts.last_loop_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_4__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_7 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_8 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .O(\could_multi_bursts.last_loop_i_8_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(end_from_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(end_from_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[4]_i_3__1 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hE2EE2222)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(local_BURST_AWREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DFF0000)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(local_BURST_AWREADY),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3,end_from_4k1_carry_n_4,end_from_4k1_carry_n_5,end_from_4k1_carry_n_6,end_from_4k1_carry_n_7}),
        .DI({rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124}),
        .O(end_from_4k1[9:2]),
        .S({rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_end_from_4k1_carry__0_CO_UNCONNECTED[7:1],end_from_4k1_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_116}),
        .O({NLW_end_from_4k1_carry__0_O_UNCONNECTED[7:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_155,rs_req_n_156}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    last_sect_i_10__1
       (.I0(last_sect_i_14_n_0),
        .I1(sect_total_buf_reg[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[8]),
        .I4(last_sect_i_15_n_0),
        .I5(last_sect_i_16_n_0),
        .O(last_sect_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    last_sect_i_11__1
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[1]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[7]),
        .I4(sect_total_buf_reg[6]),
        .O(last_sect_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__1
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(last_sect_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(last_sect_i_13_n_0));
  LUT5 #(
    .INIT(32'h33500050)) 
    last_sect_i_14
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .O(last_sect_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_15
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(last_sect_i_15_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_16
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[5]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[5]),
        .O(last_sect_i_16_n_0));
  LUT5 #(
    .INIT(32'h88008000)) 
    last_sect_i_2__1
       (.I0(last_sect_i_4__1_n_0),
        .I1(last_sect_i_5__1_n_0),
        .I2(last_sect_i_6__1_n_0),
        .I3(last_sect_i_7__1_n_0),
        .I4(last_sect_i_8__1_n_0),
        .O(last_sect_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF000002000000)) 
    last_sect_i_3__1
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(last_sect_i_9__1_n_0),
        .I4(last_sect_i_10__1_n_0),
        .I5(last_sect_i_11__1_n_0),
        .O(last_sect_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_4__1
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .I3(sect_total[19]),
        .I4(sect_total_buf_reg[19]),
        .I5(last_sect_i_12__1_n_0),
        .O(last_sect_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_5__1
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h01)) 
    last_sect_i_6__1
       (.I0(sect_total_buf_reg[14]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .O(last_sect_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7__1
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h10)) 
    last_sect_i_8__1
       (.I0(sect_total[14]),
        .I1(sect_total[12]),
        .I2(first_sect_reg_n_0),
        .O(last_sect_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    last_sect_i_9__1
       (.I0(sect_total[6]),
        .I1(sect_total[7]),
        .O(last_sect_i_9__1_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(local_BURST_AWREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_126),
        .Q(req_handling_reg_n_0),
        .R(SR));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice rs_req
       (.D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .E(first_sect),
        .Q({p_1_in__0[17],p_1_in__0[8:6],p_1_in__0[3],rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124}),
        .S({\sect_total[5]_i_5_n_0 ,\sect_total[5]_i_6_n_0 ,\sect_total[5]_i_7_n_0 ,\sect_total[5]_i_8_n_0 ,\sect_total[5]_i_9_n_0 ,\sect_total[5]_i_10_n_0 ,\sect_total[5]_i_11_n_0 ,\sect_total[5]_i_12_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_rst_n_1(rs_req_n_2),
        .\data_p1_reg[11]_0 ({rs_req_n_155,rs_req_n_156}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p1_reg[9]_0 ({rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(rs_req_n_126),
        .last_sect_reg_0(last_sect_i_2__1_n_0),
        .last_sect_reg_1(last_sect_i_3__1_n_0),
        .last_sect_reg_2(last_sect_reg_n_0),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3_0 (sect_total),
        .\sect_total_buf_reg[19] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[5] ({\sect_total[5]_i_3_n_0 ,\sect_total[5]_i_4_n_0 }),
        .single_sect__18(single_sect__18));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2__1 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1__1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_10 
       (.I0(p_1_in__0[6]),
        .I1(rs_req_n_122),
        .O(\sect_total[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_11 
       (.I0(p_1_in__0[3]),
        .I1(rs_req_n_123),
        .O(\sect_total[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_12 
       (.I0(p_1_in__0[3]),
        .I1(rs_req_n_124),
        .O(\sect_total[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_3 
       (.I0(p_1_in__0[17]),
        .I1(rs_req_n_115),
        .O(\sect_total[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_4 
       (.I0(p_1_in__0[17]),
        .I1(rs_req_n_116),
        .O(\sect_total[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_5 
       (.I0(p_1_in__0[17]),
        .I1(rs_req_n_117),
        .O(\sect_total[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_6 
       (.I0(p_1_in__0[8]),
        .I1(rs_req_n_118),
        .O(\sect_total[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_7 
       (.I0(p_1_in__0[7]),
        .I1(rs_req_n_119),
        .O(\sect_total[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_8 
       (.I0(p_1_in__0[6]),
        .I1(rs_req_n_120),
        .O(\sect_total[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_9 
       (.I0(p_1_in__0[6]),
        .I1(rs_req_n_121),
        .O(\sect_total[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_6__1 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_7__1 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_8__1 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_9__1 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[8]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_6__1 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_7__1 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_8__1 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_9__1 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_9__1_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_15 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_0 ,\sect_total_buf_reg[0]_i_1__1_n_1 ,\sect_total_buf_reg[0]_i_1__1_n_2 ,\sect_total_buf_reg[0]_i_1__1_n_3 ,\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 ,\sect_total_buf_reg[0]_i_1__1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_8 ,\sect_total_buf_reg[0]_i_1__1_n_9 ,\sect_total_buf_reg[0]_i_1__1_n_10 ,\sect_total_buf_reg[0]_i_1__1_n_11 ,\sect_total_buf_reg[0]_i_1__1_n_12 ,\sect_total_buf_reg[0]_i_1__1_n_13 ,\sect_total_buf_reg[0]_i_1__1_n_14 ,\sect_total_buf_reg[0]_i_1__1_n_15 }),
        .S({\sect_total_buf[0]_i_2__1_n_0 ,\sect_total_buf[0]_i_3__1_n_0 ,\sect_total_buf[0]_i_4__1_n_0 ,\sect_total_buf[0]_i_5__1_n_0 ,\sect_total_buf[0]_i_6__1_n_0 ,\sect_total_buf[0]_i_7__1_n_0 ,\sect_total_buf[0]_i_8__1_n_0 ,\sect_total_buf[0]_i_9__1_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_13 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_12 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_11 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_10 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_9 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_8 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_15 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [7:3],\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 ,\sect_total_buf_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_sect_total_buf_reg[16]_i_1__1_O_UNCONNECTED [7:4],\sect_total_buf_reg[16]_i_1__1_n_12 ,\sect_total_buf_reg[16]_i_1__1_n_13 ,\sect_total_buf_reg[16]_i_1__1_n_14 ,\sect_total_buf_reg[16]_i_1__1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,\sect_total_buf[16]_i_2__1_n_0 ,\sect_total_buf[16]_i_3__1_n_0 ,\sect_total_buf[16]_i_4__1_n_0 ,\sect_total_buf[16]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_14 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_13 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_12 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_14 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_13 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_12 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_11 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_10 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_9 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_8 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_15 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_0 ,\sect_total_buf_reg[8]_i_1__1_n_1 ,\sect_total_buf_reg[8]_i_1__1_n_2 ,\sect_total_buf_reg[8]_i_1__1_n_3 ,\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 ,\sect_total_buf_reg[8]_i_1__1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_8 ,\sect_total_buf_reg[8]_i_1__1_n_9 ,\sect_total_buf_reg[8]_i_1__1_n_10 ,\sect_total_buf_reg[8]_i_1__1_n_11 ,\sect_total_buf_reg[8]_i_1__1_n_12 ,\sect_total_buf_reg[8]_i_1__1_n_13 ,\sect_total_buf_reg[8]_i_1__1_n_14 ,\sect_total_buf_reg[8]_i_1__1_n_15 }),
        .S({\sect_total_buf[8]_i_2__1_n_0 ,\sect_total_buf[8]_i_3__1_n_0 ,\sect_total_buf[8]_i_4__1_n_0 ,\sect_total_buf[8]_i_5__1_n_0 ,\sect_total_buf[8]_i_6__1_n_0 ,\sect_total_buf[8]_i_7__1_n_0 ,\sect_total_buf[8]_i_8__1_n_0 ,\sect_total_buf[8]_i_9__1_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_14 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo
   (p_0_in,
    DI,
    \dout_reg[3] ,
    S,
    s_ready_t_reg,
    SR,
    ap_clk,
    local_BURST_AWVALID,
    Q,
    local_BURST_WREADY,
    \conservative_gen.local_BURST_WVALID_reg ,
    push,
    in);
  output [0:0]p_0_in;
  output [5:0]DI;
  output [3:0]\dout_reg[3] ;
  output [7:0]S;
  output s_ready_t_reg;
  input [0:0]SR;
  input ap_clk;
  input local_BURST_AWVALID;
  input [7:0]Q;
  input local_BURST_WREADY;
  input \conservative_gen.local_BURST_WVALID_reg ;
  input push;
  input [3:0]in;

  wire [5:0]DI;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_22;
  wire U_fifo_srl_n_23;
  wire U_fifo_srl_n_24;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_33;
  wire U_fifo_srl_n_34;
  wire U_fifo_srl_n_35;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.local_BURST_WVALID_reg ;
  wire [3:0]\dout_reg[3] ;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_n_0;
  wire [3:0]in;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_4__1_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__7_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire [0:0]p_0_in;
  wire push;
  wire raddr112_in;
  wire \raddr[0]_i_1__5_n_0 ;
  wire [3:0]raddr_reg;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_srl U_fifo_srl
       (.D({U_fifo_srl_n_3,U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .DI(DI),
        .E(U_fifo_srl_n_0),
        .Q(mOutPtr_reg),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.local_BURST_WLEN_reg[3] (Q),
        .\conservative_gen.local_BURST_WVALID_reg (\conservative_gen.local_BURST_WVALID_reg ),
        .\conservative_gen.num_beat_cnt_reg[7] (p_0_in),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (raddr_reg),
        .dout_vld_reg(U_fifo_srl_n_33),
        .empty_n_reg(U_fifo_srl_n_2),
        .empty_n_reg_0(U_fifo_srl_n_34),
        .empty_n_reg_1(full_n_reg_n_0),
        .empty_n_reg_2(empty_n_reg_n_0),
        .empty_n_reg_3(empty_n_i_2__7_n_0),
        .full_n_reg(U_fifo_srl_n_7),
        .full_n_reg_0(U_fifo_srl_n_35),
        .full_n_reg_1(full_n_i_2__7_n_0),
        .in(in),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .\num_data_cnt_reg[0] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\num_data_cnt_reg[4] (num_data_cnt_reg),
        .push(push),
        .raddr112_in(raddr112_in),
        .\raddr_reg[0] ({U_fifo_srl_n_22,U_fifo_srl_n_23,U_fifo_srl_n_24}),
        .\raddr_reg[3] (\mOutPtr[4]_i_4__1_n_0 ),
        .s_ready_t_reg(s_ready_t_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_34),
        .Q(\conservative_gen.burst_valid ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__7
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_33),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    full_n_i_2__7
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[4]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n_i_2__7_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_35),
        .Q(full_n_reg_n_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \mOutPtr[4]_i_4__1 
       (.I0(\conservative_gen.local_BURST_WVALID_reg ),
        .I1(local_BURST_WREADY),
        .I2(\conservative_gen.burst_valid ),
        .O(\mOutPtr[4]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_6),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_5),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_4),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_3),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\num_data_cnt[0]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_11),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_8),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__1 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_24),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_23),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_22),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized0
   (wreq_valid,
    sum_0_AWREADY,
    \first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0 ,
    next_wreq,
    valid_length,
    Q,
    S,
    D,
    \dout_reg[69] ,
    SR,
    ap_clk,
    first_iter_0_reg_160_pp0_iter9_reg,
    \dout_reg[70] ,
    wrsp_ready,
    tmp_valid_reg,
    local_CHN_AWREADY,
    \dout_reg[70]_0 ,
    \dout_reg[70]_1 ,
    pop_dout__0,
    \dout_reg[61] );
  output wreq_valid;
  output sum_0_AWREADY;
  output \first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0 ;
  output next_wreq;
  output valid_length;
  output [64:0]Q;
  output [1:0]S;
  output [0:0]D;
  output \dout_reg[69] ;
  input [0:0]SR;
  input ap_clk;
  input first_iter_0_reg_160_pp0_iter9_reg;
  input \dout_reg[70] ;
  input wrsp_ready;
  input tmp_valid_reg;
  input local_CHN_AWREADY;
  input \dout_reg[70]_0 ;
  input \dout_reg[70]_1 ;
  input pop_dout__0;
  input [61:0]\dout_reg[61] ;

  wire [0:0]D;
  wire [64:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]\dout_reg[61] ;
  wire \dout_reg[69] ;
  wire \dout_reg[70] ;
  wire \dout_reg[70]_0 ;
  wire \dout_reg[70]_1 ;
  wire dout_vld_i_1__8_n_0;
  wire empty_n_i_1__6_n_0;
  wire empty_n_reg_n_0;
  wire first_iter_0_reg_160_pp0_iter9_reg;
  wire \first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0 ;
  wire full_n_i_1__6_n_0;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire next_wreq;
  wire \num_data_cnt[0]_i_1__12_n_0 ;
  wire \num_data_cnt[1]_i_1__6_n_0 ;
  wire \num_data_cnt[2]_i_1__6_n_0 ;
  wire \num_data_cnt[2]_i_2__1_n_0 ;
  wire \num_data_cnt_reg_n_0_[0] ;
  wire \num_data_cnt_reg_n_0_[1] ;
  wire \num_data_cnt_reg_n_0_[2] ;
  wire pop;
  wire pop_dout__0;
  wire push;
  wire \raddr[0]_i_1__10_n_0 ;
  wire \raddr[1]_i_1__5_n_0 ;
  wire \raddr[1]_i_2__2_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire sum_0_AWREADY;
  wire tmp_valid_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized0 U_fifo_srl
       (.D(D),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[70]_1 (sum_0_AWREADY),
        .\dout_reg[70]_2 (\dout_reg[70]_0 ),
        .\dout_reg[70]_3 (\dout_reg[70]_1 ),
        .\dout_reg[70]_4 ({\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .first_iter_0_reg_160_pp0_iter9_reg(first_iter_0_reg_160_pp0_iter9_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .pop(pop),
        .push(push),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(next_wreq),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .O(dout_vld_i_1__8_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    dout_vld_i_2
       (.I0(first_iter_0_reg_160_pp0_iter9_reg),
        .I1(\dout_reg[70] ),
        .I2(sum_0_AWREADY),
        .O(\first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBFFF00FF0000)) 
    full_n_i_1__6
       (.I0(\num_data_cnt_reg_n_0_[2] ),
        .I1(\num_data_cnt_reg_n_0_[1] ),
        .I2(\num_data_cnt_reg_n_0_[0] ),
        .I3(push),
        .I4(pop_dout__0),
        .I5(sum_0_AWREADY),
        .O(full_n_i_1__6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(sum_0_AWREADY),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__6 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    \mOutPtr[2]_i_1__6 
       (.I0(push),
        .I1(wreq_valid),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__12 
       (.I0(\num_data_cnt_reg_n_0_[0] ),
        .O(\num_data_cnt[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h8F70708F)) 
    \num_data_cnt[1]_i_1__6 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(push),
        .I3(\num_data_cnt_reg_n_0_[1] ),
        .I4(\num_data_cnt_reg_n_0_[0] ),
        .O(\num_data_cnt[1]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h65AAAAAA)) 
    \num_data_cnt[2]_i_1__6 
       (.I0(push),
        .I1(local_CHN_AWREADY),
        .I2(tmp_valid_reg),
        .I3(wrsp_ready),
        .I4(wreq_valid),
        .O(\num_data_cnt[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hE777EEEE18881111)) 
    \num_data_cnt[2]_i_2__1 
       (.I0(\num_data_cnt_reg_n_0_[1] ),
        .I1(\num_data_cnt_reg_n_0_[0] ),
        .I2(wreq_valid),
        .I3(next_wreq),
        .I4(push),
        .I5(\num_data_cnt_reg_n_0_[2] ),
        .O(\num_data_cnt[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[2]_i_1__6_n_0 ),
        .D(\num_data_cnt[0]_i_1__12_n_0 ),
        .Q(\num_data_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[2]_i_1__6_n_0 ),
        .D(\num_data_cnt[1]_i_1__6_n_0 ),
        .Q(\num_data_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[2]_i_1__6_n_0 ),
        .D(\num_data_cnt[2]_i_2__1_n_0 ),
        .Q(\num_data_cnt_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__10 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h00EEF000)) 
    \raddr[1]_i_1__5 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(empty_n_reg_n_0),
        .I3(push),
        .I4(pop),
        .O(\raddr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \raddr[1]_i_2__2 
       (.I0(empty_n_reg_n_0),
        .I1(push),
        .I2(pop),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[1] ),
        .O(\raddr[1]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1__5_n_0 ),
        .D(\raddr[0]_i_1__10_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1__5_n_0 ),
        .D(\raddr[1]_i_2__2_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1__1 
       (.I0(wreq_valid),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    local_CHN_WVALID,
    full_n_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    full_n_reg_1,
    ap_enable_reg_pp0_iter11_reg,
    full_n_reg_2,
    \dout_reg[35] ,
    SR,
    ap_clk,
    dout_vld_reg_0,
    ap_enable_reg_pp0_iter1,
    \first_iter_0_reg_160_reg[0] ,
    \first_iter_0_reg_160_reg[0]_0 ,
    \first_iter_0_reg_160_reg[0]_1 ,
    icmp_ln11_reg_283,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter9,
    a_0_RVALID,
    b_0_RVALID,
    \first_iter_0_reg_160_reg[0]_2 ,
    push,
    pop,
    p_17_in,
    p_4_in,
    num_data_cnt1__0,
    \dout_reg[31] ,
    E,
    \num_data_cnt_reg[0]_0 );
  output empty_n_reg_0;
  output local_CHN_WVALID;
  output full_n_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output full_n_reg_1;
  output ap_enable_reg_pp0_iter11_reg;
  output full_n_reg_2;
  output [35:0]\dout_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_0;
  input ap_enable_reg_pp0_iter1;
  input \first_iter_0_reg_160_reg[0] ;
  input \first_iter_0_reg_160_reg[0]_0 ;
  input \first_iter_0_reg_160_reg[0]_1 ;
  input icmp_ln11_reg_283;
  input ap_enable_reg_pp0_iter11;
  input ap_enable_reg_pp0_iter9;
  input a_0_RVALID;
  input b_0_RVALID;
  input \first_iter_0_reg_160_reg[0]_2 ;
  input push;
  input pop;
  input p_17_in;
  input p_4_in;
  input num_data_cnt1__0;
  input [31:0]\dout_reg[31] ;
  input [0:0]E;
  input [0:0]\num_data_cnt_reg[0]_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire a_0_RVALID;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire b_0_RVALID;
  wire [31:0]\dout_reg[31] ;
  wire [35:0]\dout_reg[35] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1__7_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_0;
  wire \first_iter_0_reg_160_reg[0] ;
  wire \first_iter_0_reg_160_reg[0]_0 ;
  wire \first_iter_0_reg_160_reg[0]_1 ;
  wire \first_iter_0_reg_160_reg[0]_2 ;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__9_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire icmp_ln11_reg_283;
  wire local_CHN_WVALID;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire [5:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__8_n_0 ;
  wire \num_data_cnt[1]_i_1__8_n_0 ;
  wire \num_data_cnt[2]_i_1__8_n_0 ;
  wire \num_data_cnt[3]_i_1__7_n_0 ;
  wire \num_data_cnt[4]_i_1__3_n_0 ;
  wire \num_data_cnt[5]_i_2_n_0 ;
  wire \num_data_cnt[5]_i_3_n_0 ;
  wire [5:0]num_data_cnt_reg;
  wire [0:0]\num_data_cnt_reg[0]_0 ;
  wire p_17_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire raddr112_in__1;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__7_n_0 ;
  wire \raddr[2]_i_1__5_n_0 ;
  wire \raddr[3]_i_1__5_n_0 ;
  wire \raddr[4]_i_1__1_n_0 ;
  wire \raddr[4]_i_2_n_0 ;
  wire \raddr[4]_i_4_n_0 ;
  wire [4:0]raddr_reg;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[35]_0 (\dout_reg[35] ),
        .pop(pop),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_3
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter11),
        .O(full_n_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(local_CHN_WVALID),
        .R(SR));
  LUT4 #(
    .INIT(16'hF730)) 
    empty_n_i_1__7
       (.I0(empty_n_i_2__8_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[5]),
        .I5(mOutPtr_reg[4]),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF0000FF5D0000)) 
    \first_iter_0_reg_160[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\first_iter_0_reg_160_reg[0] ),
        .I2(\first_iter_0_reg_160_reg[0]_0 ),
        .I3(full_n_reg_1),
        .I4(\first_iter_0_reg_160_reg[0]_1 ),
        .I5(icmp_ln11_reg_283),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF44F4F4F4)) 
    \first_iter_0_reg_160[0]_i_3 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(a_0_RVALID),
        .I4(b_0_RVALID),
        .I5(\first_iter_0_reg_160_reg[0]_2 ),
        .O(full_n_reg_1));
  LUT4 #(
    .INIT(16'hF730)) 
    full_n_i_1__7
       (.I0(full_n_i_2__9_n_0),
        .I1(push),
        .I2(p_4_in),
        .I3(full_n_reg_0),
        .O(full_n_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    full_n_i_2__9
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[5]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n_i_2__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h9A65)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1__8 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__7 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_1__3 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr[5]_i_3_n_0 ),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[5]),
        .I3(mOutPtr_reg[4]),
        .O(\mOutPtr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55545554D5555554)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(push),
        .I5(pop),
        .O(\mOutPtr[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_2_n_0 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hDD0D0D0D)) 
    \mem_reg[5][0]_srl6_i_3 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(a_0_RVALID),
        .I4(b_0_RVALID),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h9A65)) 
    \num_data_cnt[1]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .I1(p_4_in),
        .I2(push),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \num_data_cnt[2]_i_1__8 
       (.I0(p_4_in),
        .I1(push),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \num_data_cnt[3]_i_1__7 
       (.I0(p_4_in),
        .I1(push),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[3]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_1__3 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[5]_i_2 
       (.I0(\num_data_cnt[5]_i_3_n_0 ),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[5]),
        .I3(num_data_cnt_reg[4]),
        .O(\num_data_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55545554D5555554)) 
    \num_data_cnt[5]_i_3 
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(push),
        .I5(p_4_in),
        .O(\num_data_cnt[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[0]_0 ),
        .D(\num_data_cnt[0]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[0]_0 ),
        .D(\num_data_cnt[1]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[0]_0 ),
        .D(\num_data_cnt[2]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[0]_0 ),
        .D(\num_data_cnt[3]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[0]_0 ),
        .D(\num_data_cnt[4]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[0]_0 ),
        .D(\num_data_cnt[5]_i_2_n_0 ),
        .Q(num_data_cnt_reg[5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \raddr[1]_i_1__7 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(pop),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \raddr[2]_i_1__5 
       (.I0(empty_n_reg_0),
        .I1(push),
        .I2(pop),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_1__5 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \raddr[4]_i_1__1 
       (.I0(raddr112_in__1),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(pop),
        .O(\raddr[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[4]_i_2 
       (.I0(\raddr[4]_i_4_n_0 ),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[4]),
        .I3(raddr_reg[3]),
        .O(\raddr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raddr[4]_i_3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[0]),
        .O(raddr112_in__1));
  LUT6 #(
    .INIT(64'h54D5545454545454)) 
    \raddr[4]_i_4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_0),
        .O(\raddr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__7_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__5_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__1_n_0 ),
        .D(\raddr[3]_i_1__5_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__1_n_0 ),
        .D(\raddr[4]_i_2_n_0 ),
        .Q(raddr_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized2
   (pop_dout__0,
    \dout_reg[0] ,
    wrsp_valid,
    wrsp_ready,
    push__0,
    E,
    num_data_cnt1__0,
    valid_length,
    ap_clk,
    SR,
    local_CHN_AWREADY,
    \num_data_cnt_reg[4]_0 ,
    wreq_valid,
    next_wreq,
    dout_vld_reg_0,
    ost_resp_info,
    dout_vld_reg_1,
    pop_dout__0_0,
    \num_data_cnt_reg[1]_0 ,
    sum_0_BVALID,
    icmp_ln11_reg_283_pp0_iter15_reg,
    ap_enable_reg_pp0_iter16,
    \num_data_cnt_reg[1]_1 );
  output pop_dout__0;
  output \dout_reg[0] ;
  output wrsp_valid;
  output wrsp_ready;
  output push__0;
  output [0:0]E;
  output num_data_cnt1__0;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input local_CHN_AWREADY;
  input \num_data_cnt_reg[4]_0 ;
  input wreq_valid;
  input next_wreq;
  input dout_vld_reg_0;
  input ost_resp_info;
  input [0:0]dout_vld_reg_1;
  input pop_dout__0_0;
  input \num_data_cnt_reg[1]_0 ;
  input sum_0_BVALID;
  input icmp_ln11_reg_283_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter16;
  input \num_data_cnt_reg[1]_1 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_21;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter16;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_2__9_n_0;
  wire empty_n_reg_n_0;
  wire icmp_ln11_reg_283_pp0_iter15_reg;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__9_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[1]_0 ;
  wire \num_data_cnt_reg[1]_1 ;
  wire \num_data_cnt_reg[4]_0 ;
  wire ost_resp_info;
  wire pop_dout__0;
  wire pop_dout__0_0;
  wire push__0;
  wire \raddr[0]_i_1__7_n_0 ;
  wire [3:0]raddr_reg;
  wire sum_0_BVALID;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized2 U_fifo_srl
       (.D({U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_2),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(push__0),
        .dout_vld_reg_0(E),
        .dout_vld_reg_1(U_fifo_srl_n_19),
        .dout_vld_reg_2(dout_vld_reg_0),
        .dout_vld_reg_3(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_20),
        .empty_n_reg_0(empty_n_reg_n_0),
        .empty_n_reg_1(empty_n_i_2__9_n_0),
        .full_n_reg(U_fifo_srl_n_21),
        .full_n_reg_0(wrsp_ready),
        .full_n_reg_1(wrsp_valid),
        .icmp_ln11_reg_283_pp0_iter15_reg(icmp_ln11_reg_283_pp0_iter15_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[0] ({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16}),
        .\num_data_cnt_reg[1] (\num_data_cnt_reg[1]_0 ),
        .\num_data_cnt_reg[1]_0 (\num_data_cnt_reg[1]_1 ),
        .\num_data_cnt_reg[4] (\num_data_cnt_reg[4]_0 ),
        .\num_data_cnt_reg[4]_0 (num_data_cnt_reg),
        .ost_resp_info(ost_resp_info),
        .pop_dout__0(pop_dout__0),
        .pop_dout__0_0(pop_dout__0_0),
        .\raddr_reg[3] (U_fifo_srl_n_7),
        .s_ready_t_reg(U_fifo_srl_n_12),
        .sum_0_BVALID(sum_0_BVALID),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_20),
        .Q(wrsp_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__9
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(empty_n_reg_n_0),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_21),
        .Q(wrsp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_11),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_10),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_9),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_8),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(\num_data_cnt[0]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_16),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_15),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_14),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_13),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\raddr[0]_i_1__7_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized2_0
   (ost_resp_info,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ost_ctrl_valid,
    p_1_in,
    Q,
    ursp_ready,
    wrsp_type);
  output ost_resp_info;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input p_1_in;
  input [0:0]Q;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_2;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__10_n_0 ;
  wire \num_data_cnt[1]_i_1__11_n_0 ;
  wire \num_data_cnt[2]_i_1__11_n_0 ;
  wire \num_data_cnt[3]_i_1__9_n_0 ;
  wire \num_data_cnt[4]_i_1__5_n_0 ;
  wire \num_data_cnt[4]_i_2__7_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire push;
  wire raddr118_out;
  wire \raddr[0]_i_1__8_n_0 ;
  wire \raddr[1]_i_1__9_n_0 ;
  wire \raddr[2]_i_1__7_n_0 ;
  wire \raddr[3]_i_1__7_n_0 ;
  wire \raddr[3]_i_2__5_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized2_1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_2),
        .empty_n_reg_0(empty_n_reg_n_0),
        .empty_n_reg_1(empty_n_i_2__10_n_0),
        .empty_n_reg_2(ost_ctrl_ready),
        .full_n_reg(U_fifo_srl_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_info(ost_resp_info),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(dout_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__10
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__11
       (.I0(full_n1__4),
        .I1(ost_ctrl_ready),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(p_1_in),
        .O(full_n_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__10
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__11 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__9 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__5 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_1_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__7 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_1_in),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__10 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__11 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__11 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__9 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__5 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(p_1_in),
        .O(\num_data_cnt[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__7 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__7_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__6 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(p_1_in),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[0]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[1]_i_1__11_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[2]_i_1__11_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[3]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[4]_i_2__7_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__8 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__9 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_17_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__7 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__7 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__5 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__3 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_1_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__2 
       (.I0(p_1_in),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_n_0),
        .O(raddr118_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[0]_i_1__8_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[1]_i_1__9_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[2]_i_1__7_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[3]_i_2__5_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized3
   (sum_0_BVALID,
    full_n_reg_0,
    task_ap_ready,
    ap_loop_exit_ready,
    int_isr,
    push,
    dout_vld_reg_0,
    push_0,
    \icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0 ,
    ap_loop_init_reg,
    E,
    push_1,
    full_n_reg_1,
    p_17_in,
    full_n_reg_2,
    num_data_cnt1__0,
    \conservative_gen.num_beat_cnt_reg[0] ,
    pop_dout__0,
    p_1_in,
    SR,
    ap_clk,
    int_ap_ready_reg,
    Q,
    b_0_ARREADY,
    \dout_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \dout_reg[0]_0 ,
    a_0_ARREADY,
    int_ap_start_reg,
    \conservative_gen.num_beat_cnt_reg[0]_0 ,
    \first_iter_0_reg_160_reg[0] ,
    \conservative_gen.num_beat_cnt_reg[0]_1 ,
    int_ap_start_reg_0,
    ap_enable_reg_pp0_iter16,
    icmp_ln11_reg_283_pp0_iter15_reg,
    sum_0_AWREADY,
    \i1_fu_94_reg[0] ,
    first_iter_0_reg_160_pp0_iter9_reg,
    ap_loop_init,
    \conservative_gen.num_beat_cnt_reg[0]_2 ,
    pop,
    p_4_in,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \conservative_gen.num_beat_cnt_reg[0]_3 ,
    ap_enable_reg_pp0_iter11,
    num_data_cnt1__0_2,
    wrsp_valid,
    wrsp_type,
    ost_resp_info,
    \mOutPtr_reg[0]_0 ,
    push__0,
    dout_vld_reg_1,
    dout_vld_reg_2,
    ost_resp_valid,
    \num_data_cnt_reg[2]_0 );
  output sum_0_BVALID;
  output full_n_reg_0;
  output task_ap_ready;
  output ap_loop_exit_ready;
  output int_isr;
  output push;
  output dout_vld_reg_0;
  output push_0;
  output \icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0 ;
  output ap_loop_init_reg;
  output [0:0]E;
  output push_1;
  output [0:0]full_n_reg_1;
  output p_17_in;
  output [0:0]full_n_reg_2;
  output num_data_cnt1__0;
  output \conservative_gen.num_beat_cnt_reg[0] ;
  output pop_dout__0;
  output p_1_in;
  input [0:0]SR;
  input ap_clk;
  input [0:0]int_ap_ready_reg;
  input [0:0]Q;
  input b_0_ARREADY;
  input \dout_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \dout_reg[0]_0 ;
  input a_0_ARREADY;
  input int_ap_start_reg;
  input \conservative_gen.num_beat_cnt_reg[0]_0 ;
  input \first_iter_0_reg_160_reg[0] ;
  input \conservative_gen.num_beat_cnt_reg[0]_1 ;
  input int_ap_start_reg_0;
  input ap_enable_reg_pp0_iter16;
  input icmp_ln11_reg_283_pp0_iter15_reg;
  input sum_0_AWREADY;
  input \i1_fu_94_reg[0] ;
  input first_iter_0_reg_160_pp0_iter9_reg;
  input ap_loop_init;
  input [0:0]\conservative_gen.num_beat_cnt_reg[0]_2 ;
  input pop;
  input p_4_in;
  input [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  input \conservative_gen.num_beat_cnt_reg[0]_3 ;
  input ap_enable_reg_pp0_iter11;
  input num_data_cnt1__0_2;
  input wrsp_valid;
  input wrsp_type;
  input ost_resp_info;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push__0;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input ost_resp_valid;
  input [0:0]\num_data_cnt_reg[2]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire a_0_ARREADY;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter16;
  wire ap_loop_exit_ready;
  wire ap_loop_init;
  wire ap_loop_init_reg;
  wire b_0_ARREADY;
  wire \conservative_gen.num_beat_cnt_reg[0] ;
  wire \conservative_gen.num_beat_cnt_reg[0]_0 ;
  wire \conservative_gen.num_beat_cnt_reg[0]_1 ;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[0]_2 ;
  wire \conservative_gen.num_beat_cnt_reg[0]_3 ;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire dout_vld_i_1__11_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1__9_n_0;
  wire empty_n_reg_n_0;
  wire first_iter_0_reg_160_pp0_iter9_reg;
  wire \first_iter_0_reg_160_reg[0] ;
  wire full_n_i_1__8_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire \i1_fu_94_reg[0] ;
  wire icmp_ln11_reg_283_pp0_iter15_reg;
  wire \icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0 ;
  wire [0:0]int_ap_ready_reg;
  wire int_ap_start_reg;
  wire int_ap_start_reg_0;
  wire int_isr;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_2__0_n_0 ;
  wire \mOutPtr[2]_i_5_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire num_data_cnt1__0;
  wire num_data_cnt1__0_2;
  wire \num_data_cnt[0]_i_1__13_n_0 ;
  wire \num_data_cnt[1]_i_1__10_n_0 ;
  wire \num_data_cnt[2]_i_2__2_n_0 ;
  wire [0:0]\num_data_cnt_reg[2]_0 ;
  wire \num_data_cnt_reg_n_0_[0] ;
  wire \num_data_cnt_reg_n_0_[1] ;
  wire \num_data_cnt_reg_n_0_[2] ;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire p_17_in;
  wire p_17_in_0;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire pop_1;
  wire pop_dout__0;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire sum_0_AWREADY;
  wire sum_0_BVALID;
  wire task_ap_ready;
  wire wrsp_type;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_1
       (.I0(dout_vld_reg_0),
        .I1(int_ap_start_reg),
        .I2(\conservative_gen.num_beat_cnt_reg[0]_0 ),
        .I3(\first_iter_0_reg_160_reg[0] ),
        .I4(\conservative_gen.num_beat_cnt_reg[0]_1 ),
        .I5(int_ap_start_reg_0),
        .O(ap_loop_exit_ready));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \conservative_gen.num_beat_cnt[7]_i_1 
       (.I0(push_1),
        .I1(\conservative_gen.num_beat_cnt_reg[0]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hBAFAFAFAFAFAFAFA)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_2),
        .I2(sum_0_BVALID),
        .I3(icmp_ln11_reg_283_pp0_iter15_reg),
        .I4(ap_enable_reg_pp0_iter16),
        .I5(dout_vld_reg_1),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(sum_0_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDFF00FF0000)) 
    empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop_1),
        .I4(push__0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \first_iter_0_reg_160[0]_i_4 
       (.I0(dout_vld_reg_0),
        .I1(\conservative_gen.num_beat_cnt_reg[0]_0 ),
        .I2(\first_iter_0_reg_160_reg[0] ),
        .I3(ap_loop_init),
        .I4(\conservative_gen.num_beat_cnt_reg[0]_1 ),
        .I5(\dout_reg[0] ),
        .O(ap_loop_init_reg));
  LUT6 #(
    .INIT(64'hFFFFBFFF00FF0000)) 
    full_n_i_1__8
       (.I0(\num_data_cnt_reg_n_0_[2] ),
        .I1(\num_data_cnt_reg_n_0_[1] ),
        .I2(\num_data_cnt_reg_n_0_[0] ),
        .I3(push__0),
        .I4(pop_dout__0),
        .I5(full_n_reg_0),
        .O(full_n_i_1__8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(push_1),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .O(\conservative_gen.num_beat_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_2
       (.I0(ap_loop_exit_ready),
        .I1(int_ap_ready_reg),
        .O(task_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ap_loop_exit_ready),
        .I1(Q),
        .O(int_isr));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_17_in_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6A6AAA6AAA6AAA6A)) 
    \mOutPtr[2]_i_1__10 
       (.I0(pop_1),
        .I1(wrsp_valid),
        .I2(full_n_reg_0),
        .I3(wrsp_type),
        .I4(ost_resp_info),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(p_17_in_0),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB333333300000000)) 
    \mOutPtr[2]_i_3 
       (.I0(dout_vld_reg_2),
        .I1(sum_0_BVALID),
        .I2(icmp_ln11_reg_283_pp0_iter15_reg),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(dout_vld_reg_1),
        .I5(empty_n_reg_n_0),
        .O(pop_1));
  LUT5 #(
    .INIT(32'h2AAA2222)) 
    \mOutPtr[2]_i_4 
       (.I0(push__0),
        .I1(empty_n_reg_n_0),
        .I2(dout_vld_reg_1),
        .I3(\mOutPtr[2]_i_5_n_0 ),
        .I4(sum_0_BVALID),
        .O(p_17_in_0));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \mOutPtr[2]_i_5 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(icmp_ln11_reg_283_pp0_iter15_reg),
        .I2(sum_0_BVALID),
        .I3(sum_0_AWREADY),
        .I4(\i1_fu_94_reg[0] ),
        .I5(first_iter_0_reg_160_pp0_iter9_reg),
        .O(\mOutPtr[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_2__5 
       (.I0(push_1),
        .I1(pop),
        .O(p_17_in));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[5]_i_1 
       (.I0(push_1),
        .I1(pop),
        .O(full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[2][0]_srl3_i_2 
       (.I0(icmp_ln11_reg_283_pp0_iter15_reg),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(sum_0_BVALID),
        .O(\icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mem_reg[30][0]_srl31_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\conservative_gen.num_beat_cnt_reg[0]_0 ),
        .I2(\conservative_gen.num_beat_cnt_reg[0]_3 ),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\conservative_gen.num_beat_cnt_reg[0]_1 ),
        .O(push_1));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(dout_vld_reg_0),
        .I1(b_0_ARREADY),
        .I2(\dout_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\dout_reg[0]_0 ),
        .I5(a_0_ARREADY),
        .O(push));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(a_0_ARREADY),
        .I2(\dout_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\dout_reg[0]_0 ),
        .I5(b_0_ARREADY),
        .O(push_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(sum_0_BVALID),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(icmp_ln11_reg_283_pp0_iter15_reg),
        .I3(sum_0_AWREADY),
        .I4(\i1_fu_94_reg[0] ),
        .I5(first_iter_0_reg_160_pp0_iter9_reg),
        .O(dout_vld_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__13 
       (.I0(\num_data_cnt_reg_n_0_[0] ),
        .O(\num_data_cnt[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__10 
       (.I0(num_data_cnt1__0_2),
        .I1(\num_data_cnt_reg_n_0_[1] ),
        .I2(\num_data_cnt_reg_n_0_[0] ),
        .O(\num_data_cnt[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \num_data_cnt[2]_i_2__2 
       (.I0(\num_data_cnt_reg_n_0_[1] ),
        .I1(\num_data_cnt_reg_n_0_[0] ),
        .I2(num_data_cnt1__0_2),
        .I3(\num_data_cnt_reg_n_0_[2] ),
        .O(\num_data_cnt[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \num_data_cnt[2]_i_3 
       (.I0(dout_vld_reg_1),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(icmp_ln11_reg_283_pp0_iter15_reg),
        .I3(sum_0_BVALID),
        .I4(dout_vld_reg_2),
        .O(pop_dout__0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \num_data_cnt[4]_i_2__5 
       (.I0(push_1),
        .I1(p_4_in),
        .O(num_data_cnt1__0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_data_cnt[5]_i_1 
       (.I0(push_1),
        .I1(p_4_in),
        .O(full_n_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[2]_0 ),
        .D(\num_data_cnt[0]_i_1__13_n_0 ),
        .Q(\num_data_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[2]_0 ),
        .D(\num_data_cnt[1]_i_1__10_n_0 ),
        .Q(\num_data_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[2]_0 ),
        .D(\num_data_cnt[2]_i_2__2_n_0 ),
        .Q(\num_data_cnt_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(full_n_reg_0),
        .I1(wrsp_type),
        .I2(ost_resp_info),
        .I3(ost_resp_valid),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized4
   (full_n_reg_0,
    empty_n_reg_0,
    burst_valid,
    E,
    \dout_reg[63] ,
    SR,
    ap_clk,
    full_n_reg_1,
    Q,
    p_6_in,
    pop,
    burst_handling,
    local_BURST_AWREADY_0,
    in);
  output full_n_reg_0;
  output empty_n_reg_0;
  output burst_valid;
  output [0:0]E;
  output [61:0]\dout_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input full_n_reg_1;
  input [0:0]Q;
  input p_6_in;
  input pop;
  input burst_handling;
  input local_BURST_AWREADY_0;
  input [61:0]in;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_handling;
  wire burst_valid;
  wire [61:0]\dout_reg[63] ;
  wire dout_vld_i_1__13_n_0;
  wire empty_n_i_1__11_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [61:0]in;
  wire local_BURST_AWREADY_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__11_n_0 ;
  wire \num_data_cnt[1]_i_1__9_n_0 ;
  wire \num_data_cnt[2]_i_1__9_n_0 ;
  wire \num_data_cnt[3]_i_1__8_n_0 ;
  wire \num_data_cnt[4]_i_1__4_n_0 ;
  wire \num_data_cnt[4]_i_2__6_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_6_in;
  wire pop;
  wire push;
  wire raddr112_in__4;
  wire \raddr[0]_i_1__9_n_0 ;
  wire \raddr[1]_i_1__8_n_0 ;
  wire \raddr[2]_i_1__6_n_0 ;
  wire \raddr[3]_i_1__6_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire [3:0]raddr_reg;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized4 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[63]_1 (full_n_reg_0),
        .\dout_reg[63]_2 (full_n_reg_1),
        .in(in),
        .pop(pop),
        .push(push));
  LUT4 #(
    .INIT(16'h0800)) 
    \data_p2[67]_i_1 
       (.I0(burst_valid),
        .I1(Q),
        .I2(burst_handling),
        .I3(local_BURST_AWREADY_0),
        .O(E));
  LUT4 #(
    .INIT(16'hBAFA)) 
    dout_vld_i_1__13
       (.I0(empty_n_reg_0),
        .I1(p_6_in),
        .I2(burst_valid),
        .I3(Q),
        .O(dout_vld_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__11
       (.I0(empty_n_i_2__11_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__11_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__11
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF4C4C4C4C4C4C4C)) 
    full_n_i_1__9
       (.I0(full_n_i_2__11_n_0),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(Q),
        .I4(burst_valid),
        .I5(p_6_in),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    full_n_i_2__11
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[4]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n_i_2__11_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \mOutPtr[2]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__8 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(p_6_in),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__11 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__9 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__8 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(Q),
        .I3(burst_valid),
        .I4(p_6_in),
        .O(\num_data_cnt[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__6 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__5 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(p_6_in),
        .I3(burst_valid),
        .I4(Q),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[0]_i_1__11_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[1]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[2]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[3]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[4]_i_2__6_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__9 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__8 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_1),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \raddr[2]_i_1__6 
       (.I0(empty_n_reg_0),
        .I1(push),
        .I2(pop),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__6 
       (.I0(raddr112_in__4),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_1),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__4 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__4 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in__4));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[0]_i_1__9_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[1]_i_1__8_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[2]_i_1__6_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[3]_i_2__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    ap_rst_n_1,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    last_sect_reg,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    last_sect_reg_1,
    last_sect_reg_2,
    local_CHN_AWVALID,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    ost_ctrl_ready,
    \sect_total_buf_reg[19] ,
    local_BURST_AWREADY,
    \sect_total_buf_reg[19]_0 ,
    \sect_total_buf_reg[19]_1 ,
    \sect_total[19]_i_3_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[5] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [51:0]D;
  output [66:0]Q;
  output single_sect__18;
  output last_sect_reg;
  output [19:0]\data_p1_reg[81]_0 ;
  output [7:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input last_sect_reg_2;
  input local_CHN_AWVALID;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[19] ;
  input local_BURST_AWREADY;
  input \sect_total_buf_reg[19]_0 ;
  input \sect_total_buf_reg[19]_1 ;
  input [19:0]\sect_total[19]_i_3_0 ;
  input [66:0]\data_p2_reg[81]_0 ;
  input [7:0]S;
  input [1:0]\sect_total_reg[5] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire [66:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__2_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[70]_i_1__1_n_0 ;
  wire \data_p1[71]_i_1__1_n_0 ;
  wire \data_p1[72]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[81]_i_2__1_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [7:0]\data_p1_reg[9]_0 ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [66:0]\data_p2_reg[81]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_reg_2;
  wire load_p1;
  wire local_BURST_AWREADY;
  wire local_CHN_AWVALID;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire read_req__0;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3_0 ;
  wire \sect_total[19]_i_4_n_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total[19]_i_7_n_0 ;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[13]_i_1__1_n_0 ;
  wire \sect_total_reg[13]_i_1__1_n_1 ;
  wire \sect_total_reg[13]_i_1__1_n_2 ;
  wire \sect_total_reg[13]_i_1__1_n_3 ;
  wire \sect_total_reg[13]_i_1__1_n_4 ;
  wire \sect_total_reg[13]_i_1__1_n_5 ;
  wire \sect_total_reg[13]_i_1__1_n_6 ;
  wire \sect_total_reg[13]_i_1__1_n_7 ;
  wire \sect_total_reg[19]_i_2__1_n_3 ;
  wire \sect_total_reg[19]_i_2__1_n_4 ;
  wire \sect_total_reg[19]_i_2__1_n_5 ;
  wire \sect_total_reg[19]_i_2__1_n_6 ;
  wire \sect_total_reg[19]_i_2__1_n_7 ;
  wire [1:0]\sect_total_reg[5] ;
  wire \sect_total_reg[5]_i_1__1_n_0 ;
  wire \sect_total_reg[5]_i_1__1_n_1 ;
  wire \sect_total_reg[5]_i_1__1_n_2 ;
  wire \sect_total_reg[5]_i_1__1_n_3 ;
  wire \sect_total_reg[5]_i_1__1_n_4 ;
  wire \sect_total_reg[5]_i_1__1_n_5 ;
  wire \sect_total_reg[5]_i_1__1_n_6 ;
  wire \sect_total_reg[5]_i_1__1_n_7 ;
  wire \sect_total_reg[5]_i_2__1_n_0 ;
  wire \sect_total_reg[5]_i_2__1_n_1 ;
  wire \sect_total_reg[5]_i_2__1_n_2 ;
  wire \sect_total_reg[5]_i_2__1_n_3 ;
  wire \sect_total_reg[5]_i_2__1_n_4 ;
  wire \sect_total_reg[5]_i_2__1_n_5 ;
  wire \sect_total_reg[5]_i_2__1_n_6 ;
  wire \sect_total_reg[5]_i_2__1_n_7 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;
  wire [7:5]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [7:6]\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[5]_i_1__1_O_UNCONNECTED ;
  wire [7:0]\NLW_sect_total_reg[5]_i_2__1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(local_CHN_AWVALID),
        .I1(read_req__0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_AWVALID),
        .I2(read_req__0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(p_15_in),
        .I1(single_sect__18),
        .I2(last_sect_reg_2),
        .I3(req_handling_reg),
        .O(read_req__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__3 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[63]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[70]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[71]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [65]),
        .O(\data_p1[72]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[81]_i_1__1 
       (.I0(read_req__0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_AWVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2__1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [66]),
        .O(\data_p1[81]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__2_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [66]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__1
       (.I0(Q[9]),
        .I1(Q[66]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__1
       (.I0(Q[8]),
        .I1(Q[66]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__1
       (.I0(Q[7]),
        .I1(Q[66]),
        .O(\data_p1_reg[9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__1
       (.I0(Q[6]),
        .I1(Q[65]),
        .O(\data_p1_reg[9]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__1
       (.I0(Q[5]),
        .I1(Q[64]),
        .O(\data_p1_reg[9]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__1
       (.I0(Q[4]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_5__1
       (.I0(Q[3]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_6__1
       (.I0(Q[2]),
        .I1(Q[63]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_7__1
       (.I0(Q[1]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_8__1
       (.I0(Q[0]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000080AA8000)) 
    last_sect_i_1__1
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(last_sect_reg_1),
        .I3(p_15_in),
        .I4(last_sect_reg_2),
        .I5(next_req),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1__1
       (.I0(p_15_in),
        .I1(last_sect_reg_2),
        .I2(single_sect__18),
        .I3(req_empty_n),
        .I4(next_req),
        .I5(req_handling_reg),
        .O(last_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_AWVALID),
        .I2(read_req__0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[63]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[19] ),
        .I2(local_BURST_AWREADY),
        .I3(\sect_total_buf_reg[19]_0 ),
        .I4(\sect_total_buf_reg[19]_1 ),
        .I5(req_handling_reg),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFD550000)) 
    \sect_total[19]_i_1__1 
       (.I0(req_handling_reg),
        .I1(last_sect_reg_2),
        .I2(single_sect__18),
        .I3(p_15_in),
        .I4(req_empty_n),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_4_n_0 ),
        .I1(\sect_total[19]_i_5_n_0 ),
        .I2(\sect_total[19]_i_6_n_0 ),
        .I3(\sect_total[19]_i_7_n_0 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_3_0 [11]),
        .I1(\sect_total[19]_i_3_0 [10]),
        .I2(\sect_total[19]_i_3_0 [13]),
        .I3(\sect_total[19]_i_3_0 [12]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_3_0 [14]),
        .I1(\sect_total[19]_i_3_0 [15]),
        .I2(\sect_total[19]_i_3_0 [16]),
        .I3(\sect_total[19]_i_3_0 [17]),
        .I4(\sect_total[19]_i_3_0 [19]),
        .I5(\sect_total[19]_i_3_0 [18]),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_3_0 [1]),
        .I1(\sect_total[19]_i_3_0 [0]),
        .I2(\sect_total[19]_i_3_0 [3]),
        .I3(\sect_total[19]_i_3_0 [2]),
        .O(\sect_total[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7 
       (.I0(\sect_total[19]_i_3_0 [4]),
        .I1(\sect_total[19]_i_3_0 [5]),
        .I2(\sect_total[19]_i_3_0 [6]),
        .I3(\sect_total[19]_i_3_0 [7]),
        .I4(\sect_total[19]_i_3_0 [9]),
        .I5(\sect_total[19]_i_3_0 [8]),
        .O(\sect_total[19]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[13]_i_1__1 
       (.CI(\sect_total_reg[5]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[13]_i_1__1_n_0 ,\sect_total_reg[13]_i_1__1_n_1 ,\sect_total_reg[13]_i_1__1_n_2 ,\sect_total_reg[13]_i_1__1_n_3 ,\sect_total_reg[13]_i_1__1_n_4 ,\sect_total_reg[13]_i_1__1_n_5 ,\sect_total_reg[13]_i_1__1_n_6 ,\sect_total_reg[13]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [13:6]),
        .S({Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],Q[66]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[13]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [7:5],\sect_total_reg[19]_i_2__1_n_3 ,\sect_total_reg[19]_i_2__1_n_4 ,\sect_total_reg[19]_i_2__1_n_5 ,\sect_total_reg[19]_i_2__1_n_6 ,\sect_total_reg[19]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED [7:6],\data_p1_reg[81]_0 [19:14]}),
        .S({1'b0,1'b0,Q[66],Q[66],Q[66],Q[66],Q[66],Q[66]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_1__1 
       (.CI(\sect_total_reg[5]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_1__1_n_0 ,\sect_total_reg[5]_i_1__1_n_1 ,\sect_total_reg[5]_i_1__1_n_2 ,\sect_total_reg[5]_i_1__1_n_3 ,\sect_total_reg[5]_i_1__1_n_4 ,\sect_total_reg[5]_i_1__1_n_5 ,\sect_total_reg[5]_i_1__1_n_6 ,\sect_total_reg[5]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[66],Q[66]}),
        .O({\data_p1_reg[81]_0 [5:0],\NLW_sect_total_reg[5]_i_1__1_O_UNCONNECTED [1:0]}),
        .S({Q[66],Q[66],Q[66],Q[66],Q[66],Q[66],\sect_total_reg[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_2__1_n_0 ,\sect_total_reg[5]_i_2__1_n_1 ,\sect_total_reg[5]_i_2__1_n_2 ,\sect_total_reg[5]_i_2__1_n_3 ,\sect_total_reg[5]_i_2__1_n_4 ,\sect_total_reg[5]_i_2__1_n_5 ,\sect_total_reg[5]_i_2__1_n_6 ,\sect_total_reg[5]_i_2__1_n_7 }),
        .DI({Q[66:63],Q[63],Q[63:62],Q[62]}),
        .O(\NLW_sect_total_reg[5]_i_2__1_O_UNCONNECTED [7:0]),
        .S(S));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(read_req__0),
        .I3(local_CHN_AWVALID),
        .I4(req_empty_n),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(req_empty_n),
        .I1(state),
        .I2(read_req__0),
        .I3(local_CHN_AWVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(req_empty_n),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    ap_rst_n_0,
    burst_handling0,
    Q,
    p_6_in,
    pop_0,
    pop,
    \data_p1_reg[3]_0 ,
    local_BURST_AWVALID__1,
    dout_vld_reg,
    \state_reg[0]_0 ,
    local_BUS_WVALID_reg,
    SR,
    ap_clk,
    ap_rst_n,
    burst_handling,
    local_BURST_AWREADY_0,
    local_CHN_BURST_WVALID,
    burst_valid,
    \dout_reg[63] ,
    s_ready_t_reg_1,
    dout_vld_reg_0,
    ready_for_burst__0,
    local_CHN_WVALID,
    ready_for_beat__0,
    \dout_reg[0] ,
    \data_p2_reg[3]_0 ,
    local_BUS_WLAST_reg,
    m_axi_sum_WREADY,
    m_axi_sum_WLAST,
    \data_p2_reg[3]_1 );
  output s_ready_t_reg_0;
  output [0:0]ap_rst_n_0;
  output burst_handling0;
  output [0:0]Q;
  output p_6_in;
  output pop_0;
  output pop;
  output [3:0]\data_p1_reg[3]_0 ;
  output local_BURST_AWVALID__1;
  output dout_vld_reg;
  output \state_reg[0]_0 ;
  output local_BUS_WVALID_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input burst_handling;
  input local_BURST_AWREADY_0;
  input local_CHN_BURST_WVALID;
  input burst_valid;
  input \dout_reg[63] ;
  input [7:0]s_ready_t_reg_1;
  input dout_vld_reg_0;
  input ready_for_burst__0;
  input local_CHN_WVALID;
  input ready_for_beat__0;
  input \dout_reg[0] ;
  input [3:0]\data_p2_reg[3]_0 ;
  input local_BUS_WLAST_reg;
  input m_axi_sum_WREADY;
  input m_axi_sum_WLAST;
  input [0:0]\data_p2_reg[3]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[3]_i_2_n_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]\data_p2_reg[3]_0 ;
  wire [0:0]\data_p2_reg[3]_1 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \dout_reg[0] ;
  wire \dout_reg[63] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_BUS_WLAST_i_3_n_0;
  wire local_BUS_WLAST_i_4_n_0;
  wire local_BUS_WLAST_reg;
  wire local_BUS_WVALID_reg;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_sum_WLAST;
  wire m_axi_sum_WREADY;
  wire [1:0]next__0;
  wire p_5_in;
  wire p_6_in;
  wire pop;
  wire pop_0;
  wire ready_for_beat__0;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [7:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(local_CHN_BURST_WVALID),
        .I1(p_6_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_BURST_WVALID),
        .I2(p_6_in),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(local_BUS_WLAST_i_4_n_0),
        .I1(local_BUS_WLAST_i_3_n_0),
        .I2(s_ready_t_reg_1[7]),
        .I3(s_ready_t_reg_1[6]),
        .I4(dout_vld_reg_0),
        .I5(ready_for_burst__0),
        .O(p_6_in));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00A8)) 
    burst_handling_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(p_6_in),
        .O(burst_handling0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [2]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[3]_i_1__3 
       (.I0(p_6_in),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_BURST_WVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [3]),
        .O(\data_p1[3]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_0 ),
        .Q(\data_p1_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5555500000000)) 
    \dout[35]_i_1 
       (.I0(local_CHN_WVALID),
        .I1(Q),
        .I2(burst_handling),
        .I3(local_BURST_AWREADY_0),
        .I4(ready_for_beat__0),
        .I5(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[63]_i_1 
       (.I0(p_6_in),
        .I1(Q),
        .I2(burst_valid),
        .I3(\dout_reg[63] ),
        .O(pop_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__9
       (.I0(pop),
        .I1(dout_vld_reg_0),
        .I2(local_CHN_WVALID),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    local_BUS_WLAST_i_1
       (.I0(p_5_in),
        .I1(local_BUS_WLAST_reg),
        .I2(m_axi_sum_WREADY),
        .I3(m_axi_sum_WLAST),
        .O(local_BUS_WVALID_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    local_BUS_WLAST_i_2
       (.I0(dout_vld_reg_0),
        .I1(s_ready_t_reg_1[6]),
        .I2(s_ready_t_reg_1[7]),
        .I3(local_BUS_WLAST_i_3_n_0),
        .I4(local_BUS_WLAST_i_4_n_0),
        .O(p_5_in));
  LUT4 #(
    .INIT(16'h6FF6)) 
    local_BUS_WLAST_i_3
       (.I0(s_ready_t_reg_1[1]),
        .I1(\data_p1_reg[3]_0 [1]),
        .I2(s_ready_t_reg_1[2]),
        .I3(\data_p1_reg[3]_0 [2]),
        .O(local_BUS_WLAST_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    local_BUS_WLAST_i_4
       (.I0(\data_p1_reg[3]_0 [0]),
        .I1(s_ready_t_reg_1[0]),
        .I2(\data_p1_reg[3]_0 [3]),
        .I3(s_ready_t_reg_1[3]),
        .I4(s_ready_t_reg_1[4]),
        .I5(s_ready_t_reg_1[5]),
        .O(local_BUS_WLAST_i_4_n_0));
  LUT6 #(
    .INIT(64'hA800A800FFFFA800)) 
    local_BUS_WVALID_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(local_CHN_WVALID),
        .I4(local_BUS_WLAST_reg),
        .I5(m_axi_sum_WREADY),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \num_beat_cnt[7]_i_1 
       (.I0(p_5_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__4
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_BURST_WVALID),
        .I2(p_6_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .I4(Q),
        .O(\state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_2 
       (.I0(burst_handling),
        .I1(Q),
        .I2(burst_valid),
        .O(local_BURST_AWVALID__1));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(Q),
        .I1(state),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice__parameterized1
   (local_BURST_AWREADY_0,
    ap_rst_n_0,
    dout_vld_reg,
    ap_rst_n_1,
    ready_for_burst__0,
    m_axi_sum_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    local_CHN_WVALID,
    m_axi_sum_WREADY,
    \num_beat_cnt_reg[7] ,
    burst_handling,
    Q,
    burst_valid,
    m_axi_sum_AWREADY,
    local_BURST_AWVALID__1,
    D,
    E);
  output local_BURST_AWREADY_0;
  output ap_rst_n_0;
  output dout_vld_reg;
  output ap_rst_n_1;
  output ready_for_burst__0;
  output m_axi_sum_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_WVALID;
  input m_axi_sum_WREADY;
  input \num_beat_cnt_reg[7] ;
  input burst_handling;
  input [0:0]Q;
  input burst_valid;
  input m_axi_sum_AWREADY;
  input local_BURST_AWVALID__1;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_handling;
  wire burst_valid;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__5_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_1__4_n_0 ;
  wire \data_p1[32]_i_1__4_n_0 ;
  wire \data_p1[33]_i_1__2_n_0 ;
  wire \data_p1[34]_i_1__2_n_0 ;
  wire \data_p1[35]_i_1__2_n_0 ;
  wire \data_p1[36]_i_1__2_n_0 ;
  wire \data_p1[37]_i_1__2_n_0 ;
  wire \data_p1[38]_i_1__2_n_0 ;
  wire \data_p1[39]_i_1__2_n_0 ;
  wire \data_p1[3]_i_1__5_n_0 ;
  wire \data_p1[40]_i_1__2_n_0 ;
  wire \data_p1[41]_i_1__2_n_0 ;
  wire \data_p1[42]_i_1__2_n_0 ;
  wire \data_p1[43]_i_1__2_n_0 ;
  wire \data_p1[44]_i_1__2_n_0 ;
  wire \data_p1[45]_i_1__2_n_0 ;
  wire \data_p1[46]_i_1__2_n_0 ;
  wire \data_p1[47]_i_1__2_n_0 ;
  wire \data_p1[48]_i_1__2_n_0 ;
  wire \data_p1[49]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[50]_i_1__2_n_0 ;
  wire \data_p1[51]_i_1__2_n_0 ;
  wire \data_p1[52]_i_1__2_n_0 ;
  wire \data_p1[53]_i_1__2_n_0 ;
  wire \data_p1[54]_i_1__2_n_0 ;
  wire \data_p1[55]_i_1__2_n_0 ;
  wire \data_p1[56]_i_1__2_n_0 ;
  wire \data_p1[57]_i_1__2_n_0 ;
  wire \data_p1[58]_i_1__2_n_0 ;
  wire \data_p1[59]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[60]_i_1__2_n_0 ;
  wire \data_p1[61]_i_1__2_n_0 ;
  wire \data_p1[62]_i_1__2_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_CHN_WVALID;
  wire m_axi_sum_AWREADY;
  wire m_axi_sum_AWVALID;
  wire m_axi_sum_WREADY;
  wire [1:0]next__0;
  wire \num_beat_cnt_reg[7] ;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__5_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[1]_i_1__6_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000800FF0000)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(burst_valid),
        .I1(Q),
        .I2(burst_handling),
        .I3(m_axi_sum_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(local_BURST_AWREADY_0),
        .I1(m_axi_sum_AWREADY),
        .I2(local_BURST_AWVALID__1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(burst_handling),
        .I1(local_BURST_AWREADY_0),
        .O(ready_for_burst__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__5 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__4 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__4 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__2 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__2 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__2 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__2 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__2 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__2 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__5 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__2 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__2 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__2 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__2 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__2 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__2 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__2 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__2 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__2 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__2 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__2 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__2 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__2 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__2 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__2 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__2 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__2 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__2 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__2 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__2 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__2 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__2 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__2 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0040FF4000000040)) 
    \data_p1[63]_i_1__1 
       (.I0(burst_handling),
        .I1(Q),
        .I2(burst_valid),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(m_axi_sum_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__2 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__5_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__5_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \local_BUS_WDATA[31]_i_1 
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \local_BUS_WDATA[31]_i_2 
       (.I0(dout_vld_reg),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h8A8A8A0000000000)) 
    \num_beat_cnt[7]_i_2 
       (.I0(local_CHN_WVALID),
        .I1(m_axi_sum_WREADY),
        .I2(\num_beat_cnt_reg[7] ),
        .I3(local_BURST_AWREADY_0),
        .I4(burst_handling),
        .I5(Q),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__5
       (.I0(local_BURST_AWVALID__1),
        .I1(m_axi_sum_AWREADY),
        .I2(local_BURST_AWREADY_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(local_BURST_AWREADY_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__6 
       (.I0(state),
        .I1(local_BURST_AWREADY_0),
        .I2(m_axi_sum_AWREADY),
        .I3(local_BURST_AWVALID__1),
        .I4(m_axi_sum_AWVALID),
        .O(\state[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFDF5FDFDFDFDFDFD)) 
    \state[1]_i_1__6 
       (.I0(m_axi_sum_AWVALID),
        .I1(state),
        .I2(m_axi_sum_AWREADY),
        .I3(burst_handling),
        .I4(Q),
        .I5(burst_valid),
        .O(\state[1]_i_1__6_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .Q(m_axi_sum_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_1_in,
    m_axi_sum_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_1_in;
  input m_axi_sum_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_sum_BVALID;
  wire [1:0]next__0;
  wire p_1_in;
  wire s_ready_t_i_1__6_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_sum_BVALID),
        .I1(p_1_in),
        .I2(state[0]),
        .I3(state[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_sum_BVALID),
        .I2(p_1_in),
        .I3(state[0]),
        .I4(state[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__6
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_sum_BVALID),
        .I2(p_1_in),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__5 
       (.I0(\state_reg_n_0_[1] ),
        .I1(s_ready_t_reg_0),
        .I2(p_1_in),
        .I3(m_axi_sum_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__5 
       (.I0(Q),
        .I1(\state_reg_n_0_[1] ),
        .I2(p_1_in),
        .I3(m_axi_sum_BVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_srl
   (E,
    \conservative_gen.num_beat_cnt_reg[7] ,
    empty_n_reg,
    D,
    full_n_reg,
    \num_data_cnt_reg[0] ,
    DI,
    \dout_reg[3]_0 ,
    \raddr_reg[0] ,
    S,
    dout_vld_reg,
    empty_n_reg_0,
    full_n_reg_0,
    s_ready_t_reg,
    empty_n_reg_1,
    local_BURST_AWVALID,
    \conservative_gen.burst_valid ,
    empty_n_reg_2,
    raddr112_in,
    Q,
    \raddr_reg[3] ,
    \conservative_gen.local_BURST_WLEN_reg[3] ,
    \num_data_cnt_reg[4] ,
    local_BURST_WREADY,
    \conservative_gen.local_BURST_WVALID_reg ,
    push,
    \dout_reg[3]_1 ,
    empty_n_reg_3,
    full_n_reg_1,
    in,
    ap_clk,
    SR);
  output [0:0]E;
  output \conservative_gen.num_beat_cnt_reg[7] ;
  output [0:0]empty_n_reg;
  output [3:0]D;
  output [0:0]full_n_reg;
  output [3:0]\num_data_cnt_reg[0] ;
  output [5:0]DI;
  output [3:0]\dout_reg[3]_0 ;
  output [2:0]\raddr_reg[0] ;
  output [7:0]S;
  output dout_vld_reg;
  output empty_n_reg_0;
  output full_n_reg_0;
  output s_ready_t_reg;
  input empty_n_reg_1;
  input local_BURST_AWVALID;
  input \conservative_gen.burst_valid ;
  input empty_n_reg_2;
  input raddr112_in;
  input [4:0]Q;
  input \raddr_reg[3] ;
  input [7:0]\conservative_gen.local_BURST_WLEN_reg[3] ;
  input [4:0]\num_data_cnt_reg[4] ;
  input local_BURST_WREADY;
  input \conservative_gen.local_BURST_WVALID_reg ;
  input push;
  input [3:0]\dout_reg[3]_1 ;
  input empty_n_reg_3;
  input full_n_reg_1;
  input [3:0]in;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire [7:0]\conservative_gen.local_BURST_WLEN_reg[3] ;
  wire \conservative_gen.local_BURST_WVALID_reg ;
  wire \conservative_gen.num_beat_cnt_reg[7] ;
  wire \dout[3]_i_2_n_0 ;
  wire [3:0]\dout_reg[3]_0 ;
  wire [3:0]\dout_reg[3]_1 ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire i__carry_i_16_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_19_n_0;
  wire [3:0]in;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire num_data_cnt1__0;
  wire [3:0]\num_data_cnt_reg[0] ;
  wire [4:0]\num_data_cnt_reg[4] ;
  wire p_17_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr112_in;
  wire [2:0]\raddr_reg[0] ;
  wire \raddr_reg[3] ;
  wire s_ready_t_reg;

  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \conservative_gen.local_BURST_WLEN[3]_i_1 
       (.I0(\dout[3]_i_2_n_0 ),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [7]),
        .I2(\conservative_gen.burst_valid ),
        .I3(local_BURST_WREADY),
        .I4(\conservative_gen.local_BURST_WVALID_reg ),
        .O(\conservative_gen.num_beat_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \conservative_gen.local_BURST_WVALID_i_1 
       (.I0(\conservative_gen.num_beat_cnt_reg[7] ),
        .I1(local_BURST_WREADY),
        .I2(\conservative_gen.local_BURST_WVALID_reg ),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hEF0FEFEF00000000)) 
    \dout[3]_i_1 
       (.I0(\dout[3]_i_2_n_0 ),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [7]),
        .I2(\conservative_gen.burst_valid ),
        .I3(local_BURST_WREADY),
        .I4(\conservative_gen.local_BURST_WVALID_reg ),
        .I5(empty_n_reg_2),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFFFE)) 
    \dout[3]_i_2 
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [6]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I2(i__carry_i_18_n_0),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I4(\dout_reg[3]_0 [3]),
        .I5(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .O(\dout[3]_i_2_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [0]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [1]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [2]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_2),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .I2(\conservative_gen.burst_valid ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFF5D005D005D00)) 
    empty_n_i_1__5
       (.I0(empty_n_reg_3),
        .I1(\conservative_gen.burst_valid ),
        .I2(\conservative_gen.num_beat_cnt_reg[7] ),
        .I3(empty_n_reg_2),
        .I4(empty_n_reg_1),
        .I5(local_BURST_AWVALID),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'hFF4C4C4C)) 
    full_n_i_1__5
       (.I0(full_n_reg_1),
        .I1(empty_n_reg_1),
        .I2(local_BURST_AWVALID),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'h0FF0E010)) 
    i__carry_i_10
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I1(i__carry_i_17_n_0),
        .I2(\conservative_gen.num_beat_cnt_reg[7] ),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .I4(push),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h5555AAAA80A82A02)) 
    i__carry_i_11
       (.I0(\conservative_gen.num_beat_cnt_reg[7] ),
        .I1(i__carry_i_18_n_0),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I3(\dout_reg[3]_0 [3]),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I5(push),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hCF306090)) 
    i__carry_i_12
       (.I0(i__carry_i_18_n_0),
        .I1(\dout_reg[3]_0 [3]),
        .I2(\conservative_gen.num_beat_cnt_reg[7] ),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I4(push),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hCF306090)) 
    i__carry_i_13
       (.I0(i__carry_i_19_n_0),
        .I1(\dout_reg[3]_0 [2]),
        .I2(\conservative_gen.num_beat_cnt_reg[7] ),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [2]),
        .I4(push),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAFF5500A6005900)) 
    i__carry_i_14
       (.I0(\dout_reg[3]_0 [1]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I2(\dout_reg[3]_0 [0]),
        .I3(\conservative_gen.num_beat_cnt_reg[7] ),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .I5(push),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hC9F0)) 
    i__carry_i_15
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I1(\dout_reg[3]_0 [0]),
        .I2(push),
        .I3(\conservative_gen.num_beat_cnt_reg[7] ),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hFFFFFBBA)) 
    i__carry_i_16
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .I1(\dout_reg[3]_0 [3]),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I3(i__carry_i_18_n_0),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .O(i__carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    i__carry_i_17
       (.I0(\dout_reg[3]_0 [3]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I2(i__carry_i_18_n_0),
        .O(i__carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h4D444D44DD4D4D44)) 
    i__carry_i_18
       (.I0(\dout_reg[3]_0 [2]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [2]),
        .I2(\dout_reg[3]_0 [1]),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I5(\dout_reg[3]_0 [0]),
        .O(i__carry_i_18_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_19
       (.I0(\dout_reg[3]_0 [1]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I3(\dout_reg[3]_0 [0]),
        .O(i__carry_i_19_n_0));
  LUT4 #(
    .INIT(16'hC88C)) 
    i__carry_i_2
       (.I0(push),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .I2(i__carry_i_16_n_0),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [6]),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'hCCC8888C)) 
    i__carry_i_3
       (.I0(push),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .I2(i__carry_i_17_n_0),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hFBBA0000AEEF0000)) 
    i__carry_i_4
       (.I0(push),
        .I1(\dout_reg[3]_0 [3]),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I3(i__carry_i_18_n_0),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .I5(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'h0A28280A)) 
    i__carry_i_5
       (.I0(\conservative_gen.num_beat_cnt_reg[7] ),
        .I1(push),
        .I2(\dout_reg[3]_0 [3]),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I4(i__carry_i_18_n_0),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h0A28280A)) 
    i__carry_i_6
       (.I0(\conservative_gen.num_beat_cnt_reg[7] ),
        .I1(push),
        .I2(\dout_reg[3]_0 [2]),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [2]),
        .I4(i__carry_i_19_n_0),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h20228A880200A8AA)) 
    i__carry_i_7
       (.I0(\conservative_gen.num_beat_cnt_reg[7] ),
        .I1(push),
        .I2(\dout_reg[3]_0 [0]),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I4(\dout_reg[3]_0 [1]),
        .I5(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2F2FD000D0000000)) 
    i__carry_i_8
       (.I0(\conservative_gen.local_BURST_WVALID_reg ),
        .I1(local_BURST_WREADY),
        .I2(\conservative_gen.burst_valid ),
        .I3(\dout[3]_i_2_n_0 ),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [7]),
        .I5(push),
        .O(S[7]));
  LUT4 #(
    .INIT(16'h3C84)) 
    i__carry_i_9
       (.I0(i__carry_i_16_n_0),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [6]),
        .I3(push),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__5 
       (.I0(Q[0]),
        .I1(pop),
        .I2(empty_n_reg_1),
        .I3(local_BURST_AWVALID),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \mOutPtr[2]_i_1__5 
       (.I0(pop),
        .I1(empty_n_reg_1),
        .I2(local_BURST_AWVALID),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__5 
       (.I0(pop),
        .I1(push_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h77878888)) 
    \mOutPtr[4]_i_1__1 
       (.I0(empty_n_reg_1),
        .I1(local_BURST_AWVALID),
        .I2(\conservative_gen.burst_valid ),
        .I3(\conservative_gen.num_beat_cnt_reg[7] ),
        .I4(empty_n_reg_2),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_17_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2A2A2AAA22222222)) 
    \mOutPtr[4]_i_3__3 
       (.I0(push_0),
        .I1(empty_n_reg_2),
        .I2(\raddr_reg[3] ),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [7]),
        .I4(\dout[3]_i_2_n_0 ),
        .I5(\conservative_gen.burst_valid ),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(empty_n_reg_1),
        .I1(local_BURST_AWVALID),
        .O(push_0));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__5 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(\conservative_gen.burst_valid ),
        .I2(\conservative_gen.num_beat_cnt_reg[7] ),
        .I3(empty_n_reg_1),
        .I4(local_BURST_AWVALID),
        .I5(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[0] [0]));
  LUT6 #(
    .INIT(64'h8FFF7000FF70008F)) 
    \num_data_cnt[2]_i_1__5 
       (.I0(\conservative_gen.burst_valid ),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .I2(push_0),
        .I3(\num_data_cnt_reg[4] [0]),
        .I4(\num_data_cnt_reg[4] [2]),
        .I5(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[0] [1]));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__5 
       (.I0(num_data_cnt1__0),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(\num_data_cnt_reg[4] [1]),
        .I3(\num_data_cnt_reg[4] [3]),
        .I4(\num_data_cnt_reg[4] [2]),
        .O(\num_data_cnt_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[4]_i_1__1 
       (.I0(empty_n_reg_1),
        .I1(local_BURST_AWVALID),
        .I2(\conservative_gen.burst_valid ),
        .I3(\conservative_gen.num_beat_cnt_reg[7] ),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__3 
       (.I0(num_data_cnt1__0),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(\num_data_cnt_reg[4] [1]),
        .I3(\num_data_cnt_reg[4] [2]),
        .I4(\num_data_cnt_reg[4] [4]),
        .I5(\num_data_cnt_reg[4] [3]),
        .O(\num_data_cnt_reg[0] [3]));
  LUT6 #(
    .INIT(64'h02AAAAAA02AA02AA)) 
    \num_data_cnt[4]_i_3__3 
       (.I0(push_0),
        .I1(\dout[3]_i_2_n_0 ),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [7]),
        .I3(\conservative_gen.burst_valid ),
        .I4(local_BURST_WREADY),
        .I5(\conservative_gen.local_BURST_WVALID_reg ),
        .O(num_data_cnt1__0));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \raddr[1]_i_1__10 
       (.I0(\dout_reg[3]_1 [0]),
        .I1(local_BURST_AWVALID),
        .I2(empty_n_reg_1),
        .I3(pop),
        .I4(\dout_reg[3]_1 [1]),
        .O(\raddr_reg[0] [0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \raddr[2]_i_1__8 
       (.I0(push_0),
        .I1(pop),
        .I2(\dout_reg[3]_1 [0]),
        .I3(\dout_reg[3]_1 [2]),
        .I4(\dout_reg[3]_1 [1]),
        .O(\raddr_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0888C00008880888)) 
    \raddr[3]_i_1__3 
       (.I0(raddr112_in),
        .I1(empty_n_reg_2),
        .I2(local_BURST_AWVALID),
        .I3(empty_n_reg_1),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .I5(\conservative_gen.burst_valid ),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[3]_i_2__6 
       (.I0(p_17_in),
        .I1(\dout_reg[3]_1 [0]),
        .I2(\dout_reg[3]_1 [1]),
        .I3(\dout_reg[3]_1 [3]),
        .I4(\dout_reg[3]_1 [2]),
        .O(\raddr_reg[0] [2]));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized0
   (push,
    pop,
    valid_length,
    Q,
    S,
    D,
    \dout_reg[69]_0 ,
    \dout_reg[70]_0 ,
    first_iter_0_reg_160_pp0_iter9_reg,
    \dout_reg[70]_1 ,
    \dout_reg[70]_2 ,
    \dout_reg[70]_3 ,
    \dout_reg[0]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    local_CHN_AWREADY,
    \dout_reg[0]_1 ,
    tmp_valid_reg_0,
    \dout_reg[61]_0 ,
    \dout_reg[70]_4 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output valid_length;
  output [64:0]Q;
  output [1:0]S;
  output [0:0]D;
  output \dout_reg[69]_0 ;
  input \dout_reg[70]_0 ;
  input first_iter_0_reg_160_pp0_iter9_reg;
  input \dout_reg[70]_1 ;
  input \dout_reg[70]_2 ;
  input \dout_reg[70]_3 ;
  input \dout_reg[0]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input local_CHN_AWREADY;
  input \dout_reg[0]_1 ;
  input tmp_valid_reg_0;
  input [61:0]\dout_reg[61]_0 ;
  input [1:0]\dout_reg[70]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]D;
  wire [64:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[69]_0 ;
  wire \dout_reg[70]_0 ;
  wire \dout_reg[70]_1 ;
  wire \dout_reg[70]_2 ;
  wire \dout_reg[70]_3 ;
  wire [1:0]\dout_reg[70]_4 ;
  wire first_iter_0_reg_160_pp0_iter9_reg;
  wire local_CHN_AWREADY;
  wire \mem_reg[2][0]_srl3_n_0 ;
  wire \mem_reg[2][10]_srl3_n_0 ;
  wire \mem_reg[2][11]_srl3_n_0 ;
  wire \mem_reg[2][12]_srl3_n_0 ;
  wire \mem_reg[2][13]_srl3_n_0 ;
  wire \mem_reg[2][14]_srl3_n_0 ;
  wire \mem_reg[2][15]_srl3_n_0 ;
  wire \mem_reg[2][16]_srl3_n_0 ;
  wire \mem_reg[2][17]_srl3_n_0 ;
  wire \mem_reg[2][18]_srl3_n_0 ;
  wire \mem_reg[2][19]_srl3_n_0 ;
  wire \mem_reg[2][1]_srl3_n_0 ;
  wire \mem_reg[2][20]_srl3_n_0 ;
  wire \mem_reg[2][21]_srl3_n_0 ;
  wire \mem_reg[2][22]_srl3_n_0 ;
  wire \mem_reg[2][23]_srl3_n_0 ;
  wire \mem_reg[2][24]_srl3_n_0 ;
  wire \mem_reg[2][25]_srl3_n_0 ;
  wire \mem_reg[2][26]_srl3_n_0 ;
  wire \mem_reg[2][27]_srl3_n_0 ;
  wire \mem_reg[2][28]_srl3_n_0 ;
  wire \mem_reg[2][29]_srl3_n_0 ;
  wire \mem_reg[2][2]_srl3_n_0 ;
  wire \mem_reg[2][30]_srl3_n_0 ;
  wire \mem_reg[2][31]_srl3_n_0 ;
  wire \mem_reg[2][32]_srl3_n_0 ;
  wire \mem_reg[2][33]_srl3_n_0 ;
  wire \mem_reg[2][34]_srl3_n_0 ;
  wire \mem_reg[2][35]_srl3_n_0 ;
  wire \mem_reg[2][36]_srl3_n_0 ;
  wire \mem_reg[2][37]_srl3_n_0 ;
  wire \mem_reg[2][38]_srl3_n_0 ;
  wire \mem_reg[2][39]_srl3_n_0 ;
  wire \mem_reg[2][3]_srl3_n_0 ;
  wire \mem_reg[2][40]_srl3_n_0 ;
  wire \mem_reg[2][41]_srl3_n_0 ;
  wire \mem_reg[2][42]_srl3_n_0 ;
  wire \mem_reg[2][43]_srl3_n_0 ;
  wire \mem_reg[2][44]_srl3_n_0 ;
  wire \mem_reg[2][45]_srl3_n_0 ;
  wire \mem_reg[2][46]_srl3_n_0 ;
  wire \mem_reg[2][47]_srl3_n_0 ;
  wire \mem_reg[2][48]_srl3_n_0 ;
  wire \mem_reg[2][49]_srl3_n_0 ;
  wire \mem_reg[2][4]_srl3_n_0 ;
  wire \mem_reg[2][50]_srl3_n_0 ;
  wire \mem_reg[2][51]_srl3_n_0 ;
  wire \mem_reg[2][52]_srl3_n_0 ;
  wire \mem_reg[2][53]_srl3_n_0 ;
  wire \mem_reg[2][54]_srl3_n_0 ;
  wire \mem_reg[2][55]_srl3_n_0 ;
  wire \mem_reg[2][56]_srl3_n_0 ;
  wire \mem_reg[2][57]_srl3_n_0 ;
  wire \mem_reg[2][58]_srl3_n_0 ;
  wire \mem_reg[2][59]_srl3_n_0 ;
  wire \mem_reg[2][5]_srl3_n_0 ;
  wire \mem_reg[2][60]_srl3_n_0 ;
  wire \mem_reg[2][61]_srl3_n_0 ;
  wire \mem_reg[2][66]_srl3_n_0 ;
  wire \mem_reg[2][69]_srl3_n_0 ;
  wire \mem_reg[2][6]_srl3_n_0 ;
  wire \mem_reg[2][70]_srl3_n_0 ;
  wire \mem_reg[2][7]_srl3_n_0 ;
  wire \mem_reg[2][8]_srl3_n_0 ;
  wire \mem_reg[2][9]_srl3_n_0 ;
  wire pop;
  wire push;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire valid_length;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \dout[70]_i_1__1 
       (.I0(\dout_reg[0]_0 ),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][30]_srl3_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][31]_srl3_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][32]_srl3_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][33]_srl3_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][34]_srl3_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][35]_srl3_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][36]_srl3_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][37]_srl3_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][38]_srl3_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][39]_srl3_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][40]_srl3_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][41]_srl3_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][42]_srl3_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][43]_srl3_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][44]_srl3_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][45]_srl3_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][46]_srl3_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][47]_srl3_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][48]_srl3_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][49]_srl3_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][50]_srl3_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][51]_srl3_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][52]_srl3_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][53]_srl3_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][54]_srl3_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][55]_srl3_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][56]_srl3_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][57]_srl3_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][58]_srl3_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][59]_srl3_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][60]_srl3_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][61]_srl3_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][66]_srl3_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][69]_srl3_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][70]_srl3_n_0 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(Q[63]),
        .I1(Q[64]),
        .I2(Q[62]),
        .O(valid_length));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[2][0]_srl3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(\dout_reg[70]_0 ),
        .I1(first_iter_0_reg_160_pp0_iter9_reg),
        .I2(\dout_reg[70]_1 ),
        .I3(\dout_reg[70]_2 ),
        .I4(\dout_reg[70]_3 ),
        .O(push));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][30]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[2][30]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][31]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[2][31]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][32]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[2][32]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][33]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[2][33]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][34]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[2][34]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][35]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[2][35]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][36]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[2][36]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][37]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[2][37]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][38]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[2][38]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][39]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[2][39]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][40]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[2][40]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][41]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[2][41]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][42]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[2][42]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][43]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[2][43]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][44]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[2][44]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][45]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[2][45]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][46]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[2][46]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][47]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[2][47]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][48]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[2][48]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][49]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[2][49]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][50]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[2][50]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][51]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[2][51]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][52]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[2][52]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][53]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[2][53]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][54]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[2][54]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][55]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[2][55]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][56]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[2][56]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][57]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[2][57]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][58]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[2][58]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][59]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[2][59]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][60]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[2][60]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][61]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[2][61]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][66]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][66]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][66]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][69]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][69]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][69]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][70]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][70]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][70]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[70]_4 [0]),
        .A1(\dout_reg[70]_4 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[2][9]_srl3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__1
       (.I0(Q[64]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__1
       (.I0(Q[63]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[6]_i_1__1 
       (.I0(Q[62]),
        .O(D));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    tmp_valid_i_1__1
       (.I0(Q[63]),
        .I1(Q[64]),
        .I2(Q[62]),
        .I3(tmp_valid_reg_0),
        .I4(local_CHN_AWREADY),
        .I5(tmp_valid_reg),
        .O(\dout_reg[69]_0 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized1
   (\dout_reg[35]_0 ,
    push,
    \dout_reg[31]_0 ,
    Q,
    ap_clk,
    SR,
    pop);
  output [35:0]\dout_reg[35]_0 ;
  input push;
  input [31:0]\dout_reg[31]_0 ;
  input [4:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [31:0]\dout_reg[31]_0 ;
  wire [35:0]\dout_reg[35]_0 ;
  wire \mem_reg[30][0]_srl31_n_0 ;
  wire \mem_reg[30][10]_srl31_n_0 ;
  wire \mem_reg[30][11]_srl31_n_0 ;
  wire \mem_reg[30][12]_srl31_n_0 ;
  wire \mem_reg[30][13]_srl31_n_0 ;
  wire \mem_reg[30][14]_srl31_n_0 ;
  wire \mem_reg[30][15]_srl31_n_0 ;
  wire \mem_reg[30][16]_srl31_n_0 ;
  wire \mem_reg[30][17]_srl31_n_0 ;
  wire \mem_reg[30][18]_srl31_n_0 ;
  wire \mem_reg[30][19]_srl31_n_0 ;
  wire \mem_reg[30][1]_srl31_n_0 ;
  wire \mem_reg[30][20]_srl31_n_0 ;
  wire \mem_reg[30][21]_srl31_n_0 ;
  wire \mem_reg[30][22]_srl31_n_0 ;
  wire \mem_reg[30][23]_srl31_n_0 ;
  wire \mem_reg[30][24]_srl31_n_0 ;
  wire \mem_reg[30][25]_srl31_n_0 ;
  wire \mem_reg[30][26]_srl31_n_0 ;
  wire \mem_reg[30][27]_srl31_n_0 ;
  wire \mem_reg[30][28]_srl31_n_0 ;
  wire \mem_reg[30][29]_srl31_n_0 ;
  wire \mem_reg[30][2]_srl31_n_0 ;
  wire \mem_reg[30][30]_srl31_n_0 ;
  wire \mem_reg[30][31]_srl31_n_0 ;
  wire \mem_reg[30][32]_srl31_n_0 ;
  wire \mem_reg[30][33]_srl31_n_0 ;
  wire \mem_reg[30][34]_srl31_n_0 ;
  wire \mem_reg[30][35]_srl31_n_0 ;
  wire \mem_reg[30][3]_srl31_n_0 ;
  wire \mem_reg[30][4]_srl31_n_0 ;
  wire \mem_reg[30][5]_srl31_n_0 ;
  wire \mem_reg[30][6]_srl31_n_0 ;
  wire \mem_reg[30][7]_srl31_n_0 ;
  wire \mem_reg[30][8]_srl31_n_0 ;
  wire \mem_reg[30][9]_srl31_n_0 ;
  wire pop;
  wire push;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][0]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][10]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][11]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][12]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][13]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][14]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][15]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][16]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][17]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][18]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][19]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][1]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][20]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][21]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][22]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][23]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][24]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][25]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][26]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][27]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][28]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][29]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][2]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][30]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][31]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][32]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][33]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][34]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][35]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [35]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][3]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][4]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][5]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][6]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][7]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][8]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][9]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [0]),
        .Q(\mem_reg[30][0]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][10]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][10]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [10]),
        .Q(\mem_reg[30][10]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][11]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][11]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [11]),
        .Q(\mem_reg[30][11]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][12]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][12]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [12]),
        .Q(\mem_reg[30][12]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][13]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][13]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [13]),
        .Q(\mem_reg[30][13]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][14]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][14]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [14]),
        .Q(\mem_reg[30][14]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][15]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][15]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [15]),
        .Q(\mem_reg[30][15]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][16]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][16]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [16]),
        .Q(\mem_reg[30][16]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][17]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [17]),
        .Q(\mem_reg[30][17]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][18]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][18]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [18]),
        .Q(\mem_reg[30][18]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][19]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][19]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [19]),
        .Q(\mem_reg[30][19]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][1]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][1]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [1]),
        .Q(\mem_reg[30][1]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][20]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][20]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [20]),
        .Q(\mem_reg[30][20]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][21]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][21]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [21]),
        .Q(\mem_reg[30][21]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][22]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][22]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [22]),
        .Q(\mem_reg[30][22]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][23]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][23]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [23]),
        .Q(\mem_reg[30][23]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][24]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][24]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [24]),
        .Q(\mem_reg[30][24]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][25]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][25]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [25]),
        .Q(\mem_reg[30][25]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][26]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][26]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [26]),
        .Q(\mem_reg[30][26]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][27]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][27]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [27]),
        .Q(\mem_reg[30][27]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][28]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][28]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [28]),
        .Q(\mem_reg[30][28]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][29]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][29]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [29]),
        .Q(\mem_reg[30][29]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][2]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][2]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [2]),
        .Q(\mem_reg[30][2]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][30]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][30]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [30]),
        .Q(\mem_reg[30][30]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][31]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][31]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [31]),
        .Q(\mem_reg[30][31]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][32]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][32]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][32]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][33]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][33]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][33]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][34]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][34]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][34]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][35]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][35]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][35]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][3]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [3]),
        .Q(\mem_reg[30][3]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][4]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][4]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [4]),
        .Q(\mem_reg[30][4]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][5]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][5]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [5]),
        .Q(\mem_reg[30][5]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][6]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][6]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [6]),
        .Q(\mem_reg[30][6]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][7]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][7]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [7]),
        .Q(\mem_reg[30][7]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][8]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][8]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [8]),
        .Q(\mem_reg[30][8]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][9]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][9]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [9]),
        .Q(\mem_reg[30][9]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized2
   (pop_dout__0,
    \dout_reg[0]_0 ,
    E,
    dout_vld_reg,
    D,
    \raddr_reg[3] ,
    \mOutPtr_reg[0] ,
    s_ready_t_reg,
    \num_data_cnt_reg[0] ,
    dout_vld_reg_0,
    num_data_cnt1__0,
    dout_vld_reg_1,
    empty_n_reg,
    full_n_reg,
    valid_length,
    Q,
    ap_clk,
    SR,
    local_CHN_AWREADY,
    \num_data_cnt_reg[4] ,
    full_n_reg_0,
    wreq_valid,
    next_wreq,
    full_n_reg_1,
    empty_n_reg_0,
    \mOutPtr_reg[4] ,
    \num_data_cnt_reg[4]_0 ,
    dout_vld_reg_2,
    ost_resp_info,
    dout_vld_reg_3,
    pop_dout__0_0,
    \num_data_cnt_reg[1] ,
    sum_0_BVALID,
    icmp_ln11_reg_283_pp0_iter15_reg,
    ap_enable_reg_pp0_iter16,
    \num_data_cnt_reg[1]_0 ,
    empty_n_reg_1);
  output pop_dout__0;
  output \dout_reg[0]_0 ;
  output [0:0]E;
  output dout_vld_reg;
  output [2:0]D;
  output [0:0]\raddr_reg[3] ;
  output [3:0]\mOutPtr_reg[0] ;
  output [0:0]s_ready_t_reg;
  output [3:0]\num_data_cnt_reg[0] ;
  output [0:0]dout_vld_reg_0;
  output num_data_cnt1__0;
  output dout_vld_reg_1;
  output empty_n_reg;
  output full_n_reg;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input local_CHN_AWREADY;
  input \num_data_cnt_reg[4] ;
  input full_n_reg_0;
  input wreq_valid;
  input next_wreq;
  input full_n_reg_1;
  input empty_n_reg_0;
  input [4:0]\mOutPtr_reg[4] ;
  input [4:0]\num_data_cnt_reg[4]_0 ;
  input dout_vld_reg_2;
  input ost_resp_info;
  input [0:0]dout_vld_reg_3;
  input pop_dout__0_0;
  input \num_data_cnt_reg[1] ;
  input sum_0_BVALID;
  input icmp_ln11_reg_283_pp0_iter15_reg;
  input ap_enable_reg_pp0_iter16;
  input \num_data_cnt_reg[1]_0 ;
  input empty_n_reg_1;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter16;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire [0:0]dout_vld_reg_3;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire icmp_ln11_reg_283_pp0_iter15_reg;
  wire local_CHN_AWREADY;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire num_data_cnt1__0_0;
  wire [3:0]\num_data_cnt_reg[0] ;
  wire \num_data_cnt_reg[1] ;
  wire \num_data_cnt_reg[1]_0 ;
  wire \num_data_cnt_reg[4] ;
  wire [4:0]\num_data_cnt_reg[4]_0 ;
  wire ost_resp_info;
  wire p_13_in;
  wire p_17_in;
  wire pop;
  wire pop_dout__0;
  wire pop_dout__0_0;
  wire raddr118_out;
  wire [0:0]\raddr_reg[3] ;
  wire [0:0]s_ready_t_reg;
  wire sum_0_BVALID;
  wire valid_length;
  wire wreq_valid;

  LUT6 #(
    .INIT(64'hDD5D5D5D00000000)) 
    \dout[0]_i_1__1 
       (.I0(full_n_reg_1),
        .I1(dout_vld_reg_2),
        .I2(\dout_reg[0]_0 ),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_3),
        .I5(empty_n_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_0),
        .I1(full_n_reg_1),
        .I2(dout_vld_reg_2),
        .I3(\dout_reg[0]_0 ),
        .I4(ost_resp_info),
        .I5(dout_vld_reg_3),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFF5D005D005D00)) 
    empty_n_i_1__8
       (.I0(empty_n_reg_1),
        .I1(full_n_reg_1),
        .I2(dout_vld_reg),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(next_wreq),
        .O(dout_vld_reg_1));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__10
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(dout_vld_reg),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__8
       (.I0(\num_data_cnt_reg[4]_0 [3]),
        .I1(\num_data_cnt_reg[4]_0 [4]),
        .I2(\num_data_cnt_reg[4]_0 [2]),
        .I3(\num_data_cnt_reg[4]_0 [1]),
        .I4(\num_data_cnt_reg[4]_0 [0]),
        .I5(num_data_cnt1__0_0),
        .O(full_n1__4));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__7 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__6 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h77878888)) 
    \mOutPtr[4]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(next_wreq),
        .I2(full_n_reg_1),
        .I3(dout_vld_reg),
        .I4(empty_n_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[4]_i_3__5 
       (.I0(full_n_reg_1),
        .I1(dout_vld_reg_2),
        .I2(\dout_reg[0]_0 ),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_3),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \mOutPtr[4]_i_4__2 
       (.I0(next_wreq),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg),
        .I4(full_n_reg_1),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(pop_dout__0),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(local_CHN_AWREADY),
        .I1(\num_data_cnt_reg[4] ),
        .I2(full_n_reg_0),
        .I3(wreq_valid),
        .O(pop_dout__0));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__7 
       (.I0(\num_data_cnt_reg[4]_0 [0]),
        .I1(full_n_reg_1),
        .I2(dout_vld_reg),
        .I3(full_n_reg_0),
        .I4(next_wreq),
        .I5(\num_data_cnt_reg[4]_0 [1]),
        .O(\num_data_cnt_reg[0] [0]));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \num_data_cnt[2]_i_1__10 
       (.I0(full_n_reg_1),
        .I1(dout_vld_reg_2),
        .I2(\dout_reg[0]_0 ),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_3),
        .I5(pop_dout__0_0),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__7 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4]_0 [0]),
        .I2(\num_data_cnt_reg[4]_0 [2]),
        .I3(\num_data_cnt_reg[4]_0 [1]),
        .O(\num_data_cnt_reg[0] [1]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \num_data_cnt[2]_i_4 
       (.I0(dout_vld_reg),
        .I1(\num_data_cnt_reg[1] ),
        .I2(sum_0_BVALID),
        .I3(icmp_ln11_reg_283_pp0_iter15_reg),
        .I4(ap_enable_reg_pp0_iter16),
        .I5(\num_data_cnt_reg[1]_0 ),
        .O(num_data_cnt1__0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__6 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4]_0 [0]),
        .I2(\num_data_cnt_reg[4]_0 [1]),
        .I3(\num_data_cnt_reg[4]_0 [3]),
        .I4(\num_data_cnt_reg[4]_0 [2]),
        .O(\num_data_cnt_reg[0] [2]));
  LUT6 #(
    .INIT(64'h4FFFB000B000B000)) 
    \num_data_cnt[4]_i_1__2 
       (.I0(local_CHN_AWREADY),
        .I1(\num_data_cnt_reg[4] ),
        .I2(full_n_reg_0),
        .I3(wreq_valid),
        .I4(full_n_reg_1),
        .I5(dout_vld_reg),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__4 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4]_0 [0]),
        .I2(\num_data_cnt_reg[4]_0 [1]),
        .I3(\num_data_cnt_reg[4]_0 [2]),
        .I4(\num_data_cnt_reg[4]_0 [4]),
        .I5(\num_data_cnt_reg[4]_0 [3]),
        .O(\num_data_cnt_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000880888088808)) 
    \num_data_cnt[4]_i_3__4 
       (.I0(wreq_valid),
        .I1(full_n_reg_0),
        .I2(\num_data_cnt_reg[4] ),
        .I3(local_CHN_AWREADY),
        .I4(dout_vld_reg),
        .I5(full_n_reg_1),
        .O(num_data_cnt1__0_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__6 
       (.I0(Q[0]),
        .I1(empty_n_reg_0),
        .I2(p_17_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__4 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__3 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h008A8A8A)) 
    \raddr[3]_i_3__2 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg),
        .I2(full_n_reg_1),
        .I3(next_wreq),
        .I4(full_n_reg_0),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr[3]_i_4__1 
       (.I0(full_n_reg_1),
        .I1(dout_vld_reg),
        .I2(full_n_reg_0),
        .I3(next_wreq),
        .I4(empty_n_reg_0),
        .O(raddr118_out));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized2_1
   (ost_resp_info,
    full_n_reg,
    empty_n_reg,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    ursp_ready,
    wrsp_type,
    dout_vld_reg,
    dout_vld_reg_0,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    ost_ctrl_valid);
  output ost_resp_info;
  output full_n_reg;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ursp_ready;
  input wrsp_type;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input ost_ctrl_valid;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__2 
       (.I0(ursp_ready),
        .I1(wrsp_type),
        .I2(ost_resp_info),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(ost_resp_info),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_0),
        .I1(ursp_ready),
        .I2(wrsp_type),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__10
       (.I0(empty_n_reg_1),
        .I1(pop),
        .I2(empty_n_reg_2),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_srl__parameterized4
   (push,
    \dout_reg[63]_0 ,
    \dout_reg[63]_1 ,
    \dout_reg[63]_2 ,
    in,
    Q,
    ap_clk,
    SR,
    pop);
  output push;
  output [61:0]\dout_reg[63]_0 ;
  input \dout_reg[63]_1 ;
  input \dout_reg[63]_2 ;
  input [61:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]\dout_reg[63]_0 ;
  wire \dout_reg[63]_1 ;
  wire \dout_reg[63]_2 ;
  wire [61:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;

  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[63]_1 ),
        .I1(\dout_reg[63]_2 ),
        .O(push));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_store" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_store
   (wrsp_type,
    empty_n_reg,
    local_CHN_WVALID,
    full_n_reg,
    ursp_ready,
    local_CHN_AWVALID,
    local_CHN_BURST_WVALID,
    task_ap_ready,
    ap_loop_exit_ready,
    int_isr,
    push,
    dout_vld_reg,
    push_0,
    ap_enable_reg_pp0_iter1_reg,
    full_n_reg_0,
    full_n_reg_1,
    p_1_in,
    E,
    \conservative_gen.local_BURST_WVALID_reg_0 ,
    \dout_reg[35] ,
    D,
    \conservative_gen.local_BURST_WLEN_reg[3]_0 ,
    ap_clk,
    SR,
    dout_vld_reg_0,
    int_ap_ready_reg,
    Q,
    b_0_ARREADY,
    \first_iter_0_reg_160_reg[0] ,
    ap_enable_reg_pp0_iter1,
    a_0_ARREADY,
    \first_iter_0_reg_160_reg[0]_0 ,
    icmp_ln11_reg_283,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter9,
    a_0_RVALID,
    b_0_RVALID,
    int_ap_start_reg,
    \conservative_gen.num_beat_cnt_reg[0]_0 ,
    \conservative_gen.num_beat_cnt_reg[0]_1 ,
    int_ap_start_reg_0,
    ap_enable_reg_pp0_iter16,
    icmp_ln11_reg_283_pp0_iter15_reg,
    \i1_fu_94_reg[0] ,
    first_iter_0_reg_160_pp0_iter9_reg,
    ap_loop_init,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_CHN_AWREADY,
    dout_vld_reg_1,
    pop,
    p_4_in,
    ost_resp_info,
    \mOutPtr_reg[0] ,
    ost_resp_valid,
    in,
    \dout_reg[61] ,
    \dout_reg[31] );
  output wrsp_type;
  output empty_n_reg;
  output local_CHN_WVALID;
  output full_n_reg;
  output ursp_ready;
  output local_CHN_AWVALID;
  output local_CHN_BURST_WVALID;
  output task_ap_ready;
  output ap_loop_exit_ready;
  output int_isr;
  output push;
  output dout_vld_reg;
  output push_0;
  output ap_enable_reg_pp0_iter1_reg;
  output full_n_reg_0;
  output full_n_reg_1;
  output p_1_in;
  output [0:0]E;
  output [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  output [35:0]\dout_reg[35] ;
  output [66:0]D;
  output [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_0;
  input [0:0]int_ap_ready_reg;
  input [0:0]Q;
  input b_0_ARREADY;
  input \first_iter_0_reg_160_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input a_0_ARREADY;
  input \first_iter_0_reg_160_reg[0]_0 ;
  input icmp_ln11_reg_283;
  input ap_enable_reg_pp0_iter11;
  input ap_enable_reg_pp0_iter9;
  input a_0_RVALID;
  input b_0_RVALID;
  input int_ap_start_reg;
  input \conservative_gen.num_beat_cnt_reg[0]_0 ;
  input \conservative_gen.num_beat_cnt_reg[0]_1 ;
  input int_ap_start_reg_0;
  input ap_enable_reg_pp0_iter16;
  input icmp_ln11_reg_283_pp0_iter15_reg;
  input \i1_fu_94_reg[0] ;
  input first_iter_0_reg_160_pp0_iter9_reg;
  input ap_loop_init;
  input local_BURST_AWVALID;
  input local_BURST_WREADY;
  input local_CHN_AWREADY;
  input dout_vld_reg_1;
  input pop;
  input p_4_in;
  input ost_resp_info;
  input [0:0]\mOutPtr_reg[0] ;
  input ost_resp_valid;
  input [3:0]in;
  input [61:0]\dout_reg[61] ;
  input [31:0]\dout_reg[31] ;

  wire [66:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \_inferred__2/i__carry_n_1 ;
  wire \_inferred__2/i__carry_n_10 ;
  wire \_inferred__2/i__carry_n_11 ;
  wire \_inferred__2/i__carry_n_12 ;
  wire \_inferred__2/i__carry_n_13 ;
  wire \_inferred__2/i__carry_n_14 ;
  wire \_inferred__2/i__carry_n_15 ;
  wire \_inferred__2/i__carry_n_2 ;
  wire \_inferred__2/i__carry_n_3 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_7 ;
  wire \_inferred__2/i__carry_n_8 ;
  wire \_inferred__2/i__carry_n_9 ;
  wire a_0_ARREADY;
  wire a_0_RVALID;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready;
  wire ap_loop_init;
  wire b_0_ARREADY;
  wire b_0_RVALID;
  wire buff_wdata_n_5;
  wire \conservative_gen.fifo_burst_n_1 ;
  wire \conservative_gen.fifo_burst_n_10 ;
  wire \conservative_gen.fifo_burst_n_11 ;
  wire \conservative_gen.fifo_burst_n_12 ;
  wire \conservative_gen.fifo_burst_n_13 ;
  wire \conservative_gen.fifo_burst_n_14 ;
  wire \conservative_gen.fifo_burst_n_15 ;
  wire \conservative_gen.fifo_burst_n_16 ;
  wire \conservative_gen.fifo_burst_n_17 ;
  wire \conservative_gen.fifo_burst_n_18 ;
  wire \conservative_gen.fifo_burst_n_19 ;
  wire \conservative_gen.fifo_burst_n_2 ;
  wire \conservative_gen.fifo_burst_n_3 ;
  wire \conservative_gen.fifo_burst_n_4 ;
  wire \conservative_gen.fifo_burst_n_5 ;
  wire \conservative_gen.fifo_burst_n_6 ;
  wire \conservative_gen.fifo_burst_n_7 ;
  wire \conservative_gen.fifo_burst_n_8 ;
  wire \conservative_gen.fifo_burst_n_9 ;
  wire [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  wire [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  wire [7:0]\conservative_gen.num_beat_cnt ;
  wire \conservative_gen.num_beat_cnt_reg[0]_0 ;
  wire \conservative_gen.num_beat_cnt_reg[0]_1 ;
  wire [31:0]\dout_reg[31] ;
  wire [35:0]\dout_reg[35] ;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_5;
  wire first_iter_0_reg_160_pp0_iter9_reg;
  wire \first_iter_0_reg_160_reg[0] ;
  wire \first_iter_0_reg_160_reg[0]_0 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \i1_fu_94_reg[0] ;
  wire icmp_ln11_reg_283;
  wire icmp_ln11_reg_283_pp0_iter15_reg;
  wire [3:0]in;
  wire [0:0]int_ap_ready_reg;
  wire int_ap_start_reg;
  wire int_ap_start_reg_0;
  wire int_isr;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire local_CHN_AWREADY;
  wire local_CHN_AWVALID;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire [0:0]\mOutPtr_reg[0] ;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire num_data_cnt1__0_1;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire [1:1]p_0_in;
  wire p_17_in;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire pop_dout__0;
  wire pop_dout__0_0;
  wire push;
  wire push_0;
  wire push_2;
  wire push__0;
  wire sum_0_AWREADY;
  wire sum_0_BVALID;
  wire task_ap_ready;
  wire [17:6]tmp_len0;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire ursp_ready;
  wire user_resp_n_10;
  wire user_resp_n_12;
  wire user_resp_n_14;
  wire user_resp_n_16;
  wire user_resp_n_8;
  wire user_resp_n_9;
  wire valid_length;
  wire [6:2]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [7:7]\NLW__inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_tmp_len0_carry_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__2/i__carry 
       (.CI(user_resp_n_16),
        .CI_TOP(1'b0),
        .CO({\NLW__inferred__2/i__carry_CO_UNCONNECTED [7],\_inferred__2/i__carry_n_1 ,\_inferred__2/i__carry_n_2 ,\_inferred__2/i__carry_n_3 ,\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 ,\_inferred__2/i__carry_n_7 }),
        .DI({1'b0,\conservative_gen.fifo_burst_n_1 ,\conservative_gen.fifo_burst_n_2 ,\conservative_gen.fifo_burst_n_3 ,\conservative_gen.fifo_burst_n_4 ,\conservative_gen.fifo_burst_n_5 ,\conservative_gen.fifo_burst_n_6 ,push_2}),
        .O({\_inferred__2/i__carry_n_8 ,\_inferred__2/i__carry_n_9 ,\_inferred__2/i__carry_n_10 ,\_inferred__2/i__carry_n_11 ,\_inferred__2/i__carry_n_12 ,\_inferred__2/i__carry_n_13 ,\_inferred__2/i__carry_n_14 ,\_inferred__2/i__carry_n_15 }),
        .S({\conservative_gen.fifo_burst_n_11 ,\conservative_gen.fifo_burst_n_12 ,\conservative_gen.fifo_burst_n_13 ,\conservative_gen.fifo_burst_n_14 ,\conservative_gen.fifo_burst_n_15 ,\conservative_gen.fifo_burst_n_16 ,\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 }));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized1 buff_wdata
       (.E(user_resp_n_12),
        .SR(SR),
        .a_0_RVALID(a_0_RVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter11_reg(buff_wdata_n_5),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .b_0_RVALID(b_0_RVALID),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[35] (\dout_reg[35] ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .\first_iter_0_reg_160_reg[0] (\first_iter_0_reg_160_reg[0] ),
        .\first_iter_0_reg_160_reg[0]_0 (\first_iter_0_reg_160_reg[0]_0 ),
        .\first_iter_0_reg_160_reg[0]_1 (user_resp_n_9),
        .\first_iter_0_reg_160_reg[0]_2 (dout_vld_reg),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .icmp_ln11_reg_283(icmp_ln11_reg_283),
        .local_CHN_WVALID(local_CHN_WVALID),
        .num_data_cnt1__0(num_data_cnt1__0_1),
        .\num_data_cnt_reg[0]_0 (user_resp_n_14),
        .p_17_in(p_17_in),
        .p_4_in(p_4_in),
        .pop(pop),
        .push(push_2));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo \conservative_gen.fifo_burst 
       (.DI({\conservative_gen.fifo_burst_n_1 ,\conservative_gen.fifo_burst_n_2 ,\conservative_gen.fifo_burst_n_3 ,\conservative_gen.fifo_burst_n_4 ,\conservative_gen.fifo_burst_n_5 ,\conservative_gen.fifo_burst_n_6 }),
        .Q(\conservative_gen.num_beat_cnt ),
        .S({\conservative_gen.fifo_burst_n_11 ,\conservative_gen.fifo_burst_n_12 ,\conservative_gen.fifo_burst_n_13 ,\conservative_gen.fifo_burst_n_14 ,\conservative_gen.fifo_burst_n_15 ,\conservative_gen.fifo_burst_n_16 ,\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.local_BURST_WVALID_reg (local_CHN_BURST_WVALID),
        .\dout_reg[3] ({\conservative_gen.fifo_burst_n_7 ,\conservative_gen.fifo_burst_n_8 ,\conservative_gen.fifo_burst_n_9 ,\conservative_gen.fifo_burst_n_10 }),
        .in(in),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_0_in(p_0_in),
        .push(push_2),
        .s_ready_t_reg(\conservative_gen.fifo_burst_n_19 ));
  FDRE \conservative_gen.local_BURST_WLEN_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_10 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [0]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_9 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [1]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_8 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [2]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_7 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [3]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WVALID_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conservative_gen.fifo_burst_n_19 ),
        .Q(local_CHN_BURST_WVALID),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_15 ),
        .Q(\conservative_gen.num_beat_cnt [0]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_14 ),
        .Q(\conservative_gen.num_beat_cnt [1]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_13 ),
        .Q(\conservative_gen.num_beat_cnt [2]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_12 ),
        .Q(\conservative_gen.num_beat_cnt [3]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_11 ),
        .Q(\conservative_gen.num_beat_cnt [4]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_10 ),
        .Q(\conservative_gen.num_beat_cnt [5]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_9 ),
        .Q(\conservative_gen.num_beat_cnt [6]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(user_resp_n_10),
        .D(\_inferred__2/i__carry_n_8 ),
        .Q(\conservative_gen.num_beat_cnt [7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1 
       (.I0(local_CHN_BURST_WVALID),
        .I1(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[81]_i_1__1 
       (.I0(local_CHN_AWVALID),
        .I1(local_CHN_AWREADY),
        .O(E));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized0 fifo_wreq
       (.D(tmp_len0[6]),
        .Q({wreq_len[6:5],wreq_len[2],fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}),
        .S({fifo_wreq_n_70,fifo_wreq_n_71}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[69] (fifo_wreq_n_73),
        .\dout_reg[70] (\i1_fu_94_reg[0] ),
        .\dout_reg[70]_0 (user_resp_n_8),
        .\dout_reg[70]_1 (dout_vld_reg_1),
        .first_iter_0_reg_160_pp0_iter9_reg(first_iter_0_reg_160_pp0_iter9_reg),
        .\first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0 (fifo_wreq_n_2),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .pop_dout__0(pop_dout__0),
        .sum_0_AWREADY(sum_0_AWREADY),
        .tmp_valid_reg(local_CHN_AWVALID),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized2 fifo_wrsp
       (.E(fifo_wrsp_n_5),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(\mOutPtr_reg[0] ),
        .icmp_ln11_reg_283_pp0_iter15_reg(icmp_ln11_reg_283_pp0_iter15_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[1]_0 (fifo_wreq_n_2),
        .\num_data_cnt_reg[1]_1 (dout_vld_reg_1),
        .\num_data_cnt_reg[4]_0 (local_CHN_AWVALID),
        .ost_resp_info(ost_resp_info),
        .pop_dout__0(pop_dout__0),
        .pop_dout__0_0(pop_dout__0_0),
        .push__0(push__0),
        .sum_0_BVALID(sum_0_BVALID),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(wreq_len[2]),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[7:2],tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wreq_len[6:5]}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[7:3],tmp_len0[17],tmp_len0[8:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,fifo_wreq_n_70,fifo_wreq_n_71}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(D[66]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(D[65]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_73),
        .Q(local_CHN_AWVALID),
        .R(SR));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized3 user_resp
       (.E(user_resp_n_10),
        .Q(Q),
        .SR(SR),
        .a_0_ARREADY(a_0_ARREADY),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_loop_exit_ready(ap_loop_exit_ready),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_reg(user_resp_n_9),
        .b_0_ARREADY(b_0_ARREADY),
        .\conservative_gen.num_beat_cnt_reg[0] (user_resp_n_16),
        .\conservative_gen.num_beat_cnt_reg[0]_0 (\conservative_gen.num_beat_cnt_reg[0]_0 ),
        .\conservative_gen.num_beat_cnt_reg[0]_1 (\conservative_gen.num_beat_cnt_reg[0]_1 ),
        .\conservative_gen.num_beat_cnt_reg[0]_2 (p_0_in),
        .\conservative_gen.num_beat_cnt_reg[0]_3 (full_n_reg),
        .\conservative_gen.num_beat_cnt_reg[7] (\conservative_gen.num_beat_cnt [0]),
        .\dout_reg[0] (\first_iter_0_reg_160_reg[0] ),
        .\dout_reg[0]_0 (buff_wdata_n_5),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_1),
        .dout_vld_reg_2(fifo_wreq_n_2),
        .first_iter_0_reg_160_pp0_iter9_reg(first_iter_0_reg_160_pp0_iter9_reg),
        .\first_iter_0_reg_160_reg[0] (full_n_reg_1),
        .full_n_reg_0(ursp_ready),
        .full_n_reg_1(user_resp_n_12),
        .full_n_reg_2(user_resp_n_14),
        .\i1_fu_94_reg[0] (\i1_fu_94_reg[0] ),
        .icmp_ln11_reg_283_pp0_iter15_reg(icmp_ln11_reg_283_pp0_iter15_reg),
        .\icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0 (user_resp_n_8),
        .int_ap_ready_reg(int_ap_ready_reg),
        .int_ap_start_reg(int_ap_start_reg),
        .int_ap_start_reg_0(int_ap_start_reg_0),
        .int_isr(int_isr),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .num_data_cnt1__0(num_data_cnt1__0_1),
        .num_data_cnt1__0_2(num_data_cnt1__0),
        .\num_data_cnt_reg[2]_0 (fifo_wrsp_n_5),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_4_in(p_4_in),
        .pop(pop),
        .pop_dout__0(pop_dout__0_0),
        .push(push),
        .push_0(push_0),
        .push_1(push_2),
        .push__0(push__0),
        .sum_0_AWREADY(sum_0_AWREADY),
        .sum_0_BVALID(sum_0_BVALID),
        .task_ap_ready(task_ap_ready),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_throttle" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_throttle
   (local_BURST_AWREADY,
    s_ready_t_reg,
    local_BUS_WVALID_reg_0,
    m_axi_sum_WLAST,
    E,
    pop,
    m_axi_sum_AWVALID,
    dout_vld_reg,
    \data_p1_reg[67] ,
    m_axi_sum_WDATA,
    m_axi_sum_WSTRB,
    SR,
    ap_clk,
    ap_rst_n,
    local_CHN_BURST_WVALID,
    full_n_reg,
    local_CHN_WVALID,
    m_axi_sum_WREADY,
    \dout_reg[0] ,
    m_axi_sum_AWREADY,
    \data_p2_reg[3] ,
    in,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3]_0 );
  output local_BURST_AWREADY;
  output s_ready_t_reg;
  output local_BUS_WVALID_reg_0;
  output m_axi_sum_WLAST;
  output [0:0]E;
  output pop;
  output m_axi_sum_AWVALID;
  output dout_vld_reg;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_sum_WDATA;
  output [3:0]m_axi_sum_WSTRB;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_BURST_WVALID;
  input full_n_reg;
  input local_CHN_WVALID;
  input m_axi_sum_WREADY;
  input \dout_reg[0] ;
  input m_axi_sum_AWREADY;
  input [3:0]\data_p2_reg[3] ;
  input [61:0]in;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3]_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire \fifo_burst_gen[0].fifo_req_n_1 ;
  wire \fifo_burst_gen[0].fifo_req_n_10 ;
  wire \fifo_burst_gen[0].fifo_req_n_11 ;
  wire \fifo_burst_gen[0].fifo_req_n_12 ;
  wire \fifo_burst_gen[0].fifo_req_n_13 ;
  wire \fifo_burst_gen[0].fifo_req_n_14 ;
  wire \fifo_burst_gen[0].fifo_req_n_15 ;
  wire \fifo_burst_gen[0].fifo_req_n_16 ;
  wire \fifo_burst_gen[0].fifo_req_n_17 ;
  wire \fifo_burst_gen[0].fifo_req_n_18 ;
  wire \fifo_burst_gen[0].fifo_req_n_19 ;
  wire \fifo_burst_gen[0].fifo_req_n_20 ;
  wire \fifo_burst_gen[0].fifo_req_n_21 ;
  wire \fifo_burst_gen[0].fifo_req_n_22 ;
  wire \fifo_burst_gen[0].fifo_req_n_23 ;
  wire \fifo_burst_gen[0].fifo_req_n_24 ;
  wire \fifo_burst_gen[0].fifo_req_n_25 ;
  wire \fifo_burst_gen[0].fifo_req_n_26 ;
  wire \fifo_burst_gen[0].fifo_req_n_27 ;
  wire \fifo_burst_gen[0].fifo_req_n_28 ;
  wire \fifo_burst_gen[0].fifo_req_n_29 ;
  wire \fifo_burst_gen[0].fifo_req_n_30 ;
  wire \fifo_burst_gen[0].fifo_req_n_31 ;
  wire \fifo_burst_gen[0].fifo_req_n_32 ;
  wire \fifo_burst_gen[0].fifo_req_n_33 ;
  wire \fifo_burst_gen[0].fifo_req_n_34 ;
  wire \fifo_burst_gen[0].fifo_req_n_35 ;
  wire \fifo_burst_gen[0].fifo_req_n_36 ;
  wire \fifo_burst_gen[0].fifo_req_n_37 ;
  wire \fifo_burst_gen[0].fifo_req_n_38 ;
  wire \fifo_burst_gen[0].fifo_req_n_39 ;
  wire \fifo_burst_gen[0].fifo_req_n_4 ;
  wire \fifo_burst_gen[0].fifo_req_n_40 ;
  wire \fifo_burst_gen[0].fifo_req_n_41 ;
  wire \fifo_burst_gen[0].fifo_req_n_42 ;
  wire \fifo_burst_gen[0].fifo_req_n_43 ;
  wire \fifo_burst_gen[0].fifo_req_n_44 ;
  wire \fifo_burst_gen[0].fifo_req_n_45 ;
  wire \fifo_burst_gen[0].fifo_req_n_46 ;
  wire \fifo_burst_gen[0].fifo_req_n_47 ;
  wire \fifo_burst_gen[0].fifo_req_n_48 ;
  wire \fifo_burst_gen[0].fifo_req_n_49 ;
  wire \fifo_burst_gen[0].fifo_req_n_5 ;
  wire \fifo_burst_gen[0].fifo_req_n_50 ;
  wire \fifo_burst_gen[0].fifo_req_n_51 ;
  wire \fifo_burst_gen[0].fifo_req_n_52 ;
  wire \fifo_burst_gen[0].fifo_req_n_53 ;
  wire \fifo_burst_gen[0].fifo_req_n_54 ;
  wire \fifo_burst_gen[0].fifo_req_n_55 ;
  wire \fifo_burst_gen[0].fifo_req_n_56 ;
  wire \fifo_burst_gen[0].fifo_req_n_57 ;
  wire \fifo_burst_gen[0].fifo_req_n_58 ;
  wire \fifo_burst_gen[0].fifo_req_n_59 ;
  wire \fifo_burst_gen[0].fifo_req_n_6 ;
  wire \fifo_burst_gen[0].fifo_req_n_60 ;
  wire \fifo_burst_gen[0].fifo_req_n_61 ;
  wire \fifo_burst_gen[0].fifo_req_n_62 ;
  wire \fifo_burst_gen[0].fifo_req_n_63 ;
  wire \fifo_burst_gen[0].fifo_req_n_64 ;
  wire \fifo_burst_gen[0].fifo_req_n_65 ;
  wire \fifo_burst_gen[0].fifo_req_n_7 ;
  wire \fifo_burst_gen[0].fifo_req_n_8 ;
  wire \fifo_burst_gen[0].fifo_req_n_9 ;
  wire full_n_reg;
  wire [61:0]in;
  wire load_p2;
  wire local_BURST_AWREADY;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_BURST_WVALID;
  wire [35:0]\local_BUS_WSTRB_reg[3]_0 ;
  wire local_BUS_WVALID_reg_0;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_sum_AWREADY;
  wire m_axi_sum_AWVALID;
  wire [31:0]m_axi_sum_WDATA;
  wire m_axi_sum_WLAST;
  wire m_axi_sum_WREADY;
  wire [3:0]m_axi_sum_WSTRB;
  wire \num_beat_cnt[7]_i_4_n_0 ;
  wire [7:0]num_beat_cnt_reg;
  wire [7:0]p_0_in;
  wire p_6_in;
  wire pop;
  wire pop_0;
  wire ready_for_beat__0;
  wire ready_for_burst__0;
  wire rs_burst_n_1;
  wire rs_burst_n_10;
  wire rs_burst_n_13;
  wire rs_burst_n_14;
  wire rs_burst_n_7;
  wire rs_burst_n_8;
  wire rs_burst_n_9;
  wire rs_req_n_1;
  wire rs_req_n_3;
  wire s_ready_t_reg;

  FDRE burst_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(burst_handling0),
        .Q(burst_handling),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \dout[35]_i_2 
       (.I0(m_axi_sum_WREADY),
        .I1(local_BUS_WVALID_reg_0),
        .O(ready_for_beat__0));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized4 \fifo_burst_gen[0].fifo_req 
       (.E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\dout_reg[63] ({\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 ,\fifo_burst_gen[0].fifo_req_n_65 }),
        .empty_n_reg_0(\fifo_burst_gen[0].fifo_req_n_1 ),
        .full_n_reg_0(local_BURST_AWREADY),
        .full_n_reg_1(full_n_reg),
        .in(in),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .p_6_in(p_6_in),
        .pop(pop_0));
  FDRE \local_BUS_WDATA_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [0]),
        .Q(m_axi_sum_WDATA[0]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [10]),
        .Q(m_axi_sum_WDATA[10]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [11]),
        .Q(m_axi_sum_WDATA[11]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [12]),
        .Q(m_axi_sum_WDATA[12]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [13]),
        .Q(m_axi_sum_WDATA[13]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [14]),
        .Q(m_axi_sum_WDATA[14]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [15]),
        .Q(m_axi_sum_WDATA[15]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [16]),
        .Q(m_axi_sum_WDATA[16]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [17]),
        .Q(m_axi_sum_WDATA[17]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [18]),
        .Q(m_axi_sum_WDATA[18]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [19]),
        .Q(m_axi_sum_WDATA[19]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [1]),
        .Q(m_axi_sum_WDATA[1]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [20]),
        .Q(m_axi_sum_WDATA[20]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [21]),
        .Q(m_axi_sum_WDATA[21]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [22]),
        .Q(m_axi_sum_WDATA[22]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [23]),
        .Q(m_axi_sum_WDATA[23]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[24] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [24]),
        .Q(m_axi_sum_WDATA[24]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[25] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [25]),
        .Q(m_axi_sum_WDATA[25]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[26] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [26]),
        .Q(m_axi_sum_WDATA[26]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[27] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [27]),
        .Q(m_axi_sum_WDATA[27]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[28] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [28]),
        .Q(m_axi_sum_WDATA[28]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[29] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [29]),
        .Q(m_axi_sum_WDATA[29]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [2]),
        .Q(m_axi_sum_WDATA[2]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[30] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [30]),
        .Q(m_axi_sum_WDATA[30]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[31] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [31]),
        .Q(m_axi_sum_WDATA[31]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [3]),
        .Q(m_axi_sum_WDATA[3]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [4]),
        .Q(m_axi_sum_WDATA[4]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [5]),
        .Q(m_axi_sum_WDATA[5]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [6]),
        .Q(m_axi_sum_WDATA[6]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [7]),
        .Q(m_axi_sum_WDATA[7]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [8]),
        .Q(m_axi_sum_WDATA[8]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [9]),
        .Q(m_axi_sum_WDATA[9]),
        .R(rs_req_n_1));
  FDRE local_BUS_WLAST_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_14),
        .Q(m_axi_sum_WLAST),
        .R(SR));
  FDRE \local_BUS_WSTRB_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [32]),
        .Q(m_axi_sum_WSTRB[0]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WSTRB_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [33]),
        .Q(m_axi_sum_WSTRB[1]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WSTRB_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [34]),
        .Q(m_axi_sum_WSTRB[2]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WSTRB_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [35]),
        .Q(m_axi_sum_WSTRB[3]),
        .R(rs_req_n_1));
  FDRE local_BUS_WVALID_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_13),
        .Q(local_BUS_WVALID_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_beat_cnt[0]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[1]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[2]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_beat_cnt[3]_i_1 
       (.I0(num_beat_cnt_reg[1]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[2]),
        .I3(num_beat_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_beat_cnt[4]_i_1 
       (.I0(num_beat_cnt_reg[2]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[3]),
        .I4(num_beat_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_beat_cnt[5]_i_1 
       (.I0(num_beat_cnt_reg[3]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[0]),
        .I3(num_beat_cnt_reg[2]),
        .I4(num_beat_cnt_reg[4]),
        .I5(num_beat_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[6]_i_1 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[7]_i_3 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .I2(num_beat_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_beat_cnt[7]_i_4 
       (.I0(num_beat_cnt_reg[5]),
        .I1(num_beat_cnt_reg[3]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[0]),
        .I4(num_beat_cnt_reg[2]),
        .I5(num_beat_cnt_reg[4]),
        .O(\num_beat_cnt[7]_i_4_n_0 ));
  FDRE \num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(num_beat_cnt_reg[0]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(num_beat_cnt_reg[1]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(num_beat_cnt_reg[2]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(num_beat_cnt_reg[3]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(num_beat_cnt_reg[4]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(num_beat_cnt_reg[5]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(num_beat_cnt_reg[6]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(num_beat_cnt_reg[7]),
        .R(rs_burst_n_1));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice__parameterized0 rs_burst
       (.Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_burst_n_1),
        .burst_handling(burst_handling),
        .burst_handling0(burst_handling0),
        .burst_valid(burst_valid),
        .\data_p1_reg[3]_0 ({rs_burst_n_7,rs_burst_n_8,rs_burst_n_9,rs_burst_n_10}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[3]_1 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[63] (\fifo_burst_gen[0].fifo_req_n_1 ),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .local_BUS_WLAST_reg(local_BUS_WVALID_reg_0),
        .local_BUS_WVALID_reg(rs_burst_n_14),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_sum_WLAST(m_axi_sum_WLAST),
        .m_axi_sum_WREADY(m_axi_sum_WREADY),
        .p_6_in(p_6_in),
        .pop(pop),
        .pop_0(pop_0),
        .ready_for_beat__0(ready_for_beat__0),
        .ready_for_burst__0(ready_for_burst__0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(num_beat_cnt_reg),
        .\state_reg[0]_0 (rs_burst_n_13));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice__parameterized1 rs_req
       (.D({rs_burst_n_7,rs_burst_n_8,rs_burst_n_9,rs_burst_n_10,\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 ,\fifo_burst_gen[0].fifo_req_n_65 }),
        .E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_1(rs_req_n_3),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .dout_vld_reg(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_sum_AWREADY(m_axi_sum_AWREADY),
        .m_axi_sum_AWVALID(m_axi_sum_AWVALID),
        .m_axi_sum_WREADY(m_axi_sum_WREADY),
        .\num_beat_cnt_reg[7] (local_BUS_WVALID_reg_0),
        .ready_for_burst__0(ready_for_burst__0));
endmodule

(* ORIG_REF_NAME = "top_kernel_sum_m_axi_write" *) 
module bd_0_hls_inst_0_top_kernel_sum_m_axi_write
   (ost_resp_info,
    SR,
    ost_resp_valid,
    local_CHN_AWREADY,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_BUS_WVALID_reg,
    m_axi_sum_WLAST,
    s_ready_t_reg,
    p_4_in,
    pop,
    Q,
    m_axi_sum_AWVALID,
    dout_vld_reg,
    \could_multi_bursts.burst_len_reg[3] ,
    \data_p1_reg[67] ,
    m_axi_sum_WDATA,
    m_axi_sum_WSTRB,
    ap_clk,
    ap_rst_n,
    local_CHN_BURST_WVALID,
    local_CHN_WVALID,
    m_axi_sum_WREADY,
    \dout_reg[0] ,
    p_1_in,
    local_CHN_AWVALID,
    ursp_ready,
    wrsp_type,
    m_axi_sum_BVALID,
    m_axi_sum_AWREADY,
    D,
    \data_p2_reg[3] ,
    E,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3] );
  output ost_resp_info;
  output [0:0]SR;
  output ost_resp_valid;
  output local_CHN_AWREADY;
  output local_BURST_AWVALID;
  output local_BURST_WREADY;
  output local_BUS_WVALID_reg;
  output m_axi_sum_WLAST;
  output s_ready_t_reg;
  output p_4_in;
  output pop;
  output [0:0]Q;
  output m_axi_sum_AWVALID;
  output dout_vld_reg;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_sum_WDATA;
  output [3:0]m_axi_sum_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_BURST_WVALID;
  input local_CHN_WVALID;
  input m_axi_sum_WREADY;
  input \dout_reg[0] ;
  input p_1_in;
  input local_CHN_AWVALID;
  input ursp_ready;
  input wrsp_type;
  input m_axi_sum_BVALID;
  input m_axi_sum_AWREADY;
  input [66:0]D;
  input [3:0]\data_p2_reg[3] ;
  input [0:0]E;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3] ;

  wire [66:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire [63:2]local_BURST_AWADDR;
  wire local_BURST_AWREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire [35:0]\local_BUS_WSTRB_reg[3] ;
  wire local_BUS_WVALID_reg;
  wire local_CHN_AWREADY;
  wire local_CHN_AWVALID;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_sum_AWREADY;
  wire m_axi_sum_AWVALID;
  wire m_axi_sum_BVALID;
  wire [31:0]m_axi_sum_WDATA;
  wire m_axi_sum_WLAST;
  wire m_axi_sum_WREADY;
  wire [3:0]m_axi_sum_WSTRB;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wrsp_type;

  bd_0_hls_inst_0_top_kernel_sum_m_axi_fifo__parameterized2_0 \fifo_resp_gen[0].fifo_resp 
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(ost_resp_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_info(ost_resp_info),
        .p_1_in(p_1_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_reg_slice__parameterized2 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_sum_BVALID(m_axi_sum_BVALID),
        .p_1_in(p_1_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_burst_converter wreq_burst_conv
       (.D(D),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3] (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg (local_BURST_AWVALID),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .s_ready_t_reg(local_CHN_AWREADY));
  bd_0_hls_inst_0_top_kernel_sum_m_axi_throttle wreq_throttle
       (.E(p_4_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (\data_p2_reg[3] ),
        .\data_p2_reg[3]_0 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .dout_vld_reg(dout_vld_reg),
        .full_n_reg(local_BURST_AWVALID),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .\local_BUS_WSTRB_reg[3]_0 (\local_BUS_WSTRB_reg[3] ),
        .local_BUS_WVALID_reg_0(local_BUS_WVALID_reg),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_sum_AWREADY(m_axi_sum_AWREADY),
        .m_axi_sum_AWVALID(m_axi_sum_AWVALID),
        .m_axi_sum_WDATA(m_axi_sum_WDATA),
        .m_axi_sum_WLAST(m_axi_sum_WLAST),
        .m_axi_sum_WREADY(m_axi_sum_WREADY),
        .m_axi_sum_WSTRB(m_axi_sum_WSTRB),
        .pop(pop),
        .s_ready_t_reg(local_BURST_WREADY));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
