// Seed: 1471425570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_7;
  wire id_8;
  assign id_8 = id_7[1];
endmodule
module module_1 (
    input  logic id_0,
    input  uwire id_1,
    input  logic id_2,
    output logic id_3
);
  always @('d0) begin
    id_3 <= id_2;
    #1 id_3 <= id_0;
  end
  id_5(
      .id_0(1 == 1), .id_1(1), .id_2(!id_1), .id_3(~id_2), .id_4(1 !=? 1 * 1 + $display)
  );
  wor id_6;
  assign id_3 = 1;
  assign id_6 = 1;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  );
  wire id_7;
  wire id_8;
  initial begin
    id_3 <= 1 & 1 & id_1;
  end
endmodule
