\hypertarget{struct_r_c_c___type_def}{\section{R\-C\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_c_c___type_def}\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}}
}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{P\-L\-L\-C\-F\-G\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{C\-F\-G\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{C\-I\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{A\-H\-B1\-R\-S\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{A\-H\-B2\-R\-S\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{A\-H\-B3\-R\-S\-T\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{A\-P\-B1\-R\-S\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{A\-P\-B2\-R\-S\-T\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}2\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{A\-H\-B1\-E\-N\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{A\-H\-B2\-E\-N\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{A\-H\-B3\-E\-N\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{A\-P\-B1\-E\-N\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{A\-P\-B2\-E\-N\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}{R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}2\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{A\-H\-B1\-L\-P\-E\-N\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{A\-H\-B2\-L\-P\-E\-N\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{A\-H\-B3\-L\-P\-E\-N\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{A\-P\-B1\-L\-P\-E\-N\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{A\-P\-B2\-L\-P\-E\-N\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}2\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{B\-D\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{C\-S\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}{R\-E\-S\-E\-R\-V\-E\-D6} \mbox{[}2\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{S\-S\-C\-G\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{P\-L\-L\-I2\-S\-C\-F\-G\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Reset and Clock Control. 

\subsection{Field Documentation}
\hypertarget{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B1\-E\-N\-R@{A\-H\-B1\-E\-N\-R}}
\index{A\-H\-B1\-E\-N\-R@{A\-H\-B1\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B1\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B1\-E\-N\-R}}\label{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}
R\-C\-C A\-H\-B1 peripheral clock register, Address offset\-: 0x30 \hypertarget{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B1\-L\-P\-E\-N\-R@{A\-H\-B1\-L\-P\-E\-N\-R}}
\index{A\-H\-B1\-L\-P\-E\-N\-R@{A\-H\-B1\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B1\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B1\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}
R\-C\-C A\-H\-B1 peripheral clock enable in low power mode register, Address offset\-: 0x50 \hypertarget{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B1\-R\-S\-T\-R@{A\-H\-B1\-R\-S\-T\-R}}
\index{A\-H\-B1\-R\-S\-T\-R@{A\-H\-B1\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B1\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B1\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}
R\-C\-C A\-H\-B1 peripheral reset register, Address offset\-: 0x10 \hypertarget{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B2\-E\-N\-R@{A\-H\-B2\-E\-N\-R}}
\index{A\-H\-B2\-E\-N\-R@{A\-H\-B2\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B2\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B2\-E\-N\-R}}\label{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}
R\-C\-C A\-H\-B2 peripheral clock register, Address offset\-: 0x34 \hypertarget{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B2\-L\-P\-E\-N\-R@{A\-H\-B2\-L\-P\-E\-N\-R}}
\index{A\-H\-B2\-L\-P\-E\-N\-R@{A\-H\-B2\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B2\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B2\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}
R\-C\-C A\-H\-B2 peripheral clock enable in low power mode register, Address offset\-: 0x54 \hypertarget{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B2\-R\-S\-T\-R@{A\-H\-B2\-R\-S\-T\-R}}
\index{A\-H\-B2\-R\-S\-T\-R@{A\-H\-B2\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B2\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B2\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}
R\-C\-C A\-H\-B2 peripheral reset register, Address offset\-: 0x14 \hypertarget{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B3\-E\-N\-R@{A\-H\-B3\-E\-N\-R}}
\index{A\-H\-B3\-E\-N\-R@{A\-H\-B3\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B3\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B3\-E\-N\-R}}\label{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}
R\-C\-C A\-H\-B3 peripheral clock register, Address offset\-: 0x38 \hypertarget{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B3\-L\-P\-E\-N\-R@{A\-H\-B3\-L\-P\-E\-N\-R}}
\index{A\-H\-B3\-L\-P\-E\-N\-R@{A\-H\-B3\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B3\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B3\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}
R\-C\-C A\-H\-B3 peripheral clock enable in low power mode register, Address offset\-: 0x58 \hypertarget{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B3\-R\-S\-T\-R@{A\-H\-B3\-R\-S\-T\-R}}
\index{A\-H\-B3\-R\-S\-T\-R@{A\-H\-B3\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B3\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-H\-B3\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}
R\-C\-C A\-H\-B3 peripheral reset register, Address offset\-: 0x18 \hypertarget{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-E\-N\-R@{A\-P\-B1\-E\-N\-R}}
\index{A\-P\-B1\-E\-N\-R@{A\-P\-B1\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B1\-E\-N\-R}}\label{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}
R\-C\-C A\-P\-B1 peripheral clock enable register, Address offset\-: 0x40 \hypertarget{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-L\-P\-E\-N\-R@{A\-P\-B1\-L\-P\-E\-N\-R}}
\index{A\-P\-B1\-L\-P\-E\-N\-R@{A\-P\-B1\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B1\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}
R\-C\-C A\-P\-B1 peripheral clock enable in low power mode register, Address offset\-: 0x60 \hypertarget{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-R\-S\-T\-R@{A\-P\-B1\-R\-S\-T\-R}}
\index{A\-P\-B1\-R\-S\-T\-R@{A\-P\-B1\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B1\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}
R\-C\-C A\-P\-B1 peripheral reset register, Address offset\-: 0x20 \hypertarget{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-E\-N\-R@{A\-P\-B2\-E\-N\-R}}
\index{A\-P\-B2\-E\-N\-R@{A\-P\-B2\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B2\-E\-N\-R}}\label{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}
R\-C\-C A\-P\-B2 peripheral clock enable register, Address offset\-: 0x44 \hypertarget{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-L\-P\-E\-N\-R@{A\-P\-B2\-L\-P\-E\-N\-R}}
\index{A\-P\-B2\-L\-P\-E\-N\-R@{A\-P\-B2\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B2\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}
R\-C\-C A\-P\-B2 peripheral clock enable in low power mode register, Address offset\-: 0x64 \hypertarget{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-R\-S\-T\-R@{A\-P\-B2\-R\-S\-T\-R}}
\index{A\-P\-B2\-R\-S\-T\-R@{A\-P\-B2\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B2\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}
R\-C\-C A\-P\-B2 peripheral reset register, Address offset\-: 0x24 \hypertarget{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!B\-D\-C\-R@{B\-D\-C\-R}}
\index{B\-D\-C\-R@{B\-D\-C\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-D\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-D\-C\-R}}\label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}
R\-C\-C Backup domain control register, Address offset\-: 0x70 \hypertarget{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-F\-G\-R@{C\-F\-G\-R}}
\index{C\-F\-G\-R@{C\-F\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-F\-G\-R}}\label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}
R\-C\-C clock configuration register, Address offset\-: 0x08 \hypertarget{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-I\-R@{C\-I\-R}}
\index{C\-I\-R@{C\-I\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-I\-R}}\label{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}
R\-C\-C clock interrupt register, Address offset\-: 0x0\-C \hypertarget{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R}}\label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
R\-C\-C clock control register, Address offset\-: 0x00 \hypertarget{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-S\-R@{C\-S\-R}}
\index{C\-S\-R@{C\-S\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-S\-R}}\label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}
R\-C\-C clock control \& status register, Address offset\-: 0x74 \hypertarget{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!P\-L\-L\-C\-F\-G\-R@{P\-L\-L\-C\-F\-G\-R}}
\index{P\-L\-L\-C\-F\-G\-R@{P\-L\-L\-C\-F\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{P\-L\-L\-C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-L\-L\-C\-F\-G\-R}}\label{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}
R\-C\-C P\-L\-L configuration register, Address offset\-: 0x04 \hypertarget{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!P\-L\-L\-I2\-S\-C\-F\-G\-R@{P\-L\-L\-I2\-S\-C\-F\-G\-R}}
\index{P\-L\-L\-I2\-S\-C\-F\-G\-R@{P\-L\-L\-I2\-S\-C\-F\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{P\-L\-L\-I2\-S\-C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-L\-L\-I2\-S\-C\-F\-G\-R}}\label{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}
R\-C\-C P\-L\-L\-I2\-S configuration register, Address offset\-: 0x84 \hypertarget{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}
Reserved, 0x1\-C \hypertarget{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}2\mbox{]}}}\label{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}
Reserved, 0x28-\/0x2\-C \hypertarget{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}
Reserved, 0x3\-C \hypertarget{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D3\mbox{[}2\mbox{]}}}\label{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}
Reserved, 0x48-\/0x4\-C \hypertarget{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}
Reserved, 0x5\-C \hypertarget{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D5\mbox{[}2\mbox{]}}}\label{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}
Reserved, 0x68-\/0x6\-C \hypertarget{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D6\mbox{[}2\mbox{]}}}\label{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}
Reserved, 0x78-\/0x7\-C \hypertarget{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!S\-S\-C\-G\-R@{S\-S\-C\-G\-R}}
\index{S\-S\-C\-G\-R@{S\-S\-C\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-S\-C\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-S\-C\-G\-R}}\label{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}
R\-C\-C spread spectrum clock generation register, Address offset\-: 0x80 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
