SCHEMATIC START ;
// created by map version G.38 on Sun Feb 04 09:18:09 2007 
COMP "sData<10>" LOCATE =  SITE "C12" LEVEL 1; 
COMP "sData<11>" LOCATE =  SITE "B14" LEVEL 1; 
COMP "sData<12>" LOCATE =  SITE "D14" LEVEL 1; 
COMP "sData<13>" LOCATE =  SITE "C16" LEVEL 1; 
COMP "sData<14>" LOCATE =  SITE "F12" LEVEL 1; 
COMP "sData<15>" LOCATE =  SITE "F13" LEVEL 1; 
COMP "cas_n" LOCATE =  SITE "A10" LEVEL 1; 
COMP "ras_n" LOCATE =  SITE "A9" LEVEL 1; 
COMP "green<0>" LOCATE =  SITE "A8" LEVEL 1; 
COMP "green<1>" LOCATE =  SITE "A5" LEVEL 1; 
COMP "green<2>" LOCATE =  SITE "C3" LEVEL 1; 
COMP "red<0>" LOCATE =  SITE "C8" LEVEL 1; 
COMP "red<1>" LOCATE =  SITE "D6" LEVEL 1; 
COMP "red<2>" LOCATE =  SITE "B1" LEVEL 1; 
COMP "rst_n" LOCATE =  SITE "E11" LEVEL 1; 
COMP "cs_n" LOCATE =  SITE "B8" LEVEL 1; 
COMP "dqmh" LOCATE =  SITE "D9" LEVEL 1; 
COMP "dqml" LOCATE =  SITE "C10" LEVEL 1; 
COMP "sAddr<10>" LOCATE =  SITE "B6" LEVEL 1; 
COMP "sAddr<11>" LOCATE =  SITE "C5" LEVEL 1; 
COMP "sAddr<12>" LOCATE =  SITE "C6" LEVEL 1; 
COMP "vsync_n" LOCATE =  SITE "D8" LEVEL 1; 
COMP "sclk" LOCATE =  SITE "E10" LEVEL 1; 
COMP "we_n" LOCATE =  SITE "B10" LEVEL 1; 
COMP "blue<0>" LOCATE =  SITE "C9" LEVEL 1; 
COMP "blue<1>" LOCATE =  SITE "E7" LEVEL 1; 
COMP "blue<2>" LOCATE =  SITE "D5" LEVEL 1; 
COMP "cke" LOCATE =  SITE "D7" LEVEL 1; 
COMP "clk" LOCATE =  SITE "T9" LEVEL 1; 
COMP "ba<0>" LOCATE =  SITE "A7" LEVEL 1; 
COMP "ba<1>" LOCATE =  SITE "C7" LEVEL 1; 
COMP "hsync_n" LOCATE =  SITE "B7" LEVEL 1; 
COMP "sAddr<0>" LOCATE =  SITE "B5" LEVEL 1; 
COMP "sAddr<1>" LOCATE =  SITE "A4" LEVEL 1; 
COMP "sAddr<2>" LOCATE =  SITE "B4" LEVEL 1; 
COMP "sAddr<3>" LOCATE =  SITE "E6" LEVEL 1; 
COMP "sAddr<4>" LOCATE =  SITE "E3" LEVEL 1; 
COMP "sAddr<5>" LOCATE =  SITE "C1" LEVEL 1; 
COMP "sAddr<6>" LOCATE =  SITE "E4" LEVEL 1; 
COMP "sAddr<7>" LOCATE =  SITE "D3" LEVEL 1; 
COMP "sAddr<8>" LOCATE =  SITE "C2" LEVEL 1; 
COMP "sAddr<9>" LOCATE =  SITE "A3" LEVEL 1; 
COMP "sclkfb" LOCATE =  SITE "N8" LEVEL 1; 
COMP "sData<0>" LOCATE =  SITE "C15" LEVEL 1; 
COMP "sData<1>" LOCATE =  SITE "D12" LEVEL 1; 
COMP "sData<2>" LOCATE =  SITE "A14" LEVEL 1; 
COMP "sData<3>" LOCATE =  SITE "B13" LEVEL 1; 
COMP "sData<4>" LOCATE =  SITE "D11" LEVEL 1; 
COMP "sData<5>" LOCATE =  SITE "A12" LEVEL 1; 
COMP "sData<6>" LOCATE =  SITE "C11" LEVEL 1; 
COMP "sData<7>" LOCATE =  SITE "D10" LEVEL 1; 
COMP "sData<8>" LOCATE =  SITE "B11" LEVEL 1; 
COMP "sData<9>" LOCATE =  SITE "B12" LEVEL 1; 
PIN "u1_fifo_bram1.A_pins<53>" = NET "clk1x" BEL "u1_fifo_bram1.A" ;
PIN "u1_fifo_bram1.B_pins<53>" = NET "clk1x" BEL "u1_fifo_bram1.B" ;
TIMEGRP "u0_int_clk1x" = BEL "address_23" BEL "address_0" BEL "address_1" BEL 
"address_2" BEL "address_3" BEL "address_4" BEL "address_5" BEL "address_6" BEL 
"address_7" BEL "address_8" BEL "address_9" BEL "address_10" BEL "address_11" 
BEL "address_12" BEL "address_13" BEL "address_14" BEL "address_15" BEL 
"address_16" BEL "address_17" BEL "address_18" BEL "address_19" BEL "address_20"
 BEL "address_21" BEL "address_22" BEL "u0_u1_nopCntr_r_13" BEL 
"u0_u1_refTimer_r_0" BEL "u0_u1_cmd_r_4" BEL "u0_u1_ba_r_1" BEL "u0_u1_cmd_r_3" 
BEL "u0_u1_refTimer_r_8" BEL "u0_u1_nopCntr_r_12" BEL "u0_u1_nopCntr_r_11" BEL 
"u0_u1_nopCntr_r_14" BEL "u0_u1_nopCntr_r_16" BEL "u0_u1_nopCntr_r_15" BEL 
"u0_u1_cmd_r_1" BEL "u0_u1_nopCntr_r_10" BEL "u0_u1_nopCntr_r_17" BEL 
"u0_u1_refTimer_r_9" BEL "u0_u1_state_r_FFd1" BEL "u0_u1_state_r_FFd2" BEL 
"u0_u1_state_r_FFd3" BEL "u0_u1_state_r_FFd4" BEL "u0_u1_state_r_FFd5" BEL 
"u0_u1_state_r_FFd6" BEL "u0_u1_state_r_FFd7" BEL "u0_u1_state_r_FFd8" BEL 
"u0_u1_hDOut_r_15" BEL "u0_u1_sAddr_r_12" BEL "u1_fifo_rd_addr_3" BEL 
"u0_u1_rdPipeline_r_3" BEL "u0_u1_refTimer_r_2" BEL "u1_fifo_rd_addr_6" BEL 
"u0_u1_activeBank_r_1" BEL "u0_u1_activeRow_r_12" BEL "u0_u1_activeFlag_r" BEL 
"u0_u1_rfshCntr_r_13" BEL "u0_u1_timer_r_14" BEL "u0_u1_refTimer_r_7" BEL 
"u0_u1_rasTimer_r_2" BEL "u0_u1_cmd_r_2" BEL "u0_u1_nopCntr_r_19" BEL 
"u1_fifo_rd_addr_5" BEL "u0_u1_rdPipeline_r_4" BEL "u0_u1_rdPipeline_r_2" BEL 
"u0_u1_cke_r" BEL "u0_u1_nopCntr_r_18" BEL "u0_u1_rdPipeline_r_0" BEL 
"u0_u1_refTimer_r_6" BEL "u0_u1_refTimer_r_5" BEL "u0_u1_refTimer_r_4" BEL 
"u0_u1_refTimer_r_3" BEL "u0_u1_hDOut_r_0" BEL "u0_u1_hDOut_r_1" BEL 
"u0_u1_hDOut_r_2" BEL "u0_u1_hDOut_r_3" BEL "u0_u1_hDOut_r_4" BEL 
"u0_u1_hDOut_r_5" BEL "u0_u1_hDOut_r_6" BEL "u0_u1_hDOut_r_7" BEL 
"u0_u1_hDOut_r_8" BEL "u0_u1_hDOut_r_9" BEL "u0_u1_hDOut_r_10" BEL 
"u0_u1_hDOut_r_11" BEL "u0_u1_hDOut_r_12" BEL "u0_u1_hDOut_r_13" BEL 
"u0_u1_hDOut_r_14" BEL "u0_u1_ba_r_0" BEL "u0_u1_refTimer_r_1" BEL 
"u0_u1_sAddr_r_0" BEL "u0_u1_sAddr_r_1" BEL "u0_u1_sAddr_r_2" BEL 
"u0_u1_sAddr_r_3" BEL "u0_u1_sAddr_r_4" BEL "u0_u1_sAddr_r_5" BEL 
"u0_u1_sAddr_r_6" BEL "u0_u1_sAddr_r_7" BEL "u0_u1_sAddr_r_8" BEL 
"u0_u1_sAddr_r_9" BEL "u0_u1_sAddr_r_10" BEL "u0_u1_sAddr_r_11" BEL 
"u0_u1_activeBank_r_0" BEL "u0_u1_activeRow_r_0" BEL "u0_u1_activeRow_r_1" BEL 
"u0_u1_activeRow_r_2" BEL "u0_u1_activeRow_r_3" BEL "u0_u1_activeRow_r_4" BEL 
"u0_u1_activeRow_r_5" BEL "u0_u1_activeRow_r_6" BEL "u0_u1_activeRow_r_7" BEL 
"u0_u1_activeRow_r_8" BEL "u0_u1_activeRow_r_9" BEL "u0_u1_activeRow_r_10" BEL 
"u0_u1_activeRow_r_11" BEL "u0_u1_rdPipeline_r_1" BEL "u0_u1_rfshCntr_r_0" BEL 
"u0_u1_rfshCntr_r_1" BEL "u0_u1_rfshCntr_r_2" BEL "u0_u1_rfshCntr_r_3" BEL 
"u0_u1_rfshCntr_r_4" BEL "u0_u1_rfshCntr_r_5" BEL "u0_u1_rfshCntr_r_6" BEL 
"u0_u1_rfshCntr_r_7" BEL "u0_u1_rfshCntr_r_8" BEL "u0_u1_rfshCntr_r_9" BEL 
"u0_u1_rfshCntr_r_10" BEL "u0_u1_rfshCntr_r_11" BEL "u0_u1_rfshCntr_r_12" BEL 
"u0_u1_timer_r_0" BEL "u0_u1_timer_r_1" BEL "u0_u1_timer_r_2" BEL 
"u0_u1_timer_r_3" BEL "u0_u1_timer_r_4" BEL "u0_u1_timer_r_5" BEL 
"u0_u1_timer_r_6" BEL "u0_u1_timer_r_7" BEL "u0_u1_timer_r_8" BEL 
"u0_u1_timer_r_9" BEL "u0_u1_timer_r_10" BEL "u0_u1_timer_r_11" BEL 
"u0_u1_timer_r_12" BEL "u0_u1_timer_r_13" BEL "u0_u1_rasTimer_r_0" BEL 
"u0_u1_rasTimer_r_1" BEL "u0_u1_nopCntr_r_0" BEL "u0_u1_nopCntr_r_1" BEL 
"u0_u1_nopCntr_r_2" BEL "u0_u1_nopCntr_r_3" BEL "u0_u1_nopCntr_r_4" BEL 
"u0_u1_nopCntr_r_5" BEL "u0_u1_nopCntr_r_6" BEL "u0_u1_nopCntr_r_7" BEL 
"u0_u1_nopCntr_r_8" BEL "u0_u1_nopCntr_r_9" BEL "u1_fifo_rd_addr_2" BEL 
"u1_rgb_r_8" BEL "u1_pixel_data_r_15" BEL "u1_fifo_rd_addr_4" BEL "u1_hsync_r_3"
 BEL "u1_rd_r" BEL "u1_eof_r" BEL "u1_cke" BEL "u1_clk_div_cnt_6" BEL 
"u1_pixel_data_r_0" BEL "u1_pixel_data_r_1" BEL "u1_pixel_data_r_2" BEL 
"u1_pixel_data_r_3" BEL "u1_pixel_data_r_4" BEL "u1_pixel_data_r_5" BEL 
"u1_pixel_data_r_6" BEL "u1_pixel_data_r_7" BEL "u1_pixel_data_r_8" BEL 
"u1_pixel_data_r_9" BEL "u1_pixel_data_r_10" BEL "u1_pixel_data_r_11" BEL 
"u1_pixel_data_r_12" BEL "u1_pixel_data_r_13" BEL "u1_pixel_data_r_14" BEL 
"u1_rgb_r_0" BEL "u1_rgb_r_1" BEL "u1_rgb_r_2" BEL "u1_hsync_r_2" BEL 
"u1_rgb_r_4" BEL "u1_rgb_r_5" BEL "u1_rgb_r_6" BEL "u1_rgb_r_7" BEL 
"u1_blank_r_1" BEL "u1_blank_r_2" BEL "u1_hsync_r_1" BEL "u1_clk_div_cnt_7" BEL 
"u1_clk_div_cnt_5" BEL "u1_clk_div_cnt_0" BEL "u1_clk_div_cnt_1" BEL 
"u1_clk_div_cnt_2" BEL "u1_clk_div_cnt_3" BEL "u1_clk_div_cnt_4" BEL 
"u1_hsync_blank_r" BEL "u1_hsync_gate_r" BEL "u1_hsync_cnt_r_0" BEL 
"u1_hsync_cnt_r_1" BEL "u1_hsync_cnt_r_2" BEL "u1_hsync_cnt_r_3" BEL 
"u1_hsync_cnt_r_4" BEL "u1_hsync_cnt_r_5" BEL "u1_hsync_cnt_r_6" BEL 
"u1_hsync_cnt_r_7" BEL "u1_hsync_cnt_r_8" BEL "u1_hsync_cnt_r_9" BEL 
"u1_hsync_cnt_r_10" BEL "u1_hsync_cnt_r_11" BEL "u1_hsync_cnt_r_12" BEL 
"u1_hsync_cnt_r_13" BEL "u1_hsync_cnt_r_14" BEL "u1_hsync_sync_r" BEL 
"u1_hsync_cnt_r_15" BEL "u1_vsync_blank_r" BEL "u1_vsync_gate_r" BEL 
"u1_vsync_cnt_r_0" BEL "u1_vsync_cnt_r_1" BEL "u1_vsync_cnt_r_2" BEL 
"u1_vsync_cnt_r_3" BEL "u1_vsync_cnt_r_4" BEL "u1_vsync_cnt_r_5" BEL 
"u1_vsync_cnt_r_6" BEL "u1_vsync_cnt_r_7" BEL "u1_vsync_cnt_r_8" BEL 
"u1_vsync_cnt_r_9" BEL "u1_vsync_cnt_r_10" BEL "u1_vsync_cnt_r_11" BEL 
"u1_vsync_cnt_r_12" BEL "u1_vsync_cnt_r_13" BEL "u1_vsync_cnt_r_14" BEL 
"u1_vsync_cnt_r_15" BEL "u1_vsync_sync_r" BEL "u1_fifo_level_i_7" BEL 
"u1_fifo_level_i_0" BEL "u1_fifo_level_i_1" BEL "u1_fifo_level_i_2" BEL 
"u1_fifo_level_i_3" BEL "u1_fifo_level_i_4" BEL "u1_fifo_level_i_5" BEL 
"u1_fifo_level_i_6" BEL "u1_fifo_wr_addr_7" BEL "u1_fifo_wr_addr_0" BEL 
"u1_fifo_wr_addr_1" BEL "u1_fifo_wr_addr_2" BEL "u1_fifo_wr_addr_3" BEL 
"u1_fifo_wr_addr_4" BEL "u1_fifo_wr_addr_5" BEL "u1_fifo_wr_addr_6" BEL 
"u1_fifo_rd_addr_7" BEL "u1_fifo_rd_addr_0" BEL "u1_fifo_rd_addr_1" BEL 
"u1_cke_1" PIN "u1_fifo_bram1.A_pins<53>" PIN "u1_fifo_bram1.B_pins<53>" ;
PIN "u0_dllext_pins<20>" = NET "u0_bufclk" BEL "u0_dllext" ;
PIN "u0_dllint_pins<20>" = NET "u0_bufclk" BEL "u0_dllint" ;
TIMEGRP "clk" = PIN "u0_dllext_pins<20>" PIN "u0_dllint_pins<20>" ; 
TS_clk = PERIOD TIMEGRP "clk"  10 nS   HIGH 50.000000 % ;
TS_u0_int_clk1x = PERIOD TIMEGRP "u0_int_clk1x" TS_clk * 1.000000 HIGH 50.000 % 
;
SCHEMATIC END ;
