/*
 * nthw_fpga_reg_defs_pcs100.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_PCS100_
#define _NTHW_FPGA_REG_DEFS_PCS100_

/* PCS100 */
#define NTHW_MOD_PCS100 (0xa03da74fUL)
#define PCS100_BER_COUNT (0x682da9a4UL)
#define PCS100_BER_COUNT_CNT (0x666a98d6UL)
#define PCS100_BIP_COUNT (0xa81dadc2UL)
#define PCS100_BIP_COUNT_CNT (0x3b0c6c96UL)
#define PCS100_BLOCK_LOCK (0xac5fba8dUL)
#define PCS100_BLOCK_LOCK_LOCK (0x76668f6bUL)
#define PCS100_BLOCK_LOCK_LATCH (0x81026edaUL)
#define PCS100_BLOCK_LOCK_LATCH_LATCH_LOCK (0xc22270cUL)
#define PCS100_BLOCK_LOCK_ST (0x6922a9cdUL)
#define PCS100_BLOCK_LOCK_ST_LATCH_STATE (0x48d92300UL)
#define PCS100_DDR3_STATUS (0x204ca819UL)
#define PCS100_DDR3_STATUS_CALIB_DONE (0xfd635a82UL)
#define PCS100_DRP_CONFIG (0x1a94c45eUL)
#define PCS100_DRP_CONFIG_DRP_ADR (0x67d05b90UL)
#define PCS100_DRP_CONFIG_DRP_DI (0x1bda417UL)
#define PCS100_DRP_CONFIG_DRP_EN (0x86c200f5UL)
#define PCS100_DRP_CONFIG_DRP_WREN (0xdb549312UL)
#define PCS100_DRP_DATA (0xc8431f0fUL)
#define PCS100_DRP_DATA_DRP_DO (0xa20ddd96UL)
#define PCS100_DRP_DATA_DRP_RDY (0x22243b78UL)
#define PCS100_FSM_DONE (0x2e87114bUL)
#define PCS100_FSM_DONE_RX_RST_DONE (0xe2d266a2UL)
#define PCS100_FSM_DONE_TX_RST_DONE (0xa67ace1UL)
#define PCS100_GTH_CONFIG (0x2de72c49UL)
#define PCS100_GTH_CONFIG_EYE_SCAN_RST (0x276289cbUL)
#define PCS100_GTH_CONFIG_EYE_SCAN_TRIG (0xedee1bf8UL)
#define PCS100_GTH_CONFIG_GT_LOOP (0x9f7f93e6UL)
#define PCS100_GTH_CONFIG_GT_MRST (0xd2275de4UL)
#define PCS100_GTH_CONFIG_GT_RX_RST (0x65ea2be6UL)
#define PCS100_GTH_CONFIG_GT_SOFT_RST (0x93c08662UL)
#define PCS100_GTH_CONFIG_GT_TX_RST (0xb3b3c8fbUL)
#define PCS100_GTH_CONFIG_RX_MONITOR_SEL (0x5152747bUL)
#define PCS100_GTH_CONFIG_RX_PCS_RST (0x572c44e3UL)
#define PCS100_GTH_CONFIG_RX_USER_RDY (0x42aa8e7dUL)
#define PCS100_GTH_CONFIG_TX_PCS_RST (0x5a3234a4UL)
#define PCS100_GTH_CONFIG_TX_USER_RDYU (0x8c84819UL)
#define PCS100_GTH_CONTROL (0x80ffa5a3UL)
#define PCS100_GTH_CONTROL_CPLL_LOCK (0x930a29d2UL)
#define PCS100_GTH_CONTROL_CPLL_REFCLK_LOST (0x1de5e543UL)
#define PCS100_GTH_CONTROL_QPLL_LOCK (0x113c4325UL)
#define PCS100_GTH_CONTROL_QPLL_REFCLK_LOST (0x7c62febeUL)
#define PCS100_GTH_CONTROL_RX_BUF_RST (0x2338fbacUL)
#define PCS100_GTH_TX_TUNING (0x972c659bUL)
#define PCS100_GTH_TX_TUNING_DIFF_CTRL (0xfdd1ea7cUL)
#define PCS100_GTH_TX_TUNING_POST_CURSOR (0x91ea8a3bUL)
#define PCS100_GTH_TX_TUNING_PRE_CURSOR (0xe600d682UL)
#define PCS100_LANE_LOCK (0xb8242bf8UL)
#define PCS100_LANE_LOCK_LOCK (0x34a236f1UL)
#define PCS100_LANE_LOCK_LATCH (0x919ad039UL)
#define PCS100_LANE_LOCK_LATCH_LATCH_LOCK (0x2f3c882dUL)
#define PCS100_LANE_LOCK_ST (0x9495108dUL)
#define PCS100_LANE_LOCK_ST_LATCH_STATE (0x57ef607bUL)
#define PCS100_LANE_MAPPING (0xcbc9b585UL)
#define PCS100_LANE_MAPPING_LANE (0x95df939eUL)
#define PCS100_LANE_OFFSET (0x7e6704a6UL)
#define PCS100_LANE_OFFSET_DIFF (0x665367c7UL)
#define PCS100_PCS_CONFIG (0x1e5b41dUL)
#define PCS100_PCS_CONFIG_BER_RST (0xea75eb1UL)
#define PCS100_PCS_CONFIG_BIP_RST (0x3a5cdaaUL)
#define PCS100_PCS_CONFIG_LANE_ADDR (0x71b9bf71UL)
#define PCS100_PCS_CONFIG_LANE_BLOCK_CLR (0x8cf73ad6UL)
#define PCS100_PCS_CONFIG_TIME_OFFSET_RX (0x4bd91073UL)
#define PCS100_PCS_CONFIG_TXRX_LOOP (0xe9a61d3cUL)
#define PCS100_PCS_STATUS (0xae6ffe7dUL)
#define PCS100_PCS_STATUS_ALIGN (0x9939379fUL)
#define PCS100_PCS_STATUS_DELAY_ERR (0x89bafd3cUL)
#define PCS100_PCS_STATUS_FIFO_DELAY (0x7a530e7dUL)
#define PCS100_PCS_STATUS_HI_BER (0x48eca56cUL)

#endif	/* _NTHW_FPGA_REG_DEFS_PCS100_ */

/*
 * Auto-generated file - do *NOT* edit
 */

/*
 * EOF
 */
