<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\impl\gwsynthesis\GW1NR_9.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\GW1NR_9.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr  6 22:35:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>359</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>247</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>EXT_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>EXT_CLK_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>82.173(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of EXT_CLK!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>EXT_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>EXT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.868</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_26_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.769</td>
</tr>
<tr>
<td>2</td>
<td>24.994</td>
<td>breath_led_inst/duty_6_s1/Q</td>
<td>breath_led_inst/duty_31_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.643</td>
</tr>
<tr>
<td>3</td>
<td>25.115</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_27_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.522</td>
</tr>
<tr>
<td>4</td>
<td>25.219</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_25_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.418</td>
</tr>
<tr>
<td>5</td>
<td>25.277</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_19_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.360</td>
</tr>
<tr>
<td>6</td>
<td>25.277</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_22_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.360</td>
</tr>
<tr>
<td>7</td>
<td>25.328</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_20_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>8</td>
<td>25.365</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_17_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.272</td>
</tr>
<tr>
<td>9</td>
<td>25.365</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_18_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.272</td>
</tr>
<tr>
<td>10</td>
<td>25.448</td>
<td>breath_led_inst/duty_17_s1/Q</td>
<td>breath_led_inst/duty_10_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.189</td>
</tr>
<tr>
<td>11</td>
<td>25.527</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_0_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.110</td>
</tr>
<tr>
<td>12</td>
<td>25.538</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_24_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.099</td>
</tr>
<tr>
<td>13</td>
<td>25.539</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_1_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.098</td>
</tr>
<tr>
<td>14</td>
<td>25.539</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_2_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.098</td>
</tr>
<tr>
<td>15</td>
<td>25.612</td>
<td>breath_led_inst/duty_6_s1/Q</td>
<td>breath_led_inst/duty_30_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.025</td>
</tr>
<tr>
<td>16</td>
<td>25.749</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_5_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.888</td>
</tr>
<tr>
<td>17</td>
<td>25.945</td>
<td>breath_led_inst/duty_17_s1/Q</td>
<td>breath_led_inst/duty_23_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.692</td>
</tr>
<tr>
<td>18</td>
<td>25.960</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_6_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.677</td>
</tr>
<tr>
<td>19</td>
<td>25.960</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_11_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.677</td>
</tr>
<tr>
<td>20</td>
<td>26.035</td>
<td>breath_led_inst/duty_25_s1/Q</td>
<td>breath_led_inst/duty_9_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.602</td>
</tr>
<tr>
<td>21</td>
<td>26.106</td>
<td>breath_led_inst/duty_6_s1/Q</td>
<td>breath_led_inst/duty_28_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.531</td>
</tr>
<tr>
<td>22</td>
<td>26.113</td>
<td>breath_led_inst/duty_6_s1/Q</td>
<td>breath_led_inst/duty_21_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.524</td>
</tr>
<tr>
<td>23</td>
<td>26.131</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_10_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.506</td>
</tr>
<tr>
<td>24</td>
<td>26.131</td>
<td>breath_led_inst/timer_2_s1/Q</td>
<td>breath_led_inst/timer_4_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.506</td>
</tr>
<tr>
<td>25</td>
<td>26.145</td>
<td>breath_led_inst/duty_6_s1/Q</td>
<td>breath_led_inst/duty_29_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.492</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>breath_led_inst/timer_0_s2/Q</td>
<td>breath_led_inst/timer_0_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>breath_led_inst/period_14_s2/Q</td>
<td>breath_led_inst/period_14_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>breath_led_inst/timer_8_s1/Q</td>
<td>breath_led_inst/timer_8_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>breath_led_inst/timer_10_s1/Q</td>
<td>breath_led_inst/timer_10_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.711</td>
<td>breath_led_inst/duty_5_s2/Q</td>
<td>breath_led_inst/duty_5_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.853</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>13</td>
<td>0.853</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>14</td>
<td>0.893</td>
<td>breath_led_inst/timer_5_s1/Q</td>
<td>breath_led_inst/timer_5_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>15</td>
<td>0.894</td>
<td>breath_led_inst/timer_1_s1/Q</td>
<td>breath_led_inst/timer_1_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>16</td>
<td>0.895</td>
<td>breath_led_inst/duty_22_s1/Q</td>
<td>breath_led_inst/duty_22_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>17</td>
<td>0.943</td>
<td>breath_led_inst/period_14_s2/Q</td>
<td>breath_led_inst/pwm_led_inst/period_r_14_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>18</td>
<td>0.944</td>
<td>breath_led_inst/timer_6_s1/Q</td>
<td>breath_led_inst/timer_6_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>19</td>
<td>0.945</td>
<td>breath_led_inst/timer_1_s1/Q</td>
<td>breath_led_inst/timer_2_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.945</td>
</tr>
<tr>
<td>20</td>
<td>0.948</td>
<td>breath_led_inst/duty_30_s1/Q</td>
<td>breath_led_inst/duty_31_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>21</td>
<td>0.950</td>
<td>breath_led_inst/duty_5_s2/Q</td>
<td>breath_led_inst/pwm_led_inst/duty_r_5_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.950</td>
</tr>
<tr>
<td>22</td>
<td>0.957</td>
<td>breath_led_inst/duty_31_s1/Q</td>
<td>breath_led_inst/pwm_led_inst/duty_r_31_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>23</td>
<td>0.962</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>24</td>
<td>0.962</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>25</td>
<td>0.962</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/state_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/timer_11_s1</td>
</tr>
<tr>
<td>3</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/timer_7_s1</td>
</tr>
<tr>
<td>4</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/duty_30_s1</td>
</tr>
<tr>
<td>5</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/duty_14_s1</td>
</tr>
<tr>
<td>6</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/duty_15_s1</td>
</tr>
<tr>
<td>9</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>13.866</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[3][A]</td>
<td>breath_led_inst/n373_s13/I0</td>
</tr>
<tr>
<td>14.898</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n373_s13/F</td>
</tr>
<tr>
<td>15.719</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>breath_led_inst/n373_s12/I0</td>
</tr>
<tr>
<td>16.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n373_s12/F</td>
</tr>
<tr>
<td>16.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>breath_led_inst/duty_26_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>breath_led_inst/duty_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 41.532%; route: 6.423, 54.574%; tC2Q: 0.458, 3.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>breath_led_inst/duty_6_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_6_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>breath_led_inst/n384_s17/I0</td>
</tr>
<tr>
<td>7.402</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n384_s17/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>breath_led_inst/n371_s13/I0</td>
</tr>
<tr>
<td>8.928</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n371_s13/F</td>
</tr>
<tr>
<td>11.564</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>breath_led_inst/n368_s19/I0</td>
</tr>
<tr>
<td>12.596</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s19/F</td>
</tr>
<tr>
<td>13.742</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>breath_led_inst/n367_s13/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n367_s13/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>breath_led_inst/n367_s11/I3</td>
</tr>
<tr>
<td>16.219</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n367_s11/F</td>
</tr>
<tr>
<td>16.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>breath_led_inst/duty_31_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>breath_led_inst/duty_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 45.093%; route: 5.934, 50.970%; tC2Q: 0.458, 3.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>13.373</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td>breath_led_inst/n372_s14/I0</td>
</tr>
<tr>
<td>14.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s14/F</td>
</tr>
<tr>
<td>15.276</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>breath_led_inst/n372_s12/I2</td>
</tr>
<tr>
<td>16.098</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s12/F</td>
</tr>
<tr>
<td>16.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>breath_led_inst/duty_27_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>breath_led_inst/duty_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 44.705%; route: 5.913, 51.317%; tC2Q: 0.458, 3.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>13.373</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>breath_led_inst/n374_s14/I1</td>
</tr>
<tr>
<td>14.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n374_s14/F</td>
</tr>
<tr>
<td>14.962</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/n374_s12/I2</td>
</tr>
<tr>
<td>15.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n374_s12/F</td>
</tr>
<tr>
<td>15.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 46.953%; route: 5.599, 49.033%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>13.866</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>breath_led_inst/n380_s14/I3</td>
</tr>
<tr>
<td>14.898</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n380_s14/F</td>
</tr>
<tr>
<td>14.904</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>breath_led_inst/n380_s12/I1</td>
</tr>
<tr>
<td>15.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n380_s12/F</td>
</tr>
<tr>
<td>15.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>breath_led_inst/duty_19_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>breath_led_inst/duty_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 46.602%; route: 5.608, 49.363%; tC2Q: 0.458, 4.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>13.866</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[3][B]</td>
<td>breath_led_inst/n377_s13/I0</td>
</tr>
<tr>
<td>14.898</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n377_s13/F</td>
</tr>
<tr>
<td>14.904</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>breath_led_inst/n377_s12/I0</td>
</tr>
<tr>
<td>15.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n377_s12/F</td>
</tr>
<tr>
<td>15.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>breath_led_inst/duty_22_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>breath_led_inst/duty_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 46.602%; route: 5.608, 49.363%; tC2Q: 0.458, 4.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>13.373</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>breath_led_inst/n379_s14/I1</td>
</tr>
<tr>
<td>14.434</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n379_s14/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>breath_led_inst/n379_s12/I2</td>
</tr>
<tr>
<td>15.885</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n379_s12/F</td>
</tr>
<tr>
<td>15.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>breath_led_inst/duty_20_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>breath_led_inst/duty_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.323, 47.070%; route: 5.527, 48.877%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>14.184</td>
<td>3.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>breath_led_inst/n382_s13/I0</td>
</tr>
<tr>
<td>14.810</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n382_s13/F</td>
</tr>
<tr>
<td>14.816</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>breath_led_inst/n382_s12/I0</td>
</tr>
<tr>
<td>15.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n382_s12/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>breath_led_inst/duty_17_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>breath_led_inst/duty_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 43.365%; route: 5.925, 52.569%; tC2Q: 0.458, 4.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>14.184</td>
<td>3.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>breath_led_inst/n381_s13/I3</td>
</tr>
<tr>
<td>15.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n381_s13/F</td>
</tr>
<tr>
<td>15.222</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>breath_led_inst/n381_s12/I2</td>
</tr>
<tr>
<td>15.848</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n381_s12/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>breath_led_inst/duty_18_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>breath_led_inst/duty_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 43.365%; route: 5.925, 52.569%; tC2Q: 0.458, 4.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>breath_led_inst/duty_17_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C33[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_17_s1/Q</td>
</tr>
<tr>
<td>6.684</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>breath_led_inst/n406_s17/I0</td>
</tr>
<tr>
<td>7.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s17/F</td>
</tr>
<tr>
<td>8.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>breath_led_inst/n406_s15/I3</td>
</tr>
<tr>
<td>9.687</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s15/F</td>
</tr>
<tr>
<td>10.854</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>breath_led_inst/n406_s12/I1</td>
</tr>
<tr>
<td>11.480</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s12/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>breath_led_inst/n385_s14/I3</td>
</tr>
<tr>
<td>13.355</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n385_s14/F</td>
</tr>
<tr>
<td>15.139</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>breath_led_inst/n389_s12/I1</td>
</tr>
<tr>
<td>15.765</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n389_s12/F</td>
</tr>
<tr>
<td>15.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.482, 40.056%; route: 6.249, 55.847%; tC2Q: 0.458, 4.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.587</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>breath_led_inst/n470_s8/I0</td>
</tr>
<tr>
<td>15.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n470_s8/F</td>
</tr>
<tr>
<td>15.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>breath_led_inst/timer_0_s2/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>breath_led_inst/timer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 45.762%; route: 5.567, 50.113%; tC2Q: 0.458, 4.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>13.373</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>breath_led_inst/n375_s14/I1</td>
</tr>
<tr>
<td>14.434</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n375_s14/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>breath_led_inst/n375_s12/I2</td>
</tr>
<tr>
<td>15.675</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n375_s12/F</td>
</tr>
<tr>
<td>15.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>breath_led_inst/duty_24_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>breath_led_inst/duty_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 46.068%; route: 5.527, 49.802%; tC2Q: 0.458, 4.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.575</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/n468_s6/I2</td>
</tr>
<tr>
<td>15.674</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n468_s6/F</td>
</tr>
<tr>
<td>15.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/timer_1_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/timer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 45.811%; route: 5.555, 50.059%; tC2Q: 0.458, 4.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.575</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/n466_s7/I3</td>
</tr>
<tr>
<td>15.674</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n466_s7/F</td>
</tr>
<tr>
<td>15.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 45.811%; route: 5.555, 50.059%; tC2Q: 0.458, 4.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>breath_led_inst/duty_6_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_6_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>breath_led_inst/n384_s17/I0</td>
</tr>
<tr>
<td>7.402</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n384_s17/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>breath_led_inst/n371_s13/I0</td>
</tr>
<tr>
<td>8.928</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n371_s13/F</td>
</tr>
<tr>
<td>11.564</td>
<td>2.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>breath_led_inst/n368_s19/I0</td>
</tr>
<tr>
<td>12.596</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s19/F</td>
</tr>
<tr>
<td>13.742</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>breath_led_inst/n368_s17/I2</td>
</tr>
<tr>
<td>14.564</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s17/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>breath_led_inst/n368_s16/I0</td>
</tr>
<tr>
<td>15.601</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s16/F</td>
</tr>
<tr>
<td>15.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>breath_led_inst/duty_30_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>breath_led_inst/duty_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.046, 45.768%; route: 5.521, 50.075%; tC2Q: 0.458, 4.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.432</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>breath_led_inst/n460_s7/I3</td>
</tr>
<tr>
<td>15.464</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n460_s7/F</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>breath_led_inst/timer_5_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>breath_led_inst/timer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 46.077%; route: 5.413, 49.713%; tC2Q: 0.458, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>breath_led_inst/duty_17_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C33[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_17_s1/Q</td>
</tr>
<tr>
<td>6.684</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>breath_led_inst/n406_s17/I0</td>
</tr>
<tr>
<td>7.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s17/F</td>
</tr>
<tr>
<td>8.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>breath_led_inst/n406_s15/I3</td>
</tr>
<tr>
<td>9.687</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s15/F</td>
</tr>
<tr>
<td>10.854</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>breath_led_inst/n406_s12/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s12/F</td>
</tr>
<tr>
<td>11.906</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>breath_led_inst/n406_s10/I1</td>
</tr>
<tr>
<td>12.728</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s10/F</td>
</tr>
<tr>
<td>14.236</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>breath_led_inst/n376_s12/I1</td>
</tr>
<tr>
<td>15.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n376_s12/F</td>
</tr>
<tr>
<td>15.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>breath_led_inst/duty_23_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>breath_led_inst/duty_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.677, 43.743%; route: 5.557, 51.971%; tC2Q: 0.458, 4.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>breath_led_inst/n458_s6/I3</td>
</tr>
<tr>
<td>15.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n458_s6/F</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>breath_led_inst/timer_6_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>breath_led_inst/timer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 45.023%; route: 5.411, 50.684%; tC2Q: 0.458, 4.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>breath_led_inst/n448_s6/I3</td>
</tr>
<tr>
<td>15.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s6/F</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>breath_led_inst/timer_11_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>breath_led_inst/timer_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 45.023%; route: 5.411, 50.684%; tC2Q: 0.458, 4.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>breath_led_inst/n372_s15/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s15/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>breath_led_inst/n368_s21/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s21/F</td>
</tr>
<tr>
<td>9.796</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>breath_led_inst/n406_s11/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n406_s11/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>breath_led_inst/n390_s14/I0</td>
</tr>
<tr>
<td>13.656</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n390_s14/F</td>
</tr>
<tr>
<td>14.146</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>breath_led_inst/n390_s12/I3</td>
</tr>
<tr>
<td>15.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n390_s12/F</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 50.567%; route: 4.782, 45.110%; tC2Q: 0.458, 4.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>breath_led_inst/duty_6_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_6_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>breath_led_inst/n384_s17/I0</td>
</tr>
<tr>
<td>7.402</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n384_s17/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>breath_led_inst/n371_s13/I0</td>
</tr>
<tr>
<td>8.928</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n371_s13/F</td>
</tr>
<tr>
<td>11.584</td>
<td>2.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>breath_led_inst/n371_s11/I0</td>
</tr>
<tr>
<td>12.616</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n371_s11/F</td>
</tr>
<tr>
<td>14.075</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>breath_led_inst/n371_s10/I0</td>
</tr>
<tr>
<td>15.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n371_s10/F</td>
</tr>
<tr>
<td>15.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>breath_led_inst/duty_28_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>breath_led_inst/duty_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 40.109%; route: 5.849, 55.539%; tC2Q: 0.458, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>breath_led_inst/duty_6_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_6_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>breath_led_inst/n384_s17/I0</td>
</tr>
<tr>
<td>7.402</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n384_s17/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>breath_led_inst/n371_s13/I0</td>
</tr>
<tr>
<td>8.928</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n371_s13/F</td>
</tr>
<tr>
<td>11.584</td>
<td>2.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>breath_led_inst/n378_s18/I0</td>
</tr>
<tr>
<td>12.610</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n378_s18/F</td>
</tr>
<tr>
<td>13.031</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>breath_led_inst/n378_s13/I0</td>
</tr>
<tr>
<td>14.063</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n378_s13/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>breath_led_inst/n378_s12/I0</td>
</tr>
<tr>
<td>15.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n378_s12/F</td>
</tr>
<tr>
<td>15.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>breath_led_inst/duty_21_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>breath_led_inst/duty_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 49.884%; route: 4.816, 45.761%; tC2Q: 0.458, 4.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.260</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>breath_led_inst/n450_s6/I2</td>
</tr>
<tr>
<td>15.082</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n450_s6/F</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>breath_led_inst/timer_10_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>breath_led_inst/timer_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 45.753%; route: 5.241, 49.885%; tC2Q: 0.458, 4.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/Q</td>
</tr>
<tr>
<td>7.320</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>breath_led_inst/n448_s14/I0</td>
</tr>
<tr>
<td>8.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s14/F</td>
</tr>
<tr>
<td>8.358</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td>breath_led_inst/n448_s11/I1</td>
</tr>
<tr>
<td>9.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s11/F</td>
</tr>
<tr>
<td>9.467</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>breath_led_inst/n448_s9/I0</td>
</tr>
<tr>
<td>10.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s9/F</td>
</tr>
<tr>
<td>11.953</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>breath_led_inst/n448_s22/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n448_s22/F</td>
</tr>
<tr>
<td>14.260</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>breath_led_inst/n462_s6/I2</td>
</tr>
<tr>
<td>15.082</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n462_s6/F</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>breath_led_inst/timer_4_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>breath_led_inst/timer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 45.753%; route: 5.241, 49.885%; tC2Q: 0.458, 4.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>breath_led_inst/duty_6_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_6_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>breath_led_inst/n384_s17/I0</td>
</tr>
<tr>
<td>7.402</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n384_s17/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>breath_led_inst/n371_s13/I0</td>
</tr>
<tr>
<td>8.928</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n371_s13/F</td>
</tr>
<tr>
<td>10.090</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>breath_led_inst/n369_s18/I1</td>
</tr>
<tr>
<td>11.189</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n369_s18/F</td>
</tr>
<tr>
<td>12.489</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>breath_led_inst/n369_s14/I0</td>
</tr>
<tr>
<td>13.550</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n369_s14/F</td>
</tr>
<tr>
<td>13.969</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>breath_led_inst/n369_s12/I2</td>
</tr>
<tr>
<td>15.068</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n369_s12/F</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>breath_led_inst/duty_29_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>breath_led_inst/duty_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.419, 51.651%; route: 4.614, 43.981%; tC2Q: 0.458, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>breath_led_inst/timer_0_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_0_s2/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>breath_led_inst/n470_s8/I3</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n470_s8/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>breath_led_inst/timer_0_s2/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>breath_led_inst/timer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/period_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/period_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>breath_led_inst/period_14_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/period_14_s2/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>breath_led_inst/n279_s3/I2</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n279_s3/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/period_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>breath_led_inst/period_14_s2/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>breath_led_inst/period_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>breath_led_inst/timer_8_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_8_s1/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>breath_led_inst/n454_s6/I2</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n454_s6/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>breath_led_inst/timer_8_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>breath_led_inst/timer_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>breath_led_inst/timer_10_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_10_s1/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>breath_led_inst/n450_s6/I0</td>
</tr>
<tr>
<td>5.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n450_s6/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>breath_led_inst/timer_10_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>breath_led_inst/timer_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/duty_5_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_5_s2/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/n394_s16/I2</td>
</tr>
<tr>
<td>5.228</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n394_s16/F</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/duty_5_s2/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/duty_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/n97_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n97_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/n87_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n87_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_20_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>breath_led_inst/pwm_led_inst/n85_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n85_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_24_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>breath_led_inst/pwm_led_inst/n81_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n81_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_26_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td>breath_led_inst/pwm_led_inst/n79_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n79_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_30_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>breath_led_inst/pwm_led_inst/n75_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n75_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_1_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n104_s/I0</td>
</tr>
<tr>
<td>5.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n104_s/SUM</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n92_s/I0</td>
</tr>
<tr>
<td>5.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n92_s/SUM</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>breath_led_inst/timer_5_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C8[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_5_s1/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>breath_led_inst/n460_s7/I0</td>
</tr>
<tr>
<td>5.409</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n460_s7/F</td>
</tr>
<tr>
<td>5.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>breath_led_inst/timer_5_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>breath_led_inst/timer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/timer_1_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_1_s1/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/n468_s6/I0</td>
</tr>
<tr>
<td>5.411</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n468_s6/F</td>
</tr>
<tr>
<td>5.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/timer_1_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/timer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>breath_led_inst/duty_22_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C34[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_22_s1/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>breath_led_inst/n377_s12/I1</td>
</tr>
<tr>
<td>5.412</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n377_s12/F</td>
</tr>
<tr>
<td>5.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>breath_led_inst/duty_22_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>breath_led_inst/duty_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/period_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>breath_led_inst/period_14_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/period_14_s2/Q</td>
</tr>
<tr>
<td>5.460</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_r_14_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.653%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>breath_led_inst/timer_6_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_6_s1/Q</td>
</tr>
<tr>
<td>5.089</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>breath_led_inst/n458_s6/I2</td>
</tr>
<tr>
<td>5.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n458_s6/F</td>
</tr>
<tr>
<td>5.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>breath_led_inst/timer_6_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>breath_led_inst/timer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.403%; route: 0.239, 25.289%; tC2Q: 0.333, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>breath_led_inst/timer_1_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_1_s1/Q</td>
</tr>
<tr>
<td>5.090</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/n466_s7/I1</td>
</tr>
<tr>
<td>5.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n466_s7/F</td>
</tr>
<tr>
<td>5.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>breath_led_inst/timer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.354%; route: 0.240, 25.383%; tC2Q: 0.333, 35.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>breath_led_inst/duty_30_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_30_s1/Q</td>
</tr>
<tr>
<td>5.092</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>breath_led_inst/n367_s11/I0</td>
</tr>
<tr>
<td>5.464</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n367_s11/F</td>
</tr>
<tr>
<td>5.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>breath_led_inst/duty_31_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>breath_led_inst/duty_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.256%; route: 0.242, 25.569%; tC2Q: 0.333, 35.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/duty_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/duty_5_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_5_s2/Q</td>
</tr>
<tr>
<td>5.466</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/duty_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_5_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 64.894%; tC2Q: 0.333, 35.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/duty_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>breath_led_inst/duty_31_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_31_s1/Q</td>
</tr>
<tr>
<td>5.473</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/duty_r_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_31_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.152%; tC2Q: 0.333, 34.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_7_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n98_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n98_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n86_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n86_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_25_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n80_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n80_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/timer_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/timer_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/timer_11_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/timer_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/timer_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/timer_7_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/duty_30_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/duty_30_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/duty_30_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/duty_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/duty_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/duty_14_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/duty_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/duty_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/duty_15_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>104</td>
<td>sys_clk</td>
<td>24.868</td>
<td>0.262</td>
</tr>
<tr>
<td>35</td>
<td>state[1]</td>
<td>28.154</td>
<td>3.114</td>
</tr>
<tr>
<td>34</td>
<td>state[0]</td>
<td>28.226</td>
<td>5.264</td>
</tr>
<tr>
<td>26</td>
<td>n368_35</td>
<td>31.344</td>
<td>2.295</td>
</tr>
<tr>
<td>20</td>
<td>n406_16</td>
<td>24.868</td>
<td>3.289</td>
</tr>
<tr>
<td>18</td>
<td>n371_18</td>
<td>24.994</td>
<td>2.656</td>
</tr>
<tr>
<td>17</td>
<td>n408_13</td>
<td>29.745</td>
<td>2.799</td>
</tr>
<tr>
<td>16</td>
<td>n406_15</td>
<td>25.888</td>
<td>1.818</td>
</tr>
<tr>
<td>14</td>
<td>duty[17]</td>
<td>25.448</td>
<td>2.925</td>
</tr>
<tr>
<td>14</td>
<td>duty[9]</td>
<td>25.338</td>
<td>2.130</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C15</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C14</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C12</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C16</td>
<td>76.39%</td>
</tr>
<tr>
<td>R8C20</td>
<td>75.00%</td>
</tr>
<tr>
<td>R9C13</td>
<td>75.00%</td>
</tr>
<tr>
<td>R9C33</td>
<td>72.22%</td>
</tr>
<tr>
<td>R9C24</td>
<td>62.50%</td>
</tr>
<tr>
<td>R8C19</td>
<td>62.50%</td>
</tr>
<tr>
<td>R8C21</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
