{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622408120407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622408120423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 22:55:19 2021 " "Processing started: Sun May 30 22:55:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622408120423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622408120423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LED_ON -c LED_ON " "Command: quartus_sta LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622408120423 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622408120501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1622408122938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408122969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408122969 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "103 " "The Timing Analyzer is analyzing 103 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1622408123329 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1622408123469 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1622408123469 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1622408123469 ""}
{ "Info" "ISTA_SDC_FOUND" "z:/vhdl/projet/led on/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'z:/vhdl/projet/led on/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1622408123485 ""}
{ "Info" "ISTA_SDC_FOUND" "z:/vhdl/projet/led on/db/ip/hello_adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'z:/vhdl/projet/led on/db/ip/hello_adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1622408123563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408123594 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408123594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408123594 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:FS4\|VGA_clk VGA_display:FS4\|VGA_clk " "create_clock -period 1.000 -name VGA_display:FS4\|VGA_clk VGA_display:FS4\|VGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:FS4\|VGA:VGA_Sub\|HS VGA_display:FS4\|VGA:VGA_Sub\|HS " "create_clock -period 1.000 -name VGA_display:FS4\|VGA:VGA_Sub\|HS VGA_display:FS4\|VGA:VGA_Sub\|HS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name blocka blocka " "create_clock -period 1.000 -name blocka blocka" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EtatFeu:fs2\|clkOut EtatFeu:fs2\|clkOut " "create_clock -period 1.000 -name EtatFeu:fs2\|clkOut EtatFeu:fs2\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name boutton boutton " "create_clock -period 1.000 -name boutton boutton" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockM:fS1\|clockout clockM:fS1\|clockout " "create_clock -period 1.000 -name clockM:fS1\|clockout clockM:fS1\|clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockM:fS1_25MHZ\|clockout clockM:fS1_25MHZ\|clockout " "create_clock -period 1.000 -name clockM:fS1_25MHZ\|clockout clockM:fS1_25MHZ\|clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622408123594 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408123594 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_ACD\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: test_ACD\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622408123610 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1622408123610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1622408123626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408123626 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622408123626 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622408123673 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1622408123704 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622408123735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -125.899 " "Worst-case setup slack is -125.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -125.899           -1970.650 blocka  " " -125.899           -1970.650 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.710            -245.867 VGA_display:FS4\|VGA_clk  " "  -17.710            -245.867 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.360            -461.330 clk  " "  -11.360            -461.330 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.483            -179.672 EtatFeu:fs2\|clkOut  " "   -6.483            -179.672 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.374            -144.582 clockM:fS1\|clockout  " "   -5.374            -144.582 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.478            -217.390 clockM:fS1_25MHZ\|clockout  " "   -4.478            -217.390 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242              -2.242 boutton  " "   -2.242              -2.242 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.145             -34.482 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "   -2.145             -34.482 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.257               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   16.257               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408123735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clockM:fS1_25MHZ\|clockout  " "    0.323               0.000 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.340               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "    0.343               0.000 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk  " "    0.344               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clockM:fS1\|clockout  " "    0.359               0.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 EtatFeu:fs2\|clkOut  " "    0.378               0.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 blocka  " "    0.551               0.000 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 VGA_display:FS4\|VGA_clk  " "    0.649               0.000 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.878               0.000 boutton  " "    1.878               0.000 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408123766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.368 " "Worst-case recovery slack is 17.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.368               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   17.368               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408123782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.465 " "Worst-case removal slack is 1.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    1.465               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408123782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 boutton  " "   -3.000              -4.403 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -102.419 clockM:fS1_25MHZ\|clockout  " "   -1.403            -102.419 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -47.702 VGA_display:FS4\|VGA_clk  " "   -1.403             -47.702 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -47.702 clockM:fS1\|clockout  " "   -1.403             -47.702 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 EtatFeu:fs2\|clkOut  " "   -1.403             -44.896 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "   -1.403             -29.463 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 blocka  " "    0.307               0.000 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 clk  " "    9.685               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.718               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.575               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408123798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408123798 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.028 ns " "Worst Case Available Settling Time: 36.028 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408123829 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408123829 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622408123938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622408123969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622408126766 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_ACD\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: test_ACD\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622408127094 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1622408127094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408127094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622408127157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -114.259 " "Worst-case setup slack is -114.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -114.259           -1794.244 blocka  " " -114.259           -1794.244 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.118            -222.960 VGA_display:FS4\|VGA_clk  " "  -16.118            -222.960 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.242            -412.982 clk  " "  -10.242            -412.982 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.885            -162.713 EtatFeu:fs2\|clkOut  " "   -5.885            -162.713 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.894            -130.574 clockM:fS1\|clockout  " "   -4.894            -130.574 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.027            -195.906 clockM:fS1_25MHZ\|clockout  " "   -4.027            -195.906 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.999              -1.999 boutton  " "   -1.999              -1.999 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.914             -30.082 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "   -1.914             -30.082 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.582               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   16.582               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clockM:fS1_25MHZ\|clockout  " "    0.290               0.000 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.305               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "    0.308               0.000 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 clk  " "    0.309               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clockM:fS1\|clockout  " "    0.325               0.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 EtatFeu:fs2\|clkOut  " "    0.339               0.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 blocka  " "    0.490               0.000 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 VGA_display:FS4\|VGA_clk  " "    0.602               0.000 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.696               0.000 boutton  " "    1.696               0.000 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.548 " "Worst-case recovery slack is 17.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.548               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   17.548               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.327 " "Worst-case removal slack is 1.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.327               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    1.327               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 boutton  " "   -3.000              -4.403 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -102.419 clockM:fS1_25MHZ\|clockout  " "   -1.403            -102.419 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -47.702 VGA_display:FS4\|VGA_clk  " "   -1.403             -47.702 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -47.702 clockM:fS1\|clockout  " "   -1.403             -47.702 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 EtatFeu:fs2\|clkOut  " "   -1.403             -44.896 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "   -1.403             -29.463 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 blocka  " "    0.360               0.000 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.708               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.711               0.000 clk  " "    9.711               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.631               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127219 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.358 ns " "Worst Case Available Settling Time: 36.358 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127235 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408127235 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622408127313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_ACD\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: test_ACD\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622408127610 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1622408127610 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408127626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622408127641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -51.641 " "Worst-case setup slack is -51.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.641            -768.103 blocka  " "  -51.641            -768.103 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.876             -87.203 VGA_display:FS4\|VGA_clk  " "   -6.876             -87.203 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.415            -166.464 clk  " "   -4.415            -166.464 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.515             -60.027 EtatFeu:fs2\|clkOut  " "   -2.515             -60.027 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.745             -43.934 clockM:fS1\|clockout  " "   -1.745             -43.934 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502             -53.850 clockM:fS1_25MHZ\|clockout  " "   -1.502             -53.850 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -0.441 boutton  " "   -0.441              -0.441 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -3.024 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "   -0.342              -3.024 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.320               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.320               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clockM:fS1_25MHZ\|clockout  " "    0.140               0.000 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.147               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "    0.150               0.000 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk  " "    0.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clockM:fS1\|clockout  " "    0.155               0.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 EtatFeu:fs2\|clkOut  " "    0.166               0.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 blocka  " "    0.232               0.000 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 VGA_display:FS4\|VGA_clk  " "    0.252               0.000 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 boutton  " "    0.582               0.000 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.758 " "Worst-case recovery slack is 18.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.758               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.631 " "Worst-case removal slack is 0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.631               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.196 boutton  " "   -3.000              -4.196 boutton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 clockM:fS1_25MHZ\|clockout  " "   -1.000             -73.000 clockM:fS1_25MHZ\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 VGA_display:FS4\|VGA_clk  " "   -1.000             -34.000 VGA_display:FS4\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 clockM:fS1\|clockout  " "   -1.000             -34.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 EtatFeu:fs2\|clkOut  " "   -1.000             -32.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 VGA_display:FS4\|VGA:VGA_Sub\|HS  " "   -1.000             -21.000 VGA_display:FS4\|VGA:VGA_Sub\|HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 blocka  " "    0.223               0.000 blocka " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.442               0.000 clk  " "    9.442               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.753               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.753               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.903               0.000 test_ACD\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622408127704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622408127704 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.340 ns " "Worst Case Available Settling Time: 38.340 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622408127735 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622408127735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622408128844 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622408128860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622408128985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 22:55:28 2021 " "Processing ended: Sun May 30 22:55:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622408128985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622408128985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622408128985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622408128985 ""}
