#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_Pos (24U)#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT_Pos (28U)#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)#define RTC_ALRMBR_WDSEL_Pos (30U)#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)#define RTC_ALRMBR_MSK4_Pos (31U)#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_Pos (0U)#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_Pos (4U)#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)#define RTC_ALRMAR_MSK1_Pos (7U)#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_Pos (8U)#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_Pos (12U)#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)#define RTC_ALRMAR_MSK2_Pos (15U)#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_Pos (16U)#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)definition of CSRdefinition of IMRdefinition of SLOTRdefinition of FRCRdefinition of GCRdefinition of BKP31Rdefinition of BKP30Rdefinition of BKP29Rdefinition of BKP28Rdefinition of BKP27Rdefinition of BKP26Rdefinition of BKP25Rdefinition of BKP24Rdefinition of BKP23Rdefinition of BKP22Rdefinition of BKP21Rdefinition of BKP20Rdefinition of BKP19Rdefinition of BKP18Rdefinition of BKP17Rdefinition of BKP16Rdefinition of BKP15Rdefinition of BKP14Rdefinition of BKP13Rdefinition of BKP12Rdefinition of BKP11Rdefinition of BKP10Rdefinition of BKP9Rdefinition of BKP8Rdefinition of BKP7Rdefinition of BKP6Rdefinition of BKP5Rdefinition of BKP4Rdefinition of BKP3Rdefinition of BKP2Rdefinition of BKP1Rdefinition of BKP0Rdefinition of ALRMBSSRdefinition of ALRMASSRdefinition of TAMPCRdefinition of CALRdefinition of TSSSRdefinition of TSDRdefinition of TSTRdefinition of SHIFTRdefinition of SSRdefinition of WPRdefinition of ALRMBRdefinition of ALRMARdefinition of reserveddefinition of WUTRdefinition of PRERdefinition of TRdefinition of DCKCFGR2definition of DCKCFGR1definition of PLLSAICFGRdefinition of PLLI2SCFGRdefinition of SSCGRdefinition of BDCRdefinition of APB2LPENRdefinition of APB1LPENRdefinition of AHB3LPENRdefinition of AHB2LPENRdefinition of AHB1LPENRdefinition of APB2ENRdefinition of APB1ENRdefinition of AHB3ENRdefinition of AHB2ENRdefinition of AHB1ENRdefinition of APB2RSTRdefinition of APB1RSTRdefinition of AHB3RSTRdefinition of AHB2RSTRdefinition of AHB1RSTRdefinition of CIRdefinition of PLLCFGRdefinition of CSR2definition of CSR1definition of CLUTWRdefinition of CFBLNRdefinition of CFBLRdefinition of CFBARdefinition of BFCRdefinition of DCCRdefinition of PFCRdefinition of CKCRdefinition of WVPCRdefinition of WHPCRdefinition of CDSRdefinition of CPSRdefinition of LIPCRdefinition of BCCRdefinition of SRCRdefinition of TWCRdefinition of AWCRdefinition of BPCRdefinition of SSCRdefinition of WINRdefinition of RLRdefinition of PRdefinition of KRdefinition of TXDRdefinition of RXDRdefinition of PECRdefinition of TIMEOUTRdefinition of TIMINGRdefinition of OAR2definition of OAR1definition of CMPCRdefinition of CBRdefinition of RESERVEDdefinition of EXTICRdefinition of PMCdefinition of MEMRMPdefinition of AFRdefinition of LCKRdefinition of BSRRdefinition of ODRdefinition of IDRdefinition of PUPDRdefinition of OSPEEDRdefinition of OTYPERdefinition of MODERdefinition of SDSRdefinition of SDRTRdefinition of SDCMRdefinition of SDTRdefinition of SDCRdefinition of ECCRdefinition of PATTdefinition of PMEMdefinition of BWTRdefinition of BTCRdefinition of OPTCR1definition of OPTCRdefinition of OPTKEYRdefinition of KEYRdefinition of ACRdefinition of SWIERdefinition of FTSRdefinition of RTSRdefinition of EMRdefinition of DMACHRBARdefinition of DMACHTBARdefinition of DMACHRDRdefinition of DMACHTDRdefinition of DMARSWTRdefinition of DMAMFBOCRdefinition of DMAIERdefinition of DMAOMRdefinition of DMASRdefinition of DMATDLARdefinition of DMARDLARdefinition of DMARPDRdefinition of DMATPDRdefinition of DMABMRdefinition of PTPPPSCRdefinition of PTPTSSRdefinition of PTPTTLRdefinition of PTPTTHRdefinition of PTPTSARdefinition of PTPTSLURdefinition of PTPTSHURdefinition of PTPTSLRdefinition of PTPTSHRdefinition of PTPSSIRdefinition of PTPTSCRdefinition of MMCRGUFCRdefinition of MMCRFAECRdefinition of MMCRFCECRdefinition of MMCTGFCRdefinition of MMCTGFMSCCRdefinition of MMCTGFSCCRdefinition of MMCTIMRdefinition of MMCRIMRdefinition of MMCTIRdefinition of MMCRIRdefinition of MMCCRdefinition of MACA3LRdefinition of MACA3HRdefinition of MACA2LRdefinition of MACA2HRdefinition of MACA1LRdefinition of MACA1HRdefinition of MACA0LRdefinition of MACA0HRdefinition of MACIMRdefinition of MACSRdefinition of MACDBGRdefinition of MACPMTCSRdefinition of MACRWUFFRdefinition of MACVLANTRdefinition of MACFCRdefinition of MACMIIDRdefinition of MACMIIARdefinition of MACHTLRdefinition of MACHTHRdefinition of MACFFRdefinition of MACCRdefinition of BGCLUTdefinition of FGCLUTdefinition of AMTCRdefinition of LWRdefinition of NLRdefinition of OORdefinition of OMARdefinition of OCOLRdefinition of OPFCCRdefinition of BGCMARdefinition of FGCMARdefinition of BGCOLRdefinition of BGPFCCRdefinition of FGCOLRdefinition of FGPFCCRdefinition of BGORdefinition of BGMARdefinition of FGORdefinition of FGMARdefinition of HIFCRdefinition of LIFCRdefinition of HISRdefinition of LISRdefinition of M1ARdefinition of M0ARdefinition of PARdefinition of NDTRdefinition of CWSIZERdefinition of CWSTRTRdefinition of ESURdefinition of ESCRdefinition of MISRdefinition of RISRdefinition of APB2FZdefinition of APB1FZdefinition of IDCODEdefinition of CHDATINRdefinition of CHWDATARdefinition of CHAWSCDRdefinition of CHCFGR2definition of CHCFGR1definition of FLTCNVTIMRdefinition of FLTEXMINdefinition of FLTEXMAXdefinition of FLTAWCFRdefinition of FLTAWSRdefinition of FLTAWLTRdefinition of FLTAWHTRdefinition of FLTRDATARdefinition of FLTJDATARdefinition of FLTFCRdefinition of FLTJCHGRdefinition of FLTICRdefinition of FLTISRdefinition of FLTCR2definition of FLTCR1definition of DOR2definition of DOR1definition of DHR8RDdefinition of DHR12LDdefinition of DHR12RDdefinition of DHR8R2definition of DHR12L2definition of DHR12R2definition of DHR8R1definition of DHR12L1definition of DHR12R1definition of SWTRIGRdefinition of POLdefinition of INITdefinition of sFilterRegisterdefinition of FA1Rdefinition of FFA1Rdefinition of FS1Rdefinition of FM1Rdefinition of FMRdefinition of sFIFOMailBoxdefinition of sTxMailBoxdefinition of BTRdefinition of ESRdefinition of RF1Rdefinition of RF0Rdefinition of TSRdefinition of MSRdefinition of FR2definition of FR1definition of RDHRdefinition of RDLRdefinition of RDTRdefinition of RIRdefinition of TDHRdefinition of TDLRdefinition of TDTRdefinition of TIRdefinition of CDRdefinition of JDR4definition of JDR3definition of JDR2definition of JDR1definition of JSQRdefinition of SQR3definition of SQR2definition of SQR1definition of LTRdefinition of HTRdefinition of JOFR4definition of JOFR3definition of JOFR2definition of JOFR1definition of SMPR2definition of SMPR1definition of __max_align_lddefinition of __max_align_lldefinition of Dfsdm1AudioClockSelectiondefinition of Dfsdm1ClockSelectiondefinition of Sdmmc2ClockSelectiondefinition of Sdmmc1ClockSelectiondefinition of Clk48ClockSelectiondefinition of CecClockSelectiondefinition of Lptim1ClockSelectiondefinition of I2c4ClockSelectiondefinition of I2c3ClockSelectiondefinition of I2c2ClockSelectiondefinition of I2c1ClockSelectiondefinition of Uart8ClockSelectiondefinition of Uart7ClockSelectiondefinition of Usart6ClockSelectiondefinition of Uart5ClockSelectiondefinition of Uart4ClockSelectiondefinition of Usart3ClockSelectiondefinition of Usart2ClockSelectiondefinition of Usart1ClockSelectiondefinition of Sai2ClockSelectiondefinition of Sai1ClockSelectiondefinition of TIMPresSelectiondefinition of I2sClockSelectiondefinition of RTCClockSelectiondefinition of PLLSAIDivRdefinition of PLLSAIDivQdefinition of PLLI2SDivQdefinition of PLLSAIdefinition of PLLI2Sdefinition of PeriphClockSelectiondefinition of PLLSAIPdefinition of PLLSAIRdefinition of PLLSAIQdefinition of PLLSAINdefinition of PLLI2SPdefinition of PLLI2SQdefinition of PLLI2SRdefinition of PLLI2SNdefinition of PLLRdefinition of PLLQdefinition of PLLPdefinition of PLLNdefinition of PLLMdefinition of PLLSourcedefinition of PLLStatedefinition of APB2CLKDividerdefinition of APB1CLKDividerdefinition of AHBCLKDividerdefinition of SYSCLKSourcedefinition of ClockTypedefinition of PLLdefinition of LSIStatedefinition of HSICalibrationValuedefinition of HSIStatedefinition of LSEStatedefinition of HSEStatedefinition of OscillatorTypedefinition of Alternatedefinition of Speeddefinition of Pulldefinition of Pindefinition of __DMA_HandleTypeDefdefinition of StreamIndexdefinition of StreamBaseAddressdefinition of XferAbortCallbackdefinition of XferErrorCallbackdefinition of XferM1HalfCpltCallbackdefinition of XferM1CpltCallback#define _LIMITS_H___#define _CTYPE_H_#define LWIP_HDR_OPT_H#define LWIP_DEBUGF(debug,message)#define LWIP_HDR_DEBUG_H#define LWIP_TCPIP_THREAD_ALIVE()#define LWIP_MARK_TCPIP_THREAD()#define LWIP_ASSERT_CORE_LOCKED()#define HAVE_STDLIB_H#define HAVE_STDDEF_H#define HAVE_UNSIGNED_SHORT#define HAVE_UNSIGNED_CHAR#define HAVE_PROTOTYPES#define USE_HEAP_MEM#define NO_GETENV#define FAR#define JPEGLIB_H#define __MAIN_H#define __ENCODE_H#define USE_LCD#define LWIP_HDR_ERR_H#define PERF_STOP(x)#define PERF_START#define LWIP_HDR_DEF_H#define LWIP_HDR_IP4_ADDR_H#define LWIP_HDR_IP6_ADDR_H#define IP_SET_TYPE(ipaddr,iptype)#define IP_SET_TYPE_VAL(ipaddr,iptype)#define LWIP_HDR_IP_ADDR_H#define pbuf_init()#define PBUF_CHECK_FREE_OOSEQ()#define LWIP_HDR_PBUF_H#define LWIP_HDR_MEM_H#define LWIP_MALLOC_MEMPOOL_END#define LWIP_MALLOC_MEMPOOL_START#define LWIP_MEMPOOL(name,num,size,desc)#define LWIP_HDR_MEM_PRIV_H#define LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(name)#define LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(name)#define DECLARE_LWIP_MEMPOOL_DESC(desc)#define LWIP_HDR_MEMP_PRIV_H#define LWIP_HDR_STATS_H#define LWIP_HDR_MEMP_H#define stats_display_sys(sys)#define stats_display_memp(mem,index)#define stats_display_mem(mem,name)#define stats_display_igmp(igmp,name)#define stats_display_proto(proto,name)#define stats_display()#define MIB2_STATS_INC(x)#define ND6_STATS_DISPLAY()#define ND6_STATS_INC(x)#define MLD6_STATS_DISPLAY()#define MLD6_STATS_INC(x)#define IP6_FRAG_STATS_DISPLAY()#define IP6_FRAG_STATS_INC(x)#define ICMP6_STATS_DISPLAY()#define ICMP6_STATS_INC(x)#define IP6_STATS_DISPLAY()#define IP6_STATS_INC(x)#define SYS_STATS_DISPLAY()#define SYS_STATS_INC_USED(x)#define SYS_STATS_DEC(x)#define SYS_STATS_INC(x)#define MEMP_STATS_DISPLAY(i)#define MEMP_STATS_DEC(x,i)#define MEM_STATS_DISPLAY()#define MEM_STATS_DEC_USED(x,y)#define MEM_STATS_INC_USED(x,y)#define MEM_STATS_INC(x)#define MEM_STATS_AVAIL(x,y)#define LINK_STATS_DISPLAY()#define LINK_STATS_INC(x)#define ETHARP_STATS_DISPLAY()#define ETHARP_STATS_INC(x)#define IPFRAG_STATS_DISPLAY()#define IPFRAG_STATS_INC(x)#define IP_STATS_DISPLAY()#define IP_STATS_INC(x)#define IGMP_STATS_DISPLAY()#define IGMP_STATS_INC(x)#define ICMP_STATS_DISPLAY()#define ICMP_STATS_INC(x)#define UDP_STATS_DISPLAY()#define UDP_STATS_INC(x)#define TCP_STATS_DISPLAY()#define TCP_STATS_INC(x)#define STATS_INC_USED(x,y,type)#define STATS_DEC(x)#define STATS_INC(x)#define stats_init()#define netif_invoke_ext_callback(netif,reason,args)#define netif_remove_ext_callback(callback)#define netif_add_ext_callback(callback,fn)#define NETIF_DECLARE_EXT_CALLBACK(name)#define NETIF_RESET_HINTS(netif)#define NETIF_SET_HINTS(netif,netifhint)#define IF__NETIF_CHECKSUM_ENABLED(netif,chksumflag)#define NETIF_SET_CHECKSUM_CTRL(netif,chksumflags)#define LWIP_HDR_NETIF_H#define __APP_ETHERNET_H#define FREERTOS_CONFIG_H#define PROJDEFS_H#define DEPRECATED_DEFINITIONS_H#define portNOP()#define PORTMACRO_H#define FREERTOS_SYSTEM_CALL#define PRIVILEGED_DATA#define PRIVILEGED_FUNCTION#define MPU_WRAPPERS_H#define PORTABLE_H#define configPRINTF(X)#define portTICK_TYPE_EXIT_CRITICAL()#define portTICK_TYPE_ENTER_CRITICAL()#define portASSERT_IF_IN_ISR()#define mtCOVERAGE_TEST_DELAY()#define mtCOVERAGE_TEST_MARKER()#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID()#define portDONT_DISCARD#define portALLOCATE_SECURE_CONTEXT(ulSecureStackSize)#define portTASK_USES_FLOATING_POINT()#define configPOST_SLEEP_PROCESSING(x)#define configPRE_SLEEP_PROCESSING(x)#define configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING(x)#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS()#define traceSTREAM_BUFFER_RECEIVE_FROM_ISR(xStreamBuffer,xReceivedLength)#define traceSTREAM_BUFFER_RECEIVE_FAILED(xStreamBuffer)#define traceSTREAM_BUFFER_RECEIVE(xStreamBuffer,xReceivedLength)#define traceBLOCKING_ON_STREAM_BUFFER_RECEIVE(xStreamBuffer)#define traceSTREAM_BUFFER_SEND_FROM_ISR(xStreamBuffer,xBytesSent)#define traceSTREAM_BUFFER_SEND_FAILED(xStreamBuffer)#define traceSTREAM_BUFFER_SEND(xStreamBuffer,xBytesSent)#define traceBLOCKING_ON_STREAM_BUFFER_SEND(xStreamBuffer)#define traceSTREAM_BUFFER_RESET(xStreamBuffer)#define traceSTREAM_BUFFER_DELETE(xStreamBuffer)#define traceSTREAM_BUFFER_CREATE(pxStreamBuffer,xIsMessageBuffer)#define traceSTREAM_BUFFER_CREATE_STATIC_FAILED(xReturn,xIsMessageBuffer)#define traceSTREAM_BUFFER_CREATE_FAILED(xIsMessageBuffer)#define traceTASK_NOTIFY_GIVE_FROM_ISR()#define traceTASK_NOTIFY_FROM_ISR()#define traceTASK_NOTIFY()#define traceTASK_NOTIFY_WAIT()#define traceTASK_NOTIFY_WAIT_BLOCK()#define traceTASK_NOTIFY_TAKE()#define traceTASK_NOTIFY_TAKE_BLOCK()#define traceQUEUE_REGISTRY_ADD(xQueue,pcQueueName)#define tracePEND_FUNC_CALL_FROM_ISR(xFunctionToPend,pvParameter1,ulParameter2,ret)#define tracePEND_FUNC_CALL(xFunctionToPend,pvParameter1,ulParameter2,ret)#define traceEVENT_GROUP_DELETE(xEventGroup)#define traceEVENT_GROUP_SET_BITS_FROM_ISR(xEventGroup,uxBitsToSet)#define traceEVENT_GROUP_SET_BITS(xEventGroup,uxBitsToSet)#define traceEVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroup,uxBitsToClear)#define traceEVENT_GROUP_CLEAR_BITS(xEventGroup,uxBitsToClear)#define traceEVENT_GROUP_WAIT_BITS_BLOCK(xEventGroup,uxBitsToWaitFor)#define traceEVENT_GROUP_SYNC_BLOCK(xEventGroup,uxBitsToSet,uxBitsToWaitFor)#define traceEVENT_GROUP_CREATE_FAILED()#define traceEVENT_GROUP_CREATE(xEventGroup)#define traceFREE(pvAddress,uiSize)#define traceMALLOC(pvAddress,uiSize)#define traceTIMER_COMMAND_RECEIVED(pxTimer,xMessageID,xMessageValue)#define traceTIMER_EXPIRED(pxTimer)#define traceTIMER_COMMAND_SEND(xTimer,xMessageID,xMessageValueValue,xReturn)#define traceTIMER_CREATE_FAILED()#define traceTIMER_CREATE(pxNewTimer)#define traceTASK_INCREMENT_TICK(xTickCount)#define traceTASK_RESUME_FROM_ISR(pxTaskToResume)#define traceTASK_RESUME(pxTaskToResume)#define traceTASK_SUSPEND(pxTaskToSuspend)#define traceTASK_PRIORITY_SET(pxTask,uxNewPriority)#define traceTASK_DELAY()#define traceTASK_DELAY_UNTIL(x)#define traceTASK_DELETE(pxTaskToDelete)#define traceTASK_CREATE_FAILED()#define traceTASK_CREATE(pxNewTCB)#define traceQUEUE_DELETE(pxQueue)#define traceQUEUE_PEEK_FROM_ISR_FAILED(pxQueue)#define traceQUEUE_RECEIVE_FROM_ISR_FAILED(pxQueue)#define traceQUEUE_RECEIVE_FROM_ISR(pxQueue)#define traceQUEUE_SEND_FROM_ISR_FAILED(pxQueue)#define traceQUEUE_SEND_FROM_ISR(pxQueue)#define traceQUEUE_RECEIVE_FAILED(pxQueue)#define traceQUEUE_PEEK_FROM_ISR(pxQueue)#define traceQUEUE_PEEK_FAILED(pxQueue)#define traceQUEUE_PEEK(pxQueue)#define traceQUEUE_RECEIVE(pxQueue)#define traceQUEUE_SEND_FAILED(pxQueue)#define traceQUEUE_SEND(pxQueue)#define traceCREATE_COUNTING_SEMAPHORE_FAILED()#define traceCREATE_COUNTING_SEMAPHORE()#define traceTAKE_MUTEX_RECURSIVE_FAILED(pxMutex)#define traceTAKE_MUTEX_RECURSIVE(pxMutex)#define traceGIVE_MUTEX_RECURSIVE_FAILED(pxMutex)#define traceGIVE_MUTEX_RECURSIVE(pxMutex)#define traceCREATE_MUTEX_FAILED()#define traceCREATE_MUTEX(pxNewQueue)#define traceQUEUE_CREATE_FAILED(ucQueueType)#define traceQUEUE_CREATE(pxNewQueue)declaration of cinfodeclaration of require_imagedeclaration of markerdeclaration of datalendeclaration of dataptrdeclaration of datadeclaration of num_linesdeclaration of scanlinesdeclaration of write_all_tablesdeclaration of suppressdeclaration of qualitydeclaration of which_tbldeclaration of basic_tabledeclaration of scale_factordeclaration of force_baselinedeclaration of colorspacedeclaration of inbufferdeclaration of insizedeclaration of outbufferdeclaration of outsizedeclaration of versiondeclaration of structsizedeclaration of errdeclaration of RGB_bufferdeclaration of JPEG_bufferdeclaration of widthdeclaration of heightdeclaration of image_qualitydeclaration of tokendeclaration of ndeclaration of str1declaration of str2declaration of lendeclaration of resultdeclaration of bufsizedeclaration of numberdeclaration of xdeclaration of bufdeclaration of buflendeclaration of cpdeclaration of netmaskdeclaration of netifdeclaration of pdeclaration of substrdeclaration of memdeclaration of mem_lendeclaration of start_offsetdeclaration of offsetdeclaration of s2declaration of ldeclaration of typedeclaration of layerdeclaration of indeclaration of in_offsetdeclaration of out_offsetdeclaration of p_todeclaration of p_fromdeclaration of headdeclaration of taildeclaration of qdeclaration of sizedeclaration of header_sizedeclaration of header_size_incrementdeclaration of payload_memdeclaration of payload_mem_lendeclaration of payloaddeclaration of countdeclaration of descdeclaration of idxdeclaration of namedeclaration of inpdeclaration of link_callbackdeclaration of gwdeclaration of ipaddrdeclaration of statedeclaration of initdeclaration of inputdeclaration of xExpectedIdleTimedeclaration of ulMaskdeclaration of pvdeclaration of pxHeapRegionsdeclaration of pxTopOfStackdeclaration of pxCodedeclaration of pvParametersdeclaration of pxItemToRemovedeclaration of pxListdeclaration of pxNewListItemdeclaration of pxItemdeclaration of pxTimeOutdeclaration of xTicksToJumpdeclaration of xTaskdeclaration of uxHandledeclaration of pxMutexHolderdeclaration of uxHighestPriorityWaitingTaskdeclaration of pxTicksToWaitdeclaration of pxEventListItemdeclaration of xItemValuedeclaration of pxEventListdeclaration of xTicksToWaitdeclaration of xWaitIndefinitelydeclaration of xClearCountOnExitdeclaration of xTaskToNotifydeclaration of pxHigherPriorityTaskWokendeclaration of ulBitsToClearOnEntrydeclaration of ulBitsToClearOnExitdeclaration of pulNotificationValuedeclaration of ulValuedeclaration of eActiondeclaration of pulPreviousNotificationValuedeclaration of pcWriteBufferdeclaration of pxTaskStatusArraydeclaration of uxArraySizedeclaration of pulTotalRunTimedeclaration of pvParameterdeclaration of pcNameToQuerydeclaration of xTaskToQuerydeclaration of xTaskToResumedeclaration of xTaskToSuspenddeclaration of uxNewPrioritydeclaration of pxTaskStatusdeclaration of xGetFreeStackSpacedeclaration of eStatedeclaration of pxPreviousWakeTimedeclaration of xTimeIncrementdeclaration of xTicksToDelaydeclaration of xTaskToDeletedeclaration of pxRegionsdeclaration of pxTaskCodedeclaration of pcNamedeclaration of usStackDepthdeclaration of uxPrioritydeclaration of pxCreatedTaskdeclaration of xTimerdeclaration of uxTimerNumberdeclaration of xCommandIDdeclaration of xOptionalValuedeclaration of uxAutoReloaddeclaration of xFunctionToPenddeclaration of pvParameter1declaration of ulParameter2declaration of pvNewIDdeclaration of pcTimerNamedeclaration of xTimerPeriodInTicksdeclaration of pvTimerIDdeclaration of pxCallbackFunctiondeclaration of xQueuedeclaration of uxQueueNumberdeclaration of xNewQueuedeclaration of xQueueSetdeclaration of xQueueOrSemaphoredeclaration of uxEventQueueLengthdeclaration of uxQueueLengthdeclaration of uxItemSizedeclaration of ucQueueTypedeclaration of pcQueueNamedeclaration of xMutexdeclaration of xSemaphoredeclaration of uxMaxCountdeclaration of uxInitialCountdeclaration of pxStaticQueuedeclaration of pvBufferdeclaration of pvItemToQueuedeclaration of pxTaskWokendeclaration of xCoRoutinePreviouslyWokendeclaration of xCopyPositiondeclaration of xEventGroupdeclaration of uxEventGroupNumberdeclaration of pvEventGroupdeclaration of ulBitsToCleardeclaration of ulBitsToSetdeclaration of uxBitsToSetdeclaration of uxBitsToWaitFordeclaration of uxBitsToCleardeclaration of xClearOnExitdeclaration of xWaitForAllBitsdeclaration of semaphore_iddeclaration of mutex_iddeclaration of millisecdeclaration of mutex_defdeclaration of queue_iddeclaration of thread_iddeclaration of PreviousWakeTimedeclaration of maildeclaration of queue_defdeclaration of infodeclaration of pool_iddeclaration of blockdeclaration of pool_defdeclaration of semaphore_defdeclaration of signals#define __STM32F7xx_HAL_RCC_EX_H#define __STM32F7xx_HAL_RCC_H#define __STM32F7xx_HAL_GPIO_EX_H#define __STM32F7xx_HAL_GPIO_H#define __STM32F7xx_HAL_DMA_EX_H#define __STM32F7xx_HAL_DMA_H#define SDMMC_DPSM_ENABLE SDMMC_DCTRL_DTEN#define SDMMC_DPSM_DISABLE 0x00000000U#define IS_SDMMC_TRANSFER_MODE(MODE) (((MODE) == SDMMC_TRANSFER_MODE_BLOCK) || ((MODE) == SDMMC_TRANSFER_MODE_STREAM))#define SDMMC_TRANSFER_MODE_STREAM SDMMC_DCTRL_DTMODE#define SDMMC_TRANSFER_MODE_BLOCK 0x00000000U#define IS_SDMMC_TRANSFER_DIR(DIR) (((DIR) == SDMMC_TRANSFER_DIR_TO_CARD) || ((DIR) == SDMMC_TRANSFER_DIR_TO_SDMMC))#define SDMMC_TRANSFER_DIR_TO_SDMMC SDMMC_DCTRL_DTDIR#define SDMMC_TRANSFER_DIR_TO_CARD 0x00000000U#define IS_SDMMC_BLOCK_SIZE(SIZE) (((SIZE) == SDMMC_DATABLOCK_SIZE_1B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_2B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_4B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_8B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_16B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_32B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_64B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_128B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_256B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_512B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_1024B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_2048B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_4096B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_8192B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_16384B))#define SDMMC_DATABLOCK_SIZE_16384B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_8192B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_4096B (SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_2048B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_1024B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_512B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_256B SDMMC_DCTRL_DBLOCKSIZE_3#define SDMMC_DATABLOCK_SIZE_128B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2)#define SDMMC_DATABLOCK_SIZE_64B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2)#define SDMMC_DATABLOCK_SIZE_32B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_2)#define SDMMC_DATABLOCK_SIZE_16B SDMMC_DCTRL_DBLOCKSIZE_2#define SDMMC_DATABLOCK_SIZE_8B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1)#define SDMMC_DATABLOCK_SIZE_4B SDMMC_DCTRL_DBLOCKSIZE_1#define SDMMC_DATABLOCK_SIZE_2B SDMMC_DCTRL_DBLOCKSIZE_0#define SDMMC_DATABLOCK_SIZE_1B 0x00000000U#define IS_SDMMC_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFFU)#define IS_SDMMC_RESP(RESP) (((RESP) == SDMMC_RESP1) || ((RESP) == SDMMC_RESP2) || ((RESP) == SDMMC_RESP3) || ((RESP) == SDMMC_RESP4))#define SDMMC_RESP4 0x0000000CU#define SDMMC_RESP3 0x00000008U#define SDMMC_RESP2 0x00000004U#define SDMMC_RESP1 0x00000000U#define IS_SDMMC_CPSM(CPSM) (((CPSM) == SDMMC_CPSM_DISABLE) || ((CPSM) == SDMMC_CPSM_ENABLE))#define SDMMC_CPSM_ENABLE SDMMC_CMD_CPSMEN#define SDMMC_CPSM_DISABLE 0x00000000U#define IS_SDMMC_WAIT(WAIT) (((WAIT) == SDMMC_WAIT_NO) || ((WAIT) == SDMMC_WAIT_IT) || ((WAIT) == SDMMC_WAIT_PEND))#define SDMMC_WAIT_PEND SDMMC_CMD_WAITPEND#define SDMMC_WAIT_IT SDMMC_CMD_WAITINT#define SDMMC_WAIT_NO 0x00000000U#define IS_SDMMC_RESPONSE(RESPONSE) (((RESPONSE) == SDMMC_RESPONSE_NO) || ((RESPONSE) == SDMMC_RESPONSE_SHORT) || ((RESPONSE) == SDMMC_RESPONSE_LONG))#define SDMMC_RESPONSE_LONG SDMMC_CMD_WAITRESP#define SDMMC_RESPONSE_SHORT SDMMC_CMD_WAITRESP_0#define SDMMC_RESPONSE_NO 0x00000000U#define IS_SDMMC_CMD_INDEX(INDEX) ((INDEX) < 0x40U)#define IS_SDMMC_CLKDIV(DIV) ((DIV) <= 0xFFU)#define IS_SDMMC_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_DISABLE) || ((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_ENABLE))#define SDMMC_HARDWARE_FLOW_CONTROL_ENABLE SDMMC_CLKCR_HWFC_EN#define IS_SDMMC_BUS_WIDE(WIDE) (((WIDE) == SDMMC_BUS_WIDE_1B) || ((WIDE) == SDMMC_BUS_WIDE_4B) || ((WIDE) == SDMMC_BUS_WIDE_8B))#define SDMMC_BUS_WIDE_8B SDMMC_CLKCR_WIDBUS_1#define IS_SDMMC_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDMMC_CLOCK_POWER_SAVE_DISABLE) || ((SAVE) == SDMMC_CLOCK_POWER_SAVE_ENABLE))#define SDMMC_CLOCK_POWER_SAVE_ENABLE SDMMC_CLKCR_PWRSAV#define IS_SDMMC_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDMMC_CLOCK_BYPASS_DISABLE) || ((BYPASS) == SDMMC_CLOCK_BYPASS_ENABLE))#define SDMMC_CLOCK_BYPASS_ENABLE SDMMC_CLKCR_BYPASS#define IS_SDMMC_CLOCK_EDGE(EDGE) (((EDGE) == SDMMC_CLOCK_EDGE_RISING) || ((EDGE) == SDMMC_CLOCK_EDGE_FALLING))#define SDMMC_CLOCK_EDGE_FALLING SDMMC_CLKCR_NEGEDGE#define SDMMC_STOPTRANSFERTIMEOUT 100000000U#define SDMMC_MAXERASETIMEOUT 63000U#define SDMMC_CMDTIMEOUT 5000U#define SDMMC_CCCC_ERASE 0x00000020U#define SDMMC_HALFFIFOBYTES 0x00000020U#define SDMMC_HALFFIFO 0x00000008U#define SDMMC_MAX_DATA_LENGTH 0x01FFFFFFU#define SDMMC_24TO31BITS 0xFF000000U#define SDMMC_16TO23BITS 0x00FF0000U#define SDMMC_8TO15BITS 0x0000FF00U#define SDMMC_0TO7BITS 0x000000FFU#define SDMMC_DATATIMEOUT 0xFFFFFFFFU#define SDMMC_CARD_LOCKED 0x02000000U#define SDMMC_SINGLE_BUS_SUPPORT 0x00010000U#define SDMMC_WIDE_BUS_SUPPORT 0x00040000U#define SDMMC_ALLZERO 0x00000000U#define SDMMC_MAX_TRIAL 0x0000FFFFU#define SDMMC_MAX_VOLT_TRIAL 0x0000FFFFU#define SD_SWITCH_1_8V_CAPACITY 0x01000000U#define SDMMC_CHECK_PATTERN 0x000001AAU#define SDMMC_STD_CAPACITY 0x00000000U#define SDMMC_HIGH_CAPACITY 0x40000000U#define SDMMC_VOLTAGE_WINDOW_SD 0x80100000U#define SDMMC_R6_COM_CRC_FAILED 0x00008000U#define SDMMC_R6_ILLEGAL_CMD 0x00004000U#define SDMMC_R6_GENERAL_UNKNOWN_ERROR 0x00002000U#define SDMMC_OCR_ERRORBITS 0xFDFFE008U#define SDMMC_OCR_AKE_SEQ_ERROR 0x00000008U#define SDMMC_OCR_ERASE_RESET 0x00002000U#define SDMMC_OCR_CARD_ECC_DISABLED 0x00004000U#define SDMMC_OCR_WP_ERASE_SKIP 0x00008000U#define SDMMC_OCR_CID_CSD_OVERWRITE 0x00010000U#define SDMMC_OCR_STREAM_WRITE_OVERRUN 0x00020000U#define SDMMC_OCR_STREAM_READ_UNDERRUN 0x00040000U#define SDMMC_OCR_GENERAL_UNKNOWN_ERROR 0x00080000U#define SDMMC_OCR_CC_ERROR 0x00100000U#define SDMMC_OCR_CARD_ECC_FAILED 0x00200000U#define SDMMC_OCR_ILLEGAL_CMD 0x00400000U#define SDMMC_OCR_COM_CRC_FAILED 0x00800000U#define SDMMC_OCR_LOCK_UNLOCK_FAILED 0x01000000U#define SDMMC_OCR_WRITE_PROT_VIOLATION 0x04000000U#define SDMMC_OCR_BAD_ERASE_PARAM 0x08000000U#define SDMMC_OCR_ERASE_SEQ_ERR 0x10000000U#define SDMMC_OCR_BLOCK_LEN_ERR 0x20000000U#define SDMMC_OCR_ADDR_MISALIGNED 0x40000000U#define SDMMC_OCR_ADDR_OUT_OF_RANGE 0x80000000U#define SDMMC_CMD_SD_APP_SECURE_WRITE_MKB 48U#define SDMMC_CMD_SD_APP_CHANGE_SECURE_AREA 49U#define SDMMC_CMD_SD_APP_SECURE_ERASE 38U#define SDMMC_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK 25U#define SDMMC_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK 18U#define SDMMC_CMD_SD_APP_GET_CER_RES1 48U#define SDMMC_CMD_SD_APP_SET_CER_RES2 47U#define SDMMC_CMD_SD_APP_GET_CER_RN2 46U#define SDMMC_CMD_SD_APP_SET_CER_RN1 45U#define SDMMC_CMD_SD_APP_GET_MID 44U#define SDMMC_CMD_SD_APP_GET_MKB 43U#define SDMMC_CMD_SDMMC_RW_EXTENDED 53U#define SDMMC_CMD_SDMMC_RW_DIRECT 52U#define SDMMC_CMD_SD_APP_SEND_SCR 51U#define SDMMC_CMD_SD_APP_SET_CLR_CARD_DETECT 42U#define SDMMC_CMD_SD_APP_OP_COND 41U#define SDMMC_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS 22U#define SDMMC_CMD_SD_APP_STATUS 13U#define SDMMC_CMD_APP_SD_SET_BUSWIDTH 6U#define SDMMC_CMD_NO_CMD 64U#define SDMMC_CMD_GEN_CMD 56U#define SDMMC_CMD_APP_CMD 55U#define SDMMC_CMD_LOCK_UNLOCK 42U#define SDMMC_CMD_GO_IRQ_STATE 40U#define SDMMC_CMD_FAST_IO 39U#define SDMMC_CMD_ERASE 38U#define SDMMC_CMD_ERASE_GRP_END 36U#define SDMMC_CMD_ERASE_GRP_START 35U#define SDMMC_CMD_SD_ERASE_GRP_END 33U#define SDMMC_CMD_SD_ERASE_GRP_START 32U#define SDMMC_CMD_SEND_WRITE_PROT 30U#define SDMMC_CMD_CLR_WRITE_PROT 29U#define SDMMC_CMD_SET_WRITE_PROT 28U#define SDMMC_CMD_PROG_CSD 27U#define SDMMC_CMD_PROG_CID 26U#define SDMMC_CMD_WRITE_MULT_BLOCK 25U#define SDMMC_CMD_WRITE_SINGLE_BLOCK 24U#define SDMMC_CMD_SET_BLOCK_COUNT 23U#define SDMMC_CMD_WRITE_DAT_UNTIL_STOP 20U#define SDMMC_CMD_HS_BUSTEST_WRITE 19U#define SDMMC_CMD_READ_MULT_BLOCK 18U#define SDMMC_CMD_READ_SINGLE_BLOCK 17U#define SDMMC_CMD_SET_BLOCKLEN 16U#define SDMMC_CMD_GO_INACTIVE_STATE 15U#define SDMMC_CMD_HS_BUSTEST_READ 14U#define SDMMC_CMD_SEND_STATUS 13U#define SDMMC_CMD_STOP_TRANSMISSION 12U#define SDMMC_CMD_READ_DAT_UNTIL_STOP 11U#define SDMMC_CMD_SEND_CID 10U#define SDMMC_CMD_SEND_CSD 9U#define SDMMC_CMD_HS_SEND_EXT_CSD 8U#define SDMMC_CMD_SEL_DESEL_CARD 7U#define SDMMC_CMD_HS_SWITCH 6U#define SDMMC_CMD_SDMMC_SEN_OP_COND 5U#define SDMMC_CMD_SET_DSR 4U#define SDMMC_CMD_SET_REL_ADDR 3U#define SDMMC_CMD_ALL_SEND_CID 2U#define SDMMC_CMD_SEND_OP_COND 1U#define SDMMC_CMD_GO_IDLE_STATE 0U#define SDMMC_ERROR_TIMEOUT 0x80000000U#define SDMMC_ERROR_DMA 0x40000000U#define SDMMC_ERROR_BUSY 0x20000000U#define SDMMC_ERROR_UNSUPPORTED_FEATURE 0x10000000U#define SDMMC_ERROR_INVALID_PARAMETER 0x08000000U#define SDMMC_ERROR_REQUEST_NOT_APPLICABLE 0x04000000U#define SDMMC_ERROR_ADDR_OUT_OF_RANGE 0x02000000U#define SDMMC_ERROR_INVALID_VOLTRANGE 0x01000000U#define SDMMC_ERROR_AKE_SEQ_ERR 0x00800000U#define SDMMC_ERROR_ERASE_RESET 0x00400000U#define SDMMC_ERROR_CARD_ECC_DISABLED 0x00200000U#define SDMMC_ERROR_WP_ERASE_SKIP 0x00100000U#define SDMMC_ERROR_CID_CSD_OVERWRITE 0x00080000U#define SDMMC_ERROR_STREAM_WRITE_OVERRUN 0x00040000U#define SDMMC_ERROR_STREAM_READ_UNDERRUN 0x00020000U#define SDMMC_ERROR_GENERAL_UNKNOWN_ERR 0x00010000U#define SDMMC_ERROR_CC_ERR 0x00008000U#define SDMMC_ERROR_CARD_ECC_FAILED 0x00004000U#define SDMMC_ERROR_ILLEGAL_CMD 0x00002000U#define SDMMC_ERROR_COM_CRC_FAILED 0x00001000U#define SDMMC_ERROR_LOCK_UNLOCK_FAILED 0x00000800U#define SDMMC_ERROR_WRITE_PROT_VIOLATION 0x00000400U#define SDMMC_ERROR_BAD_ERASE_PARAM 0x00000200U#define SDMMC_ERROR_ERASE_SEQ_ERR 0x00000100U#define SDMMC_ERROR_BLOCK_LEN_ERR 0x00000080U#define SDMMC_ERROR_ADDR_MISALIGNED 0x00000040U#define SDMMC_ERROR_RX_OVERRUN 0x00000020U#define SDMMC_ERROR_TX_UNDERRUN 0x00000010U#define SDMMC_ERROR_DATA_TIMEOUT 0x00000008U#define SDMMC_ERROR_CMD_RSP_TIMEOUT 0x00000004U#define SDMMC_ERROR_DATA_CRC_FAIL 0x00000002U#define SDMMC_ERROR_CMD_CRC_FAIL 0x00000001U#define SDMMC_ERROR_NONE 0x00000000U#define SD_InitTypeDef SDMMC_InitTypeDef#define SD_TypeDef SDMMC_TypeDef#define __HAL_SD_CLEAR_IT(__HANDLE__,__INTERRUPT__) __SDMMC_CLEAR_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_GET_IT(__HANDLE__,__INTERRUPT__) __SDMMC_GET_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_CLEAR_FLAG(__HANDLE__,__FLAG__) __SDMMC_CLEAR_FLAG((__HANDLE__)->Instance, (__FLAG__))#define __HAL_SD_GET_FLAG(__HANDLE__,__FLAG__) __SDMMC_GET_FLAG((__HANDLE__)->Instance, (__FLAG__))#define __HAL_SD_DISABLE_IT(__HANDLE__,__INTERRUPT__) __SDMMC_DISABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_ENABLE_IT(__HANDLE__,__INTERRUPT__) __SDMMC_ENABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_DMA_DISABLE(__HANDLE__) __SDMMC_DMA_DISABLE((__HANDLE__)->Instance)#define __HAL_SD_DMA_ENABLE(__HANDLE__) __SDMMC_DMA_ENABLE((__HANDLE__)->Instance)#define __HAL_SD_DISABLE(__HANDLE__) __SDMMC_DISABLE((__HANDLE__)->Instance)#define __HAL_SD_ENABLE(__HANDLE__) __SDMMC_ENABLE((__HANDLE__)->Instance)#define __HAL_SD_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SD_STATE_RESET)#define CARD_V2_X 0x00000001U#define CARD_V1_X 0x00000000U#define CARD_SECURED 0x00000003U#define CARD_SDHC_SDXC 0x00000001U#define CARD_SDSC 0x00000000U#define SD_CONTEXT_DMA 0x00000080U#define SD_CONTEXT_IT 0x00000008U#define SD_CONTEXT_WRITE_MULTIPLE_BLOCK 0x00000020U#define SD_CONTEXT_WRITE_SINGLE_BLOCK 0x00000010U#define SD_CONTEXT_READ_MULTIPLE_BLOCK 0x00000002U#define SD_CONTEXT_READ_SINGLE_BLOCK 0x00000001U#define SD_CONTEXT_NONE 0x00000000U#define HAL_SD_ERROR_TIMEOUT SDMMC_ERROR_TIMEOUT#define HAL_SD_ERROR_DMA SDMMC_ERROR_DMA#define HAL_SD_ERROR_BUSY SDMMC_ERROR_BUSY#define HAL_SD_ERROR_UNSUPPORTED_FEATURE SDMMC_ERROR_UNSUPPORTED_FEATURE#define HAL_SD_ERROR_PARAM SDMMC_ERROR_INVALID_PARAMETER#define HAL_SD_ERROR_REQUEST_NOT_APPLICABLE SDMMC_ERROR_REQUEST_NOT_APPLICABLE#define HAL_SD_ERROR_ADDR_OUT_OF_RANGE SDMMC_ERROR_ADDR_OUT_OF_RANGE#define HAL_SD_ERROR_INVALID_VOLTRANGE SDMMC_ERROR_INVALID_VOLTRANGE#define HAL_SD_ERROR_AKE_SEQ_ERR SDMMC_ERROR_AKE_SEQ_ERR#define HAL_SD_ERROR_ERASE_RESET SDMMC_ERROR_ERASE_RESET#define HAL_SD_ERROR_CARD_ECC_DISABLED SDMMC_ERROR_CARD_ECC_DISABLED#define HAL_SD_ERROR_WP_ERASE_SKIP SDMMC_ERROR_WP_ERASE_SKIP#define HAL_SD_ERROR_CID_CSD_OVERWRITE SDMMC_ERROR_CID_CSD_OVERWRITE#define HAL_SD_ERROR_STREAM_WRITE_OVERRUN SDMMC_ERROR_STREAM_WRITE_OVERRUN#define HAL_SD_ERROR_STREAM_READ_UNDERRUN SDMMC_ERROR_STREAM_READ_UNDERRUN#define HAL_SD_ERROR_GENERAL_UNKNOWN_ERR SDMMC_ERROR_GENERAL_UNKNOWN_ERR#define HAL_SD_ERROR_CC_ERR SDMMC_ERROR_CC_ERR#define HAL_SD_ERROR_CARD_ECC_FAILED SDMMC_ERROR_CARD_ECC_FAILED#define HAL_SD_ERROR_ILLEGAL_CMD SDMMC_ERROR_ILLEGAL_CMD#define HAL_SD_ERROR_COM_CRC_FAILED SDMMC_ERROR_COM_CRC_FAILED#define HAL_SD_ERROR_LOCK_UNLOCK_FAILED SDMMC_ERROR_LOCK_UNLOCK_FAILED#define HAL_SD_ERROR_WRITE_PROT_VIOLATION SDMMC_ERROR_WRITE_PROT_VIOLATION#define HAL_SD_ERROR_BAD_ERASE_PARAM SDMMC_ERROR_BAD_ERASE_PARAM#define HAL_SD_ERROR_ERASE_SEQ_ERR SDMMC_ERROR_ERASE_SEQ_ERR#define HAL_SD_ERROR_BLOCK_LEN_ERR SDMMC_ERROR_BLOCK_LEN_ERR#define HAL_SD_ERROR_ADDR_MISALIGNED SDMMC_ERROR_ADDR_MISALIGNED#define HAL_SD_ERROR_RX_OVERRUN SDMMC_ERROR_RX_OVERRUN#define HAL_SD_ERROR_TX_UNDERRUN SDMMC_ERROR_TX_UNDERRUN#define HAL_SD_ERROR_DATA_TIMEOUT SDMMC_ERROR_DATA_TIMEOUT#define HAL_SD_ERROR_CMD_RSP_TIMEOUT SDMMC_ERROR_CMD_RSP_TIMEOUT#define HAL_SD_ERROR_DATA_CRC_FAIL SDMMC_ERROR_DATA_CRC_FAIL#define HAL_SD_ERROR_CMD_CRC_FAIL SDMMC_ERROR_CMD_CRC_FAIL#define HAL_SD_ERROR_NONE SDMMC_ERROR_NONE#define BLOCKSIZE 512U#define HAL_SD_CARD_ERROR 0x000000FFU#define HAL_SD_CARD_DISCONNECTED 0x00000008U#define HAL_SD_CARD_PROGRAMMING 0x00000007U#define HAL_SD_CARD_RECEIVING 0x00000006U#define HAL_SD_CARD_SENDING 0x00000005U#define HAL_SD_CARD_STANDBY 0x00000003U#define HAL_SD_CARD_IDENTIFICATION 0x00000002U#define HAL_SD_CARD_READY 0x00000001U#define USE_HAL_SD_REGISTER_CALLBACKS 0U#define IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH))#define IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE))#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_DFSDM))#define IS_TIM_BREAKINPUT(__BREAKINPUT__) (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2))#define IS_TIM_REMAP(__TIM_REMAP__) (((__TIM_REMAP__) == TIM_TIM2_TIM8_TRGO)|| ((__TIM_REMAP__) == TIM_TIM2_ETH_PTP) || ((__TIM_REMAP__) == TIM_TIM2_USBFS_SOF)|| ((__TIM_REMAP__) == TIM_TIM2_USBHS_SOF)|| ((__TIM_REMAP__) == TIM_TIM5_GPIO) || ((__TIM_REMAP__) == TIM_TIM5_LSI) || ((__TIM_REMAP__) == TIM_TIM5_LSE) || ((__TIM_REMAP__) == TIM_TIM5_RTC) || ((__TIM_REMAP__) == TIM_TIM11_GPIO) || ((__TIM_REMAP__) == TIM_TIM11_SPDIFRX) || ((__TIM_REMAP__) == TIM_TIM11_HSE) || ((__TIM_REMAP__) == TIM_TIM11_MCO1))#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U#define TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U#define TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U#define TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U#define TIM_BREAKINPUTSOURCE_DFSDM1 (0x00000008U)#define TIM_BREAKINPUTSOURCE_BKIN (0x00000001U)#define TIM_BREAKINPUT_BRK2 0x00000002U#define TIM_BREAKINPUT_BRK 0x00000001U#define TIM_TIM11_MCO1 (0x00000003U)#define TIM_TIM11_HSE (0x00000002U)#define TIM_TIM11_SPDIFRX (0x00000001U)#define TIM_TIM11_GPIO (0x00000000U)#define TIM_TIM5_RTC (0x000000C0U)#define TIM_TIM5_LSE (0x00000080U)#define TIM_TIM5_LSI (0x00000040U)#define TIM_TIM5_GPIO (0x00000000U)#define TIM_TIM2_USBHS_SOF (0x00000C00U)#define TIM_TIM2_USBFS_SOF (0x00000800U)#define TIM_TIM2_ETH_PTP (0x00000400U)#define TIM_TIM2_TIM8_TRGO (0x00000000U)#define TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__); } while(0)#define TIM_CHANNEL_N_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__)))#define TIM_CHANNEL_N_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] : (__HANDLE__)->ChannelNState[3])#define TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__); } while(0)#define TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__)))#define TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] : ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] : (__HANDLE__)->ChannelState[5])#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP)))#define TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U))))#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))#define TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER))#define IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR) || ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP))#define IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU)#define IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U))#define IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS))#define IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION))#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8))#define IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE ))#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_NONE))#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF))#define IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2))#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || ((__MODE__) == TIM_OCMODE_ASYMMETRIC_PWM1) || ((__MODE__) == TIM_OCMODE_ASYMMETRIC_PWM2))#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER))#define IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE))#define IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || ((__SOURCE__) == TIM_TRGO2_ENABLE) || ((__SOURCE__) == TIM_TRGO2_UPDATE) || ((__SOURCE__) == TIM_TRGO2_OC1) || ((__SOURCE__) == TIM_TRGO2_OC1REF) || ((__SOURCE__) == TIM_TRGO2_OC2REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF) || ((__SOURCE__) == TIM_TRGO2_OC5REF) || ((__SOURCE__) == TIM_TRGO2_OC6REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING))#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF))#define IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U))#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE))#define IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH))#define IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || ((__STATE__) == TIM_BREAK2_DISABLE))#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH))#define IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || ((__STATE__) == TIM_BREAK_DISABLE))#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL)#define IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || ((__LEVEL__) == TIM_LOCKLEVEL_1) || ((__LEVEL__) == TIM_LOCKLEVEL_2) || ((__LEVEL__) == TIM_LOCKLEVEL_3))#define IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || ((__STATE__) == TIM_OSSI_DISABLE))#define IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || ((__STATE__) == TIM_OSSR_DISABLE))#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8))#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED))#define IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8))#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE))#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3))#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))#define IS_TIM_PERIOD(__HANDLE__,__PERIOD__) ((IS_TIM_32B_COUNTER_INSTANCE(((__HANDLE__)->Instance)) == 0U) ? (((__PERIOD__) > 0U) && ((__PERIOD__) <= 0x0000FFFFU)) : ((__PERIOD__) > 0U))#define IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))#define IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6) || ((__CHANNEL__) == TIM_CHANNEL_ALL))#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))#define IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12))#define IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE))#define IS_TIM_CCX_CHANNEL(__INSTANCE__,__CHANNEL__) (IS_TIM_CCX_INSTANCE(__INSTANCE__, __CHANNEL__) && ((__CHANNEL__) != (TIM_CHANNEL_5)) && ((__CHANNEL__) != (TIM_CHANNEL_6)))#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8))#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC))#define IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE))#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING))#define IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || ((__STATE__) == TIM_OCNIDLESTATE_RESET))#define IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || ((__STATE__) == TIM_OCIDLESTATE_RESET))#define IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCNPOLARITY_LOW))#define IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW))#define IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE))#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))#define IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4))#define IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || ((__MODE__) == TIM_UIFREMAP_ENABLE))#define IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3))#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_RCR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_BDTR) || ((__BASE__) == TIM_DMABASE_OR) || ((__BASE__) == TIM_DMABASE_CCMR3) || ((__BASE__) == TIM_DMABASE_CCR5) || ((__BASE__) == TIM_DMABASE_CCR6))#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR))#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))#define __HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__,__CCDMA__) MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__))#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0)#define __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS)#define __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS)#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE))#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE))#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE))#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE))#define __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) : ((__HANDLE__)->Instance->CCR6))#define __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR6 = (__COMPARE__)))#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0)#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0)#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR)#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0)#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT)#define __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__))#define __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__))#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))#define __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY))#define __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP))#define __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP))#define __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)#define __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))#define __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))#define __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__))#define __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__))#define __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))#define __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)#define __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0)#define __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0)#define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))#define __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0)#define TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL#define TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR SYSCFG_CFGR2_SPL#define TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL#define TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL#define TIM_CCxN_DISABLE 0x00000000U#define TIM_CCxN_ENABLE 0x00000004U#define TIM_CCx_DISABLE 0x00000000U#define TIM_CCx_ENABLE 0x00000001U#define TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006)#define TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005)#define TIM_DMA_ID_CC4 ((uint16_t) 0x0004)#define TIM_DMA_ID_CC3 ((uint16_t) 0x0003)#define TIM_DMA_ID_CC2 ((uint16_t) 0x0002)#define TIM_DMA_ID_CC1 ((uint16_t) 0x0001)#define TIM_DMA_ID_UPDATE ((uint16_t) 0x0000)#define TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U#define TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U#define TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U#define TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U#define TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U#define TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U#define TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U#define TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U#define TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U#define TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U#define TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U#define TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U#define TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U#define TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U#define TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U#define TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U#define TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U#define TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U#define TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S#define TIM_TI1SELECTION_CH1 0x00000000U#define TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8#define TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4#define TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2#define TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1#define TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE#define TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED#define TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED#define TIM_TS_NONE 0x0000FFFFU#define TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2)#define TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)#define TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)#define TIM_TS_TI1F_ED TIM_SMCR_TS_2#define TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)#define TIM_TS_ITR2 TIM_SMCR_TS_1#define TIM_TS_ITR1 TIM_SMCR_TS_0#define TIM_TS_ITR0 0x00000000U#define TIM_OCMODE_ASYMMETRIC_PWM2 TIM_CCMR1_OC1M#define TIM_OCMODE_ASYMMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2)#define TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2)#define TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)#define TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3#define TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2#define TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)#define TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1#define TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0#define TIM_OCMODE_TIMING 0x00000000U#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3#define TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)#define TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)#define TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)#define TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2#define TIM_SLAVEMODE_DISABLE 0x00000000U#define TIM_MASTERSLAVEMODE_DISABLE 0x00000000U#define TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)#define TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)#define TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC5REF TIM_CR2_MMS2_3#define TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)#define TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC1REF TIM_CR2_MMS2_2#define TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_UPDATE TIM_CR2_MMS2_1#define TIM_TRGO2_ENABLE TIM_CR2_MMS2_0#define TIM_TRGO2_RESET 0x00000000U#define TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)#define TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)#define TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)#define TIM_TRGO_OC1REF TIM_CR2_MMS_2#define TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)#define TIM_TRGO_UPDATE TIM_CR2_MMS_1#define TIM_TRGO_ENABLE TIM_CR2_MMS_0#define TIM_TRGO_RESET 0x00000000U#define TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3#define TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2#define TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1#define TIM_GROUPCH5_NONE 0x00000000U#define TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE#define TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U#define PHY_MICR_INT_OE ((uint16_t)0x0001U)#define PHY_MICR_INT_EN ((uint16_t)0x0002U)#define PHY_DUPLEX_STATUS ((uint16_t)0x0004U)declaration of BlockStartAdddeclaration of BlockEndAdddeclaration of ChannelNdeclaration of Remapdeclaration of Channelsdeclaration of BreakInputdeclaration of sBreakInputConfigdeclaration of sBreakDeadTimeConfigdeclaration of sMasterConfigdeclaration of InputTriggerdeclaration of CommutationSourcedeclaration of ChannelStatedeclaration of TIM_ExtTRGPrescalerdeclaration of TIM_ExtTRGPolaritydeclaration of ExtTRGFilterdeclaration of Structuredeclaration of EventSourcedefinition of HAL_FLASH_OB_Launchdefinition of HAL_FLASH_OB_Lockdefinition of HAL_FLASH_OB_Unlockdefinition of HAL_FLASH_Lockdefinition of HAL_FLASH_Unlockdefinition of HAL_FLASH_OperationErrorCallbackdefinition of HAL_FLASH_EndOfOperationCallbackdefinition of HAL_FLASH_IRQHandlerdefinition of tempdefinition of HAL_FLASH_Program_ITdefinition of HAL_FLASH_Programdefinition of pFlashdefinition of FLASH_OB_GetBootAddressdefinition of FLASH_OB_GetBORdefinition of FLASH_OB_GetRDPdefinition of readstatusdefinition of FLASH_OB_BootAddressConfigdefinition of FLASH_OB_BOR_LevelConfigdefinition of FLASH_OB_RDP_LevelConfigdefinition of FLASH_OB_DisableWRPdefinition of FLASH_OB_EnableWRPdefinition of FLASH_OB_GetUserdefinition of FLASH_OB_UserConfigdefinition of useroptionmaskdefinition of useroptionvaluedefinition of FLASH_OB_GetWRPdefinition of FLASH_Erase_Sectordefinition of tmp_psizedefinition of FLASH_MassErasedefinition of HAL_FLASHEx_OBGetConfigdefinition of HAL_FLASHEx_OBProgramdefinition of HAL_FLASHEx_Erase_ITdefinition of HAL_FLASHEx_Erasedefinition of HAL_GPIO_EXTI_Callbackdefinition of HAL_GPIO_EXTI_IRQHandlerdefinition of HAL_GPIO_LockPindefinition of HAL_GPIO_TogglePindefinition of odrdefinition of HAL_GPIO_WritePindefinition of HAL_GPIO_ReadPindefinition of bitstatusdefinition of HAL_GPIO_DeInitdefinition of positiondefinition of iopositiondefinition of iocurrentdefinition of HAL_GPIO_Initdefinition of I2C_ConvertOtherXferOptionsdefinition of I2C_Disable_IRQdefinition of I2C_Enable_IRQdefinition of I2C_TransferConfigdefinition of I2C_IsErrorOccurreddefinition of I2C_WaitOnRXNEFlagUntilTimeoutdefinition of I2C_WaitOnSTOPFlagUntilTimeoutdefinition of I2C_WaitOnTXISFlagUntilTimeoutdefinition of I2C_WaitOnFlagUntilTimeoutdefinition of I2C_DMAAbortdefinition of I2C_DMAErrordefinition of treatdmaerrordefinition of I2C_DMASlaveReceiveCpltdefinition of tmpoptionsdefinition of I2C_DMAMasterReceiveCpltdefinition of I2C_DMASlaveTransmitCpltdefinition of I2C_DMAMasterTransmitCpltdefinition of I2C_Flush_TXDRdefinition of I2C_TreatErrorCallbackdefinition of I2C_ITErrordefinition of tmpstatedefinition of tmppreviousstatedefinition of I2C_ITListenCpltdefinition of I2C_ITSlaveCpltdefinition of tmpcr1valuedefinition of tmpITFlagsdefinition of I2C_ITMasterCpltdefinition of tmperrordefinition of I2C_ITSlaveSeqCpltdefinition of I2C_ITMasterSeqCpltdefinition of I2C_ITAddrCpltdefinition of transferdirectiondefinition of slaveaddrcodedefinition of ownadd1codedefinition of ownadd2codedefinition of I2C_RequestMemoryReaddefinition of I2C_RequestMemoryWritedefinition of I2C_Slave_ISR_DMAdefinition of treatdmanackdefinition of I2C_Mem_ISR_DMAdefinition of directiondefinition of I2C_Master_ISR_DMAdefinition of devaddressdefinition of xfermodedefinition of I2C_Slave_ISR_ITdefinition of I2C_Mem_ISR_ITdefinition of I2C_Master_ISR_ITdefinition of HAL_I2C_GetErrordefinition of HAL_I2C_GetModedefinition of HAL_I2C_GetStatedefinition of HAL_I2C_AbortCpltCallbackdefinition of HAL_I2C_ErrorCallbackdefinition of HAL_I2C_MemRxCpltCallbackdefinition of HAL_I2C_MemTxCpltCallbackdefinition of HAL_I2C_ListenCpltCallbackdefinition of HAL_I2C_AddrCallbackdefinition of HAL_I2C_SlaveRxCpltCallbackdefinition of HAL_I2C_SlaveTxCpltCallbackdefinition of HAL_I2C_MasterRxCpltCallbackdefinition of HAL_I2C_MasterTxCpltCallbackdefinition of HAL_I2C_ER_IRQHandlerdefinition of itflagsdefinition of itsourcesdefinition of HAL_I2C_EV_IRQHandlerdefinition of HAL_I2C_Master_Abort_ITdefinition of tmp_modedefinition of HAL_I2C_DisableListen_ITdefinition of HAL_I2C_EnableListen_ITdefinition of HAL_I2C_Slave_Seq_Receive_DMAdefinition of dmaxferstatusdefinition of HAL_I2C_Slave_Seq_Receive_ITdefinition of HAL_I2C_Slave_Seq_Transmit_DMAdefinition of HAL_I2C_Slave_Seq_Transmit_ITdefinition of HAL_I2C_Master_Seq_Receive_DMAdefinition of xferrequestdefinition of HAL_I2C_Master_Seq_Receive_ITdefinition of HAL_I2C_Master_Seq_Transmit_DMAdefinition of sizetoxferdefinition of HAL_I2C_Master_Seq_Transmit_ITdefinition of HAL_I2C_IsDeviceReadydefinition of I2C_Trialsdefinition of HAL_I2C_Mem_Read_DMAdefinition of HAL_I2C_Mem_Write_DMAdefinition of HAL_I2C_Mem_Read_ITdefinition of HAL_I2C_Mem_Write_ITdefinition of HAL_I2C_Mem_Readdefinition of HAL_I2C_Mem_Writedefinition of HAL_I2C_Slave_Receive_DMAdefinition of HAL_I2C_Slave_Transmit_DMAdefinition of HAL_I2C_Master_Receive_DMAdefinition of HAL_I2C_Master_Transmit_DMAdefinition of HAL_I2C_Slave_Receive_ITdefinition of HAL_I2C_Slave_Transmit_ITdefinition of HAL_I2C_Master_Receive_ITdefinition of HAL_I2C_Master_Transmit_ITdefinition of HAL_I2C_Slave_Receivedefinition of HAL_I2C_Slave_Transmitdefinition of tmpXferCountdefinition of errordefinition of HAL_I2C_Master_Receivedefinition of HAL_I2C_Master_Transmitdefinition of _msdefinition of sbdefinition of sbttomsdefinition of _sbtdefinition of ustosbtdefinition of _usdefinition of sbttousdefinition of nstosbtdefinition of _nsdefinition of sbttonsdefinition of nsdefinition of sbttobtdefinition of _btdefinition of bttosbtdefinition of sbintime_getsecdefinition of bintime_shiftdefinition of _expdefinition of bintime_muldefinition of _p1definition of _p2definition of bintime_subdefinition of _bt2definition of _udefinition of bintime_adddefinition of bintime_addxdefinition of itimervaldefinition of bintimedefinition of timezonedefinition of it_valuedefinition of it_intervaldefinition of fracdefinition of secdefinition of tz_dsttimedefinition of tz_minuteswestdefinition of tmsdefinition of tms_cstimedefinition of tms_cutimedefinition of tms_stimedefinition of tms_utimedefinition of _exitdefinition of _execvedefinition of namedefinition of argvdefinition of envdefinition of _forkdefinition of _linkdefinition of olddefinition of newdefinition of _statdefinition of filedefinition of stdefinition of _timesdefinition of bufdefinition of _unlinkdefinition of _waitdefinition of _opendefinition of pathdefinition of flagsdefinition of DataIdxdefinition of _lseekdefinition of dirdefinition of _isattydefinition of _fstatdefinition of _killdefinition of piddefinition of sigdefinition of _getpiddefinition of initialise_monitor_handlesdefinition of _gettimeofdaydefinition of tpdefinition of tzpdefinition of _sbrkdefinition of incrdefinition of heap_enddefinition of prev_heap_enddefinition of min_stack_ptrdefinition of remdefinition of quotdefinition of tmdefinition of tm_isdstdefinition of tm_ydaydefinition of tm_wdaydefinition of tm_yeardefinition of tm_mondefinition of tm_mdaydefinition of tm_hourdefinition of tm_mindefinition of tm_secdefinition of __locale_ctype_ptr_ldefinition of _ldefinition of jpeg_decompress_structdefinition of jpeg_source_mgrdefinition of jpeg_compress_structdefinition of jpeg_destination_mgrdefinition of jpeg_common_structdefinition of jpeg_progress_mgrdefinition of jpeg_memory_mgrdefinition of jpeg_error_mgrdefinition of jpeg_marker_structdefinition of cquantizedefinition of cconvertdefinition of upsampledefinition of idctdefinition of entropydefinition of markerdefinition of inputctldefinition of postdefinition of coefdefinition of maindefinition of masterdefinition of unread_markerdefinition of lim_Sedefinition of natural_orderdefinition of block_sizedefinition of Aldefinition of Ahdefinition of Sedefinition of Ssdefinition of MCU_membershipdefinition of blocks_in_MCUdefinition of MCU_rows_in_scandefinition of MCUs_per_rowdefinition of cur_comp_infodefinition of comps_in_scandefinition of sample_range_limitdefinition of total_iMCU_rowsdefinition of min_DCT_v_scaled_sizedefinition of min_DCT_h_scaled_sizedefinition of max_v_samp_factordefinition of max_h_samp_factordefinition of marker_listdefinition of CCIR601_samplingdefinition of Adobe_transformdefinition of saw_Adobe_markerdefinition of Y_densitydefinition of X_densitydefinition of density_unitdefinition of JFIF_minor_versiondefinition of JFIF_major_versiondefinition of saw_JFIF_markerdefinition of restart_intervaldefinition of arith_ac_Kdefinition of arith_dc_Udefinition of arith_dc_Ldefinition of arith_codedefinition of progressive_modedefinition of is_baselinedefinition of comp_infodefinition of data_precisiondefinition of ac_huff_tbl_ptrsdefinition of dc_huff_tbl_ptrsdefinition of quant_tbl_ptrsdefinition of coef_bitsdefinition of output_iMCU_rowdefinition of output_scan_numberdefinition of input_iMCU_rowdefinition of input_scan_numberdefinition of output_scanlinedefinition of colormapdefinition of actual_number_of_colorsdefinition of rec_outbuf_heightdefinition of output_componentsdefinition of out_color_componentsdefinition of output_heightdefinition of output_widthdefinition of enable_2pass_quantdefinition of enable_external_quantdefinition of enable_1pass_quantdefinition of desired_number_of_colorsdefinition of two_pass_quantizedefinition of dither_modedefinition of quantize_colorsdefinition of do_block_smoothingdefinition of do_fancy_upsamplingdefinition of dct_methoddefinition of raw_data_outdefinition of buffered_imagedefinition of output_gammadefinition of scale_denomdefinition of scale_numdefinition of out_color_spacedefinition of jpeg_color_spacedefinition of num_componentsdefinition of image_heightdefinition of image_widthdefinition of term_sourcedefinition of resync_to_restartdefinition of skip_input_datadefinition of fill_input_bufferdefinition of init_sourcedefinition of bytes_in_bufferdefinition of next_input_bytedefinition of global_statedefinition of is_decompressordefinition of client_datadefinition of progressdefinition of memdefinition of script_space_sizedefinition of script_spacedefinition of fdctdefinition of downsampledefinition of prepdefinition of next_scanlinedefinition of write_Adobe_markerdefinition of write_JFIF_headerdefinition of restart_in_rowsdefinition of smoothing_factordefinition of do_fancy_downsamplingdefinition of optimize_codingdefinition of raw_data_indefinition of scan_infodefinition of num_scansdefinition of q_scale_factordefinition of jpeg_heightdefinition of jpeg_widthdefinition of input_gammadefinition of in_color_spacedefinition of input_componentsdefinition of destdefinition of term_destinationdefinition of empty_output_bufferdefinition of init_destinationdefinition of free_in_bufferdefinition of next_output_bytedefinition of total_passesdefinition of completed_passesdefinition of pass_limitdefinition of pass_counterdefinition of progress_monitordefinition of max_alloc_chunkdefinition of max_memory_to_usedefinition of self_destructdefinition of free_pooldefinition of access_virt_barraydefinition of access_virt_sarraydefinition of realize_virt_arraysdefinition of request_virt_barraydefinition of request_virt_sarraydefinition of alloc_barraydefinition of alloc_sarraydefinition of alloc_largedefinition of alloc_smalldefinition of last_addon_messagedefinition of first_addon_messagedefinition of addon_message_tabledefinition of last_jpeg_messagedefinition of jpeg_message_tabledefinition of num_warningsdefinition of trace_leveldefinition of msg_parmdefinition of sdefinition of msg_codedefinition of reset_error_mgrdefinition of format_messagedefinition of output_messagedefinition of emit_messagedefinition of error_exitdefinition of data_lengthdefinition of original_lengthdefinition of nextdefinition of component_indexdefinition of dct_tabledefinition of quant_tabledefinition of last_row_heightdefinition of last_col_widthdefinition of MCU_sample_widthdefinition of MCU_blocksdefinition of MCU_heightdefinition of MCU_widthdefinition of component_neededdefinition of downsampled_heightdefinition of downsampled_widthdefinition of DCT_v_scaled_sizedefinition of DCT_h_scaled_sizedefinition of height_in_blocksdefinition of width_in_blocksdefinition of ac_tbl_nodefinition of dc_tbl_nodefinition of quant_tbl_nodefinition of v_samp_factordefinition of h_samp_factordefinition of component_iddefinition of sent_tabledefinition of huffvaldefinition of bitsdefinition of quantvaldefinition of ip4_addrdefinition of lwip_ip_addr_typedefinition of pbuf_customdefinition of pbuf_romdefinition of pbufdefinition of custom_free_functiondefinition of payloaddefinition of if_idxdefinition of refdefinition of type_internaldefinition of tot_lendefinition of memp_descdefinition of mempdefinition of tabdefinition of basedefinition of ipv6_addr_state_changed_sdefinition of ipv6_set_sdefinition of ipv4_changed_sdefinition of status_changed_sdefinition of link_changed_sdefinition of netifdefinition of netif_mac_filter_actiondefinition of lwip_internal_netif_client_data_indexdefinition of ipv6_addr_state_changeddefinition of ipv6_setdefinition of ipv4_changeddefinition of status_changeddefinition of link_changeddefinition of addressdefinition of old_statedefinition of addr_indexdefinition of old_addressdefinition of old_gwdefinition of old_netmaskdefinition of rs_countdefinition of hwaddr_lendefinition of hwaddrdefinition of mtudefinition of link_callbackdefinition of linkoutputdefinition of outputdefinition of inputdefinition of gwdefinition of netmaskdefinition of ip_addrdefinition of HeapRegiondefinition of xSizeInBytesdefinition of pucStartAddressdefinition of xSTATIC_STREAM_BUFFERdefinition of xSTATIC_TIMERdefinition of xSTATIC_EVENT_GROUPdefinition of xSTATIC_QUEUEdefinition of xSTATIC_TCBdefinition of xSTATIC_LISTdefinition of xSTATIC_MINI_LIST_ITEMdefinition of xSTATIC_LIST_ITEMdefinition of uxDummy4definition of ucDummy3definition of pvDummy2definition of uxDummy1definition of ucDummy8definition of uxDummy7definition of pvDummy6declaration of HAL_SAI_DisableRxMuteModedeclaration of HAL_SAI_EnableRxMuteModedeclaration of HAL_SAI_DisableTxMuteModedeclaration of HAL_SAI_EnableTxMuteModedeclaration of HAL_SAI_Abortdeclaration of HAL_SAI_DMAStopdeclaration of HAL_SAI_DMAResumedeclaration of HAL_SAI_DMAPausedeclaration of HAL_SAI_Receive_DMAdeclaration of HAL_SAI_Transmit_DMAdeclaration of HAL_SAI_Receive_ITdeclaration of HAL_SAI_Transmit_ITdeclaration of HAL_SAI_Receivedeclaration of HAL_SAI_Transmitdeclaration of HAL_SAI_MspDeInitdeclaration of HAL_SAI_MspInitdeclaration of HAL_SAI_DeInitdeclaration of HAL_SAI_Initdeclaration of HAL_SAI_InitProtocoldeclaration of SDMMC_DataInitTypeDefdeclaration of SDMMC_CmdInitTypeDefdeclaration of SDMMC_InitTypeDefdeclaration of SDMMC_GetCmdResp7declaration of SDMMC_GetCmdResp6declaration of SDMMC_GetCmdResp3declaration of SDMMC_GetCmdResp2declaration of SDMMC_GetCmdResp1declaration of SDMMC_CmdSendEXTCSDdeclaration of SDMMC_CmdSwitchdeclaration of SDMMC_CmdOpConditiondeclaration of SDMMC_CmdStatusRegisterdeclaration of SDMMC_CmdSendStatusdeclaration of SDMMC_CmdSetRelAddMmcdeclaration of SDMMC_CmdSetRelAdddeclaration of SDMMC_CmdSendCSDdeclaration of SDMMC_CmdSendCIDdeclaration of SDMMC_CmdSendSCRdeclaration of SDMMC_CmdBusWidthdeclaration of SDMMC_CmdAppOperCommanddeclaration of SDMMC_CmdAppCommanddeclaration of SDMMC_CmdOperConddeclaration of SDMMC_CmdGoIdleStatedeclaration of SDMMC_CmdSelDeseldeclaration of SDMMC_CmdStopTransferdeclaration of SDMMC_CmdErasedeclaration of SDMMC_CmdSDEraseEndAdddeclaration of SDMMC_CmdEraseEndAdddeclaration of SDMMC_CmdSDEraseStartAdddeclaration of SDMMC_CmdEraseStartAdddeclaration of SDMMC_CmdWriteMultiBlockdeclaration of SDMMC_CmdWriteSingleBlockdeclaration of SDMMC_CmdReadMultiBlockdeclaration of SDMMC_CmdReadSingleBlockdeclaration of SDMMC_CmdBlockLengthdeclaration of SDMMC_SetSDMMCReadWaitModedeclaration of SDMMC_GetFIFOCountdeclaration of SDMMC_GetDataCounterdeclaration of SDMMC_ConfigDatadeclaration of SDMMC_GetResponsedeclaration of SDMMC_GetCommandResponsedeclaration of SDMMC_SendCommanddeclaration of SDMMC_GetPowerStatedeclaration of SDMMC_PowerState_OFFdeclaration of SDMMC_PowerState_ONdeclaration of SDMMC_WriteFIFOdeclaration of SDMMC_ReadFIFOdeclaration of SDMMC_Initdeclaration of HAL_SD_CardStatusTypeDefdeclaration of HAL_SD_CardCIDTypeDefdeclaration of HAL_SD_CardCSDTypeDefdeclaration of SD_HandleTypeDefdeclaration of HAL_SD_CardInfoTypeDefdeclaration of HAL_SD_CardStateTypeDefdeclaration of HAL_SD_StateTypeDefdeclaration of HAL_SD_Abort_ITdeclaration of HAL_SD_Abortdeclaration of HAL_SD_GetErrordeclaration of HAL_SD_GetStatedeclaration of HAL_SD_GetCardInfodeclaration of HAL_SD_GetCardStatusdeclaration of HAL_SD_GetCardCSDdeclaration of HAL_SD_GetCardCIDdeclaration of HAL_SD_GetCardStatedeclaration of HAL_SD_SendSDStatusdeclaration of HAL_SD_ConfigWideBusOperationdeclaration of HAL_SD_AbortCallbackdeclaration of HAL_SD_ErrorCallbackdeclaration of HAL_SD_RxCpltCallbackdeclaration of HAL_SD_TxCpltCallbackdeclaration of HAL_SD_IRQHandlerdeclaration of HAL_SD_WriteBlocks_DMAdeclaration of HAL_SD_ReadBlocks_DMAdeclaration of HAL_SD_WriteBlocks_ITdeclaration of HAL_SD_ReadBlocks_ITdeclaration of HAL_SD_Erasedeclaration of HAL_SD_WriteBlocksdeclaration of HAL_SD_ReadBlocksdeclaration of HAL_SD_MspDeInitdeclaration of HAL_SD_MspInitdeclaration of HAL_SD_DeInitdeclaration of HAL_SD_InitCarddeclaration of HAL_SD_Initdeclaration of TIMEx_BreakInputConfigTypeDefdeclaration of TIM_HallSensor_InitTypeDefdeclaration of TIMEx_DMACommutationHalfCpltdeclaration of TIMEx_DMACommutationCpltdeclaration of HAL_TIMEx_GetChannelNStatedeclaration of HAL_TIMEx_HallSensor_GetStatedeclaration of HAL_TIMEx_Break2Callbackdeclaration of HAL_TIMEx_BreakCallbackdeclaration of HAL_TIMEx_CommutHalfCpltCallbackdeclaration of HAL_TIMEx_CommutCallbackdeclaration of HAL_TIMEx_RemapConfigdeclaration of HAL_TIMEx_GroupChannel5declaration of HAL_TIMEx_ConfigBreakInputdeclaration of HAL_TIMEx_ConfigBreakDeadTimedeclaration of HAL_TIMEx_MasterConfigSynchronizationdeclaration of HAL_TIMEx_ConfigCommutEvent_DMAdeclaration of HAL_TIMEx_ConfigCommutEvent_ITdeclaration of HAL_TIMEx_ConfigCommutEventdeclaration of HAL_TIMEx_OnePulseN_Stop_ITdeclaration of HAL_TIMEx_OnePulseN_Start_ITdeclaration of HAL_TIMEx_OnePulseN_Stopdeclaration of HAL_TIMEx_OnePulseN_Startdeclaration of HAL_TIMEx_PWMN_Stop_DMAdeclaration of HAL_TIMEx_PWMN_Start_DMAdeclaration of HAL_TIMEx_PWMN_Stop_ITdeclaration of HAL_TIMEx_PWMN_Start_ITdeclaration of HAL_TIMEx_PWMN_Stopdeclaration of HAL_TIMEx_PWMN_Startdeclaration of HAL_TIMEx_OCN_Stop_DMAdeclaration of HAL_TIMEx_OCN_Start_DMAdeclaration of HAL_TIMEx_OCN_Stop_ITdeclaration of HAL_TIMEx_OCN_Start_ITdeclaration of HAL_TIMEx_OCN_Stopdeclaration of HAL_TIMEx_OCN_Startdeclaration of HAL_TIMEx_HallSensor_Stop_DMAdeclaration of HAL_TIMEx_HallSensor_Start_DMAdeclaration of HAL_TIMEx_HallSensor_Stop_ITdeclaration of HAL_TIMEx_HallSensor_Start_ITdeclaration of HAL_TIMEx_HallSensor_Stopdeclaration of HAL_TIMEx_HallSensor_Startdeclaration of HAL_TIMEx_HallSensor_MspDeInitdeclaration of HAL_TIMEx_HallSensor_MspInitdeclaration of HAL_TIMEx_HallSensor_DeInitdeclaration of HAL_TIMEx_HallSensor_Initdeclaration of TIM_HandleTypeDefdeclaration of HAL_TIM_ActiveChanneldeclaration of HAL_TIM_DMABurstStateTypeDefdeclaration of HAL_TIM_ChannelStateTypeDefdeclaration of HAL_TIM_StateTypeDefdeclaration of TIM_BreakDeadTimeConfigTypeDefdeclaration of TIM_SlaveConfigTypeDefdeclaration of TIM_MasterConfigTypeDefdeclaration of TIM_ClearInputConfigTypeDefdeclaration of TIM_ClockConfigTypeDefdeclaration of TIM_Encoder_InitTypeDefdeclaration of TIM_IC_InitTypeDefdeclaration of TIM_OnePulse_InitTypeDefdeclaration of TIM_OC_InitTypeDefdeclaration of TIM_Base_InitTypeDefdeclaration of TIM_CCxChannelCmddeclaration of TIM_DMACaptureHalfCpltdeclaration of TIM_DMACaptureCpltdeclaration of TIM_DMAErrordeclaration of TIM_DMADelayPulseHalfCpltdeclaration of TIM_ETR_SetConfigdeclaration of TIM_OC2_SetConfigdeclaration of TIM_TI1_SetConfigdeclaration of TIM_Base_SetConfigdeclaration of HAL_TIM_DMABurstStatedeclaration of HAL_TIM_GetChannelStatedeclaration of HAL_TIM_GetActiveChanneldeclaration of HAL_TIM_Encoder_GetStatedeclaration of HAL_TIM_OnePulse_GetStatedeclaration of HAL_TIM_IC_GetStatedeclaration of HAL_TIM_PWM_GetStatedeclaration of HAL_TIM_OC_GetStatedeclaration of HAL_TIM_Base_GetStatedeclaration of HAL_TIM_ErrorCallbackdeclaration of HAL_TIM_TriggerHalfCpltCallbackdeclaration of HAL_TIM_TriggerCallbackdeclaration of HAL_TIM_PWM_PulseFinishedHalfCpltCallbackdeclaration of HAL_TIM_PWM_PulseFinishedCallbackdeclaration of HAL_TIM_IC_CaptureHalfCpltCallbackdeclaration of HAL_TIM_IC_CaptureCallbackdeclaration of HAL_TIM_OC_DelayElapsedCallbackdeclaration of HAL_TIM_PeriodElapsedHalfCpltCallbackdeclaration of HAL_TIM_PeriodElapsedCallbackdeclaration of HAL_TIM_ReadCapturedValuedeclaration of HAL_TIM_GenerateEventdeclaration of HAL_TIM_DMABurst_ReadStopdeclaration of HAL_TIM_DMABurst_MultiReadStartdeclaration of HAL_TIM_DMABurst_ReadStartdeclaration of HAL_TIM_DMABurst_WriteStop#define _SYS_UNISTD_H#define _UNISTD_H_#define _SYS_WAIT_H#define FreeRTOS#define CHECKSUM_BY_HARDWARE#define __LWIPOPTS_H__#define __need_wchar_t#define _MACHSTDLIB_H_#define _NEWLIB_ALLOCA_H#define __compar_fn_t_defined#define _STDLIB_H_#define _USECONDS_T_DECLARED#define _TIMER_T_DECLARED#define __timer_t_defined#define _CLOCKID_T_DECLARED#define __clockid_t_defined#define _NLINK_T_DECLARED#define _MODE_T_DECLARED#define _SSIZE_T_DECLARED#define _KEY_T_DECLARED#define _PID_T_DECLARED#define _GID_T_DECLARED#define _UID_T_DECLARED#define _DEV_T_DECLARED#define _OFF_T_DECLARED#define _INO_T_DECLARED#define _ID_T_DECLARED#define _FSBLKCNT_T_DECLARED#define __caddr_t_defined#define __daddr_t_defined#define _BLKSIZE_T_DECLARED#define _BLKCNT_T_DECLARED#define _BSDTYPES_DEFINED#define __u_long_defined#define __u_int_defined#define __u_short_defined#define __u_char_defined#define _IN_PORT_T_DECLARED#define _IN_ADDR_T_DECLARED#define _SYS_TYPES_H#define _MACHTIME_H_#define _TIME_H_#define LWIP_PROVIDE_ERRNO#define __CC_H__#define _INTTYPES_H#define _SYS_SYSLIMITS_H_#define _GCC_LIMITS_H_#define _GCC_NEXT_LIMITS_Hdeclaration of isupperdeclaration of isspacedeclaration of ispunctdeclaration of isprintdeclaration of islowerdeclaration of isgraphdeclaration of isdigitdeclaration of iscntrldeclaration of isalphadeclaration of isalnumdeclaration of booleandeclaration of JDIMENSIONdeclaration of INT32declaration of INT16declaration of UINT16declaration of UINT8declaration of JOCTETdeclaration of JCOEFdeclaration of JSAMPLEdeclaration of jpeg_marker_parser_methoddeclaration of j_decompress_ptrdeclaration of jpeg_color_quantizerdeclaration of jpeg_color_deconverterdeclaration of jpeg_upsamplerdeclaration of jpeg_inverse_dctdeclaration of jpeg_entropy_decoderdeclaration of jpeg_marker_readerdeclaration of jpeg_input_controllerdeclaration of jpeg_d_post_controllerdeclaration of jpeg_d_coef_controllerdeclaration of jpeg_d_main_controllerdeclaration of jpeg_decomp_masterdeclaration of j_compress_ptrdeclaration of jpeg_entropy_encoderdeclaration of jpeg_forward_dctdeclaration of jpeg_downsamplerdeclaration of jpeg_color_converterdeclaration of jpeg_marker_writerdeclaration of jpeg_c_coef_controllerdeclaration of jpeg_c_prep_controllerdeclaration of jpeg_c_main_controllerdeclaration of jpeg_comp_masterdeclaration of jvirt_barray_ptrdeclaration of jvirt_barray_controldeclaration of jvirt_sarray_ptrdeclaration of jvirt_sarray_controldeclaration of j_common_ptrdeclaration of J_DITHER_MODEdeclaration of J_DCT_METHODdeclaration of J_COLOR_SPACEdeclaration of jpeg_saved_marker_ptrdeclaration of jpeg_scan_infodeclaration of jpeg_component_infodeclaration of JHUFF_TBLdeclaration of JQUANT_TBLdeclaration of JCOEFPTRdeclaration of JBLOCKIMAGEdeclaration of JBLOCKARRAYdeclaration of JBLOCKROWdeclaration of JBLOCKdeclaration of JSAMPIMAGEdeclaration of JSAMPARRAYdeclaration of JSAMPROWdeclaration of jpeg_resync_to_restartdeclaration of desireddeclaration of jpeg_destroydeclaration of jpeg_abortdeclaration of jpeg_abort_decompressdeclaration of jpeg_abort_compressdeclaration of jpeg_copy_critical_parametersdeclaration of srcinfodeclaration of dstinfodeclaration of jpeg_write_coefficientsdeclaration of coef_arraysdeclaration of jpeg_read_coefficientsdeclaration of jpeg_set_marker_processordeclaration of marker_codedeclaration of routinedeclaration of jpeg_save_markersdeclaration of length_limitdeclaration of jpeg_calc_output_dimensionsdeclaration of jpeg_core_output_dimensionsdeclaration of jpeg_consume_inputdeclaration of jpeg_new_colormapdeclaration of jpeg_input_completedeclaration of jpeg_finish_outputdeclaration of jpeg_start_outputdeclaration of scan_numberdeclaration of jpeg_has_multiple_scansdeclaration of jpeg_read_raw_datadeclaration of max_linesdeclaration of jpeg_finish_decompressdeclaration of jpeg_read_scanlinesdeclaration of jpeg_start_decompressdeclaration of jpeg_read_headerdeclaration of jpeg_write_tablesdeclaration of jpeg_write_m_bytedeclaration of jpeg_write_m_headerdeclaration of jpeg_write_markerdeclaration of jpeg_write_raw_datadeclaration of jpeg_calc_jpeg_dimensionsdeclaration of jpeg_finish_compressdeclaration of jpeg_write_scanlinesdeclaration of jpeg_start_compressdeclaration of jpeg_alloc_huff_tabledeclaration of jpeg_alloc_quant_tabledeclaration of jpeg_suppress_tablesdeclaration of jpeg_simple_progressiondeclaration of jpeg_quality_scalingdeclaration of jpeg_add_quant_tabledeclaration of jpeg_default_qtablesdeclaration of jpeg_set_linear_qualitydeclaration of jpeg_set_qualitydeclaration of jpeg_default_colorspacedeclaration of jpeg_set_colorspacedeclaration of jpeg_set_defaultsdeclaration of jpeg_mem_srcdeclaration of jpeg_mem_destdeclaration of jpeg_destroy_decompressdeclaration of jpeg_destroy_compressdeclaration of jpeg_CreateDecompressdeclaration of jpeg_CreateCompressdeclaration of jpeg_std_errordeclaration of jpeg_source_mgrdeclaration of jpeg_destination_mgrdeclaration of jpeg_decompress_structdeclaration of jpeg_compress_structdeclaration of jpeg_progress_mgrdeclaration of jpeg_memory_mgrdeclaration of jpeg_error_mgrdeclaration of jpeg_marker_structdeclaration of jpeg_encodedeclaration of Error_Handlerdeclaration of err_tdeclaration of err_enum_tdeclaration of err_to_errnodeclaration of lwip_strnstrdeclaration of lwip_stricmpdeclaration of lwip_strnicmpdeclaration of lwip_itoadeclaration of lwip_htonldeclaration of lwip_htonsdeclaration of ip4_addr_tdeclaration of ip4addr_ntoa_rdeclaration of ip4addr_ntoadeclaration of ip4addr_atondeclaration of ipaddr_addrdeclaration of ip4_addr_netmask_validdeclaration of ip4_addr_isbroadcast_u32declaration of ip_addr_tdeclaration of ip_addr_broadcastdeclaration of ip_addr_anydeclaration of pbuf_free_custom_fndeclaration of pbuf_typedeclaration of pbuf_layerdeclaration of pbuf_strstrdeclaration of pbuf_memfinddeclaration of pbuf_memcmpdeclaration of pbuf_put_atdeclaration of pbuf_try_get_atdeclaration of pbuf_get_atdeclaration of pbuf_clonedeclaration of pbuf_coalescedeclaration of pbuf_skipdeclaration of pbuf_take_atdeclaration of pbuf_takedeclaration of pbuf_get_contiguousdeclaration of pbuf_copy_partialdeclaration of pbuf_copydeclaration of pbuf_dechaindeclaration of pbuf_chaindeclaration of pbuf_catdeclaration of pbuf_clendeclaration of pbuf_freedeclaration of pbuf_refdeclaration of pbuf_free_headerdeclaration of pbuf_remove_headerdeclaration of pbuf_add_header_forcedeclaration of pbuf_add_headerdeclaration of pbuf_header_forcedeclaration of pbuf_headerdeclaration of pbuf_reallocdeclaration of pbuf_alloced_customdeclaration of pbuf_alloc_referencedeclaration of pbuf_allocdeclaration of mem_size_tdeclaration of mem_freedeclaration of mem_callocdeclaration of mem_mallocdeclaration of mem_trimdeclaration of mem_initdeclaration of memp_free_pooldeclaration of memp_malloc_pooldeclaration of memp_init_pooldeclaration of memp_tdeclaration of memp_freedeclaration of memp_mallocdeclaration of memp_initdeclaration of memp_poolsdeclaration of netif_ext_callback_fndeclaration of netif_ext_callback_args_tdeclaration of netif_nsc_reason_tdeclaration of netif_addr_idx_tdeclaration of netif_init_fndeclaration of netif_status_callback_fndeclaration of netif_linkoutput_fndeclaration of netif_output_fndeclaration of netif_input_fndeclaration of netif_get_by_indexdeclaration of netif_index_to_namedeclaration of netif_name_to_indexdeclaration of netif_inputdeclaration of netif_set_link_callbackdeclaration of netif_set_link_downdeclaration of netif_set_link_updeclaration of netif_set_downdeclaration of netif_set_updeclaration of netif_set_gwdeclaration of netif_set_netmaskdeclaration of netif_set_ipaddrdeclaration of netif_set_defaultdeclaration of netif_finddeclaration of netif_removedeclaration of netif_set_addrdeclaration of netif_adddeclaration of netif_add_noaddrdeclaration of netif_initdeclaration of netif_defaultdeclaration of netif_listdeclaration of ethernet_link_status_updateddeclaration of TaskFunction_tdeclaration of TickType_tdeclaration of UBaseType_tdeclaration of BaseType_tdeclaration of StackType_tdeclaration of vPortSuppressTicksAndSleepdeclaration of vClearInterruptMaskFromISRdeclaration of ulSetInterruptMaskFromISRdeclaration of vPortExitCriticaldeclaration of vPortEnterCriticaldeclaration of vPortYielddeclaration of HeapRegion_tdeclaration of vPortEndSchedulerdeclaration of xPortStartSchedulerdeclaration of xPortGetMinimumEverFreeHeapSizedeclaration of xPortGetFreeHeapSizedeclaration of vPortInitialiseBlocksdeclaration of vPortFreedeclaration of pvPortMallocdeclaration of vPortDefineHeapRegionsdeclaration of pxPortInitialiseStackdeclaration of StaticMessageBuffer_tdeclaration of StaticStreamBuffer_tdeclaration of StaticTimer_tdeclaration of StaticEventGroup_tdeclaration of StaticSemaphore_tdeclaration of StaticQueue_tdeclaration of StaticTask_tdeclaration of StaticList_tdeclaration of StaticMiniListItem_tdeclaration of StaticListItem_tdeclaration of List_tdeclaration of MiniListItem_tdeclaration of ListItem_tdeclaration of uxListRemovedeclaration of vListInsertEnddeclaration of vListInsertdeclaration of vListInitialiseItemdeclaration of vListInitialisedeclaration of xLISTdeclaration of eSleepModeStatusdeclaration of TaskStatus_tdeclaration of TaskParameters_tdeclaration of MemoryRegion_tdeclaration of TimeOut_tdeclaration of eNotifyActiondeclaration of eTaskStatedeclaration of TaskHookFunction_tdeclaration of TaskHandle_tdeclaration of tskTaskControlBlockdeclaration of vTaskInternalSetTimeOutStatedeclaration of pvTaskIncrementMutexHeldCountdeclaration of eTaskConfirmSleepModeStatusdeclaration of vTaskStepTickdeclaration of vTaskSetTaskNumberdeclaration of uxTaskGetTaskNumberdeclaration of vTaskPriorityDisinheritAfterTimeoutdeclaration of xTaskPriorityDisinheritdeclaration of xTaskPriorityInheritdeclaration of xTaskGetSchedulerStatedeclaration of vTaskMissedYielddeclaration of xTaskCheckForTimeOutdeclaration of vTaskSetTimeOutStatedeclaration of xTaskGetCurrentTaskHandledeclaration of uxTaskResetEventItemValuedeclaration of vTaskSwitchContextdeclaration of vTaskRemoveFromUnorderedEventListdeclaration of xTaskRemoveFromEventListdeclaration of vTaskPlaceOnEventListRestricteddeclaration of vTaskPlaceOnUnorderedEventListdeclaration of vTaskPlaceOnEventListdeclaration of xTaskIncrementTickdeclaration of xTaskNotifyStateCleardeclaration of ulTaskNotifyTakedeclaration of vTaskNotifyGiveFromISRdeclaration of xTaskNotifyWaitdeclaration of xTaskGenericNotifyFromISRdeclaration of xTaskGenericNotifydeclaration of xTaskGetIdleRunTimeCounterdeclaration of vTaskGetRunTimeStatsdeclaration of vTaskListdeclaration of uxTaskGetSystemStatedeclaration of xTaskGetIdleTaskHandledeclaration of xTaskCallApplicationTaskHookdeclaration of uxTaskGetStackHighWaterMark2declaration of uxTaskGetStackHighWaterMarkdeclaration of xTaskGetHandledeclaration of pcTaskGetNamedeclaration of uxTaskGetNumberOfTasksdeclaration of xTaskGetTickCountFromISRdeclaration of xTaskGetTickCountdeclaration of xTaskResumeAlldeclaration of vTaskSuspendAlldeclaration of vTaskEndSchedulerdeclaration of vTaskStartSchedulerdeclaration of xTaskResumeFromISRdeclaration of vTaskResumedeclaration of vTaskSuspenddeclaration of vTaskPrioritySetdeclaration of vTaskGetInfodeclaration of eTaskGetStatedeclaration of uxTaskPriorityGetFromISRdeclaration of uxTaskPriorityGetdeclaration of xTaskAbortDelaydeclaration of vTaskDelayUntildeclaration of vTaskDelaydeclaration of vTaskDeletedeclaration of vTaskAllocateMPURegionsdeclaration of xTaskCreatedeclaration of PendedFunction_tdeclaration of TimerCallbackFunction_tdeclaration of TimerHandle_tdeclaration of tmrTimerControldeclaration of uxTimerGetTimerNumberdeclaration of vTimerSetTimerNumberdeclaration of xTimerGenericCommanddeclaration of xTimerCreateTimerTaskdeclaration of xTimerGetExpiryTimedeclaration of xTimerGetPerioddeclaration of vTimerSetReloadModedeclaration of pcTimerGetNamedeclaration of xTimerPendFunctionCalldeclaration of xTimerPendFunctionCallFromISRdeclaration of xTimerGetTimerDaemonTaskHandledeclaration of xTimerIsTimerActivedeclaration of vTimerSetTimerIDdeclaration of pvTimerGetTimerIDdeclaration of xTimerCreatedeclaration of QueueSetMemberHandle_tdeclaration of QueueSetHandle_tdeclaration of QueueHandle_tdeclaration of QueueDefinitiondeclaration of ucQueueGetQueueTypedeclaration of uxQueueGetQueueNumberdeclaration of vQueueSetQueueNumberdeclaration of xQueueGenericResetdeclaration of vQueueWaitForMessageRestricteddeclaration of xQueueSelectFromSetFromISRdeclaration of xQueueSelectFromSetdeclaration of xQueueRemoveFromSetdeclaration of xQueueAddToSetdeclaration of xQueueCreateSetdeclaration of xQueueGenericCreatedeclaration of pcQueueGetNamedeclaration of vQueueUnregisterQueuedeclaration of vQueueAddToRegistrydeclaration of xQueueGiveMutexRecursivedeclaration of xQueueTakeMutexRecursivedeclaration of xQueueGetMutexHolderFromISRdeclaration of xQueueGetMutexHolderdeclaration of xQueueSemaphoreTakedeclaration of xQueueCreateCountingSemaphoreStaticdeclaration of xQueueCreateCountingSemaphoredeclaration of xQueueCreateMutexStaticdeclaration of xQueueCreateMutexdeclaration of xQueueCRReceivedeclaration of xQueueCRSenddeclaration of xQueueCRReceiveFromISRdeclaration of xQueueCRSendFromISRdeclaration of uxQueueMessagesWaitingFromISRdeclaration of xQueueIsQueueFullFromISRdeclaration of xQueueIsQueueEmptyFromISRdeclaration of xQueueReceiveFromISRdeclaration of xQueueGiveFromISRdeclaration of xQueueGenericSendFromISRdeclaration of vQueueDeletedeclaration of uxQueueSpacesAvailabledeclaration of uxQueueMessagesWaitingdeclaration of xQueueReceivedeclaration of xQueuePeekFromISRdeclaration of xQueuePeekdeclaration of xQueueGenericSenddeclaration of SemaphoreHandle_tdeclaration of EventBits_tdeclaration of EventGroupHandle_tdeclaration of EventGroupDef_tdeclaration of vEventGroupSetNumberdeclaration of uxEventGroupGetNumberdeclaration of vEventGroupClearBitsCallbackdeclaration of vEventGroupSetBitsCallbackdeclaration of vEventGroupDeletedeclaration of xEventGroupGetBitsFromISRdeclaration of xEventGroupSyncdeclaration of xEventGroupSetBitsFromISRdeclaration of xEventGroupSetBitsdeclaration of xEventGroupClearBitsFromISRdeclaration of xEventGroupClearBitsdeclaration of xEventGroupWaitBitsdeclaration of xEventGroupCreatedeclaration of osEventdeclaration of osMailQDef_tdeclaration of osMessageQDef_tdeclaration of osPoolDef_tdeclaration of osSemaphoreDef_tdeclaration of osMutexDef_tdeclaration of osTimerDef_tdeclaration of osThreadDef_tdeclaration of osMailQIddeclaration of os_mailQ_cbdeclaration of osMessageQIddeclaration of osPoolIddeclaration of os_pool_cbdeclaration of osSemaphoreIddeclaration of osMutexIddeclaration of osTimerIddeclaration of osThreadIddeclaration of os_ptimerdeclaration of os_pthreaddeclaration of os_timer_typedeclaration of osStatusdeclaration of osPrioritydeclaration of osSemaphoreGetCountdeclaration of osRecursiveMutexWaitdeclaration of osRecursiveMutexReleasedeclaration of osRecursiveMutexCreatedeclaration of osMessageDeletedeclaration of osMessageAvailableSpacedeclaration of osMessageWaitingdeclaration of osMessagePeekdeclaration of osThreadListdeclaration of osAbortDelaydeclaration of osDelayUntildeclaration of osThreadResumeAlldeclaration of osThreadSuspendAlldeclaration of osThreadResumedeclaration of osThreadSuspenddeclaration of osSystickHandlerdeclaration of osMailFreedeclaration of osMailGetdeclaration of osMailPutdeclaration of osMailCAllocdeclaration of osMailAllocdeclaration of osMailCreatedeclaration of osMessageGetdeclaration of osMessagePutdeclaration of osMessageCreatedeclaration of osPoolFreedeclaration of osPoolCAllocdeclaration of osPoolAllocdeclaration of osPoolCreatedeclaration of osSemaphoreDeletedeclaration of osSemaphoreReleasedeclaration of osSemaphoreWaitdeclaration of osSemaphoreCreatedeclaration of osMutexDeletedeclaration of osMutexReleasedeclaration of osMutexWaitdeclaration of osMutexCreatedeclaration of osSignalWaitdeclaration of osSignalCleardeclaration of osSignalSetdeclaration of osTimerDeletedeclaration of timer_iddeclaration of osTimerStopdeclaration of osTimerStartdeclaration of osTimerCreatedeclaration of timer_defdeclaration of argumentdeclaration of osDelaydeclaration of osThreadGetPrioritydeclaration of osThreadSetPrioritydeclaration of prioritydeclaration of osThreadYielddeclaration of osThreadTerminatedeclaration of osThreadGetIddeclaration of osThreadCreatedeclaration of thread_defdeclaration of osKernelSysTickdeclaration of osKernelRunningdeclaration of osKernelStartdeclaration of osKernelInitializedeclaration of ethernet_link_threaddeclaration of ethernetif_initdeclaration of sys_thread_tdeclaration of sys_mbox_tdeclaration of sys_mutex_tdeclaration of sys_sem_tdeclaration of lwip_thread_fndeclaration of sys_arch_unprotectdeclaration of pvaldeclaration of sys_arch_protectdeclaration of sys_nowdeclaration of sys_jiffiesdeclaration of sys_initdeclaration of sys_thread_newdeclaration of threaddeclaration of argdeclaration of stacksizedeclaration of priodeclaration of sys_mbox_set_invaliddeclaration of mboxdeclaration of sys_mbox_validdeclaration of sys_mbox_freedeclaration of sys_arch_mbox_tryfetchdeclaration of msgdeclaration of sys_arch_mbox_fetchdeclaration of timeoutdeclaration of sys_mbox_trypost_fromisrdeclaration of sys_mbox_trypostdeclaration of sys_mbox_postdeclaration of sys_mbox_newdeclaration of sys_msleepdeclaration of msdeclaration of sys_sem_set_invaliddeclaration of semdeclaration of sys_sem_validdeclaration of sys_sem_freedeclaration of sys_arch_sem_waitdeclaration of sys_sem_signaldeclaration of sys_sem_newdeclaration of sys_mutex_set_invaliddeclaration of mutexdeclaration of sys_mutex_validdeclaration of sys_mutex_freedeclaration of sys_mutex_unlockdeclaration of sys_mutex_lockdeclaration of sys_mutex_newdeclaration of sys_timeout_handlerdeclaration of lwip_cyclic_timer_handlerdeclaration of sys_timeouts_sleeptimedeclaration of sys_check_timeoutsdeclaration of sys_restart_timeoutsdeclaration of sys_untimeoutdeclaration of handlerdeclaration of sys_timeoutdeclaration of msecsdeclaration of sys_timeouts_initdeclaration of lwip_num_cyclic_timersdeclaration of lwip_cyclic_timersdeclaration of ethzerodeclaration of ethbroadcastdeclaration of ethernet_outputdeclaration of srcdeclaration of dstdeclaration of eth_typedeclaration of ethernet_inputdeclaration of ip4_addr_p_tdeclaration of ip4_output_if_srcdeclaration of destdeclaration of ttldeclaration of tosdeclaration of protodeclaration of ip4_output_ifdeclaration of ip4_outputdeclaration of ip4_inputdeclaration of ip4_routedeclaration of etharp_inputdeclaration of etharp_cleanup_netifdeclaration of etharp_requestdeclaration of etharp_querydeclaration of etharp_outputdeclaration of etharp_get_entrydeclaration of ideclaration of eth_retdeclaration of etharp_find_addrdeclaration of ip_retdeclaration of etharp_tmrdeclaration of udp_pcbdeclaration of tcpip_callback_msgdeclaration of tcpip_callback_fndeclaration of tcpip_init_done_fndeclaration of mem_free_callbackdeclaration of mdeclaration of pbuf_free_callbackdeclaration of tcpip_callbackmsg_trycallback_fromisrdeclaration of tcpip_callbackmsg_trycallbackdeclaration of tcpip_callbackmsg_deletedeclaration of tcpip_callbackmsg_newdeclaration of functiondeclaration of ctxdeclaration of tcpip_callbackdeclaration of tcpip_try_callbackdeclaration of tcpip_inputdeclaration of tcpip_inpktdeclaration of input_fndeclaration of tcpip_initdeclaration of tcpip_init_donedeclaration of pbufdeclaration of lock_tcpip_coredeclaration of RxBuff_tdeclaration of RxAllocStatusTypeDefdeclaration of pbuf_free_customdeclaration of ETH_PHY_IO_GetTickdeclaration of ETH_PHY_IO_WriteRegdeclaration of DevAddrdeclaration of RegValdeclaration of ETH_PHY_IO_ReadRegdeclaration of pRegValdeclaration of ETH_PHY_IO_DeInitdeclaration of ETH_PHY_IO_Initdeclaration of ethernetif_inputdeclaration of CAMERA_DrvTypeDefdeclaration of s5k5cag_drvdeclaration of s5k5cag_ReadIDdeclaration of s5k5cag_Configdeclaration of featuredeclaration of BR_valuedeclaration of s5k5cag_Initdeclaration of resolutiondeclaration of ov5640_drvdeclaration of OV5640_GetResolutiondeclaration of OV5640_ZoomConfigdeclaration of Zoomdeclaration of OV5640_MirrorFlipConfigdeclaration of Configdeclaration of OV5640_SetHueDegreedeclaration of Degreedeclaration of OV5640_SetContrastdeclaration of OV5640_SetSaturationdeclaration of OV5640_SetBrightnessdeclaration of OV5640_SetEffectdeclaration of Effectdeclaration of OV5640_SetLightModedeclaration of LightModedeclaration of ov5640_ReadIDdeclaration of ov5640_Configdeclaration of ov5640_Initdeclaration of BSP_CAMERA_GetRotationdeclaration of BSP_CAMERA_SetRotationdeclaration of rotationdeclaration of BSP_CAMERA_MspDeInitdeclaration of BSP_CAMERA_MspInitdeclaration of BSP_CAMERA_ColorEffectConfigdeclaration of BSP_CAMERA_BlackWhiteConfigdeclaration of BSP_CAMERA_ContrastBrightnessConfigdeclaration of contrast_leveldeclaration of brightness_leveldeclaration of BSP_CAMERA_ErrorCallbackdeclaration of BSP_CAMERA_FrameEventCallbackdeclaration of BSP_CAMERA_VsyncEventCallbackdeclaration of BSP_CAMERA_LineEventCallbackdeclaration of BSP_CAMERA_PwrDowndeclaration of BSP_CAMERA_HwResetdeclaration of BSP_CAMERA_Stopdeclaration of BSP_CAMERA_Resumedeclaration of BSP_CAMERA_Suspenddeclaration of BSP_CAMERA_SnapshotStartdeclaration of BSP_CAMERA_ContinuousStartdeclaration of BSP_CAMERA_DeInitdeclaration of BSP_CAMERA_Initdeclaration of Resolutiondeclaration of in6addr_anydeclaration of errnodeclaration of nfds_tdeclaration of socklen_tdeclaration of sa_family_tdeclaration of lwip_inet_ptondeclaration of afdeclaration of lwip_inet_ntopdeclaration of lwip_fcntldeclaration of sdeclaration of cmddeclaration of lwip_ioctldeclaration of argpdeclaration of lwip_polldeclaration of fdsdeclaration of nfdsdeclaration of lwip_selectdeclaration of maxfdp1declaration of readsetdeclaration of writesetdeclaration of exceptsetdeclaration of lwip_writevdeclaration of iovdeclaration of iovcntdeclaration of lwip_writedeclaration of lwip_socketdeclaration of domaindeclaration of lwip_sendtodeclaration of flagsdeclaration of todeclaration of tolendeclaration of lwip_sendmsgdeclaration of messagedeclaration of lwip_senddeclaration of lwip_recvmsgdeclaration of lwip_recvfromdeclaration of fromdeclaration of fromlendeclaration of lwip_readvdeclaration of lwip_readdeclaration of lwip_recvdeclaration of lwip_listendeclaration of backlogdeclaration of lwip_connectdeclaration of namelendeclaration of lwip_closedeclaration of lwip_setsockoptdeclaration of leveldeclaration of optnamedeclaration of optvaldeclaration of optlendeclaration of lwip_getsockoptdeclaration of lwip_getsocknamedeclaration of lwip_getpeernamedeclaration of lwip_shutdowndeclaration of howdeclaration of lwip_binddeclaration of lwip_acceptdeclaration of addrlendeclaration of lwip_socket_thread_cleanupdeclaration of lwip_socket_thread_initdeclaration of RTP_HandleTypeDefdeclaration of RTP_StatusTypeDefdeclaration of Connection_StatusTypeDefdeclaration of RTP_Stopdeclaration of RTP_GetStatedeclaration of RTP_struct_ptrdeclaration of RTP_Close_Connectiondeclaration of Send_Semdeclaration of RTP_Initdeclaration of RTSP_HandleTypeDefdeclaration of RTSP_StatusTypeDefdeclaration of RTSP_SessionStatusTypeDef__builtin_offsetofinitializer for HAL_DMA_STATE_READYinitializer for HAL_DMA_STATE_BUSYinitializer for HAL_DMA_STATE_TIMEOUTinitializer for HAL_DMA_STATE_ERRORinitializer for HAL_DMA_STATE_ABORTinitializer for HAL_DMA2D_STATE_RESETinitializer for HAL_DMA2D_STATE_READYinitializer for HAL_DMA2D_STATE_BUSYinitializer for HAL_DMA2D_STATE_TIMEOUTinitializer for HAL_DMA2D_STATE_ERRORinitializer for HAL_DMA2D_STATE_SUSPENDinitializer for HAL_DCMI_STATE_RESETinitializer for HAL_DCMI_STATE_READYinitializer for HAL_DCMI_STATE_BUSYinitializer for HAL_DCMI_STATE_TIMEOUTinitializer for HAL_DCMI_STATE_ERRORinitializer for HAL_DCMI_STATE_SUSPENDEDinitializer for HAL_ETH_MII_MODEinitializer for HAL_ETH_RMII_MODEinitializer for FLASH_PROC_NONEinitializer for FLASH_PROC_SECTERASEinitializer for FLASH_PROC_MASSERASEinitializer for FLASH_PROC_PROGRAMinitializer for HAL_SRAM_STATE_RESETinitializer for HAL_SRAM_STATE_READYinitializer for HAL_SRAM_STATE_BUSYinitializer for HAL_SRAM_STATE_ERRORinitializer for HAL_SRAM_STATE_PROTECTEDinitializer for HAL_NOR_STATUS_SUCCESSinitializer for HAL_NOR_STATUS_ONGOINGinitializer for HAL_NOR_STATUS_ERRORinitializer for HAL_NOR_STATUS_TIMEOUTinitializer for HAL_NOR_STATE_RESETinitializer for HAL_NOR_STATE_READYinitializer for HAL_NOR_STATE_BUSYinitializer for HAL_NOR_STATE_ERRORinitializer for HAL_NOR_STATE_PROTECTEDinitializer for HAL_SDRAM_STATE_RESETinitializer for HAL_SDRAM_STATE_READYinitializer for HAL_SDRAM_STATE_BUSYinitializer for HAL_SDRAM_STATE_ERRORinitializer for HAL_SDRAM_STATE_WRITE_PROTECTEDinitializer for HAL_SDRAM_STATE_PRECHARGEDinitializer for HAL_I2C_MODE_NONEinitializer for HAL_I2C_MODE_MASTERinitializer for HAL_I2C_MODE_SLAVEinitializer for HAL_I2C_MODE_MEMinitializer for HAL_I2C_STATE_RESETinitializer for HAL_I2C_STATE_READYinitializer for HAL_I2C_STATE_BUSYinitializer for HAL_I2C_STATE_BUSY_TXinitializer for HAL_I2C_STATE_BUSY_RXinitializer for HAL_I2C_STATE_LISTENinitializer for HAL_I2C_STATE_BUSY_TX_LISTENinitializer for HAL_I2C_STATE_BUSY_RX_LISTENinitializer for HAL_I2C_STATE_ABORTinitializer for HAL_DSI_STATE_RESETinitializer for HAL_DSI_STATE_READYinitializer for HAL_DSI_STATE_ERRORinitializer for HAL_DSI_STATE_BUSYinitializer for HAL_DSI_STATE_TIMEOUTinitializer for HAL_LTDC_STATE_RESETinitializer for HAL_LTDC_STATE_READYinitializer for HAL_LTDC_STATE_BUSYinitializer for HAL_LTDC_STATE_TIMEOUTinitializer for HAL_LTDC_STATE_ERRORinitializer for HAL_SAI_STATE_RESETinitializer for HAL_SAI_STATE_READYinitializer for HAL_SAI_STATE_BUSYinitializer for HAL_SAI_STATE_BUSY_TXinitializer for HAL_SAI_STATE_BUSY_RXinitializer for HAL_SD_STATE_RESETinitializer for HAL_SD_STATE_READYinitializer for HAL_SD_STATE_TIMEOUTinitializer for HAL_SD_STATE_BUSYinitializer for HAL_SD_STATE_PROGRAMMINGinitializer for HAL_SD_STATE_RECEIVINGinitializer for HAL_SD_STATE_TRANSFERinitializer for HAL_SD_STATE_ERRORinitializer for HAL_TIM_ACTIVE_CHANNEL_1initializer for HAL_TIM_ACTIVE_CHANNEL_2initializer for HAL_TIM_ACTIVE_CHANNEL_3initializer for HAL_TIM_ACTIVE_CHANNEL_4initializer for HAL_TIM_ACTIVE_CHANNEL_5initializer for HAL_TIM_ACTIVE_CHANNEL_6initializer for HAL_TIM_ACTIVE_CHANNEL_CLEAREDinitializer for HAL_DMA_BURST_STATE_RESETinitializer for HAL_DMA_BURST_STATE_READYinitializer for HAL_DMA_BURST_STATE_BUSYinitializer for HAL_TIM_CHANNEL_STATE_RESETinitializer for HAL_TIM_CHANNEL_STATE_READYinitializer for HAL_TIM_CHANNEL_STATE_BUSYinitializer for HAL_TIM_STATE_RESETinitializer for HAL_TIM_STATE_READYinitializer for HAL_TIM_STATE_BUSYinitializer for HAL_TIM_STATE_TIMEOUTinitializer for HAL_TIM_STATE_ERRORinitializer for UART_CLOCKSOURCE_PCLK1initializer for UART_CLOCKSOURCE_PCLK2initializer for UART_CLOCKSOURCE_HSIinitializer for UART_CLOCKSOURCE_SYSCLKinitializer for UART_CLOCKSOURCE_LSEinitializer for UART_CLOCKSOURCE_UNDEFINEDinitializer for HAL_MDIOS_STATE_RESETinitializer for HAL_MDIOS_STATE_READYinitializer for HAL_MDIOS_STATE_BUSYinitializer for HAL_MDIOS_STATE_ERRORinitializer for HAL_TICK_FREQ_10HZinitializer for HAL_TICK_FREQ_100HZinitializer for HAL_TICK_FREQ_1KHZinitializer for HAL_TICK_FREQ_DEFAULTinitializer for stream_numberinitializer for flagBitshiftOffsetinitializer for countinitializer for timeoutinitializer for regsinitializer for tickstartinitializer for isrflagsinitializer for crflagsinitializer for reginitializer for tmpreginitializer for pdatainitializer for datasizeinitializer for pparamsinitializer for dmatxdesclistinitializer for descidxinitializer for firstdescidxinitializer for descnbrinitializer for dmatxdescinitializer for txbufferinitializer for bd_countinitializer for mac_flaginitializer for dma_flaginitializer for dma_itsourceinitializer for exti_flaginitializer for numOfBufinitializer for pktTxStatusinitializer for buffinitializer for allocStatusinitializer for desccntinitializer for rxdatareadyinitializer for tempinitializer for Addressinitializer for readstatusinitializer for useroptionmaskinitializer for useroptionvalueinitializer for tmp_psizeinitializer for iopositioninitializer for iocurrentinitializer for positioninitializer for tmpisrinitializer for itflaginitializer for hi2cinitializer for treatdmaerrorinitializer for tmpoptionsinitializer for tmpstateinitializer for tmpcr1valueinitializer for tmpITFlagsinitializer for treatdmanackinitializer for directioninitializer for itflagsinitializer for itsourcesinitializer for tmp_modeinitializer for xferrequestinitializer for sizetoxferinitializer for I2C_Trialsinitializer for pcolorlutinitializer for tempreginitializer for pllminitializer for pllvcoinitializer for pllpinitializer for sysclockfreqinitializer for pwrclkchangedinitializer for frequencyinitializer for vcoinputinitializer for saiclocksourceinitializer for tmpreg0initializer for tmpreg1initializer for plli2susedinitializer for pllsaiusedinitializer for hsdraminitializer for stateinitializer for pSdramAddressinitializer for psrcbuffinitializer for pdestbuffinitializer for psdramaddressinitializer for htiminitializer for itsourceinitializer for channel_1_stateinitializer for channel_2_stateinitializer for complementary_channel_1_stateinitializer for complementary_channel_2_stateinitializer for channel_stateinitializer for complementary_channel_stateinitializer for tmpbdtrinitializer for input_channelinitializer for uhMaskinitializer for huartinitializer for gstateinitializer for rxstateinitializer for cr1itsinitializer for cr3itsinitializer for nb_remaining_rx_datainitializer for nb_rx_datainitializer for abortcpltinitializer for sbinitializer for JDITHER_NONEinitializer for JDITHER_ORDEREDinitializer for JDITHER_FSinitializer for JDCT_ISLOWinitializer for JDCT_IFASTinitializer for JDCT_FLOATinitializer for JCS_UNKNOWNinitializer for JCS_GRAYSCALEinitializer for JCS_RGBinitializer for JCS_YCbCrinitializer for JCS_CMYKinitializer for JCS_YCCKinitializer for ERR_OKinitializer for ERR_MEMinitializer for ERR_BUFinitializer for ERR_TIMEOUTinitializer for ERR_RTEinitializer for ERR_INPROGRESSinitializer for ERR_VALinitializer for ERR_WOULDBLOCKinitializer for ERR_USEinitializer for ERR_ALREADYinitializer for ERR_ISCONNinitializer for ERR_CONNinitializer for ERR_IFinitializer for ERR_ABRTinitializer for ERR_RSTinitializer for ERR_CLSDinitializer for ERR_ARGinitializer for IPADDR_TYPE_V4initializer for IPADDR_TYPE_V6initializer for IPADDR_TYPE_ANYinitializer for PBUF_RAMinitializer for PBUF_ROMinitializer for PBUF_REFinitializer for PBUF_POOLinitializer for PBUF_TRANSPORTinitializer for PBUF_IPinitializer for PBUF_LINKinitializer for PBUF_RAW_TXinitializer for PBUF_RAWinitializer for MEMP_UDP_PCBinitializer for MEMP_TCP_PCBinitializer for MEMP_TCP_PCB_LISTENinitializer for MEMP_TCP_SEGinitializer for MEMP_REASSDATAinitializer for MEMP_FRAG_PBUFinitializer for MEMP_NETBUFinitializer for MEMP_NETCONNinitializer for MEMP_TCPIP_MSG_APIinitializer for MEMP_TCPIP_MSG_INPKTinitializer for MEMP_SYS_TIMEOUTinitializer for MEMP_PBUFinitializer for MEMP_PBUF_POOLinitializer for MEMP_MAXinitializer for NETIF_DEL_MAC_FILTERinitializer for NETIF_ADD_MAC_FILTERinitializer for LWIP_NETIF_CLIENT_DATA_INDEX_MAXinitializer for eAbortSleepinitializer for eStandardSleepinitializer for eNoTasksWaitingTimeoutinitializer for eNoActioninitializer for eSetBitsinitializer for eIncrementinitializer for eSetValueWithOverwriteinitializer for eSetValueWithoutOverwriteinitializer for eRunninginitializer for eReadyinitializer for eBlockedinitializer for eSuspendedinitializer for eDeletedinitializer for eInvalidinitializer for osTimerOnceinitializer for osTimerPeriodicinitializer for osOK#include <stdint.h>#include "dp83848.h"#include "../Common/idd.h"#include "../Common/io.h"#include "../Common/ts.h"#include "mfxstm32l152.h"#include "otm8009a.h"#include "stmpe811.h"#include "stm32f7xx_hal.h"#include "../Components/mfxstm32l152/mfxstm32l152.h"#include "stm32f769i_eval.h"#include "stm32f769i_eval_io.h"#include <stddef.h>#include "Legacy/stm32_hal_legacy.h"#include "stm32f7xx.h"#include <_newlib_version.h>#include <sys/features.h>#include <machine/ieeefp.h>#include <sys/config.h>#include <newlib.h>#include <machine/_default_types.h>#include <machine/_types.h>#include <_ansi.h>#include "_ansi.h"#include <assert.h>#include <sys/lock.h>#include <sys/_types.h>#include <sys/_locale.h>#include <sys/cdefs.h>#include <sys/string.h>#include <strings.h>#include <sys/reent.h>#include <string.h>#include "../../../Utilities/Fonts/fonts.h"#include "stm32f769i_eval_sdram.h"#include "../Components/otm8009a/otm8009a.h"#include "fonts.h"#include "../../../Utilities/Fonts/font8.c"#include "../../../Utilities/Fonts/font12.c"#include "../../../Utilities/Fonts/font16.c"#include "../../../Utilities/Fonts/font20.c"#include "../../../Utilities/Fonts/font24.c"#include "stm32f769i_eval_lcd.h"#include "stm32f769i_eval_sd.h"#include "stm32f769i_eval_sram.h"#include <sys/_stdint.h>#include <sys/_intsup.h>#include "cmsis_gcc.h"#include "mpu_armv7.h"#include "cmsis_compiler.h"#include "cmsis_version.h"#include "system_stm32f7xx.h"#include "core_cm7.h"#include "stm32f769xx.h"#include "stm32f7xx_hal_def.h"#include "stm32f7xx_hal_rcc_ex.h"#include "stm32f7xx_hal_gpio_ex.h"#include "stm32f7xx_hal_dma_ex.h"#include "stm32f7xx_hal_adc_ex.h"#include "stm32f7xx_hal_flash_ex.h"#include "stm32f7xx_ll_fmc.h"#include "stm32f7xx_hal_i2c_ex.h"#include "stm32f7xx_hal_dsi.h"#include "stm32f7xx_hal_ltdc_ex.h"#include "stm32f7xx_hal_pwr_ex.h"#include "stm32f7xx_ll_sdmmc.h"#include "stm32f7xx_hal_tim_ex.h"#include "stm32f7xx_hal_uart_ex.h"#include "stm32f7xx_hal_mdios.h"#include "stm32f7xx_hal_uart.h"#include "stm32f7xx_hal_tim.h"#include "stm32f7xx_hal_sd.h"#include "stm32f7xx_hal_sai.h"#include "stm32f7xx_hal_pwr.h"#include "stm32f7xx_hal_ltdc.h"#include "stm32f7xx_hal_i2c.h"#include "stm32f7xx_hal_sdram.h"#include "stm32f7xx_hal_nor.h"#include "stm32f7xx_hal_sram.h"#include "stm32f7xx_hal_flash.h"#include "stm32f7xx_hal_eth.h"#include "stm32f7xx_hal_dcmi.h"#include "stm32f7xx_hal_dma2d.h"#include "stm32f7xx_hal_adc.h"#include "stm32f7xx_hal_cortex.h"#include "stm32f7xx_hal_dma.h"#include "stm32f7xx_hal_gpio.h"#include "stm32f7xx_hal_rcc.h"#include "stm32f7xx_hal_conf.h"#include <sys/_timespec.h>#include <sys/types.h>#include <time.h>#include <sys/stat.h>#include <sys/_default_fcntl.h>#include <machine/_time.h>#include <sys/select.h>#include <sys/timespec.h>#include <sys/_timeval.h>#include <ctype.h>#include <limits.h>#include <inttypes.h>#include <stdlib.h>#include <stdio.h>#include "arch/cc.h"#include "lwip/errno.h"#include <sys/unistd.h>#include <sys/wait.h>#include <unistd.h>#include <reent.h>#include <errno.h>#include <sys/times.h>#include <sys/time.h>#include <sys/fcntl.h>#include <alloca.h>#include <machine/stdlib.h>#include <machine/types.h>#include <sys/_pthreadtypes.h>#include <machine/endian.h>#include <machine/time.h>#include "cpu.h"#include <sys/syslimits.h>#include "syslimits.h"#include "lwip/opt.h"#include "lwip/arch.h"#include "lwip/debug.h"#include "lwipopts.h"#include "jdata_conf.h"#include "jmorecfg.h"#include "jconfig.h"#include "main.h"#include "encode.h"#include "jpeglib.h"#include "lwip/def.h"#include "def.h"#include "lwip/ip6_addr.h"#include "lwip/ip4_addr.h"#include "lwip/err.h"#include "lwip/mem.h"#include "lwip/priv/mem_priv.h"#include "lwip/stats.h"#include "lwip/priv/memp_priv.h"#include "lwip/priv/memp_std.h"#include "lwip/memp.h"#include "lwip/pbuf.h"#include "lwip/ip_addr.h"#include "lwip/netif.h"#include "mpu_wrappers.h"#include "portmacro.h"#include "deprecated_definitions.h"#include "portable.h"#include "projdefs.h"#include "FreeRTOSConfig.h"#include "list.h"#include "task.h"#include "queue.h"#include "timers.h"#include "event_groups.h"#include "semphr.h"#include "FreeRTOS.h"#include "cmsis_os.h"#include "lcd_log.h"#include "ethernetif.h"#include "app_ethernet.h"#include "arch/sys_arch.h"#include "lwip/sys.h"#include "lwip/prot/ieee.h"#include "lwip/prot/ethernet.h"#include "lwip/prot/ip4.h"#include "lwip/prot/etharp.h"#include "lwip/ip4.h"#include "netif/ethernet.h"#include "lwip/etharp.h"#include "lwip/timeouts.h"#include "../Components/dp83848/dp83848.h"#include "lwip/tcpip.h"#include "lwip/snmp.h"#include "netif/etharp.h"#include "../Common/camera.h"#include "../Components/ov5640/ov5640.h"#include "../Components/s5k5cag/s5k5cag.h"#include "lwip/inet.h"#include "lwip/sockets.h"#include "stm32f769i_eval_camera.h"#include "rtp_protocol.h"#include "rtsp_protocol.h"#include "camera.h"#include "s5k5cag_RGB888.h"#include "stm32f769i_camera.h"#include "stm32f7xx_it.h"#include <machine/_endian.h>#include <sys/_sigset.h>#include <sys/sched.h>#include <sys/stdio.h>#include <stdarg.h>#include "lcd_log_conf.h"#define HAL_MDIOS_MODULE_ENABLED#define HAL_DSI_MODULE_ENABLED#define HAL_CORTEX_MODULE_ENABLED#define HAL_UART_MODULE_ENABLED#define HAL_TIM_MODULE_ENABLED#define HAL_SD_MODULE_ENABLED#define HAL_SAI_MODULE_ENABLED#define HAL_RCC_MODULE_ENABLED#define HAL_PWR_MODULE_ENABLED#define HAL_LTDC_MODULE_ENABLED#define HAL_I2C_MODULE_ENABLED#define HAL_GPIO_MODULE_ENABLED#define HAL_SDRAM_MODULE_ENABLED#define HAL_SRAM_MODULE_ENABLED#define HAL_NOR_MODULE_ENABLED#define HAL_FLASH_MODULE_ENABLED#define HAL_ETH_MODULE_ENABLED#define HAL_DMA2D_MODULE_ENABLED#define HAL_DMA_MODULE_ENABLED#define HAL_DCMI_MODULE_ENABLED#define HAL_ADC_MODULE_ENABLED#define HAL_MODULE_ENABLED#define __STM32F7xx_HAL_CONF_H#define _TIMEVAL_DEFINED#define _TIME_T_DECLARED#define __time_t_defined#define _SUSECONDS_T_DECLARED#define _SYS__TIMEVAL_H_#define _SYS_STAT_H#define _SYS__DEFAULT_FCNTL_H_#define _SYS_FCNTL_H_#define _SYS_TIME_H_#define _SYS_TIMES_H#define _CLOCK_T_DECLARED#define __clock_t_defined#define __CPU_H__#define LWIP_HDR_ARCH_H#define PACK_STRUCT_END#define PACK_STRUCT_BEGIN#define __need_ptrdiff_t#define _REENT_H_declaration of _olddeclaration of _newdeclaration of _sizedeclaration of _ndeclaration of _namedeclaration of _typedeclaration of Titlecall to BSP_CAMERA_FrameEventCallbackcall to DP83848_GetLinkStatecall to DP83848_Initcall to DP83848_RegisterBusIOcall to BSP_LED_Oncall to BSP_LED_Initcall to CAMERA_Delaycall to CAMERA_IO_Readcall to CAMERA_IO_Writecall to CAMERA_IO_Initcall to strstrcall to strncmpcall to strncatcall to strlencall to strcatcall to memsetcall to memcpycall to BSP_LCD_DisplayStringAtLinecall to BSP_LCD_ClearStringLinecall to BSP_LCD_Clearcall to BSP_LCD_SetBackColorcall to BSP_LCD_LayerDefaultInitcall to BSP_LCD_Initcall to SCB_InvalidateDCache_by_Addrcall to SCB_EnableDCachecall to SCB_EnableICachecall to HAL_RCC_GetClockConfigcall to HAL_RCC_ClockConfigcall to HAL_RCC_OscConfigcall to HAL_DMA_IRQHandlercall to HAL_MPU_ConfigRegioncall to HAL_MPU_Disablecall to HAL_MPU_Enablecall to HAL_DCMI_IRQHandlercall to HAL_DCMI_Resumecall to HAL_DCMI_Suspendcall to HAL_DCMI_Stopcall to HAL_DCMI_Start_DMAcall to HAL_DCMI_DeInitcall to HAL_DCMI_Initcall to HAL_ETH_GetDMAErrorcall to HAL_ETH_SetMDIOClockRangecall to HAL_ETH_SetMACConfigcall to HAL_ETH_GetMACConfigcall to HAL_ETH_IRQHandlercall to HAL_ETH_ReadPHYRegistercall to HAL_ETH_WritePHYRegistercall to HAL_ETH_Transmit_ITcall to HAL_ETH_ReleaseTxPacketcall to HAL_ETH_ReadDatacall to HAL_ETH_Stop_ITcall to HAL_ETH_Start_ITcall to HAL_ETH_Initcall to HAL_PWREx_EnableOverDrivecall to HAL_TIM_IRQHandlercall to HAL_TIM_Base_Start_ITcall to HAL_TIM_Base_Initcall to HAL_IncTickcall to HAL_Initcall to malloccall to freecall to jpeg_destroy_compresscall to jpeg_encodecall to Error_Handlercall to lwip_htonlcall to lwip_htonscall to ipaddr_addrcall to pbuf_freecall to pbuf_refcall to pbuf_alloced_customcall to memp_free_poolcall to memp_malloc_poolcall to memp_init_poolcall to netif_set_link_callbackcall to netif_set_link_downcall to netif_set_link_upcall to netif_set_downcall to netif_set_upcall to netif_set_defaultcall to netif_addcall to ethernet_link_status_updatedcall to xQueueGenericCreatecall to osSystickHandlercall to osSemaphoreReleasecall to osSemaphoreWaitcall to osSemaphoreCreatecall to osDelaycall to osThreadTerminatecall to osThreadCreatecall to osKernelStartcall to sys_thread_newcall to tcpip_initcall to printfcall to low_level_initcall to low_level_inputcall to s5k5cag_ReadIDcall to BSP_CAMERA_MspDeInitcall to BSP_CAMERA_MspInitcall to BSP_CAMERA_ErrorCallbackcall to BSP_CAMERA_VsyncEventCallbackcall to BSP_CAMERA_LineEventCallbackcall to BSP_CAMERA_PwrDowncall to BSP_CAMERA_HwResetcall to BSP_CAMERA_Stopcall to BSP_CAMERA_ContinuousStartcall to BSP_CAMERA_Initcall to lwip_socketcall to lwip_sendtocall to lwip_sendcall to lwip_recvcall to lwip_listencall to lwip_closecall to lwip_shutdowncall to lwip_bindcall to lwip_acceptcall to RTP_Stopcall to RTP_Close_Connectioncall to RTP_Initcall to RTSP_GetStatecall to RTSP_Stopcall to RTSP_Initcall to CPU_CACHE_Enablecall to SystemClock_Configcall to MPU_Configcall to Netif_Configcall to LCD_Configcall to rtp_send_packetscall to RTSP_SetSequencecall to RTSP_NotValidMethodcall to RTSP_ResponseTeardowncall to RTSP_RequireHeadercall to RTSP_SessionCheckcall to RTSP_ResponsePlaycall to RTSP_ResponseSetupcall to RTSP_TransportCheckcall to RTSP_ResponseDescribecall to RTSP_ResponseURLcall to RTSP_ResponseOptionscall to s5k5cag_ConvertValuecall to GetSizecall to __sputc_rcall to __srget_rcall to __swbuf_rcall to LCD_LOG_UpdateDisplaycall to LCD_LOG_DeInitsizeof(<expr>)(uint16_t)...(unsigned long)...(uint32_t)...(uint32_t *)...(void)...(void *)...(unsigned int)...(HAL_StatusTypeDef)...(HAL_LockTypeDef)...(HAL_TIM_ChannelStateTypeDef)...(HAL_TIM_StateTypeDef)...(HAL_TIM_ActiveChannel)...(const TIM_OC_InitTypeDef *)...declaration of RTSP_struct_ptrdeclaration of sock_iddeclaration of net_destdeclaration of localdeclaration of reqdeclaration of respdeclaration of requestdeclaration of transportdeclaration of require_hdrdeclaration of req_headerdeclaration of __readfdsdeclaration of __writefdsdeclaration of __exceptfdsdeclaration of __timeoutdeclaration of __setdeclaration of __cookiedeclaration of __readfndeclaration of __writefndeclaration of __seekfndeclaration of __closefn#define ETH_DMAOMR_OSF_Pos (2U)#define ETH_DMAOMR_RTC_128Bytes 0x00000018U#define ETH_DMAOMR_RTC_96Bytes 0x00000010U#define ETH_DMAOMR_RTC_32Bytes 0x00000008U#define ETH_DMAOMR_RTC_64Bytes 0x00000000U#define ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk#define ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos)#define ETH_DMAOMR_RTC_Pos (3U)#define ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk#define ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos)#define ETH_DMAOMR_FUGF_Pos (6U)#define ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk#define ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos)#define ETH_DMAOMR_FEF_Pos (7U)#define ETH_DMAOMR_ST ETH_DMAOMR_ST_Msk#define ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos)#define ETH_DMAOMR_ST_Pos (13U)#define ETH_DMAOMR_TTC_16Bytes 0x0001C000U#define ETH_DMAOMR_TTC_24Bytes 0x00018000U#define ETH_DMAOMR_TTC_32Bytes 0x00014000U#define ETH_DMAOMR_TTC_40Bytes 0x00010000U#define ETH_DMAOMR_TTC_256Bytes 0x0000C000U#define ETH_DMAOMR_TTC_192Bytes 0x00008000U#define ETH_DMAOMR_TTC_128Bytes 0x00004000U#define ETH_DMAOMR_TTC_64Bytes 0x00000000U#define ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk#define ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos)#define ETH_DMAOMR_TTC_Pos (14U)#define ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk#define ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos)#define ETH_DMAOMR_FTF_Pos (20U)#define ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk#define ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos)#define ETH_DMAOMR_TSF_Pos (21U)#define ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk#define ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos)#define ETH_DMAOMR_DFRF_Pos (24U)#define ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk#define ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos)#define ETH_DMAOMR_RSF_Pos (25U)#define ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk#define ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos)#define ETH_DMAOMR_DTCEFD_Pos (26U)#define ETH_DMASR_TS ETH_DMASR_TS_Msk#define ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos)#define ETH_DMASR_TS_Pos (0U)#define ETH_DMASR_TPSS ETH_DMASR_TPSS_Msk#define ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos)#define ETH_DMASR_TPSS_Pos (1U)#define ETH_DMASR_TBUS ETH_DMASR_TBUS_Msk#define ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos)#define ETH_DMASR_TBUS_Pos (2U)#define ETH_DMASR_TJTS ETH_DMASR_TJTS_Msk#define ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos)#define ETH_DMASR_TJTS_Pos (3U)#define ETH_DMASR_ROS ETH_DMASR_ROS_Msk#define ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos)#define ETH_DMASR_ROS_Pos (4U)#define ETH_DMASR_TUS ETH_DMASR_TUS_Msk#define ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos)#define ETH_DMASR_TUS_Pos (5U)#define ETH_DMASR_RS ETH_DMASR_RS_Msk#define ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos)#define ETH_DMASR_RS_Pos (6U)#define ETH_DMASR_RBUS ETH_DMASR_RBUS_Msk#define ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos)#define ETH_DMASR_RBUS_Pos (7U)#define ETH_DMASR_RPSS ETH_DMASR_RPSS_Msk#define ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos)#define ETH_DMASR_RPSS_Pos (8U)#define ETH_DMASR_RWTS ETH_DMASR_RWTS_Msk#define ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos)#define ETH_DMASR_RWTS_Pos (9U)#define ETH_DMASR_ETS ETH_DMASR_ETS_Msk#define ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos)#define ETH_DMASR_ETS_Pos (10U)#define ETH_DMASR_FBES ETH_DMASR_FBES_Msk#define ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos)#define ETH_DMASR_FBES_Pos (13U)#define ETH_DMASR_ERS ETH_DMASR_ERS_Msk#define ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos)#define ETH_DMASR_ERS_Pos (14U)#define ETH_DMASR_AIS ETH_DMASR_AIS_Msk#define ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos)#define ETH_DMASR_AIS_Pos (15U)#define ETH_DMASR_NIS ETH_DMASR_NIS_Msk#define ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos)#define ETH_DMASR_NIS_Pos (16U)#define ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk#define ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos)#define ETH_DMASR_RPS_Queuing_Pos (17U)#define ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk#define ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos)#define ETH_DMASR_RPS_Closing_Pos (17U)#define ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk#define ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos)#define ETH_DMASR_RPS_Suspended_Pos (19U)#define ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk#define ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos)#define ETH_DMASR_RPS_Waiting_Pos (17U)#define ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk#define ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos)#define ETH_DMASR_RPS_Fetching_Pos (17U)#define ETH_DMASR_RPS_Stopped 0x00000000U#define ETH_DMASR_RPS ETH_DMASR_RPS_Msk#define ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos)#define ETH_DMASR_RPS_Pos (17U)#define ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk#define ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos)#define ETH_DMASR_TPS_Closing_Pos (20U)#define ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk#define ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos)#define ETH_DMASR_TPS_Suspended_Pos (21U)#define ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk#define ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos)#define ETH_DMASR_TPS_Reading_Pos (20U)#define ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk#define ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos)#define ETH_DMASR_TPS_Waiting_Pos (21U)#define ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk#define ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos)#define ETH_DMASR_TPS_Fetching_Pos (20U)#define ETH_DMASR_TPS_Stopped 0x00000000U#define ETH_DMASR_TPS ETH_DMASR_TPS_Msk#define ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos)#define ETH_DMASR_TPS_Pos (20U)#define ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk#define ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)#define ETH_DMASR_EBS_DataTransfTx_Pos (23U)#define ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk#define ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)#define ETH_DMASR_EBS_ReadTransf_Pos (24U)#define ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk#define ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)#define ETH_DMASR_EBS_DescAccess_Pos (25U)#define ETH_DMASR_EBS ETH_DMASR_EBS_Msk#define ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos)#define ETH_DMASR_EBS_Pos (23U)#define ETH_DMASR_MMCS ETH_DMASR_MMCS_Msk#define ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos)#define ETH_DMASR_MMCS_Pos (27U)#define ETH_DMASR_PMTS ETH_DMASR_PMTS_Msk#define ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos)#define ETH_DMASR_PMTS_Pos (28U)#define ETH_DMASR_TSTS ETH_DMASR_TSTS_Msk#define ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos)#define ETH_DMASR_TSTS_Pos (29U)#define ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk#define ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)#define ETH_DMATDLAR_STL_Pos (0U)#define ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk#define ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)#define ETH_DMARDLAR_SRL_Pos (0U)#define ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk#define ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)#define ETH_DMARPDR_RPD_Pos (0U)#define ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk#define ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)#define ETH_DMATPDR_TPD_Pos (0U)#define ETH_DMABMR_SR ETH_DMABMR_SR_Msk#define ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos)#define ETH_DMABMR_SR_Pos (0U)#define ETH_DMABMR_DA ETH_DMABMR_DA_Msk#define ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos)#define ETH_DMABMR_DA_Pos (1U)#define ETH_DMABMR_DSL ETH_DMABMR_DSL_Msk#define ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos)#define ETH_DMABMR_DSL_Pos (2U)#define ETH_DMABMR_EDE ETH_DMABMR_EDE_Msk#define ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos)#define ETH_DMABMR_EDE_Pos (7U)#define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U#define ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U#define ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U#define ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U#define ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U#define ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U#define ETH_DMABMR_PBL_32Beat 0x00002000U#define ETH_DMABMR_PBL_16Beat 0x00001000U#define ETH_DMABMR_PBL_8Beat 0x00000800U#define ETH_DMABMR_PBL_4Beat 0x00000400U#define ETH_DMABMR_PBL_2Beat 0x00000200U#define ETH_DMABMR_PBL_1Beat 0x00000100U#define ETH_DMABMR_PBL ETH_DMABMR_PBL_Msk#define ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos)#define ETH_DMABMR_PBL_Pos (8U)#define ETH_DMABMR_RTPR_4_1 0x0000C000U#define ETH_DMABMR_RTPR_3_1 0x00008000U#define ETH_DMABMR_RTPR_2_1 0x00004000U#define ETH_DMABMR_RTPR_1_1 0x00000000U#define ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk#define ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos)#define ETH_DMABMR_RTPR_Pos (14U)#define ETH_DMABMR_FB ETH_DMABMR_FB_Msk#define ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos)#define ETH_DMABMR_FB_Pos (16U)#define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U#define ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U#define ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U#define ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U#define ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U#define ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U#define ETH_DMABMR_RDP_32Beat 0x00400000U#define ETH_DMABMR_RDP_16Beat 0x00200000U#define ETH_DMABMR_RDP_8Beat 0x00100000U#define ETH_DMABMR_RDP_4Beat 0x00080000U#define ETH_DMABMR_RDP_2Beat 0x00040000U#define ETH_DMABMR_RDP_1Beat 0x00020000U#define ETH_DMABMR_RDP ETH_DMABMR_RDP_Msk#define ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos)#define ETH_DMABMR_RDP_Pos (17U)#define ETH_DMABMR_USP ETH_DMABMR_USP_Msk#define ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos)#define ETH_DMABMR_USP_Pos (23U)#define ETH_DMABMR_FPM ETH_DMABMR_FPM_Msk#define ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos)#define ETH_DMABMR_FPM_Pos (24U)#define ETH_DMABMR_AAB ETH_DMABMR_AAB_Msk#define ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos)#define ETH_DMABMR_AAB_Pos (25U)#define ETH_DMABMR_MB ETH_DMABMR_MB_Msk#define ETH_DMABMR_MB_Msk (0x1UL << ETH_DMABMR_MB_Pos)#define ETH_DMABMR_MB_Pos (26U)#define ETH_PTPPPSCR_PPSFREQ ETH_PTPPPSCR_PPSFREQ_Msk#define ETH_PTPPPSCR_PPSFREQ_Msk (0x0FUL << ETH_PTPPPSCR_PPSFREQ_Pos)#define ETH_PTPPPSCR_PPSFREQ_Pos (0U)#define ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk#define ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos)#define ETH_PTPTSSR_TSSO_Pos (4U)#define ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk#define ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos)#define ETH_PTPTSSR_TSTTR_Pos (5U)#define ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk#define ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)#define ETH_PTPTTLR_TTSL_Pos (0U)#define ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk#define ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)#define ETH_PTPTTHR_TTSH_Pos (0U)#define ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk#define ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)#define ETH_PTPTSAR_TSA_Pos (0U)#define ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk#define ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)#define ETH_PTPTSLUR_TSUSS_Pos (0U)#define ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk#define ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)#define ETH_PTPTSLUR_TSUPNS_Pos (31U)#define ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk#define ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)#define ETH_PTPTSHUR_TSUS_Pos (0U)#define ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk#define ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)#define ETH_PTPTSLR_STSS_Pos (0U)#define ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk#define ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos)#define ETH_PTPTSLR_STPNS_Pos (31U)#define ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk#define ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)#define ETH_PTPTSHR_STS_Pos (0U)#define ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk#define ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos)#define ETH_PTPSSIR_STSSI_Pos (0U)#define ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk#define ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos)#define ETH_PTPTSCR_TSE_Pos (0U)#define ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk#define ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos)#define ETH_PTPTSCR_TSFCU_Pos (1U)#define ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk#define ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos)#define ETH_PTPTSCR_TSSTI_Pos (2U)#define ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk#define ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos)#define ETH_PTPTSCR_TSSTU_Pos (3U)#define ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk#define ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos)#define ETH_PTPTSCR_TSITE_Pos (4U)#define ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk#define ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos)#define ETH_PTPTSCR_TSARU_Pos (5U)#define ETH_PTPTSCR_TSSARFE ETH_PTPTSCR_TSSARFE_Msk#define ETH_PTPTSCR_TSSARFE_Msk (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)#define ETH_PTPTSCR_TSSARFE_Pos (8U)#define ETH_PTPTSCR_TSSSR ETH_PTPTSCR_TSSSR_Msk#define ETH_PTPTSCR_TSSSR_Msk (0x1UL << ETH_PTPTSCR_TSSSR_Pos)#define ETH_PTPTSCR_TSSSR_Pos (9U)#define ETH_PTPTSCR_TSPTPPSV2E ETH_PTPTSCR_TSPTPPSV2E_Msk#define ETH_PTPTSCR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)#define ETH_PTPTSCR_TSPTPPSV2E_Pos (10U)#define ETH_PTPTSCR_TSSPTPOEFE ETH_PTPTSCR_TSSPTPOEFE_Msk#define ETH_PTPTSCR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)#define ETH_PTPTSCR_TSSPTPOEFE_Pos (11U)#define ETH_PTPTSCR_TSSIPV6FE ETH_PTPTSCR_TSSIPV6FE_Msk#define ETH_PTPTSCR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)#define ETH_PTPTSCR_TSSIPV6FE_Pos (12U)#define ETH_PTPTSCR_TSSIPV4FE ETH_PTPTSCR_TSSIPV4FE_Msk#define ETH_PTPTSCR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)#define ETH_PTPTSCR_TSSIPV4FE_Pos (13U)#define ETH_PTPTSCR_TSSEME ETH_PTPTSCR_TSSEME_Msk#define ETH_PTPTSCR_TSSEME_Msk (0x1UL << ETH_PTPTSCR_TSSEME_Pos)#define ETH_PTPTSCR_TSSEME_Pos (14U)#define ETH_PTPTSCR_TSSMRME ETH_PTPTSCR_TSSMRME_Msk#define ETH_PTPTSCR_TSSMRME_Msk (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)#define ETH_PTPTSCR_TSSMRME_Pos (15U)#define ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk#define ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos)#define ETH_PTPTSCR_TSCNT_Pos (16U)#define ETH_PTPTSCR_TSPFFMAE ETH_PTPTSCR_TSPFFMAE_Msk#define ETH_PTPTSCR_TSPFFMAE_Msk (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)#define ETH_PTPTSCR_TSPFFMAE_Pos (18U)#define ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk#define ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)#define ETH_MMCRGUFCR_RGUFC_Pos (0U)#define ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk#define ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)#define ETH_MMCRFAECR_RFAEC_Pos (0U)#define ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk#define ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)#define ETH_MMCRFCECR_RFCEC_Pos (0U)#define ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk#define ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)#define ETH_MMCTGFCR_TGFC_Pos (0U)#define ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk#define ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)#define ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U)#define ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk#define ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)#define ETH_MMCTGFSCCR_TGFSCC_Pos (0U)#define ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk#define ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)#define ETH_MMCTIMR_TGFSCM_Pos (14U)#define ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk#define ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)#define ETH_MMCTIMR_TGFMSCM_Pos (15U)#define ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk#define ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos)#define ETH_MMCTIMR_TGFM_Pos (21U)#define ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk#define ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos)#define ETH_MMCRIMR_RFCEM_Pos (5U)#define ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk#define ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos)#define ETH_MMCRIMR_RFAEM_Pos (6U)#define ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk#define ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos)#define ETH_MMCRIMR_RGUFM_Pos (17U)#define ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk#define ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos)#define ETH_MMCTIR_TGFSCS_Pos (14U)#define ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk#define ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)#define ETH_MMCTIR_TGFMSCS_Pos (15U)#define ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk#define ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos)#define ETH_MMCTIR_TGFS_Pos (21U)#define ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk#define ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos)#define ETH_MMCRIR_RFCES_Pos (5U)#define ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk#define ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos)#define ETH_MMCRIR_RFAES_Pos (6U)#define ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk#define ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos)#define ETH_MMCRIR_RGUFS_Pos (17U)#define ETH_MMCCR_CR ETH_MMCCR_CR_Msk#define ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos)#define ETH_MMCCR_CR_Pos (0U)#define ETH_MMCCR_CSR ETH_MMCCR_CSR_Msk#define ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos)#define ETH_MMCCR_CSR_Pos (1U)#define ETH_MMCCR_ROR ETH_MMCCR_ROR_Msk#define ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos)#define ETH_MMCCR_ROR_Pos (2U)#define ETH_MMCCR_MCF ETH_MMCCR_MCF_Msk#define ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos)#define ETH_MMCCR_MCF_Pos (3U)#define ETH_MMCCR_MCP ETH_MMCCR_MCP_Msk#define ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos)#define ETH_MMCCR_MCP_Pos (4U)#define ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk#define ETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos)#define ETH_MMCCR_MCFHP_Pos (5U)#define ETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk#define ETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)#define ETH_MACA3LR_MACA3L_Pos (0U)#define ETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk#define ETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)#define ETH_MACA3HR_MACA3H_Pos (0U)#define ETH_MACA3HR_MBC_LBits7_0 0x01000000U#define ETH_MACA3HR_MBC_LBits15_8 0x02000000U#define ETH_MACA3HR_MBC_LBits23_16 0x04000000U#define ETH_MACA3HR_MBC_LBits31_24 0x08000000U#define ETH_MACA3HR_MBC_HBits7_0 0x10000000U#define ETH_MACA3HR_MBC_HBits15_8 0x20000000U#define ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk#define ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos)#define ETH_MACA3HR_MBC_Pos (24U)#define ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk#define ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos)#define ETH_MACA3HR_SA_Pos (30U)#define ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk#define ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos)#define ETH_MACA3HR_AE_Pos (31U)#define ETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk#define ETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)#define ETH_MACA2LR_MACA2L_Pos (0U)#define ETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk#define ETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)#define ETH_MACA2HR_MACA2H_Pos (0U)#define ETH_MACA2HR_MBC_LBits7_0 0x01000000U#define ETH_MACA2HR_MBC_LBits15_8 0x02000000U#define ETH_MACA2HR_MBC_LBits23_16 0x04000000U#define ETH_MACA2HR_MBC_LBits31_24 0x08000000U#define ETH_MACA2HR_MBC_HBits7_0 0x10000000U#define ETH_MACA2HR_MBC_HBits15_8 0x20000000U#define ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk#define ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos)#define ETH_MACA2HR_MBC_Pos (24U)#define ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk#define ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos)#define ETH_MACA2HR_SA_Pos (30U)#define ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk#define ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos)#define ETH_MACA2HR_AE_Pos (31U)#define ETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk#define ETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)#define ETH_MACA1LR_MACA1L_Pos (0U)#define ETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk#define ETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)#define ETH_MACA1HR_MACA1H_Pos (0U)#define ETH_MACA1HR_MBC_LBits7_0 0x01000000U#define ETH_MACA1HR_MBC_LBits15_8 0x02000000U#define ETH_MACA1HR_MBC_LBits23_16 0x04000000U#define ETH_MACA1HR_MBC_LBits31_24 0x08000000U#define ETH_MACA1HR_MBC_HBits7_0 0x10000000U#define ETH_MACA1HR_MBC_HBits15_8 0x20000000U#define ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk#define ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos)#define ETH_MACA1HR_MBC_Pos (24U)#define ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk#define ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos)#define ETH_MACA1HR_SA_Pos (30U)#define ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk#define ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos)#define ETH_MACA1HR_AE_Pos (31U)#define ETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk#define ETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)#define ETH_MACA0LR_MACA0L_Pos (0U)#define ETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk#define ETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)#define ETH_MACA0HR_MACA0H_Pos (0U)#define ETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk#define ETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos)#define ETH_MACIMR_PMTIM_Pos (3U)#define ETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk#define ETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos)#define ETH_MACIMR_TSTIM_Pos (9U)#define ETH_MACSR_PMTS ETH_MACSR_PMTS_Msk#define ETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos)#define ETH_MACSR_PMTS_Pos (3U)#define ETH_MACSR_MMCS ETH_MACSR_MMCS_Msk#define ETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos)#define ETH_MACSR_MMCS_Pos (4U)#define ETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk#define ETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos)#define ETH_MACSR_MMMCRS_Pos (5U)#define ETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk#define ETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos)#define ETH_MACSR_MMCTS_Pos (6U)#define ETH_MACSR_TSTS ETH_MACSR_TSTS_Msk#define ETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos)#define ETH_MACSR_TSTS_Pos (9U)#define ETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk#define ETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos)#define ETH_MACDBGR_MMRPEA_Pos (0U)#define ETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk#define ETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS_Pos (1U)#define ETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk#define ETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos)#define ETH_MACDBGR_RFWRA_Pos (4U)#define ETH_MACDBGR_RFRCS_IDLE 0x00000000U#define ETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk#define ETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)#define ETH_MACDBGR_RFRCS_DATAREADING_Pos (5U)#define ETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)#define ETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U)#define ETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk#define ETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)#define ETH_MACDBGR_RFRCS_FLUSHING_Pos (5U)#define ETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk#define ETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos)#define ETH_MACDBGR_RFRCS_Pos (5U)#define ETH_MACDBGR_RFFL_EMPTY 0x00000000U#define ETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk#define ETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)#define ETH_MACDBGR_RFFL_BELOWFCT_Pos (8U)declaration of Delay as delaydeclaration of Addr as addrdeclaration of Reg as regdeclaration of Value as valuedeclaration of brightness_value as BR_value(uint8_t)...(FunctionalState)...(int)...(IO_ModeTypedef)...(uint8_t *)...(JOYState_TypeDef)...(IRQn_Type)...(RCC_TypeDef *)...(GPIO_TypeDef *)...(const I2C_HandleTypeDef *)...(I2C_TypeDef *)...(ADC_TypeDef *)...(SDMMC_TypeDef *)...(DMA_Stream_TypeDef *)...(FMC_Bank5_6_TypeDef *)...#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)#define USB_OTG_HCCHAR_EPDIR_Pos (15U)#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_Pos (11U)#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)#define USB_OTG_DIEPCTL_EPENA_Pos (31U)#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)#define USB_OTG_DIEPCTL_SNAK_Pos (27U)#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)#define USB_OTG_DIEPCTL_CNAK_Pos (26U)#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)#define USB_OTG_DIEPCTL_STALL_Pos (21U)#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk#define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)#define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk#define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)#define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk#define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)#define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD_Pos (17U)#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_Pos (13U)#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)#define USB_OTG_HPRT_PPWR_Pos (12U)#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS_Pos (10U)#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)#define USB_OTG_HPRT_PRST_Pos (8U)#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)#define USB_OTG_HPRT_PSUSP_Pos (7U)#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)#define USB_OTG_HPRT_PRES_Pos (6U)#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)#define USB_OTG_HPRT_POCCHNG_Pos (5U)#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)#define USB_OTG_HPRT_POCA_Pos (4U)#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)#define USB_OTG_HPRT_PENCHNG_Pos (3U)#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)#define USB_OTG_HPRT_PENA_Pos (2U)#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)#define USB_OTG_HPRT_PCDET_Pos (1U)#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)#define USB_OTG_HPRT_PCSTS_Pos (0U)#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk#define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)#define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk#define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)#define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk#define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)#define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)#define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk#define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)#define USB_OTG_GLPMCFG_ENBESL_Pos (28U)#define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)#define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk#define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)#define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)#define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk#define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)#define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)#define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk#define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)#define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)#define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk#define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)#define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)#define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk#define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)#define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)#define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk#define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)#define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)#define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk#define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)#define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)#define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk#define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)#define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)#define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk#define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)#define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)#define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk#define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)#define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)#define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk#define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)#define USB_OTG_GLPMCFG_BESL_Pos (2U)#define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk#define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)#define USB_OTG_GLPMCFG_LPMACK_Pos (1U)#define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk#define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)#define USB_OTG_GLPMCFG_LPMEN_Pos (0U)#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)#define USB_OTG_CID_PRODUCT_ID_Pos (0U)#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)#define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk#define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)#define USB_OTG_GCCFG_VBDEN_Pos (21U)#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)#define USB_OTG_GCCFG_PWRDWN_Pos (16U)#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)#define USB_OTG_TX0FD_Pos (16U)#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)#define USB_OTG_TX0FSA_Pos (0U)#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)#define USB_OTG_NPTXFD_Pos (16U)#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)#define USB_OTG_NPTXFSA_Pos (0U)#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_Pos (21U)#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_Pos (0U)#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_Pos (17U)#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID USB_OTG_DPID_Msk#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID_Pos (15U)#define USB_OTG_BCNT USB_OTG_BCNT_Msk#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)#define USB_OTG_BCNT_Pos (4U)#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_Pos (0U)#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)#define USB_OTG_DAINTMSK_OEPM_Pos (16U)#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)#define USB_OTG_DAINTMSK_IEPM_Pos (0U)#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)#define USB_OTG_GRXSTSP_DPID_Pos (15U)#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)#define USB_OTG_GRXSTSP_BCNT_Pos (4U)#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)#define USB_OTG_DAINT_OEPINT_Pos (16U)#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)#define USB_OTG_DAINT_IEPINT_Pos (0U)#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)#define USB_OTG_GINTMSK_WUIM_Pos (31U)#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)#define USB_OTG_GINTMSK_SRQIM_Pos (30U)#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)#define USB_OTG_GINTMSK_DISCINT_Pos (29U)#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)#define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk#define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)#define USB_OTG_GINTMSK_LPMINTM_Pos (27U)#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)#define USB_OTG_GINTMSK_HCIM_Pos (25U)#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)#define USB_OTG_GINTMSK_PRTIM_Pos (24U)#define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk#define USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)#define USB_OTG_GINTMSK_RSTDEM_Pos (23U)#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)#define USB_OTG_GINTMSK_OEPINT_Pos (19U)#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)#define USB_OTG_GINTMSK_IEPINT_Pos (18U)#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)#define USB_OTG_GINTMSK_EPMISM_Pos (17U)#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)#define USB_OTG_GINTMSK_EOPFM_Pos (15U)#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)#define USB_OTG_GINTMSK_USBRST_Pos (12U)#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)#define USB_OTG_GINTMSK_SOFM_Pos (3U)#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)#define USB_OTG_GINTMSK_OTGINT_Pos (2U)#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)#define USB_OTG_GINTMSK_MMISM_Pos (1U)#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)#define USB_OTG_GINTSTS_WKUINT_Pos (31U)#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)#define USB_OTG_GINTSTS_SRQINT_Pos (30U)#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)#define USB_OTG_GINTSTS_DISCINT_Pos (29U)#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)#define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk#define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)#define USB_OTG_GINTSTS_LPMINT_Pos (27U)#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)#define USB_OTG_GINTSTS_PTXFE_Pos (26U)#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)#define USB_OTG_GINTSTS_HCINT_Pos (25U)#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)#define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk#define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)#define USB_OTG_GINTSTS_RSTDET_Pos (23U)#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)#define OPTIONBYTE_RDP ((uint32_t)0x02U)#define OPTIONBYTE_WRP ((uint32_t)0x01U)#define OB_WRPSTATE_ENABLE ((uint32_t)0x01U)#define OB_WRPSTATE_DISABLE ((uint32_t)0x00U)#define FLASH_VOLTAGE_RANGE_4 ((uint32_t)0x03U)#define FLASH_VOLTAGE_RANGE_3 ((uint32_t)0x02U)#define FLASH_VOLTAGE_RANGE_2 ((uint32_t)0x01U)#define FLASH_VOLTAGE_RANGE_1 ((uint32_t)0x00U)#define FLASH_TYPEERASE_MASSERASE ((uint32_t)0x01U)#define FLASH_TYPEERASE_SECTORS ((uint32_t)0x00U)#define IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))#define OPTCR_BYTE1_ADDRESS ((uint32_t)0x40023C15)#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__))#define __HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__)))#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__))#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__))#define __HAL_FLASH_ART_RESET() (FLASH->ACR |= FLASH_ACR_ARTRST)#define __HAL_FLASH_ART_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_ARTEN)#define __HAL_FLASH_ART_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_ARTEN)#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE() (FLASH->ACR &= (~FLASH_ACR_PRFTEN))#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTEN)#define __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))#define __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__))#define FLASH_SECTOR_7 ((uint32_t)7U)#define FLASH_SECTOR_6 ((uint32_t)6U)#define FLASH_SECTOR_5 ((uint32_t)5U)#define FLASH_SECTOR_4 ((uint32_t)4U)#define FLASH_SECTOR_3 ((uint32_t)3U)#define FLASH_SECTOR_2 ((uint32_t)2U)#define FLASH_SECTOR_1 ((uint32_t)1U)#define FLASH_SECTOR_0 ((uint32_t)0U)#define FLASH_OPT_KEY2 ((uint32_t)0x4C5D6E7FU)#define FLASH_OPT_KEY1 ((uint32_t)0x08192A3BU)#define FLASH_KEY2 ((uint32_t)0xCDEF89ABU)#define FLASH_KEY1 ((uint32_t)0x45670123U)#define CR_PSIZE_MASK ((uint32_t)0xFFFFFCFFU)#define FLASH_PSIZE_DOUBLE_WORD ((uint32_t)FLASH_CR_PSIZE)#define FLASH_PSIZE_WORD ((uint32_t)FLASH_CR_PSIZE_1)#define FLASH_PSIZE_HALF_WORD ((uint32_t)FLASH_CR_PSIZE_0)#define FLASH_PSIZE_BYTE ((uint32_t)0x00000000U)#define FLASH_IT_ERR ((uint32_t)0x02000000U)#define FLASH_IT_EOP FLASH_CR_EOPIE#define FLASH_FLAG_ALL_ERRORS (FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_ERSERR)#define FLASH_FLAG_BSY FLASH_SR_BSY#define FLASH_FLAG_ERSERR FLASH_SR_ERSERR#define FLASH_FLAG_PGPERR FLASH_SR_PGPERR#define FLASH_FLAG_PGAERR FLASH_SR_PGAERR#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR#define FLASH_FLAG_OPERR FLASH_SR_OPERR#define FLASH_FLAG_EOP FLASH_SR_EOP#define FLASH_TYPEPROGRAM_DOUBLEWORD ((uint32_t)0x03U)#define FLASH_TYPEPROGRAM_WORD ((uint32_t)0x02U)#define FLASH_TYPEPROGRAM_HALFWORD ((uint32_t)0x01U)#define FLASH_TYPEPROGRAM_BYTE ((uint32_t)0x00U)#define HAL_FLASH_ERROR_RD ((uint32_t)0x00000040U)#define HAL_FLASH_ERROR_OPERATION ((uint32_t)0x00000020U)#define HAL_FLASH_ERROR_WRP ((uint32_t)0x00000010U)#define HAL_FLASH_ERROR_PGA ((uint32_t)0x00000008U)#define HAL_FLASH_ERROR_PGP ((uint32_t)0x00000004U)#define HAL_FLASH_ERROR_ERS ((uint32_t)0x00000002U)#define HAL_FLASH_ERROR_NONE ((uint32_t)0x00000000U)#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->SDRTR |= (__FLAG__))#define __FMC_SDRAM_GET_FLAG(__INSTANCE__,__FLAG__) (((__INSTANCE__)->SDSR &(__FLAG__)) == (__FLAG__))#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SDRTR &= ~(__INTERRUPT__))#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SDRTR |= (__INTERRUPT__))#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->SR &= ~(__FLAG__))#define __FMC_NAND_GET_FLAG(__INSTANCE__,__BANK__,__FLAG__) (((__INSTANCE__)->SR &(__FLAG__)) == (__FLAG__))#define __FMC_NAND_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SR &= ~(__INTERRUPT__))#define __FMC_NAND_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SR |= (__INTERRUPT__))#define __FMC_NAND_DISABLE(__INSTANCE__,__BANK__) CLEAR_BIT((__INSTANCE__)->PCR, FMC_PCR_PBKEN)#define __FMC_NAND_ENABLE(__INSTANCE__) ((__INSTANCE__)->PCR |= FMC_PCR_PBKEN)#define __FMC_NORSRAM_DISABLE(__INSTANCE__,__BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] &= ~FMC_BCR1_MBKEN)#define __FMC_NORSRAM_ENABLE(__INSTANCE__,__BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] |= FMC_BCR1_MBKEN)#define FMC_SDRAM_FLAG_REFRESH_ERROR FMC_SDRTR_CRE#define FMC_SDRAM_FLAG_BUSY FMC_SDSR_BUSY#define FMC_SDRAM_FLAG_REFRESH_IT FMC_SDSR_RE#define FMC_FLAG_FEMPT (0x00000040U)#define FMC_FLAG_FALLING_EDGE (0x00000004U)#define FMC_FLAG_LEVEL (0x00000002U)#define FMC_FLAG_RISING_EDGE (0x00000001U)#define FMC_IT_REFRESH_ERROR (0x00004000U)#define FMC_IT_FALLING_EDGE (0x00000020U)#define FMC_IT_LEVEL (0x00000010U)#define FMC_IT_RISING_EDGE (0x00000008U)#define FMC_SDRAM_POWER_DOWN_MODE FMC_SDSR_MODES1_1#define FMC_SDRAM_SELF_REFRESH_MODE FMC_SDSR_MODES1_0#define FMC_SDRAM_NORMAL_MODE (0x00000000U)#define FMC_SDRAM_CMD_TARGET_BANK1_2 (0x00000018U)#define FMC_SDRAM_CMD_TARGET_BANK2 FMC_SDCMR_CTB2#define FMC_SDRAM_CMD_POWERDOWN_MODE (0x00000006U)#define FMC_SDRAM_CMD_SELFREFRESH_MODE (0x00000005U)#define FMC_SDRAM_CMD_NORMAL_MODE (0x00000000U)#define FMC_SDRAM_RPIPE_DELAY_2 (0x00004000U)#define FMC_SDRAM_RPIPE_DELAY_1 (0x00002000U)#define FMC_SDRAM_RBURST_DISABLE (0x00000000U)#define FMC_SDRAM_CLOCK_PERIOD_3 (0x00000C00U)#define FMC_SDRAM_CLOCK_DISABLE (0x00000000U)#define FMC_SDRAM_WRITE_PROTECTION_ENABLE (0x00000200U)#define FMC_SDRAM_CAS_LATENCY_2 (0x00000100U)#define FMC_SDRAM_CAS_LATENCY_1 (0x00000080U)#define FMC_SDRAM_INTERN_BANKS_NUM_2 (0x00000000U)#define FMC_SDRAM_MEM_BUS_WIDTH_16 (0x00000010U)#define FMC_SDRAM_MEM_BUS_WIDTH_8 (0x00000000U)#define FMC_SDRAM_ROW_BITS_NUM_13 (0x00000008U)#define FMC_SDRAM_ROW_BITS_NUM_11 (0x00000000U)#define FMC_SDRAM_COLUMN_BITS_NUM_11 (0x00000003U)#define FMC_SDRAM_COLUMN_BITS_NUM_10 (0x00000002U)#define FMC_SDRAM_COLUMN_BITS_NUM_8 (0x00000000U)#define FMC_SDRAM_BANK2 (0x00000001U)#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE (0x000A0000U)#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE (0x00080000U)#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE (0x00060000U)#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE (0x00040000U)#define FMC_NAND_ECC_PAGE_SIZE_512BYTE (0x00020000U)#define FMC_NAND_ECC_PAGE_SIZE_256BYTE (0x00000000U)#define FMC_NAND_ECC_ENABLE (0x00000040U)#define FMC_NAND_ECC_DISABLE (0x00000000U)#define FMC_NAND_MEM_BUS_WIDTH_16 (0x00000010U)#define FMC_NAND_MEM_BUS_WIDTH_8 (0x00000000U)#define FMC_PCR_MEMORY_TYPE_NAND (0x00000008U)#define FMC_NAND_WAIT_FEATURE_ENABLE (0x00000002U)#define FMC_NAND_WAIT_FEATURE_DISABLE (0x00000000U)#define FMC_NAND_BANK3 (0x00000100U)#define FMC_ACCESS_MODE_D (0x30000000U)#define FMC_ACCESS_MODE_C (0x20000000U)#define FMC_ACCESS_MODE_B (0x10000000U)#define FMC_WRITE_FIFO_ENABLE (0x00000000U)#define FMC_WRITE_FIFO_DISABLE FMC_BCR1_WFDIS#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC (0x00100000U)#define FMC_WRITE_BURST_ENABLE (0x00080000U)#define FMC_PAGE_SIZE_1024 FMC_BCR1_CPSIZE_2#define FMC_PAGE_SIZE_512 (FMC_BCR1_CPSIZE_0 | FMC_BCR1_CPSIZE_1)#define FMC_PAGE_SIZE_256 FMC_BCR1_CPSIZE_1#define FMC_PAGE_SIZE_128 FMC_BCR1_CPSIZE_0#define FMC_PAGE_SIZE_NONE (0x00000000U)#define FMC_ASYNCHRONOUS_WAIT_ENABLE (0x00008000U)#define FMC_EXTENDED_MODE_ENABLE (0x00004000U)#define FMC_WAIT_SIGNAL_ENABLE (0x00002000U)#define FMC_WRITE_OPERATION_DISABLE (0x00000000U)#define FMC_WAIT_TIMING_DURING_WS (0x00000800U)#define FMC_WAIT_SIGNAL_POLARITY_HIGH (0x00000200U)#define FMC_BURST_ACCESS_MODE_ENABLE (0x00000100U)#define FMC_NORSRAM_FLASH_ACCESS_DISABLE (0x00000000U)#define FMC_NORSRAM_FLASH_ACCESS_ENABLE (0x00000040U)#define FMC_NORSRAM_MEM_BUS_WIDTH_32 (0x00000020U)#define FMC_NORSRAM_MEM_BUS_WIDTH_8 (0x00000000U)#define FMC_MEMORY_TYPE_NOR (0x00000008U)#define FMC_MEMORY_TYPE_PSRAM (0x00000004U)#define FMC_DATA_ADDRESS_MUX_ENABLE (0x00000002U)#define FMC_NORSRAM_BANK4 (0x00000006U)#define FMC_NORSRAM_BANK2 (0x00000002U)#define FMC_NORSRAM_BANK1 (0x00000000U)#define FMC_NAND_DEVICE FMC_Bank3#define FMC_SDRAM_TypeDef FMC_Bank5_6_TypeDef#define FMC_NAND_TypeDef FMC_Bank3_TypeDef#define FMC_NORSRAM_EXTENDED_TypeDef FMC_Bank1E_TypeDef#define FMC_NORSRAM_TypeDef FMC_Bank1_TypeDef#define IS_FMC_CAS_LATENCY(__LATENCY__) (((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_1) || ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_2) || ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_3))#define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__) (((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_2) || ((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_4))#define IS_FMC_ROWBITS_NUMBER(__ROW__) (((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_11) || ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_12) || ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_13))#define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__) (((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_8) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_9) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_10) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_11))#define IS_FMC_SDRAM_BANK(__BANK__) (((__BANK__) == FMC_SDRAM_BANK1) || ((__BANK__) == FMC_SDRAM_BANK2))#define IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE)#define IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) <= 8191U)#define IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) <= 8191U)#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) > 0U) && ((__NUMBER__) <= 15U))#define IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U))#define IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U))#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2))#define IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE) || ((__COMMAND__) == FMC_SDRAM_CMD_PALL) || ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE))#define IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2))#define IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE))#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE) || ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3))#define IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))#define IS_FMC_SDMEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_16) || ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_32))#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)#define IS_FMC_HIZ_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_HOLD_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_WAIT_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_SETUP_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_TAR_TIME(__TIME__) ((__TIME__) <= 255U)#define IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) <= 255U)#define IS_FMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_256BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_512BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))#define IS_FMC_ECC_STATE(__STATE__) (((__STATE__) == FMC_NAND_ECC_DISABLE) || ((__STATE__) == FMC_NAND_ECC_ENABLE))#define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_16))#define IS_FMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FMC_NAND_WAIT_FEATURE_DISABLE) || ((__FEATURE__) == FMC_NAND_WAIT_FEATURE_ENABLE))#define IS_FMC_NAND_BANK(__BANK__) ((__BANK__) == FMC_NAND_BANK3)#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)#define IS_FMC_CLK_DIV(__DIV__) (((__DIV__) > 1U) && ((__DIV__) <= 16U))#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) <= 15U)#define IS_FMC_DATAHOLD_DURATION(__DATAHOLD__) ((__DATAHOLD__) <= 3U)#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 255U))#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 15U))#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) <= 15U)#define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__) (((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || ((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || ((__BURST__) == FMC_WRITE_BURST_ENABLE))#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) > 1U) && ((__LATENCY__) <= 17U))#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || ((__MODE__) == FMC_ACCESS_MODE_B) || ((__MODE__) == FMC_ACCESS_MODE_C) || ((__MODE__) == FMC_ACCESS_MODE_D))#define IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || ((__FIFO__) == FMC_WRITE_FIFO_ENABLE))#define IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || ((__SIZE__) == FMC_PAGE_SIZE_128) || ((__SIZE__) == FMC_PAGE_SIZE_256) || ((__SIZE__) == FMC_PAGE_SIZE_512) || ((__SIZE__) == FMC_PAGE_SIZE_1024))#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))#define IS_FMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FMC_NORSRAM_BANK1) || ((__BANK__) == FMC_NORSRAM_BANK2) || ((__BANK__) == FMC_NORSRAM_BANK3) || ((__BANK__) == FMC_NORSRAM_BANK4))#define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SRAM_STATE_RESET)#define USE_HAL_SRAM_REGISTER_CALLBACKS 0U#define NOR_WRITE(__ADDRESS__,__DATA__) do{ (*(__IO uint16_t *)((uint32_t)(__ADDRESS__)) = (__DATA__)); __DSB(); } while(0)#define NOR_ADDR_SHIFT(__NOR_ADDRESS,__NOR_MEMORY_WIDTH_,__ADDRESS__) ((uint32_t)(((__NOR_MEMORY_WIDTH_) == NOR_MEMORY_16B)? ((uint32_t)((__NOR_ADDRESS) + (2U * (__ADDRESS__)))): ((uint32_t)((__NOR_ADDRESS) + (__ADDRESS__)))))#define NOR_MEMORY_ADRESS4 (0x6C000000U)#define NOR_MEMORY_ADRESS3 (0x68000000U)#define NOR_MEMORY_ADRESS2 (0x64000000U)#define NOR_MEMORY_ADRESS1 (0x60000000U)#define NOR_MEMORY_16B ((uint8_t)0x01)#define NOR_MEMORY_8B ((uint8_t)0x00)#define NOR_TMEOUT ((uint16_t)0xFFFF)#define CFI4_ADDRESS ((uint16_t)0x0064)#define CFI3_ADDRESS ((uint16_t)0x0063)#define CFI2_ADDRESS ((uint16_t)0x0062)#define CFI1_ADDRESS ((uint16_t)0x0061)#define DEVICE_CODE3_ADDR ((uint16_t)0x000F)#define DEVICE_CODE2_ADDR ((uint16_t)0x000E)#define DEVICE_CODE1_ADDR ((uint16_t)0x0001)#define MC_ADDRESS ((uint16_t)0x0000)#define __HAL_NOR_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NOR_STATE_RESET)#define USE_HAL_NOR_REGISTER_CALLBACKS 0U#define __HAL_SDRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SDRAM_STATE_RESET)#define USE_HAL_SDRAM_REGISTER_CALLBACKS 0U#define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FASTMODEPLUS_PB6) == I2C_FASTMODEPLUS_PB6) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB7) == I2C_FASTMODEPLUS_PB7) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB8) == I2C_FASTMODEPLUS_PB8) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB9) == I2C_FASTMODEPLUS_PB9) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C1) == I2C_FASTMODEPLUS_I2C1) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C2) == I2C_FASTMODEPLUS_I2C2) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C3) == I2C_FASTMODEPLUS_I2C3) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C4) == I2C_FASTMODEPLUS_I2C4))#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU)#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || ((FILTER) == I2C_ANALOGFILTER_DISABLE))#define I2C_FASTMODEPLUS_I2C4 SYSCFG_PMC_I2C4_FMP#define I2C_FASTMODEPLUS_I2C3 SYSCFG_PMC_I2C3_FMP#define I2C_FASTMODEPLUS_I2C2 SYSCFG_PMC_I2C2_FMP#define I2C_FASTMODEPLUS_I2C1 SYSCFG_PMC_I2C1_FMP#define I2C_FASTMODEPLUS_PB9 SYSCFG_PMC_I2C_PB9_FMP#define I2C_FASTMODEPLUS_PB8 SYSCFG_PMC_I2C_PB8_FMP#define I2C_FASTMODEPLUS_PB7 SYSCFG_PMC_I2C_PB7_FMP#define I2C_FASTMODEPLUS_PB6 SYSCFG_PMC_I2C_PB6_FMP#define I2C_FMP_NOT_SUPPORTED 0xAAAA0000U#define I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF#define I2C_ANALOGFILTER_ENABLE 0x00000000U#define I2C_CHECK_IT_SOURCE(__CR1__,__IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET)#define I2C_CHECK_FLAG(__ISR__,__FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET)#define I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)))#define I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU))))#define I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0xFF00U))) >> 8U)))#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU)#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU)#define I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2))#define I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1))#define I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND)#define I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U))#define I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 16U))#define I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN)))#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || ((REQUEST) == I2C_OTHER_AND_LAST_FRAME))#define IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || ((REQUEST) == I2C_NEXT_FRAME) || ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST))#define IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || ((REQUEST) == I2C_GENERATE_START_READ) || ((REQUEST) == I2C_GENERATE_START_WRITE) || ((REQUEST) == I2C_NO_STARTSTOP))#define IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || ((MODE) == I2C_AUTOEND_MODE) || ((MODE) == I2C_SOFTEND_MODE))#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || ((SIZE) == I2C_MEMADD_SIZE_16BIT))#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || ((STRETCH) == I2C_NOSTRETCH_ENABLE))#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || ((CALL) == I2C_GENERALCALL_ENABLE))#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || ((MASK) == I2C_OA2_MASK01) || ((MASK) == I2C_OA2_MASK02) || ((MASK) == I2C_OA2_MASK03) || ((MASK) == I2C_OA2_MASK04) || ((MASK) == I2C_OA2_MASK05) || ((MASK) == I2C_OA2_MASK06) || ((MASK) == I2C_OA2_MASK07))#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || ((ADDRESS) == I2C_DUALADDRESS_ENABLE))#define IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || ((MODE) == I2C_ADDRESSINGMODE_10BIT))#define __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK))#define __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))#define __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))#define __HAL_I2C_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : ((__HANDLE__)->Instance->ICR = (__FLAG__)))#define __HAL_I2C_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET)#define I2C_FLAG_MASK (0x0001FFFFU)#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)#define __HAL_I2C_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__)))#define __HAL_I2C_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__))#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET)#define I2C_FLAG_DIR I2C_ISR_DIR#define I2C_FLAG_BUSY I2C_ISR_BUSY#define I2C_FLAG_ALERT I2C_ISR_ALERT#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT#define I2C_FLAG_PECERR I2C_ISR_PECERR#define I2C_FLAG_OVR I2C_ISR_OVR#define I2C_FLAG_ARLO I2C_ISR_ARLO#define I2C_FLAG_BERR I2C_ISR_BERR#define I2C_FLAG_TCR I2C_ISR_TCR#define I2C_FLAG_TC I2C_ISR_TC#define I2C_FLAG_STOPF I2C_ISR_STOPF#define I2C_FLAG_AF I2C_ISR_NACKF#define I2C_FLAG_ADDR I2C_ISR_ADDR#define I2C_FLAG_RXNE I2C_ISR_RXNE#define I2C_FLAG_TXIS I2C_ISR_TXIS#define I2C_FLAG_TXE I2C_ISR_TXE#define I2C_IT_TXI I2C_CR1_TXIE#define I2C_IT_RXI I2C_CR1_RXIE#define I2C_IT_ADDRI I2C_CR1_ADDRIE#define I2C_IT_NACKI I2C_CR1_NACKIE#define I2C_IT_STOPI I2C_CR1_STOPIE#define I2C_IT_TCI I2C_CR1_TCIE#define I2C_IT_ERRI I2C_CR1_ERRIE#define I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START)#define I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN)#define I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP)#define I2C_NO_STARTSTOP (0x00000000U)#define I2C_SOFTEND_MODE (0x00000000U)#define I2C_AUTOEND_MODE I2C_CR2_AUTOEND#define I2C_RELOAD_MODE I2C_CR2_RELOAD#define I2C_DIRECTION_RECEIVE (0x00000001U)#define I2C_DIRECTION_TRANSMIT (0x00000000U)#define I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH#define I2C_GENERALCALL_ENABLE I2C_CR1_GCEN#define I2C_OA2_MASK07 ((uint8_t)0x07U)#define I2C_OA2_MASK06 ((uint8_t)0x06U)#define I2C_OA2_MASK05 ((uint8_t)0x05U)#define I2C_OA2_MASK04 ((uint8_t)0x04U)#define I2C_OA2_MASK03 ((uint8_t)0x03U)#define I2C_OA2_MASK02 ((uint8_t)0x02U)#define I2C_OA2_MASK01 ((uint8_t)0x01U)#define I2C_OA2_NOMASK ((uint8_t)0x00U)#define I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN#define I2C_ADDRESSINGMODE_10BIT (0x00000002U)#define I2C_OTHER_AND_LAST_FRAME (0x0000AA00U)#define I2C_OTHER_FRAME (0x000000AAU)#define I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE)#define I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE)#define I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE)#define I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE))#define I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE))#define I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE)#define HAL_I2C_ERROR_INVALID_PARAM (0x00000200U)#define HAL_I2C_ERROR_DMA_PARAM (0x00000080U)#define HAL_I2C_ERROR_SIZE (0x00000040U)#define HAL_I2C_ERROR_TIMEOUT (0x00000020U)#define HAL_I2C_ERROR_DMA (0x00000010U)#define HAL_I2C_ERROR_OVR (0x00000008U)#define HAL_I2C_ERROR_AF (0x00000004U)#define HAL_I2C_ERROR_ARLO (0x00000002U)#define HAL_I2C_ERROR_BERR (0x00000001U)#define HAL_I2C_ERROR_NONE (0x00000000U)#define USE_HAL_I2C_REGISTER_CALLBACKS 0U#define IS_DSI_PHY_TIMING(Timing) (((Timing) == DSI_TCLK_POST ) || ((Timing) == DSI_TLPX_CLK ) || ((Timing) == DSI_THS_EXIT ) || ((Timing) == DSI_TLPX_DATA ) || ((Timing) == DSI_THS_ZERO ) || ((Timing) == DSI_THS_TRAIL ) || ((Timing) == DSI_THS_PREPARE ) || ((Timing) == DSI_TCLK_ZERO ) || ((Timing) == DSI_TCLK_PREPARE))#define IS_DSI_LANE(Lane) (((Lane) == DSI_CLOCK_LANE) || ((Lane) == DSI_DATA_LANE0) || ((Lane) == DSI_DATA_LANE1))#define IS_DSI_CUSTOM_LANE(CustomLane) (((CustomLane) == DSI_SWAP_LANE_PINS) || ((CustomLane) == DSI_INVERT_HS_SIGNAL))#define IS_DSI_LANE_GROUP(Lane) (((Lane) == DSI_CLOCK_LANE) || ((Lane) == DSI_DATA_LANES))#define IS_DSI_COMMUNICATION_DELAY(CommDelay) (((CommDelay) == DSI_SLEW_RATE_HSTX) || ((CommDelay) == DSI_SLEW_RATE_LPTX) || ((CommDelay) == DSI_HS_DELAY))#define IS_DSI_READ_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_SHORT_PKT_READ) || ((MODE) == DSI_GEN_SHORT_PKT_READ_P0) || ((MODE) == DSI_GEN_SHORT_PKT_READ_P1) || ((MODE) == DSI_GEN_SHORT_PKT_READ_P2))#define IS_DSI_LONG_WRITE_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_LONG_PKT_WRITE) || ((MODE) == DSI_GEN_LONG_PKT_WRITE))#define IS_DSI_SHORT_WRITE_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_SHORT_PKT_WRITE_P0) || ((MODE) == DSI_DCS_SHORT_PKT_WRITE_P1) || ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P0) || ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P1) || ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P2))#define IS_DSI_LP_MRDP(LP_MRDP) (((LP_MRDP) == DSI_LP_MRDP_DISABLE) || ((LP_MRDP) == DSI_LP_MRDP_ENABLE))#define IS_DSI_LP_DLW(LP_DLW) (((LP_DLW) == DSI_LP_DLW_DISABLE) || ((LP_DLW) == DSI_LP_DLW_ENABLE))#define IS_DSI_LP_DSR0P(LP_DSR0P) (((LP_DSR0P) == DSI_LP_DSR0P_DISABLE) || ((LP_DSR0P) == DSI_LP_DSR0P_ENABLE))#define IS_DSI_LP_DSW1P(LP_DSW1P) (((LP_DSW1P) == DSI_LP_DSW1P_DISABLE) || ((LP_DSW1P) == DSI_LP_DSW1P_ENABLE))#define IS_DSI_LP_DSW0P(LP_DSW0P) (((LP_DSW0P) == DSI_LP_DSW0P_DISABLE) || ((LP_DSW0P) == DSI_LP_DSW0P_ENABLE))#define IS_DSI_LP_GLW(LP_GLW) (((LP_GLW) == DSI_LP_GLW_DISABLE) || ((LP_GLW) == DSI_LP_GLW_ENABLE))#define IS_DSI_LP_GSR2P(LP_GSR2P) (((LP_GSR2P) == DSI_LP_GSR2P_DISABLE) || ((LP_GSR2P) == DSI_LP_GSR2P_ENABLE))#define IS_DSI_LP_GSR1P(LP_GSR1P) (((LP_GSR1P) == DSI_LP_GSR1P_DISABLE) || ((LP_GSR1P) == DSI_LP_GSR1P_ENABLE))#define IS_DSI_LP_GSR0P(LP_GSR0P) (((LP_GSR0P) == DSI_LP_GSR0P_DISABLE) || ((LP_GSR0P) == DSI_LP_GSR0P_ENABLE))#define IS_DSI_LP_GSW2P(LP_GSW2P) (((LP_GSW2P) == DSI_LP_GSW2P_DISABLE) || ((LP_GSW2P) == DSI_LP_GSW2P_ENABLE))#define IS_DSI_LP_GSW1P(LP_GSW1P) (((LP_GSW1P) == DSI_LP_GSW1P_DISABLE) || ((LP_GSW1P) == DSI_LP_GSW1P_ENABLE))#define IS_DSI_LP_GSW0P(LP_GSW0P) (((LP_GSW0P) == DSI_LP_GSW0P_DISABLE) || ((LP_GSW0P) == DSI_LP_GSW0P_ENABLE))#define IS_DSI_ACK_REQUEST(AcknowledgeRequest) (((AcknowledgeRequest) == DSI_ACKNOWLEDGE_DISABLE) || ((AcknowledgeRequest) == DSI_ACKNOWLEDGE_ENABLE))#define IS_DSI_TE_ACK_REQUEST(TEAcknowledgeRequest) (((TEAcknowledgeRequest) == DSI_TE_ACKNOWLEDGE_DISABLE) || ((TEAcknowledgeRequest) == DSI_TE_ACKNOWLEDGE_ENABLE))#define IS_DSI_VS_POLARITY(VSPolarity) (((VSPolarity) == DSI_VSYNC_FALLING) || ((VSPolarity) == DSI_VSYNC_RISING))#define IS_DSI_AUTOMATIC_REFRESH(AutomaticRefresh) (((AutomaticRefresh) == DSI_AR_DISABLE) || ((AutomaticRefresh) == DSI_AR_ENABLE))#define IS_DSI_TE_POLARITY(TEPolarity) (((TEPolarity) == DSI_TE_RISING_EDGE) || ((TEPolarity) == DSI_TE_FALLING_EDGE))#define IS_DSI_TE_SOURCE(TESource) (((TESource) == DSI_TE_DSILINK) || ((TESource) == DSI_TE_EXTERNAL))#define IS_DSI_FBTAA(FrameBTAAcknowledge) (((FrameBTAAcknowledge) == DSI_FBTAA_DISABLE) || ((FrameBTAAcknowledge) == DSI_FBTAA_ENABLE))#define IS_DSI_LP_VSYNC(LPVSYNC) (((LPVSYNC) == DSI_LP_VSYNC_DISABLE) || ((LPVSYNC) == DSI_LP_VSYNC_ENABLE))#define IS_DSI_LP_VBP(LPVBP) (((LPVBP) == DSI_LP_VBP_DISABLE) || ((LPVBP) == DSI_LP_VBP_ENABLE))#define IS_DSI_LP_VFP(LPVFP) (((LPVFP) == DSI_LP_VFP_DISABLE) || ((LPVFP) == DSI_LP_VFP_ENABLE))#define IS_DSI_LP_VACTIVE(LPVActive) (((LPVActive) == DSI_LP_VACT_DISABLE) || ((LPVActive) == DSI_LP_VACT_ENABLE))#define IS_DSI_LP_HBP(LPHBP) (((LPHBP) == DSI_LP_HBP_DISABLE) || ((LPHBP) == DSI_LP_HBP_ENABLE))#define IS_DSI_LP_HFP(LPHFP) (((LPHFP) == DSI_LP_HFP_DISABLE) || ((LPHFP) == DSI_LP_HFP_ENABLE))#define IS_DSI_LP_COMMAND(LPCommand) (((LPCommand) == DSI_LP_COMMAND_DISABLE) || ((LPCommand) == DSI_LP_COMMAND_ENABLE))#define IS_DSI_SHUT_DOWN(ShutDown) (((ShutDown) == DSI_DISPLAY_ON) || ((ShutDown) == DSI_DISPLAY_OFF))#define IS_DSI_COLOR_MODE(ColorMode) (((ColorMode) == DSI_COLOR_MODE_FULL) || ((ColorMode) == DSI_COLOR_MODE_EIGHT))#define IS_DSI_VIDEO_MODE_TYPE(VideoModeType) (((VideoModeType) == DSI_VID_MODE_NB_PULSES) || ((VideoModeType) == DSI_VID_MODE_NB_EVENTS) || ((VideoModeType) == DSI_VID_MODE_BURST))#define IS_DSI_HSYNC_POLARITY(Hsync) (((Hsync) == DSI_HSYNC_ACTIVE_HIGH) || ((Hsync) == DSI_HSYNC_ACTIVE_LOW))#define IS_DSI_VSYNC_POLARITY(Vsync) (((Vsync) == DSI_VSYNC_ACTIVE_HIGH) || ((Vsync) == DSI_VSYNC_ACTIVE_LOW))#define IS_DSI_DE_POLARITY(DataEnable) (((DataEnable) == DSI_DATA_ENABLE_ACTIVE_HIGH) || ((DataEnable) == DSI_DATA_ENABLE_ACTIVE_LOW))#define IS_DSI_LOOSELY_PACKED(LooselyPacked) (((LooselyPacked) == DSI_LOOSELY_PACKED_ENABLE) || ((LooselyPacked) == DSI_LOOSELY_PACKED_DISABLE))#define IS_DSI_COLOR_CODING(ColorCoding) ((ColorCoding) <= 5U)#define IS_DSI_FLOW_CONTROL(FlowControl) (((FlowControl) | DSI_FLOW_CONTROL_ALL) == DSI_FLOW_CONTROL_ALL)#define IS_DSI_NUMBER_OF_LANES(NumberOfLanes) (((NumberOfLanes) == DSI_ONE_DATA_LANE) || ((NumberOfLanes) == DSI_TWO_DATA_LANES))#define IS_DSI_AUTO_CLKLANE_CONTROL(AutoClkLane) (((AutoClkLane) == DSI_AUTO_CLK_LANE_CTRL_DISABLE) || ((AutoClkLane) == DSI_AUTO_CLK_LANE_CTRL_ENABLE))#define IS_DSI_PLL_ODF(ODF) (((ODF) == DSI_PLL_OUT_DIV1) || ((ODF) == DSI_PLL_OUT_DIV2) || ((ODF) == DSI_PLL_OUT_DIV4) || ((ODF) == DSI_PLL_OUT_DIV8))#define IS_DSI_PLL_IDF(IDF) (((IDF) == DSI_PLL_IN_DIV1) || ((IDF) == DSI_PLL_IN_DIV2) || ((IDF) == DSI_PLL_IN_DIV3) || ((IDF) == DSI_PLL_IN_DIV4) || ((IDF) == DSI_PLL_IN_DIV5) || ((IDF) == DSI_PLL_IN_DIV6) || ((IDF) == DSI_PLL_IN_DIV7))#define IS_DSI_PLL_NDIV(NDIV) ((10U <= (NDIV)) && ((NDIV) <= 125U))#define DSI_MAX_RETURN_PKT_SIZE (0x00000037U)#define __HAL_DSI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->WIER & (__INTERRUPT__))#define __HAL_DSI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->WIER &= ~(__INTERRUPT__))#define __HAL_DSI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->WIER |= (__INTERRUPT__))#define __HAL_DSI_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->WIFCR = (__FLAG__))#define __HAL_DSI_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->WISR & (__FLAG__))#define __HAL_DSI_REG_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_REG_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_PLL_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_PLL_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_WRAPPER_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_WRAPPER_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); tmpreg = READ_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); tmpreg = READ_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DSI_STATE_RESET)#define DSI_TCLK_PREPARE 0x00000008U#define DSI_TCLK_ZERO 0x00000007U#define DSI_THS_PREPARE 0x00000006U#define DSI_THS_TRAIL 0x00000005U#define DSI_THS_ZERO 0x00000004U#define DSI_TLPX_DATA 0x00000003U#define DSI_THS_EXIT 0x00000002U#define DSI_TLPX_CLK 0x00000001U#define DSI_TCLK_POST 0x00000000U#define DSI_DATA_LANE1 0x00000002U#define DSI_DATA_LANE0 0x00000001U#define DSI_CLK_LANE 0x00000000U#define DSI_INVERT_HS_SIGNAL 0x00000001U#define DSI_SWAP_LANE_PINS 0x00000000U#define DSI_HS_DELAY 0x00000002U#define DSI_SLEW_RATE_LPTX 0x00000001U#define DSI_SLEW_RATE_HSTX 0x00000000U#define DSI_DATA_LANES 0x00000001U#define DSI_CLOCK_LANE 0x00000000U#define HAL_DSI_ERROR_GEN 0x00000200U#define HAL_DSI_ERROR_OVF 0x00000100U#define HAL_DSI_ERROR_EOT 0x00000080U#define HAL_DSI_ERROR_PSE 0x00000040U#define HAL_DSI_ERROR_CRC 0x00000020U#define HAL_DSI_ERROR_ECC 0x00000010U#define HAL_DSI_ERROR_RX 0x00000008U#define HAL_DSI_ERROR_TX 0x00000004U#define HAL_DSI_ERROR_PHY 0x00000002U#define HAL_DSI_ERROR_ACK 0x00000001U#define HAL_DSI_ERROR_NONE 0U#define DSI_GEN_SHORT_PKT_READ_P2 0x00000024U#define DSI_GEN_SHORT_PKT_READ_P1 0x00000014U#define DSI_GEN_SHORT_PKT_READ_P0 0x00000004U#define DSI_DCS_SHORT_PKT_READ 0x00000006U#define DSI_GEN_LONG_PKT_WRITE 0x00000029U#define DSI_GEN_SHORT_PKT_WRITE_P2 0x00000023U#define DSI_GEN_SHORT_PKT_WRITE_P1 0x00000013U#define DSI_GEN_SHORT_PKT_WRITE_P0 0x00000003U#define DSI_DCS_SHORT_PKT_WRITE_P0 0x00000005U#define DSI_IT_RR DSI_WIER_RRIE#define DSI_IT_PLLU DSI_WIER_PLLUIE#define DSI_IT_PLLL DSI_WIER_PLLLIE#define DSI_IT_ER DSI_WIER_ERIE#define DSI_IT_TE DSI_WIER_TEIE#define DSI_FLAG_RR DSI_WISR_RRIF#define DSI_FLAG_RRS DSI_WISR_RRS#define DSI_FLAG_PLLU DSI_WISR_PLLUIF#define DSI_FLAG_PLLL DSI_WISR_PLLLIF#define DSI_FLAG_PLLLS DSI_WISR_PLLLS#define DSI_FLAG_BUSY DSI_WISR_BUSY#define DSI_FLAG_ER DSI_WISR_ERIF#define DSI_FLAG_TE DSI_WISR_TEIF#define DSI_PLL_OUT_DIV8 0x00000003U#define DSI_PLL_OUT_DIV4 0x00000002U#define DSI_PLL_OUT_DIV2 0x00000001U#define DSI_PLL_IN_DIV7 0x00000007U#define DSI_PLL_IN_DIV6 0x00000006U#define DSI_PLL_IN_DIV4 0x00000004U#define DSI_PLL_IN_DIV3 0x00000003U#define DSI_PLL_IN_DIV2 0x00000002U#define DSI_PLL_IN_DIV1 0x00000001U#define DSI_DATA_ENABLE_ACTIVE_LOW DSI_LPCR_DEP#define DSI_VSYNC_ACTIVE_LOW DSI_LPCR_VSP#define DSI_HSYNC_ACTIVE_LOW DSI_LPCR_HSP#define DSI_LOOSELY_PACKED_DISABLE 0x00000000U#define DSI_LOOSELY_PACKED_ENABLE DSI_LCOLCR_LPE#define DSI_RGB666 0x00000003U#define DSI_RGB565 0x00000000U#define DSI_FLOW_CONTROL_ALL (DSI_FLOW_CONTROL_CRC_RX | DSI_FLOW_CONTROL_ECC_RX | DSI_FLOW_CONTROL_BTA | DSI_FLOW_CONTROL_EOTP_RX | DSI_FLOW_CONTROL_EOTP_TX)#define DSI_FLOW_CONTROL_EOTP_TX DSI_PCR_ETTXE#define DSI_FLOW_CONTROL_EOTP_RX DSI_PCR_ETRXE#define DSI_FLOW_CONTROL_BTA DSI_PCR_BTAE#define DSI_FLOW_CONTROL_ECC_RX DSI_PCR_ECCRXE#define DSI_FLOW_CONTROL_CRC_RX DSI_PCR_CRCRXE#define DSI_ONE_DATA_LANE 0U#define DSI_AUTO_CLK_LANE_CTRL_ENABLE DSI_CLCR_ACR#define DSI_AUTO_CLK_LANE_CTRL_DISABLE 0x00000000U#define DSI_HS_PM_ENABLE DSI_TCCR3_PM#define TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P#define TIM_BREAK2POLARITY_LOW 0x00000000U#define TIM_BREAK2_ENABLE TIM_BDTR_BK2E#define TIM_BREAK2_DISABLE 0x00000000U#define TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP#define TIM_BREAKPOLARITY_LOW 0x00000000U#define TIM_BREAK_DISABLE 0x00000000U#define TIM_BREAK_ENABLE TIM_BDTR_BKE#define TIM_LOCKLEVEL_3 TIM_BDTR_LOCK#define JPEG_SR_IFTF JPEG_SR_IFTF_Msk#define JPEG_SR_IFTF_Msk (0x1UL << JPEG_SR_IFTF_Pos)#define JPEG_SR_IFTF_Pos (1U)#define JPEG_CR_OFF JPEG_CR_OFF_Msk#define JPEG_CR_OFF_Msk (0x1UL << JPEG_CR_OFF_Pos)#define JPEG_CR_OFF_Pos (14U)#define JPEG_CR_IFF JPEG_CR_IFF_Msk#define JPEG_CR_IFF_Msk (0x1UL << JPEG_CR_IFF_Pos)#define JPEG_CR_IFF_Pos (13U)#define JPEG_CR_ODMAEN JPEG_CR_ODMAEN_Msk#define JPEG_CR_ODMAEN_Msk (0x1UL << JPEG_CR_ODMAEN_Pos)#define JPEG_CR_ODMAEN_Pos (12U)#define JPEG_CR_IDMAEN JPEG_CR_IDMAEN_Msk#define JPEG_CR_IDMAEN_Msk (0x1UL << JPEG_CR_IDMAEN_Pos)#define JPEG_CR_IDMAEN_Pos (11U)#define JPEG_CR_HPDIE JPEG_CR_HPDIE_Msk#define JPEG_CR_HPDIE_Msk (0x1UL << JPEG_CR_HPDIE_Pos)#define JPEG_CR_HPDIE_Pos (6U)#define JPEG_CR_EOCIE JPEG_CR_EOCIE_Msk#define JPEG_CR_EOCIE_Msk (0x1UL << JPEG_CR_EOCIE_Pos)#define JPEG_CR_EOCIE_Pos (5U)#define JPEG_CR_OFNEIE JPEG_CR_OFNEIE_Msk#define JPEG_CR_OFNEIE_Msk (0x1UL << JPEG_CR_OFNEIE_Pos)#define JPEG_CR_OFNEIE_Pos (4U)#define JPEG_CR_OFTIE JPEG_CR_OFTIE_Msk#define JPEG_CR_OFTIE_Msk (0x1UL << JPEG_CR_OFTIE_Pos)#define JPEG_CR_OFTIE_Pos (3U)#define JPEG_CR_IFNFIE JPEG_CR_IFNFIE_Msk#define JPEG_CR_IFNFIE_Msk (0x1UL << JPEG_CR_IFNFIE_Pos)#define JPEG_CR_IFNFIE_Pos (2U)#define JPEG_CR_IFTIE JPEG_CR_IFTIE_Msk#define JPEG_CR_IFTIE_Msk (0x1UL << JPEG_CR_IFTIE_Pos)#define JPEG_CR_IFTIE_Pos (1U)#define JPEG_CR_JCEN JPEG_CR_JCEN_Msk#define JPEG_CR_JCEN_Msk (0x1UL << JPEG_CR_JCEN_Pos)#define JPEG_CR_JCEN_Pos (0U)#define JPEG_CONFR7_HSF_3 (0x8UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_2 (0x4UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_1 (0x2UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_0 (0x1UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF JPEG_CONFR7_HSF_Msk#define JPEG_CONFR7_HSF_Msk (0xFUL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_Pos (12U)#define JPEG_CONFR7_VSF_3 (0x8UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_2 (0x4UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_1 (0x2UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_0 (0x1UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF JPEG_CONFR7_VSF_Msk#define JPEG_CONFR7_VSF_Msk (0xFUL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_Pos (8U)#define JPEG_CONFR7_NB_3 (0x8UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_2 (0x4UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_1 (0x2UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_0 (0x1UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB JPEG_CONFR7_NB_Msk#define JPEG_CONFR7_NB_Msk (0xFUL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_Pos (4U)#define JPEG_CONFR7_QT_1 (0x2UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT_0 (0x1UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT JPEG_CONFR7_QT_Msk#define JPEG_CONFR7_QT_Msk (0x3UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT_Pos (2U)#define JPEG_CONFR7_HA JPEG_CONFR7_HA_Msk#define JPEG_CONFR7_HA_Msk (0x1UL << JPEG_CONFR7_HA_Pos)#define JPEG_CONFR7_HA_Pos (1U)#define JPEG_CONFR7_HD JPEG_CONFR7_HD_Msk#define JPEG_CONFR7_HD_Msk (0x1UL << JPEG_CONFR7_HD_Pos)#define JPEG_CONFR7_HD_Pos (0U)#define JPEG_CONFR6_HSF_3 (0x8UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_2 (0x4UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_1 (0x2UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_0 (0x1UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF JPEG_CONFR6_HSF_Msk#define JPEG_CONFR6_HSF_Msk (0xFUL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_Pos (12U)#define JPEG_CONFR6_VSF_3 (0x8UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_2 (0x4UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_1 (0x2UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_0 (0x1UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF JPEG_CONFR6_VSF_Msk#define JPEG_CONFR6_VSF_Msk (0xFUL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_Pos (8U)#define JPEG_CONFR6_NB_3 (0x8UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_2 (0x4UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_1 (0x2UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_0 (0x1UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB JPEG_CONFR6_NB_Msk#define JPEG_CONFR6_NB_Msk (0xFUL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_Pos (4U)#define JPEG_CONFR6_QT_1 (0x2UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT_0 (0x1UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT JPEG_CONFR6_QT_Msk#define JPEG_CONFR6_QT_Msk (0x3UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT_Pos (2U)#define JPEG_CONFR6_HA JPEG_CONFR6_HA_Msk#define JPEG_CONFR6_HA_Msk (0x1UL << JPEG_CONFR6_HA_Pos)#define JPEG_CONFR6_HA_Pos (1U)#define JPEG_CONFR6_HD JPEG_CONFR6_HD_Msk#define JPEG_CONFR6_HD_Msk (0x1UL << JPEG_CONFR6_HD_Pos)#define JPEG_CONFR6_HD_Pos (0U)#define JPEG_CONFR5_HSF_3 (0x8UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_2 (0x4UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_1 (0x2UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_0 (0x1UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF JPEG_CONFR5_HSF_Msk#define JPEG_CONFR5_HSF_Msk (0xFUL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_Pos (12U)#define JPEG_CONFR5_VSF_3 (0x8UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_2 (0x4UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_1 (0x2UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_0 (0x1UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF JPEG_CONFR5_VSF_Msk#define JPEG_CONFR5_VSF_Msk (0xFUL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_Pos (8U)#define JPEG_CONFR5_NB_3 (0x8UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_2 (0x4UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_1 (0x2UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_0 (0x1UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB JPEG_CONFR5_NB_Msk#define JPEG_CONFR5_NB_Msk (0xFUL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_Pos (4U)#define JPEG_CONFR5_QT_1 (0x2UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT_0 (0x1UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT JPEG_CONFR5_QT_Msk#define JPEG_CONFR5_QT_Msk (0x3UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT_Pos (2U)#define JPEG_CONFR5_HA JPEG_CONFR5_HA_Msk#define JPEG_CONFR5_HA_Msk (0x1UL << JPEG_CONFR5_HA_Pos)#define JPEG_CONFR5_HA_Pos (1U)#define JPEG_CONFR5_HD JPEG_CONFR5_HD_Msk#define JPEG_CONFR5_HD_Msk (0x1UL << JPEG_CONFR5_HD_Pos)#define JPEG_CONFR5_HD_Pos (0U)#define JPEG_CONFR4_HSF_3 (0x8UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_2 (0x4UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_1 (0x2UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_0 (0x1UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF JPEG_CONFR4_HSF_Msk#define JPEG_CONFR4_HSF_Msk (0xFUL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_Pos (12U)#define JPEG_CONFR4_VSF_3 (0x8UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_2 (0x4UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_1 (0x2UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_0 (0x1UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF JPEG_CONFR4_VSF_Msk#define JPEG_CONFR4_VSF_Msk (0xFUL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_Pos (8U)#define JPEG_CONFR4_NB_3 (0x8UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_2 (0x4UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_1 (0x2UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_0 (0x1UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB JPEG_CONFR4_NB_Msk#define JPEG_CONFR4_NB_Msk (0xFUL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_Pos (4U)#define JPEG_CONFR4_QT_1 (0x2UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT_0 (0x1UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT JPEG_CONFR4_QT_Msk#define JPEG_CONFR4_QT_Msk (0x3UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT_Pos (2U)#define JPEG_CONFR4_HA JPEG_CONFR4_HA_Msk#define JPEG_CONFR4_HA_Msk (0x1UL << JPEG_CONFR4_HA_Pos)#define JPEG_CONFR4_HA_Pos (1U)#define JPEG_CONFR4_HD JPEG_CONFR4_HD_Msk#define JPEG_CONFR4_HD_Msk (0x1UL << JPEG_CONFR4_HD_Pos)#define JPEG_CONFR4_HD_Pos (0U)#define JPEG_CONFR3_XSIZE JPEG_CONFR3_XSIZE_Msk#define JPEG_CONFR3_XSIZE_Msk (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)#define JPEG_CONFR3_XSIZE_Pos (16U)#define JPEG_CONFR3_NRST JPEG_CONFR3_NRST_Msk#define JPEG_CONFR3_NRST_Msk (0xFFFFUL << JPEG_CONFR3_NRST_Pos)#define JPEG_CONFR3_NRST_Pos (0U)#define JPEG_CONFR2_NMCU JPEG_CONFR2_NMCU_Msk#define JPEG_CONFR2_NMCU_Msk (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)#define JPEG_CONFR2_NMCU_Pos (0U)#define JPEG_CONFR1_YSIZE JPEG_CONFR1_YSIZE_Msk#define JPEG_CONFR1_YSIZE_Msk (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)#define JPEG_CONFR1_YSIZE_Pos (16U)#define JPEG_CONFR1_HDR JPEG_CONFR1_HDR_Msk#define JPEG_CONFR1_HDR_Msk (0x1UL << JPEG_CONFR1_HDR_Pos)#define JPEG_CONFR1_HDR_Pos (8U)#define JPEG_CONFR1_NS_1 (0x2UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS_0 (0x1UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS JPEG_CONFR1_NS_Msk#define JPEG_CONFR1_NS_Msk (0x3UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS_Pos (6U)#define JPEG_CONFR1_COLORSPACE_1 (0x2UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE_0 (0x1UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE JPEG_CONFR1_COLORSPACE_Msk#define JPEG_CONFR1_COLORSPACE_Msk (0x3UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE_Pos (4U)#define JPEG_CONFR1_DE JPEG_CONFR1_DE_Msk#define JPEG_CONFR1_DE_Msk (0x1UL << JPEG_CONFR1_DE_Pos)#define JPEG_CONFR1_DE_Pos (3U)#define JPEG_CONFR1_RE JPEG_CONFR1_RE_Msk#define JPEG_CONFR1_RE_Msk (0x1UL << JPEG_CONFR1_RE_Pos)#define JPEG_CONFR1_RE_Pos (2U)#define JPEG_CONFR1_NF_1 (0x2UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF_0 (0x1UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF JPEG_CONFR1_NF_Msk#define JPEG_CONFR1_NF_Msk (0x3UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF_Pos (0U)#define JPEG_CONFR0_START JPEG_CONFR0_START_Msk#define JPEG_CONFR0_START_Msk (0x1UL << JPEG_CONFR0_START_Pos)#define JPEG_CONFR0_START_Pos (0U)#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk#define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)#define USB_OTG_PCGCCTL_GATECLK_Pos (1U)#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk#define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)#define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk#define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)#define USB_OTG_DOEPINT_STPKTRX_Pos (15U)#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)#define USB_OTG_DOEPINT_NYET_Pos (14U)#define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk#define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos)#define USB_OTG_DOEPINT_NAK_Pos (13U)#define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk#define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)#define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)#define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk#define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)#define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)#define USB_OTG_DOEPINT_STUP_Pos (3U)#define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk#define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)#define USB_OTG_DOEPINT_AHBERR_Pos (2U)#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)#define USB_OTG_DOEPINT_EPDISD_Pos (1U)#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)#define USB_OTG_DOEPINT_XFRC_Pos (0U)#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)#define USB_OTG_DOEPCTL_EPENA_Pos (31U)#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)#define USB_OTG_DOEPCTL_SNAK_Pos (27U)#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)#define USB_OTG_DOEPCTL_CNAK_Pos (26U)#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)#define USB_OTG_DOEPCTL_STALL_Pos (21U)#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)#define USB_OTG_DOEPCTL_SNPM_Pos (20U)#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)#define USB_OTG_HCDMA_DMAADDR_Pos (0U)#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID_Pos (29U)#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)#define USB_OTG_HCTSIZ_DOPING_Pos (31U)#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)#define USB_OTG_HCINTMSK_NYET_Pos (6U)#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)#define USB_OTG_HCINTMSK_ACKM_Pos (5U)#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)#define USB_OTG_HCINTMSK_NAKM_Pos (4U)#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)#define USB_OTG_HCINTMSK_STALLM_Pos (3U)#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)#define USB_OTG_HCINTMSK_CHHM_Pos (1U)#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)#define USB_OTG_DIEPINT_NAK_Pos (13U)#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)#define USB_OTG_DIEPINT_BERR_Pos (12U)#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)#define USB_OTG_DIEPINT_BNA_Pos (9U)#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)#define USB_OTG_DIEPINT_TXFE_Pos (7U)#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)#define USB_OTG_DIEPINT_INEPNE_Pos (6U)#define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk#define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)#define USB_OTG_DIEPINT_INEPNM_Pos (5U)#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)#define USB_OTG_DIEPINT_TOC_Pos (3U)#define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk#define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)#define USB_OTG_DIEPINT_AHBERR_Pos (2U)#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)#define USB_OTG_DIEPINT_EPDISD_Pos (1U)#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)#define USB_OTG_DIEPINT_XFRC_Pos (0U)#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)#define USB_OTG_HCINT_DTERR_Pos (10U)#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)#define USB_OTG_HCINT_FRMOR_Pos (9U)#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)#define USB_OTG_HCINT_BBERR_Pos (8U)#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)#define USB_OTG_HCINT_TXERR_Pos (7U)#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)#define USB_OTG_HCINT_NYET_Pos (6U)#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)#define USB_OTG_HCINT_ACK_Pos (5U)#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)#define USB_OTG_HCINT_NAK_Pos (4U)#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)#define USB_OTG_HCINT_STALL_Pos (3U)#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)#define USB_OTG_HCINT_AHBERR_Pos (2U)#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)#define USB_OTG_HCINT_CHH_Pos (1U)#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)#define USB_OTG_HCINT_XFRC_Pos (0U)#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)#define USB_OTG_HCCHAR_CHENA_Pos (31U)#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)#define USB_OTG_HCCHAR_CHDIS_Pos (30U)#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_Pos (22U)#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC_Pos (20U)#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP_Pos (18U)#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)#define USB_OTG_HCCHAR_LSDEV_Pos (17U)#define RCC_BDCR_LSEDRV_Pos (3U)#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)#define RCC_BDCR_LSEBYP_Pos (2U)#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)#define RCC_BDCR_LSERDY_Pos (1U)#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)#define RCC_BDCR_LSEON_Pos (0U)#define RCC_APB2LPENR_MDIOLPEN RCC_APB2LPENR_MDIOLPEN_Msk#define RCC_APB2LPENR_MDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)#define RCC_APB2LPENR_MDIOLPEN_Pos (30U)#define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk#define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)#define RCC_APB2LPENR_DFSDM1LPEN_Pos (29U)#define RCC_APB2LPENR_DSILPEN RCC_APB2LPENR_DSILPEN_Msk#define RCC_APB2LPENR_DSILPEN_Msk (0x1UL << RCC_APB2LPENR_DSILPEN_Pos)#define RCC_APB2LPENR_DSILPEN_Pos (27U)#define RCC_APB2LPENR_LTDCLPEN RCC_APB2LPENR_LTDCLPEN_Msk#define RCC_APB2LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)#define RCC_APB2LPENR_LTDCLPEN_Pos (26U)#define RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk#define RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)#define RCC_APB2LPENR_SAI2LPEN_Pos (23U)#define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk#define RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)#define RCC_APB2LPENR_SAI1LPEN_Pos (22U)#define RCC_APB2LPENR_SPI6LPEN RCC_APB2LPENR_SPI6LPEN_Msk#define RCC_APB2LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)#define RCC_APB2LPENR_SPI6LPEN_Pos (21U)#define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk#define RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)#define RCC_APB2LPENR_SPI5LPEN_Pos (20U)#define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk#define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)#define RCC_APB2LPENR_TIM11LPEN_Pos (18U)#define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk#define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)#define RCC_APB2LPENR_TIM10LPEN_Pos (17U)#define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk#define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)#define RCC_APB2LPENR_TIM9LPEN_Pos (16U)#define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk#define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)#define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)#define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk#define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)#define RCC_APB2LPENR_SPI4LPEN_Pos (13U)#define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk#define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)#define RCC_APB2LPENR_SPI1LPEN_Pos (12U)#define RCC_APB2LPENR_SDMMC1LPEN RCC_APB2LPENR_SDMMC1LPEN_Msk#define RCC_APB2LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)#define RCC_APB2LPENR_SDMMC1LPEN_Pos (11U)#define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk#define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)#define RCC_APB2LPENR_ADC3LPEN_Pos (10U)#define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk#define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)#define RCC_APB2LPENR_ADC2LPEN_Pos (9U)#define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk#define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)#define RCC_APB2LPENR_ADC1LPEN_Pos (8U)#define RCC_APB2LPENR_SDMMC2LPEN RCC_APB2LPENR_SDMMC2LPEN_Msk#define RCC_APB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)#define RCC_APB2LPENR_SDMMC2LPEN_Pos (7U)#define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk#define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)#define RCC_APB2LPENR_USART6LPEN_Pos (5U)#define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk#define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)#define RCC_APB2LPENR_USART1LPEN_Pos (4U)#define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk#define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)#define RCC_APB2LPENR_TIM8LPEN_Pos (1U)#define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk#define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)#define RCC_APB2LPENR_TIM1LPEN_Pos (0U)#define RCC_APB1LPENR_UART8LPEN RCC_APB1LPENR_UART8LPEN_Msk#define RCC_APB1LPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)#define RCC_APB1LPENR_UART8LPEN_Pos (31U)#define RCC_APB1LPENR_UART7LPEN RCC_APB1LPENR_UART7LPEN_Msk#define RCC_APB1LPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)#define RCC_APB1LPENR_UART7LPEN_Pos (30U)#define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk#define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)#define RCC_APB1LPENR_DACLPEN_Pos (29U)#define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk#define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)#define RCC_APB1LPENR_PWRLPEN_Pos (28U)#define RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk#define RCC_APB1LPENR_CECLPEN_Msk (0x1UL << RCC_APB1LPENR_CECLPEN_Pos)#define RCC_APB1LPENR_CECLPEN_Pos (27U)#define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk#define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)#define RCC_APB1LPENR_CAN2LPEN_Pos (26U)#define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk#define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)#define RCC_APB1LPENR_CAN1LPEN_Pos (25U)#define RCC_APB1LPENR_I2C4LPEN RCC_APB1LPENR_I2C4LPEN_Msk#define RCC_APB1LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)#define RCC_APB1LPENR_I2C4LPEN_Pos (24U)#define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk#define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)#define RCC_APB1LPENR_I2C3LPEN_Pos (23U)#define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk#define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)#define RCC_APB1LPENR_I2C2LPEN_Pos (22U)#define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk#define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)#define RCC_APB1LPENR_I2C1LPEN_Pos (21U)#define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk#define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)#define RCC_APB1LPENR_UART5LPEN_Pos (20U)#define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk#define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)#define RCC_APB1LPENR_UART4LPEN_Pos (19U)#define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk#define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)#define RCC_APB1LPENR_USART3LPEN_Pos (18U)#define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk#define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)#define RCC_APB1LPENR_USART2LPEN_Pos (17U)#define RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk#define RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)#define RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U)#define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk#define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)#define RCC_APB1LPENR_SPI3LPEN_Pos (15U)#define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk#define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)#define RCC_APB1LPENR_SPI2LPEN_Pos (14U)#define RCC_APB1LPENR_CAN3LPEN RCC_APB1LPENR_CAN3LPEN_Msk#define RCC_APB1LPENR_CAN3LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)#define RCC_APB1LPENR_CAN3LPEN_Pos (13U)#define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk#define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)#define RCC_APB1LPENR_WWDGLPEN_Pos (11U)#define RCC_APB1LPENR_RTCLPEN RCC_APB1LPENR_RTCLPEN_Msk#define RCC_APB1LPENR_RTCLPEN_Msk (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)#define RCC_APB1LPENR_RTCLPEN_Pos (10U)#define RCC_APB1LPENR_LPTIM1LPEN RCC_APB1LPENR_LPTIM1LPEN_Msk#define RCC_APB1LPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)#define RCC_APB1LPENR_LPTIM1LPEN_Pos (9U)#define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk#define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)#define RCC_APB1LPENR_TIM14LPEN_Pos (8U)#define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk#define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)#define RCC_APB1LPENR_TIM13LPEN_Pos (7U)#define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk#define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)#define RCC_APB1LPENR_TIM12LPEN_Pos (6U)#define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk#define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)#define RCC_APB1LPENR_TIM7LPEN_Pos (5U)#define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk#define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)#define RCC_APB1LPENR_TIM6LPEN_Pos (4U)#define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk#define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)#define RCC_APB1LPENR_TIM5LPEN_Pos (3U)#define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk#define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)#define RCC_APB1LPENR_TIM4LPEN_Pos (2U)#define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk#define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)#define RCC_APB1LPENR_TIM3LPEN_Pos (1U)#define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk#define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)#define RCC_APB1LPENR_TIM2LPEN_Pos (0U)#define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk#define RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)#define RCC_AHB3LPENR_QSPILPEN_Pos (1U)#define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk#define RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)#define RCC_AHB3LPENR_FMCLPEN_Pos (0U)#define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk#define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)#define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)#define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk#define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)#define RCC_AHB2LPENR_RNGLPEN_Pos (6U)#define RCC_AHB2LPENR_JPEGLPEN RCC_AHB2LPENR_JPEGLPEN_Msk#define RCC_AHB2LPENR_JPEGLPEN_Msk (0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)#define RCC_AHB2LPENR_JPEGLPEN_Pos (1U)#define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk#define RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)#define RCC_AHB2LPENR_DCMILPEN_Pos (0U)#define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)#define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk#define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)#define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)#define RCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U)#define RCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U)#define RCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U)#define RCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk#define RCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)#define RCC_AHB1LPENR_ETHMACLPEN_Pos (25U)#define RCC_AHB1LPENR_DMA2DLPEN RCC_AHB1LPENR_DMA2DLPEN_Msk#define RCC_AHB1LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)#define RCC_AHB1LPENR_DMA2DLPEN_Pos (23U)#define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk#define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)#define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)#define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk#define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)#define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)#define RCC_AHB1LPENR_DTCMLPEN RCC_AHB1LPENR_DTCMLPEN_Msk#define RCC_AHB1LPENR_DTCMLPEN_Msk (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)#define RCC_AHB1LPENR_DTCMLPEN_Pos (20U)#define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)#define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk#define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)#define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)#define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk#define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)#define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)#define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk#define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)#define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)#define RCC_AHB1LPENR_AXILPEN RCC_AHB1LPENR_AXILPEN_Msk#define RCC_AHB1LPENR_AXILPEN_Msk (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)#define RCC_AHB1LPENR_AXILPEN_Pos (13U)#define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk#define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)#define RCC_AHB1LPENR_CRCLPEN_Pos (12U)#define RCC_AHB1LPENR_GPIOKLPEN RCC_AHB1LPENR_GPIOKLPEN_Msk#define RCC_AHB1LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)#define RCC_AHB1LPENR_GPIOKLPEN_Pos (10U)#define RCC_AHB1LPENR_GPIOJLPEN RCC_AHB1LPENR_GPIOJLPEN_Msk#define RCC_AHB1LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)#define RCC_AHB1LPENR_GPIOJLPEN_Pos (9U)#define RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk#define RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)#define RCC_AHB1LPENR_GPIOILPEN_Pos (8U)#define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk#define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)#define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)#define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk#define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)#define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)#define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk#define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)#define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)#define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk#define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)#define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)#define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk#define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)#define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)#define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk#define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)#define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)#define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk#define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)#define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)#define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk#define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)#define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)#define RCC_APB2ENR_MDIOEN RCC_APB2ENR_MDIOEN_Msk#define RCC_APB2ENR_MDIOEN_Msk (0x1UL << RCC_APB2ENR_MDIOEN_Pos)#define RCC_APB2ENR_MDIOEN_Pos (30U)#define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk#define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)#define RCC_APB2ENR_DFSDM1EN_Pos (29U)#define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk#define RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos)#define RCC_APB2ENR_SAI2EN_Pos (23U)#define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk#define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)#define RCC_APB2ENR_SAI1EN_Pos (22U)#define RCC_APB2ENR_SPI6EN RCC_APB2ENR_SPI6EN_Msk#define RCC_APB2ENR_SPI6EN_Msk (0x1UL << RCC_APB2ENR_SPI6EN_Pos)#define RCC_APB2ENR_SPI6EN_Pos (21U)#define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk#define RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos)#define RCC_APB2ENR_SPI5EN_Pos (20U)#define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk#define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos)#define RCC_APB2ENR_TIM11EN_Pos (18U)#define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk#define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos)#define RCC_APB2ENR_TIM10EN_Pos (17U)#define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk#define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos)#define RCC_APB2ENR_TIM9EN_Pos (16U)#define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk#define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos)#define RCC_APB2ENR_SPI4EN_Pos (13U)#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)#define RCC_APB2ENR_SPI1EN_Pos (12U)#define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk#define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos)#define RCC_APB2ENR_ADC2EN_Pos (9U)#define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk#define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos)#define RCC_APB2ENR_ADC1EN_Pos (8U)#define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk#define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos)#define RCC_APB2ENR_USART6EN_Pos (5U)#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)#define RCC_APB2ENR_TIM8EN_Pos (1U)#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)#define RCC_APB2ENR_TIM1EN_Pos (0U)#define RCC_APB1ENR_UART8EN RCC_APB1ENR_UART8EN_Msk#define RCC_APB1ENR_UART8EN_Msk (0x1UL << RCC_APB1ENR_UART8EN_Pos)#define RCC_APB1ENR_UART8EN_Pos (31U)#define RCC_APB1ENR_UART7EN RCC_APB1ENR_UART7EN_Msk#define RCC_APB1ENR_UART7EN_Msk (0x1UL << RCC_APB1ENR_UART7EN_Pos)#define RCC_APB1ENR_UART7EN_Pos (30U)#define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk#define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos)#define RCC_APB1ENR_DACEN_Pos (29U)#define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk#define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)#define RCC_APB1ENR_PWREN_Pos (28U)#define RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk#define RCC_APB1ENR_CECEN_Msk (0x1UL << RCC_APB1ENR_CECEN_Pos)#define RCC_APB1ENR_CECEN_Pos (27U)#define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk#define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos)#define RCC_APB1ENR_CAN2EN_Pos (26U)#define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk#define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos)#define RCC_APB1ENR_CAN1EN_Pos (25U)#define RCC_APB1ENR_I2C4EN RCC_APB1ENR_I2C4EN_Msk#define RCC_APB1ENR_I2C4EN_Msk (0x1UL << RCC_APB1ENR_I2C4EN_Pos)#define RCC_APB1ENR_I2C4EN_Pos (24U)#define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk#define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos)#define RCC_APB1ENR_I2C3EN_Pos (23U)#define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk#define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)#define RCC_APB1ENR_I2C2EN_Pos (22U)#define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk#define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos)#define RCC_APB1ENR_UART5EN_Pos (20U)#define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk#define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos)#define RCC_APB1ENR_UART4EN_Pos (19U)#define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk#define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)#define RCC_APB1ENR_USART3EN_Pos (18U)#define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk#define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)#define RCC_APB1ENR_USART2EN_Pos (17U)#define RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk#define RCC_APB1ENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)#define RCC_APB1ENR_SPDIFRXEN_Pos (16U)#define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk#define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos)#define RCC_APB1ENR_SPI3EN_Pos (15U)#define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk#define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)#define RCC_APB1ENR_SPI2EN_Pos (14U)#define RCC_APB1ENR_CAN3EN RCC_APB1ENR_CAN3EN_Msk#define RCC_APB1ENR_CAN3EN_Msk (0x1UL << RCC_APB1ENR_CAN3EN_Pos)#define RCC_APB1ENR_CAN3EN_Pos (13U)#define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk#define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)#define RCC_APB1ENR_WWDGEN_Pos (11U)#define RCC_APB1ENR_RTCEN RCC_APB1ENR_RTCEN_Msk#define RCC_APB1ENR_RTCEN_Msk (0x1UL << RCC_APB1ENR_RTCEN_Pos)#define RCC_APB1ENR_RTCEN_Pos (10U)#define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk#define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)#define RCC_APB1ENR_LPTIM1EN_Pos (9U)#define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk#define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos)#define RCC_APB1ENR_TIM14EN_Pos (8U)#define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk#define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos)#define RCC_APB1ENR_TIM13EN_Pos (7U)#define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk#define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos)#define RCC_APB1ENR_TIM12EN_Pos (6U)#define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk#define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos)#define RCC_APB1ENR_TIM7EN_Pos (5U)#define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk#define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos)#define RCC_APB1ENR_TIM6EN_Pos (4U)#define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk#define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos)#define RCC_APB1ENR_TIM5EN_Pos (3U)#define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk#define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos)#define RCC_APB1ENR_TIM4EN_Pos (2U)#define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk#define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)#define RCC_APB1ENR_TIM3EN_Pos (1U)#define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk#define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)#define RCC_APB1ENR_TIM2EN_Pos (0U)#define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk#define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)#define RCC_AHB3ENR_QSPIEN_Pos (1U)#define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk#define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)#define RCC_AHB2ENR_OTGFSEN_Pos (7U)#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)#define RCC_AHB2ENR_RNGEN_Pos (6U)#define RCC_AHB2ENR_JPEGEN RCC_AHB2ENR_JPEGEN_Msk#define RCC_AHB2ENR_JPEGEN_Msk (0x1UL << RCC_AHB2ENR_JPEGEN_Pos)#define RCC_AHB2ENR_JPEGEN_Pos (1U)#define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk#define RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)#define RCC_AHB2ENR_DCMIEN_Pos (0U)#define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk#define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)#define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)#define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk#define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)#define RCC_AHB1ENR_OTGHSEN_Pos (29U)#define RCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk#define RCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)#define RCC_AHB1ENR_ETHMACPTPEN_Pos (28U)#define RCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk#define RCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)#define RCC_AHB1ENR_ETHMACRXEN_Pos (27U)#define RCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk#define RCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)#define RCC_AHB1ENR_ETHMACTXEN_Pos (26U)#define RCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk#define RCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)#define RCC_AHB1ENR_ETHMACEN_Pos (25U)#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)#define RCC_AHB1ENR_DMA1EN_Pos (21U)#define RCC_AHB1ENR_DTCMRAMEN RCC_AHB1ENR_DTCMRAMEN_Msk#define RCC_AHB1ENR_DTCMRAMEN_Msk (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)#define RCC_AHB1ENR_DTCMRAMEN_Pos (20U)#define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk#define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)#define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)#define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk#define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)#define RCC_AHB1ENR_CRCEN_Pos (12U)#define RCC_APB2RSTR_MDIORST RCC_APB2RSTR_MDIORST_Msk#define RCC_APB2RSTR_MDIORST_Msk (0x1UL << RCC_APB2RSTR_MDIORST_Pos)#define RCC_APB2RSTR_MDIORST_Pos (30U)#define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk#define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)#define RCC_APB2RSTR_DFSDM1RST_Pos (29U)#define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk#define RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)#define RCC_APB2RSTR_SAI2RST_Pos (23U)#define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk#define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)#define RCC_APB2RSTR_SAI1RST_Pos (22U)#define RCC_APB2RSTR_SPI6RST RCC_APB2RSTR_SPI6RST_Msk#define RCC_APB2RSTR_SPI6RST_Msk (0x1UL << RCC_APB2RSTR_SPI6RST_Pos)#define RCC_APB2RSTR_SPI6RST_Pos (21U)#define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk#define RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)#define RCC_APB2RSTR_SPI5RST_Pos (20U)#define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk#define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)#define RCC_APB2RSTR_TIM11RST_Pos (18U)#define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk#define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)#define RCC_APB2RSTR_TIM10RST_Pos (17U)#define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk#define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)#define RCC_APB2RSTR_TIM9RST_Pos (16U)#define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)#define RCC_APB2RSTR_SYSCFGRST_Pos (14U)#define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk#define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)#define RCC_APB2RSTR_SPI4RST_Pos (13U)#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)#define RCC_APB2RSTR_SPI1RST_Pos (12U)#define RCC_APB2RSTR_SDMMC1RST RCC_APB2RSTR_SDMMC1RST_Msk#define RCC_APB2RSTR_SDMMC1RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)#define RCC_APB2RSTR_SDMMC1RST_Pos (11U)#define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk#define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos)#define RCC_APB2RSTR_ADCRST_Pos (8U)#define RCC_APB2RSTR_SDMMC2RST RCC_APB2RSTR_SDMMC2RST_Msk#define RCC_APB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)#define IWDG_SR_WVU_Pos (2U)#define IWDG_SR_RVU IWDG_SR_RVU_Msk#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)#define IWDG_SR_RVU_Pos (1U)#define IWDG_SR_PVU IWDG_SR_PVU_Msk#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)#define IWDG_SR_PVU_Pos (0U)#define IWDG_RLR_RL IWDG_RLR_RL_Msk#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)#define IWDG_RLR_RL_Pos (0U)#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR IWDG_PR_PR_Msk#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_Pos (0U)#define IWDG_KR_KEY IWDG_KR_KEY_Msk#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)#define IWDG_KR_KEY_Pos (0U)#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)#define I2C_TXDR_TXDATA_Pos (0U)#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)#define I2C_RXDR_RXDATA_Pos (0U)#define I2C_PECR_PEC I2C_PECR_PEC_Msk#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)#define I2C_PECR_PEC_Pos (0U)#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)#define I2C_ICR_ALERTCF_Pos (13U)#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)#define I2C_ICR_TIMOUTCF_Pos (12U)#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)#define I2C_ICR_PECCF_Pos (11U)#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)#define I2C_ICR_OVRCF_Pos (10U)#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)#define I2C_ICR_ARLOCF_Pos (9U)#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)#define I2C_ICR_BERRCF_Pos (8U)#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)#define I2C_ICR_STOPCF_Pos (5U)#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)#define I2C_ICR_NACKCF_Pos (4U)#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)#define I2C_ICR_ADDRCF_Pos (3U)#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)#define I2C_ISR_ADDCODE_Pos (17U)#define I2C_ISR_DIR I2C_ISR_DIR_Msk#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)#define I2C_ISR_DIR_Pos (16U)#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)#define I2C_ISR_BUSY_Pos (15U)#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)#define I2C_ISR_ALERT_Pos (13U)#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)#define I2C_ISR_TIMEOUT_Pos (12U)#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)#define I2C_ISR_PECERR_Pos (11U)#define I2C_ISR_OVR I2C_ISR_OVR_Msk#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)#define I2C_ISR_OVR_Pos (10U)#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)#define I2C_ISR_ARLO_Pos (9U)#define I2C_ISR_BERR I2C_ISR_BERR_Msk#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)#define I2C_ISR_BERR_Pos (8U)#define I2C_ISR_TCR I2C_ISR_TCR_Msk#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)#define I2C_ISR_TCR_Pos (7U)#define I2C_ISR_TC I2C_ISR_TC_Msk#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)#define I2C_ISR_TC_Pos (6U)#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)#define I2C_ISR_STOPF_Pos (5U)#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)#define I2C_ISR_NACKF_Pos (4U)#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)#define I2C_ISR_ADDR_Pos (3U)#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)#define I2C_ISR_RXNE_Pos (2U)#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)#define I2C_ISR_TXIS_Pos (1U)#define I2C_ISR_TXE I2C_ISR_TXE_Msk#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)#define I2C_ISR_TXE_Pos (0U)#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)#define I2C_TIMEOUTR_TEXTEN_Pos (31U)#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)#define I2C_TIMEOUTR_TIDLE_Pos (12U)#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)#define I2C_TIMINGR_PRESC_Pos (28U)#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)#define I2C_TIMINGR_SCLDEL_Pos (20U)#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)#define I2C_TIMINGR_SDADEL_Pos (16U)#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)#define I2C_TIMINGR_SCLH_Pos (8U)#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)#define I2C_TIMINGR_SCLL_Pos (0U)#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)#define I2C_OAR2_OA2EN_Pos (15U)#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)#define I2C_OAR2_OA2MASK07_Pos (8U)#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)#define I2C_OAR2_OA2MASK06_Pos (9U)#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)#define I2C_OAR2_OA2MASK05_Pos (8U)#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)#define I2C_OAR2_OA2MASK04_Pos (10U)#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)#define I2C_OAR2_OA2MASK03_Pos (8U)#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)#define I2C_OAR2_OA2MASK02_Pos (9U)#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)#define I2C_OAR2_OA2MASK01_Pos (8U)#define I2C_OAR2_OA2NOMASK 0x00000000U#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)#define I2C_OAR2_OA2MSK_Pos (8U)#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)#define I2C_OAR2_OA2_Pos (1U)#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)#define I2C_OAR1_OA1EN_Pos (15U)#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)#define I2C_OAR1_OA1MODE_Pos (10U)#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)#define I2C_OAR1_OA1_Pos (0U)#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)#define I2C_CR2_PECBYTE_Pos (26U)#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)#define I2C_CR2_AUTOEND_Pos (25U)#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)#define I2C_CR2_RELOAD_Pos (24U)#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)#define I2C_CR2_NBYTES_Pos (16U)#define I2C_CR2_NACK I2C_CR2_NACK_Msk#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)#define I2C_CR2_NACK_Pos (15U)#define I2C_CR2_STOP I2C_CR2_STOP_Msk#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)#define I2C_CR2_STOP_Pos (14U)#define I2C_CR2_START I2C_CR2_START_Msk#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)#define I2C_CR2_START_Pos (13U)#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)#define I2C_CR2_HEAD10R_Pos (12U)#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)#define I2C_CR2_ADD10_Pos (11U)#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)#define I2C_CR2_RD_WRN_Pos (10U)#define I2C_CR2_SADD I2C_CR2_SADD_Msk#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)#define I2C_CR2_SADD_Pos (0U)#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)#define I2C_CR1_PECEN_Pos (23U)#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)#define I2C_CR1_ALERTEN_Pos (22U)#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)#define I2C_CR1_SMBDEN_Pos (21U)#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)#define I2C_CR1_SMBHEN_Pos (20U)#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)#define I2C_CR1_GCEN_Pos (19U)#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)#define I2C_CR1_NOSTRETCH_Pos (17U)#define I2C_CR1_SBC I2C_CR1_SBC_Msk#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)#define I2C_CR1_SBC_Pos (16U)#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)#define I2C_CR1_RXDMAEN_Pos (15U)#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)#define I2C_CR1_TXDMAEN_Pos (14U)#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)#define I2C_CR1_ANFOFF_Pos (12U)#define I2C_CR1_DNF I2C_CR1_DNF_Msk#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)#define I2C_CR1_DNF_Pos (8U)#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)#define I2C_CR1_ERRIE_Pos (7U)#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)#define I2C_CR1_TCIE_Pos (6U)#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)#define I2C_CR1_STOPIE_Pos (5U)#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)#define I2C_CR1_NACKIE_Pos (4U)#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)#define I2C_CR1_ADDRIE_Pos (3U)#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)#define I2C_CR1_RXIE_Pos (2U)#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)#define I2C_CR1_TXIE_Pos (1U)#define I2C_CR1_PE I2C_CR1_PE_Msk#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)#define I2C_CR1_PE_Pos (0U)#define GPIO_AFRH_AFRH7_3 (0x8UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_2 (0x4UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_1 (0x2UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_0 (0x1UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFRH7_Msk#define GPIO_AFRH_AFRH7_Msk (0xFUL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_Pos (28U)#define GPIO_AFRH_AFRH6_3 (0x8UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_2 (0x4UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_1 (0x2UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_0 (0x1UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFRH6_Msk#define GPIO_AFRH_AFRH6_Msk (0xFUL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_Pos (24U)#define GPIO_AFRH_AFRH5_3 (0x8UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_2 (0x4UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_1 (0x2UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_0 (0x1UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFRH5_Msk#define GPIO_AFRH_AFRH5_Msk (0xFUL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_Pos (20U)#define GPIO_AFRH_AFRH4_3 (0x8UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_2 (0x4UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_1 (0x2UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_0 (0x1UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFRH4_Msk#define GPIO_AFRH_AFRH4_Msk (0xFUL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_Pos (16U)#define GPIO_AFRH_AFRH3_3 (0x8UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_2 (0x4UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_1 (0x2UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_0 (0x1UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFRH3_Msk#define GPIO_AFRH_AFRH3_Msk (0xFUL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_Pos (12U)#define GPIO_AFRH_AFRH2_3 (0x8UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_2 (0x4UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_1 (0x2UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_0 (0x1UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFRH2_Msk#define GPIO_AFRH_AFRH2_Msk (0xFUL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_Pos (8U)#define GPIO_AFRH_AFRH1_3 (0x8UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_2 (0x4UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_1 (0x2UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_0 (0x1UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFRH1_Msk#define GPIO_AFRH_AFRH1_Msk (0xFUL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_Pos (4U)#define GPIO_AFRH_AFRH0_3 (0x8UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_2 (0x4UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_1 (0x2UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_0 (0x1UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFRH0_Msk#define GPIO_AFRH_AFRH0_Msk (0xFUL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_Pos (0U)#define GPIO_AFRL_AFRL7_3 (0x8UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_2 (0x4UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_1 (0x2UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_0 (0x1UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFRL7_Msk#define GPIO_AFRL_AFRL7_Msk (0xFUL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_Pos (28U)#define GPIO_AFRL_AFRL6_3 (0x8UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_2 (0x4UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_1 (0x2UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_0 (0x1UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFRL6_Msk#define GPIO_AFRL_AFRL6_Msk (0xFUL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_Pos (24U)#define GPIO_AFRL_AFRL5_3 (0x8UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_2 (0x4UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_1 (0x2UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_0 (0x1UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFRL5_Msk#define GPIO_AFRL_AFRL5_Msk (0xFUL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_Pos (20U)#define GPIO_AFRL_AFRL4_3 (0x8UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_2 (0x4UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_1 (0x2UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_0 (0x1UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFRL4_Msk#define GPIO_AFRL_AFRL4_Msk (0xFUL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_Pos (16U)#define GPIO_AFRL_AFRL3_3 (0x8UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_2 (0x4UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_1 (0x2UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_0 (0x1UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFRL3_Msk#define GPIO_AFRL_AFRL3_Msk (0xFUL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_Pos (12U)#define GPIO_AFRL_AFRL2_3 (0x8UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_2 (0x4UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_1 (0x2UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_0 (0x1UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFRL2_Msk#define GPIO_AFRL_AFRL2_Msk (0xFUL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_Pos (8U)#define GPIO_AFRL_AFRL1_3 (0x8UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_2 (0x4UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_1 (0x2UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_0 (0x1UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFRL1_Msk#define GPIO_AFRL_AFRL1_Msk (0xFUL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_Pos (4U)#define GPIO_AFRL_AFRL0_3 (0x8UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_2 (0x4UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_1 (0x2UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_0 (0x1UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFRL0_Msk#define GPIO_AFRL_AFRL0_Msk (0xFUL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_Pos (0U)#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)#define GPIO_LCKR_LCKK_Pos (16U)#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)#define GPIO_LCKR_LCK15_Pos (15U)#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)#define GPIO_LCKR_LCK14_Pos (14U)#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)#define GPIO_LCKR_LCK13_Pos (13U)#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)#define GPIO_LCKR_LCK12_Pos (12U)#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)#define GPIO_LCKR_LCK11_Pos (11U)#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)#define GPIO_LCKR_LCK10_Pos (10U)#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)#define GPIO_LCKR_LCK9_Pos (9U)#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)#define GPIO_LCKR_LCK8_Pos (8U)#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)#define GPIO_LCKR_LCK7_Pos (7U)#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)#define GPIO_LCKR_LCK6_Pos (6U)#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)#define GPIO_LCKR_LCK5_Pos (5U)#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)#define GPIO_LCKR_LCK4_Pos (4U)#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)#define GPIO_LCKR_LCK3_Pos (3U)#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)#define GPIO_LCKR_LCK2_Pos (2U)#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)#define GPIO_LCKR_LCK1_Pos (1U)#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)#define GPIO_LCKR_LCK0_Pos (0U)#define GPIO_BSRR_BR_15 GPIO_BSRR_BR15#define GPIO_BSRR_BR_14 GPIO_BSRR_BR14#define GPIO_BSRR_BR_13 GPIO_BSRR_BR13#define GPIO_BSRR_BR_12 GPIO_BSRR_BR12#define GPIO_BSRR_BR_11 GPIO_BSRR_BR11#define GPIO_BSRR_BR_10 GPIO_BSRR_BR10#define GPIO_BSRR_BR_9 GPIO_BSRR_BR9#define GPIO_BSRR_BR_8 GPIO_BSRR_BR8#define GPIO_BSRR_BR_7 GPIO_BSRR_BR7#define GPIO_BSRR_BR_6 GPIO_BSRR_BR6#define GPIO_BSRR_BR_5 GPIO_BSRR_BR5#define GPIO_BSRR_BR_4 GPIO_BSRR_BR4#define GPIO_BSRR_BR_3 GPIO_BSRR_BR3#define GPIO_BSRR_BR_2 GPIO_BSRR_BR2#define GPIO_BSRR_BR_1 GPIO_BSRR_BR1#define GPIO_BSRR_BR_0 GPIO_BSRR_BR0#define GPIO_BSRR_BS_15 GPIO_BSRR_BS15#define GPIO_BSRR_BS_14 GPIO_BSRR_BS14#define GPIO_BSRR_BS_13 GPIO_BSRR_BS13#define GPIO_BSRR_BS_12 GPIO_BSRR_BS12#define GPIO_BSRR_BS_11 GPIO_BSRR_BS11#define GPIO_BSRR_BS_10 GPIO_BSRR_BS10#define GPIO_BSRR_BS_9 GPIO_BSRR_BS9#define GPIO_BSRR_BS_8 GPIO_BSRR_BS8#define GPIO_BSRR_BS_7 GPIO_BSRR_BS7#define GPIO_BSRR_BS_6 GPIO_BSRR_BS6#define GPIO_BSRR_BS_5 GPIO_BSRR_BS5#define GPIO_BSRR_BS_4 GPIO_BSRR_BS4#define GPIO_BSRR_BS_3 GPIO_BSRR_BS3#define GPIO_BSRR_BS_2 GPIO_BSRR_BS2#define GPIO_BSRR_BS_1 GPIO_BSRR_BS1#define GPIO_BSRR_BS_0 GPIO_BSRR_BS0#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)#define GPIO_BSRR_BR15_Pos (31U)#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)#define GPIO_BSRR_BR14_Pos (30U)#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)#define GPIO_BSRR_BR13_Pos (29U)#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)#define GPIO_BSRR_BR12_Pos (28U)#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)#define GPIO_BSRR_BR11_Pos (27U)#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)#define GPIO_BSRR_BR10_Pos (26U)#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)#define GPIO_BSRR_BR9_Pos (25U)#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)#define GPIO_BSRR_BR8_Pos (24U)#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)#define GPIO_BSRR_BR7_Pos (23U)#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)#define GPIO_BSRR_BR6_Pos (22U)#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)#define GPIO_BSRR_BR5_Pos (21U)#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)#define GPIO_BSRR_BR4_Pos (20U)#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)#define GPIO_BSRR_BR3_Pos (19U)#define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk#define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)#define CAN_F5R1_FB31_Pos (31U)#define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk#define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)#define CAN_F5R1_FB30_Pos (30U)#define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk#define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)#define CAN_F5R1_FB29_Pos (29U)#define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk#define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)#define CAN_F5R1_FB28_Pos (28U)#define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk#define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)#define CAN_F5R1_FB27_Pos (27U)#define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk#define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)#define CAN_F5R1_FB26_Pos (26U)#define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk#define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)#define CAN_F5R1_FB25_Pos (25U)#define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk#define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)#define CAN_F5R1_FB24_Pos (24U)#define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk#define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)#define CAN_F5R1_FB23_Pos (23U)#define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk#define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)#define CAN_F5R1_FB22_Pos (22U)#define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk#define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)#define CAN_F5R1_FB21_Pos (21U)#define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk#define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)#define CAN_F5R1_FB20_Pos (20U)#define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk#define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)#define CAN_F5R1_FB19_Pos (19U)#define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk#define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)#define CAN_F5R1_FB18_Pos (18U)#define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk#define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)#define CAN_F5R1_FB17_Pos (17U)#define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk#define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)#define CAN_F5R1_FB16_Pos (16U)#define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk#define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)#define CAN_F5R1_FB15_Pos (15U)#define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk#define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)#define CAN_F5R1_FB14_Pos (14U)#define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk#define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)#define CAN_F5R1_FB13_Pos (13U)#define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk#define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)#define CAN_F5R1_FB12_Pos (12U)#define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk#define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)#define CAN_F5R1_FB11_Pos (11U)#define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk#define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)#define CAN_F5R1_FB10_Pos (10U)#define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk#define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)#define CAN_F5R1_FB9_Pos (9U)#define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk#define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)#define CAN_F5R1_FB8_Pos (8U)#define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk#define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)#define CAN_F5R1_FB7_Pos (7U)#define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk#define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)#define CAN_F5R1_FB6_Pos (6U)#define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk#define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)#define CAN_F5R1_FB5_Pos (5U)#define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk#define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)#define CAN_F5R1_FB4_Pos (4U)#define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk#define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)#define CAN_F5R1_FB3_Pos (3U)#define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk#define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)#define CAN_F5R1_FB2_Pos (2U)#define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk#define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)#define CAN_F5R1_FB1_Pos (1U)#define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk#define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)#define CAN_F5R1_FB0_Pos (0U)#define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk#define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)#define CAN_F4R1_FB31_Pos (31U)#define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk#define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)#define CAN_F4R1_FB30_Pos (30U)#define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk#define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)#define CAN_F4R1_FB29_Pos (29U)#define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk#define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)#define CAN_F4R1_FB28_Pos (28U)#define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk#define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)#define CAN_F4R1_FB27_Pos (27U)#define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk#define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)#define CAN_F4R1_FB26_Pos (26U)#define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk#define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)#define CAN_F4R1_FB25_Pos (25U)#define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk#define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)#define CAN_F4R1_FB24_Pos (24U)#define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk#define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)#define CAN_F4R1_FB23_Pos (23U)#define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk#define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)#define CAN_F4R1_FB22_Pos (22U)#define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk#define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)#define CAN_F4R1_FB21_Pos (21U)#define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk#define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)#define CAN_F4R1_FB20_Pos (20U)#define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk#define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)#define CAN_F4R1_FB19_Pos (19U)#define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk#define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)#define CAN_F4R1_FB18_Pos (18U)#define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk#define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)#define CAN_F4R1_FB17_Pos (17U)#define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk#define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)#define CAN_F4R1_FB16_Pos (16U)#define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk#define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)#define CAN_F4R1_FB15_Pos (15U)#define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk#define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)#define CAN_F4R1_FB14_Pos (14U)#define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk#define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)#define CAN_F4R1_FB13_Pos (13U)#define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk#define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)#define CAN_F4R1_FB12_Pos (12U)#define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk#define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)#define CAN_F4R1_FB11_Pos (11U)#define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk#define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)#define CAN_F4R1_FB10_Pos (10U)#define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk#define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)#define CAN_F4R1_FB9_Pos (9U)#define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk#define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)#define CAN_F4R1_FB8_Pos (8U)#define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk#define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)#define CAN_F4R1_FB7_Pos (7U)#define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk#define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)#define CAN_F4R1_FB6_Pos (6U)#define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk#define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)#define CAN_F4R1_FB5_Pos (5U)#define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk#define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)#define CAN_F4R1_FB4_Pos (4U)#define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk#define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)#define CAN_F4R1_FB3_Pos (3U)#define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk#define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)#define CAN_F4R1_FB2_Pos (2U)#define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk#define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)#define CAN_F4R1_FB1_Pos (1U)#define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk#define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)#define CAN_F4R1_FB0_Pos (0U)#define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk#define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)#define CAN_F3R1_FB31_Pos (31U)#define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk#define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)#define CAN_F3R1_FB30_Pos (30U)#define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk#define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)#define CAN_F3R1_FB29_Pos (29U)#define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk#define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)#define CAN_F3R1_FB28_Pos (28U)#define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk#define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)#define CAN_F3R1_FB27_Pos (27U)#define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk#define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)#define CAN_F3R1_FB26_Pos (26U)#define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk#define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)#define CAN_F3R1_FB25_Pos (25U)#define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk#define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)#define CAN_F3R1_FB24_Pos (24U)#define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk#define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)#define CAN_F3R1_FB23_Pos (23U)#define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk#define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)#define CAN_F3R1_FB22_Pos (22U)#define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk#define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)#define CAN_F3R1_FB21_Pos (21U)#define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk#define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)#define CAN_F3R1_FB20_Pos (20U)#define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk#define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)#define CAN_F3R1_FB19_Pos (19U)#define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk#define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)#define CAN_F3R1_FB18_Pos (18U)#define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk#define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)#define CAN_F3R1_FB17_Pos (17U)#define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk#define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)#define CAN_F3R1_FB16_Pos (16U)#define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk#define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)#define CAN_F3R1_FB15_Pos (15U)#define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk#define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)#define CAN_F3R1_FB14_Pos (14U)#define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk#define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)#define CAN_F3R1_FB13_Pos (13U)#define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk#define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)#define CAN_F3R1_FB12_Pos (12U)#define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk#define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)#define CAN_F3R1_FB11_Pos (11U)#define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk#define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)#define CAN_F3R1_FB10_Pos (10U)#define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk#define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)#define CAN_F3R1_FB9_Pos (9U)#define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk#define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)#define CAN_F3R1_FB8_Pos (8U)#define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk#define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)#define CAN_F3R1_FB7_Pos (7U)#define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk#define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)#define CAN_F3R1_FB6_Pos (6U)#define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk#define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)#define CAN_F3R1_FB5_Pos (5U)#define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk#define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)#define CAN_F3R1_FB4_Pos (4U)#define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk#define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)#define CAN_F3R1_FB3_Pos (3U)#define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk#define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)#define CAN_F3R1_FB2_Pos (2U)#define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk#define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)#define CAN_F3R1_FB1_Pos (1U)#define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk#define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)#define CAN_F3R1_FB0_Pos (0U)#define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk#define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)#define CAN_F2R1_FB31_Pos (31U)#define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk#define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)#define CAN_F2R1_FB30_Pos (30U)#define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk#define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)#define CAN_F2R1_FB29_Pos (29U)#define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk#define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)#define CAN_F2R1_FB28_Pos (28U)#define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk#define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)#define CAN_F2R1_FB27_Pos (27U)#define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk#define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)#define CAN_F2R1_FB26_Pos (26U)#define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk#define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)#define CAN_F2R1_FB25_Pos (25U)#define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk#define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)#define CAN_F2R1_FB24_Pos (24U)#define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk#define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)#define CAN_F2R1_FB23_Pos (23U)#define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk#define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)#define CAN_F2R1_FB22_Pos (22U)#define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk#define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)#define CAN_F2R1_FB21_Pos (21U)#define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk#define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)#define CAN_F2R1_FB20_Pos (20U)#define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk#define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)#define CAN_F2R1_FB19_Pos (19U)#define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk#define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)#define CAN_F2R1_FB18_Pos (18U)#define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk#define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)#define CAN_F2R1_FB17_Pos (17U)#define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk#define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)#define CAN_F2R1_FB16_Pos (16U)#define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk#define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)#define CAN_F2R1_FB15_Pos (15U)#define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk#define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)#define CAN_F2R1_FB14_Pos (14U)#define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk#define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)#define CAN_F2R1_FB13_Pos (13U)#define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk#define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)#define CAN_F2R1_FB12_Pos (12U)#define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk#define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)#define CAN_F2R1_FB11_Pos (11U)#define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk#define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)#define CAN_F2R1_FB10_Pos (10U)#define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk#define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)#define CAN_F2R1_FB9_Pos (9U)#define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk#define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)#define CAN_F2R1_FB8_Pos (8U)#define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk#define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)#define CAN_F2R1_FB7_Pos (7U)#define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk#define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)#define CAN_F2R1_FB6_Pos (6U)#define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk#define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)#define CAN_F2R1_FB5_Pos (5U)#define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk#define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)#define CAN_F2R1_FB4_Pos (4U)#define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk#define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)#define CAN_F2R1_FB3_Pos (3U)#define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk#define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)#define CAN_F2R1_FB2_Pos (2U)#define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk#define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)#define CAN_F2R1_FB1_Pos (1U)#define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk#define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)#define CAN_F2R1_FB0_Pos (0U)#define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk#define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)#define CAN_F1R1_FB31_Pos (31U)#define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk#define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)#define CAN_F1R1_FB30_Pos (30U)#define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk#define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)#define CAN_F1R1_FB29_Pos (29U)#define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk#define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)#define CAN_F1R1_FB28_Pos (28U)#define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk#define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)#define CAN_F1R1_FB27_Pos (27U)#define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk#define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)#define CAN_F1R1_FB26_Pos (26U)#define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk#define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)#define CAN_F1R1_FB25_Pos (25U)#define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk#define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)#define CAN_F1R1_FB24_Pos (24U)#define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk#define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)#define CAN_F1R1_FB23_Pos (23U)#define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk#define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)#define CAN_F1R1_FB22_Pos (22U)#define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk#define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)#define CAN_F1R1_FB21_Pos (21U)#define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk#define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)#define CAN_F1R1_FB20_Pos (20U)#define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk#define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)#define CAN_F1R1_FB19_Pos (19U)#define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk#define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)#define CAN_F1R1_FB18_Pos (18U)#define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk#define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)#define CAN_F1R1_FB17_Pos (17U)#define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk#define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)#define CAN_F1R1_FB16_Pos (16U)#define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk#define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)#define CAN_F1R1_FB15_Pos (15U)#define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk#define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)#define CAN_F1R1_FB14_Pos (14U)#define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk#define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)#define CAN_F1R1_FB13_Pos (13U)#define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk#define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)#define CAN_F1R1_FB12_Pos (12U)#define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk#define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)#define CAN_F1R1_FB11_Pos (11U)#define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk#define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)#define CAN_F1R1_FB10_Pos (10U)#define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk#define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)#define CAN_F1R1_FB9_Pos (9U)#define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk#define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)#define CAN_F1R1_FB8_Pos (8U)#define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk#define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)#define CAN_F1R1_FB7_Pos (7U)#define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk#define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)#define CAN_F1R1_FB6_Pos (6U)#define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk#define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)#define CAN_F1R1_FB5_Pos (5U)#define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk#define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)#define CAN_F1R1_FB4_Pos (4U)#define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk#define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)#define CAN_F1R1_FB3_Pos (3U)#define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk#define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)#define CAN_F1R1_FB2_Pos (2U)#define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk#define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)#define CAN_F1R1_FB1_Pos (1U)#define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk#define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)#define CAN_F1R1_FB0_Pos (0U)#define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk#define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)#define CAN_F0R1_FB31_Pos (31U)#define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk#define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)#define CAN_F0R1_FB30_Pos (30U)#define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk#define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)#define CAN_F0R1_FB29_Pos (29U)#define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk#define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)#define CAN_F0R1_FB28_Pos (28U)#define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk#define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)#define CAN_F0R1_FB27_Pos (27U)#define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk#define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)#define CAN_F0R1_FB26_Pos (26U)#define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk#define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)#define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos)#define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos)#define CAN_BTR_SJW CAN_BTR_SJW_Msk#define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos)#define CAN_BTR_SJW_Pos (24U)#define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2 CAN_BTR_TS2_Msk#define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2_Pos (20U)#define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1 CAN_BTR_TS1_Msk#define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_Pos (16U)#define CAN_BTR_BRP CAN_BTR_BRP_Msk#define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos)#define CAN_BTR_BRP_Pos (0U)#define CAN_ESR_REC CAN_ESR_REC_Msk#define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos)#define CAN_ESR_REC_Pos (24U)#define CAN_ESR_TEC CAN_ESR_TEC_Msk#define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos)#define CAN_ESR_TEC_Pos (16U)#define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC CAN_ESR_LEC_Msk#define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC_Pos (4U)#define CAN_ESR_BOFF CAN_ESR_BOFF_Msk#define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos)#define CAN_ESR_BOFF_Pos (2U)#define CAN_ESR_EPVF CAN_ESR_EPVF_Msk#define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos)#define CAN_ESR_EPVF_Pos (1U)#define CAN_ESR_EWGF CAN_ESR_EWGF_Msk#define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos)#define CAN_ESR_EWGF_Pos (0U)#define CAN_IER_SLKIE CAN_IER_SLKIE_Msk#define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos)#define CAN_IER_SLKIE_Pos (17U)#define CAN_IER_WKUIE CAN_IER_WKUIE_Msk#define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos)#define CAN_IER_WKUIE_Pos (16U)#define CAN_IER_ERRIE CAN_IER_ERRIE_Msk#define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos)#define CAN_IER_ERRIE_Pos (15U)#define CAN_IER_LECIE CAN_IER_LECIE_Msk#define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos)#define CAN_IER_LECIE_Pos (11U)#define CAN_IER_BOFIE CAN_IER_BOFIE_Msk#define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos)#define CAN_IER_BOFIE_Pos (10U)#define CAN_IER_EPVIE CAN_IER_EPVIE_Msk#define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos)#define CAN_IER_EPVIE_Pos (9U)#define CAN_IER_EWGIE CAN_IER_EWGIE_Msk#define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos)#define CAN_IER_EWGIE_Pos (8U)#define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk#define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos)#define CAN_IER_FOVIE1_Pos (6U)#define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk#define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos)#define CAN_IER_FFIE1_Pos (5U)#define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk#define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos)#define CAN_IER_FMPIE1_Pos (4U)#define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk#define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos)#define CAN_IER_FOVIE0_Pos (3U)#define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk#define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos)#define CAN_IER_FFIE0_Pos (2U)#define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk#define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos)#define CAN_IER_FMPIE0_Pos (1U)#define CAN_IER_TMEIE CAN_IER_TMEIE_Msk#define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos)#define CAN_IER_TMEIE_Pos (0U)#define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk#define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos)#define CAN_RF1R_RFOM1_Pos (5U)#define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk#define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos)#define CAN_RF1R_FOVR1_Pos (4U)#define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk#define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos)#define CAN_RF1R_FULL1_Pos (3U)#define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk#define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos)#define CAN_RF1R_FMP1_Pos (0U)#define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk#define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos)#define CAN_RF0R_RFOM0_Pos (5U)#define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk#define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos)#define CAN_RF0R_FOVR0_Pos (4U)#define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk#define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos)#define CAN_RF0R_FULL0_Pos (3U)#define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk#define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos)#define CAN_RF0R_FMP0_Pos (0U)#define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk#define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos)#define CAN_TSR_LOW2_Pos (31U)#define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk#define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos)#define CAN_TSR_LOW1_Pos (30U)#define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk#define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos)#define CAN_TSR_LOW0_Pos (29U)#define CAN_TSR_LOW CAN_TSR_LOW_Msk#define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos)#define CAN_TSR_LOW_Pos (29U)#define CAN_TSR_TME2 CAN_TSR_TME2_Msk#define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos)#define CAN_TSR_TME2_Pos (28U)#define CAN_TSR_TME1 CAN_TSR_TME1_Msk#define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos)#define CAN_TSR_TME1_Pos (27U)#define CAN_TSR_TME0 CAN_TSR_TME0_Msk#define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos)#define CAN_TSR_TME0_Pos (26U)#define CAN_TSR_TME CAN_TSR_TME_Msk#define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos)#define CAN_TSR_TME_Pos (26U)#define CAN_TSR_CODE CAN_TSR_CODE_Msk#define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos)#define CAN_TSR_CODE_Pos (24U)#define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk#define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos)#define CAN_TSR_ABRQ2_Pos (23U)#define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk#define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos)#define CAN_TSR_TERR2_Pos (19U)#define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk#define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos)#define CAN_TSR_ALST2_Pos (18U)#define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk#define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos)#define CAN_TSR_TXOK2_Pos (17U)#define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk#define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos)#define CAN_TSR_RQCP2_Pos (16U)#define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk#define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos)#define CAN_TSR_ABRQ1_Pos (15U)#define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk#define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos)#define CAN_TSR_TERR1_Pos (11U)#define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk#define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos)#define CAN_TSR_ALST1_Pos (10U)#define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk#define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos)#define CAN_TSR_TXOK1_Pos (9U)#define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk#define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos)#define CAN_TSR_RQCP1_Pos (8U)#define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk#define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos)#define CAN_TSR_ABRQ0_Pos (7U)#define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk#define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos)#define CAN_TSR_TERR0_Pos (3U)#define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk#define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos)#define CAN_TSR_ALST0_Pos (2U)#define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk#define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos)#define CAN_TSR_TXOK0_Pos (1U)#define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk#define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos)#define CAN_TSR_RQCP0_Pos (0U)#define CAN_MSR_RX CAN_MSR_RX_Msk#define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos)#define CAN_MSR_RX_Pos (11U)#define CAN_MSR_SAMP CAN_MSR_SAMP_Msk#define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos)#define CAN_MSR_SAMP_Pos (10U)#define CAN_MSR_RXM CAN_MSR_RXM_Msk#define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos)#define CAN_MSR_RXM_Pos (9U)#define CAN_MSR_TXM CAN_MSR_TXM_Msk#define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos)#define CAN_MSR_TXM_Pos (8U)#define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk#define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos)#define CAN_MSR_SLAKI_Pos (4U)#define CAN_MSR_WKUI CAN_MSR_WKUI_Msk#define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos)#define CAN_MSR_WKUI_Pos (3U)#define CAN_MSR_ERRI CAN_MSR_ERRI_Msk#define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos)#define CAN_MSR_ERRI_Pos (2U)#define CAN_MSR_SLAK CAN_MSR_SLAK_Msk#define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos)#define CAN_MSR_SLAK_Pos (1U)#define CAN_MSR_INAK CAN_MSR_INAK_Msk#define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos)#define CAN_MSR_INAK_Pos (0U)#define CAN_MCR_RESET CAN_MCR_RESET_Msk#define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos)#define CAN_MCR_RESET_Pos (15U)#define CAN_MCR_TTCM CAN_MCR_TTCM_Msk#define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos)#define CAN_MCR_TTCM_Pos (7U)#define CAN_MCR_ABOM CAN_MCR_ABOM_Msk#define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos)#define CAN_MCR_ABOM_Pos (6U)#define CAN_MCR_AWUM CAN_MCR_AWUM_Msk#define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos)#define CAN_MCR_AWUM_Pos (5U)#define CAN_MCR_NART CAN_MCR_NART_Msk#define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos)#define CAN_MCR_NART_Pos (4U)#define CAN_MCR_RFLM CAN_MCR_RFLM_Msk#define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos)#define CAN_MCR_RFLM_Pos (3U)#define CAN_MCR_TXFP CAN_MCR_TXFP_Msk#define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos)#define CAN_MCR_TXFP_Pos (2U)#define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk#define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos)#define CAN_MCR_SLEEP_Pos (1U)#define CAN_MCR_INRQ CAN_MCR_INRQ_Msk#define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos)#define CAN_MCR_INRQ_Pos (0U)#define ADC_CDR_RDATA_SLV ADC_CDR_DATA2#define ADC_CDR_RDATA_MST ADC_CDR_DATA1#define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk#define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos)#define ADC_CDR_DATA2_Pos (16U)#define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk#define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos)#define ADC_CDR_DATA1_Pos (0U)#define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk#define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos)#define ADC_CCR_TSVREFE_Pos (23U)#define ADC_CCR_VBATE ADC_CCR_VBATE_Msk#define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos)#define ADC_CCR_VBATE_Pos (22U)#define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos)#define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk#define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos)#define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos)#define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos)#define ADC_CCR_DMA ADC_CCR_DMA_Msk#define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos)#define ADC_CCR_DMA_Pos (14U)#define ADC_CCR_DDS ADC_CCR_DDS_Msk#define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos)#define ADC_CCR_DDS_Pos (13U)#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_Pos (8U)#define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI ADC_CCR_MULTI_Msk#define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_Pos (0U)#define ADC_CSR_DOVR3 ADC_CSR_OVR3#define ADC_CSR_DOVR2 ADC_CSR_OVR2#define ADC_CSR_DOVR1 ADC_CSR_OVR1#define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk#define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos)#define ADC_CSR_OVR3_Pos (21U)#define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk#define ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos)#define ADC_CSR_STRT3_Pos (20U)#define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk#define ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos)#define ADC_CSR_JSTRT3_Pos (19U)#define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk#define ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos)#define ADC_CSR_JEOC3_Pos (18U)#define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk#define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos)#define ADC_CSR_EOC3_Pos (17U)#define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk#define ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos)#define ADC_CSR_AWD3_Pos (16U)#define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk#define ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos)#define ADC_CSR_OVR2_Pos (13U)#define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk#define ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos)#define ADC_CSR_STRT2_Pos (12U)#define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk#define ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos)#define ADC_CSR_JSTRT2_Pos (11U)#define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk#define ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos)#define ADC_CSR_JEOC2_Pos (10U)#define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk#define ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos)#define ADC_CSR_EOC2_Pos (9U)#define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk#define ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos)#define ADC_CSR_AWD2_Pos (8U)#define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk#define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos)#define ADC_CSR_OVR1_Pos (5U)#define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk#define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos)#define ADC_CSR_STRT1_Pos (4U)#define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk#define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos)#define ADC_CSR_JSTRT1_Pos (3U)#define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk#define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos)#define ADC_CSR_JEOC1_Pos (2U)#define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk#define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos)#define ADC_CSR_EOC1_Pos (1U)#define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk#define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos)#define ADC_CSR_AWD1_Pos (0U)#define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk#define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos)#define ADC_DR_ADC2DATA_Pos (16U)#define ADC_DR_DATA ADC_DR_DATA_Msk#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos)#define ADC_DR_DATA_Pos (0U)#define ADC_JDR4_JDATA ((uint16_t)0xFFFFU)#define ADC_JDR3_JDATA ((uint16_t)0xFFFFU)#define ADC_JDR2_JDATA ((uint16_t)0xFFFFU)#define ADC_JDR1_JDATA ((uint16_t)0xFFFFU)#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)#define ADC_JSQR_JL ADC_JSQR_JL_Msk#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)#define ADC_JSQR_JL_Pos (20U)#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_Pos (15U)#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_Pos (10U)#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_Pos (5U)#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_Pos (0U)#define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk#define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_Pos (25U)#define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk#define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_Pos (20U)#define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk#define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_Pos (15U)#define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk#define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_Pos (10U)#define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk#define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_Pos (5U)#define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk#define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_Pos (0U)#define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk#define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_Pos (25U)#define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk#define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_Pos (20U)#define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk#define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_Pos (15U)#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_Pos (10U)#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_Pos (5U)#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_Pos (0U)#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L ADC_SQR1_L_Msk#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_Pos (20U)#define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk#define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_Pos (15U)#define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk#define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_Pos (10U)#define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos)(unsigned char)...(char)...(BSP_IO_PinStateTypeDef)...(SCB_Type *)...(ErrorStatus)...(DCMI_TypeDef *)...(TIM_TypeDef *)...(..(*)(..))...(Text_AlignModeTypdef)...#define __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST))#define __HAL_RCC_CEC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST))#define __HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))#define __HAL_RCC_I2C4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C4RST))#define __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))#define __HAL_RCC_UART8_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART8RST))#define __HAL_RCC_UART7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART7RST))#define __HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))#define __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))#define __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))#define __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))#define __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))#define __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))#define __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))#define __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))#define __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))#define __HAL_RCC_CAN3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN3RST))#define __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))#define __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))#define __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))#define __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))#define __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))#define __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))#define __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))#define __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))#define __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))#define __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))#define __HAL_RCC_UART8_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART8RST))#define __HAL_RCC_UART7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART7RST))#define __HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))#define __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))#define __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))#define __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))#define __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))#define __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))#define __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))#define __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))#define __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))#define __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))#define __HAL_RCC_CAN3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN3RST))#define __HAL_RCC_LPTIM1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))#define __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))#define __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))#define __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))#define __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))#define __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))#define __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))#define __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))#define __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))#define __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))#define __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))#define __HAL_RCC_FMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST))#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)#define __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))#define __HAL_RCC_FMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))#define __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))#define __HAL_RCC_JPEG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_JPEGRST))#define __HAL_RCC_JPEG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_JPEGRST))#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))#define __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))#define __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U)#define __HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))#define __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))#define __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU)#define __HAL_RCC_GPIOK_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOKRST))#define __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOJRST))#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))#define __HAL_RCC_GPIOK_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))#define __HAL_RCC_GPIOJ_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))#define __HAL_RCC_ETHMAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))#define __HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST))#define __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))#define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST))#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST))#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST))#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))#define __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST))#define __HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))#define __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))#define __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))#define __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))#define __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))#define __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))#define __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))#define __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))#define __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))#define __HAL_RCC_USB_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))#define __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))#define __HAL_RCC_MDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_MDIOEN)) == RESET)#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) == RESET)#define __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC2EN)) == RESET)#define __HAL_RCC_DSI_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) == RESET)#define __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) == RESET)#define __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET)#define __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)#define __HAL_RCC_SPI6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) == RESET)#define __HAL_RCC_SPI5_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)#define __HAL_RCC_TIM11_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)#define __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)#define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)#define __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)#define __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC1EN)) == RESET)#define __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)#define __HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)#define __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET)#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)#define __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)#define __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)#define __HAL_RCC_MDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_MDIOEN)) != RESET)#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) != RESET)#define __HAL_RCC_SDMMC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC2EN)) != RESET)#define __HAL_RCC_DSI_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) != RESET)#define __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) != RESET)#define __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) != RESET)#define __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)#define __HAL_RCC_SPI6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) != RESET)#define __HAL_RCC_SPI5_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)#define __HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)#define __HAL_RCC_TIM10_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)#define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)#define __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)#define __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC1EN)) != RESET)#define __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)#define __HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)#define __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)#define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET)#define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)#define __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)#define __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)#define __HAL_RCC_RTC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_RTCEN)) == RESET)#define __HAL_RCC_RTC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_RTCEN)) != RESET)#define __HAL_RCC_I2C4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C4EN)) == RESET)#define __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET)#define __HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) == RESET)#define __HAL_RCC_I2C4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C4EN)) != RESET)#define __HAL_RCC_CEC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET)#define __HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) != RESET)#define __HAL_RCC_UART8_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) == RESET)#define __HAL_RCC_UART7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) == RESET)#define __HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)#define __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)#define __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)#define __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)#define __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)#define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)#define __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)#define __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)#define __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)#define __HAL_RCC_CAN3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) == RESET)#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) == RESET)#define __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)#define __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)#define __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)#define __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)#define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)#define __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)#define __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)#define __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)#define __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)#define __HAL_RCC_UART8_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) != RESET)#define __HAL_RCC_UART7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) != RESET)#define __HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)#define __HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)#define __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)#define __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)#define __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)#define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)#define __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)#define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)#define __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)#define __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)#define __HAL_RCC_CAN3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) != RESET)#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) != RESET)#define __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)#define __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)#define __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)#define __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)#define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)#define __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)#define __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)#define __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)#define __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)#define __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET)#define __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)#define __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET)#define __HAL_RCC_JPEG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_JPEGEN)) == RESET)#define __HAL_RCC_JPEG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_JPEGEN)) != RESET)#define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)#define __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)#define __HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)#define __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)#define __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)#define __HAL_RCC_ETH_IS_CLK_DISABLED() (__HAL_RCC_ETHMAC_IS_CLK_DISABLED() && __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET)#define __HAL_RCC_ETH_IS_CLK_ENABLED() (__HAL_RCC_ETHMAC_IS_CLK_ENABLED() && __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET)#define __HAL_RCC_DMA2D_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) == RESET)#define __HAL_RCC_GPIOK_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) == RESET)#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) == RESET)#define __HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET)#define __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOHEN)) == RESET)#define __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)#define __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)#define __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)#define __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)#define __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOCEN)) == RESET)#define __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOBEN)) == RESET)#define __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOAEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)#define __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2EN)) == RESET)#define __HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DTCMRAMEN)) == RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)#define __HAL_RCC_DMA2D_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) != RESET)#define __HAL_RCC_GPIOK_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) != RESET)#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) != RESET)#define __HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET)#define __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOHEN)) != RESET)#define __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)#define __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)#define __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)#define __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)#define __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOCEN)) != RESET)#define __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOBEN)) != RESET)#define __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOAEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)#define __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2EN)) != RESET)#define __HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DTCMRAMEN)) != RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)#define __HAL_RCC_MDIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_MDIOEN))#define __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DFSDM1EN))#define __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI2EN))#define __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))#define __HAL_RCC_SPI6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI6EN))#define __HAL_RCC_SPI5_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))#define __HAL_RCC_TIM11_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))#define __HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))#define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))#define __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))#define __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))#define __HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))#define __HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))#define __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))#define __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN))#define __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))#define __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))#define __HAL_RCC_MDIO_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_MDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_MDIOEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SAI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM10_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN))#define __HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))#define __HAL_RCC_I2C4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C4EN))#define __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN))#define __HAL_RCC_UART8_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART8EN))#define __HAL_RCC_UART7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART7EN))#define __HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))#define __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))#define __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))#define __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))#define __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))#define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))#define __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))#define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))#define __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))#define __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))#define __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))#define __HAL_RCC_CAN3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN3EN))#define __HAL_RCC_RTC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCEN))#define __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_LPTIM1EN))#define __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))#define __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))#define __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))#define __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))#define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))#define __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))#define __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))#define __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))#define __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))#define __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_I2C4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CAN3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_RTC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_LPTIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_QSPI_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))#define __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN))#define __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))#define __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); UNUSED(tmpreg); __HAL_RCC_SYSCFG_CLK_ENABLE(); } while(0)#define __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_JPEG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_JPEGEN))#define __HAL_RCC_JPEG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_JPEGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_JPEGEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))#define __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETH_CLK_DISABLE() do { __HAL_RCC_ETHMACTX_CLK_DISABLE(); __HAL_RCC_ETHMACRX_CLK_DISABLE(); __HAL_RCC_ETHMAC_CLK_DISABLE(); } while(0)#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))#define __HAL_RCC_ETHMACRX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))#define __HAL_RCC_ETHMACTX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))#define __HAL_RCC_ETHMAC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))#define __HAL_RCC_ETH_CLK_ENABLE() do { __HAL_RCC_ETHMAC_CLK_ENABLE(); __HAL_RCC_ETHMACTX_CLK_ENABLE(); __HAL_RCC_ETHMACRX_CLK_ENABLE(); } while(0)#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETHMAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_GPIOK_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOKEN))#define __HAL_RCC_GPIOJ_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOJEN))#define __HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))#define __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN))#define __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))#define __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))#define __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))#define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))#define __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN))#define __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN))#define __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))#define __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN))#define __HAL_RCC_DTCMRAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DTCMRAMEN))#define __HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DTCMRAMEN_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DTCMRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DTCMRAMEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0)#define RCC_DSICLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR2_DSISEL)#define RCC_DSICLKSOURCE_DSIPHY ((uint32_t)0x00000000U)#define RCC_DFSDM1AUDIOCLKSOURCE_SAI2 RCC_DCKCFGR1_ADFSDM1SEL#define RCC_DFSDM1AUDIOCLKSOURCE_SAI1 ((uint32_t)0x00000000U)#define RCC_DFSDM1CLKSOURCE_SYSCLK RCC_DCKCFGR1_DFSDM1SEL#define RCC_DFSDM1CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)#define RCC_SDMMC2CLKSOURCE_SYSCLK RCC_DCKCFGR2_SDMMC2SEL#define RCC_SDMMC2CLKSOURCE_CLK48 ((uint32_t)0x00000000U)#define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_DCKCFGR2_SDMMC1SEL#define RCC_SDMMC1CLKSOURCE_CLK48 ((uint32_t)0x00000000U)#define RCC_TIMPRES_ACTIVATED RCC_DCKCFGR1_TIMPRE#define RCC_TIMPRES_DESACTIVATED ((uint32_t)0x00000000U)#define RCC_CLK48SOURCE_PLLSAIP RCC_DCKCFGR2_CK48MSEL#define RCC_CLK48SOURCE_PLL ((uint32_t)0x00000000U)#define RCC_LPTIM1CLKSOURCE_LSE RCC_DCKCFGR2_LPTIM1SEL#define RCC_LPTIM1CLKSOURCE_HSI RCC_DCKCFGR2_LPTIM1SEL_1#define RCC_LPTIM1CLKSOURCE_LSI RCC_DCKCFGR2_LPTIM1SEL_0#define RCC_LPTIM1CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C4CLKSOURCE_HSI RCC_DCKCFGR2_I2C4SEL_1#define RCC_I2C4CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C4SEL_0#define RCC_I2C4CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C3CLKSOURCE_HSI RCC_DCKCFGR2_I2C3SEL_1#define RCC_I2C3CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C3SEL_0#define RCC_I2C3CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C2CLKSOURCE_HSI RCC_DCKCFGR2_I2C2SEL_1#define RCC_I2C2CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C2SEL_0#define RCC_I2C2CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C1CLKSOURCE_HSI RCC_DCKCFGR2_I2C1SEL_1#define RCC_I2C1CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C1SEL_0#define RCC_I2C1CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_UART8CLKSOURCE_LSE RCC_DCKCFGR2_UART8SEL#define RCC_UART8CLKSOURCE_HSI RCC_DCKCFGR2_UART8SEL_1#define RCC_UART8CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART8SEL_0#define RCC_UART8CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_UART7CLKSOURCE_LSE RCC_DCKCFGR2_UART7SEL#define RCC_UART7CLKSOURCE_HSI RCC_DCKCFGR2_UART7SEL_1#define RCC_UART7CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART7SEL_0#define RCC_UART7CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART6CLKSOURCE_LSE RCC_DCKCFGR2_USART6SEL#define RCC_USART6CLKSOURCE_HSI RCC_DCKCFGR2_USART6SEL_1#define RCC_USART6CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART6SEL_0#define RCC_USART6CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)#define RCC_UART5CLKSOURCE_LSE RCC_DCKCFGR2_UART5SEL#define RCC_UART5CLKSOURCE_HSI RCC_DCKCFGR2_UART5SEL_1#define RCC_UART5CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART5SEL_0#define RCC_UART5CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_UART4CLKSOURCE_LSE RCC_DCKCFGR2_UART4SEL#define RCC_UART4CLKSOURCE_HSI RCC_DCKCFGR2_UART4SEL_1#define RCC_UART4CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART4SEL_0#define RCC_UART4CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART3CLKSOURCE_LSE RCC_DCKCFGR2_USART3SEL#define RCC_USART3CLKSOURCE_HSI RCC_DCKCFGR2_USART3SEL_1#define RCC_USART3CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART3SEL_0#define RCC_USART3CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART2CLKSOURCE_LSE RCC_DCKCFGR2_USART2SEL#define RCC_USART2CLKSOURCE_HSI RCC_DCKCFGR2_USART2SEL_1#define RCC_USART2CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART2SEL_0#define RCC_USART2CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART1CLKSOURCE_LSE RCC_DCKCFGR2_USART1SEL#define RCC_USART1CLKSOURCE_HSI RCC_DCKCFGR2_USART1SEL_1#define RCC_USART1CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART1SEL_0#define RCC_USART1CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)#define RCC_CECCLKSOURCE_HSI RCC_DCKCFGR2_CECSEL#define RCC_CECCLKSOURCE_LSE ((uint32_t)0x00000000U)#define RCC_SAI2CLKSOURCE_PLLSRC RCC_DCKCFGR1_SAI2SEL#define RCC_SAI2CLKSOURCE_PIN RCC_DCKCFGR1_SAI2SEL_1#define RCC_SAI2CLKSOURCE_PLLI2S RCC_DCKCFGR1_SAI2SEL_0#define RCC_SAI2CLKSOURCE_PLLSAI ((uint32_t)0x00000000U)#define RCC_SAI1CLKSOURCE_PLLSRC RCC_DCKCFGR1_SAI1SEL#define RCC_SAI1CLKSOURCE_PIN RCC_DCKCFGR1_SAI1SEL_1#define RCC_SAI1CLKSOURCE_PLLI2S RCC_DCKCFGR1_SAI1SEL_0#define RCC_SAI1CLKSOURCE_PLLSAI ((uint32_t)0x00000000U)#define RCC_I2SCLKSOURCE_EXT RCC_CFGR_I2SSRC#define RCC_I2SCLKSOURCE_PLLI2S ((uint32_t)0x00000000U)#define RCC_PLLSAIDIVR_16 RCC_DCKCFGR1_PLLSAIDIVR#define RCC_PLLSAIDIVR_8 RCC_DCKCFGR1_PLLSAIDIVR_1#define RCC_PLLSAIDIVR_4 RCC_DCKCFGR1_PLLSAIDIVR_0#define RCC_PLLSAIP_DIV8 ((uint32_t)0x00000003U)#define RCC_PLLSAIP_DIV6 ((uint32_t)0x00000002U)definition of HAL_TIMEx_PWMN_Stopdefinition of HAL_TIMEx_PWMN_Startdefinition of HAL_TIMEx_OCN_Stop_DMAdefinition of HAL_TIMEx_OCN_Start_DMAdefinition of HAL_TIMEx_OCN_Stop_ITdefinition of HAL_TIMEx_OCN_Start_ITdefinition of HAL_TIMEx_OCN_Stopdefinition of HAL_TIMEx_OCN_Startdefinition of HAL_TIMEx_HallSensor_Stop_DMAdefinition of HAL_TIMEx_HallSensor_Start_DMAdefinition of HAL_TIMEx_HallSensor_Stop_ITdefinition of HAL_TIMEx_HallSensor_Start_ITdefinition of HAL_TIMEx_HallSensor_Stopdefinition of HAL_TIMEx_HallSensor_Startdefinition of HAL_TIMEx_HallSensor_MspDeInitdefinition of HAL_TIMEx_HallSensor_MspInitdefinition of HAL_TIMEx_HallSensor_DeInitdefinition of HAL_TIMEx_HallSensor_Initdefinition of UART_RxISR_16BITdefinition of uhMaskdefinition of uhdatadefinition of valdefinition of UART_RxISR_8BITdefinition of UART_EndTransmit_ITdefinition of UART_TxISR_16BITdefinition of UART_TxISR_8BITdefinition of UART_DMARxOnlyAbortCallbackdefinition of UART_DMATxOnlyAbortCallbackdefinition of UART_DMARxAbortCallbackdefinition of UART_DMATxAbortCallbackdefinition of UART_DMAAbortOnErrordefinition of UART_DMAErrordefinition of gstatedefinition of rxstatedefinition of UART_DMARxHalfCpltdefinition of UART_DMAReceiveCpltdefinition of UART_DMATxHalfCpltdefinition of UART_DMATransmitCpltdefinition of UART_EndRxTransferdefinition of UART_EndTxTransferdefinition of UART_Start_Receive_DMAdefinition of UART_Start_Receive_ITdefinition of UART_WaitOnFlagUntilTimeoutdefinition of UART_CheckIdleStatedefinition of UART_AdvFeatureConfigdefinition of UART_SetConfigdefinition of brrtempdefinition of clocksourcedefinition of usartdivdefinition of pclkdefinition of HAL_UART_GetErrordefinition of HAL_UART_GetStatedefinition of temp2definition of HAL_LIN_SendBreakdefinition of HAL_HalfDuplex_EnableReceiverdefinition of HAL_HalfDuplex_EnableTransmitterdefinition of HAL_MultiProcessor_EnterMuteModedefinition of HAL_MultiProcessor_DisableMuteModedefinition of HAL_MultiProcessor_EnableMuteModedefinition of HAL_UART_DisableReceiverTimeoutdefinition of HAL_UART_EnableReceiverTimeoutdefinition of HAL_UART_ReceiverTimeout_Configdefinition of TimeoutValuedefinition of HAL_UARTEx_WakeupCallbackdefinition of HAL_UARTEx_RxEventCallbackdefinition of HAL_UART_AbortReceiveCpltCallbackdefinition of HAL_UART_AbortTransmitCpltCallbackdefinition of HAL_UART_AbortCpltCallbackdefinition of HAL_UART_ErrorCallbackdefinition of HAL_UART_RxHalfCpltCallbackdefinition of HAL_UART_RxCpltCallbackdefinition of HAL_UART_TxHalfCpltCallbackdefinition of HAL_UART_TxCpltCallbackdefinition of HAL_UART_IRQHandlerdefinition of cr1itsdefinition of cr3itsdefinition of errorflagsdefinition of errorcodedefinition of nb_remaining_rx_datadefinition of nb_rx_datadefinition of HAL_UART_AbortReceive_ITdefinition of HAL_UART_AbortTransmit_ITdefinition of HAL_UART_Abort_ITdefinition of abortcpltdefinition of HAL_UART_AbortReceivedefinition of HAL_UART_AbortTransmitdefinition of HAL_UART_Abortdefinition of HAL_UART_DMAStopdefinition of HAL_UART_DMAResumedefinition of HAL_UART_DMAPausedefinition of HAL_UART_Receive_DMAdefinition of HAL_UART_Transmit_DMAdefinition of HAL_UART_Receive_ITdefinition of HAL_UART_Transmit_ITdefinition of HAL_UART_Receivedefinition of pdata8bitsdefinition of pdata16bitsdefinition of HAL_UART_Transmitdefinition of HAL_UART_MspDeInitdefinition of HAL_UART_MspInitdefinition of HAL_UART_DeInitdefinition of HAL_MultiProcessor_Initdefinition of WakeUpMethoddefinition of HAL_LIN_Initdefinition of BreakDetectLengthdefinition of HAL_HalfDuplex_Initdefinition of HAL_UART_Initdefinition of FMC_SDRAM_GetModeStatusdefinition of Devicedefinition of Bankdefinition of FMC_SDRAM_SetAutoRefreshNumberdefinition of FMC_SDRAM_ProgramRefreshRatedefinition of FMC_SDRAM_SendCommanddefinition of FMC_SDRAM_WriteProtection_Disabledefinition of FMC_SDRAM_WriteProtection_Enabledefinition of FMC_SDRAM_DeInitdefinition of FMC_SDRAM_Timing_Initdefinition of FMC_SDRAM_Initdefinition of FMC_NAND_GetECCdefinition of ECCvaldefinition of FMC_NAND_ECC_Disabledefinition of FMC_NAND_ECC_Enabledefinition of FMC_NAND_DeInitdefinition of FMC_NAND_AttributeSpace_Timing_Initdefinition of FMC_NAND_CommonSpace_Timing_Initdefinition of FMC_NAND_Initdefinition of FMC_NORSRAM_WriteOperation_Disabledefinition of FMC_NORSRAM_WriteOperation_Enabledefinition of FMC_NORSRAM_Extended_Timing_Initdefinition of ExtendedModedefinition of FMC_NORSRAM_Timing_Initdefinition of tmprdefinition of FMC_NORSRAM_DeInitdefinition of ExDevicedefinition of FMC_NORSRAM_Initdefinition of flashaccessdefinition of btcr_regdefinition of maskdefinition of timevaldefinition of tv_usecdefinition of tv_secdefinition of statdefinition of st_spare4definition of st_blocksdefinition of st_blksizedefinition of st_ctimdefinition of st_mtimdefinition of st_atimdefinition of st_sizedefinition of st_rdevdefinition of st_giddefinition of st_uiddefinition of st_nlinkdefinition of st_modedefinition of st_inodefinition of st_devdefinition of eflockdefinition of flockdefinition of l_rsysdefinition of l_rpiddefinition of l_xxxdefinition of l_piddefinition of l_lendefinition of l_startdefinition of l_whencedefinition of l_typedefinition of tvtosbtdefinition of _tvdefinition of sbttotvdefinition of tstosbtdefinition of _tsdefinition of sbttotsdefinition of timeval2bintimedefinition of bintime2timevaldefinition of timespec2bintimedefinition of bintime2timespecdefinition of mstosbt#define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)#define CAN_F12R2_FB26_Pos (26U)#define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk#define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)#define CAN_F12R2_FB25_Pos (25U)#define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk#define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)#define CAN_F12R2_FB24_Pos (24U)#define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk#define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)#define CAN_F12R2_FB23_Pos (23U)#define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk#define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)#define CAN_F12R2_FB22_Pos (22U)#define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk#define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)#define CAN_F12R2_FB21_Pos (21U)#define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk#define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)#define CAN_F12R2_FB20_Pos (20U)#define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk#define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)#define CAN_F12R2_FB19_Pos (19U)#define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk#define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)#define CAN_F12R2_FB18_Pos (18U)#define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk#define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)#define CAN_F12R2_FB17_Pos (17U)#define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk#define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)#define CAN_F12R2_FB16_Pos (16U)#define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk#define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)#define CAN_F12R2_FB15_Pos (15U)#define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk#define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)#define CAN_F12R2_FB14_Pos (14U)#define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk#define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)#define CAN_F12R2_FB13_Pos (13U)#define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk#define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)#define CAN_F12R2_FB12_Pos (12U)#define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk#define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)#define CAN_F12R2_FB11_Pos (11U)#define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk#define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)#define CAN_F12R2_FB10_Pos (10U)#define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk#define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)#define CAN_F12R2_FB9_Pos (9U)#define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk#define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)#define CAN_F12R2_FB8_Pos (8U)#define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk#define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)#define CAN_F12R2_FB7_Pos (7U)#define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk#define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)#define CAN_F12R2_FB6_Pos (6U)#define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk#define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)#define CAN_F12R2_FB5_Pos (5U)#define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk#define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)#define CAN_F12R2_FB4_Pos (4U)#define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk#define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)#define CAN_F12R2_FB3_Pos (3U)#define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk#define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)#define CAN_F12R2_FB2_Pos (2U)#define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk#define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)#define CAN_F12R2_FB1_Pos (1U)#define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk#define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)#define CAN_F12R2_FB0_Pos (0U)#define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk#define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)#define CAN_F11R2_FB31_Pos (31U)#define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk#define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)#define CAN_F11R2_FB30_Pos (30U)#define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk#define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)#define CAN_F11R2_FB29_Pos (29U)#define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk#define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)#define CAN_F11R2_FB28_Pos (28U)#define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk#define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)#define CAN_F11R2_FB27_Pos (27U)#define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk#define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)#define CAN_F11R2_FB26_Pos (26U)#define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk#define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)#define CAN_F11R2_FB25_Pos (25U)#define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk#define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)#define CAN_F11R2_FB24_Pos (24U)#define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk#define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)#define CAN_F11R2_FB23_Pos (23U)#define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk#define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)#define CAN_F11R2_FB22_Pos (22U)#define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk#define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)#define CAN_F11R2_FB21_Pos (21U)#define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk#define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)#define CAN_F11R2_FB20_Pos (20U)#define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk#define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)#define CAN_F11R2_FB19_Pos (19U)#define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk#define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)#define CAN_F11R2_FB18_Pos (18U)#define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk#define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)#define CAN_F11R2_FB17_Pos (17U)#define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk#define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)#define CAN_F11R2_FB16_Pos (16U)#define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk#define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)#define CAN_F11R2_FB15_Pos (15U)#define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk#define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)#define CAN_F11R2_FB14_Pos (14U)#define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk#define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)#define CAN_F11R2_FB13_Pos (13U)#define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk#define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)#define CAN_F11R2_FB12_Pos (12U)#define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk#define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)#define CAN_F11R2_FB11_Pos (11U)#define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk#define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)#define CAN_F11R2_FB10_Pos (10U)#define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk#define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)#define CAN_F11R2_FB9_Pos (9U)#define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk#define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)#define CAN_F11R2_FB8_Pos (8U)#define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk#define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)#define CAN_F11R2_FB7_Pos (7U)#define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk#define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)#define CAN_F11R2_FB6_Pos (6U)#define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk#define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)#define CAN_F11R2_FB5_Pos (5U)#define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk#define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)#define CAN_F11R2_FB4_Pos (4U)#define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk#define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)#define CAN_F11R2_FB3_Pos (3U)#define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk#define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)#define CAN_F11R2_FB2_Pos (2U)#define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk#define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)#define CAN_F11R2_FB1_Pos (1U)#define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk#define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)#define CAN_F11R2_FB0_Pos (0U)#define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk#define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)#define CAN_F10R2_FB31_Pos (31U)#define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk#define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)#define CAN_F10R2_FB30_Pos (30U)#define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk#define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)#define CAN_F10R2_FB29_Pos (29U)#define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk#define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)#define CAN_F10R2_FB28_Pos (28U)#define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk#define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)#define CAN_F10R2_FB27_Pos (27U)#define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk#define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)#define CAN_F10R2_FB26_Pos (26U)#define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk#define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)#define CAN_F10R2_FB25_Pos (25U)#define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk#define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)#define CAN_F10R2_FB24_Pos (24U)#define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk#define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)#define CAN_F10R2_FB23_Pos (23U)#define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk#define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)#define CAN_F10R2_FB22_Pos (22U)#define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk#define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)#define CAN_F10R2_FB21_Pos (21U)#define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk#define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)#define CAN_F10R2_FB20_Pos (20U)#define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk#define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)#define CAN_F10R2_FB19_Pos (19U)#define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk#define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)#define CAN_F10R2_FB18_Pos (18U)#define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk#define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)#define CAN_F10R2_FB17_Pos (17U)#define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk#define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)#define CAN_F10R2_FB16_Pos (16U)#define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk#define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)#define CAN_F10R2_FB15_Pos (15U)#define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk#define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)#define CAN_F10R2_FB14_Pos (14U)#define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk#define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)#define CAN_F10R2_FB13_Pos (13U)#define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk#define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)#define CAN_F10R2_FB12_Pos (12U)#define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk#define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)#define CAN_F10R2_FB11_Pos (11U)#define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk#define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)#define CAN_F10R2_FB10_Pos (10U)#define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk#define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)#define CAN_F10R2_FB9_Pos (9U)#define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk#define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)#define CAN_F10R2_FB8_Pos (8U)#define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk#define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)#define CAN_F10R2_FB7_Pos (7U)#define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk#define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)#define CAN_F10R2_FB6_Pos (6U)#define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk#define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)#define CAN_F10R2_FB5_Pos (5U)#define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk#define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)#define CAN_F10R2_FB4_Pos (4U)#define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk#define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)#define CAN_F10R2_FB3_Pos (3U)#define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk#define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)#define CAN_F10R2_FB2_Pos (2U)#define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk#define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)#define CAN_F10R2_FB1_Pos (1U)#define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk#define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)#define CAN_F10R2_FB0_Pos (0U)#define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk#define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)#define CAN_F9R2_FB31_Pos (31U)#define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk#define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)#define CAN_F9R2_FB30_Pos (30U)#define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk#define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)#define CAN_F9R2_FB29_Pos (29U)#define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk#define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)#define CAN_F9R2_FB28_Pos (28U)#define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk#define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)#define CAN_F9R2_FB27_Pos (27U)#define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk#define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)#define CAN_F9R2_FB26_Pos (26U)#define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk#define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)#define CAN_F9R2_FB25_Pos (25U)#define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk#define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)#define CAN_F9R2_FB24_Pos (24U)#define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk#define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)#define CAN_F9R2_FB23_Pos (23U)#define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk#define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)#define CAN_F9R2_FB22_Pos (22U)#define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk#define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)#define CAN_F9R2_FB21_Pos (21U)#define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk#define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)#define CAN_F9R2_FB20_Pos (20U)#define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk#define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)#define CAN_F9R2_FB19_Pos (19U)#define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk#define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)#define CAN_F9R2_FB18_Pos (18U)#define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk#define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)#define CAN_F9R2_FB17_Pos (17U)#define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk#define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)#define CAN_F9R2_FB16_Pos (16U)#define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk#define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)#define CAN_F9R2_FB15_Pos (15U)#define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk#define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)#define CAN_F9R2_FB14_Pos (14U)#define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk#define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)#define CAN_F9R2_FB13_Pos (13U)#define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk#define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)#define CAN_F9R2_FB12_Pos (12U)#define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk#define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)#define CAN_F9R2_FB11_Pos (11U)#define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk#define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)#define CAN_F9R2_FB10_Pos (10U)#define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk#define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)#define CAN_F9R2_FB9_Pos (9U)#define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk#define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)#define CAN_F9R2_FB8_Pos (8U)#define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk#define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)#define CAN_F9R2_FB7_Pos (7U)#define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk#define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)#define CAN_F9R2_FB6_Pos (6U)#define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk#define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)#define CAN_F9R2_FB5_Pos (5U)#define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk#define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)#define CAN_F9R2_FB4_Pos (4U)#define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk#define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)#define CAN_F9R2_FB3_Pos (3U)#define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk#define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)#define CAN_F9R2_FB2_Pos (2U)#define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk#define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)#define CAN_F9R2_FB1_Pos (1U)#define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk#define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)#define CAN_F9R2_FB0_Pos (0U)#define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk#define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)#define CAN_F8R2_FB31_Pos (31U)#define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk#define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)#define CAN_F8R2_FB30_Pos (30U)#define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk#define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)#define CAN_F8R2_FB29_Pos (29U)#define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk#define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)#define CAN_F8R2_FB28_Pos (28U)#define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk#define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)#define CAN_F8R2_FB27_Pos (27U)#define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk#define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)#define CAN_F8R2_FB26_Pos (26U)#define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk#define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)#define CAN_F8R2_FB25_Pos (25U)#define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk#define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)#define CAN_F8R2_FB24_Pos (24U)#define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk#define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)#define CAN_F8R2_FB23_Pos (23U)#define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk#define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)#define CAN_F8R2_FB22_Pos (22U)#define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk#define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)#define CAN_F8R2_FB21_Pos (21U)#define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk#define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)#define CAN_F8R2_FB20_Pos (20U)#define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk#define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)#define CAN_F8R2_FB19_Pos (19U)#define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk#define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)#define CAN_F8R2_FB18_Pos (18U)#define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk#define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)#define CAN_F8R2_FB17_Pos (17U)#define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk#define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)#define CAN_F8R2_FB16_Pos (16U)#define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk#define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)#define CAN_F8R2_FB15_Pos (15U)#define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk#define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)#define CAN_F8R2_FB14_Pos (14U)#define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk#define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)#define CAN_F8R2_FB13_Pos (13U)#define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk#define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)#define CAN_F8R2_FB12_Pos (12U)#define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk#define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)#define CAN_F8R2_FB11_Pos (11U)#define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk#define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)#define CAN_F8R2_FB10_Pos (10U)#define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk#define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)#define CAN_F8R2_FB9_Pos (9U)#define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk#define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)#define CAN_F8R2_FB8_Pos (8U)#define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk#define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)#define CAN_F8R2_FB7_Pos (7U)#define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk#define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)#define CAN_F8R2_FB6_Pos (6U)#define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk#define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)#define CAN_F8R2_FB5_Pos (5U)#define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk#define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)#define CAN_F8R2_FB4_Pos (4U)#define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk#define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)#define CAN_F8R2_FB3_Pos (3U)#define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk#define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)#define CAN_F8R2_FB2_Pos (2U)#define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk#define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)#define CAN_F8R2_FB1_Pos (1U)#define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk#define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)#define CAN_F8R2_FB0_Pos (0U)#define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk#define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)#define CAN_F7R2_FB31_Pos (31U)#define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk#define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)#define CAN_F7R2_FB30_Pos (30U)#define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk#define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)#define CAN_F7R2_FB29_Pos (29U)#define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk#define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)#define CAN_F7R2_FB28_Pos (28U)#define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk#define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)#define CAN_F7R2_FB27_Pos (27U)#define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk#define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)#define CAN_F7R2_FB26_Pos (26U)#define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk#define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)#define CAN_F7R2_FB25_Pos (25U)#define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk#define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)#define CAN_F7R2_FB24_Pos (24U)#define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk#define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)#define CAN_F7R2_FB23_Pos (23U)#define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk#define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)#define CAN_F7R2_FB22_Pos (22U)#define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk#define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)#define CAN_F7R2_FB21_Pos (21U)#define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk#define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)#define CAN_F7R2_FB20_Pos (20U)#define HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt#define HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT#define HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT#define HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End#define HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt#define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY#define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY#define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC#define HASH_AlgoMode_HASH HASH_ALGOMODE_HASH#define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5#define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256#define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224#define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1#define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish#define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish#define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish#define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish#define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef#define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef#define HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler#define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback#define HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abort#define CM_A4 DMA2D_INPUT_A4#define CM_A8 DMA2D_INPUT_A8#define CM_L4 DMA2D_INPUT_L4#define CM_AL88 DMA2D_INPUT_AL88#define CM_AL44 DMA2D_INPUT_AL44#define CM_L8 DMA2D_INPUT_L8#define CM_ARGB4444 DMA2D_INPUT_ARGB4444#define CM_ARGB1555 DMA2D_INPUT_ARGB1555#define CM_RGB565 DMA2D_INPUT_RGB565#define CM_RGB888 DMA2D_INPUT_RGB888#define CM_ARGB8888 DMA2D_INPUT_ARGB8888#define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444#define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555#define DMA2D_RGB565 DMA2D_OUTPUT_RGB565#define DMA2D_RGB888 DMA2D_OUTPUT_RGB888#define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888#define HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop#define HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop#define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop#define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI#define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI#define DCMI_IT_OVF DCMI_IT_OVR#define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR#define ETH_TxPacketConfig ETH_TxPacketConfigTypeDef#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U#define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U#define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U#define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U#define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U#define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U#define ETH_MAC_READCONTROLLER_IDLE 0x00000000U#define ETH_MAC_RXFIFO_FULL 0x00000300U#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U#define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U#define ETH_MAC_RXFIFO_EMPTY 0x00000000U#define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U#define ETH_MAC_TRANSMISSION_PAUSE 0x00080000U#define ETH_MAC_TXFIFO_WRITING 0x00300000U#define ETH_MAC_TXFIFO_WAITING 0x00200000U#define ETH_MAC_TXFIFO_READ 0x00100000U#define ETH_MAC_TXFIFO_IDLE 0x00000000U#define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U#define ETH_MAC_TXFIFONOT_EMPTY 0x01000000U#define ETH_MAC_TXFIFO_FULL 0x02000000U#define ETH_MMCRGUFCR 0x000001C4U#define ETH_MMCRFAECR 0x00000198U#define ETH_MMCRFCECR 0x00000194U#define ETH_MMCTGFCR 0x00000168U#define ETH_MMCTGFMSCCR 0x00000150U#define ETH_MMCTGFSCCR 0x0000014CU#define ETH_MMCTIMR 0x00000110U#define ETH_MMCRIMR 0x0000010CU#define ETH_MMCTIR 0x00000108U#define ETH_MMCRIR 0x00000104U#define ETH_MMCCR 0x00000100U#define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK#define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK#define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK#define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK#define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD#define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD#define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD#define VLAN_TAG ETH_VLAN_TAG#define CAN_TXSTATUS_PENDING ((uint8_t)0x02U)#define CAN_TXSTATUS_OK ((uint8_t)0x01U)#define CAN_TXSTATUS_FAILED ((uint8_t)0x00U)#define SLAK_TIMEOUT CAN_TIMEOUT_VALUE#define INAK_TIMEOUT CAN_TIMEOUT_VALUE#define CAN_IT_RQCP2 CAN_IT_TME#define CAN_IT_RQCP1 CAN_IT_TME#define CAN_IT_RQCP0 CAN_IT_TME#define CAN_FilterFIFO1 CAN_FILTER_FIFO1#define CAN_FilterFIFO0 CAN_FILTER_FIFO0#define CFR_BASE WWDG_CFR_BASE#define USARTNACK_DISABLED USART_NACK_DISABLE#define USARTNACK_ENABLED USART_NACK_ENABLE#define USART_CLOCK_ENABLED USART_CLOCK_ENABLE#define USART_CLOCK_DISABLED USART_CLOCK_DISABLE#define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK#define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE#define __DIV_LPUART UART_DIV_LPUART#define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8#define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8#define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8#define __DIV_SAMPLING8 UART_DIV_SAMPLING8#define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16#define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16#define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16#define __DIV_SAMPLING16 UART_DIV_SAMPLING16#define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE#define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE#define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE#define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE#define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE#define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE#define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING#define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING#define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS#define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS#define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS#define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS#define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS#define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS#define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS#define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS#define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS#define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS#define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS#define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS#define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS#define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS#define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS#define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS#define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS#define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER#define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2#define TIM_EventSource_Break TIM_EVENTSOURCE_BREAK#define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER#define TIM_EventSource_COM TIM_EVENTSOURCE_COM#define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4#define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3#define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2#define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1#define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE#define TIM_DMABase_OR TIM_DMABASE_OR#define TIM_DMABase_OR3 TIM_DMABASE_OR3#define TIM_DMABase_OR2 TIM_DMABASE_OR2#define TIM_DMABase_CCR6 TIM_DMABASE_CCR6#define TIM_DMABase_CCR5 TIM_DMABASE_CCR5#define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3#define TIM_DMABase_OR1 TIM_DMABASE_OR1#define TIM_DMABase_DMAR TIM_DMABASE_DMAR#define TIM_DMABase_DCR TIM_DMABASE_DCR#define TIM_DMABase_BDTR TIM_DMABASE_BDTR#define TIM_DMABase_CCR4 TIM_DMABASE_CCR4#define TIM_DMABase_CCR3 TIM_DMABASE_CCR3#define TIM_DMABase_CCR2 TIM_DMABASE_CCR2#define TIM_DMABase_CCR1 TIM_DMABASE_CCR1#define TIM_DMABase_RCR TIM_DMABASE_RCR#define TIM_DMABase_ARR TIM_DMABASE_ARR#define TIM_DMABase_PSC TIM_DMABASE_PSC#define TIM_DMABase_CNT TIM_DMABASE_CNT#define TIM_DMABase_CCER TIM_DMABASE_CCER#define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2#define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1#define TIM_DMABase_EGR TIM_DMABASE_EGR#define TIM_DMABase_SR TIM_DMABASE_SR#define TIM_DMABase_DIER TIM_DMABASE_DIER#define TIM_DMABase_SMCR TIM_DMABASE_SMCR#define TIM_DMABase_CR2 TIM_DMABASE_CR2#define TIM_DMABase_CR1 TIM_DMABASE_CR1#define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK#define CCER_CCxE_MASK TIM_CCER_CCxE_MASK#define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE#define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE#define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE#define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE#define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE#define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE#define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN#define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE#define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE#define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE#define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE#define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE#define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE#define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE#define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE#define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE#define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE#define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE#define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE#define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE#define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE#define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE#define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE#define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE#define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE#define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE#define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE#define RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMP#define RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3#define RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2#define RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1#define RTC_TAMPCR_TAMPXIE RTC_TAMPER_IT_ENABLE_BITS_MASK#define RTC_TAMPCR_TAMPXE RTC_TAMPER_ENABLE_BITS_MASK#define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1#define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT#define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1#define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1#define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE#define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1#define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT#define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT#define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT#define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE#define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE#define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE#define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE#define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE#define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE#define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE#define FORMAT_BCD RTC_FORMAT_BCD#define FORMAT_BIN RTC_FORMAT_BIN#define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT#define PCCARD_ERROR HAL_PCCARD_STATUS_ERROR#define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING#define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS#define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef#define CF_IDENTIFY_CMD ATA_IDENTIFY_CMD#define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD#define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD#define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD#define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA#define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE#define CF_STATUS_CMD ATA_STATUS_CMD#define CF_CARD_HEAD ATA_CARD_HEAD#define CF_CYLINDER_HIGH ATA_CYLINDER_HIGH#define CF_CYLINDER_LOW ATA_CYLINDER_LOW#define CF_SECTOR_NUMBER ATA_SECTOR_NUMBER#define CF_SECTOR_COUNT ATA_SECTOR_COUNT#define CF_DATA ATA_DATA#define I2S_CLOCK_SYSCLK I2S_CLOCK_PLL#define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS#define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1#define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0#define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO#define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1#define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1#define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0#define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1#define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0#define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1#define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0#define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3#define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2#define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1#define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0#define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3#define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2#define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1#define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0#define __NOR_ADDR_SHIFT NOR_ADDR_SHIFT#define __NOR_WRITE NOR_WRITE#define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT#define NOR_ERROR HAL_NOR_STATUS_ERROR#define NOR_ONGOING HAL_NOR_STATUS_ONGOING#define NOR_SUCCESS HAL_NOR_STATUS_SUCCESS#define NOR_StatusTypedef HAL_NOR_StatusTypeDef#define __ADDR_4th_CYCLE ADDR_4TH_CYCLE#define __ADDR_3rd_CYCLE ADDR_3RD_CYCLE#define __ADDR_2nd_CYCLE ADDR_2ND_CYCLE#define __ADDR_1st_CYCLE ADDR_1ST_CYCLE#define __ARRAY_ADDRESS ARRAY_ADDRESS#define NAND_AddressTypedef NAND_AddressTypeDef#define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b#define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b#define HAL_NAND_Write_Page HAL_NAND_Write_Page_8b#define HAL_NAND_Read_Page HAL_NAND_Read_Page_8b#define HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue#define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS#define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS#define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION#define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING#define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING#define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION#define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE#define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE#define KR_KEY_ENABLE IWDG_KEY_ENABLE#define KR_KEY_RELOAD IWDG_KEY_RELOAD#define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE#define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE#define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX#define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX#define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX#define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX#define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX#define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX#define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE#define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE#define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE#define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE#define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE#define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE#define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE#define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE#define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE#define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER#define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD#define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD#define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER#define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED#define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1#define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW#define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1#define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1#define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1#define GET_GPIO_INDEX GPIO_GET_INDEX#define GET_GPIO_SOURCE GPIO_GET_INDEX#define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef#define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE#define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3#define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2#define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9#define OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE#define OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE#define OB_RDP_LEVEL2 OB_RDP_LEVEL_2#define OB_RDP_LEVEL1 OB_RDP_LEVEL_1#define OB_RDP_LEVEL0 OB_RDP_LEVEL_0#define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR#define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET#define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET#define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET#define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET#define OB_WDG_HW OB_IWDG_HW#define OB_WDG_SW OB_IWDG_SW#define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS#define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION#define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO#define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR#define FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST#define FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS#define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS#define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE#define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE#define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA#define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION#define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG#define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR#define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV#define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP#define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS#define FLASH_ERROR_PG HAL_FLASH_ERROR_PROG#define FLASH_ERROR_RD HAL_FLASH_ERROR_RD#define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE#define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN#define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE#define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN#define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE#define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB#define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA#define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB#define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA#define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST#define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST#define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4#define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3#define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2#define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1#define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD#define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD#define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE#define PAGESIZE FLASH_PAGE_SIZE#define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD#define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD#define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE#define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD#define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD#define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE#define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD#define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD#define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE#define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE#define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE#define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG#define OBEX_PCROP OPTIONBYTE_PCROP#define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE#define WRPSTATE_ENABLE OB_WRPSTATE_ENABLE#define WRPSTATE_DISABLE OB_WRPSTATE_DISABLE#define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE#define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES#define TYPEERASE_PAGES FLASH_TYPEERASE_PAGES#define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS#define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD#define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD#define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD#define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE#define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE#define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE#define IS_HAL_REMAPDMA IS_DMA_REMAP#define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6#define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7#define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6#define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76#define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67#define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67#define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7#define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6#define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32#define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2#define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4#define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5#define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4#define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2#define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE#define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE#define DAC_WAVEGENERATION_NONE DAC_WAVE_NONE#define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1#define DAC_WAVE_NOISE DAC_CR_WAVE1_0#define DAC_WAVE_NONE 0x00000000U#define DAC2_CHANNEL_1 DAC_CHANNEL_1#define DAC1_CHANNEL_2 DAC_CHANNEL_2#define DAC1_CHANNEL_1 DAC_CHANNEL_1#define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE#define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE#define HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse#define HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig#define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR#define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7#define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6#define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5#define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4#define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3#define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2#define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1#define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE#define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG#define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1#define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL#define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL#define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC#define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC#define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY#define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY#define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING#define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING#define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING#define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE#define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1#define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11#define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO#define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4declaration of status as __status#define SYSCFG_EXTICR4_EXTI14_PJ 0x0900U#define SYSCFG_EXTICR4_EXTI14_PI 0x0800U#define SYSCFG_EXTICR4_EXTI14_PH 0x0700U#define SYSCFG_EXTICR4_EXTI14_PG 0x0600U#define SYSCFG_EXTICR4_EXTI14_PF 0x0500U#define SYSCFG_EXTICR4_EXTI14_PE 0x0400U#define SYSCFG_EXTICR4_EXTI14_PD 0x0300U#define SYSCFG_EXTICR4_EXTI14_PC 0x0200U#define SYSCFG_EXTICR4_EXTI14_PB 0x0100U#define SYSCFG_EXTICR4_EXTI14_PA 0x0000U#define SYSCFG_EXTICR4_EXTI13_PJ 0x0090U#define SYSCFG_EXTICR4_EXTI13_PI 0x0080U#define SYSCFG_EXTICR4_EXTI13_PH 0x0070U#define SYSCFG_EXTICR4_EXTI13_PG 0x0060U#define SYSCFG_EXTICR4_EXTI13_PF 0x0050U#define SYSCFG_EXTICR4_EXTI13_PE 0x0040U#define SYSCFG_EXTICR4_EXTI13_PD 0x0030U#define SYSCFG_EXTICR4_EXTI13_PC 0x0020U#define SYSCFG_EXTICR4_EXTI13_PB 0x0010U#define SYSCFG_EXTICR4_EXTI13_PA 0x0000U#define SYSCFG_EXTICR4_EXTI12_PJ 0x0009U#define SYSCFG_EXTICR4_EXTI12_PI 0x0008U#define SYSCFG_EXTICR4_EXTI12_PH 0x0007U#define SYSCFG_EXTICR4_EXTI12_PG 0x0006U#define SYSCFG_EXTICR4_EXTI12_PF 0x0005U#define SYSCFG_EXTICR4_EXTI12_PE 0x0004U#define SYSCFG_EXTICR4_EXTI12_PD 0x0003U#define SYSCFG_EXTICR4_EXTI12_PC 0x0002U#define SYSCFG_EXTICR4_EXTI12_PB 0x0001U#define SYSCFG_EXTICR4_EXTI12_PA 0x0000U#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk#define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)#define SYSCFG_EXTICR4_EXTI15_Pos (12U)#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk#define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)#define SYSCFG_EXTICR4_EXTI14_Pos (8U)#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk#define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)#define SYSCFG_EXTICR4_EXTI13_Pos (4U)#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk#define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)#define SYSCFG_EXTICR4_EXTI12_Pos (0U)#define SYSCFG_EXTICR3_EXTI11_PJ 0x9000U#define SYSCFG_EXTICR3_EXTI11_PI 0x8000U#define SYSCFG_EXTICR3_EXTI11_PH 0x7000U#define SYSCFG_EXTICR3_EXTI11_PG 0x6000U#define SYSCFG_EXTICR3_EXTI11_PF 0x5000U#define SYSCFG_EXTICR3_EXTI11_PE 0x4000U#define SYSCFG_EXTICR3_EXTI11_PD 0x3000U#define SYSCFG_EXTICR3_EXTI11_PC 0x2000U#define SYSCFG_EXTICR3_EXTI11_PB 0x1000U#define SYSCFG_EXTICR3_EXTI11_PA 0x0000U#define SYSCFG_EXTICR3_EXTI10_PJ 0x0900U#define SYSCFG_EXTICR3_EXTI10_PI 0x0800U#define SYSCFG_EXTICR3_EXTI10_PH 0x0700U#define SYSCFG_EXTICR3_EXTI10_PG 0x0600U#define SYSCFG_EXTICR3_EXTI10_PF 0x0500U#define SYSCFG_EXTICR3_EXTI10_PE 0x0400U#define SYSCFG_EXTICR3_EXTI10_PD 0x0300U#define SYSCFG_EXTICR3_EXTI10_PC 0x0200U#define SYSCFG_EXTICR3_EXTI10_PB 0x0100U#define SYSCFG_EXTICR3_EXTI10_PA 0x0000U#define SYSCFG_EXTICR3_EXTI9_PJ 0x0090U#define SYSCFG_EXTICR3_EXTI9_PI 0x0080U#define SYSCFG_EXTICR3_EXTI9_PH 0x0070U#define SYSCFG_EXTICR3_EXTI9_PG 0x0060U#define SYSCFG_EXTICR3_EXTI9_PF 0x0050U#define SYSCFG_EXTICR3_EXTI9_PE 0x0040U#define SYSCFG_EXTICR3_EXTI9_PD 0x0030U#define SYSCFG_EXTICR3_EXTI9_PC 0x0020U#define SYSCFG_EXTICR3_EXTI9_PB 0x0010U#define SYSCFG_EXTICR3_EXTI9_PA 0x0000U#define SYSCFG_EXTICR3_EXTI8_PJ 0x0009U#define SYSCFG_EXTICR3_EXTI8_PI 0x0008U#define SYSCFG_EXTICR3_EXTI8_PH 0x0007U#define SYSCFG_EXTICR3_EXTI8_PG 0x0006U#define SYSCFG_EXTICR3_EXTI8_PF 0x0005U#define SYSCFG_EXTICR3_EXTI8_PE 0x0004U#define SYSCFG_EXTICR3_EXTI8_PD 0x0003U#define SYSCFG_EXTICR3_EXTI8_PC 0x0002U#define SYSCFG_EXTICR3_EXTI8_PB 0x0001U#define SYSCFG_EXTICR3_EXTI8_PA 0x0000U#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk#define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)#define SYSCFG_EXTICR3_EXTI11_Pos (12U)#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk#define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)#define SYSCFG_EXTICR3_EXTI10_Pos (8U)#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk#define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)#define SYSCFG_EXTICR3_EXTI9_Pos (4U)#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk#define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)#define SYSCFG_EXTICR3_EXTI8_Pos (0U)#define SYSCFG_EXTICR2_EXTI7_PK 0xA000U#define SYSCFG_EXTICR2_EXTI7_PJ 0x9000U#define SYSCFG_EXTICR2_EXTI7_PI 0x8000U#define SYSCFG_EXTICR2_EXTI7_PH 0x7000U#define SYSCFG_EXTICR2_EXTI7_PG 0x6000U#define SYSCFG_EXTICR2_EXTI7_PF 0x5000U#define SYSCFG_EXTICR2_EXTI7_PE 0x4000U#define SYSCFG_EXTICR2_EXTI7_PD 0x3000U#define SYSCFG_EXTICR2_EXTI7_PC 0x2000U#define SYSCFG_EXTICR2_EXTI7_PB 0x1000U#define SYSCFG_EXTICR2_EXTI7_PA 0x0000U#define SYSCFG_EXTICR2_EXTI6_PK 0x0A00U#define SYSCFG_EXTICR2_EXTI6_PJ 0x0900U#define SYSCFG_EXTICR2_EXTI6_PI 0x0800U#define SYSCFG_EXTICR2_EXTI6_PH 0x0700U#define SYSCFG_EXTICR2_EXTI6_PG 0x0600U#define SYSCFG_EXTICR2_EXTI6_PF 0x0500U#define SYSCFG_EXTICR2_EXTI6_PE 0x0400U#define SYSCFG_EXTICR2_EXTI6_PD 0x0300U#define SYSCFG_EXTICR2_EXTI6_PC 0x0200U#define SYSCFG_EXTICR2_EXTI6_PB 0x0100U#define SYSCFG_EXTICR2_EXTI6_PA 0x0000U#define SYSCFG_EXTICR2_EXTI5_PK 0x00A0U#define SYSCFG_EXTICR2_EXTI5_PJ 0x0090U#define SYSCFG_EXTICR2_EXTI5_PI 0x0080U#define SYSCFG_EXTICR2_EXTI5_PH 0x0070U#define SYSCFG_EXTICR2_EXTI5_PG 0x0060U#define SYSCFG_EXTICR2_EXTI5_PF 0x0050U#define SYSCFG_EXTICR2_EXTI5_PE 0x0040U#define SYSCFG_EXTICR2_EXTI5_PD 0x0030U#define SYSCFG_EXTICR2_EXTI5_PC 0x0020U#define SYSCFG_EXTICR2_EXTI5_PB 0x0010U#define SYSCFG_EXTICR2_EXTI5_PA 0x0000U#define SYSCFG_EXTICR2_EXTI4_PK 0x000AU#define SYSCFG_EXTICR2_EXTI4_PJ 0x0009U#define SYSCFG_EXTICR2_EXTI4_PI 0x0008U#define SYSCFG_EXTICR2_EXTI4_PH 0x0007U#define SYSCFG_EXTICR2_EXTI4_PG 0x0006U#define SYSCFG_EXTICR2_EXTI4_PF 0x0005U#define SYSCFG_EXTICR2_EXTI4_PE 0x0004U#define SYSCFG_EXTICR2_EXTI4_PD 0x0003U#define SYSCFG_EXTICR2_EXTI4_PC 0x0002U#define SYSCFG_EXTICR2_EXTI4_PB 0x0001U#define SYSCFG_EXTICR2_EXTI4_PA 0x0000U#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk#define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)#define SYSCFG_EXTICR2_EXTI7_Pos (12U)#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk#define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)#define SYSCFG_EXTICR2_EXTI6_Pos (8U)#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk#define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)#define SYSCFG_EXTICR2_EXTI5_Pos (4U)#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk#define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)#define SYSCFG_EXTICR2_EXTI4_Pos (0U)#define SYSCFG_EXTICR1_EXTI3_PK 0xA000U#define SYSCFG_EXTICR1_EXTI3_PJ 0x9000U#define SYSCFG_EXTICR1_EXTI3_PI 0x8000U#define SYSCFG_EXTICR1_EXTI3_PH 0x7000U#define SYSCFG_EXTICR1_EXTI3_PG 0x6000U#define SYSCFG_EXTICR1_EXTI3_PF 0x5000U#define SYSCFG_EXTICR1_EXTI3_PE 0x4000U#define SYSCFG_EXTICR1_EXTI3_PD 0x3000U#define SYSCFG_EXTICR1_EXTI3_PC 0x2000U#define SYSCFG_EXTICR1_EXTI3_PB 0x1000U#define SYSCFG_EXTICR1_EXTI3_PA 0x0000U#define SYSCFG_EXTICR1_EXTI2_PK 0x0A00U#define SYSCFG_EXTICR1_EXTI2_PJ 0x0900U#define SYSCFG_EXTICR1_EXTI2_PI 0x0800U#define SYSCFG_EXTICR1_EXTI2_PH 0x0700U#define SYSCFG_EXTICR1_EXTI2_PG 0x0600U#define SYSCFG_EXTICR1_EXTI2_PF 0x0500U#define SYSCFG_EXTICR1_EXTI2_PE 0x0400U#define SYSCFG_EXTICR1_EXTI2_PD 0x0300U#define SYSCFG_EXTICR1_EXTI2_PC 0x0200U#define SYSCFG_EXTICR1_EXTI2_PB 0x0100U#define SYSCFG_EXTICR1_EXTI2_PA 0x0000U#define SYSCFG_EXTICR1_EXTI1_PK 0x00A0U#define SYSCFG_EXTICR1_EXTI1_PJ 0x0090U#define SYSCFG_EXTICR1_EXTI1_PI 0x0080U#define SYSCFG_EXTICR1_EXTI1_PH 0x0070U#define SYSCFG_EXTICR1_EXTI1_PG 0x0060U#define SYSCFG_EXTICR1_EXTI1_PF 0x0050U#define SYSCFG_EXTICR1_EXTI1_PE 0x0040U#define SYSCFG_EXTICR1_EXTI1_PD 0x0030U#define SYSCFG_EXTICR1_EXTI1_PC 0x0020U#define SYSCFG_EXTICR1_EXTI1_PB 0x0010U#define SYSCFG_EXTICR1_EXTI1_PA 0x0000U#define SYSCFG_EXTICR1_EXTI0_PK 0x000AU#define SYSCFG_EXTICR1_EXTI0_PJ 0x0009U#define SYSCFG_EXTICR1_EXTI0_PI 0x0008U#define SYSCFG_EXTICR1_EXTI0_PH 0x0007U#define SYSCFG_EXTICR1_EXTI0_PG 0x0006U#define SYSCFG_EXTICR1_EXTI0_PF 0x0005U#define SYSCFG_EXTICR1_EXTI0_PE 0x0004U#define SYSCFG_EXTICR1_EXTI0_PD 0x0003U#define SYSCFG_EXTICR1_EXTI0_PC 0x0002U#define SYSCFG_EXTICR1_EXTI0_PB 0x0001U#define SYSCFG_EXTICR1_EXTI0_PA 0x0000U#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk#define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)#define SYSCFG_EXTICR1_EXTI3_Pos (12U)#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk#define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)#define SYSCFG_EXTICR1_EXTI2_Pos (8U)#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk#define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)#define SYSCFG_EXTICR1_EXTI1_Pos (4U)#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk#define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)#define SYSCFG_EXTICR1_EXTI0_Pos (0U)#define SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk#define SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)#define SYSCFG_PMC_MII_RMII_SEL_Pos (23U)#define SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk#define SYSCFG_PMC_ADC3DC2_Msk (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)#define SYSCFG_PMC_ADC3DC2_Pos (18U)#define SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk#define SYSCFG_PMC_ADC2DC2_Msk (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)#define SYSCFG_PMC_ADC2DC2_Pos (17U)#define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk#define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)#define SYSCFG_PMC_ADC1DC2_Pos (16U)#define SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk#define SYSCFG_PMC_ADCxDC2_Msk (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)#define SYSCFG_PMC_ADCxDC2_Pos (16U)#define SYSCFG_PMC_I2C_PB9_FMP SYSCFG_PMC_I2C_PB9_FMP_Msk#define SYSCFG_PMC_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)#define SYSCFG_PMC_I2C_PB9_FMP_Pos (7U)#define SYSCFG_PMC_I2C_PB8_FMP SYSCFG_PMC_I2C_PB8_FMP_Msk#define SYSCFG_PMC_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)#define SYSCFG_PMC_I2C_PB8_FMP_Pos (6U)#define SYSCFG_PMC_I2C_PB7_FMP SYSCFG_PMC_I2C_PB7_FMP_Msk#define SYSCFG_PMC_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)#define SYSCFG_PMC_I2C_PB7_FMP_Pos (5U)#define SYSCFG_PMC_I2C_PB6_FMP SYSCFG_PMC_I2C_PB6_FMP_Msk#define SYSCFG_PMC_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)#define SYSCFG_PMC_I2C_PB6_FMP_Pos (4U)#define SYSCFG_PMC_I2C4_FMP SYSCFG_PMC_I2C4_FMP_Msk#define SYSCFG_PMC_I2C4_FMP_Msk (0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)#define SYSCFG_PMC_I2C4_FMP_Pos (3U)#define SYSCFG_PMC_I2C3_FMP SYSCFG_PMC_I2C3_FMP_Msk#define SYSCFG_PMC_I2C3_FMP_Msk (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)#define SYSCFG_PMC_I2C3_FMP_Pos (2U)#define SYSCFG_PMC_I2C2_FMP SYSCFG_PMC_I2C2_FMP_Msk#define SYSCFG_PMC_I2C2_FMP_Msk (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)#define SYSCFG_PMC_I2C2_FMP_Pos (1U)#define SYSCFG_PMC_I2C1_FMP SYSCFG_PMC_I2C1_FMP_Msk#define SYSCFG_PMC_I2C1_FMP_Msk (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)#define SYSCFG_PMC_I2C1_FMP_Pos (0U)#define SYSCFG_MEMRMP_SWP_FMC_1 (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC_0 (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk#define SYSCFG_MEMRMP_SWP_FMC_Msk (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC_Pos (10U)#define SYSCFG_MEMRMP_SWP_FB SYSCFG_MEMRMP_SWP_FB_Msk#define SYSCFG_MEMRMP_SWP_FB_Msk (0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)#define SYSCFG_MEMRMP_SWP_FB_Pos (8U)#define SYSCFG_MEMRMP_MEM_BOOT SYSCFG_MEMRMP_MEM_BOOT_Msk#define SYSCFG_MEMRMP_MEM_BOOT_Msk (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)#define SYSCFG_MEMRMP_MEM_BOOT_Pos (0U)#define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk#define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)#define SPI_I2SPR_MCKOE_Pos (9U)#define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk#define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)#define SPI_I2SPR_ODD_Pos (8U)#define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk#define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)#define SPI_I2SPR_I2SDIV_Pos (0U)#define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk#define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)#define SPI_I2SCFGR_ASTRTEN_Pos (12U)#define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk#define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)#define SPI_I2SCFGR_I2SMOD_Pos (11U)#define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk#define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)#define SPI_I2SCFGR_I2SE_Pos (10U)#define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk#define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG_Pos (8U)#define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk#define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)#define SPI_I2SCFGR_PCMSYNC_Pos (7U)#define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk#define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD_Pos (4U)#define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk#define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)#define SPI_I2SCFGR_CKPOL_Pos (3U)#define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk#define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN_Pos (1U)#define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk#define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)#define SPI_I2SCFGR_CHLEN_Pos (0U)#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk#define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)#define SPI_TXCRCR_TXCRC_Pos (0U)#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk#define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)#define SPI_RXCRCR_RXCRC_Pos (0U)#define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk#define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)#define SPI_CRCPR_CRCPOLY_Pos (0U)#define SPI_DR_DR SPI_DR_DR_Msk#define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)#define SPI_DR_DR_Pos (0U)#define SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL SPI_SR_FTLVL_Msk#define SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL_Pos (11U)#define SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL SPI_SR_FRLVL_Msk#define SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL_Pos (9U)#define SPI_SR_FRE SPI_SR_FRE_Msk#define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)#define SPI_SR_FRE_Pos (8U)#define SPI_SR_BSY SPI_SR_BSY_Msk#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)#define SPI_SR_BSY_Pos (7U)#define SPI_SR_OVR SPI_SR_OVR_Msk#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)#define SPI_SR_OVR_Pos (6U)#define SPI_SR_MODF SPI_SR_MODF_Msk#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)#define SPI_SR_MODF_Pos (5U)#define SPI_SR_CRCERR SPI_SR_CRCERR_Msk#define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)#define SPI_SR_CRCERR_Pos (4U)#define SPI_SR_UDR SPI_SR_UDR_Msk#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)#define SPI_SR_UDR_Pos (3U)#define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk#define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)#define SPI_SR_CHSIDE_Pos (2U)#define SPI_SR_TXE SPI_SR_TXE_Msk#define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)#define SPI_SR_TXE_Pos (1U)#define SPI_SR_RXNE SPI_SR_RXNE_Msk#define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)#define SPI_SR_RXNE_Pos (0U)#define SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk#define SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos)#define SPI_CR2_LDMATX_Pos (14U)#define SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk#define SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos)#define SPI_CR2_LDMARX_Pos (13U)#define SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk#define SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos)#define SPI_CR2_FRXTH_Pos (12U)#define SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS SPI_CR2_DS_Msk#define SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_Pos (8U)#define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk#define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)#define SPI_CR2_TXEIE_Pos (7U)#define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk#define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)#define SPI_CR2_RXNEIE_Pos (6U)#define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk#define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)#define SPI_CR2_ERRIE_Pos (5U)#define SPI_CR2_FRF SPI_CR2_FRF_Msk#define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)#define SPI_CR2_FRF_Pos (4U)#define SPI_CR2_NSSP SPI_CR2_NSSP_Msk#define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos)#define SPI_CR2_NSSP_Pos (3U)#define SPI_CR2_SSOE SPI_CR2_SSOE_Msk#define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)#define SPI_CR2_SSOE_Pos (2U)#define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk#define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)#define SPI_CR2_TXDMAEN_Pos (1U)#define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk#define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)#define SPI_CR2_RXDMAEN_Pos (0U)#define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk#define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)#define SPI_CR1_BIDIMODE_Pos (15U)#define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk#define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)#define SPI_CR1_BIDIOE_Pos (14U)#define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk#define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)#define SPI_CR1_CRCEN_Pos (13U)#define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk#define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)#define SPI_CR1_CRCNEXT_Pos (12U)#define SPI_CR1_CRCL SPI_CR1_CRCL_Msk#define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos)#define SPI_CR1_CRCL_Pos (11U)#define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk#define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)#define SPI_CR1_RXONLY_Pos (10U)#define SPI_CR1_SSM SPI_CR1_SSM_Msk#define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)#define SPI_CR1_SSM_Pos (9U)#define SPI_CR1_SSI SPI_CR1_SSI_Msk#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)#define SPI_CR1_SSI_Pos (8U)#define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk#define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)#define SPI_CR1_LSBFIRST_Pos (7U)#define SPI_CR1_SPE SPI_CR1_SPE_Msk#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)#define SPI_CR1_SPE_Pos (6U)#define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR SPI_CR1_BR_Msk#define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_Pos (3U)#define SPI_CR1_MSTR SPI_CR1_MSTR_Msk#define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)#define SPI_CR1_MSTR_Pos (2U)#define SPI_CR1_CPOL SPI_CR1_CPOL_Msk#define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)#define SPI_CR1_CPOL_Pos (1U)#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)#define SPI_CR1_CPHA_Pos (0U)#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)#define SDMMC_FIFO_FIFODATA_Pos (0U)#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk#define SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos)#define SDMMC_MASK_SDIOITIE_Pos (22U)#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk#define SDMMC_MASK_RXDAVLIE_Msk (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)#define SDMMC_MASK_RXDAVLIE_Pos (21U)#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk#define SDMMC_MASK_TXDAVLIE_Msk (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)#define SDMMC_MASK_TXDAVLIE_Pos (20U)#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk#define SDMMC_MASK_RXFIFOEIE_Msk (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)#define SDMMC_MASK_RXFIFOEIE_Pos (19U)#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk#define SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)#define SDMMC_MASK_TXFIFOEIE_Pos (18U)#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk#define SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)#define SDMMC_MASK_RXFIFOFIE_Pos (17U)#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk#define SDMMC_MASK_TXFIFOFIE_Msk (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)#define SDMMC_MASK_TXFIFOFIE_Pos (16U)#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk#define SDMMC_MASK_RXACTIE_Msk (0x1UL << SDMMC_MASK_RXACTIE_Pos)#define SDMMC_MASK_RXACTIE_Pos (13U)#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk#define SDMMC_MASK_TXACTIE_Msk (0x1UL << SDMMC_MASK_TXACTIE_Pos)#define SDMMC_MASK_TXACTIE_Pos (12U)#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk#define SDMMC_MASK_CMDACTIE_Msk (0x1UL << SDMMC_MASK_CMDACTIE_Pos)#define SDMMC_MASK_CMDACTIE_Pos (11U)#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk#define SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)#define SDMMC_MASK_DBCKENDIE_Pos (10U)#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk#define SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos)#define SDMMC_MASK_DATAENDIE_Pos (8U)#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk#define SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)#define SDMMC_MASK_CMDSENTIE_Pos (7U)#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk#define SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)#define SDMMC_MASK_CMDRENDIE_Pos (6U)#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk#define SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)#define SDMMC_MASK_RXOVERRIE_Pos (5U)#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk#define SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)#define SDMMC_MASK_TXUNDERRIE_Pos (4U)#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk#define PHY_SPEED_STATUS ((uint16_t)0x0002U)#define PHY_LINK_STATUS ((uint16_t)0x0001U)#define PHY_MISR ((uint16_t)0x0012U)#define PHY_MICR ((uint16_t)0x0011U)#define PHY_SR ((uint16_t)0x0010U)#define PHY_JABBER_DETECTION ((uint16_t)0x0002U)#define PHY_LINKED_STATUS ((uint16_t)0x0004U)#define PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020U)#define PHY_ISOLATE ((uint16_t)0x0400U)#define PHY_POWERDOWN ((uint16_t)0x0800U)#define PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U)#define PHY_AUTONEGOTIATION ((uint16_t)0x1000U)#define PHY_HALFDUPLEX_10M ((uint16_t)0x0000U)#define PHY_FULLDUPLEX_10M ((uint16_t)0x0100U)#define PHY_HALFDUPLEX_100M ((uint16_t)0x2000U)#define PHY_FULLDUPLEX_100M ((uint16_t)0x2100U)#define PHY_LOOPBACK ((uint16_t)0x4000U)#define PHY_RESET ((uint16_t)0x8000U)#define PHY_BSR ((uint16_t)0x0001U)#define PHY_BCR ((uint16_t)0x0000U)#define PHY_WRITE_TO 0x0000FFFFU#define PHY_READ_TO 0x0000FFFFU#define PHY_CONFIG_DELAY 0x00000FFFU#define PHY_RESET_DELAY (0x000000FFU)#define DP83848_PHY_ADDRESS 0x01U#define ETH_TXBUFNB 4U#define ETH_RXBUFNB 4U#define ETH_TX_BUF_SIZE 1528U#define ETH_RX_BUF_SIZE 1528U#define ETH_MAC_ADDR5 ((uint8_t)0x00)#define ETH_MAC_ADDR4 ((uint8_t)0x00)#define ETH_MAC_ADDR3 ((uint8_t)0x00)#define ETH_MAC_ADDR2 ((uint8_t)0x00)#define ETH_MAC_ADDR1 ((uint8_t)0x00)#define ETH_MAC_ADDR0 ((uint8_t)0x02)#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U#define USE_HAL_USART_REGISTER_CALLBACKS 0U#define USE_HAL_SPI_REGISTER_CALLBACKS 0U#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0U#define USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U#define USE_HAL_RTC_REGISTER_CALLBACKS 0U#define USE_HAL_RNG_REGISTER_CALLBACKS 0U#define USE_HAL_QSPI_REGISTER_CALLBACKS 0U#define USE_HAL_PCD_REGISTER_CALLBACKS 0U#define USE_HAL_NAND_REGISTER_CALLBACKS 0U#define USE_HAL_MMC_REGISTER_CALLBACKS 0U#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U#define USE_HAL_JPEG_REGISTER_CALLBACKS 0U#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U#define USE_HAL_I2S_REGISTER_CALLBACKS 0U#define USE_HAL_HCD_REGISTER_CALLBACKS 0U#define USE_HAL_HASH_REGISTER_CALLBACKS 0U#define USE_HAL_DFSDM_REGISTER_CALLBACKS 0U#define USE_HAL_DAC_REGISTER_CALLBACKS 0U#define USE_HAL_CRYP_REGISTER_CALLBACKS 0U#define USE_HAL_CEC_REGISTER_CALLBACKS 0U#define USE_HAL_CAN_REGISTER_CALLBACKS 0U#define ART_ACCELERATOR_ENABLE 1U#define PREFETCH_ENABLE 1U#define TICK_INT_PRIORITY 0x0FU#define VDD_VALUE 3300U#define EXTERNAL_CLOCK_VALUE 12288000U#define LSE_STARTUP_TIMEOUT 5000U#define LSE_VALUE 32768U#define LSI_VALUE 32000U#define HSI_VALUE 16000000U#define HSE_STARTUP_TIMEOUT 100U#define HSE_VALUE 25000000U#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ))#define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CBR, SYSCFG_CBR_PVDL)#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() SET_BIT(SYSCFG->CBR, SYSCFG_CBR_CLL)#define __HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_BOOT)#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_SWP_FMC); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_SWP_FMC_0); }while(0);#define __HAL_SYSCFG_REMAPMEMORY_FMC() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_SWP_FMC))#define __HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP))#define __HAL_DBGMCU_UNFREEZE_CAN2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP))#define __HAL_DBGMCU_UNFREEZE_CAN1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP))#define __HAL_DBGMCU_UNFREEZE_I2C4_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_IWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP))#define __HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP))#define __HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP))#define __HAL_DBGMCU_UNFREEZE_LPTIM1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_LPTIM1_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM14() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM13() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM7() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM6() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM5() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM4() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP))#define __HAL_DBGMCU_FREEZE_TIM11() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP))#define __HAL_DBGMCU_FREEZE_TIM10() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP))#define __HAL_DBGMCU_FREEZE_TIM9() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP))#define __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP))#define __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP))#define __HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP))#define __HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP))#define __HAL_DBGMCU_FREEZE_I2C4_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_IWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP))#define __HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP))#define __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP))#define __HAL_DBGMCU_FREEZE_LPTIM1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_LPTIM1_STOP))#define __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP))#define __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP))#define __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP))#define __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP))#define __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP))#define __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP))#define __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP))#define __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP))#define __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP))#define SYSCFG_MEM_BOOT_ADD1 SYSCFG_MEMRMP_MEM_BOOT#define SYSCFG_MEM_BOOT_ADD0 ((uint32_t)0x00000000U)#define HAL_TIMEOUT_DMA_ABORT ((uint32_t)5)#define DMA2D_TIMEOUT_SUSPEND (1000U)#define DMA2D_TIMEOUT_ABORT (1000U)#define DSI_TIMEOUT_VALUE ((uint32_t)1000U)#define DSI_ERROR_ACK_MASK (DSI_ISR0_AE0 | DSI_ISR0_AE1 | DSI_ISR0_AE2 | DSI_ISR0_AE3 | DSI_ISR0_AE4 | DSI_ISR0_AE5 | DSI_ISR0_AE6 | DSI_ISR0_AE7 | DSI_ISR0_AE8 | DSI_ISR0_AE9 | DSI_ISR0_AE10 | DSI_ISR0_AE11 | DSI_ISR0_AE12 | DSI_ISR0_AE13 | DSI_ISR0_AE14 | DSI_ISR0_AE15)#define DSI_ERROR_PHY_MASK (DSI_ISR0_PE0 | DSI_ISR0_PE1 | DSI_ISR0_PE2 | DSI_ISR0_PE3 | DSI_ISR0_PE4)#define DSI_ERROR_TX_MASK DSI_ISR1_TOHSTX#define DSI_ERROR_RX_MASK DSI_ISR1_TOLPRX#define DSI_ERROR_ECC_MASK (DSI_ISR1_ECCSE | DSI_ISR1_ECCME)#define DSI_ERROR_CRC_MASK DSI_ISR1_CRCE#define DSI_ERROR_PSE_MASK DSI_ISR1_PSE#define DSI_ERROR_EOT_MASK DSI_ISR1_EOTPE#define DSI_ERROR_OVF_MASK DSI_ISR1_LPWRE#define DSI_ERROR_GEN_MASK (DSI_ISR1_GCWRE | DSI_ISR1_GPWRE | DSI_ISR1_GPTXE | DSI_ISR1_GPRDE | DSI_ISR1_GPRXE)#define INCR_TX_DESC_INDEX(inx,offset) do { (inx) += (offset); if ((inx) >= (uint32_t)ETH_TX_DESC_CNT){ (inx) = ((inx) - (uint32_t)ETH_TX_DESC_CNT);} } while (0)#define ETH_MAC_ADDR_HBASE (uint32_t)(ETH_MAC_BASE + 0x40U)#define ETH_MAC_ADDR_LBASE (uint32_t)(ETH_MAC_BASE + 0x44U)#define ETH_DMAOMR_CLEAR_MASK 0xF8DE3F23U#define ETH_REG_WRITE_DELAY 0x00000001U#define ETH_MACCR_CLEAR_MASK 0xFD20810FU#define ETH_MACFCR_CLEAR_MASK 0x0000FF41U#define ETH_MACPMTCSR_MASK (ETH_MACPMTCSR_PD | ETH_MACPMTCSR_WFE | ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU)#define ETH_MACFFR_MASK 0x800007FFU#define ETH_MACMIIAR_CR_MASK 0xFFFFFFE3U#define ETH_DMARXDESC_ERRORS_MASK ((uint32_t)(ETH_DMARXDESC_DBE | ETH_DMARXDESC_RE | ETH_DMARXDESC_OE | ETH_DMARXDESC_RWT | ETH_DMARXDESC_LC | ETH_DMARXDESC_CE | ETH_DMARXDESC_DE | ETH_DMARXDESC_IPV4HCE))#define INCR_RX_DESC_INDEX(inx,offset) do { (inx) += (offset); if ((inx) >= (uint32_t)ETH_RX_DESC_CNT){ (inx) = ((inx) - (uint32_t)ETH_RX_DESC_CNT);} } while (0)#define ETH_DMARXDESC_FRAMELENGTHSHIFT 16U#define ETH_SWRESET_TIMEOUT 500U#define ETH_PTPTSLR_VALUE 0xBB9ACA00U#define ETH_PTPTSHR_VALUE 0xFFFFFFFFU#define ETH_MACTSCR_MASK 0x0087FF2FU#define ETH_MAC_US_TICK 1000000U#define ETH_MDIO_BUS_TIMEOUT 1000U#define ETH_DMACRCR_MASK 0x803F0000U#define ETH_DMACTCR_MASK 0x003F1010U#define ETH_DMACCR_MASK 0x00013FFFU#define ETH_DMASBMR_MASK 0x0000D001U#define ETH_DMAMR_MASK 0x00007802U#define ETH_MTLRQOMR_MASK 0x0000007BU#define ETH_MTLTQOMR_MASK 0x00000072U#define ETH_MACRFCR_MASK 0x00000003U#define ETH_MACTFCR_MASK 0xFFFF00F2U#define ETH_MACWTR_MASK 0x0000010FU#define ETH_MACECR_MASK 0x3F077FFFU#define ETH_MACCR_MASK 0xFFFB7F7CU#define FLASH_TIMEOUT_VALUE ((uint32_t)50000U)#define SECTOR_MASK ((uint32_t)0xFFFFFF07U)#define FLASH_TIMEOUT_VALUE 50000U#define SECTOR_MASK 0xFFFFFF07U#define GPIO_NUMBER ((uint32_t)16U)#define I2C_XFER_TX_IT (uint16_t)(0x0001U)#define I2C_XFER_RX_IT (uint16_t)(0x0002U)#define I2C_XFER_LISTEN_IT (uint16_t)(0x8000U)#define I2C_XFER_ERROR_IT (uint16_t)(0x0010U)#define I2C_XFER_CPLT_IT (uint16_t)(0x0020U)#define I2C_XFER_RELOAD_IT (uint16_t)(0x0040U)#define I2C_TIMEOUT_STOPF (25U)#define I2C_GET_DMA_REMAIN_DATA(__HANDLE__) __HAL_DMA_GET_COUNTER(__HANDLE__)#define I2C_NO_OPTION_FRAME (0xFFFF0000U)#define MAX_NBYTE_SIZE 255U#define I2C_STATE_NONE ((uint32_t)(HAL_I2C_MODE_NONE))#define I2C_STATE_MASTER_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER))#define I2C_STATE_MSK ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | (uint32_t)HAL_I2C_STATE_BUSY_RX) & (uint32_t)(~((uint32_t)HAL_I2C_STATE_READY))))#define I2C_STATE_SLAVE_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE))#define I2C_STATE_MASTER_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER))#define I2C_STATE_SLAVE_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE))#define SLAVE_ADDR_MSK 0x06U#define SLAVE_ADDR_SHIFT 7U#define I2C_TIMEOUT_BUSY (25U)#define TIMING_CLEAR_MASK (0xF0FFFFFFU)#define I2C_STATE_MEM_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM))#define I2C_STATE_MEM_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM))#define I2C_TIMEOUT_FLAG (25U)#define I2C_TIMEOUT_TXIS (25U)#define I2C_TIMEOUT_TCR (25U)#define I2C_TIMEOUT_TC (25U)#define I2C_TIMEOUT_RXNE (25U)#define I2C_TIMEOUT_DIR (25U)#define I2C_TIMEOUT_ADDR (10000U)#define LTDC_TIMEOUT_VALUE ((uint32_t)100U)#define PWR_EWUP_MASK ((uint32_t)0x00003F00)#define PVD_MODE_IT ((uint32_t)0x00010000U)#define PVD_MODE_EVT ((uint32_t)0x00020000U)#define PVD_RISING_EDGE ((uint32_t)0x00000001U)#define PVD_FALLING_EDGE ((uint32_t)0x00000002U)#define PWR_VOSRDY_TIMEOUT_VALUE 1000#define PWR_UDERDRIVE_TIMEOUT_VALUE 1000#define PWR_OVERDRIVE_TIMEOUT_VALUE 1000#define PWR_BKPREG_TIMEOUT_VALUE 1000#define MCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define MCO1_PIN GPIO_PIN_8#define MCO1_GPIO_PORT GPIOA#define MCO2_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define MCO2_PIN GPIO_PIN_9#define MCO2_GPIO_PORT GPIOC#define USART_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8))#define USART_CR3_FIELDS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT))#define UART_BRR_MIN 0x10U#define UART_BRR_MAX 0x0000FFFFU#define SDTR_CLEAR_MASK ((uint32_t)(FMC_SDTR1_TMRD | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | FMC_SDTR1_TRC | FMC_SDTR1_TWR | FMC_SDTR1_TRP | FMC_SDTR1_TRCD))#define SDCR_CLEAR_MASK ((uint32_t)(FMC_SDCR1_NC | FMC_SDCR1_NR | FMC_SDCR1_MWID | FMC_SDCR1_NB | FMC_SDCR1_CAS | FMC_SDCR1_WP | FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE))#define PATT_CLEAR_MASK ((uint32_t)(FMC_PATT_ATTSET3 | FMC_PATT_ATTWAIT3 | FMC_PATT_ATTHOLD3 | FMC_PATT_ATTHIZ3))#define PMEM_CLEAR_MASK ((uint32_t)(FMC_PMEM_MEMSET3 | FMC_PMEM_MEMWAIT3 | FMC_PMEM_MEMHOLD3 | FMC_PMEM_MEMHIZ3))#define PCR_CLEAR_MASK ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN | FMC_PCR_PTYP | FMC_PCR_PWID | FMC_PCR_ECCEN | FMC_PCR_TCLR | FMC_PCR_TAR | FMC_PCR_ECCPS))#define BWTR_CLEAR_MASK ((uint32_t)(FMC_BWTR1_ADDSET | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD))#define BTR_CLEAR_MASK ((uint32_t)(FMC_BTR1_ADDSET | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | FMC_BTR1_ACCMOD))#define S_ISSOCK(m) (((m)&_IFMT) == _IFSOCK)#define S_ISLNK(m) (((m)&_IFMT) == _IFLNK)#define S_ISREG(m) (((m)&_IFMT) == _IFREG)#define S_ISFIFO(m) (((m)&_IFMT) == _IFIFO)#define S_ISDIR(m) (((m)&_IFMT) == _IFDIR)#define S_ISCHR(m) (((m)&_IFMT) == _IFCHR)#define S_ISBLK(m) (((m)&_IFMT) == _IFBLK)#define DEFFILEMODE (S_IRUSR | S_IWUSR | S_IRGRP | S_IWGRP | S_IROTH | S_IWOTH)#define ALLPERMS (S_ISUID | S_ISGID | S_ISVTX | S_IRWXU | S_IRWXG | S_IRWXO)#define ACCESSPERMS (S_IRWXU | S_IRWXG | S_IRWXO)#define S_IXOTH 0000001#define S_IWOTH 0000002#define S_IROTH 0000004#define S_IRWXO (S_IROTH | S_IWOTH | S_IXOTH)#define S_IXGRP 0000010#define S_IWGRP 0000020#define S_IRGRP 0000040#define S_IRWXG (S_IRGRP | S_IWGRP | S_IXGRP)#define S_IXUSR 0000100#define S_IWUSR 0000200#define S_IRUSR 0000400#define S_IRWXU (S_IRUSR | S_IWUSR | S_IXUSR)#define S_IFIFO _IFIFO#define S_IFSOCK _IFSOCK#define S_IFLNK _IFLNK#define S_IFREG _IFREG#define S_IFBLK _IFBLK#define S_IFCHR _IFCHR#define S_IFDIR _IFDIR#define S_IFMT _IFMT#define S_ENFMT 0002000#define S_IEXEC 0000100#define S_IWRITE 0000200#define S_IREAD 0000400#define S_ISVTX 0001000#define S_ISGID 0002000#define S_ISUID 0004000#define S_BLKSIZE 1024#define _IFIFO 0010000#define _IFSOCK 0140000#define _IFLNK 0120000#define _IFREG 0100000#define _IFBLK 0060000#define _IFCHR 0020000#define _IFDIR 0040000#define _IFMT 0170000#define st_mtime st_mtim.tv_sec#define st_ctime st_ctim.tv_sec#define st_atime st_atim.tv_sec#define LOCK_UN 0x08#define LOCK_NB 0x04#define LOCK_EX 0x02#define LOCK_SH 0x01#define AT_REMOVEDIR 8#define AT_SYMLINK_FOLLOW 4#define AT_SYMLINK_NOFOLLOW 2#define AT_EACCESS 1#define AT_FDCWD -2#define F_UNLKSYS 4#define F_UNLCK 3#define F_WRLCK 2#define F_RDLCK 1#define F_DUPFD_CLOEXEC 14#define F_RSETLKW 13#define F_CNVT 12#define F_RSETLK 11#define F_RGETLK 10#define F_SETLKW 9#define F_SETLK 8#define F_GETLK 7#define F_SETOWN 6#define F_GETOWN 5#define F_SETFD 2#define F_GETFD 1#define F_DUPFD 0#define FD_CLOEXEC 1#define FNONBLOCK _FNONBLOCK#define FNOCTTY _FNOCTTY#define FEXCL _FEXCL#define FTRUNC _FTRUNC#define FCREAT _FCREAT#define FOPEN _FOPEN#define FEXLOCK _FEXLOCK#define FSHLOCK _FSHLOCK#define FDEFER _FDEFER#define FMARK _FMARK#define FWRITE _FWRITE#define FREAD _FREAD#define FNDELAY _FNDELAY#define FNONBIO _FNONBLOCK#define FNBIO _FNBIO#define FASYNC _FASYNC#define FSYNC _FSYNC#define FAPPEND _FAPPEND#define O_DIRECT _FDIRECT#define O_SEARCH _FEXECSRCH#define O_EXEC _FEXECSRCH#define O_DIRECTORY _FDIRECTORY#define O_NOFOLLOW _FNOFOLLOW#define O_CLOEXEC _FNOINHERIT#define O_NOCTTY _FNOCTTY#define O_NONBLOCK _FNONBLOCK#define O_SYNC _FSYNC#define O_EXCL _FEXCL#define O_TRUNC _FTRUNC#define O_CREAT _FCREAT#define O_APPEND _FAPPEND#define O_RDWR 2#define O_WRONLY 1#define O_RDONLY 0#define O_ACCMODE (O_RDONLY|O_WRONLY|O_RDWR)#define _FEXECSRCH 0x400000#define _FDIRECTORY 0x200000#define _FNOFOLLOW 0x100000#define _FDIRECT 0x80000#define _FNOINHERIT 0x40000#define _FNOCTTY 0x8000#define _FNDELAY _FNONBLOCK#define _FNONBLOCK 0x4000#define _FSYNC 0x2000#define _FNBIO 0x1000#define _FEXCL 0x0800#define _FTRUNC 0x0400#define _FCREAT 0x0200#define _FEXLOCK 0x0100#define _FSHLOCK 0x0080#define _FASYNC 0x0040#define _FDEFER 0x0020#define _FMARK 0x0010#define _FAPPEND 0x0008#define _FWRITE 0x0002#define _FREAD 0x0001#define _FOPEN (-1)#define O_BINARY _FBINARY#define _FBINARY 0x10000#define SBT_1S ((sbintime_t)1 << 32)#define ITIMER_PROF 2#define ITIMER_VIRTUAL 1#define ITIMER_REAL 0#define timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0)#define timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0)#define timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))#define timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec)#define timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0)#define timespecsub(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec - (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec - (usp)->tv_nsec; if ((vsp)->tv_nsec < 0) { (vsp)->tv_sec--; (vsp)->tv_nsec += 1000000000L; } } while (0)#define timespecadd(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec + (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec + (usp)->tv_nsec; if ((vsp)->tv_nsec >= 1000000000L) { (vsp)->tv_sec++; (vsp)->tv_nsec -= 1000000000L; } } while (0)#define timespeccmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_nsec cmp (uvp)->tv_nsec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))#define timespecisset(tvp) ((tvp)->tv_sec || (tvp)->tv_nsec)#define timespecclear(tvp) ((tvp)->tv_sec = (tvp)->tv_nsec = 0)#define SBT_MAX 0x7fffffffffffffffLL#define SBT_1NS (SBT_1S / 1000000000)#define SBT_1US (SBT_1S / 1000000)#define SBT_1MS (SBT_1S / 1000)#define SBT_1M (SBT_1S * 60)#define bintime_cmp(a,b,cmp) (((a)->sec == (b)->sec) ? ((a)->frac cmp (b)->frac) : ((a)->sec cmp (b)->sec))#define bintime_isset(a) ((a)->sec || (a)->frac)#define bintime_clear(a) ((a)->sec = (a)->frac = 0)#define DST_CAN 6#define DST_EET 5#define DST_MET 4#define DST_WET 3#define DST_AUST 2#define DST_USA 1#define DST_NONE 0#define BYTE_ORDER _BYTE_ORDER#define LWIP_UNUSED_ARG(x) (void)x#define PACK_STRUCT_FLD_S(x) PACK_STRUCT_FIELD(x)#define PACK_STRUCT_FLD_8(x) PACK_STRUCT_FIELD(x)#define LWIP_MEM_ALIGN(addr) ((void *)(((mem_ptr_t)(addr) + MEM_ALIGNMENT - 1) & ~(mem_ptr_t)(MEM_ALIGNMENT-1)))#define LWIP_MEM_ALIGN_BUFFER(size) (((size) + MEM_ALIGNMENT - 1U))#define LWIP_MEM_ALIGN_SIZE(size) (((size) + MEM_ALIGNMENT - 1U) & ~(MEM_ALIGNMENT-1U))#define LWIP_DECLARE_MEMORY_ALIGNED(variable_name,size) u8_t variable_name[LWIP_MEM_ALIGN_BUFFER(size)]#define LWIP_PACKED_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)#define LWIP_PTR_NUMERIC_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)#define LWIP_ALIGNMENT_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)#define LWIP_CONST_CAST(target_type,val) ((target_type)((ptrdiff_t)val))#define lwip_toupper(c) toupper((unsigned char)(c))#define lwip_tolower(c) tolower((unsigned char)(c))#define lwip_isupper(c) isupper((unsigned char)(c))#define lwip_isspace(c) isspace((unsigned char)(c))#define lwip_islower(c) islower((unsigned char)(c))#define lwip_isxdigit(c) isxdigit((unsigned char)(c))#define lwip_isdigit(c) isdigit((unsigned char)(c))#define LWIP_NO_CTYPE_H 0#define LWIP_UINT32_MAX 0xffffffff#define SSIZE_MAX INT_MAX#define LWIP_NO_LIMITS_H 0#define SZT_F PRIuPTR#define X32_F PRIx32#define S32_F PRId32#define U32_F PRIu32#define X16_F PRIx16#define S16_F PRId16#define U16_F PRIu16#define X8_F "02" PRIx8#define LWIP_NO_INTTYPES_H 0#define LWIP_HAVE_INT64 1#define LWIP_NO_STDINT_H 0#define LWIP_NO_STDDEF_H 0#define LWIP_PLATFORM_DIAG(x) do {printf x;} while(0)#define BIG_ENDIAN _BIG_ENDIAN#define LITTLE_ENDIAN _LITTLE_ENDIAN#define PACK_STRUCT_FIELD(x) x#define PACK_STRUCT_STRUCT __attribute__ ((__packed__))#define LWIP_PLATFORM_ASSERT(x) do {printf("Assertion \"%s\" failed at line %d in %s\n", x, __LINE__, __FILE__); } while(0)#define _PC_TIMESTAMP_RESOLUTION 20#define _PC_REC_XFER_ALIGN 19#define _PC_REC_MIN_XFER_SIZE 18#define _PC_REC_MAX_XFER_SIZE 17#define _PC_REC_INCR_XFER_SIZE 16#define _PC_ALLOC_SIZE_MIN 15#define _PC_SYMLINK_MAX 14#define _PC_2_SYMLINKS 13#define _PC_FILESIZEBITS 12#define _PC_SYNC_IO 11#define _PC_PRIO_IO 10#define _PC_ASYNC_IO 9#define _PC_VDISABLE 8#define _PC_NO_TRUNC 7#define _PC_CHOWN_RESTRICTED 6#define _PC_PIPE_BUF 5#define _PC_PATH_MAX 4#define _PC_NAME_MAX 3#define _PC_MAX_INPUT 2#define _PC_MAX_CANON 1#define _PC_LINK_MAX 0#define _SC_POSIX_26_VERSION 140#define _SC_LEVEL4_CACHE_LINESIZE 139#define _SC_LEVEL4_CACHE_ASSOC 138#define _SC_LEVEL4_CACHE_SIZE 137#define _SC_LEVEL3_CACHE_LINESIZE 136#define _SC_LEVEL3_CACHE_ASSOC 135#define _SC_LEVEL3_CACHE_SIZE 134#define _SC_LEVEL2_CACHE_LINESIZE 133#define _SC_LEVEL2_CACHE_ASSOC 132#define _SC_LEVEL2_CACHE_SIZE 131#define _SC_LEVEL1_DCACHE_LINESIZE 130#define _SC_LEVEL1_DCACHE_ASSOC 129#define _SC_LEVEL1_DCACHE_SIZE 128#define _SC_LEVEL1_ICACHE_LINESIZE 127#define _SC_LEVEL1_ICACHE_ASSOC 126#define _SC_LEVEL1_ICACHE_SIZE 125#define _SC_XOPEN_UUCP 124#define _SC_THREAD_ROBUST_PRIO_PROTECT 123#define _SC_THREAD_ROBUST_PRIO_INHERIT 122#define _SC_2_VERSION 121#define _SC_2_UPE 120#define _SC_2_SW_DEV 119#define _SC_2_PBS_TRACK 118#define _SC_2_PBS_MESSAGE 117#define _SC_2_PBS_LOCATE 116#define _SC_2_PBS_CHECKPOINT 115#define _SC_2_PBS_ACCOUNTING 114#define _SC_2_PBS 113#define _SC_2_LOCALEDEF 112#define _SC_2_FORT_RUN 111#define _SC_2_FORT_DEV 110#define _SC_2_C_DEV 109#define _SC_2_C_BIND 108#define _SC_2_CHAR_TERM 107#define _SC_XOPEN_VERSION 106#define _SC_XOPEN_UNIX 105#define _SC_XOPEN_STREAMS 104#define _SC_XOPEN_SHM 103#define _SC_XOPEN_REALTIME_THREADS 102#define _SC_PRIORITY_SCHEDULING 101#define _SC_STREAM_MAX 100declaration of Buffer as bufferdeclaration of Length as lengthdeclaration of huart as husartdeclaration of MemAddress as MemAddSizedeclaration of RGB_Code as pixel#define ipaddr_ntoa_r(ipaddr,buf,buflen) ip4addr_ntoa_r(ipaddr, buf, buflen)#define ipaddr_ntoa(ipaddr) ip4addr_ntoa(ipaddr)#define ip_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_val(debug, ipaddr)#define ip_addr_debug_print(debug,ipaddr) ip4_addr_debug_print(debug, ipaddr)#define ip_addr_ismulticast(ipaddr) ip4_addr_ismulticast(ipaddr)#define ip_addr_isbroadcast(addr,netif) ip4_addr_isbroadcast(addr, netif)#define ip_addr_islinklocal(ipaddr) ip4_addr_islinklocal(ipaddr)#define ip_addr_isloopback(ipaddr) ip4_addr_isloopback(ipaddr)#define ip_addr_isany_val(ipaddr) ip4_addr_isany_val(ipaddr)#define ip_addr_isany(ipaddr) ip4_addr_isany(ipaddr)#define ip_addr_cmp(addr1,addr2) ip4_addr_cmp(addr1, addr2)#define ip_addr_netcmp(addr1,addr2,mask) ip4_addr_netcmp(addr1, addr2, mask)#define ip_addr_get_network(target,host,mask) ip4_addr_get_network(target, host, mask)#define ip_addr_set_hton(dest,src) ip4_addr_set_hton(dest, src)#define ip_addr_set_loopback(is_ipv6,ipaddr) ip4_addr_set_loopback(ipaddr)#define ip_addr_set_any(is_ipv6,ipaddr) ip4_addr_set_any(ipaddr)#define ip_addr_set_zero_ip4(ipaddr) ip4_addr_set_zero(ipaddr)#define ip_addr_set_zero(ipaddr) ip4_addr_set_zero(ipaddr)#define ip_addr_set_ipaddr(dest,src) ip4_addr_set(dest, src)#define ip_addr_set(dest,src) ip4_addr_set(dest, src)#define ip_addr_get_ip4_u32(ipaddr) ip4_addr_get_u32(ip_2_ip4(ipaddr))#define ip_addr_set_ip4_u32_val(ipaddr,val) ip_addr_set_ip4_u32(&(ipaddr), val)#define ip_addr_set_ip4_u32(ipaddr,val) ip4_addr_set_u32(ip_2_ip4(ipaddr), val)#define ip_addr_copy_from_ip4(dest,src) ip4_addr_copy(dest, src)#define ip_addr_copy(dest,src) ip4_addr_copy(dest, src)#define IP_ADDR4(ipaddr,a,b,c,d) IP4_ADDR(ipaddr,a,b,c,d)#define ip_2_ip4(ipaddr) (ipaddr)#define IP_ADDR_RAW_SIZE(ipaddr) sizeof(ip4_addr_t)#define IP_GET_TYPE(ipaddr) IPADDR_TYPE_V4#define IP_IS_ANY_TYPE_VAL(ipaddr) 0#define IP_IS_V6(ipaddr) 0#define IP_IS_V4(ipaddr) 1#define IP_IS_V6_VAL(ipaddr) 0#define IP_IS_V4_VAL(ipaddr) 1#define IPADDR4_INIT_BYTES(a,b,c,d) IPADDR4_INIT(PP_HTONL(LWIP_MAKEU32(a,b,c,d)))#define IPADDR4_INIT(u32val) { u32val }#define ip_addr_set_loopback_val(is_ipv6,ipaddr) ip_addr_set_loopback(is_ipv6, &(ipaddr))#define ip_addr_set_any_val(is_ipv6,ipaddr) ip_addr_set_any(is_ipv6, &(ipaddr))#define IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb,ipaddr) 1#define IP_ADDR_PCB_VERSION_MATCH(addr,pcb) 1#define PBUF_ALLOC_FLAG_DATA_CONTIGUOUS 0x0200#define PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS 0x80#define PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP 0x00#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF 0x01#define PBUF_TYPE_FLAG_DATA_VOLATILE 0x40#define PBUF_ALLOC_FLAG_RX 0x0100#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL 0x02#define PBUF_IP_HLEN 20#define PBUF_TRANSPORT_HLEN 20#define pbuf_match_type(p,type) pbuf_match_allocsrc(p, type)#define pbuf_match_allocsrc(p,type) (pbuf_get_allocsrc(p) == ((type) & PBUF_TYPE_ALLOC_SRC_MASK))#define pbuf_get_allocsrc(p) ((p)->type_internal & PBUF_TYPE_ALLOC_SRC_MASK)#define PBUF_POOL_FREE_OOSEQ 1#define PBUF_FLAG_TCP_FIN 0x20U#define PBUF_FLAG_LLMCAST 0x10U#define PBUF_FLAG_LLBCAST 0x08U#define PBUF_FLAG_MCASTLOOP 0x04U#define PBUF_FLAG_IS_CUSTOM 0x02U#define PBUF_FLAG_PUSH 0x01U#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MAX PBUF_TYPE_ALLOC_SRC_MASK#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MIN 0x03#define PBUF_TYPE_ALLOC_SRC_MASK 0x0F#define PBUF_NEEDS_COPY(p) ((p)->type_internal & PBUF_TYPE_FLAG_DATA_VOLATILE)#define LWIP_SUPPORT_CUSTOM_PBUF ((IP_FRAG && !LWIP_NETIF_TX_SINGLE_PBUF) || (LWIP_IPV6 && LWIP_IPV6_FRAG))#define MEM_SIZE_F U16_F#define LWIP_PBUF_MEMPOOL(name,num,payload,desc) LWIP_MEMPOOL(name, num, (LWIP_MEM_ALIGN_SIZE(sizeof(struct pbuf)) + LWIP_MEM_ALIGN_SIZE(payload)), desc)#define LWIP_MALLOC_MEMPOOL(num,size) LWIP_MEMPOOL(POOL_ ## size, num, (size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper))), "MALLOC_"#size)#define LWIP_MEMPOOL(name,num,size,desc) MEMP_ ## name,#define MEMP_ALIGN_SIZE(x) (LWIP_MEM_ALIGN_SIZE(x))#define MEMP_SIZE 0#define LWIP_MEMPOOL_FREE(name,x) memp_free_pool(&memp_ ## name, (x))#define LWIP_MEMPOOL_ALLOC(name) memp_malloc_pool(&memp_ ## name)#define LWIP_MEMPOOL_INIT(name) memp_init_pool(&memp_ ## name)#define LWIP_MEMPOOL_DECLARE(name,num,size,desc) LWIP_DECLARE_MEMORY_ALIGNED(memp_memory_ ## name ## _base, ((num) * (MEMP_SIZE + MEMP_ALIGN_SIZE(size)))); LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(memp_stats_ ## name) static struct memp *memp_tab_ ## name; const struct memp_desc memp_ ## name = { DECLARE_LWIP_MEMPOOL_DESC(desc) LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(memp_stats_ ## name) LWIP_MEM_ALIGN_SIZE(size), (num), memp_memory_ ## name ## _base, &memp_tab_ ## name };#define LWIP_MEMPOOL_PROTOTYPE(name) extern const struct memp_desc memp_ ## name#define MEMP_STATS_GET(x,i) 0#define NETIF_MAX_HWADDR_LEN 6U#define LWIP_NSC_IPV6_ADDR_STATE_CHANGED 0x0200#define LWIP_NSC_IPV6_SET 0x0100#define LWIP_NSC_IPV4_SETTINGS_CHANGED 0x0080#define LWIP_NSC_IPV4_NETMASK_CHANGED 0x0040#define LWIP_NSC_IPV4_GATEWAY_CHANGED 0x0020#define LWIP_NSC_IPV4_ADDRESS_CHANGED 0x0010#define LWIP_NSC_STATUS_CHANGED 0x0008#define LWIP_NSC_LINK_CHANGED 0x0004#define LWIP_NSC_NETIF_REMOVED 0x0002#define LWIP_NSC_NETIF_ADDED 0x0001#define LWIP_NSC_NONE 0x0000#define NETIF_NO_INDEX (0)#define netif_get_index(netif) ((u8_t)((netif)->num + 1))#define netif_is_link_up(netif) (((netif)->flags & NETIF_FLAG_LINK_UP) ? (u8_t)1 : (u8_t)0)#define netif_is_up(netif) (((netif)->flags & NETIF_FLAG_UP) ? (u8_t)1 : (u8_t)0)#define netif_is_flag_set(nefif,flag) (((netif)->flags & (flag)) != 0)#define netif_clear_flags(netif,clr_flags) do { (netif)->flags = (u8_t)((netif)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)#define netif_set_flags(netif,set_flags) do { (netif)->flags = (u8_t)((netif)->flags | (set_flags)); } while(0)#define netif_ip_gw4(netif) ((const ip_addr_t*)&((netif)->gw))#define netif_ip_netmask4(netif) ((const ip_addr_t*)&((netif)->netmask))#define netif_ip_addr4(netif) ((const ip_addr_t*)&((netif)->ip_addr))#define netif_ip4_gw(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->gw)))#define netif_ip4_netmask(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->netmask)))#define netif_ip4_addr(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->ip_addr)))#define NETIF_FOREACH(netif) for ((netif) = netif_list; (netif) != NULL; (netif) = (netif)->next)#define LWIP_NETIF_USE_HINTS 0#define NETIF_ADDR_IDX_MAX 0x7F#define NETIF_FLAG_MLD6 0x40U#define NETIF_FLAG_IGMP 0x20U#define NETIF_FLAG_ETHERNET 0x10U#define NETIF_FLAG_ETHARP 0x08U#define NETIF_FLAG_LINK_UP 0x04U#define NETIF_FLAG_BROADCAST 0x02U#define NETIF_FLAG_UP 0x01U#define NETIF_NAMESIZE 6#define ENABLE_LOOPBACK (LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF)#define DHCP_LINK_DOWN (uint8_t) 5#define DHCP_TIMEOUT (uint8_t) 4#define DHCP_ADDRESS_ASSIGNED (uint8_t) 3#define DHCP_WAIT_ADDRESS (uint8_t) 2#define DHCP_START (uint8_t) 1#define DHCP_OFF (uint8_t) 0#define xPortPendSVHandler PendSV_Handler#define vPortSVCHandler SVC_Handler#define configASSERT(x) if( ( x ) == 0 ) { taskDISABLE_INTERRUPTS(); for( ;; ); }#define configMAX_SYSCALL_INTERRUPT_PRIORITY ( configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )#define configKERNEL_INTERRUPT_PRIORITY ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5#define configLIBRARY_LOWEST_INTERRUPT_PRIORITY 0xf#define configPRIO_BITS __NVIC_PRIO_BITS#define INCLUDE_xTaskGetSchedulerState 1#define INCLUDE_vTaskDelay 1#define INCLUDE_vTaskDelayUntil 0#define INCLUDE_vTaskSuspend 0#define INCLUDE_vTaskCleanUpResources 0#define INCLUDE_vTaskDelete 1#define INCLUDE_uxTaskPriorityGet 1#define INCLUDE_vTaskPrioritySet 1#define configTIMER_TASK_STACK_DEPTH ( configMINIMAL_STACK_SIZE * 2 )#define configTIMER_QUEUE_LENGTH 10#define configTIMER_TASK_PRIORITY ( 2 )#define configUSE_TIMERS 0#define configMAX_CO_ROUTINE_PRIORITIES ( 2 )#define configUSE_CO_ROUTINES 0#define configUSE_STATS_FORMATTING_FUNCTIONS 1#define configGENERATE_RUN_TIME_STATS 0#define configUSE_COUNTING_SEMAPHORES 1#define configUSE_APPLICATION_TASK_TAG 0#define configUSE_MALLOC_FAILED_HOOK 0#define configUSE_RECURSIVE_MUTEXES 1#define configCHECK_FOR_STACK_OVERFLOW 0#define configQUEUE_REGISTRY_SIZE 8#define configUSE_MUTEXES 1#define configIDLE_SHOULD_YIELD 1#define configUSE_16_BIT_TICKS 0#define configUSE_TRACE_FACILITY 1#define configMAX_TASK_NAME_LEN ( 16 )#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 25 * 1024 ) )#define configMINIMAL_STACK_SIZE ( ( uint16_t ) 128 )#define configMAX_PRIORITIES ( 7 )#define configTICK_RATE_HZ ( ( TickType_t ) 1000 )#define configCPU_CLOCK_HZ ( SystemCoreClock )#define configUSE_TICK_HOOK 0#define configUSE_IDLE_HOOK 0#define configUSE_PREEMPTION 1#define pdBIG_ENDIAN pdFREERTOS_BIG_ENDIAN#define pdLITTLE_ENDIAN pdFREERTOS_LITTLE_ENDIAN#define pdFREERTOS_BIG_ENDIAN 1#define pdFREERTOS_LITTLE_ENDIAN 0#define pdFREERTOS_ERRNO_ECANCELED 140#define pdFREERTOS_ERRNO_EILSEQ 138#define pdFREERTOS_ERRNO_ENOMEDIUM 135#define pdFREERTOS_ERRNO_ENOTCONN 128#define pdFREERTOS_ERRNO_EISCONN 127#define pdFREERTOS_ERRNO_EADDRNOTAVAIL 125#define pdFREERTOS_ERRNO_EALREADY 120#define pdFREERTOS_ERRNO_EINPROGRESS 119#define pdFREERTOS_ERRNO_ETIMEDOUT 116#define pdFREERTOS_ERRNO_EADDRINUSE 112#define pdFREERTOS_ERRNO_ENOPROTOOPT 109#define pdFREERTOS_ERRNO_ENOBUFS 105#define pdFREERTOS_ERRNO_EOPNOTSUPP 95#define pdFREERTOS_ERRNO_ENAMETOOLONG 91#define pdFREERTOS_ERRNO_ENOTEMPTY 90#define pdFREERTOS_ERRNO_ENMFILE 89#define pdFREERTOS_ERRNO_EFTYPE 79#define pdFREERTOS_ERRNO_EBADE 50#define pdFREERTOS_ERRNO_EUNATCH 42#define pdFREERTOS_ERRNO_EROFS 30#define pdFREERTOS_ERRNO_ESPIPE 29#define pdFREERTOS_ERRNO_ENOSPC 28#define pdFREERTOS_ERRNO_EINVAL 22#define pdFREERTOS_ERRNO_EISDIR 21#define pdFREERTOS_ERRNO_ENOTDIR 20#define pdFREERTOS_ERRNO_ENODEV 19#define pdFREERTOS_ERRNO_EXDEV 18#define pdFREERTOS_ERRNO_EEXIST 17#define pdFREERTOS_ERRNO_EBUSY 16#define pdFREERTOS_ERRNO_EFAULT 14#define pdFREERTOS_ERRNO_EACCES 13#define pdFREERTOS_ERRNO_ENOMEM 12#define pdFREERTOS_ERRNO_EWOULDBLOCK 11#define pdFREERTOS_ERRNO_EAGAIN 11#define pdFREERTOS_ERRNO_EBADF 9#define pdFREERTOS_ERRNO_ENXIO 6#define pdFREERTOS_ERRNO_EIO 5#define pdFREERTOS_ERRNO_EINTR 4#define pdFREERTOS_ERRNO_ENOENT 2#define pdFREERTOS_ERRNO_NONE 0#define pdINTEGRITY_CHECK_VALUE 0x5a5a5a5aUL#define configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES 0#define errQUEUE_YIELD ( -5 )#define errQUEUE_BLOCKED ( -4 )#define errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ( -1 )#define errQUEUE_FULL ( ( BaseType_t ) 0 )#define errQUEUE_EMPTY ( ( BaseType_t ) 0 )#define pdFAIL ( pdFALSE )#define pdPASS ( pdTRUE )#define pdTRUE ( ( BaseType_t ) 1 )#define pdFALSE ( ( BaseType_t ) 0 )#define pdMS_TO_TICKS(xTimeInMs) ( ( TickType_t ) ( ( ( TickType_t ) ( xTimeInMs ) * ( TickType_t ) configTICK_RATE_HZ ) / ( TickType_t ) 1000 ) )#define portMEMORY_BARRIER() __asm volatile( "" ::: "memory" )#define portTASK_FUNCTION(vFunction,pvParameters) void vFunction( void *pvParameters )#define portTASK_FUNCTION_PROTO(vFunction,pvParameters) void vFunction( void *pvParameters )#define portSUPPRESS_TICKS_AND_SLEEP(xExpectedIdleTime) vPortSuppressTicksAndSleep( xExpectedIdleTime )#define portEXIT_CRITICAL() vPortExitCritical()#define portENTER_CRITICAL() vPortEnterCritical()#define portENABLE_INTERRUPTS() __asm volatile ( " cpsie i " ::: "memory" )#define portDISABLE_INTERRUPTS() __asm volatile ( " cpsid i " ::: "memory" )#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x) vClearInterruptMaskFromISR( x )#define portSET_INTERRUPT_MASK_FROM_ISR() ulSetInterruptMaskFromISR()#define portYIELD_FROM_ISR(x) portEND_SWITCHING_ISR( x )#define portEND_SWITCHING_ISR(xSwitchRequired) if( xSwitchRequired ) portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT#define portYIELD() vPortYield()#define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )#define portNVIC_INT_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000ed04 ) )#define portBYTE_ALIGNMENT 8#define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )#define portSTACK_GROWTH ( -1 )#define portTICK_TYPE_IS_ATOMIC 1#define portMAX_DELAY ( TickType_t ) 0xffffffffUL#define portBASE_TYPE long#define portSTACK_TYPE uint32_t#define portSHORT short#define portLONG long#define portDOUBLE double#define portFLOAT float#define portCHAR char#define portUSING_MPU_WRAPPERS 0#define portARCH_NAME NULL#define portHAS_STACK_OVERFLOW_CHECKING 0#define portNUM_CONFIGURABLE_REGIONS 1#define portBYTE_ALIGNMENT_MASK ( 0x0007 )#define tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE ( ( ( portUSING_MPU_WRAPPERS == 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) || ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) )#define configRUN_FREERTOS_SECURE_ONLY 0#define configENABLE_TRUSTZONE 1#define configENABLE_FPU 1#define configENABLE_MPU 0#define configUSE_TASK_FPU_SUPPORT 1#define pxContainer pvContainer#define xList List_t#define xListItem ListItem_t#define pdTASK_CODE TaskFunction_t#define tmrTIMER_CALLBACK TimerCallbackFunction_t#define vTaskGetTaskInfo vTaskGetInfo#define pcQueueGetQueueName pcQueueGetName#define pcTimerGetTimerName pcTimerGetName#define pcTaskGetTaskName pcTaskGetName#define portTICK_RATE_MS portTICK_PERIOD_MS#define pdTASK_HOOK_CODE TaskHookFunction_t#define xCoRoutineHandle CoRoutineHandle_t#define xTimerHandle TimerHandle_t#define xTaskStatusType TaskStatus_t#define xTaskParameters TaskParameters_t#define xMemoryRegion MemoryRegion_t#define xTimeOutType TimeOut_t#define xQueueSetMemberHandle QueueSetMemberHandle_t#define xQueueSetHandle QueueSetHandle_t#define xSemaphoreHandle SemaphoreHandle_t#define xQueueHandle QueueHandle_t#define xTaskHandle TaskHandle_t#define portTickType TickType_t#define eTaskStateGet eTaskGetState#define configMIN(a,b) ( ( ( a ) < ( b ) ) ? ( a ) : ( b ) )#define configMAX(a,b) ( ( ( a ) > ( b ) ) ? ( a ) : ( b ) )#define configENABLE_BACKWARD_COMPATIBILITY 1#define portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR(x) ( void ) x#define portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR() 0#define configINITIAL_TICK_COUNT 0#define configMESSAGE_BUFFER_LENGTH_TYPE size_t#define configSTACK_DEPTH_TYPE uint16_t#define configSUPPORT_DYNAMIC_ALLOCATION 1#define configSUPPORT_STATIC_ALLOCATION 0#define configUSE_POSIX_ERRNO 0#define configUSE_TASK_NOTIFICATIONS 1#define configAPPLICATION_ALLOCATED_HEAP 0#define configUSE_PORT_OPTIMISED_TASK_SELECTION 0#define configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS 0#define configUSE_TIME_SLICING 1#define configUSE_QUEUE_SETS 0#define configUSE_TICKLESS_IDLE 0#define configEXPECTED_IDLE_TIME_BEFORE_SLEEP 2#define portYIELD_WITHIN_API portYIELD#define portPRIVILEGE_BIT ( ( UBaseType_t ) 0x00 )#define traceEVENT_GROUP_WAIT_BITS_END(xEventGroup,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred#define traceEVENT_GROUP_SYNC_END(xEventGroup,uxBitsToSet,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred#define configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H 0#define configRECORD_STACK_HIGH_ADDRESS 0#define portPOINTER_SIZE_TYPE uint32_t#define portSETUP_TCB(pxTCB) ( void ) pxTCB#define portCLEAN_UP_TCB(pxTCB) ( void ) pxTCB#define configASSERT_DEFINED 1#define portCRITICAL_NESTING_IN_TCB 0#define configUSE_ALTERNATIVE_API 0#define configNUM_THREAD_LOCAL_STORAGE_POINTERS 0#define configUSE_DAEMON_TASK_STARTUP_HOOK 0#define INCLUDE_xTaskGetCurrentTaskHandle 0#define INCLUDE_xTimerPendFunctionCall 0#define INCLUDE_xTaskResumeFromISR 1#define INCLUDE_eTaskGetState 0#define INCLUDE_uxTaskGetStackHighWaterMark2 0#define INCLUDE_uxTaskGetStackHighWaterMark 0#define INCLUDE_xTaskGetHandle 0#define INCLUDE_xSemaphoreGetMutexHolder INCLUDE_xQueueGetMutexHolder#define INCLUDE_xQueueGetMutexHolder 0#define INCLUDE_xTaskAbortDelay 0#define INCLUDE_xTaskGetIdleTaskHandle 0#define configUSE_NEWLIB_REENTRANT 0#define listLIST_IS_INITIALISED(pxList) ( ( pxList )->xListEnd.xItemValue == portMAX_DELAY )#define listLIST_ITEM_CONTAINER(pxListItem) ( ( pxListItem )->pxContainer )#define listIS_CONTAINED_WITHIN(pxList,pxListItem) ( ( ( pxListItem )->pxContainer == ( pxList ) ) ? ( pdTRUE ) : ( pdFALSE ) )#define listGET_OWNER_OF_HEAD_ENTRY(pxList) ( (&( ( pxList )->xListEnd ))->pxNext->pvOwner )#define listGET_OWNER_OF_NEXT_ENTRY(pxTCB,pxList) { List_t * const pxConstList = ( pxList ); ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; if( ( void * ) ( pxConstList )->pxIndex == ( void * ) &( ( pxConstList )->xListEnd ) ) { ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; } ( pxTCB ) = ( pxConstList )->pxIndex->pvOwner; }#define listCURRENT_LIST_LENGTH(pxList) ( ( pxList )->uxNumberOfItems )#define listLIST_IS_EMPTY(pxList) ( ( ( pxList )->uxNumberOfItems == ( UBaseType_t ) 0 ) ? pdTRUE : pdFALSE )#define listGET_END_MARKER(pxList) ( ( ListItem_t const * ) ( &( ( pxList )->xListEnd ) ) )#define listGET_NEXT(pxListItem) ( ( pxListItem )->pxNext )#define listGET_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext )#define listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext->xItemValue )#define listGET_LIST_ITEM_VALUE(pxListItem) ( ( pxListItem )->xItemValue )#define listSET_LIST_ITEM_VALUE(pxListItem,xValue) ( ( pxListItem )->xItemValue = ( xValue ) )#define listGET_LIST_ITEM_OWNER(pxListItem) ( ( pxListItem )->pvOwner )#define listSET_LIST_ITEM_OWNER(pxListItem,pxOwner) ( ( pxListItem )->pvOwner = ( void * ) ( pxOwner ) )#define xTaskNotifyGive(xTaskToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( 0 ), eIncrement, NULL )#define xTaskNotifyAndQueryFromISR(xTaskToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )#define xTaskNotifyFromISR(xTaskToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )#define xTaskNotifyAndQuery(xTaskToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )#define xTaskNotify(xTaskToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL )#define taskSCHEDULER_RUNNING ( ( BaseType_t ) 2 )#define taskSCHEDULER_NOT_STARTED ( ( BaseType_t ) 1 )#define taskSCHEDULER_SUSPENDED ( ( BaseType_t ) 0 )#define taskENABLE_INTERRUPTS() portENABLE_INTERRUPTS()#define taskDISABLE_INTERRUPTS() portDISABLE_INTERRUPTS()#define taskEXIT_CRITICAL_FROM_ISR(x) portCLEAR_INTERRUPT_MASK_FROM_ISR( x )#define taskEXIT_CRITICAL() portEXIT_CRITICAL()#define taskENTER_CRITICAL_FROM_ISR() portSET_INTERRUPT_MASK_FROM_ISR()#define taskENTER_CRITICAL() portENTER_CRITICAL()#define taskYIELD() portYIELD()#define tskIDLE_PRIORITY ( ( UBaseType_t ) 0U )#define tskMPU_REGION_DEVICE_MEMORY ( 1UL << 4UL )#define tskMPU_REGION_NORMAL_MEMORY ( 1UL << 3UL )#define tskMPU_REGION_EXECUTE_NEVER ( 1UL << 2UL )#define tskMPU_REGION_READ_WRITE ( 1UL << 1UL )#define tskMPU_REGION_READ_ONLY ( 1UL << 0UL )#define tskKERNEL_VERSION_BUILD 0#define tskKERNEL_VERSION_MINOR 2#define tskKERNEL_VERSION_MAJOR 10#define tskKERNEL_VERSION_NUMBER "V10.2.0"#define xTimerResetFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )#define xTimerChangePeriodFromISR(xTimer,xNewPeriod,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD_FROM_ISR, ( xNewPeriod ), ( pxHigherPriorityTaskWoken ), 0U )#define xTimerStopFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP_FROM_ISR, 0, ( pxHigherPriorityTaskWoken ), 0U )#define xTimerStartFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )#define xTimerReset(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )#define xTimerDelete(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_DELETE, 0U, NULL, ( xTicksToWait ) )#define xTimerChangePeriod(xTimer,xNewPeriod,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD, ( xNewPeriod ), NULL, ( xTicksToWait ) )#define xTimerStop(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP, 0U, NULL, ( xTicksToWait ) )#define xTimerStart(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )#define tmrCOMMAND_CHANGE_PERIOD_FROM_ISR ( ( BaseType_t ) 9 )#define tmrCOMMAND_STOP_FROM_ISR ( ( BaseType_t ) 8 )#define tmrCOMMAND_RESET_FROM_ISR ( ( BaseType_t ) 7 )#define tmrCOMMAND_START_FROM_ISR ( ( BaseType_t ) 6 )#define tmrFIRST_FROM_ISR_COMMAND ( ( BaseType_t ) 6 )#define tmrCOMMAND_DELETE ( ( BaseType_t ) 5 )#define tmrCOMMAND_CHANGE_PERIOD ( ( BaseType_t ) 4 )#define tmrCOMMAND_STOP ( ( BaseType_t ) 3 )#define tmrCOMMAND_RESET ( ( BaseType_t ) 2 )#define tmrCOMMAND_START ( ( BaseType_t ) 1 )#define tmrCOMMAND_START_DONT_TRACE ( ( BaseType_t ) 0 )#define tmrCOMMAND_EXECUTE_CALLBACK ( ( BaseType_t ) -1 )#define tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR ( ( BaseType_t ) -2 )#define xQueueReset(xQueue) xQueueGenericReset( xQueue, pdFALSE )#define xQueueSendFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )#define xQueueOverwriteFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueOVERWRITE )#define xQueueSendToBackFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )#define xQueueSendToFrontFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_FRONT )#define xQueueOverwrite(xQueue,pvItemToQueue) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), 0, queueOVERWRITE )#define xQueueSend(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )#define xQueueSendToBack(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )#define xQueueSendToFront(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_FRONT )#define xQueueCreate(uxQueueLength,uxItemSize) xQueueGenericCreate( ( uxQueueLength ), ( uxItemSize ), ( queueQUEUE_TYPE_BASE ) )#define queueQUEUE_TYPE_RECURSIVE_MUTEX ( ( uint8_t ) 4U )#define queueQUEUE_TYPE_BINARY_SEMAPHORE ( ( uint8_t ) 3U )#define queueQUEUE_TYPE_COUNTING_SEMAPHORE ( ( uint8_t ) 2U )#define queueQUEUE_TYPE_MUTEX ( ( uint8_t ) 1U )#define queueQUEUE_TYPE_SET ( ( uint8_t ) 0U )#define queueQUEUE_TYPE_BASE ( ( uint8_t ) 0U )#define queueOVERWRITE ( ( BaseType_t ) 2 )#define queueSEND_TO_FRONT ( ( BaseType_t ) 1 )#define queueSEND_TO_BACK ( ( BaseType_t ) 0 )#define uxSemaphoreGetCount(xSemaphore) uxQueueMessagesWaiting( ( QueueHandle_t ) ( xSemaphore ) )#define xSemaphoreGetMutexHolderFromISR(xSemaphore) xQueueGetMutexHolderFromISR( ( xSemaphore ) )#define xSemaphoreGetMutexHolder(xSemaphore) xQueueGetMutexHolder( ( xSemaphore ) )#define vSemaphoreDelete(xSemaphore) vQueueDelete( ( QueueHandle_t ) ( xSemaphore ) )#define xSemaphoreCreateCounting(uxMaxCount,uxInitialCount) xQueueCreateCountingSemaphore( ( uxMaxCount ), ( uxInitialCount ) )#define xSemaphoreCreateRecursiveMutex() xQueueCreateMutex( queueQUEUE_TYPE_RECURSIVE_MUTEX )#define xSemaphoreCreateMutex() xQueueCreateMutex( queueQUEUE_TYPE_MUTEX )#define xSemaphoreTakeFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueReceiveFromISR( ( QueueHandle_t ) ( xSemaphore ), NULL, ( pxHigherPriorityTaskWoken ) )#define xSemaphoreGiveFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueGiveFromISR( ( QueueHandle_t ) ( xSemaphore ), ( pxHigherPriorityTaskWoken ) )#define xSemaphoreGiveRecursive(xMutex) xQueueGiveMutexRecursive( ( xMutex ) )#define xSemaphoreGive(xSemaphore) xQueueGenericSend( ( QueueHandle_t ) ( xSemaphore ), NULL, semGIVE_BLOCK_TIME, queueSEND_TO_BACK )#define xSemaphoreTakeRecursive(xMutex,xBlockTime) xQueueTakeMutexRecursive( ( xMutex ), ( xBlockTime ) )#define xSemaphoreTake(xSemaphore,xBlockTime) xQueueSemaphoreTake( ( xSemaphore ), ( xBlockTime ) )#define xSemaphoreCreateBinary() xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE )#define vSemaphoreCreateBinary(xSemaphore) { ( xSemaphore ) = xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE ); if( ( xSemaphore ) != NULL ) { ( void ) xSemaphoreGive( ( xSemaphore ) ); } }#define semGIVE_BLOCK_TIME ( ( TickType_t ) 0U )#define semSEMAPHORE_QUEUE_ITEM_LENGTH ( ( uint8_t ) 0U )#define semBINARY_SEMAPHORE_QUEUE_LENGTH ( ( uint8_t ) 1U )#define xEventGroupGetBits(xEventGroup) xEventGroupClearBits( xEventGroup, 0 )#define osMailQ(name) &os_mailQ_def_ ## name#define osMailQDef(name,queue_sz,type) struct os_mailQ_cb *os_mailQ_cb_ ## name; const osMailQDef_t os_mailQ_def_ ## name = { (queue_sz), sizeof (type), (&os_mailQ_cb_ ## name) }#define osMessageQ(name) &os_messageQ_def_ ## name#define osMessageQDef(name,queue_sz,type) const osMessageQDef_t os_messageQ_def_ ## name = { (queue_sz), sizeof (type) }#define osPool(name) &os_pool_def_ ## name#define osPoolDef(name,no,type) const osPoolDef_t os_pool_def_ ## name = { (no), sizeof(type), NULL }#define osSemaphore(name) &os_semaphore_def_ ## name#define osSemaphoreDef(name) const osSemaphoreDef_t os_semaphore_def_ ## name = { 0 }#define osMutex(name) &os_mutex_def_ ## name#define osMutexDef(name) const osMutexDef_t os_mutex_def_ ## name = { 0 }#define osTimer(name) &os_timer_def_ ## name#define osTimerDef(name,function) const osTimerDef_t os_timer_def_ ## name = { (function) }#define osThread(name) &os_thread_def_ ## name#define osThreadDef(name,thread,priority,instances,stacksz) const osThreadDef_t os_thread_def_ ## name = { #name, (thread), (priority), (instances), (stacksz)}#define osKernelSysTickMicroSec(microsec) (((uint64_t)microsec * (osKernelSysTickFrequency)) / 1000000)#define osKernelSysTickFrequency (configTICK_RATE_HZ)#define osWaitForever 0xFFFFFFFF#define osFeature_SysTick 1#define osFeature_Wait 0#define osFeature_Semaphore 1#define osFeature_Signals 8#define osFeature_MessageQ 1#define osFeature_MailQ 1#define osFeature_Pool 1#define osFeature_MainThread 1#define osKernelSystemId "KERNEL V1.00"#define osCMSIS_KERNEL 0x10000#define osCMSIS 0x10002#define SYS_SEM_NULL (osSemaphoreId)0#define SYS_MBOX_NULL (osMessageQId)0#define SYS_ARCH_LOCKED(code) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); code; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SYS_ARCH_SET(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var = val; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SYS_ARCH_GET(var,ret) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); ret = var; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SYS_ARCH_DEC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var -= val; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SYS_ARCH_INC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var += val; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SYS_ARCH_UNPROTECT(lev) sys_arch_unprotect(lev)#define SYS_ARCH_PROTECT(lev) lev = sys_arch_protect()#define SYS_ARCH_DECL_PROTECT(lev) sys_prot_t lev#define sys_mbox_set_invalid_val(mbox) sys_mbox_set_invalid(&(mbox))#define sys_mbox_valid_val(mbox) sys_mbox_valid(&(mbox))#define sys_mbox_fetch(mbox,msg) sys_arch_mbox_fetch(mbox, msg, 0)#define sys_mbox_tryfetch(mbox,msg) sys_arch_mbox_tryfetch(mbox, msg)#define sys_sem_set_invalid_val(sem) sys_sem_set_invalid(&(sem))#define sys_sem_valid_val(sem) sys_sem_valid(&(sem))#define sys_sem_wait(sem) sys_arch_sem_wait(sem, 0)#define LWIP_COMPAT_MUTEX 0#define SYS_MBOX_EMPTY SYS_ARCH_TIMEOUT#define SYS_ARCH_TIMEOUT 0xffffffffUL#define SYS_TIMEOUTS_SLEEPTIME_INFINITE 0xFFFFFFFF#define LWIP_DEBUG_TIMERNAMES 0#define ETH_HWADDR_LEN 6#define eth_addr_cmp(addr1,addr2) (memcmp((addr1)->addr, (addr2)->addr, ETH_HWADDR_LEN) == 0)#define LL_IP6_MULTICAST_ADDR_1 0x33#define LL_IP6_MULTICAST_ADDR_0 0x33#define LL_IP4_MULTICAST_ADDR_2 0x5e#define LL_IP4_MULTICAST_ADDR_1 0x00#define LL_IP4_MULTICAST_ADDR_0 0x01#define VLAN_ID(vlan_hdr) (lwip_htons((vlan_hdr)->prio_vid) & 0xFFF)#define SIZEOF_VLAN_HDR 4#define SIZEOF_ETH_HDR (14 + ETH_PAD_SIZE)#define ETH_ADDR(b0,b1,b2,b3,b4,b5) {{b0, b1, b2, b3, b4, b5}}#define LWIP_ARP_FILTER_NETIF 0#define IPH_CHKSUM_SET(hdr,chksum) (hdr)->_chksum = (chksum)#define IPH_PROTO_SET(hdr,proto) (hdr)->_proto = (u8_t)(proto)#define IPH_TTL_SET(hdr,ttl) (hdr)->_ttl = (u8_t)(ttl)#define IPH_OFFSET_SET(hdr,off) (hdr)->_offset = (off)#define IPH_ID_SET(hdr,id) (hdr)->_id = (id)#define IPH_LEN_SET(hdr,len) (hdr)->_len = (len)#define IPH_TOS_SET(hdr,tos) (hdr)->_tos = (tos)#define IPH_VHL_SET(hdr,v,hl) (hdr)->_v_hl = (u8_t)((((v) << 4) | (hl)))#define IPH_CHKSUM(hdr) ((hdr)->_chksum)#define IPH_PROTO(hdr) ((hdr)->_proto)#define IPH_TTL(hdr) ((hdr)->_ttl)#define IPH_OFFSET_BYTES(hdr) ((u16_t)((lwip_ntohs(IPH_OFFSET(hdr)) & IP_OFFMASK) * 8U))#define IPH_OFFSET(hdr) ((hdr)->_offset)#define CAN_F2R2_FB13_Pos (13U)#define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk#define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)#define CAN_F2R2_FB12_Pos (12U)#define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk#define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)#define CAN_F2R2_FB11_Pos (11U)#define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk#define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)#define CAN_F2R2_FB10_Pos (10U)#define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk#define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)#define CAN_F2R2_FB9_Pos (9U)#define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk#define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)#define CAN_F2R2_FB8_Pos (8U)#define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk#define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)#define CAN_F2R2_FB7_Pos (7U)#define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk#define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)#define CAN_F2R2_FB6_Pos (6U)#define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk#define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)#define CAN_F2R2_FB5_Pos (5U)#define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk#define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)#define CAN_F2R2_FB4_Pos (4U)#define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk#define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)#define CAN_F2R2_FB3_Pos (3U)#define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk#define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)#define CAN_F2R2_FB2_Pos (2U)#define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk#define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)#define CAN_F2R2_FB1_Pos (1U)#define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk#define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)#define CAN_F2R2_FB0_Pos (0U)#define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk#define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)#define CAN_F1R2_FB31_Pos (31U)#define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk#define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)#define CAN_F1R2_FB30_Pos (30U)#define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk#define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)#define CAN_F1R2_FB29_Pos (29U)#define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk#define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)#define CAN_F1R2_FB28_Pos (28U)#define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk#define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)#define CAN_F1R2_FB27_Pos (27U)#define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk#define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)#define CAN_F1R2_FB26_Pos (26U)#define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk#define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)#define CAN_F1R2_FB25_Pos (25U)#define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk#define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)#define CAN_F1R2_FB24_Pos (24U)#define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk#define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)#define CAN_F1R2_FB23_Pos (23U)#define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk#define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)#define CAN_F1R2_FB22_Pos (22U)#define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk#define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)#define CAN_F1R2_FB21_Pos (21U)#define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk#define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)#define CAN_F1R2_FB20_Pos (20U)#define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk#define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)#define CAN_F1R2_FB19_Pos (19U)#define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk#define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)#define CAN_F1R2_FB18_Pos (18U)#define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk#define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)#define CAN_F1R2_FB17_Pos (17U)#define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk#define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)#define CAN_F1R2_FB16_Pos (16U)#define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk#define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)#define CAN_F1R2_FB15_Pos (15U)#define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk#define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)#define CAN_F1R2_FB14_Pos (14U)#define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk#define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)#define CAN_F1R2_FB13_Pos (13U)#define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk#define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)#define CAN_F1R2_FB12_Pos (12U)#define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk#define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)#define CAN_F1R2_FB11_Pos (11U)#define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk#define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)#define CAN_F1R2_FB10_Pos (10U)#define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk#define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)#define CAN_F1R2_FB9_Pos (9U)#define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk#define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)#define CAN_F1R2_FB8_Pos (8U)#define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk#define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)#define CAN_F1R2_FB7_Pos (7U)#define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk#define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)#define CAN_F1R2_FB6_Pos (6U)#define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk#define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)#define CAN_F1R2_FB5_Pos (5U)#define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk#define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)#define CAN_F1R2_FB4_Pos (4U)#define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk#define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)#define CAN_F1R2_FB3_Pos (3U)#define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk#define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)#define CAN_F1R2_FB2_Pos (2U)#define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk#define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)#define CAN_F1R2_FB1_Pos (1U)#define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk#define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)#define CAN_F1R2_FB0_Pos (0U)#define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk#define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)#define CAN_F0R2_FB31_Pos (31U)#define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk#define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)#define CAN_F0R2_FB30_Pos (30U)#define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk#define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)#define CAN_F0R2_FB29_Pos (29U)#define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk#define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)#define CAN_F0R2_FB28_Pos (28U)#define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk#define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)#define CAN_F0R2_FB27_Pos (27U)#define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk#define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)#define CAN_F0R2_FB26_Pos (26U)#define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk#define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)#define CAN_F0R2_FB25_Pos (25U)#define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk#define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)#define CAN_F0R2_FB24_Pos (24U)#define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk#define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)#define CAN_F0R2_FB23_Pos (23U)#define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk#define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)#define CAN_F0R2_FB22_Pos (22U)#define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk#define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)#define CAN_F0R2_FB21_Pos (21U)#define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk#define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)#define CAN_F0R2_FB20_Pos (20U)#define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk#define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)#define CAN_F0R2_FB19_Pos (19U)#define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk#define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)#define CAN_F0R2_FB18_Pos (18U)#define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk#define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)#define CAN_F0R2_FB17_Pos (17U)#define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk#define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)#define CAN_F0R2_FB16_Pos (16U)#define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk#define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)#define CAN_F0R2_FB15_Pos (15U)#define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk#define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)#define CAN_F0R2_FB14_Pos (14U)#define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk#define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)#define CAN_F0R2_FB13_Pos (13U)#define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk#define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)#define CAN_F0R2_FB12_Pos (12U)#define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk#define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)#define CAN_F0R2_FB11_Pos (11U)#define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk#define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)#define CAN_F0R2_FB10_Pos (10U)#define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk#define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)#define CAN_F0R2_FB9_Pos (9U)#define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk#define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)#define CAN_F0R2_FB8_Pos (8U)#define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk#define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)#define CAN_F0R2_FB7_Pos (7U)#define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk#define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)#define CAN_F0R2_FB6_Pos (6U)#define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk#define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)#define CAN_F0R2_FB5_Pos (5U)#define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk#define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)#define CAN_F0R2_FB4_Pos (4U)#define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk#define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)#define CAN_F0R2_FB3_Pos (3U)#define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk#define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)#define CAN_F0R2_FB2_Pos (2U)#define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk#define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)#define CAN_F0R2_FB1_Pos (1U)#define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk#define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)#define CAN_F0R2_FB0_Pos (0U)#define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk#define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)#define CAN_F13R1_FB31_Pos (31U)#define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk#define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)#define CAN_F13R1_FB30_Pos (30U)#define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk#define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)#define CAN_F13R1_FB29_Pos (29U)#define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk#define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)#define CAN_F13R1_FB28_Pos (28U)#define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk#define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)#define CAN_F13R1_FB27_Pos (27U)#define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk#define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)#define CAN_F13R1_FB26_Pos (26U)#define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk#define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)#define CAN_F13R1_FB25_Pos (25U)#define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk#define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)#define CAN_F13R1_FB24_Pos (24U)#define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk#define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)#define CAN_F13R1_FB23_Pos (23U)#define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk#define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)#define CAN_F13R1_FB22_Pos (22U)#define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk#define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)#define CAN_F13R1_FB21_Pos (21U)#define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk#define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)#define CAN_F13R1_FB20_Pos (20U)#define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk#define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)#define CAN_F13R1_FB19_Pos (19U)#define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk#define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)#define CAN_F13R1_FB18_Pos (18U)#define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk#define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)#define CAN_F13R1_FB17_Pos (17U)#define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk#define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)#define CAN_F13R1_FB16_Pos (16U)#define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk#define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)#define CAN_F13R1_FB15_Pos (15U)#define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk#define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)#define CAN_F13R1_FB14_Pos (14U)#define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk#define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)#define CAN_F13R1_FB13_Pos (13U)#define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk#define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)#define CAN_F13R1_FB12_Pos (12U)#define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk#define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)#define CAN_F13R1_FB11_Pos (11U)#define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk#define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)#define CAN_F13R1_FB10_Pos (10U)#define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk#define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)#define CAN_F13R1_FB9_Pos (9U)#define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk#define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)#define CAN_F13R1_FB8_Pos (8U)#define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk#define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)#define CAN_F13R1_FB7_Pos (7U)#define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk#define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)#define CAN_F13R1_FB6_Pos (6U)#define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk#define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)#define CAN_F13R1_FB5_Pos (5U)#define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk#define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)#define CAN_F13R1_FB4_Pos (4U)#define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk#define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)#define CAN_F13R1_FB3_Pos (3U)#define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk#define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)#define CAN_F13R1_FB2_Pos (2U)#define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk#define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)#define CAN_F13R1_FB1_Pos (1U)#define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk#define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)#define CAN_F13R1_FB0_Pos (0U)#define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk#define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)#define CAN_F12R1_FB31_Pos (31U)#define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk#define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)#define CAN_F12R1_FB30_Pos (30U)#define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk#define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)#define CAN_F12R1_FB29_Pos (29U)#define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk#define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)#define CAN_F12R1_FB28_Pos (28U)#define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk#define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)#define CAN_F12R1_FB27_Pos (27U)#define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk#define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)#define CAN_F12R1_FB26_Pos (26U)#define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk#define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)#define CAN_F12R1_FB25_Pos (25U)#define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk#define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)#define CAN_F12R1_FB24_Pos (24U)#define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk#define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)#define CAN_F12R1_FB23_Pos (23U)#define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk#define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)#define CAN_F12R1_FB22_Pos (22U)#define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk#define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)#define CAN_F12R1_FB21_Pos (21U)#define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk#define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)#define CAN_F12R1_FB20_Pos (20U)#define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk#define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)#define CAN_F12R1_FB19_Pos (19U)#define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk#define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)#define CAN_F12R1_FB18_Pos (18U)#define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk#define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)#define CAN_F12R1_FB17_Pos (17U)#define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk#define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)#define CAN_F12R1_FB16_Pos (16U)#define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk#define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)#define CAN_F12R1_FB15_Pos (15U)#define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk#define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)#define CAN_F12R1_FB14_Pos (14U)#define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk#define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)#define CAN_F12R1_FB13_Pos (13U)#define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk#define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)#define CAN_F12R1_FB12_Pos (12U)#define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk#define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)#define CAN_F12R1_FB11_Pos (11U)#define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk#define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)#define CAN_F12R1_FB10_Pos (10U)#define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk#define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)#define CAN_F12R1_FB9_Pos (9U)#define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk#define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)#define CAN_F12R1_FB8_Pos (8U)#define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk#define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)#define CAN_F12R1_FB7_Pos (7U)#define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk#define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)#define CAN_F12R1_FB6_Pos (6U)#define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk#define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)#define CAN_F12R1_FB5_Pos (5U)#define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk#define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)#define CAN_F12R1_FB4_Pos (4U)#define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk#define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)#define CAN_F12R1_FB3_Pos (3U)#define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk#define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)#define CAN_F12R1_FB2_Pos (2U)#define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk#define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)#define CAN_F12R1_FB1_Pos (1U)#define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk#define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)#define CAN_F12R1_FB0_Pos (0U)#define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk#define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)#define CAN_F11R1_FB31_Pos (31U)#define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk#define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)#define CAN_F11R1_FB30_Pos (30U)#define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk#define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)#define CAN_F11R1_FB29_Pos (29U)#define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk#define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)#define CAN_F11R1_FB28_Pos (28U)#define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk#define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)#define CAN_F11R1_FB27_Pos (27U)#define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk#define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)#define CAN_F11R1_FB26_Pos (26U)#define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk#define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)#define CAN_F11R1_FB25_Pos (25U)#define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk#define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)#define CAN_F11R1_FB24_Pos (24U)#define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk#define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)#define CAN_F11R1_FB23_Pos (23U)#define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk#define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)#define CAN_F11R1_FB22_Pos (22U)#define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk#define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)#define CAN_F11R1_FB21_Pos (21U)#define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk#define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)#define CAN_F11R1_FB20_Pos (20U)#define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk#define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)#define CAN_F11R1_FB19_Pos (19U)#define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk#define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)#define CAN_F11R1_FB18_Pos (18U)#define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk#define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)#define CAN_F11R1_FB17_Pos (17U)#define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk#define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)#define CAN_F11R1_FB16_Pos (16U)#define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk#define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)#define CAN_F11R1_FB15_Pos (15U)#define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk#define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)#define CAN_F11R1_FB14_Pos (14U)#define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk#define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)#define CAN_F11R1_FB13_Pos (13U)#define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk#define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)#define CAN_F11R1_FB12_Pos (12U)#define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk#define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)#define CAN_F11R1_FB11_Pos (11U)#define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk#define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)#define CAN_F11R1_FB10_Pos (10U)#define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk#define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)#define CAN_F11R1_FB9_Pos (9U)#define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk#define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)#define CAN_F11R1_FB8_Pos (8U)#define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk#define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)#define CAN_F11R1_FB7_Pos (7U)#define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk_?_?va?([fs]?)n?w?printf(_s)?(_p)?(_l)?#define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk#define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos)#define EXTI_EMR_MR16_Pos (16U)#define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk#define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos)#define EXTI_EMR_MR15_Pos (15U)#define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk#define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos)#define EXTI_EMR_MR14_Pos (14U)#define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk#define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos)#define EXTI_EMR_MR13_Pos (13U)#define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk#define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos)#define EXTI_EMR_MR12_Pos (12U)#define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk#define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos)#define EXTI_EMR_MR11_Pos (11U)#define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk#define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos)#define EXTI_EMR_MR10_Pos (10U)#define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk#define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos)#define EXTI_EMR_MR9_Pos (9U)#define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk#define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos)#define EXTI_EMR_MR8_Pos (8U)#define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk#define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos)#define EXTI_EMR_MR7_Pos (7U)#define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk#define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos)#define EXTI_EMR_MR6_Pos (6U)#define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk#define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos)#define EXTI_EMR_MR5_Pos (5U)#define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk#define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos)#define EXTI_EMR_MR4_Pos (4U)#define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk#define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos)#define EXTI_EMR_MR3_Pos (3U)#define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk#define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos)#define EXTI_EMR_MR2_Pos (2U)#define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk#define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos)#define EXTI_EMR_MR1_Pos (1U)#define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk#define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos)#define EXTI_EMR_MR0_Pos (0U)#define EXTI_IMR_IM EXTI_IMR_IM_Msk#define EXTI_IMR_IM_Msk (0x1FFFFFFUL << EXTI_IMR_IM_Pos)#define EXTI_IMR_IM_Pos (0U)#define EXTI_IMR_IM24 EXTI_IMR_MR24#define EXTI_IMR_IM23 EXTI_IMR_MR23#define EXTI_IMR_IM22 EXTI_IMR_MR22#define EXTI_IMR_IM21 EXTI_IMR_MR21#define EXTI_IMR_IM20 EXTI_IMR_MR20#define EXTI_IMR_IM19 EXTI_IMR_MR19#define EXTI_IMR_IM18 EXTI_IMR_MR18#define EXTI_IMR_IM17 EXTI_IMR_MR17#define EXTI_IMR_IM16 EXTI_IMR_MR16#define EXTI_IMR_IM15 EXTI_IMR_MR15#define EXTI_IMR_IM14 EXTI_IMR_MR14#define EXTI_IMR_IM13 EXTI_IMR_MR13#define EXTI_IMR_IM12 EXTI_IMR_MR12#define EXTI_IMR_IM11 EXTI_IMR_MR11#define EXTI_IMR_IM10 EXTI_IMR_MR10#define EXTI_IMR_IM9 EXTI_IMR_MR9#define EXTI_IMR_IM8 EXTI_IMR_MR8#define EXTI_IMR_IM7 EXTI_IMR_MR7#define EXTI_IMR_IM6 EXTI_IMR_MR6#define EXTI_IMR_IM5 EXTI_IMR_MR5#define EXTI_IMR_IM4 EXTI_IMR_MR4#define EXTI_IMR_IM3 EXTI_IMR_MR3#define EXTI_IMR_IM2 EXTI_IMR_MR2#define EXTI_IMR_IM1 EXTI_IMR_MR1#define EXTI_IMR_IM0 EXTI_IMR_MR0#define EXTI_IMR_MR24 EXTI_IMR_MR24_Msk#define EXTI_IMR_MR24_Msk (0x1UL << EXTI_IMR_MR24_Pos)#define EXTI_IMR_MR24_Pos (24U)#define EXTI_IMR_MR23 EXTI_IMR_MR23_Msk#define EXTI_IMR_MR23_Msk (0x1UL << EXTI_IMR_MR23_Pos)#define EXTI_IMR_MR23_Pos (23U)#define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk#define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos)#define EXTI_IMR_MR22_Pos (22U)#define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk#define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos)#define EXTI_IMR_MR21_Pos (21U)#define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk#define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos)#define EXTI_IMR_MR20_Pos (20U)#define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk#define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos)#define EXTI_IMR_MR19_Pos (19U)#define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk#define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos)#define EXTI_IMR_MR18_Pos (18U)#define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk#define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos)#define EXTI_IMR_MR17_Pos (17U)#define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk#define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos)#define EXTI_IMR_MR16_Pos (16U)#define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk#define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos)#define EXTI_IMR_MR15_Pos (15U)#define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk#define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos)#define EXTI_IMR_MR14_Pos (14U)#define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk#define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos)#define EXTI_IMR_MR13_Pos (13U)#define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk#define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos)#define EXTI_IMR_MR12_Pos (12U)#define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk#define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos)#define EXTI_IMR_MR11_Pos (11U)#define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk#define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos)#define EXTI_IMR_MR10_Pos (10U)#define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk#define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos)#define EXTI_IMR_MR9_Pos (9U)#define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk#define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos)#define EXTI_IMR_MR8_Pos (8U)#define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk#define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos)#define EXTI_IMR_MR7_Pos (7U)#define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk#define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos)#define EXTI_IMR_MR6_Pos (6U)#define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk#define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos)#define EXTI_IMR_MR5_Pos (5U)#define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk#define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos)#define EXTI_IMR_MR4_Pos (4U)#define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk#define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos)#define EXTI_IMR_MR3_Pos (3U)#define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk#define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos)#define EXTI_IMR_MR2_Pos (2U)#define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk#define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos)#define EXTI_IMR_MR1_Pos (1U)#define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk#define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos)#define EXTI_IMR_MR0_Pos (0U)#define DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk#define DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos)#define DMA2D_AMTCR_DT_Pos (8U)#define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk#define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos)#define DMA2D_AMTCR_EN_Pos (0U)#define DMA2D_LWR_LW DMA2D_LWR_LW_Msk#define DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos)#define DMA2D_LWR_LW_Pos (0U)#define DMA2D_NLR_PL DMA2D_NLR_PL_Msk#define DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos)#define DMA2D_NLR_PL_Pos (16U)#define DMA2D_NLR_NL DMA2D_NLR_NL_Msk#define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos)#define DMA2D_NLR_NL_Pos (0U)#define DMA2D_OOR_LO DMA2D_OOR_LO_Msk#define DMA2D_OOR_LO_Msk (0x3FFFUL << DMA2D_OOR_LO_Pos)#define DMA2D_OOR_LO_Pos (0U)#define DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk#define DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)#define DMA2D_OMAR_MA_Pos (0U)#define DMA2D_OCOLR_ALPHA_4 0x0000F000U#define DMA2D_OCOLR_RED_4 0x00000F00U#define DMA2D_OCOLR_GREEN_4 0x000000F0U#define DMA2D_OCOLR_BLUE_4 0x0000000FU#define DMA2D_OCOLR_ALPHA_3 0x00008000U#define DMA2D_OCOLR_RED_3 0x00007C00U#define DMA2D_OCOLR_GREEN_3 0x000003E0U#define DMA2D_OCOLR_BLUE_3 0x0000001FU#define DMA2D_OCOLR_RED_2 0x0000F800U#define DMA2D_OCOLR_GREEN_2 0x000007E0U#define DMA2D_OCOLR_BLUE_2 0x0000001FU#define DMA2D_OCOLR_ALPHA_1 0xFF000000U#define DMA2D_OCOLR_RED_1 0x00FF0000U#define DMA2D_OCOLR_GREEN_1 0x0000FF00U#define DMA2D_OCOLR_BLUE_1 0x000000FFU#define DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk#define DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos)#define DMA2D_OPFCCR_RBS_Pos (21U)#define DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk#define DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos)#define DMA2D_OPFCCR_AI_Pos (20U)#define DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk#define DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_Pos (0U)#define DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk#define DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)#define DMA2D_BGCMAR_MA_Pos (0U)#define DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk#define DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)#define DMA2D_FGCMAR_MA_Pos (0U)#define DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk#define DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos)#define DMA2D_BGCOLR_RED_Pos (16U)#define DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk#define DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)#define DMA2D_BGCOLR_GREEN_Pos (8U)#define DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk#define DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)#define DMA2D_BGCOLR_BLUE_Pos (0U)#define DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk#define DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)#define DMA2D_BGPFCCR_ALPHA_Pos (24U)#define DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk#define DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos)#define DMA2D_BGPFCCR_RBS_Pos (21U)#define DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk#define DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos)#define DMA2D_BGPFCCR_AI_Pos (20U)#define DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk#define DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM_Pos (16U)#define DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk#define DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos)#define DMA2D_BGPFCCR_CS_Pos (8U)#define DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk#define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos)#define DMA2D_BGPFCCR_START_Pos (5U)#define DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk#define DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos)#define DMA2D_BGPFCCR_CCM_Pos (4U)#define DMA2D_BGPFCCR_CM_3 0x00000008U#define DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk#define DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_Pos (0U)#define DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk#define DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos)#define DMA2D_FGCOLR_RED_Pos (16U)#define DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk#define DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)#define DMA2D_FGCOLR_GREEN_Pos (8U)#define DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk#define DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)#define DMA2D_FGCOLR_BLUE_Pos (0U)#define DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk#define DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)#define DMA2D_FGPFCCR_ALPHA_Pos (24U)#define DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk#define DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos)#define DMA2D_FGPFCCR_RBS_Pos (21U)#define DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk#define DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos)#define DMA2D_FGPFCCR_AI_Pos (20U)#define DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk#define DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM_Pos (16U)#define DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk#define DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos)#define DMA2D_FGPFCCR_CS_Pos (8U)#define DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk#define DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos)#define DMA2D_FGPFCCR_START_Pos (5U)#define DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk#define DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos)#define DMA2D_FGPFCCR_CCM_Pos (4U)#define DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk#define DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_Pos (0U)#define DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk#define DMA2D_BGOR_LO_Msk (0x3FFFUL << DMA2D_BGOR_LO_Pos)#define DMA2D_BGOR_LO_Pos (0U)#define DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk#define DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)#define DMA2D_BGMAR_MA_Pos (0U)#define DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk#define DMA2D_FGOR_LO_Msk (0x3FFFUL << DMA2D_FGOR_LO_Pos)#define DMA2D_FGOR_LO_Pos (0U)#define DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk#define DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)#define DMA2D_FGMAR_MA_Pos (0U)#define DMA2D_IFSR_CCEIF DMA2D_IFCR_CCEIF#define DMA2D_IFSR_CCTCIF DMA2D_IFCR_CCTCIF#define DMA2D_IFSR_CCAEIF DMA2D_IFCR_CAECIF#define DMA2D_IFSR_CTWIF DMA2D_IFCR_CTWIF#define DMA2D_IFSR_CTCIF DMA2D_IFCR_CTCIF#define DMA2D_IFSR_CTEIF DMA2D_IFCR_CTEIF#define DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk#define DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos)#define DMA2D_IFCR_CCEIF_Pos (5U)#define DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk#define DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos)#define DMA2D_IFCR_CCTCIF_Pos (4U)#define DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk#define DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos)#define DMA2D_IFCR_CAECIF_Pos (3U)#define DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk#define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos)#define DMA2D_IFCR_CTWIF_Pos (2U)#define DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk#define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos)#define DMA2D_IFCR_CTCIF_Pos (1U)#define DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk#define DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos)#define DMA2D_IFCR_CTEIF_Pos (0U)#define DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk#define DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos)#define DMA2D_ISR_CEIF_Pos (5U)#define DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk#define DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos)#define DMA2D_ISR_CTCIF_Pos (4U)#define DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk#define DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos)#define DMA2D_ISR_CAEIF_Pos (3U)#define DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk#define DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos)#define DMA2D_ISR_TWIF_Pos (2U)#define DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk#define DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos)#define DMA2D_ISR_TCIF_Pos (1U)#define DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk#define DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos)#define DMA2D_ISR_TEIF_Pos (0U)#define DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos)#define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk#define DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos)#define DMA2D_CR_CEIE_Pos (13U)#define DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk#define DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos)#define DMA2D_CR_CTCIE_Pos (12U)#define DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk#define DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos)#define DMA2D_CR_CAEIE_Pos (11U)#define DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk#define DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos)#define DMA2D_CR_TWIE_Pos (10U)#define DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk#define DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos)#define DMA2D_CR_TCIE_Pos (9U)#define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk#define DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos)#define DMA2D_CR_TEIE_Pos (8U)#define DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk#define DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos)#define DMA2D_CR_ABORT_Pos (2U)#define DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk#define DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos)#define DMA2D_CR_SUSP_Pos (1U)#define DMA2D_CR_START DMA2D_CR_START_Msk#define DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos)#define DMA2D_CR_START_Pos (0U)#define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk#define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)#define DMA_SxM1AR_M1A_Pos (0U)#define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk#define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)#define DMA_SxM0AR_M0A_Pos (0U)#define DMA_SxPAR_PA DMA_SxPAR_PA_Msk#define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)#define DMA_SxPAR_PA_Pos (0U)#define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk#define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos)#define DMA_HIFCR_CFEIF4_Pos (0U)#define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk#define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos)#define DMA_HIFCR_CDMEIF4_Pos (2U)#define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk#define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos)#define DMA_HIFCR_CTEIF4_Pos (3U)#define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk#define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos)#define DMA_HIFCR_CHTIF4_Pos (4U)#define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk#define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos)#define DMA_HIFCR_CTCIF4_Pos (5U)#define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk#define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos)#define DMA_HIFCR_CFEIF5_Pos (6U)#define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk#define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos)#define DMA_HIFCR_CDMEIF5_Pos (8U)#define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk#define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos)#define DMA_HIFCR_CTEIF5_Pos (9U)#define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk#define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos)#define DMA_HIFCR_CHTIF5_Pos (10U)#define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk#define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos)#define DMA_HIFCR_CTCIF5_Pos (11U)#define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk#define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos)#define DMA_HIFCR_CFEIF6_Pos (16U)#define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk#define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos)#define DMA_HIFCR_CDMEIF6_Pos (18U)#define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk#define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos)#define DMA_HIFCR_CTEIF6_Pos (19U)#define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk#define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos)#define DMA_HIFCR_CHTIF6_Pos (20U)#define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk#define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos)#define DMA_HIFCR_CTCIF6_Pos (21U)#define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk#define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos)#define DMA_HIFCR_CFEIF7_Pos (22U)#define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk#define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos)#define DMA_HIFCR_CDMEIF7_Pos (24U)#define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk#define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos)#define DMA_HIFCR_CTEIF7_Pos (25U)#define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk#define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos)#define DMA_HIFCR_CHTIF7_Pos (26U)#define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk#define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos)#define DMA_HIFCR_CTCIF7_Pos (27U)#define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk#define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos)#define DMA_LIFCR_CFEIF0_Pos (0U)#define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk#define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos)#define DMA_LIFCR_CDMEIF0_Pos (2U)#define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk#define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos)#define DMA_LIFCR_CTEIF0_Pos (3U)#define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk#define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos)#define DMA_LIFCR_CHTIF0_Pos (4U)#define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk#define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos)#define DMA_LIFCR_CTCIF0_Pos (5U)#define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk#define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos)#define DMA_LIFCR_CFEIF1_Pos (6U)#define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk#define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos)#define DMA_LIFCR_CDMEIF1_Pos (8U)#define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk#define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos)#define DMA_LIFCR_CTEIF1_Pos (9U)#define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk#define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos)#define DMA_LIFCR_CHTIF1_Pos (10U)#define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk#define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos)#define DMA_LIFCR_CTCIF1_Pos (11U)#define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk#define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos)#define DMA_LIFCR_CFEIF2_Pos (16U)#define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk#define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos)#define DMA_LIFCR_CDMEIF2_Pos (18U)#define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk#define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos)#define DMA_LIFCR_CTEIF2_Pos (19U)#define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk#define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos)#define DMA_LIFCR_CHTIF2_Pos (20U)#define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk#define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos)#define DMA_LIFCR_CTCIF2_Pos (21U)#define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk#define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos)#define DMA_LIFCR_CFEIF3_Pos (22U)#define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk#define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos)#define DMA_LIFCR_CDMEIF3_Pos (24U)#define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk#define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos)#define DMA_LIFCR_CTEIF3_Pos (25U)#define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk#define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos)#define DMA_LIFCR_CHTIF3_Pos (26U)#define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk#define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos)#define DMA_LIFCR_CTCIF3_Pos (27U)#define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk#define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos)#define DMA_HISR_FEIF4_Pos (0U)#define FMC_BWTR3_ADDSET_0 (0x1UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk#define FMC_BWTR3_ADDSET_Msk (0xFUL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_Pos (0U)#define FMC_BWTR2_ACCMOD_1 (0x2UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD_0 (0x1UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk#define FMC_BWTR2_ACCMOD_Msk (0x3UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD_Pos (28U)#define FMC_BWTR2_BUSTURN_3 (0x8UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_2 (0x4UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_1 (0x2UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_0 (0x1UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk#define FMC_BWTR2_BUSTURN_Msk (0xFUL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_Pos (16U)#define FMC_BWTR2_DATAST_7 (0x80UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_6 (0x40UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_5 (0x20UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_4 (0x10UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_3 (0x08UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_2 (0x04UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_1 (0x02UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_0 (0x01UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk#define FMC_BWTR2_DATAST_Msk (0xFFUL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_Pos (8U)#define FMC_BWTR2_ADDHLD_3 (0x8UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_2 (0x4UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_1 (0x2UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_0 (0x1UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk#define FMC_BWTR2_ADDHLD_Msk (0xFUL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_Pos (4U)#define FMC_BWTR2_ADDSET_3 (0x8UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_2 (0x4UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_1 (0x2UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_0 (0x1UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk#define FMC_BWTR2_ADDSET_Msk (0xFUL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_Pos (0U)#define FMC_BWTR1_ACCMOD_1 (0x2UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD_0 (0x1UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk#define FMC_BWTR1_ACCMOD_Msk (0x3UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD_Pos (28U)#define FMC_BWTR1_BUSTURN_3 (0x8UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_2 (0x4UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_1 (0x2UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_0 (0x1UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk#define FMC_BWTR1_BUSTURN_Msk (0xFUL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_Pos (16U)#define FMC_BWTR1_DATAST_7 (0x80UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_6 (0x40UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_5 (0x20UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_4 (0x10UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_3 (0x08UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_2 (0x04UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_1 (0x02UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_0 (0x01UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk#define FMC_BWTR1_DATAST_Msk (0xFFUL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_Pos (8U)#define FMC_BWTR1_ADDHLD_3 (0x8UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_2 (0x4UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_1 (0x2UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_0 (0x1UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk#define FMC_BWTR1_ADDHLD_Msk (0xFUL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_Pos (4U)#define FMC_BWTR1_ADDSET_3 (0x8UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_2 (0x4UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_1 (0x2UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_0 (0x1UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk#define FMC_BWTR1_ADDSET_Msk (0xFUL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_Pos (0U)#define FMC_BTR4_ACCMOD_1 (0x2UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD_0 (0x1UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk#define FMC_BTR4_ACCMOD_Msk (0x3UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD_Pos (28U)#define FMC_BTR4_DATLAT_3 (0x8UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_2 (0x4UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_1 (0x2UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_0 (0x1UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk#define FMC_BTR4_DATLAT_Msk (0xFUL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_Pos (24U)#define FMC_BTR4_CLKDIV_3 (0x8UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_2 (0x4UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_1 (0x2UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_0 (0x1UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk#define FMC_BTR4_CLKDIV_Msk (0xFUL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_Pos (20U)#define FMC_BTR4_BUSTURN_3 (0x8UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_2 (0x4UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_1 (0x2UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_0 (0x1UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk#define FMC_BTR4_BUSTURN_Msk (0xFUL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_Pos (16U)#define FMC_BTR4_DATAST_7 (0x80UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_6 (0x40UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_5 (0x20UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_4 (0x10UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_3 (0x08UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_2 (0x04UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_1 (0x02UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_0 (0x01UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk#define FMC_BTR4_DATAST_Msk (0xFFUL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_Pos (8U)#define FMC_BTR4_ADDHLD_3 (0x8UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_2 (0x4UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_1 (0x2UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_0 (0x1UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk#define FMC_BTR4_ADDHLD_Msk (0xFUL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_Pos (4U)#define FMC_BTR4_ADDSET_3 (0x8UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_2 (0x4UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_1 (0x2UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_0 (0x1UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk#define FMC_BTR4_ADDSET_Msk (0xFUL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_Pos (0U)#define FMC_BTR3_ACCMOD_1 (0x2UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD_0 (0x1UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk#define FMC_BTR3_ACCMOD_Msk (0x3UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD_Pos (28U)#define FMC_BTR3_DATLAT_3 (0x8UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_2 (0x4UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_1 (0x2UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_0 (0x1UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk#define FMC_BTR3_DATLAT_Msk (0xFUL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_Pos (24U)#define FMC_BTR3_CLKDIV_3 (0x8UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_2 (0x4UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_1 (0x2UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_0 (0x1UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk#define FMC_BTR3_CLKDIV_Msk (0xFUL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_Pos (20U)#define FMC_BTR3_BUSTURN_3 (0x8UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_2 (0x4UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_1 (0x2UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_0 (0x1UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk#define FMC_BTR3_BUSTURN_Msk (0xFUL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_Pos (16U)#define FMC_BTR3_DATAST_7 (0x80UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_6 (0x40UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_5 (0x20UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_4 (0x10UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_3 (0x08UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_2 (0x04UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_1 (0x02UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_0 (0x01UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk#define FMC_BTR3_DATAST_Msk (0xFFUL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_Pos (8U)#define FMC_BTR3_ADDHLD_3 (0x8UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_2 (0x4UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_1 (0x2UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_0 (0x1UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk#define FMC_BTR3_ADDHLD_Msk (0xFUL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_Pos (4U)#define FMC_BTR3_ADDSET_3 (0x8UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_2 (0x4UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_1 (0x2UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_0 (0x1UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk#define FMC_BTR3_ADDSET_Msk (0xFUL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_Pos (0U)#define FMC_BTR2_ACCMOD_1 (0x2UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD_0 (0x1UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk#define FMC_BTR2_ACCMOD_Msk (0x3UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD_Pos (28U)#define FMC_BTR2_DATLAT_3 (0x8UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_2 (0x4UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_1 (0x2UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_0 (0x1UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk#define FMC_BTR2_DATLAT_Msk (0xFUL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_Pos (24U)#define FMC_BTR2_CLKDIV_3 (0x8UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_2 (0x4UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_1 (0x2UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_0 (0x1UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk#define FMC_BTR2_CLKDIV_Msk (0xFUL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_Pos (20U)#define FMC_BTR2_BUSTURN_3 (0x8UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_2 (0x4UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_1 (0x2UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_0 (0x1UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk#define FMC_BTR2_BUSTURN_Msk (0xFUL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_Pos (16U)#define FMC_BTR2_DATAST_7 (0x80UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_6 (0x40UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_5 (0x20UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_4 (0x10UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_3 (0x08UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_2 (0x04UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_1 (0x02UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_0 (0x01UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk#define FMC_BTR2_DATAST_Msk (0xFFUL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_Pos (8U)#define FMC_BTR2_ADDHLD_3 (0x8UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_2 (0x4UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_1 (0x2UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_0 (0x1UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk#define FMC_BTR2_ADDHLD_Msk (0xFUL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_Pos (4U)#define FMC_BTR2_ADDSET_3 (0x8UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_2 (0x4UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_1 (0x2UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_0 (0x1UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk#define FMC_BTR2_ADDSET_Msk (0xFUL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_Pos (0U)#define FMC_BTR1_ACCMOD_1 (0x2UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD_0 (0x1UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk#define FMC_BTR1_ACCMOD_Msk (0x3UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD_Pos (28U)#define FMC_BTR1_DATLAT_3 (0x8UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_2 (0x4UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_1 (0x2UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_0 (0x1UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk#define FMC_BTR1_DATLAT_Msk (0xFUL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_Pos (24U)#define FMC_BTR1_CLKDIV_3 (0x8UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_2 (0x4UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_1 (0x2UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_0 (0x1UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk#define FMC_BTR1_CLKDIV_Msk (0xFUL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_Pos (20U)#define FMC_BTR1_BUSTURN_3 (0x8UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_2 (0x4UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_1 (0x2UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_0 (0x1UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk#define FMC_BTR1_BUSTURN_Msk (0xFUL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_Pos (16U)#define FMC_BTR1_DATAST_7 (0x80UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_6 (0x40UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_5 (0x20UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_4 (0x10UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_3 (0x08UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_2 (0x04UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_1 (0x02UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_0 (0x01UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk#define FMC_BTR1_DATAST_Msk (0xFFUL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_Pos (8U)#define FMC_BTR1_ADDHLD_3 (0x8UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_2 (0x4UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_1 (0x2UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_0 (0x1UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk#define FMC_BTR1_ADDHLD_Msk (0xFUL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_Pos (4U)#define FMC_BTR1_ADDSET_3 (0x8UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_2 (0x4UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_1 (0x2UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_0 (0x1UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk#define FMC_BTR1_ADDSET_Msk (0xFUL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_Pos (0U)#define FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk#define FMC_BCR4_CBURSTRW_Msk (0x1UL << FMC_BCR4_CBURSTRW_Pos)#define FMC_BCR4_CBURSTRW_Pos (19U)#define FMC_BCR4_CPSIZE_2 (0x4UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_1 (0x2UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_0 (0x1UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE FMC_BCR4_CPSIZE_Msk#define FMC_BCR4_CPSIZE_Msk (0x7UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_Pos (16U)#define FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk#define FMC_BCR4_ASYNCWAIT_Msk (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)#define FMC_BCR4_ASYNCWAIT_Pos (15U)#define FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk#define FMC_BCR4_EXTMOD_Msk (0x1UL << FMC_BCR4_EXTMOD_Pos)#define FMC_BCR4_EXTMOD_Pos (14U)#define FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk#define FMC_BCR4_WAITEN_Msk (0x1UL << FMC_BCR4_WAITEN_Pos)#define FMC_BCR4_WAITEN_Pos (13U)#define FMC_BCR4_WREN FMC_BCR4_WREN_Msk#define FMC_BCR4_WREN_Msk (0x1UL << FMC_BCR4_WREN_Pos)#define FMC_BCR4_WREN_Pos (12U)#define FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk#define FMC_BCR4_WAITCFG_Msk (0x1UL << FMC_BCR4_WAITCFG_Pos)#define FMC_BCR4_WAITCFG_Pos (11U)#define FMC_BCR4_WRAPMOD FMC_BCR4_WRAPMOD_Msk#define FMC_BCR4_WRAPMOD_Msk (0x1UL << FMC_BCR4_WRAPMOD_Pos)#define FMC_BCR4_WRAPMOD_Pos (10U)#define FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk#define FMC_BCR4_WAITPOL_Msk (0x1UL << FMC_BCR4_WAITPOL_Pos)#define FMC_BCR4_WAITPOL_Pos (9U)#define FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk#define FMC_BCR4_BURSTEN_Msk (0x1UL << FMC_BCR4_BURSTEN_Pos)#define FMC_BCR4_BURSTEN_Pos (8U)#define FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk#define FMC_BCR4_FACCEN_Msk (0x1UL << FMC_BCR4_FACCEN_Pos)#define FMC_BCR4_FACCEN_Pos (6U)#define FMC_BCR4_MWID_1 (0x2UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID_0 (0x1UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID FMC_BCR4_MWID_Msk#define FMC_BCR4_MWID_Msk (0x3UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID_Pos (4U)#define FMC_BCR4_MTYP_1 (0x2UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP_0 (0x1UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk#define FMC_BCR4_MTYP_Msk (0x3UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP_Pos (2U)#define FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk#define FMC_BCR4_MUXEN_Msk (0x1UL << FMC_BCR4_MUXEN_Pos)#define FMC_BCR4_MUXEN_Pos (1U)#define FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk#define FMC_BCR4_MBKEN_Msk (0x1UL << FMC_BCR4_MBKEN_Pos)#define FMC_BCR4_MBKEN_Pos (0U)#define FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk#define FMC_BCR3_CBURSTRW_Msk (0x1UL << FMC_BCR3_CBURSTRW_Pos)#define FMC_BCR3_CBURSTRW_Pos (19U)#define FMC_BCR3_CPSIZE_2 (0x4UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_1 (0x2UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_0 (0x1UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE FMC_BCR3_CPSIZE_Msk#define FMC_BCR3_CPSIZE_Msk (0x7UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_Pos (16U)#define FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk#define FMC_BCR3_ASYNCWAIT_Msk (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)#define FMC_BCR3_ASYNCWAIT_Pos (15U)#define FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk#define FMC_BCR3_EXTMOD_Msk (0x1UL << FMC_BCR3_EXTMOD_Pos)#define FMC_BCR3_EXTMOD_Pos (14U)#define FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk#define FMC_BCR3_WAITEN_Msk (0x1UL << FMC_BCR3_WAITEN_Pos)#define FMC_BCR3_WAITEN_Pos (13U)#define FMC_BCR3_WREN FMC_BCR3_WREN_Msk#define FMC_BCR3_WREN_Msk (0x1UL << FMC_BCR3_WREN_Pos)#define FMC_BCR3_WREN_Pos (12U)#define FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk#define FMC_BCR3_WAITCFG_Msk (0x1UL << FMC_BCR3_WAITCFG_Pos)#define FMC_BCR3_WAITCFG_Pos (11U)#define FMC_BCR3_WRAPMOD FMC_BCR3_WRAPMOD_Msk#define FMC_BCR3_WRAPMOD_Msk (0x1UL << FMC_BCR3_WRAPMOD_Pos)#define FMC_BCR3_WRAPMOD_Pos (10U)#define FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk#define FMC_BCR3_WAITPOL_Msk (0x1UL << FMC_BCR3_WAITPOL_Pos)#define FMC_BCR3_WAITPOL_Pos (9U)#define FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk#define FMC_BCR3_BURSTEN_Msk (0x1UL << FMC_BCR3_BURSTEN_Pos)#define FMC_BCR3_BURSTEN_Pos (8U)#define FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk#define FMC_BCR3_FACCEN_Msk (0x1UL << FMC_BCR3_FACCEN_Pos)#define FMC_BCR3_FACCEN_Pos (6U)#define FMC_BCR3_MWID_1 (0x2UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID_0 (0x1UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID FMC_BCR3_MWID_Msk#define FMC_BCR3_MWID_Msk (0x3UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID_Pos (4U)#define FMC_BCR3_MTYP_1 (0x2UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP_0 (0x1UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk#define FMC_BCR3_MTYP_Msk (0x3UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP_Pos (2U)#define FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk#define FMC_BCR3_MUXEN_Msk (0x1UL << FMC_BCR3_MUXEN_Pos)#define FMC_BCR3_MUXEN_Pos (1U)#define FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk#define FMC_BCR3_MBKEN_Msk (0x1UL << FMC_BCR3_MBKEN_Pos)#define FMC_BCR3_MBKEN_Pos (0U)#define FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk#define FMC_BCR2_CBURSTRW_Msk (0x1UL << FMC_BCR2_CBURSTRW_Pos)#define FMC_BCR2_CBURSTRW_Pos (19U)#define FMC_BCR2_CPSIZE_2 (0x4UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_1 (0x2UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_0 (0x1UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE FMC_BCR2_CPSIZE_Msk#define FMC_BCR2_CPSIZE_Msk (0x7UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_Pos (16U)#define FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk#define FMC_BCR2_ASYNCWAIT_Msk (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)#define FMC_BCR2_ASYNCWAIT_Pos (15U)#define FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk#define FMC_BCR2_EXTMOD_Msk (0x1UL << FMC_BCR2_EXTMOD_Pos)#define FMC_BCR2_EXTMOD_Pos (14U)#define FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk#define FMC_BCR2_WAITEN_Msk (0x1UL << FMC_BCR2_WAITEN_Pos)#define FMC_BCR2_WAITEN_Pos (13U)#define FMC_BCR2_WREN FMC_BCR2_WREN_Msk#define FMC_BCR2_WREN_Msk (0x1UL << FMC_BCR2_WREN_Pos)#define FMC_BCR2_WREN_Pos (12U)#define FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk#define FMC_BCR2_WAITCFG_Msk (0x1UL << FMC_BCR2_WAITCFG_Pos)#define FMC_BCR2_WAITCFG_Pos (11U)#define FMC_BCR2_WRAPMOD FMC_BCR2_WRAPMOD_Msk#define FMC_BCR2_WRAPMOD_Msk (0x1UL << FMC_BCR2_WRAPMOD_Pos)#define FMC_BCR2_WRAPMOD_Pos (10U)#define FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk#define FMC_BCR2_WAITPOL_Msk (0x1UL << FMC_BCR2_WAITPOL_Pos)#define FMC_BCR2_WAITPOL_Pos (9U)#define FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk#define FMC_BCR2_BURSTEN_Msk (0x1UL << FMC_BCR2_BURSTEN_Pos)#define FMC_BCR2_BURSTEN_Pos (8U)#define FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk#define FMC_BCR2_FACCEN_Msk (0x1UL << FMC_BCR2_FACCEN_Pos)#define FMC_BCR2_FACCEN_Pos (6U)#define FMC_BCR2_MWID_1 (0x2UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID_0 (0x1UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID FMC_BCR2_MWID_Msk#define FMC_BCR2_MWID_Msk (0x3UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID_Pos (4U)#define FMC_BCR2_MTYP_1 (0x2UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP_0 (0x1UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk#define FMC_BCR2_MTYP_Msk (0x3UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP_Pos (2U)#define FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk#define FMC_BCR2_MUXEN_Msk (0x1UL << FMC_BCR2_MUXEN_Pos)#define FMC_BCR2_MUXEN_Pos (1U)#define FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk#define FMC_BCR2_MBKEN_Msk (0x1UL << FMC_BCR2_MBKEN_Pos)#define FMC_BCR2_MBKEN_Pos (0U)#define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk#define FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos)#define FMC_BCR1_WFDIS_Pos (21U)#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)#define FMC_BCR1_CCLKEN_Pos (20U)#define FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk#define FMC_BCR1_CBURSTRW_Msk (0x1UL << FMC_BCR1_CBURSTRW_Pos)#define FMC_BCR1_CBURSTRW_Pos (19U)#define FMC_BCR1_CPSIZE_2 (0x4UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_1 (0x2UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_0 (0x1UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk#define FMC_BCR1_CPSIZE_Msk (0x7UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_Pos (16U)#define FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk#define FMC_BCR1_ASYNCWAIT_Msk (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)#define FMC_BCR1_ASYNCWAIT_Pos (15U)#define FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk#define FMC_BCR1_EXTMOD_Msk (0x1UL << FMC_BCR1_EXTMOD_Pos)#define FMC_BCR1_EXTMOD_Pos (14U)#define FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk#define FMC_BCR1_WAITEN_Msk (0x1UL << FMC_BCR1_WAITEN_Pos)#define FMC_BCR1_WAITEN_Pos (13U)#define FMC_BCR1_WREN FMC_BCR1_WREN_Msk#define FMC_BCR1_WREN_Msk (0x1UL << FMC_BCR1_WREN_Pos)#define FMC_BCR1_WREN_Pos (12U)#define FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk#define FMC_BCR1_WAITCFG_Msk (0x1UL << FMC_BCR1_WAITCFG_Pos)#define FMC_BCR1_WAITCFG_Pos (11U)#define FMC_BCR1_WRAPMOD FMC_BCR1_WRAPMOD_Msk#define FMC_BCR1_WRAPMOD_Msk (0x1UL << FMC_BCR1_WRAPMOD_Pos)#define FMC_BCR1_WRAPMOD_Pos (10U)#define FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk#define FMC_BCR1_WAITPOL_Msk (0x1UL << FMC_BCR1_WAITPOL_Pos)#define FMC_BCR1_WAITPOL_Pos (9U)#define FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk#define FMC_BCR1_BURSTEN_Msk (0x1UL << FMC_BCR1_BURSTEN_Pos)#define FMC_BCR1_BURSTEN_Pos (8U)#define FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk#define FMC_BCR1_FACCEN_Msk (0x1UL << FMC_BCR1_FACCEN_Pos)#define FMC_BCR1_FACCEN_Pos (6U)#define FMC_BCR1_MWID_1 (0x2UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID_0 (0x1UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID FMC_BCR1_MWID_Msk#define FMC_BCR1_MWID_Msk (0x3UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID_Pos (4U)#define FMC_BCR1_MTYP_1 (0x2UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP_0 (0x1UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk#define FMC_BCR1_MTYP_Msk (0x3UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP_Pos (2U)#define FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk#define FMC_BCR1_MUXEN_Msk (0x1UL << FMC_BCR1_MUXEN_Pos)#define FMC_BCR1_MUXEN_Pos (1U)#define FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk#define FMC_BCR1_MBKEN_Msk (0x1UL << FMC_BCR1_MBKEN_Pos)#define FMC_BCR1_MBKEN_Pos (0U)#define FLASH_OPTCR1_BOOT_ADD1 FLASH_OPTCR1_BOOT_ADD1_Msk#define FLASH_OPTCR1_BOOT_ADD1_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)#define FLASH_OPTCR1_BOOT_ADD1_Pos (16U)#define FLASH_OPTCR1_BOOT_ADD0 FLASH_OPTCR1_BOOT_ADD0_Msk(long)...(int32_t)...(dp83848_DeInit_Func)...(dp83848_Init_Func)...#define __STM32F7_CMSIS_VERSION_MAIN (0x01)#define USE_HAL_DRIVER 1#define STM32F769xx 1#define ART_ACCLERATOR_ENABLE ART_ACCELERATOR_ENABLE#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE#define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE#define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1#define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE#define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL#define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL#define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL#define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL#define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL#define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY#define SAI_STREOMODE SAI_STEREOMODE#define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE#define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE#define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE#define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE#define __HAL_LTDC_LAYER LTDC_LAYER#define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE#define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE#define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER#define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG#define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT#define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT#define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_OCMODE_ASYMMETRIC_PWM2#define TIM_OCMODE_ASSYMETRIC_PWM1 TIM_OCMODE_ASYMMETRIC_PWM1#define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1#define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE#define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE#define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER#define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER#define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION#define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION#define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD#define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD#define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER#define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER#define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER#define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN#define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE#define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT#define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE#define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE#define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo#define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo#define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup#define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup#define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE#define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG#define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT#define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT#define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE#define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG#define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT#define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE#define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG#define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT#define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT#define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE#define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE#define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE#define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE#define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE#define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE#define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE#define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE#define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || ((__SAMPLING__) == USART_OVERSAMPLING_8))#define USART_OVERSAMPLING_8 USART_CR1_OVER8#define USART_OVERSAMPLING_16 0x00000000U#define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE#define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE#define __USART_DISABLE __HAL_USART_DISABLE#define __USART_ENABLE __HAL_USART_ENABLE#define __USART_DISABLE_IT __HAL_USART_DISABLE_IT#define __USART_ENABLE_IT __HAL_USART_ENABLE_IT#define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE#define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE#define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD#define __UART_MASK_COMPUTATION UART_MASK_COMPUTATION#define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE#define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION#define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE#define __HAL_SPI_RESET_CRC SPI_RESET_CRC#define __HAL_SPI_1LINE_RX SPI_1LINE_RX#define __HAL_SPI_1LINE_TX SPI_1LINE_TX#define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED#define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE#define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE#define __HAL_SMBUS_GET_DIR SMBUS_GET_DIR#define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH#define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START#define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2#define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1#define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE#define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE#define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE#define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE#define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE#define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE#define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT#define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT#define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef#define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef#define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef#define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef#define SDIO_IRQHandler SDMMC1_IRQHandler#define SDIO_IRQn SDMMC1_IRQn#define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_COND#define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUT#define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGS#define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_IT#define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_IT#define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAG#define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAG#define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_IT#define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_IT#define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLE#define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLE#define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLE#define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLE#define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDED#define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECT#define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_COND#define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTION#define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILED#define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSY#define SD_SDIO_DISABLED SD_SDMMC_DISABLED#define SDMMC_HSpeed_CLK_DIV SDMMC_HSPEED_CLK_DIV#define SDMMC_NSpeed_CLK_DIV SDMMC_NSPEED_CLK_DIV#define eMMC_LOW_VOLTAGE_RANGE EMMC_LOW_VOLTAGE_RANGE#define eMMC_DUAL_VOLTAGE_RANGE EMMC_DUAL_VOLTAGE_RANGE#define eMMC_HIGH_VOLTAGE_RANGE EMMC_HIGH_VOLTAGE_RANGE#define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS#define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE#define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE#define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE#define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER#define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK#define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION#define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ#define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE#define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION#define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE#define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT#define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER#define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE#define IS_TAMPER IS_RTC_TAMPER#define IS_ALARM_MASK IS_RTC_ALARM_MASK#define IS_ALARM IS_RTC_ALARM#define __HAL_RTC_TAMPER_GET_IT __HAL_RTC_TAMPER_GET_FLAG#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))#define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT#define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT#define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG#define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)#define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1#define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2#define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE#define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG#define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK#define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2#define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1#define DfsdmClockSelection Dfsdm1ClockSelection#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE#define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET#define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET#define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED#define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED#define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE#define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE#define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48#define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE#define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ#define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP#define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ#define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48#define RCC_CRS_TRIMOV RCC_CRS_TRIMOVF#define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN#define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE#define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB#define CR_PLLSAION_BB RCC_CR_PLLSAION_BB#define CSR_RMVF_BB RCC_CSR_RMVF_BB#define CR_HSEON_BB RCC_CR_HSEON_BB#define BDCR_BDRST_BB RCC_BDCR_BDRST_BB#define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB#define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB#define CSR_RTCRST_BB RCC_CSR_RTCRST_BB#define CSR_RTCEN_BB RCC_CSR_RTCEN_BB#define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB#define CSR_LSEON_BB RCC_CSR_LSEON_BB#define CSR_LSION_BB RCC_CSR_LSION_BB#define CR_MSION_BB RCC_CR_MSION_BB#define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB#define CR_PLLON_BB RCC_CR_PLLON_BB#define CR_CSSON_BB RCC_CR_CSSON_BB#define CR_HSION_BB RCC_CR_HSION_BB#define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE#define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE#define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS#define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS#define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS#define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER#define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER#define RMVF_BitNumber RCC_RMVF_BIT_NUMBER#define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER#define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER#define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER#define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER#define LSEON_BitNumber RCC_LSEON_BIT_NUMBER#define LSION_BITNUMBER RCC_LSION_BIT_NUMBER#define LSION_BitNumber RCC_LSION_BIT_NUMBER#define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER#define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER#define BDRST_BitNumber RCC_BDRST_BIT_NUMBER#define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER#define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER#define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER#define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER#define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER#define PLLON_BitNumber RCC_PLLON_BIT_NUMBER#define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER#define CSSON_BitNumber RCC_CSSON_BIT_NUMBER#define MSION_BITNUMBER RCC_MSION_BIT_NUMBER#define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER#define HSEON_BitNumber RCC_HSEON_BIT_NUMBER#define HSION_BITNUMBER RCC_HSION_BIT_NUMBER#define HSION_BitNumber RCC_HSION_BIT_NUMBER#define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3#define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2#define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5#define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL#define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL#define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI#define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL#define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2#define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK#define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK#define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE#define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48#define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14#define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI#define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK#define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE#define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI#define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK#define RCC_MCO_DIV128 RCC_MCODIV_128#define RCC_MCO_DIV64 RCC_MCODIV_64#define RCC_MCO_DIV32 RCC_MCODIV_32#define RCC_MCO_DIV16 RCC_MCODIV_16#define RCC_MCO_DIV8 RCC_MCODIV_8#define RCC_MCO_DIV4 RCC_MCODIV_4#define RCC_MCO_DIV2 RCC_MCODIV_2#define RCC_MCO_DIV1 RCC_MCODIV_1#define RCC_MCO_NODIV RCC_MCODIV_1#define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG#define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE#define RCC_PLLDIV_4 RCC_PLL_DIV4#define RCC_PLLDIV_3 RCC_PLL_DIV3#define RCC_PLLDIV_2 RCC_PLL_DIV2#define RCC_PLLMUL_48 RCC_PLL_MUL48#define RCC_PLLMUL_32 RCC_PLL_MUL32#define RCC_PLLMUL_24 RCC_PLL_MUL24#define RCC_PLLMUL_16 RCC_PLL_MUL16#define RCC_PLLMUL_12 RCC_PLL_MUL12#define RCC_PLLMUL_8 RCC_PLL_MUL8#define RCC_PLLMUL_6 RCC_PLL_MUL6#define RCC_PLLMUL_4 RCC_PLL_MUL4#define RCC_PLLMUL_3 RCC_PLL_MUL3#define RCC_IT_CSSHSE RCC_IT_CSS#define RCC_IT_CSSLSE RCC_IT_LSECSS#define RCC_IT_HSI14 RCC_IT_HSI14RDY#define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK#define IS_RCC_HCLK_DIV IS_RCC_PCLK#define IS_RCC_SYSCLK_DIV IS_RCC_HCLK#define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE#define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE#define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE#define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG#define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG#define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLK#define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48#define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCE#define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIG#define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1#define SdioClockSelection Sdmmc1ClockSelection#define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLED#define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLED#define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLE#define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLE#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE#define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESET#define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESET#define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED#define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED#define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED#define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED#define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED#define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED#define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED#define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED#define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED#define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED#define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED#define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED#define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED#define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED#define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED#define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED#define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED#define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED#define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED#define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED#define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED#define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED#define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED#define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED#define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED#define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED#define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED#define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED#define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED#define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED#define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED#define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED#define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED#define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED#define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED#define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED#define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED#define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED#define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED#define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED#define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED#define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED#define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED#define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED#define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED#define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED#define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED#define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED#define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED#define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED#define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED#define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED#define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED#define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED#define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED#define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED#define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED#define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED#define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED#define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED#define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED#define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED#define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED#define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED#define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED#define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED#define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED#define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED#define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED#define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED#define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED#define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED#define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED#define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED#define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED#define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED#define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED#define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED#define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED#define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED#define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED#define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED#define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED#define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED#define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED#define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED#define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED#define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED#define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED#define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED#define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED#define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED#define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED#define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED#define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED#define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED#define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED#define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED#define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED#define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED#define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED#define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED#define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED#define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED#define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED#define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED#define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED#define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED#define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED#define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED#define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED#define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED#define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED#define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED#define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED#define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED#define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET#define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET#define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET#define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET#define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET#define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET#define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET#define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET#define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET#define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET#define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET#define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET#define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET#define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET#define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET#define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET#define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET#define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET#define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET#define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET#define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE#define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE#define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE#define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE#define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE#define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE#define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE#define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE#define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE#define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE#define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE#define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE#define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE#define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE#define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE#define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE#define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE#define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE#define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE#define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE#define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET#define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET#define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE#define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE#define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET#define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)#define USART_RQR_SBKRQ_Pos (1U)#define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk#define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)#define USART_RQR_ABRRQ_Pos (0U)#define USART_RTOR_BLEN USART_RTOR_BLEN_Msk#define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)#define USART_RTOR_BLEN_Pos (24U)#define USART_RTOR_RTO USART_RTOR_RTO_Msk#define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)#define USART_RTOR_RTO_Pos (0U)#define USART_GTPR_GT USART_GTPR_GT_Msk#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)#define USART_GTPR_GT_Pos (8U)#define USART_GTPR_PSC USART_GTPR_PSC_Msk#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)#define USART_GTPR_PSC_Pos (0U)#define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk#define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)#define USART_BRR_DIV_MANTISSA_Pos (4U)#define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk#define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)#define USART_BRR_DIV_FRACTION_Pos (0U)#define USART_CR3_UCESM USART_CR3_UCESM_Msk#define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos)#define USART_CR3_UCESM_Pos (23U)#define USART_CR3_WUFIE USART_CR3_WUFIE_Msk#define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)#define USART_CR3_WUFIE_Pos (22U)#define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS USART_CR3_WUS_Msk#define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS_Pos (20U)#define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk#define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_Pos (17U)#define USART_CR3_DEP USART_CR3_DEP_Msk#define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)#define USART_CR3_DEP_Pos (15U)#define USART_CR3_DEM USART_CR3_DEM_Msk#define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)#define USART_CR3_DEM_Pos (14U)#define USART_CR3_DDRE USART_CR3_DDRE_Msk#define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)#define USART_CR3_DDRE_Pos (13U)#define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk#define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)#define USART_CR3_OVRDIS_Pos (12U)#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)#define USART_CR3_ONEBIT_Pos (11U)#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)#define USART_CR3_CTSIE_Pos (10U)#define USART_CR3_CTSE USART_CR3_CTSE_Msk#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)#define USART_CR3_CTSE_Pos (9U)#define USART_CR3_RTSE USART_CR3_RTSE_Msk#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)#define USART_CR3_RTSE_Pos (8U)#define USART_CR3_DMAT USART_CR3_DMAT_Msk#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)#define USART_CR3_DMAT_Pos (7U)#define USART_CR3_DMAR USART_CR3_DMAR_Msk#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)#define USART_CR3_DMAR_Pos (6U)#define USART_CR3_SCEN USART_CR3_SCEN_Msk#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)#define USART_CR3_SCEN_Pos (5U)#define USART_CR3_NACK USART_CR3_NACK_Msk#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)#define USART_CR3_NACK_Pos (4U)#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)#define USART_CR3_HDSEL_Pos (3U)#define USART_CR3_IRLP USART_CR3_IRLP_Msk#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)#define USART_CR3_IRLP_Pos (2U)#define USART_CR3_IREN USART_CR3_IREN_Msk#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)#define USART_CR3_IREN_Pos (1U)#define USART_CR3_EIE USART_CR3_EIE_Msk#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)#define USART_CR3_EIE_Pos (0U)#define USART_CR2_ADD USART_CR2_ADD_Msk#define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)#define USART_CR2_ADD_Pos (24U)#define USART_CR2_RTOEN USART_CR2_RTOEN_Msk#define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)#define USART_CR2_RTOEN_Pos (23U)#define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk#define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE_Pos (21U)#define USART_CR2_ABREN USART_CR2_ABREN_Msk#define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)#define USART_CR2_ABREN_Pos (20U)#define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk#define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)#define USART_CR2_MSBFIRST_Pos (19U)#define USART_CR2_DATAINV USART_CR2_DATAINV_Msk#define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)#define USART_CR2_DATAINV_Pos (18U)#define USART_CR2_TXINV USART_CR2_TXINV_Msk#define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)#define USART_CR2_TXINV_Pos (17U)#define USART_CR2_RXINV USART_CR2_RXINV_Msk#define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)#define USART_CR2_RXINV_Pos (16U)#define USART_CR2_SWAP USART_CR2_SWAP_Msk#define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)#define USART_CR2_SWAP_Pos (15U)#define USART_CR2_LINEN USART_CR2_LINEN_Msk#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)#define USART_CR2_LINEN_Pos (14U)#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP USART_CR2_STOP_Msk#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP_Pos (12U)#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)#define USART_CR2_CLKEN_Pos (11U)#define USART_CR2_CPOL USART_CR2_CPOL_Msk#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)#define USART_CR2_CPOL_Pos (10U)#define USART_CR2_CPHA USART_CR2_CPHA_Msk#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)#define USART_CR2_CPHA_Pos (9U)#define USART_CR2_LBCL USART_CR2_LBCL_Msk#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)#define USART_CR2_LBCL_Pos (8U)#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)#define USART_CR2_LBDIE_Pos (6U)#define USART_CR2_LBDL USART_CR2_LBDL_Msk#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)#define USART_CR2_LBDL_Pos (5U)#define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk#define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)#define USART_CR2_ADDM7_Pos (4U)#define USART_CR1_M_1 USART_CR1_M1#define USART_CR1_M_0 USART_CR1_M0#define USART_CR1_M1 0x10000000U#define USART_CR1_EOBIE USART_CR1_EOBIE_Msk#define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)#define USART_CR1_EOBIE_Pos (27U)#define USART_CR1_RTOIE USART_CR1_RTOIE_Msk#define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)#define USART_CR1_RTOIE_Pos (26U)#define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT USART_CR1_DEAT_Msk#define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_Pos (21U)#define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT USART_CR1_DEDT_Msk#define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_Pos (16U)#define USART_CR1_OVER8 USART_CR1_OVER8_Msk#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)#define USART_CR1_OVER8_Pos (15U)#define USART_CR1_CMIE USART_CR1_CMIE_Msk#define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)#define USART_CR1_CMIE_Pos (14U)#define USART_CR1_MME USART_CR1_MME_Msk#define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)#define USART_CR1_MME_Pos (13U)#define USART_CR1_M0 (0x00001UL << USART_CR1_M_Pos)#define USART_CR1_M USART_CR1_M_Msk#define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)#define USART_CR1_M_Pos (12U)#define USART_CR1_WAKE USART_CR1_WAKE_Msk#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)#define USART_CR1_WAKE_Pos (11U)#define USART_CR1_PCE USART_CR1_PCE_Msk#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)#define USART_CR1_PCE_Pos (10U)#define USART_CR1_PS USART_CR1_PS_Msk#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)#define USART_CR1_PS_Pos (9U)#define USART_CR1_PEIE USART_CR1_PEIE_Msk#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)#define USART_CR1_PEIE_Pos (8U)#define USART_CR1_TXEIE USART_CR1_TXEIE_Msk#define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)#define USART_CR1_TXEIE_Pos (7U)#define USART_CR1_TCIE USART_CR1_TCIE_Msk#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)#define USART_CR1_TCIE_Pos (6U)#define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk#define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)#define USART_CR1_RXNEIE_Pos (5U)#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)#define USART_CR1_IDLEIE_Pos (4U)#define USART_CR1_TE USART_CR1_TE_Msk#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)#define USART_CR1_TE_Pos (3U)#define USART_CR1_RE USART_CR1_RE_Msk#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)#define USART_CR1_RE_Pos (2U)#define USART_CR1_UESM USART_CR1_UESM_Msk#define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)#define USART_CR1_UESM_Pos (1U)#define USART_CR1_UE USART_CR1_UE_Msk#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)#define USART_CR1_UE_Pos (0U)#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk#define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)#define LPTIM_CNT_CNT_Pos (0U)#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk#define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)#define LPTIM_ARR_ARR_Pos (0U)#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk#define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)#define LPTIM_CMP_CMP_Pos (0U)#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk#define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)#define LPTIM_CR_CNTSTRT_Pos (2U)#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk#define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)#define LPTIM_CR_SNGSTRT_Pos (1U)#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk#define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)#define LPTIM_CR_ENABLE_Pos (0U)#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk#define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)#define LPTIM_CFGR_ENC_Pos (24U)#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk#define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)#define LPTIM_CFGR_COUNTMODE_Pos (23U)#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk#define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)#define LPTIM_CFGR_PRELOAD_Pos (22U)#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk#define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)#define LPTIM_CFGR_WAVPOL_Pos (21U)#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk#define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)#define LPTIM_CFGR_WAVE_Pos (20U)#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk#define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)#define LPTIM_CFGR_TIMOUT_Pos (19U)#define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk#define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN_Pos (17U)#define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk#define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_Pos (13U)#define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk#define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_Pos (9U)#define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk#define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT_Pos (6U)#define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk#define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT_Pos (3U)#define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk#define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL_Pos (1U)#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk#define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)#define LPTIM_CFGR_CKSEL_Pos (0U)#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk#define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)#define LPTIM_IER_DOWNIE_Pos (6U)#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk#define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)#define LPTIM_IER_UPIE_Pos (5U)#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk#define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)#define LPTIM_IER_ARROKIE_Pos (4U)#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk#define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)#define LPTIM_IER_CMPOKIE_Pos (3U)#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk#define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)#define LPTIM_IER_EXTTRIGIE_Pos (2U)#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk#define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)#define LPTIM_IER_ARRMIE_Pos (1U)#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk#define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)#define LPTIM_IER_CMPMIE_Pos (0U)#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk#define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)#define LPTIM_ICR_DOWNCF_Pos (6U)#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk#define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)#define LPTIM_ICR_UPCF_Pos (5U)#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk#define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)#define LPTIM_ICR_ARROKCF_Pos (4U)#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk#define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)#define LPTIM_ICR_CMPOKCF_Pos (3U)#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk#define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)#define LPTIM_ICR_EXTTRIGCF_Pos (2U)#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk#define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)#define LPTIM_ICR_ARRMCF_Pos (1U)#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk#define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)#define LPTIM_ICR_CMPMCF_Pos (0U)#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk#define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)#define LPTIM_ISR_DOWN_Pos (6U)#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk#define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)#define LPTIM_ISR_UP_Pos (5U)#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk#define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)#define LPTIM_ISR_ARROK_Pos (4U)#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk#define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)#define LPTIM_ISR_CMPOK_Pos (3U)#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk#define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)#define LPTIM_ISR_EXTTRIG_Pos (2U)#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk#define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)#define LPTIM_ISR_ARRM_Pos (1U)#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk#define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)#define LPTIM_ISR_CMPM_Pos (0U)#define TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk#define TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos)#define TIM8_AF2_BK2INP_Pos (9U)#define TIM8_AF2_BK2DF1BKE TIM8_AF2_BK2DF1BKE_Msk#define TIM8_AF2_BK2DF1BKE_Msk (0x1UL << TIM8_AF2_BK2DF1BKE_Pos)#define TIM8_AF2_BK2DF1BKE_Pos (8U)#define TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk#define TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos)#define TIM8_AF2_BK2INE_Pos (0U)#define TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk#define TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos)#define TIM8_AF1_BKINP_Pos (9U)#define TIM8_AF1_BKDF1BKE TIM8_AF1_BKDF1BKE_Msk#define TIM8_AF1_BKDF1BKE_Msk (0x1UL << TIM8_AF1_BKDF1BKE_Pos)#define TIM8_AF1_BKDF1BKE_Pos (8U)#define TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk#define TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos)#define TIM8_AF1_BKINE_Pos (0U)#define TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk#define TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos)#define TIM1_AF2_BK2INP_Pos (9U)#define TIM1_AF2_BK2DF1BKE TIM1_AF2_BK2DF1BKE_Msk#define TIM1_AF2_BK2DF1BKE_Msk (0x1UL << TIM1_AF2_BK2DF1BKE_Pos)#define TIM1_AF2_BK2DF1BKE_Pos (8U)#define TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk#define TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos)#define TIM1_AF2_BK2INE_Pos (0U)#define TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk#define TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos)#define TIM1_AF1_BKINP_Pos (9U)#define TIM1_AF1_BKDF1BKE TIM1_AF1_BKDF1BKE_Msk#define TIM1_AF1_BKDF1BKE_Msk (0x1UL << TIM1_AF1_BKDF1BKE_Pos)#define TIM1_AF1_BKDF1BKE_Pos (8U)#define TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk#define TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos)#define TIM1_AF1_BKINE_Pos (0U)#define TIM_CCR6_CCR6 ((uint16_t)0xFFFFU)#define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk#define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)#define TIM_CCR5_GC5C3_Pos (31U)#define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk#define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)#define TIM_CCR5_GC5C2_Pos (30U)#define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk#define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)#define TIM_CCR5_GC5C1_Pos (29U)#define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk#define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)#define TIM_CCR5_CCR5_Pos (0U)#define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk#define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)#define TIM_CCMR3_OC6CE_Pos (15U)#define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk#define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_Pos (12U)#define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk#define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)#define TIM_CCMR3_OC6PE_Pos (11U)#define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk#define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)#define TIM_CCMR3_OC6FE_Pos (10U)#define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk#define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)#define TIM_CCMR3_OC5CE_Pos (7U)#define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk#define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_Pos (4U)#define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk#define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)#define TIM_CCMR3_OC5PE_Pos (3U)#define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk#define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)#define TIM_CCMR3_OC5FE_Pos (2U)#define TIM11_OR_TI1_RMP_1 (0x2UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP_0 (0x1UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP TIM11_OR_TI1_RMP_Msk#define TIM11_OR_TI1_RMP_Msk (0x3UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP_Pos (0U)#define TIM5_OR_TI4_RMP_1 (0x2UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP_0 (0x1UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP TIM5_OR_TI4_RMP_Msk#define TIM5_OR_TI4_RMP_Msk (0x3UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP_Pos (6U)#define TIM2_OR_ITR1_RMP_1 (0x2UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP_0 (0x1UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP TIM2_OR_ITR1_RMP_Msk#define TIM2_OR_ITR1_RMP_Msk (0x3UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP_Pos (10U)#define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk#define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP_Pos (10U)#define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk#define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP_Pos (6U)#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)#define TIM_DMAR_DMAB_Pos (0U)#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL TIM_DCR_DBL_Msk#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_Pos (8U)#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA TIM_DCR_DBA_Msk#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_Pos (0U)#define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk#define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)#define TIM_BDTR_BK2P_Pos (25U)#define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk#define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)#define TIM_BDTR_BK2E_Pos (24U)#define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk#define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)#define TIM_BDTR_BK2F_Pos (20U)#define TIM_BDTR_BKF TIM_BDTR_BKF_Msk#define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)#define TIM_BDTR_BKF_Pos (16U)#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)#define TIM_BDTR_MOE_Pos (15U)#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)#define TIM_BDTR_AOE_Pos (14U)#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)#define TIM_BDTR_BKP_Pos (13U)(DMA_TypeDef *)...(const uint8_t *)...(volatile uint32_t *)...(HAL_ETH_StateTypeDef)...(void **)...(const ETH_MACFilterConfigTypeDef *)...(ETH_MACFilterConfigTypeDef *)...(ETH_DMAConfigTypeDef *)...(ETH_MACConfigTypeDef *)...(ETH_TxPacketConfigTypeDef *)...(ETH_DMADescTypeDef *)...(__ETH_BufferTypeDef *)...(const ETH_TxPacketConfigTypeDef *)...(const ETH_MACConfigTypeDef *)...(const ETH_DMAConfigTypeDef *)...(EXTI_TypeDef *)...(I2C_HandleTypeDef *)...(HAL_I2C_StateTypeDef)...(LTDC_TypeDef *)...(LTDC_Layer_TypeDef *)...(FlagStatus)...(HAL_I2C_ModeTypeDef)...(HAL_LTDC_StateTypeDef)...(SYSCFG_TypeDef *)...(DMA_HandleTypeDef *)...definition of HAL_DMA2D_CLUTLoad_ITdefinition of HAL_DMA2D_CLUTLoaddefinition of HAL_DMA2D_CLUTStartLoad_ITdefinition of HAL_DMA2D_CLUTStartLoaddefinition of HAL_DMA2D_EnableCLUTdefinition of HAL_DMA2D_Resumedefinition of HAL_DMA2D_Suspenddefinition of HAL_DMA2D_Abortdefinition of HAL_DMA2D_BlendingStart_ITdefinition of HAL_DMA2D_BlendingStartdefinition of HAL_DMA2D_Start_ITdefinition of HAL_DMA2D_Startdefinition of HAL_DMA2D_MspDeInitdefinition of HAL_DMA2D_MspInitdefinition of HAL_DMA2D_DeInitdefinition of HAL_DMA2D_Initdefinition of DMA_MultiBufferSetConfigdefinition of HAL_DMAEx_ChangeMemorydefinition of HAL_DMAEx_MultiBufferStart_ITdefinition of HAL_DMAEx_MultiBufferStartdefinition of HAL_DSI_GetErrordefinition of HAL_DSI_GetStatedefinition of HAL_DSI_SetContentionDetectionOffdefinition of HAL_DSI_SetPullDowndefinition of HAL_DSI_ForceDataLanesInRXdefinition of HAL_DSI_ForceRXLowPowerdefinition of HAL_DSI_ForceTXStopModedefinition of HAL_DSI_SetPHYTimingsdefinition of HAL_DSI_SetLanePinsConfigurationdefinition of HAL_DSI_SetSDDdefinition of HAL_DSI_SetLowPowerRXFilterdefinition of HAL_DSI_SetSlewRateAndDelayTuningdefinition of HAL_DSI_PatternGeneratorStopdefinition of HAL_DSI_PatternGeneratorStartdefinition of HAL_DSI_ExitULPMdefinition of HAL_DSI_EnterULPMdefinition of HAL_DSI_ExitULPMDatadefinition of HAL_DSI_EnterULPMDatadefinition of HAL_DSI_Readdefinition of datasizedefinition of fifoworddefinition of nbbytesdefinition of HAL_DSI_LongWritedefinition of uicounterdefinition of nbBytesdefinition of pparamsdefinition of HAL_DSI_ShortWritedefinition of HAL_DSI_Shutdowndefinition of HAL_DSI_ColorModedefinition of HAL_DSI_Refreshdefinition of HAL_DSI_Stopdefinition of HAL_DSI_Startdefinition of HAL_DSI_ConfigHostTimeoutsdefinition of HAL_DSI_ConfigPhyTimerdefinition of maxTimedefinition of HAL_DSI_ConfigFlowControldefinition of HAL_DSI_ConfigCommanddefinition of HAL_DSI_ConfigAdaptedCommandModedefinition of HAL_DSI_ConfigVideoModedefinition of HAL_DSI_SetGenericVCIDdefinition of HAL_DSI_ErrorCallbackdefinition of HAL_DSI_EndOfRefreshCallbackdefinition of HAL_DSI_TearingEffectCallbackdefinition of HAL_DSI_IRQHandlerdefinition of ErrorStatus0definition of ErrorStatus1definition of HAL_DSI_MspDeInitdefinition of HAL_DSI_MspInitdefinition of HAL_DSI_ConfigErrorMonitordefinition of HAL_DSI_DeInitdefinition of HAL_DSI_Initdefinition of unitIntervalx4definition of tempIDFdefinition of DSI_ShortWritedefinition of DSI_ConfigPacketHeaderdefinition of ETH_Prepare_Tx_Descriptorsdefinition of dmatxdesclistdefinition of descidxdefinition of firstdescidxdefinition of descnbrdefinition of dmatxdescdefinition of txbufferdefinition of bd_countdefinition of primask_bitdefinition of ETH_DMARxDescListInitdefinition of dmarxdescdefinition of ETH_DMATxDescListInitdefinition of ETH_MACAddressConfigdefinition of tmpreg1definition of ETH_MACDMAConfigdefinition of macDefaultConfdefinition of dmaDefaultConfdefinition of ETH_SetDMAConfigdefinition of ETH_SetMACConfigdefinition of ETH_FlushTransmitFIFOdefinition of HAL_ETH_GetMACWakeUpSourcedefinition of HAL_ETH_GetMACErrordefinition of HAL_ETH_GetDMAErrordefinition of HAL_ETH_GetErrordefinition of HAL_ETH_GetStatedefinition of HAL_ETH_SetWakeUpFilterdefinition of regindexdefinition of HAL_ETH_ExitPowerDownModedefinition of HAL_ETH_EnterPowerDownModedefinition of powerdownconfigdefinition of HAL_ETH_SetRxVLANIdentifierdefinition of HAL_ETH_SetHashTabledefinition of HAL_ETH_SetSourceMACAddrMatchdefinition of macaddrlrdefinition of macaddrhrdefinition of HAL_ETH_GetMACFilterConfigdefinition of HAL_ETH_SetMACFilterConfigdefinition of filterconfigdefinition of HAL_ETH_SetMDIOClockRangedefinition of hclkdefinition of HAL_ETH_SetDMAConfigdefinition of HAL_ETH_SetMACConfigdefinition of HAL_ETH_GetDMAConfigdefinition of HAL_ETH_GetMACConfigdefinition of HAL_ETH_WritePHYRegisterdefinition of HAL_ETH_ReadPHYRegisterdefinition of HAL_ETH_WakeUpCallbackdefinition of HAL_ETH_PMTCallbackdefinition of HAL_ETH_ErrorCallbackdefinition of HAL_ETH_RxCpltCallbackdefinition of HAL_ETH_TxCpltCallbackdefinition of HAL_ETH_IRQHandlerdefinition of mac_flagdefinition of dma_flagdefinition of dma_itsourcedefinition of exti_flagdefinition of HAL_ETH_ReleaseTxPacketdefinition of numOfBufdefinition of pktTxStatusdefinition of pktInUsedefinition of HAL_ETH_TxFreeCallbackdefinition of HAL_ETH_UnRegisterTxFreeCallbackdefinition of HAL_ETH_RegisterTxFreeCallbackdefinition of HAL_ETH_GetRxDataErrorCodedefinition of HAL_ETH_UnRegisterRxLinkCallbackdefinition of HAL_ETH_RegisterRxLinkCallbackdefinition of HAL_ETH_RxLinkCallbackdefinition of HAL_ETH_RxAllocateCallbackdefinition of HAL_ETH_UnRegisterRxAllocateCallbackdefinition of HAL_ETH_RegisterRxAllocateCallbackdefinition of ETH_UpdateDescriptordefinition of tailidxdefinition of desccountdefinition of allocStatusdefinition of HAL_ETH_ReadDatadefinition of desccntdefinition of desccntmaxdefinition of bufflengthdefinition of rxdatareadydefinition of HAL_ETH_Transmit_ITdefinition of HAL_ETH_Transmitdefinition of HAL_ETH_Stop_ITdefinition of descindexdefinition of HAL_ETH_Stopdefinition of HAL_ETH_Start_ITdefinition of HAL_ETH_Startdefinition of HAL_ETH_MspDeInitdefinition of HAL_ETH_MspInitdefinition of HAL_ETH_DeInitdefinition of HAL_ETH_Initdefinition of FLASH_SetErrorCodedefinition of FLASH_Program_Bytedefinition of FLASH_Program_HalfWorddefinition of FLASH_Program_Worddefinition of FLASH_Program_DoubleWorddefinition of FLASH_WaitForLastOperationdefinition of HAL_FLASH_GetError(const uint32_t *)...(TIM_HandleTypeDef *)...(HAL_TIM_DMABurstStateTypeDef)...(const TIM_Base_InitTypeDef *)...#define MPU_REGION_PRIV_RO_URO ((uint8_t)0x06U)#define MPU_REGION_PRIV_RO ((uint8_t)0x05U)#define MPU_REGION_FULL_ACCESS ((uint8_t)0x03U)#define MPU_REGION_PRIV_RW_URO ((uint8_t)0x02U)#define MPU_REGION_PRIV_RW ((uint8_t)0x01U)#define MPU_REGION_NO_ACCESS ((uint8_t)0x00U)#define MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)#define MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)#define MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)#define MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)#define MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)#define MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)#define MPU_REGION_SIZE_64MB ((uint8_t)0x19U)#define MPU_REGION_SIZE_32MB ((uint8_t)0x18U)#define MPU_REGION_SIZE_16MB ((uint8_t)0x17U)#define MPU_REGION_SIZE_8MB ((uint8_t)0x16U)#define MPU_REGION_SIZE_4MB ((uint8_t)0x15U)#define MPU_REGION_SIZE_2MB ((uint8_t)0x14U)#define MPU_REGION_SIZE_1MB ((uint8_t)0x13U)#define MPU_REGION_SIZE_512KB ((uint8_t)0x12U)#define MPU_REGION_SIZE_256KB ((uint8_t)0x11U)#define MPU_REGION_SIZE_128KB ((uint8_t)0x10U)#define MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)#define MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)#define MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)#define MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)#define MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)#define MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)#define MPU_REGION_SIZE_1KB ((uint8_t)0x09U)#define MPU_REGION_SIZE_512B ((uint8_t)0x08U)#define MPU_REGION_SIZE_256B ((uint8_t)0x07U)#define MPU_REGION_SIZE_128B ((uint8_t)0x06U)#define MPU_REGION_SIZE_64B ((uint8_t)0x05U)#define MPU_REGION_SIZE_32B ((uint8_t)0x04U)#define MPU_TEX_LEVEL2 ((uint8_t)0x02U)#define MPU_TEX_LEVEL1 ((uint8_t)0x01U)#define MPU_TEX_LEVEL0 ((uint8_t)0x00U)#define MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00U)#define MPU_ACCESS_BUFFERABLE ((uint8_t)0x01U)#define MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00U)#define MPU_ACCESS_CACHEABLE ((uint8_t)0x01U)#define MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00U)#define MPU_ACCESS_SHAREABLE ((uint8_t)0x01U)#define MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01U)#define MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00U)#define MPU_REGION_DISABLE ((uint8_t)0x00U)#define MPU_REGION_ENABLE ((uint8_t)0x01U)#define MPU_HFNMI_PRIVDEF ((uint32_t)0x00000006U)#define MPU_PRIVILEGED_DEFAULT ((uint32_t)0x00000004U)#define MPU_HARDFAULT_NMI ((uint32_t)0x00000002U)#define MPU_HFNMI_PRIVDEF_NONE ((uint32_t)0x00000000U)#define SYSTICK_CLKSOURCE_HCLK ((uint32_t)0x00000004U)#define SYSTICK_CLKSOURCE_HCLK_DIV8 ((uint32_t)0x00000000U)#define NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003U)#define NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004U)#define NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005U)#define NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006U)#define NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007U)#define ADC_JSQR(_CHANNELNB_,_RANKNB_,_JSQR_JL_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * (uint8_t)(((_RANKNB_) + 3) - (_JSQR_JL_))))#define IS_ADC_INJECTED_LENGTH(__LENGTH__) (((__LENGTH__) >= ((uint32_t)1)) && ((__LENGTH__) <= ((uint32_t)4)))#define IS_ADC_INJECTED_RANK(__RANK__) (((__RANK__) == ADC_INJECTED_RANK_1) || ((__RANK__) == ADC_INJECTED_RANK_2) || ((__RANK__) == ADC_INJECTED_RANK_3) || ((__RANK__) == ADC_INJECTED_RANK_4))#define IS_ADC_EXT_INJEC_TRIG(__INJTRIG__) (((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T2_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC3) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T6_TRGO) || ((__INJTRIG__) == ADC_INJECTED_SOFTWARE_START))#define IS_ADC_EXT_INJEC_TRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING))#define IS_ADC_DMA_ACCESS_MODE(__MODE__) (((__MODE__) == ADC_DMAACCESSMODE_DISABLED) || ((__MODE__) == ADC_DMAACCESSMODE_1) || ((__MODE__) == ADC_DMAACCESSMODE_2) || ((__MODE__) == ADC_DMAACCESSMODE_3))#define IS_ADC_MODE(__MODE__) (((__MODE__) == ADC_MODE_INDEPENDENT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_ALTERTRIG) || ((__MODE__) == ADC_DUALMODE_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT) || ((__MODE__) == ADC_DUALMODE_INTERL) || ((__MODE__) == ADC_DUALMODE_ALTERTRIG) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig) || ((__MODE__) == ADC_TRIPLEMODE_INJECSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_INTERL) || ((__MODE__) == ADC_TRIPLEMODE_ALTERTRIG))#define ADC_INJECTED_RANK_4 ((uint32_t)0x00000004U)#define ADC_INJECTED_RANK_3 ((uint32_t)0x00000003U)#define ADC_INJECTED_RANK_2 ((uint32_t)0x00000002U)#define ADC_INJECTED_RANK_1 ((uint32_t)0x00000001U)#define ADC_INJECTED_SOFTWARE_START ((uint32_t)ADC_CR2_JEXTSEL + 1)#define ADC_EXTERNALTRIGINJECCONV_T6_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1))#define ADC_EXTERNALTRIGINJECCONV_T3_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T5_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2))#define ADC_EXTERNALTRIGINJECCONV_T3_CC3 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T8_TRGO2 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1))#define ADC_EXTERNALTRIGINJECCONV_T8_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO2 ((uint32_t)ADC_CR2_JEXTSEL_3)#define ADC_EXTERNALTRIGINJECCONV_T8_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T4_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T3_CC4 ((uint32_t)ADC_CR2_JEXTSEL_2)#define ADC_EXTERNALTRIGINJECCONV_T2_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T2_TRGO ((uint32_t)ADC_CR2_JEXTSEL_1)#define ADC_EXTERNALTRIGINJECCONV_T1_CC4 ((uint32_t)ADC_CR2_JEXTSEL_0)#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_JEXTEN)#define ADC_EXTERNALTRIGINJECCONVEDGE_FALLING ((uint32_t)ADC_CR2_JEXTEN_1)#define ADC_EXTERNALTRIGINJECCONVEDGE_RISING ((uint32_t)ADC_CR2_JEXTEN_0)#define ADC_EXTERNALTRIGINJECCONVEDGE_NONE ((uint32_t)0x00000000U)#define ADC_DMAACCESSMODE_3 ((uint32_t)ADC_CCR_DMA)#define ADC_DMAACCESSMODE_2 ((uint32_t)ADC_CCR_DMA_1)#define ADC_DMAACCESSMODE_1 ((uint32_t)ADC_CCR_DMA_0)#define ADC_DMAACCESSMODE_DISABLED ((uint32_t)0x00000000U)#define ADC_TRIPLEMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))#define ADC_TRIPLEMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))#define ADC_TRIPLEMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))#define ADC_TRIPLEMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))#define ADC_TRIPLEMODE_REGSIMULT_AlterTrig ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1))#define ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))#define ADC_DUALMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_REGSIMULT_ALTERTRIG ((uint32_t)ADC_CCR_MULTI_1)#define ADC_DUALMODE_REGSIMULT_INJECSIMULT ((uint32_t)ADC_CCR_MULTI_0)#define ADC_MODE_INDEPENDENT ((uint32_t)0x00000000U)#define ADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CR1) & ADC_CR1_RES)#define ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 9)#define ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) << 10)#define ADC_CR1_SCANCONV(_SCANCONV_MODE_) ((_SCANCONV_MODE_) << 8)#define ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV_) - 1) << ADC_CR1_DISCNUM_Pos)#define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 1)#define ADC_SQR1_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 13)))#define ADC_SQR2_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 7)))#define ADC_SQR3_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 1)))#define ADC_SMPR2(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3 * ((uint32_t)((uint16_t)(_CHANNELNB_)))))#define ADC_SMPR1(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3 * (((uint32_t)((uint16_t)(_CHANNELNB_))) - 10)))#define ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) - (uint8_t)1) << 20)#define IS_ADC_RANGE(__RESOLUTION__,__ADC_VALUE__) ((((__RESOLUTION__) == ADC_RESOLUTION_12B) && ((__ADC_VALUE__) <= ((uint32_t)0x0FFF))) || (((__RESOLUTION__) == ADC_RESOLUTION_10B) && ((__ADC_VALUE__) <= ((uint32_t)0x03FF))) || (((__RESOLUTION__) == ADC_RESOLUTION_8B) && ((__ADC_VALUE__) <= ((uint32_t)0x00FF))) || (((__RESOLUTION__) == ADC_RESOLUTION_6B) && ((__ADC_VALUE__) <= ((uint32_t)0x003F))))#define IS_ADC_REGULAR_DISC_NUMBER(__NUMBER__) (((__NUMBER__) >= ((uint32_t)1)) && ((__NUMBER__) <= ((uint32_t)8)))#define IS_ADC_REGULAR_LENGTH(__LENGTH__) (((__LENGTH__) >= ((uint32_t)1)) && ((__LENGTH__) <= ((uint32_t)16)))#define IS_ADC_THRESHOLD(__THRESHOLD__) ((__THRESHOLD__) <= ((uint32_t)0xFFF))#define IS_ADC_SCAN_MODE(__SCAN_MODE__) (((__SCAN_MODE__) == ADC_SCAN_DISABLE) || ((__SCAN_MODE__) == ADC_SCAN_ENABLE))#define IS_ADC_REGULAR_RANK(__RANK__) (((__RANK__) == ADC_REGULAR_RANK_1 ) || ((__RANK__) == ADC_REGULAR_RANK_2 ) || ((__RANK__) == ADC_REGULAR_RANK_3 ) || ((__RANK__) == ADC_REGULAR_RANK_4 ) || ((__RANK__) == ADC_REGULAR_RANK_5 ) || ((__RANK__) == ADC_REGULAR_RANK_6 ) || ((__RANK__) == ADC_REGULAR_RANK_7 ) || ((__RANK__) == ADC_REGULAR_RANK_8 ) || ((__RANK__) == ADC_REGULAR_RANK_9 ) || ((__RANK__) == ADC_REGULAR_RANK_10) || ((__RANK__) == ADC_REGULAR_RANK_11) || ((__RANK__) == ADC_REGULAR_RANK_12) || ((__RANK__) == ADC_REGULAR_RANK_13) || ((__RANK__) == ADC_REGULAR_RANK_14) || ((__RANK__) == ADC_REGULAR_RANK_15) || ((__RANK__) == ADC_REGULAR_RANK_16))#define IS_ADC_CHANNELS_TYPE(CHANNEL_TYPE) (((CHANNEL_TYPE) == ADC_ALL_CHANNELS) || ((CHANNEL_TYPE) == ADC_REGULAR_CHANNELS) || ((CHANNEL_TYPE) == ADC_INJECTED_CHANNELS))#define IS_ADC_ANALOG_WATCHDOG(__WATCHDOG__) (((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_REG) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_INJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_REGINJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_NONE))#define IS_ADC_EVENT_TYPE(__EVENT__) (((__EVENT__) == ADC_AWD_EVENT) || ((__EVENT__) == ADC_OVR_EVENT))#define IS_ADC_EOCSelection(__EOCSelection__) (((__EOCSelection__) == ADC_EOC_SINGLE_CONV) || ((__EOCSelection__) == ADC_EOC_SEQ_CONV) || ((__EOCSelection__) == ADC_EOC_SINGLE_SEQ_CONV))#define IS_ADC_SAMPLE_TIME(__TIME__) (((__TIME__) == ADC_SAMPLETIME_3CYCLES) || ((__TIME__) == ADC_SAMPLETIME_15CYCLES) || ((__TIME__) == ADC_SAMPLETIME_28CYCLES) || ((__TIME__) == ADC_SAMPLETIME_56CYCLES) || ((__TIME__) == ADC_SAMPLETIME_84CYCLES) || ((__TIME__) == ADC_SAMPLETIME_112CYCLES) || ((__TIME__) == ADC_SAMPLETIME_144CYCLES) || ((__TIME__) == ADC_SAMPLETIME_480CYCLES))#define IS_ADC_DATA_ALIGN(__ALIGN__) (((__ALIGN__) == ADC_DATAALIGN_RIGHT) || ((__ALIGN__) == ADC_DATAALIGN_LEFT))#define IS_ADC_EXT_TRIG(__REGTRIG__) (((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC1) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC3) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T2_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T5_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T4_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T3_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T8_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T8_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T2_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T4_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T6_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_EXT_IT11) || ((__REGTRIG__) == ADC_SOFTWARE_START))#define IS_ADC_EXT_TRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING))#define IS_ADC_RESOLUTION(__RESOLUTION__) (((__RESOLUTION__) == ADC_RESOLUTION_12B) || ((__RESOLUTION__) == ADC_RESOLUTION_10B) || ((__RESOLUTION__) == ADC_RESOLUTION_8B) || ((__RESOLUTION__) == ADC_RESOLUTION_6B))#define IS_ADC_SAMPLING_DELAY(__DELAY__) (((__DELAY__) == ADC_TWOSAMPLINGDELAY_5CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_6CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_7CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_8CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_9CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_10CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_11CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_12CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_13CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_14CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_15CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_16CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_17CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_18CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_19CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_20CYCLES))#define IS_ADC_CLOCKPRESCALER(__ADC_CLOCK__) (((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV6) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV8))#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) <= ADC_CHANNEL_18) || ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR) || ((CHANNEL) == ADC_INTERNAL_NONE))#define ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)#define ADC_STATE_CLR_SET MODIFY_REG#define ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_JEXTEN) == RESET)#define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_EXTEN) == RESET)#define ADC_IS_ENABLE(__HANDLE__) ((( ((__HANDLE__)->Instance->SR & ADC_SR_ADONS) == ADC_SR_ADONS ) ) ? SET : RESET)#define ADC_TEMPSENSOR_DELAY_US ((uint32_t) 10U)#define ADC_STAB_DELAY_US ((uint32_t) 3U)#define __HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))#define __HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR) = ~(__FLAG__))#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) &= ~(__INTERRUPT__))#define __HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) |= (__INTERRUPT__))#define __HAL_ADC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= ~ADC_CR2_ADON)#define __HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 |= ADC_CR2_ADON)#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET)#define ADC_INJECTED_CHANNELS ((uint32_t)0x00000003U)#define ADC_REGULAR_CHANNELS ((uint32_t)0x00000002U)#define ADC_ALL_CHANNELS ((uint32_t)0x00000001U)#define ADC_FLAG_OVR ((uint32_t)ADC_SR_OVR)#define ADC_FLAG_STRT ((uint32_t)ADC_SR_STRT)#define ADC_FLAG_JSTRT ((uint32_t)ADC_SR_JSTRT)#define ADC_FLAG_JEOC ((uint32_t)ADC_SR_JEOC)#define ADC_FLAG_EOC ((uint32_t)ADC_SR_EOC)#define ADC_FLAG_AWD ((uint32_t)ADC_SR_AWD)#define ADC_IT_OVR ((uint32_t)ADC_CR1_OVRIE)#define ADC_IT_JEOC ((uint32_t)ADC_CR1_JEOCIE)#define ADC_IT_AWD ((uint32_t)ADC_CR1_AWDIE)#define ADC_IT_EOC ((uint32_t)ADC_CR1_EOCIE)#define ADC_ANALOGWATCHDOG_NONE ((uint32_t)0x00000000U)#define ADC_ANALOGWATCHDOG_ALL_REGINJEC ((uint32_t)(ADC_CR1_AWDEN | ADC_CR1_JAWDEN))#define ADC_ANALOGWATCHDOG_ALL_INJEC ((uint32_t)ADC_CR1_JAWDEN)#define ADC_ANALOGWATCHDOG_ALL_REG ((uint32_t)ADC_CR1_AWDEN)#define ADC_ANALOGWATCHDOG_SINGLE_REGINJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN | ADC_CR1_JAWDEN))#define ADC_ANALOGWATCHDOG_SINGLE_INJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN))#define ADC_ANALOGWATCHDOG_SINGLE_REG ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN))#define ADC_OVR_EVENT ((uint32_t)ADC_FLAG_OVR)#define ADC_AWD_EVENT ((uint32_t)ADC_FLAG_AWD)#define ADC_EOC_SINGLE_SEQ_CONV ((uint32_t)0x00000002U)#define ADC_EOC_SINGLE_CONV ((uint32_t)0x00000001U)#define ADC_EOC_SEQ_CONV ((uint32_t)0x00000000U)#define ADC_SAMPLETIME_480CYCLES ((uint32_t)ADC_SMPR1_SMP10)#define ADC_SAMPLETIME_144CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1))#define ADC_SAMPLETIME_112CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0))#define ADC_SAMPLETIME_84CYCLES ((uint32_t)ADC_SMPR1_SMP10_2)#define ADC_SAMPLETIME_56CYCLES ((uint32_t)(ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0))#define ADC_SAMPLETIME_28CYCLES ((uint32_t)ADC_SMPR1_SMP10_1)#define ADC_SAMPLETIME_15CYCLES ((uint32_t)ADC_SMPR1_SMP10_0)#define ADC_CHANNEL_TEMPSENSOR ((uint32_t)(ADC_CHANNEL_18 | 0x10000000U))#define ADC_CHANNEL_VBAT ((uint32_t)ADC_CHANNEL_18)#define ADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_17)#define ADC_INTERNAL_NONE 0x80000000U#define ADC_CHANNEL_18 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_17 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_16 ((uint32_t)ADC_CR1_AWDCH_4)#define ADC_CHANNEL_15 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_14 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_13 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_12 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2))#define ADC_CHANNEL_11 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_10 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_9 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_7 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_6 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_5 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_4 ((uint32_t)ADC_CR1_AWDCH_2)#define ADC_CHANNEL_3 ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_2 ((uint32_t)ADC_CR1_AWDCH_1)#define ADC_CHANNEL_1 ((uint32_t)ADC_CR1_AWDCH_0)#define ADC_CHANNEL_0 ((uint32_t)0x00000000U)#define ADC_REGULAR_RANK_16 ((uint32_t)0x00000010)#define ADC_REGULAR_RANK_15 ((uint32_t)0x0000000F)#define ADC_REGULAR_RANK_14 ((uint32_t)0x0000000E)#define ADC_REGULAR_RANK_13 ((uint32_t)0x0000000D)#define ADC_REGULAR_RANK_12 ((uint32_t)0x0000000C)#define ADC_REGULAR_RANK_11 ((uint32_t)0x0000000B)#define ADC_REGULAR_RANK_10 ((uint32_t)0x0000000A)#define ADC_REGULAR_RANK_9 ((uint32_t)0x00000009)#define ADC_REGULAR_RANK_8 ((uint32_t)0x00000008)#define ADC_REGULAR_RANK_7 ((uint32_t)0x00000007)#define ADC_REGULAR_RANK_6 ((uint32_t)0x00000006)#define ADC_REGULAR_RANK_5 ((uint32_t)0x00000005)#define ADC_REGULAR_RANK_4 ((uint32_t)0x00000004)#define ADC_REGULAR_RANK_3 ((uint32_t)0x00000003)#define ADC_REGULAR_RANK_2 ((uint32_t)0x00000002)#define ADC_REGULAR_RANK_1 ((uint32_t)0x00000001)#define ADC_SCAN_ENABLE ((uint32_t)0x00000001)#define ADC_SCAN_DISABLE ((uint32_t)0x00000000)#define ADC_DATAALIGN_LEFT ((uint32_t)ADC_CR2_ALIGN)#define ADC_SOFTWARE_START ((uint32_t)ADC_CR2_EXTSEL + 1)#define ADC_EXTERNALTRIGCONV_EXT_IT11 ((uint32_t)ADC_CR2_EXTSEL)#define ADC_EXTERNALTRIGCONV_T6_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T4_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2))#define ADC_EXTERNALTRIGCONV_T2_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T1_TRGO2 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1))#define ADC_EXTERNALTRIGCONV_T1_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T8_TRGO2 ((uint32_t)ADC_CR2_EXTSEL_3)#define ADC_EXTERNALTRIGCONV_T8_TRGO ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T3_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1))#define ADC_EXTERNALTRIGCONV_T4_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T5_TRGO ((uint32_t)ADC_CR2_EXTSEL_2)#define ADC_EXTERNALTRIGCONV_T2_CC2 ((uint32_t)(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T1_CC3 ((uint32_t)ADC_CR2_EXTSEL_1)#define ADC_EXTERNALTRIGCONV_T1_CC2 ((uint32_t)ADC_CR2_EXTSEL_0)#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_EXTEN)#define ADC_EXTERNALTRIGCONVEDGE_FALLING ((uint32_t)ADC_CR2_EXTEN_1)#define ADC_EXTERNALTRIGCONVEDGE_RISING ((uint32_t)ADC_CR2_EXTEN_0)#define ADC_RESOLUTION_6B ((uint32_t)ADC_CR1_RES)#define ADC_RESOLUTION_8B ((uint32_t)ADC_CR1_RES_1)#define ADC_RESOLUTION_10B ((uint32_t)ADC_CR1_RES_0)#define ADC_TWOSAMPLINGDELAY_20CYCLES ((uint32_t)ADC_CCR_DELAY)#define ADC_TWOSAMPLINGDELAY_19CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))#define ADC_TWOSAMPLINGDELAY_18CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_17CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2))#define ADC_TWOSAMPLINGDELAY_16CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_15CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1))#define ADC_TWOSAMPLINGDELAY_14CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_13CYCLES ((uint32_t)ADC_CCR_DELAY_3)#define ADC_TWOSAMPLINGDELAY_12CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_11CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))#define ADC_TWOSAMPLINGDELAY_10CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_9CYCLES ((uint32_t)ADC_CCR_DELAY_2)#define ADC_TWOSAMPLINGDELAY_8CYCLES ((uint32_t)(ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_7CYCLES ((uint32_t)ADC_CCR_DELAY_1)#define ADC_TWOSAMPLINGDELAY_6CYCLES ((uint32_t)ADC_CCR_DELAY_0)#define ADC_TWOSAMPLINGDELAY_5CYCLES ((uint32_t)0x00000000U)#define ADC_CLOCK_SYNC_PCLK_DIV8 ((uint32_t)ADC_CCR_ADCPRE)#define ADC_CLOCK_SYNC_PCLK_DIV6 ((uint32_t)ADC_CCR_ADCPRE_1)#define ADC_CLOCK_SYNC_PCLK_DIV2 ((uint32_t)0x00000000U)#define HAL_ADC_ERROR_DMA ((uint32_t)0x04U)#define HAL_ADC_ERROR_OVR ((uint32_t)0x02U)#define HAL_ADC_ERROR_INTERNAL ((uint32_t)0x01U)#define HAL_ADC_ERROR_NONE ((uint32_t)0x00U)#define HAL_ADC_STATE_MULTIMODE_SLAVE ((uint32_t)0x00100000U)#define HAL_ADC_STATE_AWD3 ((uint32_t)0x00040000U)#define HAL_ADC_STATE_AWD2 ((uint32_t)0x00020000U)#define HAL_ADC_STATE_AWD1 ((uint32_t)0x00010000U)#define HAL_ADC_STATE_INJ_EOC ((uint32_t)0x00002000U)#define HAL_ADC_STATE_INJ_BUSY ((uint32_t)0x00001000U)#define HAL_ADC_STATE_REG_OVR ((uint32_t)0x00000400U)#define HAL_ADC_STATE_REG_EOC ((uint32_t)0x00000200U)#define HAL_ADC_STATE_REG_BUSY ((uint32_t)0x00000100U)#define HAL_ADC_STATE_ERROR_DMA ((uint32_t)0x00000040U)#define HAL_ADC_STATE_ERROR_CONFIG ((uint32_t)0x00000020U)#define HAL_ADC_STATE_ERROR_INTERNAL ((uint32_t)0x00000010U)#define HAL_ADC_STATE_TIMEOUT ((uint32_t)0x00000004U)#define HAL_ADC_STATE_BUSY_INTERNAL ((uint32_t)0x00000002U)#define HAL_ADC_STATE_READY ((uint32_t)0x00000001U)#define HAL_ADC_STATE_RESET ((uint32_t)0x00000000U)#define USE_HAL_ADC_REGISTER_CALLBACKS 0U#define IS_DMA2D_GET_FLAG(FLAG) (((FLAG) == DMA2D_FLAG_CTC) || ((FLAG) == DMA2D_FLAG_CAE) || ((FLAG) == DMA2D_FLAG_TW) || ((FLAG) == DMA2D_FLAG_TC) || ((FLAG) == DMA2D_FLAG_TE) || ((FLAG) == DMA2D_FLAG_CE))#define IS_DMA2D_IT(IT) (((IT) == DMA2D_IT_CTC) || ((IT) == DMA2D_IT_CAE) || ((IT) == DMA2D_IT_TW) || ((IT) == DMA2D_IT_TC) || ((IT) == DMA2D_IT_TE) || ((IT) == DMA2D_IT_CE))#define IS_DMA2D_LINEWATERMARK(LineWatermark) ((LineWatermark) <= DMA2D_LINE_WATERMARK_MAX)#define IS_DMA2D_CLUT_SIZE(CLUT_SIZE) ((CLUT_SIZE) <= DMA2D_CLUT_SIZE)#define IS_DMA2D_CLUT_CM(CLUT_CM) (((CLUT_CM) == DMA2D_CCM_ARGB8888) || ((CLUT_CM) == DMA2D_CCM_RGB888))#define IS_DMA2D_RB_SWAP(RB_Swap) (((RB_Swap) == DMA2D_RB_REGULAR) || ((RB_Swap) == DMA2D_RB_SWAP))#define IS_DMA2D_ALPHA_INVERTED(Alpha_Inverted) (((Alpha_Inverted) == DMA2D_REGULAR_ALPHA) || ((Alpha_Inverted) == DMA2D_INVERTED_ALPHA))#define IS_DMA2D_ALPHA_MODE(AlphaMode) (((AlphaMode) == DMA2D_NO_MODIF_ALPHA) || ((AlphaMode) == DMA2D_REPLACE_ALPHA) || ((AlphaMode) == DMA2D_COMBINE_ALPHA))#define IS_DMA2D_INPUT_COLOR_MODE(INPUT_CM) (((INPUT_CM) == DMA2D_INPUT_ARGB8888) || ((INPUT_CM) == DMA2D_INPUT_RGB888) || ((INPUT_CM) == DMA2D_INPUT_RGB565) || ((INPUT_CM) == DMA2D_INPUT_ARGB1555) || ((INPUT_CM) == DMA2D_INPUT_ARGB4444) || ((INPUT_CM) == DMA2D_INPUT_L8) || ((INPUT_CM) == DMA2D_INPUT_AL44) || ((INPUT_CM) == DMA2D_INPUT_AL88) || ((INPUT_CM) == DMA2D_INPUT_L4) || ((INPUT_CM) == DMA2D_INPUT_A8) || ((INPUT_CM) == DMA2D_INPUT_A4))#define IS_DMA2D_OFFSET(OOFFSET) ((OOFFSET) <= DMA2D_OFFSET)#define IS_DMA2D_PIXEL(PIXEL) ((PIXEL) <= DMA2D_PIXEL)#define IS_DMA2D_LINE(LINE) ((LINE) <= DMA2D_LINE)#define IS_DMA2D_COLOR(COLOR) ((COLOR) <= DMA2D_COLOR_VALUE)#define IS_DMA2D_CMODE(MODE_ARGB) (((MODE_ARGB) == DMA2D_OUTPUT_ARGB8888) || ((MODE_ARGB) == DMA2D_OUTPUT_RGB888) || ((MODE_ARGB) == DMA2D_OUTPUT_RGB565) || ((MODE_ARGB) == DMA2D_OUTPUT_ARGB1555) || ((MODE_ARGB) == DMA2D_OUTPUT_ARGB4444))#define IS_DMA2D_MODE(MODE) (((MODE) == DMA2D_M2M) || ((MODE) == DMA2D_M2M_PFC) || ((MODE) == DMA2D_M2M_BLEND) || ((MODE) == DMA2D_R2M))#define IS_DMA2D_LAYER(LAYER) (((LAYER) == DMA2D_BACKGROUND_LAYER) || ((LAYER) == DMA2D_FOREGROUND_LAYER))#define DMA2D_CLUT_SIZE (DMA2D_FGPFCCR_CS >> 8U)#define DMA2D_LINE DMA2D_NLR_NL#define DMA2D_PIXEL (DMA2D_NLR_PL >> 16U)#define DMA2D_OFFSET DMA2D_FGOR_LO#define DMA2D_FOREGROUND_LAYER 0x00000001U#define DMA2D_BACKGROUND_LAYER 0x00000000U#define DMA2D_MAX_LAYER 2U#define DMA2D_COLOR_VALUE 0x000000FFU#define DMA2D_LINE_WATERMARK_MAX DMA2D_LWR_LW#define __HAL_DMA2D_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__))#define __HAL_DMA2D_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))#define __HAL_DMA2D_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))#define __HAL_DMA2D_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->IFCR = (__FLAG__))#define __HAL_DMA2D_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__))#define __HAL_DMA2D_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA2D_CR_START)#define __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA2D_STATE_RESET)#define DMA2D_FLAG_TE DMA2D_ISR_TEIF#define DMA2D_FLAG_TC DMA2D_ISR_TCIF#define DMA2D_FLAG_TW DMA2D_ISR_TWIF#define DMA2D_FLAG_CAE DMA2D_ISR_CAEIF#define DMA2D_FLAG_CTC DMA2D_ISR_CTCIF#define DMA2D_FLAG_CE DMA2D_ISR_CEIF#define DMA2D_IT_TE DMA2D_CR_TEIE#define DMA2D_IT_TC DMA2D_CR_TCIE#define DMA2D_IT_TW DMA2D_CR_TWIE#define DMA2D_IT_CAE DMA2D_CR_CAEIE#define DMA2D_IT_CTC DMA2D_CR_CTCIE#define DMA2D_IT_CE DMA2D_CR_CEIE#define DMA2D_CCM_RGB888 0x00000001U#define DMA2D_CCM_ARGB8888 0x00000000U#define DMA2D_RB_SWAP 0x00000001U#define DMA2D_RB_REGULAR 0x00000000U#define DMA2D_INVERTED_ALPHA 0x00000001U#define DMA2D_REGULAR_ALPHA 0x00000000U#define DMA2D_COMBINE_ALPHA 0x00000002U#define DMA2D_REPLACE_ALPHA 0x00000001U#define DMA2D_INPUT_A4 0x0000000AU#define DMA2D_INPUT_A8 0x00000009U#define DMA2D_INPUT_L4 0x00000008U#define DMA2D_INPUT_AL88 0x00000007U#define DMA2D_INPUT_AL44 0x00000006U#define DMA2D_INPUT_L8 0x00000005U#define DMA2D_INPUT_ARGB4444 0x00000004U#define DMA2D_INPUT_ARGB1555 0x00000003U#define DMA2D_OUTPUT_ARGB4444 DMA2D_OPFCCR_CM_2#define DMA2D_OUTPUT_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1)#define DMA2D_OUTPUT_RGB565 DMA2D_OPFCCR_CM_1#define DMA2D_OUTPUT_RGB888 DMA2D_OPFCCR_CM_0#define DMA2D_M2M_BLEND DMA2D_CR_MODE_1#define DMA2D_M2M 0x00000000U#define HAL_DMA2D_ERROR_TIMEOUT 0x00000020U#define HAL_DMA2D_ERROR_CAE 0x00000004U#define HAL_DMA2D_ERROR_CE 0x00000002U#define HAL_DMA2D_ERROR_TE 0x00000001U#define HAL_DMA2D_ERROR_NONE 0x00000000U#define USE_HAL_DMA2D_REGISTER_CALLBACKS 0U#define IS_DCMI_LINE_SELECT_START(POLARITY) (((POLARITY) == DCMI_OELS_ODD) || ((POLARITY) == DCMI_OELS_EVEN))#define IS_DCMI_LINE_SELECT_MODE(MODE) (((MODE) == DCMI_LSM_ALL) || ((MODE) == DCMI_LSM_ALTERNATE_2))#define IS_DCMI_BYTE_SELECT_START(POLARITY) (((POLARITY) == DCMI_OEBS_ODD) || ((POLARITY) == DCMI_OEBS_EVEN))#define IS_DCMI_BYTE_SELECT_MODE(MODE) (((MODE) == DCMI_BSM_ALL) || ((MODE) == DCMI_BSM_OTHER) || ((MODE) == DCMI_BSM_ALTERNATE_4) || ((MODE) == DCMI_BSM_ALTERNATE_2))#define IS_DCMI_WINDOW_HEIGHT(HEIGHT) ((HEIGHT) <= DCMI_WINDOW_HEIGHT)#define IS_DCMI_WINDOW_COORDINATE(COORDINATE) ((COORDINATE) <= DCMI_WINDOW_COORDINATE)#define IS_DCMI_EXTENDED_DATA(DATA) (((DATA) == DCMI_EXTEND_DATA_8B) || ((DATA) == DCMI_EXTEND_DATA_10B) || ((DATA) == DCMI_EXTEND_DATA_12B) || ((DATA) == DCMI_EXTEND_DATA_14B))#define IS_DCMI_CAPTURE_RATE(RATE) (((RATE) == DCMI_CR_ALL_FRAME) || ((RATE) == DCMI_CR_ALTERNATE_2_FRAME) || ((RATE) == DCMI_CR_ALTERNATE_4_FRAME))#define IS_DCMI_MODE_JPEG(JPEG_MODE) (((JPEG_MODE) == DCMI_JPEG_DISABLE) || ((JPEG_MODE) == DCMI_JPEG_ENABLE))#define IS_DCMI_HSPOLARITY(POLARITY) (((POLARITY) == DCMI_HSPOLARITY_LOW) || ((POLARITY) == DCMI_HSPOLARITY_HIGH))#define IS_DCMI_VSPOLARITY(POLARITY) (((POLARITY) == DCMI_VSPOLARITY_LOW) || ((POLARITY) == DCMI_VSPOLARITY_HIGH))#define IS_DCMI_PCKPOLARITY(POLARITY) (((POLARITY) == DCMI_PCKPOLARITY_FALLING) || ((POLARITY) == DCMI_PCKPOLARITY_RISING))#define IS_DCMI_SYNCHRO(MODE) (((MODE) == DCMI_SYNCHRO_HARDWARE) || ((MODE) == DCMI_SYNCHRO_EMBEDDED))#define IS_DCMI_CAPTURE_MODE(MODE) (((MODE) == DCMI_MODE_CONTINUOUS) || ((MODE) == DCMI_MODE_SNAPSHOT))#define DCMI_SR_INDEX ((uint32_t)0x2000)#define DCMI_MIS_INDEX ((uint32_t)0x1000)#define __HAL_DCMI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->MISR & (__INTERRUPT__))#define __HAL_DCMI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__))#define __HAL_DCMI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))#define __HAL_DCMI_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))#define __HAL_DCMI_GET_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) & (DCMI_SR_INDEX|DCMI_MIS_INDEX)) == 0x0)? ((__HANDLE__)->Instance->RIS & (__FLAG__)) : (((__FLAG__) & DCMI_SR_INDEX) == 0x0)? ((__HANDLE__)->Instance->MIS & (__FLAG__)) : ((__HANDLE__)->Instance->SR & (__FLAG__)))#define __HAL_DCMI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(DCMI_CR_ENABLE))#define __HAL_DCMI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DCMI_CR_ENABLE)#define __HAL_DCMI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DCMI_STATE_RESET)#define DCMI_OELS_EVEN ((uint32_t)DCMI_CR_OELS)#define DCMI_OELS_ODD (0x00000000U)#define DCMI_LSM_ALTERNATE_2 ((uint32_t)DCMI_CR_LSM)#define DCMI_LSM_ALL (0x00000000U)#define DCMI_OEBS_EVEN ((uint32_t)DCMI_CR_OEBS)#define DCMI_OEBS_ODD (0x00000000U)#define DCMI_BSM_ALTERNATE_2 ((uint32_t)(DCMI_CR_BSM_0 | DCMI_CR_BSM_1))#define DCMI_BSM_ALTERNATE_4 ((uint32_t)DCMI_CR_BSM_1)#define DCMI_BSM_OTHER ((uint32_t)DCMI_CR_BSM_0)#define DCMI_BSM_ALL (0x00000000U)#define DCMI_FLAG_LINEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_LINE_MIS )#define DCMI_FLAG_VSYNCMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_VSYNC_MIS)#define DCMI_FLAG_ERRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_ERR_MIS )#define DCMI_FLAG_OVRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_OVR_MIS )#define DCMI_FLAG_FRAMEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_FRAME_MIS)#define DCMI_FLAG_LINERI ((uint32_t)DCMI_RIS_LINE_RIS)#define DCMI_FLAG_VSYNCRI ((uint32_t)DCMI_RIS_VSYNC_RIS)#define DCMI_FLAG_ERRRI ((uint32_t)DCMI_RIS_ERR_RIS)#define DCMI_FLAG_OVRRI ((uint32_t)DCMI_RIS_OVR_RIS)#define DCMI_FLAG_FRAMERI ((uint32_t)DCMI_RIS_FRAME_RIS)#define DCMI_FLAG_FNE ((uint32_t)DCMI_SR_INDEX|DCMI_SR_FNE)#define DCMI_FLAG_VSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_VSYNC)#define DCMI_FLAG_HSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_HSYNC)#define DCMI_IT_LINE ((uint32_t)DCMI_IER_LINE_IE)#define DCMI_IT_VSYNC ((uint32_t)DCMI_IER_VSYNC_IE)#define DCMI_IT_ERR ((uint32_t)DCMI_IER_ERR_IE)#define DCMI_IT_OVR ((uint32_t)DCMI_IER_OVR_IE)#define DCMI_IT_FRAME ((uint32_t)DCMI_IER_FRAME_IE)#define DCMI_WINDOW_HEIGHT (0x1FFFU)#define DCMI_WINDOW_COORDINATE (0x3FFFU)#define DCMI_EXTEND_DATA_14B ((uint32_t)(DCMI_CR_EDM_0 | DCMI_CR_EDM_1))#define DCMI_EXTEND_DATA_12B ((uint32_t)DCMI_CR_EDM_1)#define DCMI_EXTEND_DATA_10B ((uint32_t)DCMI_CR_EDM_0)#define DCMI_EXTEND_DATA_8B (0x00000000U)#define DCMI_CR_ALTERNATE_4_FRAME ((uint32_t)DCMI_CR_FCRC_1)#define DCMI_CR_ALTERNATE_2_FRAME ((uint32_t)DCMI_CR_FCRC_0)#define DCMI_CR_ALL_FRAME (0x00000000U)#define DCMI_JPEG_ENABLE ((uint32_t)DCMI_CR_JPEG)#define DCMI_JPEG_DISABLE (0x00000000U)#define DCMI_HSPOLARITY_HIGH ((uint32_t)DCMI_CR_HSPOL)#define DCMI_HSPOLARITY_LOW (0x00000000U)#define DCMI_VSPOLARITY_HIGH ((uint32_t)DCMI_CR_VSPOL)#define DCMI_VSPOLARITY_LOW (0x00000000U)#define DCMI_PCKPOLARITY_RISING ((uint32_t)DCMI_CR_PCKPOL)#define DCMI_PCKPOLARITY_FALLING (0x00000000U)#define DCMI_SYNCHRO_EMBEDDED ((uint32_t)DCMI_CR_ESS)#define DCMI_SYNCHRO_HARDWARE (0x00000000U)#define DCMI_MODE_SNAPSHOT ((uint32_t)DCMI_CR_CM)#define DCMI_MODE_CONTINUOUS (0x00000000U)#define HAL_DCMI_ERROR_DMA (0x00000040U)#define HAL_DCMI_ERROR_TIMEOUT (0x00000020U)#define HAL_DCMI_ERROR_SYNC (0x00000002U)#define HAL_DCMI_ERROR_OVR (0x00000001U)#define HAL_DCMI_ERROR_NONE (0x00000000U)#define USE_HAL_DCMI_REGISTER_CALLBACKS 0U#define ETH_RX_DESC_CNT 4U#define ETH_TX_DESC_CNT 4U#define __HAL_ETH_SET_PTP_CONTROL(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->PTPTSCR |= (__FLAG__))#define __HAL_ETH_GET_PTP_CONTROL(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->PTPTSCR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET)#define __HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE(__EXTI_LINE__) (EXTI->RTSR |= (__EXTI_LINE__)); (EXTI->FTSR |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE(__EXTI_LINE__) (EXTI->RTSR &= ~(__EXTI_LINE__)); (EXTI->FTSR |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE(__EXTI_LINE__) (EXTI->FTSR &= ~(__EXTI_LINE__)); (EXTI->RTSR |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_IT(__EXTI_LINE__) (EXTI->IMR |= (__EXTI_LINE__))#define ETH_WAKEUP_EXTI_LINE 0x00080000U#define __HAL_ETH_MAC_GET_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->MACSR & ( __INTERRUPT__)) == ( __INTERRUPT__))#define __HAL_ETH_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->DMASR = ( __FLAG__))#define __HAL_ETH_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->DMASR & ( __FLAG__)) == ( __FLAG__))#define __HAL_ETH_DMA_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMASR = (__INTERRUPT__))#define __HAL_ETH_DMA_GET_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->DMASR & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_ETH_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->DMAIER & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_ETH_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMAIER &= ~(__INTERRUPT__))#define __HAL_ETH_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMAIER |= (__INTERRUPT__))#define __HAL_ETH_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_ETH_STATE_RESET; } while(0)#define HAL_ETH_PTP_CONFIGURED 0x00000001U#define HAL_ETH_PTP_NOT_CONFIGURED 0x00000000U#define ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER 0x00010000U#define ETH_DMA_OVERFLOW_RXFIFOCOUNTER 0x10000000U#define ETH_DMA_RECEIVEPROCESS_QUEUING 0x000E0000U#define ETH_DMA_RECEIVEPROCESS_CLOSING 0x000A0000U#define ETH_DMA_RECEIVEPROCESS_SUSPENDED 0x00080000U#define ETH_DMA_RECEIVEPROCESS_WAITING 0x00060000U#define ETH_DMA_RECEIVEPROCESS_FETCHING 0x00020000U#define ETH_DMA_RECEIVEPROCESS_STOPPED 0x00000000U#define ETH_DMA_TRANSMITPROCESS_CLOSING 0x00700000U#define ETH_DMA_TRANSMITPROCESS_SUSPENDED 0x00600000U#define ETH_DMA_TRANSMITPROCESS_READING 0x00300000U#define ETH_DMA_TRANSMITPROCESS_WAITING 0x00200000U#define ETH_DMA_TRANSMITPROCESS_FETCHING 0x00100000U#define ETH_DMA_TRANSMITPROCESS_STOPPED 0x00000000U#define ETH_DMA_IT_T 0x00000001U#define ETH_DMA_IT_TPS 0x00000002U#define ETH_DMA_IT_TBU 0x00000004U#define ETH_DMA_IT_TJT 0x00000008U#define ETH_DMA_IT_RO 0x00000010U#define ETH_DMA_IT_TU 0x00000020U#define ETH_DMA_IT_R 0x00000040U#define ETH_DMA_IT_RBU 0x00000080U#define ETH_DMA_IT_RPS 0x00000100U#define ETH_DMA_IT_RWT 0x00000200U#define ETH_DMA_IT_ET 0x00000400U#define ETH_DMA_IT_FBE 0x00002000U#define ETH_DMA_IT_ER 0x00004000U#define ETH_DMA_IT_AIS 0x00008000U#define ETH_DMA_IT_NIS 0x00010000U#define ETH_DMA_IT_MMC 0x08000000U#define ETH_DMA_IT_PMT 0x10000000U#define DSI_HS_PM_DISABLE 0x00000000U#define DSI_LP_MRDP_ENABLE DSI_CMCR_MRDPS#define DSI_LP_MRDP_DISABLE 0x00000000U#define DSI_LP_DLW_ENABLE DSI_CMCR_DLWTX#define DSI_LP_DLW_DISABLE 0x00000000U#define DSI_LP_DSR0P_ENABLE DSI_CMCR_DSR0TX#define DSI_LP_DSR0P_DISABLE 0x00000000U#define DSI_LP_DSW1P_ENABLE DSI_CMCR_DSW1TX#define DSI_LP_DSW1P_DISABLE 0x00000000U#define DSI_LP_DSW0P_ENABLE DSI_CMCR_DSW0TX#define DSI_LP_DSW0P_DISABLE 0x00000000Ufor(...;...;...) ...(uint16_t *)...(UART_HandleTypeDef *)...(const uint16_t *)...(HAL_UART_RxEventTypeTypeDef)...(HAL_UART_StateTypeDef)...(HAL_UART_RxTypeTypeDef)...if (...) ... initializer for osEventSignalinitializer for osEventMessageinitializer for osEventMailinitializer for osEventTimeoutinitializer for osErrorParameterinitializer for osErrorResourceinitializer for osErrorTimeoutResourceinitializer for osErrorISRinitializer for osErrorISRRecursiveinitializer for osErrorPriorityinitializer for osErrorNoMemoryinitializer for osErrorValueinitializer for osErrorOSinitializer for os_status_reservedinitializer for osPriorityIdleinitializer for osPriorityLowinitializer for osPriorityBelowNormalinitializer for osPriorityNormalinitializer for osPriorityAboveNormalinitializer for osPriorityHighinitializer for osPriorityRealtimeinitializer for osPriorityErrorinitializer for outbufferinitializer for outsizeinitializer for JPEG_ImgSizeinitializer for ETHTYPE_IPinitializer for ETHTYPE_ARPinitializer for ETHTYPE_WOLinitializer for ETHTYPE_RARPinitializer for ETHTYPE_VLANinitializer for ETHTYPE_IPV6initializer for ETHTYPE_PPPOEDISCinitializer for ETHTYPE_PPPOEinitializer for ETHTYPE_JUMBOinitializer for ETHTYPE_PROFINETinitializer for ETHTYPE_ETHERCATinitializer for ETHTYPE_LLDPinitializer for ETHTYPE_SERCOSinitializer for ETHTYPE_MRPinitializer for ETHTYPE_PTPinitializer for ETHTYPE_QINQinitializer for ARP_REQUESTinitializer for ARP_REPLYinitializer for ppStartinitializer for ppEndinitializer for pinitializer for MACConfinitializer for PHYLinkStateinitializer for linkchangedinitializer for speedinitializer for duplexinitializer for netifinitializer for GPIO_InitStructureinitializer for custom_pbufinitializer for qinitializer for errvalinitializer for macaddressinitializer for os_thread_def_EthIfinitializer for RX_ALLOC_OKinitializer for RX_ALLOC_ERRORinitializer for DP83848_IOCtxinitializer for TxPktSemaphoreinitializer for RxPktSemaphoreinitializer for memp_RX_POOLinitializer for RTP_STATE_IDLEinitializer for RTP_STATE_READYinitializer for RTP_STATE_STARTinitializer for RTP_STATE_SENDinitializer for RTP_STATE_ERRORinitializer for RTP_STATE_STOPPEDinitializer for RTP_STATE_UNKNOWNinitializer for CONNECT_OKinitializer for CONNECT_CLOSEDinitializer for CONNECT_ERRORinitializer for RTSP_STATE_IDLEinitializer for RTSP_STATE_CREATEinitializer for RTSP_STATE_STARTinitializer for RTSP_STATE_SETUPinitializer for RTSP_STATE_PLAYinitializer for RTSP_STATE_TEARDOWNinitializer for RTSP_STATE_INVALIDinitializer for RTSP_STATE_STOPPEDinitializer for RTSP_STATE_ERRORinitializer for RTSP_STATE_UNKNOWNinitializer for SESSION_ALIVEinitializer for SESSION_TEARDOWNinitializer for os_thread_def_EthLinkinitializer for lcd_statusinitializer for os_semaphore_def_EncJpeg_SEMinitializer for os_semaphore_def_RTPSend_SEMinitializer for os_thread_def_img_Encinitializer for os_thread_def_Startinitializer for Netif_LinkSemaphoreinitializer for res_statusinitializer for rtp_payload_sizeinitializer for os_thread_def_Sndinitializer for jpegRTP_headerinitializer for toddrleninitializer for previous_stateinitializer for rtsp_versioninitializer for r_gaininitializer for g_gaininitializer for b_gaininitializer for S5K5CAG_QQVGAinitializer for S5K5CAG_QVGAinitializer for S5K5CAG_VGAinitializer for S5K5CAG_480x272initializer for S5K5CAG_Commoninitializer for s5k5cag_drvinitializer for CameraRotationinitializer for uwAPB1Prescalerinitializer for uwPrescalerValueinitializer for pllsourceinitializer for APBPrescTableinitializer for AHBPrescTableinitializer for SystemCoreClockinitializer for cntinitializer for lengthinitializer for cFontdefinition of HAL_I2C_MspDeInitdefinition of HAL_I2C_MspInitdefinition of HAL_I2C_DeInitdefinition of HAL_I2C_Initdefinition of HAL_I2CEx_DisableFastModePlusdefinition of HAL_I2CEx_EnableFastModePlusdefinition of HAL_I2CEx_ConfigDigitalFilterdefinition of HAL_I2CEx_ConfigAnalogFilterdefinition of LTDC_SetConfigdefinition of HAL_LTDC_GetErrordefinition of HAL_LTDC_GetStatedefinition of HAL_LTDC_DisableCLUT_NoReloaddefinition of HAL_LTDC_EnableCLUT_NoReloaddefinition of HAL_LTDC_DisableColorKeying_NoReloaddefinition of HAL_LTDC_EnableColorKeying_NoReloaddefinition of HAL_LTDC_ConfigColorKeying_NoReloaddefinition of HAL_LTDC_SetPitch_NoReloaddefinition of pitchUpdatedefinition of pixelFormatdefinition of HAL_LTDC_SetAddress_NoReloaddefinition of HAL_LTDC_SetAlpha_NoReloaddefinition of HAL_LTDC_SetPixelFormat_NoReloaddefinition of HAL_LTDC_SetWindowPosition_NoReloaddefinition of HAL_LTDC_SetWindowSize_NoReloaddefinition of HAL_LTDC_ConfigLayer_NoReloaddefinition of HAL_LTDC_Reloaddefinition of HAL_LTDC_ProgramLineEventdefinition of HAL_LTDC_SetPitchdefinition of HAL_LTDC_SetAddressdefinition of HAL_LTDC_SetAlphadefinition of HAL_LTDC_SetPixelFormatdefinition of HAL_LTDC_SetWindowPositiondefinition of HAL_LTDC_SetWindowSizedefinition of HAL_LTDC_DisableDitherdefinition of HAL_LTDC_EnableDitherdefinition of HAL_LTDC_DisableCLUTdefinition of HAL_LTDC_EnableCLUTdefinition of HAL_LTDC_DisableColorKeyingdefinition of HAL_LTDC_EnableColorKeyingdefinition of HAL_LTDC_ConfigCLUTdefinition of pcolorlutdefinition of HAL_LTDC_ConfigColorKeyingdefinition of HAL_LTDC_ConfigLayerdefinition of HAL_LTDC_ReloadEventCallbackdefinition of HAL_LTDC_LineEventCallbackdefinition of HAL_LTDC_ErrorCallbackdefinition of HAL_LTDC_IRQHandlerdefinition of HAL_LTDC_MspDeInitdefinition of HAL_LTDC_MspInitdefinition of HAL_LTDC_DeInitdefinition of HAL_LTDC_Initdefinition of HAL_LTDCEx_StructInitFromAdaptedCommandConfigdefinition of HAL_LTDCEx_StructInitFromVideoConfigdefinition of HAL_PWR_DisableSEVOnPenddefinition of HAL_PWR_EnableSEVOnPenddefinition of HAL_PWR_DisableSleepOnExitdefinition of HAL_PWR_EnableSleepOnExitdefinition of HAL_PWR_PVDCallbackdefinition of HAL_PWR_PVD_IRQHandlerdefinition of HAL_PWR_EnterSTANDBYModedefinition of HAL_PWR_EnterSTOPModedefinition of HAL_PWR_EnterSLEEPModedefinition of HAL_PWR_DisableWakeUpPindefinition of HAL_PWR_EnableWakeUpPindefinition of HAL_PWR_DisablePVDdefinition of HAL_PWR_EnablePVDdefinition of HAL_PWR_ConfigPVDdefinition of HAL_PWR_DisableBkUpAccessdefinition of HAL_PWR_EnableBkUpAccessdefinition of HAL_PWR_DeInitdefinition of HAL_PWREx_ControlVoltageScalingdefinition of HAL_PWREx_GetVoltageRangedefinition of HAL_PWREx_EnterUnderDriveSTOPModedefinition of tempregdefinition of HAL_PWREx_DisableOverDrivedefinition of HAL_PWREx_EnableOverDrivedefinition of HAL_PWREx_DisableLowRegulatorLowVoltagedefinition of HAL_PWREx_EnableLowRegulatorLowVoltagedefinition of HAL_PWREx_DisableMainRegulatorLowVoltagedefinition of HAL_PWREx_EnableMainRegulatorLowVoltagedefinition of HAL_PWREx_DisableFlashPowerDowndefinition of HAL_PWREx_EnableFlashPowerDowndefinition of HAL_PWREx_DisableBkUpRegdefinition of HAL_PWREx_EnableBkUpRegdefinition of HAL_RCC_CSSCallbackdefinition of HAL_RCC_NMI_IRQHandlerdefinition of HAL_RCC_GetClockConfigdefinition of HAL_RCC_GetOscConfigdefinition of HAL_RCC_GetPCLK2Freqdefinition of HAL_RCC_GetPCLK1Freqdefinition of HAL_RCC_GetHCLKFreqdefinition of HAL_RCC_GetSysClockFreqdefinition of pllmdefinition of pllvcodefinition of pllpdefinition of sysclockfreqdefinition of HAL_RCC_DisableCSSdefinition of HAL_RCC_EnableCSSdefinition of HAL_RCC_MCOConfigdefinition of HAL_RCC_ClockConfigdefinition of HAL_RCC_OscConfigdefinition of pll_configdefinition of pwrclkchangeddefinition of HAL_RCC_DeInitdefinition of HAL_RCCEx_DisablePLLSAIdefinition of HAL_RCCEx_EnablePLLSAIdefinition of HAL_RCCEx_DisablePLLI2Sdefinition of HAL_RCCEx_EnablePLLI2Sdefinition of HAL_RCCEx_GetPeriphCLKFreqdefinition of frequencydefinition of vcoinputdefinition of saiclocksourcedefinition of HAL_RCCEx_GetPeriphCLKConfigdefinition of HAL_RCCEx_PeriphCLKConfigdefinition of tmpreg0definition of plli2suseddefinition of pllsaiuseddefinition of SDRAM_DMAErrordefinition of SDRAM_DMACpltProtdefinition of SDRAM_DMACpltdefinition of HAL_SDRAM_GetStatedefinition of HAL_SDRAM_GetModeStatusdefinition of HAL_SDRAM_SetAutoRefreshNumberdefinition of HAL_SDRAM_ProgramRefreshRatedefinition of HAL_SDRAM_SendCommanddefinition of HAL_SDRAM_WriteProtection_Disabledefinition of HAL_SDRAM_WriteProtection_Enabledefinition of HAL_SDRAM_Write_DMAdefinition of HAL_SDRAM_Read_DMAdefinition of HAL_SDRAM_Write_32bdefinition of pSdramAddressdefinition of psrcbuffdefinition of HAL_SDRAM_Read_32bdefinition of pdestbuffdefinition of HAL_SDRAM_Write_16bdefinition of psdramaddressdefinition of HAL_SDRAM_Read_16bdefinition of HAL_SDRAM_Write_8bdefinition of HAL_SDRAM_Read_8bdefinition of HAL_SDRAM_DMA_XferErrorCallbackdefinition of HAL_SDRAM_DMA_XferCpltCallbackdefinition of HAL_SDRAM_RefreshErrorCallbackdefinition of HAL_SDRAM_IRQHandlerdefinition of HAL_SDRAM_MspDeInitdefinition of HAL_SDRAM_MspInitdefinition of HAL_SDRAM_DeInitdefinition of HAL_SDRAM_Initdefinition of TIM_CCxChannelCmddefinition of TIM_ETR_SetConfigdefinition of TIM_ITRx_SetConfigdefinition of TIM_TI4_SetConfigdefinition of tmpccmr2definition of TIM_TI3_SetConfigdefinition of TIM_TI2_ConfigInputStagedefinition of TIM_TI2_SetConfigdefinition of TIM_TI1_ConfigInputStagedefinition of TIM_TI1_SetConfigdefinition of TIM_SlaveTimer_SetConfigdefinition of TIM_OC6_SetConfigdefinition of TIM_OC5_SetConfigdefinition of TIM_OC4_SetConfigdefinition of TIM_OC3_SetConfigdefinition of pvDummy5definition of xDummy3definition of xDummy2definition of pvDummy1definition of uxDummy3definition of xDummy1definition of ucDummy9definition of uxDummy8definition of ucDummy5definition of udefinition of uxDummy2definition of ucDummy19definition of ulDummy18definition of uxDummy12definition of uxDummy10definition of ucDummy7definition of pxDummy6definition of uxDummy5definition of pxDummy1definition of xDummy4definition of pvDummy3definition of xLIST_ITEMdefinition of xLISTdefinition of xMINI_LIST_ITEMdefinition of pvContainerdefinition of xListEnddefinition of pxPreviousdefinition of pxNextdefinition of xItemValuedefinition of pxIndexdefinition of uxNumberOfItemsdefinition of pvOwnerdefinition of xTASK_STATUSdefinition of xTASK_PARAMETERSdefinition of xMEMORY_REGIONdefinition of xTIME_OUTdefinition of usStackHighWaterMarkdefinition of pxStackBasedefinition of ulRunTimeCounterdefinition of uxBasePrioritydefinition of uxCurrentPrioritydefinition of eCurrentStatedefinition of xTaskNumberdefinition of pcTaskNamedefinition of xHandledefinition of xRegionsdefinition of puxStackBufferdefinition of uxPrioritydefinition of pvParametersdefinition of usStackDepthdefinition of pcNamedefinition of pvTaskCodedefinition of ulParametersdefinition of ulLengthInBytesdefinition of pvBaseAddressdefinition of xTimeOnEnteringdefinition of xOverflowCountdefinition of os_mailQ_defdefinition of os_messageQ_defdefinition of os_pool_defdefinition of os_semaphore_defdefinition of os_mutex_defdefinition of os_timer_defdefinition of os_thread_defdefinition of defdefinition of message_iddefinition of mail_iddefinition of signalsdefinition of pdefinition of cbdefinition of item_szdefinition of queue_szdefinition of pooldefinition of pool_szdefinition of dummydefinition of ptimerdefinition of stacksizedefinition of instancesdefinition of tprioritydefinition of pthreaddefinition of ethernet_link_status_updateddefinition of iptxtdefinition of jpeg_encodedefinition of RGB_bufferdefinition of JPEG_bufferdefinition of image_qualitydefinition of row_pointerdefinition of outbufferdefinition of outsizedefinition of JPEG_ImgSizedefinition of jerrdefinition of cinfodefinition of sys_timeodefinition of lwip_cyclic_timerdefinition of argdefinition of hdefinition of timedefinition of handlerdefinition of interval_msdefinition of lwip_ieee_eth_typedefinition of eth_vlan_hdrdefinition of eth_hdrdefinition of eth_addrdefinition of tpiddefinition of prio_viddefinition of typedefinition of ip_hdrdefinition of ip4_addr_packeddefinition of _chksumdefinition of _protodefinition of _ttldefinition of _iddefinition of _lendefinition of _tosdefinition of _v_hldefinition of etharp_opcodedefinition of etharp_hdrdefinition of ip4_addr_wordaligneddefinition of dipaddrdefinition of dhwaddrdefinition of sipaddrdefinition of shwaddrdefinition of opcodedefinition of protolendefinition of hwlendefinition of protodefinition of hwtypedefinition of addrwdefinition of ppStartdefinition of ppEnddefinition of ethernet_link_threaddefinition of argumentdefinition of MACConfdefinition of PHYLinkStatedefinition of linkchangeddefinition of speeddefinition of duplexdefinition of ETH_PHY_IO_GetTickdefinition of ETH_PHY_IO_WriteRegdefinition of RegValdefinition of ETH_PHY_IO_ReadRegdefinition of pRegValdefinition of ETH_PHY_IO_DeInitdefinition of ETH_PHY_IO_Initdefinition of GPIO_InitStructuredefinition of sys_nowdefinition of pbuf_free_customdefinition of custom_pbufdefinition of ethernetif_initdefinition of ethernetif_inputdefinition of low_level_inputdefinition of low_level_outputdefinition of qdefinition of errvaldefinition of Txbufferdefinition of low_level_initdefinition of macaddressdefinition of os_thread_def_EthIfdefinition of DP83848_IOCtxdefinition of DP83848definition of TxConfigdefinition of EthHandledefinition of TxPktSemaphoredefinition of EthIfThreaddefinition of RxPktSemaphoredefinition of RxAllocStatusdefinition of memp_RX_POOLdefinition of memp_tab_RX_POOLdefinition of memp_memory_RX_POOL_basedefinition of DMATxDscrTabdefinition of DMARxDscrTabdefinition of in6_addrdefinition of in_addrdefinition of undefinition of u8_addrdefinition of u32_addrdefinition of s_addrdefinition of pollfddefinition of in_pktinfodefinition of lingerdefinition of ifreqdefinition of cmsghdrdefinition of msghdrdefinition of iovecdefinition of sockaddr_storagedefinition of sockaddrdefinition of sockaddr_indefinition of reventsdefinition of eventsdefinition of fddefinition of ipi_addrdefinition of ipi_ifindexdefinition of l_lingerdefinition of l_onoffdefinition of ifr_namedefinition of cmsg_typedefinition of cmsg_leveldefinition of cmsg_lendefinition of msg_flagsdefinition of msg_controllendefinition of msg_controldefinition of msg_iovlendefinition of msg_iovdefinition of msg_namelendefinition of msg_namedefinition of iov_lendefinition of iov_basedefinition of s2_data2definition of s2_data1definition of ss_familydefinition of s2_lendefinition of sa_datadefinition of sa_familydefinition of sa_lendefinition of sin_zerodefinition of sin_addrdefinition of sin_portdefinition of sin_familydefinition of sin_lendefinition of rtp_hdr_tdefinition of ssrcdefinition of tsdefinition of seqdefinition of ptdefinition of versiondefinition of sock_iddefinition of rtp_send_packetdefinition of Offsetdefinition of rtp_datadefinition of net_destdefinition of localdefinition of rtsp_req_headerdefinition of rtsp_transp_typedefinition of rtsp_seqdefinition of rtsp_respdefinition of conn_sock_iddefinition of Session_Statedefinition of Error_Handlerdefinition of BSP_CAMERA_FrameEventCallbackdefinition of CPU_CACHE_Enabledefinition of SystemClock_Configdefinition of MPU_Configdefinition of MPU_InitStructdefinition of Encode_jpg_Semdefinition of Netif_Configdefinition of ipaddrdefinition of os_thread_def_EthLinkdefinition of LCD_Configdefinition of lcd_statusdefinition of StartThreaddefinition of os_semaphore_def_EncJpeg_SEMdefinition of os_semaphore_def_RTPSend_SEMdefinition of os_thread_def_img_Encdefinition of os_thread_def_Startdefinition of RTP_SendSemaphoredefinition of Thr_Encode_Semdefinition of Encoding_jpg_Semaphoredefinition of Netif_LinkSemaphoredefinition of gnetifdefinition of RTP_GetStatedefinition of RTP_struct_ptrdefinition of RTP_Stopdefinition of res_statusdefinition of RTP_Close_Connectiondefinition of Send_Semdefinition of rtp_send_packetsdefinition of rtphdrdefinition of rtp_payloaddefinition of rtp_payload_sizedefinition of rtp_data_indexdefinition of RTP_Initdefinition of os_thread_def_Snddefinition of jpegRTP_headerdefinition of Thr_Send_Semdefinition of Sending_Semaphoredefinition of RTP_structdefinition of RTSP_GetStatedefinition of RTSP_struct_ptrdefinition of RTSP_Stopdefinition of RTSP_SetSequencedefinition of reqdefinition of respdefinition of RTSP_NotValidMethoddefinition of responsedefinition of RTSP_ResponseTeardowndefinition of RTSP_ResponsePlaydefinition of RTSP_ResponseSetupdefinition of RTSP_TransportCheckdefinition of requestdefinition of transportdefinition of RTSP_SessionCheckdefinition of RTSP_ResponseDescribedefinition of RTSP_ResponseOptionsdefinition of RTSP_ResponseURLdefinition of require_hdrdefinition of RTSP_RequireHeaderdefinition of req_headerdefinition of rtsp_threaddefinition of ToAddrdefinition of toddrlendefinition of reception_bufferdefinition of previous_statedefinition of current_statedefinition of RTSP_Initdefinition of rtsp_versiondefinition of rtsp_structdefinition of s5k5cag_ConvertValuedefinition of featuredefinition of s5k5cag_ReadIDdefinition of s5k5cag_Configdefinition of brightness_valuedefinition of value_tmpdefinition of br_valuedefinition of r_gaindefinition of g_gaindefinition of b_gaindefinition of s5k5cag_Initdefinition of resolutiondefinition of S5K5CAG_QQVGAdefinition of S5K5CAG_QVGAdefinition of S5K5CAG_VGAdefinition of S5K5CAG_480x272definition of S5K5CAG_Commondefinition of s5k5cag_drvdefinition of BSP_CAMERA_ErrorCallbackdefinition of HAL_DCMI_ErrorCallbackdefinition of hdcmidefinition of HAL_DCMI_FrameEventCallbackdefinition of BSP_CAMERA_VsyncEventCallbackdefinition of HAL_DCMI_VsyncEventCallbackdefinition of BSP_CAMERA_LineEventCallbackdefinition of HAL_DCMI_LineEventCallbackdefinition of BSP_CAMERA_MspDeInitdefinition of BSP_CAMERA_MspInitdefinition of hdma_eval#define DSI_DLTCR_MRD_TIME6_Msk (0x1UL << DSI_DLTCR_MRD_TIME6_Pos)#define DSI_DLTCR_MRD_TIME6_Pos (6U)#define DSI_DLTCR_MRD_TIME5 DSI_DLTCR_MRD_TIME5_Msk#define DSI_DLTCR_MRD_TIME5_Msk (0x1UL << DSI_DLTCR_MRD_TIME5_Pos)#define DSI_DLTCR_MRD_TIME5_Pos (5U)#define DSI_DLTCR_MRD_TIME4 DSI_DLTCR_MRD_TIME4_Msk#define DSI_DLTCR_MRD_TIME4_Msk (0x1UL << DSI_DLTCR_MRD_TIME4_Pos)#define DSI_DLTCR_MRD_TIME4_Pos (4U)#define DSI_DLTCR_MRD_TIME3 DSI_DLTCR_MRD_TIME3_Msk#define DSI_DLTCR_MRD_TIME3_Msk (0x1UL << DSI_DLTCR_MRD_TIME3_Pos)#define DSI_DLTCR_MRD_TIME3_Pos (3U)#define DSI_DLTCR_MRD_TIME2 DSI_DLTCR_MRD_TIME2_Msk#define DSI_DLTCR_MRD_TIME2_Msk (0x1UL << DSI_DLTCR_MRD_TIME2_Pos)#define DSI_DLTCR_MRD_TIME2_Pos (2U)#define DSI_DLTCR_MRD_TIME1 DSI_DLTCR_MRD_TIME1_Msk#define DSI_DLTCR_MRD_TIME1_Msk (0x1UL << DSI_DLTCR_MRD_TIME1_Pos)#define DSI_DLTCR_MRD_TIME1_Pos (1U)#define DSI_DLTCR_MRD_TIME0 DSI_DLTCR_MRD_TIME0_Msk#define DSI_DLTCR_MRD_TIME0_Msk (0x1UL << DSI_DLTCR_MRD_TIME0_Pos)#define DSI_DLTCR_MRD_TIME0_Pos (0U)#define DSI_DLTCR_MRD_TIME DSI_DLTCR_MRD_TIME_Msk#define DSI_DLTCR_MRD_TIME_Msk (0x7FFFUL << DSI_DLTCR_MRD_TIME_Pos)#define DSI_DLTCR_MRD_TIME_Pos (0U)#define DSI_CLTCR_HS2LP_TIME9 DSI_CLTCR_HS2LP_TIME9_Msk#define DSI_CLTCR_HS2LP_TIME9_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME9_Pos)#define DSI_CLTCR_HS2LP_TIME9_Pos (25U)#define DSI_CLTCR_HS2LP_TIME8 DSI_CLTCR_HS2LP_TIME8_Msk#define DSI_CLTCR_HS2LP_TIME8_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME8_Pos)#define DSI_CLTCR_HS2LP_TIME8_Pos (24U)#define DSI_CLTCR_HS2LP_TIME7 DSI_CLTCR_HS2LP_TIME7_Msk#define DSI_CLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME7_Pos)#define DSI_CLTCR_HS2LP_TIME7_Pos (23U)#define DSI_CLTCR_HS2LP_TIME6 DSI_CLTCR_HS2LP_TIME6_Msk#define DSI_CLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME6_Pos)#define DSI_CLTCR_HS2LP_TIME6_Pos (22U)#define DSI_CLTCR_HS2LP_TIME5 DSI_CLTCR_HS2LP_TIME5_Msk#define DSI_CLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME5_Pos)#define DSI_CLTCR_HS2LP_TIME5_Pos (21U)#define DSI_CLTCR_HS2LP_TIME4 DSI_CLTCR_HS2LP_TIME4_Msk#define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos)#define DSI_CLTCR_HS2LP_TIME4_Pos (20U)#define DSI_CLTCR_HS2LP_TIME3 DSI_CLTCR_HS2LP_TIME3_Msk#define DSI_CLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME3_Pos)#define DSI_CLTCR_HS2LP_TIME3_Pos (19U)#define DSI_CLTCR_HS2LP_TIME2 DSI_CLTCR_HS2LP_TIME2_Msk#define DSI_CLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME2_Pos)#define DSI_CLTCR_HS2LP_TIME2_Pos (18U)#define DSI_CLTCR_HS2LP_TIME1 DSI_CLTCR_HS2LP_TIME1_Msk#define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos)#define DSI_CLTCR_HS2LP_TIME1_Pos (17U)#define DSI_CLTCR_HS2LP_TIME0 DSI_CLTCR_HS2LP_TIME0_Msk#define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos)#define DSI_CLTCR_HS2LP_TIME0_Pos (16U)#define DSI_CLTCR_HS2LP_TIME DSI_CLTCR_HS2LP_TIME_Msk#define DSI_CLTCR_HS2LP_TIME_Msk (0x3FFUL << DSI_CLTCR_HS2LP_TIME_Pos)#define DSI_CLTCR_HS2LP_TIME_Pos (16U)#define DSI_CLTCR_LP2HS_TIME9 DSI_CLTCR_LP2HS_TIME9_Msk#define DSI_CLTCR_LP2HS_TIME9_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME9_Pos)#define DSI_CLTCR_LP2HS_TIME9_Pos (9U)#define DSI_CLTCR_LP2HS_TIME8 DSI_CLTCR_LP2HS_TIME8_Msk#define DSI_CLTCR_LP2HS_TIME8_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME8_Pos)#define DSI_CLTCR_LP2HS_TIME8_Pos (8U)#define DSI_CLTCR_LP2HS_TIME7 DSI_CLTCR_LP2HS_TIME7_Msk#define DSI_CLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME7_Pos)#define DSI_CLTCR_LP2HS_TIME7_Pos (7U)#define DSI_CLTCR_LP2HS_TIME6 DSI_CLTCR_LP2HS_TIME6_Msk#define DSI_CLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME6_Pos)#define DSI_CLTCR_LP2HS_TIME6_Pos (6U)#define DSI_CLTCR_LP2HS_TIME5 DSI_CLTCR_LP2HS_TIME5_Msk#define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos)#define DSI_CLTCR_LP2HS_TIME5_Pos (5U)#define DSI_CLTCR_LP2HS_TIME4 DSI_CLTCR_LP2HS_TIME4_Msk#define DSI_CLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME4_Pos)#define DSI_CLTCR_LP2HS_TIME4_Pos (4U)#define DSI_CLTCR_LP2HS_TIME3 DSI_CLTCR_LP2HS_TIME3_Msk#define DSI_CLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME3_Pos)#define DSI_CLTCR_LP2HS_TIME3_Pos (3U)#define DSI_CLTCR_LP2HS_TIME2 DSI_CLTCR_LP2HS_TIME2_Msk#define DSI_CLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME2_Pos)#define DSI_CLTCR_LP2HS_TIME2_Pos (2U)#define DSI_CLTCR_LP2HS_TIME1 DSI_CLTCR_LP2HS_TIME1_Msk#define DSI_CLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME1_Pos)#define DSI_CLTCR_LP2HS_TIME1_Pos (1U)#define DSI_CLTCR_LP2HS_TIME0 DSI_CLTCR_LP2HS_TIME0_Msk#define DSI_CLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME0_Pos)#define DSI_CLTCR_LP2HS_TIME0_Pos (0U)#define DSI_CLTCR_LP2HS_TIME DSI_CLTCR_LP2HS_TIME_Msk#define DSI_CLTCR_LP2HS_TIME_Msk (0x3FFUL << DSI_CLTCR_LP2HS_TIME_Pos)#define DSI_CLTCR_LP2HS_TIME_Pos (0U)#define DSI_CLCR_ACR DSI_CLCR_ACR_Msk#define DSI_CLCR_ACR_Msk (0x1UL << DSI_CLCR_ACR_Pos)#define DSI_CLCR_ACR_Pos (1U)#define DSI_CLCR_DPCC DSI_CLCR_DPCC_Msk#define DSI_CLCR_DPCC_Msk (0x1UL << DSI_CLCR_DPCC_Pos)#define DSI_CLCR_DPCC_Pos (0U)#define DSI_TDCR_S3DC DSI_TDCR_S3DC_Msk#define DSI_TDCR_S3DC_Msk (0x1UL << DSI_TDCR_S3DC_Pos)#define DSI_TDCR_S3DC_Pos (16U)#define DSI_TDCR_RF DSI_TDCR_RF_Msk#define DSI_TDCR_RF_Msk (0x1UL << DSI_TDCR_RF_Pos)#define DSI_TDCR_RF_Pos (5U)#define DSI_TDCR_SVS DSI_TDCR_SVS_Msk#define DSI_TDCR_SVS_Msk (0x1UL << DSI_TDCR_SVS_Pos)#define DSI_TDCR_SVS_Pos (4U)#define DSI_TDCR_3DF1 0x00000008U#define DSI_TDCR_3DF0 0x00000004U#define DSI_TDCR_3DF 0x0000000CU#define DSI_TDCR_3DM1 0x00000002U#define DSI_TDCR_3DM0 0x00000001U#define DSI_TDCR_3DM 0x00000003U#define DSI_TCCR5_BTA_TOCNT15 DSI_TCCR5_BTA_TOCNT15_Msk#define DSI_TCCR5_BTA_TOCNT15_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT15_Pos)#define DSI_TCCR5_BTA_TOCNT15_Pos (15U)#define DSI_TCCR5_BTA_TOCNT14 DSI_TCCR5_BTA_TOCNT14_Msk#define DSI_TCCR5_BTA_TOCNT14_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT14_Pos)#define DSI_TCCR5_BTA_TOCNT14_Pos (14U)#define DSI_TCCR5_BTA_TOCNT13 DSI_TCCR5_BTA_TOCNT13_Msk#define DSI_TCCR5_BTA_TOCNT13_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT13_Pos)#define DSI_TCCR5_BTA_TOCNT13_Pos (13U)#define DSI_TCCR5_BTA_TOCNT12 DSI_TCCR5_BTA_TOCNT12_Msk#define DSI_TCCR5_BTA_TOCNT12_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT12_Pos)#define DSI_TCCR5_BTA_TOCNT12_Pos (12U)#define DSI_TCCR5_BTA_TOCNT11 DSI_TCCR5_BTA_TOCNT11_Msk#define DSI_TCCR5_BTA_TOCNT11_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT11_Pos)#define DSI_TCCR5_BTA_TOCNT11_Pos (11U)#define DSI_TCCR5_BTA_TOCNT10 DSI_TCCR5_BTA_TOCNT10_Msk#define DSI_TCCR5_BTA_TOCNT10_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT10_Pos)#define DSI_TCCR5_BTA_TOCNT10_Pos (10U)#define DSI_TCCR5_BTA_TOCNT9 DSI_TCCR5_BTA_TOCNT9_Msk#define DSI_TCCR5_BTA_TOCNT9_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT9_Pos)#define DSI_TCCR5_BTA_TOCNT9_Pos (9U)#define DSI_TCCR5_BTA_TOCNT8 DSI_TCCR5_BTA_TOCNT8_Msk#define DSI_TCCR5_BTA_TOCNT8_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT8_Pos)#define DSI_TCCR5_BTA_TOCNT8_Pos (8U)#define DSI_TCCR5_BTA_TOCNT7 DSI_TCCR5_BTA_TOCNT7_Msk#define DSI_TCCR5_BTA_TOCNT7_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT7_Pos)#define DSI_TCCR5_BTA_TOCNT7_Pos (7U)#define DSI_TCCR5_BTA_TOCNT6 DSI_TCCR5_BTA_TOCNT6_Msk#define DSI_TCCR5_BTA_TOCNT6_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT6_Pos)#define DSI_TCCR5_BTA_TOCNT6_Pos (6U)#define DSI_TCCR5_BTA_TOCNT5 DSI_TCCR5_BTA_TOCNT5_Msk#define DSI_TCCR5_BTA_TOCNT5_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT5_Pos)#define DSI_TCCR5_BTA_TOCNT5_Pos (5U)#define DSI_TCCR5_BTA_TOCNT4 DSI_TCCR5_BTA_TOCNT4_Msk#define DSI_TCCR5_BTA_TOCNT4_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT4_Pos)#define DSI_TCCR5_BTA_TOCNT4_Pos (4U)#define DSI_TCCR5_BTA_TOCNT3 DSI_TCCR5_BTA_TOCNT3_Msk#define DSI_TCCR5_BTA_TOCNT3_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT3_Pos)#define DSI_TCCR5_BTA_TOCNT3_Pos (3U)#define DSI_TCCR5_BTA_TOCNT2 DSI_TCCR5_BTA_TOCNT2_Msk#define DSI_TCCR5_BTA_TOCNT2_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT2_Pos)#define DSI_TCCR5_BTA_TOCNT2_Pos (2U)#define DSI_TCCR5_BTA_TOCNT1 DSI_TCCR5_BTA_TOCNT1_Msk#define DSI_TCCR5_BTA_TOCNT1_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT1_Pos)#define DSI_TCCR5_BTA_TOCNT1_Pos (1U)#define DSI_TCCR5_BTA_TOCNT0 DSI_TCCR5_BTA_TOCNT0_Msk#define DSI_TCCR5_BTA_TOCNT0_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT0_Pos)#define DSI_TCCR5_BTA_TOCNT0_Pos (0U)#define DSI_TCCR5_BTA_TOCNT DSI_TCCR5_BTA_TOCNT_Msk#define DSI_TCCR5_BTA_TOCNT_Msk (0xFFFFUL << DSI_TCCR5_BTA_TOCNT_Pos)#define DSI_TCCR5_BTA_TOCNT_Pos (0U)#define DSI_TCCR4_LPWR_TOCNT15 DSI_TCCR4_LPWR_TOCNT15_Msk#define DSI_TCCR4_LPWR_TOCNT15_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT15_Pos)#define DSI_TCCR4_LPWR_TOCNT15_Pos (15U)#define DSI_TCCR4_LPWR_TOCNT14 DSI_TCCR4_LPWR_TOCNT14_Msk#define DSI_TCCR4_LPWR_TOCNT14_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT14_Pos)#define DSI_TCCR4_LPWR_TOCNT14_Pos (14U)#define DSI_TCCR4_LPWR_TOCNT13 DSI_TCCR4_LPWR_TOCNT13_Msk#define DSI_TCCR4_LPWR_TOCNT13_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT13_Pos)#define DSI_TCCR4_LPWR_TOCNT13_Pos (13U)#define DSI_TCCR4_LPWR_TOCNT12 DSI_TCCR4_LPWR_TOCNT12_Msk#define DSI_TCCR4_LPWR_TOCNT12_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT12_Pos)#define DSI_TCCR4_LPWR_TOCNT12_Pos (12U)#define DSI_TCCR4_LPWR_TOCNT11 DSI_TCCR4_LPWR_TOCNT11_Msk#define DSI_TCCR4_LPWR_TOCNT11_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT11_Pos)#define DSI_TCCR4_LPWR_TOCNT11_Pos (11U)#define DSI_TCCR4_LPWR_TOCNT10 DSI_TCCR4_LPWR_TOCNT10_Msk#define DSI_TCCR4_LPWR_TOCNT10_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT10_Pos)#define DSI_TCCR4_LPWR_TOCNT10_Pos (10U)#define DSI_TCCR4_LPWR_TOCNT9 DSI_TCCR4_LPWR_TOCNT9_Msk#define DSI_TCCR4_LPWR_TOCNT9_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT9_Pos)#define DSI_TCCR4_LPWR_TOCNT9_Pos (9U)#define DSI_TCCR4_LPWR_TOCNT8 DSI_TCCR4_LPWR_TOCNT8_Msk#define DSI_TCCR4_LPWR_TOCNT8_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT8_Pos)#define DSI_TCCR4_LPWR_TOCNT8_Pos (8U)#define DSI_TCCR4_LPWR_TOCNT7 DSI_TCCR4_LPWR_TOCNT7_Msk#define DSI_TCCR4_LPWR_TOCNT7_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT7_Pos)#define DSI_TCCR4_LPWR_TOCNT7_Pos (7U)#define DSI_TCCR4_LPWR_TOCNT6 DSI_TCCR4_LPWR_TOCNT6_Msk#define DSI_TCCR4_LPWR_TOCNT6_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT6_Pos)#define DSI_TCCR4_LPWR_TOCNT6_Pos (6U)#define DSI_TCCR4_LPWR_TOCNT5 DSI_TCCR4_LPWR_TOCNT5_Msk#define DSI_TCCR4_LPWR_TOCNT5_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT5_Pos)#define DSI_TCCR4_LPWR_TOCNT5_Pos (5U)#define DSI_TCCR4_LPWR_TOCNT4 DSI_TCCR4_LPWR_TOCNT4_Msk#define DSI_TCCR4_LPWR_TOCNT4_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT4_Pos)#define DSI_TCCR4_LPWR_TOCNT4_Pos (4U)#define DSI_TCCR4_LPWR_TOCNT3 DSI_TCCR4_LPWR_TOCNT3_Msk#define DSI_TCCR4_LPWR_TOCNT3_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT3_Pos)#define DSI_TCCR4_LPWR_TOCNT3_Pos (3U)#define DSI_TCCR4_LPWR_TOCNT2 DSI_TCCR4_LPWR_TOCNT2_Msk#define DSI_TCCR4_LPWR_TOCNT2_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT2_Pos)#define DSI_TCCR4_LPWR_TOCNT2_Pos (2U)#define DSI_TCCR4_LPWR_TOCNT1 DSI_TCCR4_LPWR_TOCNT1_Msk#define DSI_TCCR4_LPWR_TOCNT1_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT1_Pos)#define DSI_TCCR4_LPWR_TOCNT1_Pos (1U)#define DSI_TCCR4_LPWR_TOCNT0 DSI_TCCR4_LPWR_TOCNT0_Msk#define DSI_TCCR4_LPWR_TOCNT0_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT0_Pos)#define DSI_TCCR4_LPWR_TOCNT0_Pos (0U)#define DSI_TCCR4_LPWR_TOCNT DSI_TCCR4_LPWR_TOCNT_Msk#define DSI_TCCR4_LPWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR4_LPWR_TOCNT_Pos)#define DSI_TCCR4_LPWR_TOCNT_Pos (0U)#define DSI_TCCR3_PM DSI_TCCR3_PM_Msk#define DSI_TCCR3_PM_Msk (0x1UL << DSI_TCCR3_PM_Pos)#define DSI_TCCR3_PM_Pos (24U)#define DSI_TCCR3_HSWR_TOCNT15 DSI_TCCR3_HSWR_TOCNT15_Msk#define DSI_TCCR3_HSWR_TOCNT15_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT15_Pos)#define DSI_TCCR3_HSWR_TOCNT15_Pos (15U)#define DSI_TCCR3_HSWR_TOCNT14 DSI_TCCR3_HSWR_TOCNT14_Msk#define DSI_TCCR3_HSWR_TOCNT14_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT14_Pos)#define DSI_TCCR3_HSWR_TOCNT14_Pos (14U)#define DSI_TCCR3_HSWR_TOCNT13 DSI_TCCR3_HSWR_TOCNT13_Msk#define DSI_TCCR3_HSWR_TOCNT13_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT13_Pos)#define DSI_TCCR3_HSWR_TOCNT13_Pos (13U)#define DSI_TCCR3_HSWR_TOCNT12 DSI_TCCR3_HSWR_TOCNT12_Msk#define DSI_TCCR3_HSWR_TOCNT12_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT12_Pos)#define DSI_TCCR3_HSWR_TOCNT12_Pos (12U)#define DSI_TCCR3_HSWR_TOCNT11 DSI_TCCR3_HSWR_TOCNT11_Msk#define DSI_TCCR3_HSWR_TOCNT11_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT11_Pos)#define DSI_TCCR3_HSWR_TOCNT11_Pos (11U)#define DSI_TCCR3_HSWR_TOCNT10 DSI_TCCR3_HSWR_TOCNT10_Msk#define DSI_TCCR3_HSWR_TOCNT10_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT10_Pos)#define DSI_TCCR3_HSWR_TOCNT10_Pos (10U)#define DSI_TCCR3_HSWR_TOCNT9 DSI_TCCR3_HSWR_TOCNT9_Msk#define DSI_TCCR3_HSWR_TOCNT9_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT9_Pos)#define DSI_TCCR3_HSWR_TOCNT9_Pos (9U)#define DSI_TCCR3_HSWR_TOCNT8 DSI_TCCR3_HSWR_TOCNT8_Msk#define DSI_TCCR3_HSWR_TOCNT8_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT8_Pos)#define DSI_TCCR3_HSWR_TOCNT8_Pos (8U)#define DSI_TCCR3_HSWR_TOCNT7 DSI_TCCR3_HSWR_TOCNT7_Msk#define DSI_TCCR3_HSWR_TOCNT7_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT7_Pos)#define DSI_TCCR3_HSWR_TOCNT7_Pos (7U)#define DSI_TCCR3_HSWR_TOCNT6 DSI_TCCR3_HSWR_TOCNT6_Msk#define DSI_TCCR3_HSWR_TOCNT6_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT6_Pos)#define DSI_TCCR3_HSWR_TOCNT6_Pos (6U)#define DSI_TCCR3_HSWR_TOCNT5 DSI_TCCR3_HSWR_TOCNT5_Msk#define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos)#define DSI_TCCR3_HSWR_TOCNT5_Pos (5U)#define DSI_TCCR3_HSWR_TOCNT4 DSI_TCCR3_HSWR_TOCNT4_Msk#define DSI_TCCR3_HSWR_TOCNT4_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT4_Pos)#define DSI_TCCR3_HSWR_TOCNT4_Pos (4U)#define DSI_TCCR3_HSWR_TOCNT3 DSI_TCCR3_HSWR_TOCNT3_Msk#define DSI_TCCR3_HSWR_TOCNT3_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT3_Pos)#define DSI_TCCR3_HSWR_TOCNT3_Pos (3U)#define DSI_TCCR3_HSWR_TOCNT2 DSI_TCCR3_HSWR_TOCNT2_Msk#define DSI_TCCR3_HSWR_TOCNT2_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT2_Pos)#define DSI_TCCR3_HSWR_TOCNT2_Pos (2U)#define DSI_TCCR3_HSWR_TOCNT1 DSI_TCCR3_HSWR_TOCNT1_Msk#define DSI_TCCR3_HSWR_TOCNT1_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT1_Pos)#define DSI_TCCR3_HSWR_TOCNT1_Pos (1U)#define DSI_TCCR3_HSWR_TOCNT0 DSI_TCCR3_HSWR_TOCNT0_Msk#define DSI_TCCR3_HSWR_TOCNT0_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT0_Pos)#define DSI_TCCR3_HSWR_TOCNT0_Pos (0U)#define DSI_TCCR3_HSWR_TOCNT DSI_TCCR3_HSWR_TOCNT_Msk#define DSI_TCCR3_HSWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR3_HSWR_TOCNT_Pos)#define DSI_TCCR3_HSWR_TOCNT_Pos (0U)#define DSI_TCCR2_LPRD_TOCNT15 DSI_TCCR2_LPRD_TOCNT15_Msk#define DSI_TCCR2_LPRD_TOCNT15_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT15_Pos)#define DSI_TCCR2_LPRD_TOCNT15_Pos (15U)#define DSI_TCCR2_LPRD_TOCNT14 DSI_TCCR2_LPRD_TOCNT14_Msk#define DSI_TCCR2_LPRD_TOCNT14_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT14_Pos)#define DSI_TCCR2_LPRD_TOCNT14_Pos (14U)#define DSI_TCCR2_LPRD_TOCNT13 DSI_TCCR2_LPRD_TOCNT13_Msk#define DSI_TCCR2_LPRD_TOCNT13_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT13_Pos)#define DSI_TCCR2_LPRD_TOCNT13_Pos (13U)#define DSI_TCCR2_LPRD_TOCNT12 DSI_TCCR2_LPRD_TOCNT12_Msk#define DSI_TCCR2_LPRD_TOCNT12_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT12_Pos)#define DSI_TCCR2_LPRD_TOCNT12_Pos (12U)#define DSI_TCCR2_LPRD_TOCNT11 DSI_TCCR2_LPRD_TOCNT11_Msk#define DSI_TCCR2_LPRD_TOCNT11_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT11_Pos)#define DSI_TCCR2_LPRD_TOCNT11_Pos (11U)#define DSI_TCCR2_LPRD_TOCNT10 DSI_TCCR2_LPRD_TOCNT10_Msk#define DSI_TCCR2_LPRD_TOCNT10_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT10_Pos)#define DSI_TCCR2_LPRD_TOCNT10_Pos (10U)#define DSI_TCCR2_LPRD_TOCNT9 DSI_TCCR2_LPRD_TOCNT9_Msk#define DSI_TCCR2_LPRD_TOCNT9_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT9_Pos)#define DSI_TCCR2_LPRD_TOCNT9_Pos (9U)#define DSI_TCCR2_LPRD_TOCNT8 DSI_TCCR2_LPRD_TOCNT8_Msk#define DSI_TCCR2_LPRD_TOCNT8_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT8_Pos)#define DSI_TCCR2_LPRD_TOCNT8_Pos (8U)#define DSI_TCCR2_LPRD_TOCNT7 DSI_TCCR2_LPRD_TOCNT7_Msk#define DSI_TCCR2_LPRD_TOCNT7_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT7_Pos)#define DSI_TCCR2_LPRD_TOCNT7_Pos (7U)#define DSI_TCCR2_LPRD_TOCNT6 DSI_TCCR2_LPRD_TOCNT6_Msk#define DSI_TCCR2_LPRD_TOCNT6_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT6_Pos)#define DSI_TCCR2_LPRD_TOCNT6_Pos (6U)#define DSI_TCCR2_LPRD_TOCNT5 DSI_TCCR2_LPRD_TOCNT5_Msk#define DSI_TCCR2_LPRD_TOCNT5_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT5_Pos)#define DSI_TCCR2_LPRD_TOCNT5_Pos (5U)#define DSI_TCCR2_LPRD_TOCNT4 DSI_TCCR2_LPRD_TOCNT4_Msk#define DSI_TCCR2_LPRD_TOCNT4_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT4_Pos)#define DSI_TCCR2_LPRD_TOCNT4_Pos (4U)#define DSI_TCCR2_LPRD_TOCNT3 DSI_TCCR2_LPRD_TOCNT3_Msk#define DSI_TCCR2_LPRD_TOCNT3_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT3_Pos)#define DSI_TCCR2_LPRD_TOCNT3_Pos (3U)#define DSI_TCCR2_LPRD_TOCNT2 DSI_TCCR2_LPRD_TOCNT2_Msk#define DSI_TCCR2_LPRD_TOCNT2_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT2_Pos)#define DSI_TCCR2_LPRD_TOCNT2_Pos (2U)#define DSI_TCCR2_LPRD_TOCNT1 DSI_TCCR2_LPRD_TOCNT1_Msk#define DSI_TCCR2_LPRD_TOCNT1_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT1_Pos)#define DSI_TCCR2_LPRD_TOCNT1_Pos (1U)#define DSI_TCCR2_LPRD_TOCNT0 DSI_TCCR2_LPRD_TOCNT0_Msk#define DSI_TCCR2_LPRD_TOCNT0_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT0_Pos)#define DSI_TCCR2_LPRD_TOCNT0_Pos (0U)#define DSI_TCCR2_LPRD_TOCNT DSI_TCCR2_LPRD_TOCNT_Msk#define DSI_TCCR2_LPRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR2_LPRD_TOCNT_Pos)#define DSI_TCCR2_LPRD_TOCNT_Pos (0U)#define DSI_TCCR1_HSRD_TOCNT15 DSI_TCCR1_HSRD_TOCNT15_Msk#define DSI_TCCR1_HSRD_TOCNT15_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT15_Pos)#define DSI_TCCR1_HSRD_TOCNT15_Pos (15U)#define DSI_TCCR1_HSRD_TOCNT14 DSI_TCCR1_HSRD_TOCNT14_Msk#define DSI_TCCR1_HSRD_TOCNT14_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT14_Pos)#define DSI_TCCR1_HSRD_TOCNT14_Pos (14U)#define DSI_TCCR1_HSRD_TOCNT13 DSI_TCCR1_HSRD_TOCNT13_Msk#define DSI_TCCR1_HSRD_TOCNT13_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT13_Pos)#define DSI_TCCR1_HSRD_TOCNT13_Pos (13U)#define DSI_TCCR1_HSRD_TOCNT12 DSI_TCCR1_HSRD_TOCNT12_Msk#define DSI_TCCR1_HSRD_TOCNT12_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT12_Pos)#define DSI_TCCR1_HSRD_TOCNT12_Pos (12U)#define DSI_TCCR1_HSRD_TOCNT11 DSI_TCCR1_HSRD_TOCNT11_Msk#define DSI_TCCR1_HSRD_TOCNT11_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT11_Pos)#define DSI_TCCR1_HSRD_TOCNT11_Pos (11U)#define DSI_TCCR1_HSRD_TOCNT10 DSI_TCCR1_HSRD_TOCNT10_Msk#define DSI_TCCR1_HSRD_TOCNT10_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT10_Pos)#define DSI_TCCR1_HSRD_TOCNT10_Pos (10U)#define DSI_TCCR1_HSRD_TOCNT9 DSI_TCCR1_HSRD_TOCNT9_Msk#define DSI_TCCR1_HSRD_TOCNT9_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT9_Pos)#define DSI_TCCR1_HSRD_TOCNT9_Pos (9U)#define DSI_TCCR1_HSRD_TOCNT8 DSI_TCCR1_HSRD_TOCNT8_Msk#define DSI_TCCR1_HSRD_TOCNT8_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT8_Pos)#define DSI_TCCR1_HSRD_TOCNT8_Pos (8U)#define DSI_TCCR1_HSRD_TOCNT7 DSI_TCCR1_HSRD_TOCNT7_Msk#define DSI_TCCR1_HSRD_TOCNT7_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT7_Pos)#define DSI_TCCR1_HSRD_TOCNT7_Pos (7U)#define DSI_TCCR1_HSRD_TOCNT6 DSI_TCCR1_HSRD_TOCNT6_Msk#define DSI_TCCR1_HSRD_TOCNT6_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT6_Pos)#define DSI_TCCR1_HSRD_TOCNT6_Pos (6U)#define DSI_TCCR1_HSRD_TOCNT5 DSI_TCCR1_HSRD_TOCNT5_Msk#define DSI_TCCR1_HSRD_TOCNT5_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT5_Pos)#define DSI_TCCR1_HSRD_TOCNT5_Pos (5U)#define DSI_TCCR1_HSRD_TOCNT4 DSI_TCCR1_HSRD_TOCNT4_Msk#define DSI_TCCR1_HSRD_TOCNT4_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT4_Pos)#define DSI_TCCR1_HSRD_TOCNT4_Pos (4U)#define DSI_TCCR1_HSRD_TOCNT3 DSI_TCCR1_HSRD_TOCNT3_Msk#define DSI_TCCR1_HSRD_TOCNT3_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT3_Pos)#define DSI_TCCR1_HSRD_TOCNT3_Pos (3U)#define DSI_TCCR1_HSRD_TOCNT2 DSI_TCCR1_HSRD_TOCNT2_Msk#define DSI_TCCR1_HSRD_TOCNT2_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT2_Pos)#define DSI_TCCR1_HSRD_TOCNT2_Pos (2U)#define DSI_TCCR1_HSRD_TOCNT1 DSI_TCCR1_HSRD_TOCNT1_Msk#define DSI_TCCR1_HSRD_TOCNT1_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT1_Pos)#define DSI_TCCR1_HSRD_TOCNT1_Pos (1U)#define DSI_TCCR1_HSRD_TOCNT0 DSI_TCCR1_HSRD_TOCNT0_Msk#define DSI_TCCR1_HSRD_TOCNT0_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT0_Pos)#define DSI_TCCR1_HSRD_TOCNT0_Pos (0U)#define DSI_TCCR1_HSRD_TOCNT DSI_TCCR1_HSRD_TOCNT_Msk#define DSI_TCCR1_HSRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR1_HSRD_TOCNT_Pos)#define DSI_TCCR1_HSRD_TOCNT_Pos (0U)#define DSI_TCCR0_HSTX_TOCNT15 DSI_TCCR0_HSTX_TOCNT15_Msk#define DSI_TCCR0_HSTX_TOCNT15_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT15_Pos)#define DSI_TCCR0_HSTX_TOCNT15_Pos (31U)#define DSI_TCCR0_HSTX_TOCNT14 DSI_TCCR0_HSTX_TOCNT14_Msk#define DSI_TCCR0_HSTX_TOCNT14_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT14_Pos)#define DSI_TCCR0_HSTX_TOCNT14_Pos (30U)#define DSI_TCCR0_HSTX_TOCNT13 DSI_TCCR0_HSTX_TOCNT13_Msk#define DSI_TCCR0_HSTX_TOCNT13_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT13_Pos)#define DSI_TCCR0_HSTX_TOCNT13_Pos (29U)#define DSI_TCCR0_HSTX_TOCNT12 DSI_TCCR0_HSTX_TOCNT12_Msk#define DSI_TCCR0_HSTX_TOCNT12_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT12_Pos)#define DSI_TCCR0_HSTX_TOCNT12_Pos (28U)#define DSI_TCCR0_HSTX_TOCNT11 DSI_TCCR0_HSTX_TOCNT11_Msk#define DSI_TCCR0_HSTX_TOCNT11_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT11_Pos)#define DSI_TCCR0_HSTX_TOCNT11_Pos (27U)#define DSI_TCCR0_HSTX_TOCNT10 DSI_TCCR0_HSTX_TOCNT10_Msk#define DSI_TCCR0_HSTX_TOCNT10_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT10_Pos)#define DSI_TCCR0_HSTX_TOCNT10_Pos (26U)#define DSI_TCCR0_HSTX_TOCNT9 DSI_TCCR0_HSTX_TOCNT9_Msk#define DSI_TCCR0_HSTX_TOCNT9_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT9_Pos)#define DSI_TCCR0_HSTX_TOCNT9_Pos (25U)#define DSI_TCCR0_HSTX_TOCNT8 DSI_TCCR0_HSTX_TOCNT8_Msk#define DSI_TCCR0_HSTX_TOCNT8_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT8_Pos)#define DSI_TCCR0_HSTX_TOCNT8_Pos (24U)declaration of footer as Statusdeclaration of header as Title#define TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1#define TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0#define TIM_LOCKLEVEL_OFF 0x00000000U#define TIM_OSSI_DISABLE 0x00000000U#define TIM_OSSI_ENABLE TIM_BDTR_OSSI#define TIM_OSSR_DISABLE 0x00000000U#define TIM_OSSR_ENABLE TIM_BDTR_OSSR#define TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8#define TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4#define TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2#define TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1#define TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED#define TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED#define TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8#define TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4#define TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2#define TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1#define TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE#define TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED#define TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED#define TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3#define TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2#define TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1#define TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0#define TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2#define TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1#define TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED#define TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1#define TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF#define TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0#define TIM_CHANNEL_ALL 0x0000003CU#define TIM_CHANNEL_6 0x00000014U#define TIM_CHANNEL_5 0x00000010U#define TIM_CHANNEL_4 0x0000000CU#define TIM_CHANNEL_3 0x00000008U#define TIM_CHANNEL_2 0x00000004U#define TIM_CHANNEL_1 0x00000000U#define TIM_FLAG_CC4OF TIM_SR_CC4OF#define TIM_FLAG_CC3OF TIM_SR_CC3OF#define TIM_FLAG_CC2OF TIM_SR_CC2OF#define TIM_FLAG_CC1OF TIM_SR_CC1OF#define TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF#define TIM_FLAG_BREAK2 TIM_SR_B2IF#define TIM_FLAG_BREAK TIM_SR_BIF#define TIM_FLAG_TRIGGER TIM_SR_TIF#define TIM_FLAG_COM TIM_SR_COMIF#define TIM_FLAG_CC6 TIM_SR_CC6IF#define TIM_FLAG_CC5 TIM_SR_CC5IF#define TIM_FLAG_CC4 TIM_SR_CC4IF#define TIM_FLAG_CC3 TIM_SR_CC3IF#define TIM_FLAG_CC2 TIM_SR_CC2IF#define TIM_FLAG_CC1 TIM_SR_CC1IF#define TIM_FLAG_UPDATE TIM_SR_UIF#define TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS#define TIM_CCDMAREQUEST_CC 0x00000000U#define TIM_DMA_TRIGGER TIM_DIER_TDE#define TIM_DMA_COM TIM_DIER_COMDE#define TIM_DMA_CC4 TIM_DIER_CC4DE#define TIM_DMA_CC3 TIM_DIER_CC3DE#define TIM_DMA_CC2 TIM_DIER_CC2DE#define TIM_DMA_CC1 TIM_DIER_CC1DE#define TIM_DMA_UPDATE TIM_DIER_UDE#define TIM_COMMUTATION_SOFTWARE 0x00000000U#define TIM_COMMUTATION_TRGI TIM_CR2_CCUS#define TIM_IT_BREAK TIM_DIER_BIE#define TIM_IT_TRIGGER TIM_DIER_TIE#define TIM_IT_COM TIM_DIER_COMIE#define TIM_IT_CC4 TIM_DIER_CC4IE#define TIM_IT_CC3 TIM_DIER_CC3IE#define TIM_IT_CC2 TIM_DIER_CC2IE#define TIM_IT_CC1 TIM_DIER_CC1IE#define TIM_IT_UPDATE TIM_DIER_UIE#define TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)#define TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1#define TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0#define TIM_OPMODE_REPETITIVE 0x00000000U#define TIM_OPMODE_SINGLE TIM_CR1_OPM#define TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC#define TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1#define TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0#define TIM_ICPSC_DIV1 0x00000000U#define TIM_ICSELECTION_TRC TIM_CCMR1_CC1S#define TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1#define TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0#define TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE#define TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_OCNIDLESTATE_RESET 0x00000000U#define TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N#define TIM_OCIDLESTATE_RESET 0x00000000U#define TIM_OCIDLESTATE_SET TIM_CR2_OIS1#define TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP#define TIM_OCNPOLARITY_HIGH 0x00000000U#define TIM_OCPOLARITY_LOW TIM_CCER_CC1P#define TIM_OCPOLARITY_HIGH 0x00000000U#define TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE#define TIM_OUTPUTNSTATE_DISABLE 0x00000000U#define TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE#define TIM_OCFAST_DISABLE 0x00000000U#define TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE#define TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U#define TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E#define TIM_OUTPUTSTATE_DISABLE 0x00000000U#define TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1#define TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0#define TIM_CLOCKDIVISION_DIV1 0x00000000U#define TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP#define TIM_UIFREMAP_DISABLE 0x00000000U#define TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS#define TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1#define TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0#define TIM_COUNTERMODE_DOWN TIM_CR1_DIR#define TIM_COUNTERMODE_UP 0x00000000U#define TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS#define TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1#define TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0#define TIM_ETRPRESCALER_DIV1 0x00000000U#define TIM_ETRPOLARITY_NONINVERTED 0x00000000U#define TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP)#define TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P#define TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U#define TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G#define TIM_EVENTSOURCE_BREAK TIM_EGR_BG#define TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG#define TIM_EVENTSOURCE_COM TIM_EGR_COMG#define TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G#define TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G#define TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G#define TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G#define TIM_EVENTSOURCE_UPDATE TIM_EGR_UG#define TIM_DMABASE_AF2 0x00000019U#define TIM_DMABASE_AF1 0x00000018U#define TIM_DMABASE_CCR6 0x00000017U#define TIM_DMABASE_CCR5 0x00000016U#define TIM_DMABASE_CCMR3 0x00000015U#define TIM_DMABASE_OR 0x00000014U#define TIM_DMABASE_DMAR 0x00000013U#define TIM_DMABASE_DCR 0x00000012U#define TIM_DMABASE_BDTR 0x00000011U#define TIM_DMABASE_CCR4 0x00000010U#define TIM_DMABASE_CCR3 0x0000000FU#define TIM_DMABASE_CCR2 0x0000000EU#define TIM_DMABASE_CCR1 0x0000000DU#define TIM_DMABASE_RCR 0x0000000CU#define TIM_DMABASE_ARR 0x0000000BU#define TIM_DMABASE_PSC 0x0000000AU#define TIM_DMABASE_CNT 0x00000009U#define TIM_DMABASE_CCER 0x00000008U#define TIM_DMABASE_CCMR2 0x00000007U#define TIM_DMABASE_CCMR1 0x00000006U#define TIM_DMABASE_EGR 0x00000005U#define TIM_DMABASE_SR 0x00000004U#define TIM_DMABASE_DIER 0x00000003U#define TIM_DMABASE_SMCR 0x00000002U#define TIM_DMABASE_CR2 0x00000001U#define TIM_DMABASE_CR1 0x00000000U#define TIM_CLEARINPUTSOURCE_ETR 0x00000001U#define TIM_CLEARINPUTSOURCE_NONE 0x00000000U#define USE_HAL_TIM_REGISTER_CALLBACKS 0U#define IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__) (((__ADDRESS__) == UART_ADDRESS_DETECT_4B) || ((__ADDRESS__) == UART_ADDRESS_DETECT_7B))#define IS_UART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == UART_WORDLENGTH_7B) || ((__LENGTH__) == UART_WORDLENGTH_8B) || ((__LENGTH__) == UART_WORDLENGTH_9B))#define UART_MASK_COMPUTATION(__HANDLE__) do { if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_9B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x01FFU ; } else { (__HANDLE__)->Mask = 0x00FFU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_8B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x00FFU ; } else { (__HANDLE__)->Mask = 0x007FU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_7B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x007FU ; } else { (__HANDLE__)->Mask = 0x003FU ; } } else { (__HANDLE__)->Mask = 0x0000U; } } while(0U)#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) do { if((__HANDLE__)->Instance == USART1) { switch(__HAL_RCC_GET_USART1_SOURCE()) { case RCC_USART1CLKSOURCE_PCLK2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK2; break; case RCC_USART1CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART1CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART1CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART2) { switch(__HAL_RCC_GET_USART2_SOURCE()) { case RCC_USART2CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_USART2CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART2CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART2CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART3) { switch(__HAL_RCC_GET_USART3_SOURCE()) { case RCC_USART3CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_USART3CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART3CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART3CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == UART4) { switch(__HAL_RCC_GET_UART4_SOURCE()) { case RCC_UART4CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART4CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART4CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART4CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if ((__HANDLE__)->Instance == UART5) { switch(__HAL_RCC_GET_UART5_SOURCE()) { case RCC_UART5CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART5CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART5CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART5CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART6) { switch(__HAL_RCC_GET_USART6_SOURCE()) { case RCC_USART6CLKSOURCE_PCLK2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK2; break; case RCC_USART6CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART6CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART6CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if ((__HANDLE__)->Instance == UART7) { switch(__HAL_RCC_GET_UART7_SOURCE()) { case RCC_UART7CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART7CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART7CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART7CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if ((__HANDLE__)->Instance == UART8) { switch(__HAL_RCC_GET_UART8_SOURCE()) { case RCC_UART8CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART8CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART8CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART8CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else { (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; } } while(0U)#define UART_ADDRESS_DETECT_7B USART_CR2_ADDM7#define UART_ADDRESS_DETECT_4B 0x00000000U#define UART_WORDLENGTH_9B USART_CR1_M0#define UART_WORDLENGTH_8B 0x00000000U#define UART_WORDLENGTH_7B USART_CR1_M1#define IS_UART_DE_POLARITY(__POLARITY__) (((__POLARITY__) == UART_DE_POLARITY_HIGH) || ((__POLARITY__) == UART_DE_POLARITY_LOW))#define IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS) || ((__WAKE__) == UART_WAKEUP_ON_STARTBIT) || ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY))#define IS_UART_MUTE_MODE(__MUTE__) (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE))#define IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE))#define IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE))#define IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR))#define IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE))#define IS_UART_OVERRUN(__OVERRUN__) (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE))#define IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE))#define IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE))#define IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE))#define IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE))#define IS_UART_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (UART_ADVFEATURE_NO_INIT | UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT | UART_ADVFEATURE_DATAINVERT_INIT | UART_ADVFEATURE_SWAP_INIT | UART_ADVFEATURE_RXOVERRUNDISABLE_INIT | UART_ADVFEATURE_DMADISABLEONERROR_INIT | UART_ADVFEATURE_AUTOBAUDRATE_INIT | UART_ADVFEATURE_MSBFIRST_INIT))#define IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST) || ((__PARAM__) == UART_SENDBREAK_REQUEST) || ((__PARAM__) == UART_MUTE_MODE_REQUEST) || ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST))#define IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK))#define IS_UART_HALF_DUPLEX(__HDSEL__) (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE))#define IS_UART_DMA_RX(__DMARX__) (((__DMARX__) == UART_DMA_RX_DISABLE) || ((__DMARX__) == UART_DMA_RX_ENABLE))#define IS_UART_DMA_TX(__DMATX__) (((__DMATX__) == UART_DMA_TX_DISABLE) || ((__DMATX__) == UART_DMA_TX_ENABLE))#define IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B))#define IS_UART_LIN(__LIN__) (((__LIN__) == UART_LIN_DISABLE) || ((__LIN__) == UART_LIN_ENABLE))#define IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU)#define IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE))#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__) (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME))#define IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE))#define IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || ((__SAMPLING__) == UART_OVERSAMPLING_8))#define IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || ((__STATE__) == UART_STATE_ENABLE))#define IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U))#define IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__) (((__CONTROL__) == UART_HWCONTROL_NONE) || ((__CONTROL__) == UART_HWCONTROL_RTS) || ((__CONTROL__) == UART_HWCONTROL_CTS) || ((__CONTROL__) == UART_HWCONTROL_RTS_CTS))#define IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || ((__PARITY__) == UART_PARITY_EVEN) || ((__PARITY__) == UART_PARITY_ODD))#define IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || ((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_1_5) || ((__STOPBITS__) == UART_STOPBITS_2))#define IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU)#define IS_UART_ASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU)#define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 27000001U)#define UART_DIV_SAMPLING16(__PCLK__,__BAUD__) (((__PCLK__) + ((__BAUD__)/2U)) / (__BAUD__))#define UART_DIV_SAMPLING8(__PCLK__,__BAUD__) ((((__PCLK__)*2U) + ((__BAUD__)/2U)) / (__BAUD__))#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U)#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U)#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U)#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U)#define __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE)#define __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE)#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT)#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)#define __HAL_UART_SEND_REQ(__HANDLE__,__REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__))#define __HAL_UART_CLEAR_IT(__HANDLE__,__IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__))#define __HAL_UART_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ? (__HANDLE__)->Instance->CR1 : (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (1U << (((uint16_t)(__INTERRUPT__)) & UART_IT_MASK))) != RESET) ? SET : RESET)#define __HAL_UART_GET_IT(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->ISR & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET)#define __HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))))#define __HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))))#define __HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__))#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF)#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF)#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF)#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF)#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF)#define __HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); } while(0U)#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U)#define HAL_UART_RXEVENT_IDLE (0x00000002U)#define HAL_UART_RXEVENT_HT (0x00000001U)#define HAL_UART_RXEVENT_TC (0x00000000U)#define HAL_UART_RECEPTION_TOCHARMATCH (0x00000003U)#define HAL_UART_RECEPTION_TORTO (0x00000002U)#define HAL_UART_RECEPTION_TOIDLE (0x00000001U)#define HAL_UART_RECEPTION_STANDARD (0x00000000U)#define UART_CLEAR_RTOF USART_ICR_RTOCF#define UART_CLEAR_WUF USART_ICR_WUCF#define UART_CLEAR_CMF USART_ICR_CMCF#define UART_CLEAR_CTSF USART_ICR_CTSCF#define UART_CLEAR_LBDF USART_ICR_LBDCF#define UART_CLEAR_TCF USART_ICR_TCCF#define UART_CLEAR_IDLEF USART_ICR_IDLECF#define UART_CLEAR_OREF USART_ICR_ORECF#define UART_CLEAR_NEF USART_ICR_NCF#define UART_CLEAR_FEF USART_ICR_FECF#define UART_CLEAR_PEF USART_ICR_PECF#define UART_IT_FE 0x0100U#define UART_IT_NE 0x0200U#define UART_IT_ORE 0x0300U#define UART_IT_ERR 0x0060U#define UART_IT_RTO 0x0B3AU#define UART_IT_WUF 0x1476U#define UART_IT_CM 0x112EU#define UART_IT_CTS 0x096AU#define UART_IT_LBD 0x0846U#define UART_IT_IDLE 0x0424U#define UART_IT_RXNE 0x0525U#define UART_IT_TC 0x0626U#define UART_IT_TXE 0x0727U#define UART_IT_PE 0x0028U#define UART_FLAG_PE USART_ISR_PE#define UART_FLAG_FE USART_ISR_FE#define UART_FLAG_NE USART_ISR_NE#define UART_FLAG_ORE USART_ISR_ORE#define UART_FLAG_IDLE USART_ISR_IDLE#define UART_FLAG_RXNE USART_ISR_RXNE#define UART_FLAG_TC USART_ISR_TC#define UART_FLAG_TXE USART_ISR_TXE#define UART_FLAG_LBDF USART_ISR_LBDF#define UART_FLAG_CTSIF USART_ISR_CTSIF#define UART_FLAG_CTS USART_ISR_CTS#define UART_FLAG_RTOF USART_ISR_RTOF#define UART_FLAG_ABRE USART_ISR_ABRE#define UART_FLAG_ABRF USART_ISR_ABRF#define UART_FLAG_BUSY USART_ISR_BUSY#define UART_FLAG_CMF USART_ISR_CMF#define UART_FLAG_SBKF USART_ISR_SBKF#define UART_FLAG_RWU USART_ISR_RWU#define UART_FLAG_WUF USART_ISR_WUF#define UART_FLAG_TEACK USART_ISR_TEACK#define UART_FLAG_REACK USART_ISR_REACK#define HAL_UART_TIMEOUT_VALUE 0x1FFFFFFU#define UART_IT_MASK 0x001FU#define UART_CR1_DEDT_ADDRESS_LSB_POS 16U#define UART_CR1_DEAT_ADDRESS_LSB_POS 21U#define UART_DE_POLARITY_LOW USART_CR3_DEP#define UART_DE_POLARITY_HIGH 0x00000000U#define UART_WAKEUP_ON_READDATA_NONEMPTY USART_CR3_WUS#define UART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1#define UART_WAKEUP_ON_ADDRESS 0x00000000U#define UART_CR2_ADDRESS_LSB_POS 24U#define UART_ADVFEATURE_MUTEMODE_ENABLE USART_CR1_MME#define UART_ADVFEATURE_MUTEMODE_DISABLE 0x00000000U#define UART_ADVFEATURE_STOPMODE_ENABLE USART_CR1_UESM#define UART_ADVFEATURE_STOPMODE_DISABLE 0x00000000U#define UART_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST#define UART_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U#define UART_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE#define UART_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE USART_CR2_ABREN#define UART_ADVFEATURE_AUTOBAUDRATE_DISABLE 0x00000000U#define UART_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS#define UART_ADVFEATURE_OVERRUN_ENABLE 0x00000000U#define UART_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP#define UART_ADVFEATURE_SWAP_DISABLE 0x00000000U#define UART_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV#define UART_ADVFEATURE_DATAINV_DISABLE 0x00000000U#define UART_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV#define UART_ADVFEATURE_RXINV_DISABLE 0x00000000U#define UART_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV#define UART_ADVFEATURE_TXINV_DISABLE 0x00000000U#define UART_ADVFEATURE_MSBFIRST_INIT 0x00000080U#define UART_ADVFEATURE_AUTOBAUDRATE_INIT 0x00000040U#define UART_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U#define UART_ADVFEATURE_SWAP_INIT 0x00000008U#define UART_ADVFEATURE_DATAINVERT_INIT 0x00000004U#define UART_ADVFEATURE_RXINVERT_INIT 0x00000002U#define UART_ADVFEATURE_TXINVERT_INIT 0x00000001U#define UART_ADVFEATURE_NO_INIT 0x00000000U#define UART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ#define UART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ#define UART_MUTE_MODE_REQUEST USART_RQR_MMRQ#define UART_SENDBREAK_REQUEST USART_RQR_SBKRQ#define UART_AUTOBAUD_REQUEST USART_RQR_ABRRQ#define UART_WAKEUPMETHOD_ADDRESSMARK USART_CR1_WAKE#define UART_WAKEUPMETHOD_IDLELINE 0x00000000U#define UART_HALF_DUPLEX_ENABLE USART_CR3_HDSEL#define UART_HALF_DUPLEX_DISABLE 0x00000000U#define UART_DMA_RX_ENABLE USART_CR3_DMAR#define UART_DMA_RX_DISABLE 0x00000000U#define UART_DMA_TX_ENABLE USART_CR3_DMAT#define UART_DMA_TX_DISABLE 0x00000000U#define UART_LINBREAKDETECTLENGTH_11B USART_CR2_LBDL#define UART_LINBREAKDETECTLENGTH_10B 0x00000000U#define UART_LIN_ENABLE USART_CR2_LINEN#define UART_LIN_DISABLE 0x00000000U#define UART_RECEIVER_TIMEOUT_ENABLE USART_CR2_RTOEN#define UART_RECEIVER_TIMEOUT_DISABLE 0x00000000U#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME USART_CR2_ABRMODE#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME USART_CR2_ABRMODE_1#define UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0#define UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 0x00000000U#define UART_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT#define UART_ONE_BIT_SAMPLE_DISABLE 0x00000000U#define UART_OVERSAMPLING_8 USART_CR1_OVER8#define UART_OVERSAMPLING_16 0x00000000U#define UART_STATE_ENABLE USART_CR1_UE#define UART_STATE_DISABLE 0x00000000U#define UART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE)#define UART_MODE_TX USART_CR1_TE#define UART_MODE_RX USART_CR1_RE#define UART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE)#define UART_HWCONTROL_CTS USART_CR3_CTSE#define UART_HWCONTROL_RTS USART_CR3_RTSE#define UART_HWCONTROL_NONE 0x00000000U#define UART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS)#define UART_PARITY_EVEN USART_CR1_PCE#define UART_PARITY_NONE 0x00000000U#define UART_STOPBITS_2 USART_CR2_STOP_1#define UART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1)#define UART_STOPBITS_1 0x00000000U#define UART_STOPBITS_0_5 USART_CR2_STOP_0#define HAL_UART_ERROR_RTO (0x00000020U)#define HAL_UART_ERROR_DMA (0x00000010U)#define HAL_UART_ERROR_ORE (0x00000008U)#define HAL_UART_ERROR_FE (0x00000004U)#define HAL_UART_ERROR_NE (0x00000002U)#define HAL_UART_ERROR_PE (0x00000001U)#define HAL_UART_ERROR_NONE (0x00000000U)#define HAL_UART_STATE_ERROR 0x000000E0U#define HAL_UART_STATE_TIMEOUT 0x000000A0U#define HAL_UART_STATE_BUSY_TX_RX 0x00000023U#define HAL_UART_STATE_BUSY_RX 0x00000022U#define HAL_UART_STATE_BUSY_TX 0x00000021U#define HAL_UART_STATE_BUSY 0x00000024U#define HAL_UART_STATE_READY 0x00000020U#define HAL_UART_STATE_RESET 0x00000000U#define USE_HAL_UART_REGISTER_CALLBACKS 0U#define IS_MDIOS_PREAMBLECHECK(__PREAMBLECHECK__) (((__PREAMBLECHECK__) == MDIOS_PREAMBLE_CHECK_ENABLE) || ((__PREAMBLECHECK__) == MDIOS_PREAMBLE_CHECK_DISABLE))#define IS_MDIOS_REGISTER(__REGISTER__) ((__REGISTER__) < 32)#define IS_MDIOS_PORTADDRESS(__ADDR__) ((__ADDR__) < 32)#define __HAL_MDIOS_WAKEUP_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER() EXTI->RTSR &= ~(MDIOS_WAKEUP_EXTI_LINE); EXTI->FTSR &= ~(MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER() EXTI->RTSR |= MDIOS_WAKEUP_EXTI_LINE; EXTI->FTSR |= MDIOS_WAKEUP_EXTI_LINE#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER() EXTI->FTSR &= ~(MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER() EXTI->FTSR |= (MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER() EXTI->RTSR &= ~(MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER() EXTI->RTSR |= MDIOS_WAKEUP_EXTI_LINE#define __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG() (EXTI->PR = (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() (EXTI->PR & (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_EVENT() (EXTI->EMR |= (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_IT() (EXTI->IMR &= ~(MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_IT() (EXTI->IMR |= (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__))#define __HAL_MDIOS_CLEAR_ERROR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CLRFR) |= (__FLAG__)#define __HAL_MDIOS_GET_ERROR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR & (__FLAG__))#define __HAL_MDIOS_GET_READ_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->RDFR & (__FLAG__))#define __HAL_MDIOS_GET_WRITE_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->WRFR & (__FLAG__))#define __HAL_MDIOS_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))#define __HAL_MDIOS_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))#define __HAL_MDIOS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~MDIOS_CR_EN)#define __HAL_MDIOS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= MDIOS_CR_EN)#define __HAL_MDIOS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_MDIOS_STATE_RESET)#define MDIOS_WAKEUP_EXTI_LINE ((uint32_t)0x01000000)#define MDIOS_PREAMBLE_ERROR_FLAG MDIOS_SR_PERF#define MDIOS_START_ERROR_FLAG MDIOS_SR_SERF#define MDIOS_TURNAROUND_ERROR_FLAG MDIOS_SR_TERF#define MDIOS_IT_ERROR MDIOS_CR_EIE#define MDIOS_IT_READ MDIOS_CR_RDIE#define MDIOS_IT_WRITE MDIOS_CR_WRIE#define MDIOS_ALLREG_FLAG ((uint32_t)0xFFFFFFFFU)#define MDIOS_REG31_FLAG ((uint32_t)0x80000000U)#define MDIOS_REG30_FLAG ((uint32_t)0x40000000U)#define MDIOS_REG29_FLAG ((uint32_t)0x20000000U)#define MDIOS_REG28_FLAG ((uint32_t)0x10000000U)#define MDIOS_REG27_FLAG ((uint32_t)0x08000000U)#define MDIOS_REG26_FLAG ((uint32_t)0x04000000U)#define MDIOS_REG25_FLAG ((uint32_t)0x02000000U)#define MDIOS_REG24_FLAG ((uint32_t)0x01000000U)#define MDIOS_REG23_FLAG ((uint32_t)0x00800000U)#define MDIOS_REG22_FLAG ((uint32_t)0x00400000U)#define MDIOS_REG21_FLAG ((uint32_t)0x00200000U)#define MDIOS_REG20_FLAG ((uint32_t)0x00100000U)#define MDIOS_REG19_FLAG ((uint32_t)0x00080000U)#define MDIOS_REG18_FLAG ((uint32_t)0x00040000U)#define MDIOS_REG17_FLAG ((uint32_t)0x00020000U)#define MDIOS_REG16_FLAG ((uint32_t)0x00010000U)#define MDIOS_REG15_FLAG ((uint32_t)0x00008000U)#define MDIOS_REG14_FLAG ((uint32_t)0x00004000U)#define MDIOS_REG13_FLAG ((uint32_t)0x00002000U)#define MDIOS_REG12_FLAG ((uint32_t)0x00001000U)#define MDIOS_REG11_FLAG ((uint32_t)0x00000800U)#define MDIOS_REG10_FLAG ((uint32_t)0x00000400U)#define MDIOS_REG9_FLAG ((uint32_t)0x00000200U)#define MDIOS_REG8_FLAG ((uint32_t)0x00000100U)#define MDIOS_REG7_FLAG ((uint32_t)0x00000080U)#define MDIOS_REG6_FLAG ((uint32_t)0x00000040U)#define MDIOS_REG5_FLAG ((uint32_t)0x00000020U)#define MDIOS_REG4_FLAG ((uint32_t)0x00000010U)#define MDIOS_REG3_FLAG ((uint32_t)0x00000008U)#define MDIOS_REG2_FLAG ((uint32_t)0x00000004U)#define MDIOS_REG1_FLAG ((uint32_t)0x00000002U)#define MDIOS_REG0_FLAG ((uint32_t)0x00000001U)#define MDIOS_REG31 ((uint32_t)0x0000001FU)#define MDIOS_REG30 ((uint32_t)0x0000001EU)#define MDIOS_REG29 ((uint32_t)0x0000001DU)#define MDIOS_REG28 ((uint32_t)0x0000001CU)#define MDIOS_REG27 ((uint32_t)0x0000001BU)#define MDIOS_REG26 ((uint32_t)0x0000001AU)#define MDIOS_REG25 ((uint32_t)0x00000019U)#define MDIOS_REG24 ((uint32_t)0x00000018U)#define MDIOS_REG23 ((uint32_t)0x00000017U)#define MDIOS_REG22 ((uint32_t)0x00000016U)#define MDIOS_REG21 ((uint32_t)0x00000015U)#define MDIOS_REG20 ((uint32_t)0x00000014U)#define MDIOS_REG19 ((uint32_t)0x00000013U)#define MDIOS_REG18 ((uint32_t)0x00000012U)#define MDIOS_REG17 ((uint32_t)0x00000011U)#define MDIOS_REG16 ((uint32_t)0x00000010U)#define MDIOS_REG15 ((uint32_t)0x0000000FU)#define MDIOS_REG14 ((uint32_t)0x0000000EU)#define MDIOS_REG13 ((uint32_t)0x0000000DU)#define MDIOS_REG12 ((uint32_t)0x0000000CU)#define MDIOS_REG11 ((uint32_t)0x0000000BU)#define MDIOS_REG10 ((uint32_t)0x0000000AU)#define MDIOS_REG9 ((uint32_t)0x00000009U)#define MDIOS_REG8 ((uint32_t)0x00000008U)#define MDIOS_REG7 ((uint32_t)0x00000007U)#define MDIOS_REG6 ((uint32_t)0x00000006U)#define MDIOS_REG5 ((uint32_t)0x00000005U)#define MDIOS_REG4 ((uint32_t)0x00000004U)#define MDIOS_REG3 ((uint32_t)0x00000003U)#define MDIOS_REG2 ((uint32_t)0x00000002U)#define MDIOS_REG1 ((uint32_t)0x00000001U)#define MDIOS_REG0 ((uint32_t)0x00000000U)#define MDIOS_PREAMBLE_CHECK_DISABLE MDIOS_CR_DPC#define MDIOS_PREAMBLE_CHECK_ENABLE ((uint32_t)0x00000000U)#define USE_HAL_MDIOS_REGISTER_CALLBACKS 0U#define assert_param(expr) ((void)0U)#define USE_SPI_CRC 1U#define PHY_LINK_INTERRUPT ((uint16_t)0x2000U)#define PHY_MISR_LINK_INT_EN ((uint16_t)0x0020U)(USART_TypeDef *)...(GPIO_PinState)...(IO_DrvTypeDef *)...(int16_t)...(DMA2D_TypeDef *)...(float)...#define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk#define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos)#define DMA_HISR_DMEIF4_Pos (2U)#define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk#define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos)#define DMA_HISR_TEIF4_Pos (3U)#define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk#define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos)#define DMA_HISR_HTIF4_Pos (4U)#define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk#define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos)#define DMA_HISR_TCIF4_Pos (5U)#define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk#define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos)#define DMA_HISR_FEIF5_Pos (6U)#define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk#define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos)#define DMA_HISR_DMEIF5_Pos (8U)#define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk#define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos)#define DMA_HISR_TEIF5_Pos (9U)#define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk#define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos)#define DMA_HISR_HTIF5_Pos (10U)#define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk#define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos)#define DMA_HISR_TCIF5_Pos (11U)#define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk#define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos)#define DMA_HISR_FEIF6_Pos (16U)#define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk#define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos)#define DMA_HISR_DMEIF6_Pos (18U)#define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk#define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos)#define DMA_HISR_TEIF6_Pos (19U)#define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk#define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos)#define DMA_HISR_HTIF6_Pos (20U)#define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk#define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos)#define DMA_HISR_TCIF6_Pos (21U)#define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk#define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos)#define DMA_HISR_FEIF7_Pos (22U)#define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk#define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos)#define DMA_HISR_DMEIF7_Pos (24U)#define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk#define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos)#define DMA_HISR_TEIF7_Pos (25U)#define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk#define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos)#define DMA_HISR_HTIF7_Pos (26U)#define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk#define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos)#define DMA_HISR_TCIF7_Pos (27U)#define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk#define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos)#define DMA_LISR_FEIF0_Pos (0U)#define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk#define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos)#define DMA_LISR_DMEIF0_Pos (2U)#define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk#define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos)#define DMA_LISR_TEIF0_Pos (3U)#define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk#define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos)#define DMA_LISR_HTIF0_Pos (4U)#define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk#define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos)#define DMA_LISR_TCIF0_Pos (5U)#define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk#define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos)#define DMA_LISR_FEIF1_Pos (6U)#define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk#define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos)#define DMA_LISR_DMEIF1_Pos (8U)#define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk#define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos)#define DMA_LISR_TEIF1_Pos (9U)#define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk#define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos)#define DMA_LISR_HTIF1_Pos (10U)#define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk#define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos)#define DMA_LISR_TCIF1_Pos (11U)#define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk#define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos)#define DMA_LISR_FEIF2_Pos (16U)#define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk#define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos)#define DMA_LISR_DMEIF2_Pos (18U)#define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk#define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos)#define DMA_LISR_TEIF2_Pos (19U)#define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk#define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos)#define DMA_LISR_HTIF2_Pos (20U)#define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk#define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos)#define DMA_LISR_TCIF2_Pos (21U)#define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk#define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos)#define DMA_LISR_FEIF3_Pos (22U)#define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk#define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos)#define DMA_LISR_DMEIF3_Pos (24U)#define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk#define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos)#define DMA_LISR_TEIF3_Pos (25U)#define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk#define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos)#define DMA_LISR_HTIF3_Pos (26U)#define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk#define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos)#define DMA_LISR_TCIF3_Pos (27U)#define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS DMA_SxFCR_FS_Msk#define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_Pos (3U)#define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk#define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos)#define DMA_SxFCR_FEIE_Pos (7U)#define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos)#define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos)#define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos)#define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos)#define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos)#define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos)#define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos)#define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos)#define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos)#define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos)#define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos)#define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos)#define DMA_SxNDT DMA_SxNDT_Msk#define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos)#define DMA_SxNDT_Pos (0U)#define DMA_SxCR_EN DMA_SxCR_EN_Msk#define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos)#define DMA_SxCR_EN_Pos (0U)#define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk#define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos)#define DMA_SxCR_DMEIE_Pos (1U)#define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk#define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos)#define DMA_SxCR_TEIE_Pos (2U)#define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk#define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos)#define DMA_SxCR_HTIE_Pos (3U)#define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk#define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos)#define DMA_SxCR_TCIE_Pos (4U)#define DMA_SxCR_DIR DMA_SxCR_DIR_Msk#define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos)#define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk#define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos)#define DMA_SxCR_CIRC_Pos (8U)#define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk#define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos)#define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk#define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos)#define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk#define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos)#define DMA_SxCR_PINCOS_Pos (15U)#define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos)#define DMA_SxCR_DBM DMA_SxCR_DBM_Msk#define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos)#define DMA_SxCR_DBM_Pos (18U)#define DMA_SxCR_CT DMA_SxCR_CT_Msk#define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos)#define DMA_SxCR_CT_Pos (19U)#define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk#define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos)#define DMA_SxCR_CHSEL_3 (0x8UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_2 (0x4UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_1 (0x2UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_0 (0x1UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk#define DMA_SxCR_CHSEL_Msk (0xFUL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_Pos (25U)#define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk#define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos)#define DCMI_DR_BYTE3_Pos (24U)#define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk#define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos)#define DCMI_DR_BYTE2_Pos (16U)#define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk#define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos)#define DCMI_DR_BYTE1_Pos (8U)#define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk#define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos)#define DCMI_DR_BYTE0_Pos (0U)#define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk#define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)#define DCMI_CWSIZE_VLINE_Pos (16U)#define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk#define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)#define DCMI_CWSIZE_CAPCNT_Pos (0U)#define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk#define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos)#define DCMI_CWSTRT_VST_Pos (16U)#define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk#define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)#define DCMI_CWSTRT_HOFFCNT_Pos (0U)#define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk#define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos)#define DCMI_ESUR_FEU_Pos (24U)#define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk#define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos)#define DCMI_ESUR_LEU_Pos (16U)#define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk#define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos)#define DCMI_ESUR_LSU_Pos (8U)#define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk#define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos)#define DCMI_ESUR_FSU_Pos (0U)#define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk#define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos)#define DCMI_ESCR_FEC_Pos (24U)#define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk#define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos)#define DCMI_ESCR_LEC_Pos (16U)#define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk#define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos)#define DCMI_ESCR_LSC_Pos (8U)#define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk#define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos)#define DCMI_ESCR_FSC_Pos (0U)#define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk#define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos)#define DCMI_ICR_LINE_ISC_Pos (4U)#define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk#define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)#define DCMI_ICR_VSYNC_ISC_Pos (3U)#define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk#define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos)#define DCMI_ICR_ERR_ISC_Pos (2U)#define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk#define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos)#define DCMI_ICR_OVR_ISC_Pos (1U)#define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk#define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos)#define DCMI_ICR_FRAME_ISC_Pos (0U)#define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk#define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos)#define DCMI_MIS_LINE_MIS_Pos (4U)#define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk#define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)#define DCMI_MIS_VSYNC_MIS_Pos (3U)#define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk#define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos)#define DCMI_MIS_ERR_MIS_Pos (2U)#define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk#define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos)#define DCMI_MIS_OVR_MIS_Pos (1U)#define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk#define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos)#define DCMI_MIS_FRAME_MIS_Pos (0U)#define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk#define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos)#define DCMI_IER_LINE_IE_Pos (4U)#define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk#define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos)#define DCMI_IER_VSYNC_IE_Pos (3U)#define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk#define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos)#define DCMI_IER_ERR_IE_Pos (2U)#define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk#define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos)#define DCMI_IER_OVR_IE_Pos (1U)#define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk#define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos)#define DCMI_IER_FRAME_IE_Pos (0U)#define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS#define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS#define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS#define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS#define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS#define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk#define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos)#define DCMI_RIS_LINE_RIS_Pos (4U)#define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk#define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)#define DCMI_RIS_VSYNC_RIS_Pos (3U)#define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk#define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos)#define DCMI_RIS_ERR_RIS_Pos (2U)#define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk#define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos)#define DCMI_RIS_OVR_RIS_Pos (1U)#define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk#define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos)#define DCMI_RIS_FRAME_RIS_Pos (0U)#define DCMI_SR_FNE DCMI_SR_FNE_Msk#define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos)#define DCMI_SR_FNE_Pos (2U)#define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk#define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos)#define DCMI_SR_VSYNC_Pos (1U)#define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk#define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos)#define DCMI_SR_HSYNC_Pos (0U)#define DCMI_CR_OELS DCMI_CR_OELS_Msk#define DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos)#define DCMI_CR_OELS_Pos (20U)#define DCMI_CR_LSM DCMI_CR_LSM_Msk#define DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos)#define DCMI_CR_LSM_Pos (19U)#define DCMI_CR_OEBS DCMI_CR_OEBS_Msk#define DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos)#define DCMI_CR_OEBS_Pos (18U)#define DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM DCMI_CR_BSM_Msk#define DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM_Pos (16U)#define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk#define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos)#define DCMI_CR_ENABLE_Pos (14U)#define DCMI_CR_CRE DCMI_CR_CRE_Msk#define DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos)#define DCMI_CR_CRE_Pos (12U)#define DCMI_CR_EDM_1 0x00000800U#define DCMI_CR_EDM_0 0x00000400U#define DCMI_CR_FCRC_1 0x00000200U#define DCMI_CR_FCRC_0 0x00000100U#define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk#define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos)#define DCMI_CR_VSPOL_Pos (7U)#define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk#define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos)#define DCMI_CR_HSPOL_Pos (6U)#define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk#define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos)#define DCMI_CR_PCKPOL_Pos (5U)#define DCMI_CR_ESS DCMI_CR_ESS_Msk#define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos)#define DCMI_CR_ESS_Pos (4U)#define DCMI_CR_JPEG DCMI_CR_JPEG_Msk#define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos)#define DCMI_CR_JPEG_Pos (3U)#define DCMI_CR_CROP DCMI_CR_CROP_Msk#define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos)#define DCMI_CR_CROP_Pos (2U)#define DCMI_CR_CM DCMI_CR_CM_Msk#define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos)#define DCMI_CR_CM_Pos (1U)#define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk#define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos)#define DCMI_CR_CAPTURE_Pos (0U)#define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCDF#define DFSDM_FLTICR_CLRSCSDF_Msk DFSDM_FLTICR_CLRSCDF_Msk#define DFSDM_FLTICR_CLRSCSDF_Pos DFSDM_FLTICR_CLRSCDF_Pos#define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk#define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)#define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)#define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk#define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)#define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)#define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk#define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)#define DFSDM_FLTEXMIN_EXMIN_Pos (8U)#define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk#define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)#define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)#define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk#define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)#define DFSDM_FLTEXMAX_EXMAX_Pos (8U)#define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk#define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)#define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)#define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk#define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)#define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)#define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk#define DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)#define DFSDM_FLTAWSR_AWLTF_Pos (0U)#define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk#define DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)#define DFSDM_FLTAWSR_AWHTF_Pos (8U)#define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk#define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)#define DFSDM_FLTAWLTR_BKAWL_Pos (0U)#define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk#define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)#define DFSDM_FLTAWLTR_AWLT_Pos (8U)#define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk#define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)#define DFSDM_FLTAWHTR_BKAWH_Pos (0U)#define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk#define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)#define DFSDM_FLTAWHTR_AWHT_Pos (8U)#define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk#define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)#define DFSDM_FLTRDATAR_RDATACH_Pos (0U)#define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk#define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)#define DFSDM_FLTRDATAR_RPEND_Pos (4U)#define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk#define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)#define DFSDM_FLTRDATAR_RDATA_Pos (8U)#define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk#define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)#define DFSDM_FLTJDATAR_JDATACH_Pos (0U)#define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk#define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)#define DFSDM_FLTJDATAR_JDATA_Pos (8U)#define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk#define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)#define DFSDM_FLTFCR_IOSR_Pos (0U)#define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk#define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)#define DFSDM_FLTFCR_FOSR_Pos (16U)#define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk#define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_Pos (29U)#define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk#define DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)#define DFSDM_FLTJCHGR_JCHG_Pos (0U)#define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk#define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)#define DFSDM_FLTICR_CLRJOVRF_Pos (2U)#define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk#define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)#define DFSDM_FLTICR_CLRROVRF_Pos (3U)#define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk#define DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)#define DFSDM_FLTICR_CLRCKABF_Pos (16U)#define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk#define DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)#define DFSDM_FLTICR_CLRSCDF_Pos (24U)#define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk#define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos)#define DFSDM_FLTISR_JEOCF_Pos (0U)#define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk#define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos)#define DFSDM_FLTISR_REOCF_Pos (1U)#define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk#define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos)#define DFSDM_FLTISR_JOVRF_Pos (2U)#define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk#define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos)#define DFSDM_FLTISR_ROVRF_Pos (3U)#define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk#define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos)#define DFSDM_FLTISR_AWDF_Pos (4U)#define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk#define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos)#define DFSDM_FLTISR_JCIP_Pos (13U)#define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk#define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos)#define DFSDM_FLTISR_RCIP_Pos (14U)#define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk#define DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos)#define DFSDM_FLTISR_CKABF_Pos (16U)#define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk#define DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos)#define DFSDM_FLTISR_SCDF_Pos (24U)#define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk#define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)#define DFSDM_FLTCR2_JEOCIE_Pos (0U)#define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk#define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)#define DFSDM_FLTCR2_REOCIE_Pos (1U)#define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk#define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)#define DFSDM_FLTCR2_JOVRIE_Pos (2U)#define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk#define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)#define DFSDM_FLTCR2_ROVRIE_Pos (3U)#define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk#define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)#define DFSDM_FLTCR2_AWDIE_Pos (4U)#define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk#define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)#define DFSDM_FLTCR2_SCDIE_Pos (5U)#define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk#define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)#define DFSDM_FLTCR2_CKABIE_Pos (6U)#define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk#define DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)#define DFSDM_FLTCR2_EXCH_Pos (8U)#define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk#define DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)(unsigned short)...(FMC_Bank1_TypeDef *)...(FMC_Bank1E_TypeDef *)...(MPU_Type *)...(ITM_Type *)...(SysTick_Type *)...(NVIC_Type *)...(HAL_DMA_StateTypeDef)...(HAL_DMA_CallbackIDTypeDef)...(DMA_Base_Registers *)...#define _SC_XOPEN_REALTIME 99#define _SC_XOPEN_LEGACY 98#define _SC_XOPEN_ENH_I18N 97#define _SC_XOPEN_CRYPT 96#define _SC_XBS5_LPBIG_OFFBIG _SC_V7_LPBIG_OFFBIG#define _SC_V6_LPBIG_OFFBIG _SC_V7_LPBIG_OFFBIG#define _SC_V7_LPBIG_OFFBIG 95#define _SC_XBS5_LP64_OFF64 _SC_V7_LP64_OFF64#define _SC_V6_LP64_OFF64 _SC_V7_LP64_OFF64#define _SC_V7_LP64_OFF64 94#define _SC_XBS5_ILP32_OFFBIG _SC_V7_ILP32_OFFBIG#define _SC_V6_ILP32_OFFBIG _SC_V7_ILP32_OFFBIG#define _SC_V7_ILP32_OFFBIG 93#define _SC_XBS5_ILP32_OFF32 _SC_V7_ILP32_OFF32#define _SC_V6_ILP32_OFF32 _SC_V7_ILP32_OFF32#define _SC_V7_ILP32_OFF32 92#define _SC_TYPED_MEMORY_OBJECTS 91#define _SC_TRACE_USER_EVENT_MAX 90#define _SC_TRACE_SYS_MAX 89#define _SC_TRACE_NAME_MAX 88#define _SC_TRACE_LOG 87#define _SC_TRACE_INHERIT 86#define _SC_TRACE_EVENT_NAME_MAX 85#define _SC_TRACE_EVENT_FILTER 84#define _SC_TRACE 83#define _SC_TIMEOUTS 82#define _SC_THREAD_SPORADIC_SERVER 81#define _SC_THREAD_CPUTIME 80#define _SC_SYMLOOP_MAX 79#define _SC_SS_REPL_MAX 78#define _SC_SPORADIC_SERVER 77#define _SC_SPIN_LOCKS 76#define _SC_SPAWN 75#define _SC_SHELL 74#define _SC_RE_DUP_MAX 73#define _SC_REGEXP 72#define _SC_READER_WRITER_LOCKS 71#define _SC_RAW_SOCKETS 70#define _SC_MONOTONIC_CLOCK 69#define _SC_LINE_MAX 68#define _SC_IPV6 67#define _SC_IOV_MAX 66#define _SC_HOST_NAME_MAX 65#define _SC_EXPR_NEST_MAX 64#define _SC_CPUTIME 63#define _SC_COLL_WEIGHTS_MAX 62#define _SC_CLOCK_SELECTION 61#define _SC_BC_STRING_MAX 60#define _SC_BC_SCALE_MAX 59#define _SC_BC_DIM_MAX 58#define _SC_BC_BASE_MAX 57#define _SC_BARRIERS 56#define _SC_ATEXIT_MAX 55#define _SC_ADVISORY_INFO 54#define _SC_THREAD_DESTRUCTOR_ITERATIONS 53#define _SC_LOGIN_NAME_MAX 52#define _SC_GETPW_R_SIZE_MAX 51#define _SC_GETGR_R_SIZE_MAX 50#define _SC_THREAD_SAFE_FUNCTIONS 49#define _SC_THREAD_PROCESS_SHARED 48#define _SC_THREAD_PRIO_CEILING _SC_THREAD_PRIO_PROTECT#define _SC_THREAD_PRIO_PROTECT 47#define _SC_THREAD_PRIO_INHERIT 46#define _SC_THREAD_PRIORITY_SCHEDULING 45#define _SC_THREAD_ATTR_STACKSIZE 44#define _SC_THREAD_ATTR_STACKADDR 43#define _SC_THREADS 42#define _SC_TTY_NAME_MAX 41#define _SC_THREAD_THREADS_MAX 40#define _SC_THREAD_STACK_MIN 39#define _SC_THREAD_KEYS_MAX 38#define _SC_DELAYTIMER_MAX 37#define _SC_AIO_PRIO_DELTA_MAX 36#define _SC_AIO_MAX 35#define _SC_AIO_LISTIO_MAX 34#define _SC_TIMERS 33#define _SC_SYNCHRONIZED_IO 32#define _SC_SHARED_MEMORY_OBJECTS 31#define _SC_SEMAPHORES 30#define _SC_REALTIME_SIGNALS 29#define _SC_PRIORITIZED_IO 28#define _SC_MESSAGE_PASSING 27#define _SC_MEMORY_PROTECTION 26#define _SC_MEMLOCK_RANGE 25#define _SC_MEMLOCK 24#define _SC_MAPPED_FILES 23#define _SC_FSYNC 22#define _SC_ASYNCHRONOUS_IO 21#define _SC_TZNAME_MAX 20#define _SC_TIMER_MAX 19#define _SC_SIGQUEUE_MAX 18#define _SC_SEM_VALUE_MAX 17#define _SC_SEM_NSEMS_MAX 16#define _SC_RTSIG_MAX 15#define _SC_MQ_PRIO_MAX 14#define _SC_MQ_OPEN_MAX 13#define _SC_AVPHYS_PAGES 12#define _SC_PHYS_PAGES 11#define _SC_NPROCESSORS_ONLN 10#define _SC_NPROCESSORS_CONF 9#define _SC_PAGE_SIZE _SC_PAGESIZE#define _SC_PAGESIZE 8#define _SC_VERSION 7#define _SC_SAVED_IDS 6#define _SC_JOB_CONTROL 5#define _SC_OPEN_MAX 4#define _SC_NGROUPS_MAX 3#define _SC_CLK_TCK 2#define _SC_CHILD_MAX 1#define _SC_ARG_MAX 0#define STDERR_FILENO 2#define STDOUT_FILENO 1#define STDIN_FILENO 0#define X_OK 1#define W_OK 2#define R_OK 4#define F_OK 0#define F_TEST 3#define F_TLOCK 2#define F_LOCK 1#define F_ULOCK 0#define WSTOPSIG WEXITSTATUS#define WTERMSIG(w) ((w) & 0x7f)#define WEXITSTATUS(w) (((w) >> 8) & 0xff)#define WIFSTOPPED(w) (((w) & 0xff) == 0x7f)#define WIFSIGNALED(w) (((w) & 0x7f) > 0 && (((w) & 0x7f) < 0x7f))#define WIFEXITED(w) (((w) & 0xff) == 0)#define WUNTRACED 2#define WNOHANG 1#define ENOMEM 12#define EAGAIN 11#define EMLINK 31#define ENOENT 2#define ECHILD 10#define EINVAL 22#define MAX_STACK_SIZE 0x2000#define TCPIP_THREAD_PRIO osPriorityHigh#define DEFAULT_THREAD_STACKSIZE 500#define DEFAULT_ACCEPTMBOX_SIZE 12#define DEFAULT_TCP_RECVMBOX_SIZE 12#define DEFAULT_UDP_RECVMBOX_SIZE 12#define TCPIP_MBOX_SIZE 12#define TCPIP_THREAD_STACKSIZE 1000#define TCPIP_THREAD_NAME "TCP/IP"#define LWIP_SOCKET 1#define LWIP_NETCONN 1#define CHECKSUM_GEN_ICMP 0#define CHECKSUM_CHECK_TCP 0#define CHECKSUM_CHECK_UDP 0#define CHECKSUM_CHECK_IP 0#define CHECKSUM_GEN_TCP 0#define CHECKSUM_GEN_UDP 0#define CHECKSUM_GEN_IP 0#define LWIP_NETIF_LINK_CALLBACK 1#define LWIP_STATS 0#define UDP_TTL 255#define LWIP_UDP 1#define LWIP_DHCP 0#define LWIP_ICMP 1#define TCP_WND (2*TCP_MSS)#define TCP_SND_QUEUELEN (2* TCP_SND_BUF/TCP_MSS)#define TCP_SND_BUF (4*TCP_MSS)#define TCP_MSS (1500 - 40)#define TCP_QUEUE_OOSEQ 0#define TCP_TTL 255#define LWIP_TCP 1#define LWIP_IPV4 1#define PBUF_POOL_BUFSIZE 1524#define PBUF_POOL_SIZE 8#define MEMP_NUM_SYS_TIMEOUT 10#define MEMP_NUM_TCP_SEG 12#define MEMP_NUM_TCP_PCB_LISTEN 5#define MEMP_NUM_TCP_PCB 10#define MEMP_NUM_UDP_PCB 6#define MEMP_NUM_PBUF 50#define LWIP_RAM_HEAP_POINTER (0x20078000)#define MEM_SIZE (16*1024)#define MEM_ALIGNMENT 4#define NO_SYS 0#define BYTE_ORDER LITTLE_ENDIAN#define alloca(size) __builtin_alloca(size)#define strtodf strtof#define MB_CUR_MAX __locale_mb_cur_max()#define RAND_MAX __RAND_MAX#define EXIT_SUCCESS 0#define EXIT_FAILURE 1#define quad quad_t#define physadr physadr_t#define __BIT_TYPES_DEFINED__ 1#define _CLOCKS_PER_SEC_ 100#define CLOCK_REALTIME ((clockid_t) 1)#define TIMER_ABSTIME 4#define CLOCK_DISALLOWED 0#define CLOCK_ALLOWED 1#define CLOCK_DISABLED 0#define CLOCK_ENABLED 1#define tzname _tzname#define CLK_TCK CLOCKS_PER_SEC#define CLOCKS_PER_SEC _CLOCKS_PER_SEC_#define LWIP_RAND() ((u32_t)rand())#define LWIP_TIMEVAL_PRIVATE 0#define SCNxPTR __SCNPTR(x)#define SCNuPTR __SCNPTR(u)#define SCNoPTR __SCNPTR(o)#define SCNiPTR __SCNPTR(i)#define SCNdPTR __SCNPTR(d)#define PRIXPTR __PRIPTR(X)#define PRIxPTR __PRIPTR(x)#define PRIuPTR __PRIPTR(u)#define PRIoPTR __PRIPTR(o)#define PRIiPTR __PRIPTR(i)#define PRIdPTR __PRIPTR(d)#define __SCNPTR(x) __STRINGIFY(x)#define __PRIPTR(x) __STRINGIFY(x)#define SCNxMAX __SCNMAX(x)#define SCNuMAX __SCNMAX(u)#define SCNoMAX __SCNMAX(o)#define SCNiMAX __SCNMAX(i)#define SCNdMAX __SCNMAX(d)#define PRIXMAX __PRIMAX(X)#define PRIxMAX __PRIMAX(x)#define PRIuMAX __PRIMAX(u)#define PRIoMAX __PRIMAX(o)#define PRIiMAX __PRIMAX(i)#define PRIdMAX __PRIMAX(d)#define __SCNMAX(x) __STRINGIFY(ll ## x)#define __PRIMAX(x) __STRINGIFY(ll ## x)#define SCNxFAST64 __SCN64FAST(x)#define SCNuFAST64 __SCN64FAST(u)#define SCNoFAST64 __SCN64FAST(o)#define SCNiFAST64 __SCN64FAST(i)#define SCNdFAST64 __SCN64FAST(d)#define PRIXFAST64 __PRI64FAST(X)#define PRIxFAST64 __PRI64FAST(x)#define PRIuFAST64 __PRI64FAST(u)#define PRIoFAST64 __PRI64FAST(o)#define PRIiFAST64 __PRI64FAST(i)#define PRIdFAST64 __PRI64FAST(d)#define SCNxLEAST64 __SCN64LEAST(x)#define SCNuLEAST64 __SCN64LEAST(u)#define SCNoLEAST64 __SCN64LEAST(o)#define SCNiLEAST64 __SCN64LEAST(i)#define SCNdLEAST64 __SCN64LEAST(d)#define PRIXLEAST64 __PRI64LEAST(X)#define PRIxLEAST64 __PRI64LEAST(x)#define PRIuLEAST64 __PRI64LEAST(u)#define PRIoLEAST64 __PRI64LEAST(o)#define PRIiLEAST64 __PRI64LEAST(i)#define PRIdLEAST64 __PRI64LEAST(d)#define SCNx64 __SCN64(x)#define SCNu64 __SCN64(u)#define SCNo64 __SCN64(o)#define SCNi64 __SCN64(i)#define SCNd64 __SCN64(d)#define PRIX64 __PRI64(X)#define PRIx64 __PRI64(x)#define PRIu64 __PRI64(u)#define PRIo64 __PRI64(o)#define PRIi64 __PRI64(i)#define PRId64 __PRI64(d)#define __SCN64FAST(x) __FAST64 __STRINGIFY(x)#define __PRI64FAST(x) __FAST64 __STRINGIFY(x)#define __SCN64LEAST(x) __LEAST64 __STRINGIFY(x)#define __PRI64LEAST(x) __LEAST64 __STRINGIFY(x)#define __SCN64(x) __INT64 __STRINGIFY(x)#define __PRI64(x) __INT64 __STRINGIFY(x)#define SCNxFAST32 __SCN32FAST(x)#define SCNuFAST32 __SCN32FAST(u)#define SCNoFAST32 __SCN32FAST(o)#define SCNiFAST32 __SCN32FAST(i)#define SCNdFAST32 __SCN32FAST(d)#define PRIXFAST32 __PRI32FAST(X)#define PRIxFAST32 __PRI32FAST(x)#define PRIuFAST32 __PRI32FAST(u)#define PRIoFAST32 __PRI32FAST(o)#define PRIiFAST32 __PRI32FAST(i)#define PRIdFAST32 __PRI32FAST(d)#define SCNxLEAST32 __SCN32LEAST(x)#define SCNuLEAST32 __SCN32LEAST(u)#define SCNoLEAST32 __SCN32LEAST(o)#define SCNiLEAST32 __SCN32LEAST(i)#define SCNdLEAST32 __SCN32LEAST(d)#define PRIXLEAST32 __PRI32LEAST(X)#define PRIxLEAST32 __PRI32LEAST(x)#define PRIuLEAST32 __PRI32LEAST(u)#define PRIoLEAST32 __PRI32LEAST(o)#define PRIiLEAST32 __PRI32LEAST(i)#define PRIdLEAST32 __PRI32LEAST(d)#define SCNx32 __SCN32(x)#define SCNu32 __SCN32(u)#define SCNo32 __SCN32(o)#define SCNi32 __SCN32(i)#define SCNd32 __SCN32(d)#define PRIX32 __PRI32(X)#define PRIx32 __PRI32(x)#define PRIu32 __PRI32(u)#define PRIo32 __PRI32(o)#define PRIi32 __PRI32(i)#define PRId32 __PRI32(d)#define __SCN32FAST(x) __FAST32 __STRINGIFY(x)#define __PRI32FAST(x) __FAST32 __STRINGIFY(x)#define __SCN32LEAST(x) __LEAST32 __STRINGIFY(x)#define __PRI32LEAST(x) __LEAST32 __STRINGIFY(x)#define __SCN32(x) __INT32 __STRINGIFY(x)#define __PRI32(x) __INT32 __STRINGIFY(x)#define SCNxFAST16 __SCN16FAST(x)#define SCNuFAST16 __SCN16FAST(u)#define SCNoFAST16 __SCN16FAST(o)#define SCNiFAST16 __SCN16FAST(i)#define SCNdFAST16 __SCN16FAST(d)#define PRIXFAST16 __PRI16FAST(X)#define PRIxFAST16 __PRI16FAST(x)#define PRIuFAST16 __PRI16FAST(u)#define PRIoFAST16 __PRI16FAST(o)#define PRIiFAST16 __PRI16FAST(i)#define PRIdFAST16 __PRI16FAST(d)#define SCNxLEAST16 __SCN16LEAST(x)#define SCNuLEAST16 __SCN16LEAST(u)#define SCNoLEAST16 __SCN16LEAST(o)#define SCNiLEAST16 __SCN16LEAST(i)#define SCNdLEAST16 __SCN16LEAST(d)#define PRIXLEAST16 __PRI16LEAST(X)#define PRIxLEAST16 __PRI16LEAST(x)#define PRIuLEAST16 __PRI16LEAST(u)#define PRIoLEAST16 __PRI16LEAST(o)#define PRIiLEAST16 __PRI16LEAST(i)#define PRIdLEAST16 __PRI16LEAST(d)#define SCNx16 __SCN16(x)#define SCNu16 __SCN16(u)#define SCNo16 __SCN16(o)#define SCNi16 __SCN16(i)#define SCNd16 __SCN16(d)#define PRIX16 __PRI16(X)#define PRIx16 __PRI16(x)#define PRIu16 __PRI16(u)#define PRIo16 __PRI16(o)#define PRIi16 __PRI16(i)#define PRId16 __PRI16(d)#define __SCN16FAST(x) __FAST16 __STRINGIFY(x)#define __SCN16LEAST(x) __LEAST16 __STRINGIFY(x)#define __SCN16(x) __INT16 __STRINGIFY(x)#define __PRI16FAST(x) __FAST16 __STRINGIFY(x)#define __PRI16LEAST(x) __LEAST16 __STRINGIFY(x)#define __PRI16(x) __INT16 __STRINGIFY(x)#define PRIXFAST8 __PRI8FAST(X)#define PRIxFAST8 __PRI8FAST(x)#define PRIuFAST8 __PRI8FAST(u)#define PRIoFAST8 __PRI8FAST(o)#define PRIiFAST8 __PRI8FAST(i)#define PRIdFAST8 __PRI8FAST(d)#define PRIXLEAST8 __PRI8LEAST(X)#define PRIxLEAST8 __PRI8LEAST(x)#define PRIuLEAST8 __PRI8LEAST(u)#define PRIoLEAST8 __PRI8LEAST(o)#define PRIiLEAST8 __PRI8LEAST(i)#define PRIdLEAST8 __PRI8LEAST(d)#define PRIX8 __PRI8(X)#define PRIx8 __PRI8(x)#define PRIu8 __PRI8(u)#define PRIo8 __PRI8(o)#define PRIi8 __PRI8(i)#define PRId8 __PRI8(d)#define __PRI8FAST(x) __FAST8 __STRINGIFY(x)#define __PRI8LEAST(x) __LEAST8 __STRINGIFY(x)#define __PRI8(x) __INT8 __STRINGIFY(x)#define __STRINGIFY(a) #a#define RE_DUP_MAX 255#define LINE_MAX 2048#define EXPR_NEST_MAX 32#define COLL_WEIGHTS_MAX 0#define BC_STRING_MAX 1000#define BC_SCALE_MAX 99#define BC_DIM_MAX 2048#define BC_BASE_MAX 99#define IOV_MAX 1024#define PIPE_BUF 512#define PATH_MAX 1024#define OPEN_MAX 64#define NGROUPS_MAX 16#define NAME_MAX 255#define MAX_INPUT 255#define MAX_CANON 255#define LINK_MAX 32767#define CHILD_MAX 40#define ARG_MAX 65536#define _POSIX2_RE_DUP_MAX 255#define NL_ARGMAX 32#define MB_LEN_MAX _MB_LEN_MAX#define _LIBC_LIMITS_H_ 1#define ULONG_LONG_MAX (LONG_LONG_MAX * 2ULL + 1ULL)#define LONG_LONG_MAX __LONG_LONG_MAX__#define LONG_LONG_MIN (-LONG_LONG_MAX - 1LL)#define ULLONG_MAX (LLONG_MAX * 2ULL + 1ULL)#define LLONG_MAX __LONG_LONG_MAX__#define LLONG_MIN (-LLONG_MAX - 1LL)#define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET#define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE#define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE#define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE#define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE#define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET#define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET#define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE#define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE#define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET#define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET#define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE#define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE#define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE#define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE#define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE#define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE#define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE#define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE#define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE#define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET#define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE#define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE#define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE#define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET#define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET#define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE#define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE#define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE#define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE#define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET#define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET#define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE#define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE#define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE#define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE#define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET#define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET#define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE#define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE#define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE#define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE#define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET#define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET#define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE#define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE#define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE#define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE#define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE#define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE#define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET#define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE#define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE#define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE#define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE#define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET#define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET#define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE#define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE#define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE#define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE#define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET#define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET#define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE#define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE#define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE#define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE#define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET#define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET#define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE#define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE#define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE#define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE#define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET#define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET#define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE#define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE#define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE#define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE#define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE#define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE#define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE#define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE#define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE#define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE#define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE#define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE#define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE#define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE#define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE#define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE#define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE#define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE#define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE#define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE#define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE#define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET#define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET#define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE#define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE#define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE#define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE#define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET#define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET#define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE#define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE#define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE#define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE#define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET#define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET#define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE#define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE#define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE#define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE#define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE#define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET#define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET#define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE#define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE#define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE#define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE#define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE#define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE#define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE#define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE#define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE#define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE#define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE#define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE#define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE#define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE#define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE#define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE#define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE#define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET#define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE#define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE#define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE#define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET#define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET#define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE#define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE#define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE#define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE#define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET#define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET#define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE#define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE#define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE#define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE#define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET#define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE#define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE#define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET#define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET#define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE#define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE#define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET#define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET#define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE#define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE#define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET#define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET#define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE#define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE#define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE#define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE#define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET#define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET#define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE#define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE#define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE#define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET#define IPH_ID(hdr) ((hdr)->_id)#define IPH_LEN(hdr) ((hdr)->_len)#define IPH_TOS(hdr) ((hdr)->_tos)#define IPH_HL_BYTES(hdr) ((u8_t)(IPH_HL(hdr) * 4))#define IPH_HL(hdr) ((hdr)->_v_hl & 0x0f)#define IPH_V(hdr) ((hdr)->_v_hl >> 4)#define IP_OFFMASK 0x1fffU#define IP_MF 0x2000U#define IP_DF 0x4000U#define IP_RF 0x8000U#define IP_HLEN_MAX 60#define IP_HLEN 20#define ip4_netif_get_local_ip(netif) (((netif) != NULL) ? netif_ip_addr4(netif) : NULL)#define ip4_route_src(src,dest) ip4_route(dest)#define IP_OPTIONS_SEND (LWIP_IPV4 && LWIP_IGMP)#define LWIP_IPV4_SRC_ROUTING 0#define SIZEOF_ETHARP_HDR 28#define IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))#define IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))#define ETHARP_HWADDR_LEN ETH_HWADDR_LEN#define etharp_gratuitous(netif) etharp_request((netif), netif_ip4_addr(netif))#define ARP_TMR_INTERVAL 1000#define snmp_inc_ifouterrors(ni) MIB2_STATS_NETIF_INC(ni, ifouterrors)#define snmp_inc_ifoutdiscards(ni) MIB2_STATS_NETIF_INC(ni, ifoutdiscards)#define snmp_inc_ifoutnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutnucastpkts)#define snmp_inc_ifoutucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutucastpkts)#define snmp_add_ifoutoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifoutoctets, value)#define snmp_inc_ifinunknownprotos(ni) MIB2_STATS_NETIF_INC(ni, ifinunknownprotos)#define snmp_inc_ifinerrors(ni) MIB2_STATS_NETIF_INC(ni, ifinerrors)#define snmp_inc_ifindiscards(ni) MIB2_STATS_NETIF_INC(ni, ifindiscards)#define snmp_inc_ifinnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinnucastpkts)#define snmp_inc_ifinucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinucastpkts)#define snmp_add_ifinoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifinoctets, value)#define NETIF_INIT_SNMP MIB2_INIT_NETIF#define tcpip_callback_with_block(function,ctx,block) ((block != 0)? tcpip_callback(function, ctx) : tcpip_try_callback(function, ctx))#define UNLOCK_TCPIP_CORE() sys_mutex_unlock(&lock_tcpip_core)#define LOCK_TCPIP_CORE() sys_mutex_lock(&lock_tcpip_core)#define IFNAME0 's'#define IFNAME1 't'#define TIME_WAITING_FOR_INPUT ( osWaitForever )#define INTERFACE_THREAD_STACK_SIZE ( 512 )#define ETH_RX_BUFFER_CNT ETH_RX_DESC_CNT#define ETH_TX_BUFFER_MAX ((ETH_TX_DESC_CNT) * 2U)#define ETH_DMA_TRANSMIT_TIMEOUT (20U)#define CAMERA_COLOR_EFFECT_ANTIQUE 0x04#define CAMERA_COLOR_EFFECT_RED 0x03#define CAMERA_COLOR_EFFECT_GREEN 0x02#define CAMERA_COLOR_EFFECT_BLUE 0x01#define CAMERA_COLOR_EFFECT_NONE 0x00#define CAMERA_BLACK_WHITE_NORMAL 0x03#define CAMERA_BLACK_WHITE_BW_NEGATIVE 0x02#define CAMERA_BLACK_WHITE_NEGATIVE 0x01#define CAMERA_BLACK_WHITE_BW 0x00#define CAMERA_CONTRAST_LEVEL4 0x09#define CAMERA_CONTRAST_LEVEL3 0x08#define CAMERA_CONTRAST_LEVEL2 0x07#define CAMERA_CONTRAST_LEVEL1 0x06#define CAMERA_CONTRAST_LEVEL0 0x05#define CAMERA_BRIGHTNESS_LEVEL4 0x04#define CAMERA_BRIGHTNESS_LEVEL3 0x03#define CAMERA_BRIGHTNESS_LEVEL2 0x02#define CAMERA_BRIGHTNESS_LEVEL1 0x01#define CAMERA_BRIGHTNESS_LEVEL0 0x00#define CAMERA_COLOR_EFFECT 0x03#define CAMERA_BLACK_WHITE 0x01#define CAMERA_CONTRAST_BRIGHTNESS 0x00#define CAMERA_R640x480 0x03#define CAMERA_R480x272 0x02#define CAMERA_R320x240 0x01#define CAMERA_R160x120 0x00#define S5K5CAG_COLOR_EFFECT_NONE ((uint16_t)0x0000)#define OV5640_EXPOSURE_LEVEL_3 0x04#define OV5640_EXPOSURE_LEVEL_2 0x02#define OV5640_EXPOSURE_LEVEL_1 0x01#define OV5640_EXPOSURE_LEVEL_0 0x00#define OV5640_SATURATION_3 0x04#define OV5640_SATURATION_2 0x02#define OV5640_SATURATION_1 0x01#define OV5640_SATURATION_0 0x00#define OV5640_LIGHT_CLOUDY 0x08#define OV5640_LIGHT_HOME 0x04#define OV5640_LIGHT_OFFICE 0x02#define OV5640_LIGHT_SUNNY 0x01#define OV5640_LIGHT_AUTO 0x00#define OV5640_COLOR_EFFECT_SOLARIZE 0x100#define OV5640_COLOR_EFFECT_OVEREXPOSURE 0x80#define OV5640_COLOR_EFFECT_BW_NEGATIVE 0x40#define OV5640_COLOR_EFFECT_NEGATIVE 0x20#define OV5640_COLOR_EFFECT_SEPIA 0x10#define OV5640_COLOR_EFFECT_BW 0x08#define OV5640_COLOR_EFFECT_GREEN 0x04#define OV5640_COLOR_EFFECT_RED 0x02#define OV5640_COLOR_EFFECT_BLUE 0x01#define OV5640_COLOR_EFFECT_NONE 0x00#define OV5640_ZOOM_x1 0x44#define OV5640_ZOOM_x2 0x22#define OV5640_ZOOM_x4 0x11#define OV5640_ZOOM_x8 0x00#define OV5640_MIRROR_FLIP_NORMAL 0x04#define OV5640_MIRROR_FLIP 0x02#define OV5640_FLIP 0x01#define OV5640_MIRROR 0x00#define OV5640_HUE_180N 0x0800#define OV5640_HUE_150N 0x0400#define OV5640_HUE_120N 0x0200#define OV5640_HUE_90N 0x0100#define OV5640_HUE_60N 0x0080#define OV5640_HUE_30N 0x0040#define OV5640_HUE_0 0x0020#define OV5640_HUE_30P 0x0010#define OV5640_HUE_60P 0x0008#define OV5640_HUE_90P 0x0004#define OV5640_HUE_120P 0x0002#define OV5640_HUE_150P 0x0001#define OV5640_CONTRAST_LEVEL4N 0x80#define OV5640_CONTRAST_LEVEL3N 0x40#define OV5640_CONTRAST_LEVEL2N 0x20#define OV5640_CONTRAST_LEVEL1N 0x10#define OV5640_CONTRAST_LEVEL0 0x08#define OV5640_CONTRAST_LEVEL1P 0x04#define OV5640_CONTRAST_LEVEL2P 0x02#define OV5640_CONTRAST_LEVEL3P 0x01#define OV5640_CONTRAST_LEVEL4P 0x00#define OV5640_SATURATION_LEVEL4N 0x80#define OV5640_SATURATION_LEVEL3N 0x40#define OV5640_SATURATION_LEVEL2N 0x20#define OV5640_SATURATION_LEVEL1N 0x10#define OV5640_SATURATION_LEVEL0 0x08#define OV5640_SATURATION_LEVEL1P 0x04#define OV5640_SATURATION_LEVEL2P 0x02#define OV5640_SATURATION_LEVEL3P 0x01#define OV5640_SATURATION_LEVEL4P 0x00#define OV5640_BRIGHTNESS_LEVEL4N 0x80#define OV5640_BRIGHTNESS_LEVEL3N 0x40#define OV5640_BRIGHTNESS_LEVEL2N 0x20#define OV5640_BRIGHTNESS_LEVEL1N 0x10#define OV5640_BRIGHTNESS_LEVEL0 0x08#define OV5640_BRIGHTNESS_LEVEL1P 0x04#define OV5640_BRIGHTNESS_LEVEL2P 0x02#define OV5640_BRIGHTNESS_LEVEL3P 0x01#define OV5640_BRIGHTNESS_LEVEL4P 0x00#define OV5640_ID 0x5640#define inet_ntoa_r(addr,buf,buflen) ip4addr_ntoa_r((const ip4_addr_t*)&(addr), buf, buflen)#define inet_ntoa(addr) ip4addr_ntoa((const ip4_addr_t*)&(addr))#define inet_aton(cp,addr) ip4addr_aton(cp, (ip4_addr_t*)addr)#define inet_addr(cp) ipaddr_addr(cp)#define inet_addr_to_ip4addr(target_ipaddr,source_inaddr) (ip4_addr_set_u32(target_ipaddr, (source_inaddr)->s_addr))#define inet_addr_from_ip4addr(target_inaddr,source_ipaddr) ((target_inaddr)->s_addr = ip4_addr_get_u32(source_ipaddr))#define INET_ADDRSTRLEN IP4ADDR_STRLEN_MAX#define IN_LOOPBACKNET IP_LOOPBACKNET#define IN_BADCLASS(a) IP_BADCLASS(a)#define IN_EXPERIMENTAL(a) IP_EXPERIMENTAL(a)#define IN_MULTICAST(a) IP_MULTICAST(a)#define IN_CLASSD_MAX IP_CLASSD_MAX#define IN_CLASSD_HOST IP_CLASSD_HOST#define IN_CLASSD_NSHIFT IP_CLASSD_NSHIFT#define IN_CLASSD_NET IP_CLASSD_NET#define IN_CLASSD(d) IP_CLASSD(d)#define IN_CLASSC_MAX IP_CLASSC_MAX#define IN_CLASSC_HOST IP_CLASSC_HOST#define IN_CLASSC_NSHIFT IP_CLASSC_NSHIFT#define IN_CLASSC_NET IP_CLASSC_NET#define IN_CLASSC(c) IP_CLASSC(c)#define IN_CLASSB_MAX IP_CLASSB_MAX#define IN_CLASSB_HOST IP_CLASSB_HOST#define IN_CLASSB_NSHIFT IP_CLASSB_NSHIFT#define IN_CLASSB_NET IP_CLASSB_NET#define IN_CLASSB(b) IP_CLASSB(b)#define IN_CLASSA_MAX IP_CLASSA_MAX#define IN_CLASSA_HOST IP_CLASSA_HOST#define IN_CLASSA_NSHIFT IP_CLASSA_NSHIFT#define IN_CLASSA_NET IP_CLASSA_NET#define IN_CLASSA(a) IP_CLASSA(a)#define IN6ADDR_LOOPBACK_INIT {{{0,0,0,PP_HTONL(1)}}}#define IN6ADDR_ANY_INIT {{{0,0,0,0}}}#define INADDR_BROADCAST IPADDR_BROADCAST#define INADDR_ANY IPADDR_ANY#define INADDR_LOOPBACK IPADDR_LOOPBACK#define INADDR_NONE IPADDR_NONE#define s6_addr un.u8_addr#define EMEDIUMTYPE 124#define ENOMEDIUM 123#define EDQUOT 122#define EREMOTEIO 121#define EISNAM 120#define ENAVAIL 119#define ENOTNAM 118#define DSI_LP_GLW_ENABLE DSI_CMCR_GLWTX#define DSI_LP_GLW_DISABLE 0x00000000U#define DSI_LP_GSR2P_ENABLE DSI_CMCR_GSR2TX#define DSI_LP_GSR2P_DISABLE 0x00000000U#define DSI_LP_GSR1P_ENABLE DSI_CMCR_GSR1TX#define DSI_LP_GSR1P_DISABLE 0x00000000U#define DSI_LP_GSR0P_ENABLE DSI_CMCR_GSR0TX#define DSI_LP_GSR0P_DISABLE 0x00000000U#define DSI_LP_GSW2P_ENABLE DSI_CMCR_GSW2TX#define DSI_LP_GSW2P_DISABLE 0x00000000U#define DSI_LP_GSW1P_ENABLE DSI_CMCR_GSW1TX#define DSI_LP_GSW1P_DISABLE 0x00000000U#define DSI_LP_GSW0P_ENABLE DSI_CMCR_GSW0TX#define DSI_LP_GSW0P_DISABLE 0x00000000U#define DSI_ACKNOWLEDGE_ENABLE DSI_CMCR_ARE#define DSI_ACKNOWLEDGE_DISABLE 0x00000000U#define DSI_TE_ACKNOWLEDGE_ENABLE DSI_CMCR_TEARE#define DSI_TE_ACKNOWLEDGE_DISABLE 0x00000000U#define DSI_AR_ENABLE DSI_WCFGR_AR#define DSI_AR_DISABLE 0x00000000U#define DSI_VSYNC_RISING DSI_WCFGR_VSPOL#define DSI_VSYNC_FALLING 0x00000000U#define DSI_TE_FALLING_EDGE DSI_WCFGR_TEPOL#define DSI_TE_RISING_EDGE 0x00000000U#define DSI_TE_EXTERNAL DSI_WCFGR_TESRC#define DSI_TE_DSILINK 0x00000000U#define DSI_FBTAA_ENABLE DSI_VMCR_FBTAAE#define DSI_FBTAA_DISABLE 0x00000000U#define DSI_LP_VSYNC_DISABLE 0x00000000U#define DSI_LP_VBP_DISABLE 0x00000000U#define DSI_LP_VFP_DISABLE 0x00000000U#define DSI_LP_VACT_DISABLE 0x00000000U#define DSI_LP_HBP_DISABLE 0x00000000U#define DSI_LP_HFP_DISABLE 0x00000000U#define DSI_LP_COMMAND_DISABLE 0x00000000U#define DSI_DISPLAY_OFF DSI_WCR_SHTDN#define DSI_DISPLAY_ON 0x00000000U#define DSI_COLOR_MODE_EIGHT DSI_WCR_COLM#define DSI_COLOR_MODE_FULL 0x00000000U#define DSI_VID_MODE_NB_EVENTS 1U#define DSI_VID_MODE_NB_PULSES 0U#define DSI_WRITE_MEMORY_START 0x2CU#define DSI_WRITE_MEMORY_CONTINUE 0x3CU#define DSI_WRITE_LUT 0x2DU#define DSI_SOFT_RESET 0x01U#define DSI_SET_VSYNC_TIMING 0x40U#define DSI_SET_TEAR_SCANLINE 0x44U#define DSI_SET_TEAR_ON 0x35U#define DSI_SET_TEAR_OFF 0x34U#define DSI_SET_SCROLL_START 0x37U#define DSI_SET_SCROLL_AREA 0x33U#define DSI_SET_PIXEL_FORMAT 0x3AU#define DSI_SET_PARTIAL_ROWS 0x30U#define DSI_SET_PARTIAL_COLUMNS 0x31U#define DSI_SET_PAGE_ADDRESS 0x2BU#define DSI_SET_GAMMA_CURVE 0x26U#define DSI_SET_DISPLAY_ON 0x29U#define DSI_SET_DISPLAY_OFF 0x28U#define DSI_SET_COLUMN_ADDRESS 0x2AU#define DSI_SET_ADDRESS_MODE 0x36U#define DSI_SET_3D_CONTROL 0x3DU#define DSI_READ_MEMORY_START 0x2EU#define DSI_READ_MEMORY_CONTINUE 0x3EU#define DSI_READ_DDB_START 0xA1U#define DSI_READ_DDB_CONTINUE 0xA8U#define DSI_NOP 0x00U#define DSI_GET_SIGNAL_MODE 0x0EU#define DSI_GET_SCANLINE 0x45U#define DSI_GET_RED_CHANNEL 0x06U#define DSI_GET_POWER_MODE 0x0AU#define DSI_GET_PIXEL_FORMAT 0x0CU#define DSI_GET_GREEN_CHANNEL 0x07U#define DSI_GET_DISPLAY_MODE 0x0DU#define DSI_GET_DIAGNOSTIC_RESULT 0x0FU#define DSI_GET_BLUE_CHANNEL 0x08U#define DSI_GET_ADDRESS_MODE 0x0BU#define DSI_GET_3D_CONTROL 0x3FU#define DSI_EXIT_SLEEP_MODE 0x11U#define DSI_EXIT_INVERT_MODE 0x20U#define DSI_EXIT_IDLE_MODE 0x38U#define DSI_ENTER_SLEEP_MODE 0x10U#define DSI_ENTER_PARTIAL_MODE 0x12U#define DSI_ENTER_NORMAL_MODE 0x13U#define DSI_ENTER_INVERT_MODE 0x21U#define DSI_ENTER_IDLE_MODE 0x39U#define USE_HAL_DSI_REGISTER_CALLBACKS 0U#define IS_LTDC_RELOAD(__RELOADTYPE__) (((__RELOADTYPE__) == LTDC_RELOAD_IMMEDIATE) || ((__RELOADTYPE__) == LTDC_RELOAD_VERTICAL_BLANKING))#define IS_LTDC_LIPOS(__LIPOS__) ((__LIPOS__) <= 0x7FFU)#define IS_LTDC_CFBLNBR(__CFBLNBR__) ((__CFBLNBR__) <= LTDC_LINE_NUMBER)#define IS_LTDC_CFBLL(__CFBLL__) ((__CFBLL__) <= LTDC_COLOR_FRAME_BUFFER)#define IS_LTDC_CFBP(__CFBP__) ((__CFBP__) <= LTDC_COLOR_FRAME_BUFFER)#define IS_LTDC_VCONFIGSP(__VCONFIGSP__) ((__VCONFIGSP__) <= LTDC_STOPPOSITION)#define IS_LTDC_VCONFIGST(__VCONFIGST__) ((__VCONFIGST__) <= LTDC_STARTPOSITION)#define IS_LTDC_HCONFIGSP(__HCONFIGSP__) ((__HCONFIGSP__) <= LTDC_STOPPOSITION)#define IS_LTDC_HCONFIGST(__HCONFIGST__) ((__HCONFIGST__) <= LTDC_STARTPOSITION)#define IS_LTDC_ALPHA(__ALPHA__) ((__ALPHA__) <= LTDC_ALPHA)#define IS_LTDC_PIXEL_FORMAT(__PIXEL_FORMAT__) (((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB8888) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB888) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB565) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB1555) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB4444) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_L8) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL44) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL88))#define IS_LTDC_BLENDING_FACTOR2(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_CA) || ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_PAxCA))#define IS_LTDC_BLENDING_FACTOR1(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_CA) || ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_PAxCA))#define IS_LTDC_REDVALUE(__BRED__) ((__BRED__) <= LTDC_COLOR)#define IS_LTDC_GREENVALUE(__BGREEN__) ((__BGREEN__) <= LTDC_COLOR)#define IS_LTDC_BLUEVALUE(__BBLUE__) ((__BBLUE__) <= LTDC_COLOR)#define IS_LTDC_TOTALH(__TOTALH__) ((__TOTALH__) <= LTDC_VERTICALSYNC)#define IS_LTDC_TOTALW(__TOTALW__) ((__TOTALW__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_AAH(__AAH__) ((__AAH__) <= LTDC_VERTICALSYNC)#define IS_LTDC_AAW(__AAW__) ((__AAW__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_AVBP(__AVBP__) ((__AVBP__) <= LTDC_VERTICALSYNC)#define IS_LTDC_AHBP(__AHBP__) ((__AHBP__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_VSYNC(__VSYNC__) ((__VSYNC__) <= LTDC_VERTICALSYNC)#define IS_LTDC_HSYNC(__HSYNC__) ((__HSYNC__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_PCPOL(__PCPOL__) (((__PCPOL__) == LTDC_PCPOLARITY_IPC) || ((__PCPOL__) == LTDC_PCPOLARITY_IIPC))#define IS_LTDC_DEPOL(__DEPOL__) (((__DEPOL__) == LTDC_DEPOLARITY_AL) || ((__DEPOL__) == LTDC_DEPOLARITY_AH))#define IS_LTDC_VSPOL(__VSPOL__) (((__VSPOL__) == LTDC_VSPOLARITY_AL) || ((__VSPOL__) == LTDC_VSPOLARITY_AH))#define IS_LTDC_HSPOL(__HSPOL__) (((__HSPOL__) == LTDC_HSPOLARITY_AL) || ((__HSPOL__) == LTDC_HSPOLARITY_AH))#define IS_LTDC_LAYER(__LAYER__) ((__LAYER__) < MAX_LAYER)#define __HAL_LTDC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER & (__INTERRUPT__))#define __HAL_LTDC_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__))#define __HAL_LTDC_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))#define __HAL_LTDC_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))#define __HAL_LTDC_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__))#define __HAL_LTDC_VERTICAL_BLANKING_RELOAD_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_VBR)#define __HAL_LTDC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR &= ~(LTDC_GCR_LTDCEN))#define __HAL_LTDC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR |= LTDC_GCR_LTDCEN)#define __HAL_LTDC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LTDC_STATE_RESET)#define LTDC_RELOAD_VERTICAL_BLANKING LTDC_SRCR_VBR#define LTDC_RELOAD_IMMEDIATE LTDC_SRCR_IMR#define LTDC_FLAG_RR LTDC_ISR_RRIF#define LTDC_FLAG_TE LTDC_ISR_TERRIF#define LTDC_FLAG_FU LTDC_ISR_FUIF#define LTDC_FLAG_LI LTDC_ISR_LIF#define LTDC_IT_RR LTDC_IER_RRIE#define LTDC_IT_TE LTDC_IER_TERRIE#define LTDC_IT_FU LTDC_IER_FUIE#define LTDC_IT_LI LTDC_IER_LIE#define LTDC_LINE_NUMBER LTDC_LxCFBLNR_CFBLNBR#define LTDC_COLOR_FRAME_BUFFER LTDC_LxCFBLR_CFBLL#define LTDC_STARTPOSITION LTDC_LxWHPCR_WHSTPOS#define LTDC_STOPPOSITION (LTDC_LxWHPCR_WHSPPOS >> 16U)#define LTDC_ALPHA LTDC_LxCACR_CONSTA#define LTDC_PIXEL_FORMAT_AL44 0x00000006U#define LTDC_PIXEL_FORMAT_L8 0x00000005U#define LTDC_PIXEL_FORMAT_ARGB1555 0x00000003U#define LTDC_BLENDING_FACTOR2_CA 0x00000005U#define LTDC_BLENDING_FACTOR1_CA 0x00000400U#define LTDC_COLOR 0x000000FFU#define LTDC_VERTICALSYNC LTDC_SSCR_VSH#define LTDC_HORIZONTALSYNC (LTDC_SSCR_HSW >> 16U)#define LTDC_PCPOLARITY_IIPC LTDC_GCR_PCPOL#define LTDC_DEPOLARITY_AH LTDC_GCR_DEPOL#define LTDC_DEPOLARITY_AL 0x00000000U#define LTDC_VSPOLARITY_AH LTDC_GCR_VSPOL#define LTDC_VSPOLARITY_AL 0x00000000U#define LTDC_HSPOLARITY_AH LTDC_GCR_HSPOL#define LTDC_HSPOLARITY_AL 0x00000000U#define LTDC_LAYER_2 0x00000001U#define LTDC_LAYER_1 0x00000000U#define HAL_LTDC_ERROR_TIMEOUT 0x00000020U#define HAL_LTDC_ERROR_FU 0x00000002U#define HAL_LTDC_ERROR_TE 0x00000001U#define HAL_LTDC_ERROR_NONE 0x00000000U#define USE_HAL_LTDC_REGISTER_CALLBACKS 0U#define IS_PWR_WAKEUP_PIN(__PIN__) (((__PIN__) == PWR_WAKEUP_PIN1) || ((__PIN__) == PWR_WAKEUP_PIN2) || ((__PIN__) == PWR_WAKEUP_PIN3) || ((__PIN__) == PWR_WAKEUP_PIN4) || ((__PIN__) == PWR_WAKEUP_PIN5) || ((__PIN__) == PWR_WAKEUP_PIN6) || ((__PIN__) == PWR_WAKEUP_PIN1_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN2_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN3_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN4_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN5_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN6_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN1_LOW) || ((__PIN__) == PWR_WAKEUP_PIN2_LOW) || ((__PIN__) == PWR_WAKEUP_PIN3_LOW) || ((__PIN__) == PWR_WAKEUP_PIN4_LOW) || ((__PIN__) == PWR_WAKEUP_PIN5_LOW) || ((__PIN__) == PWR_WAKEUP_PIN6_LOW))#define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON))#define __HAL_PWR_CLEAR_WAKEUP_FLAG(__WUFLAG__) (PWR->CR2 |= (__WUFLAG__))#define __HAL_PWR_GET_WAKEUP_FLAG(__WUFLAG__) (PWR->CSR2 & (__WUFLAG__))#define __HAL_PWR_CLEAR_ODRUDR_FLAG() (PWR->CSR1 |= (PWR_FLAG_UDRDY | PWR_CSR1_EIWUP))#define __HAL_PWR_GET_ODRUDR_FLAG(__FLAG__) ((PWR->CSR1 & (__FLAG__)) == (__FLAG__))#define __HAL_PWR_UNDERDRIVE_DISABLE() (PWR->CR1 &= (uint32_t)(~PWR_CR1_UDEN))#define __HAL_PWR_UNDERDRIVE_ENABLE() (PWR->CR1 |= (uint32_t)PWR_CR1_UDEN)#define __HAL_PWR_OVERDRIVESWITCHING_DISABLE() (PWR->CR1 &= (uint32_t)(~PWR_CR1_ODSWEN))#define __HAL_PWR_OVERDRIVESWITCHING_ENABLE() (PWR->CR1 |= (uint32_t)PWR_CR1_ODSWEN)#define __HAL_PWR_OVERDRIVE_DISABLE() (PWR->CR1 &= (uint32_t)(~PWR_CR1_ODEN))#define __HAL_PWR_OVERDRIVE_ENABLE() (PWR->CR1 |= (uint32_t)PWR_CR1_ODEN)#define PWR_WAKEUP_PIN_FLAG6 PWR_CSR2_WUPF6#define PWR_WAKEUP_PIN_FLAG5 PWR_CSR2_WUPF5#define PWR_WAKEUP_PIN_FLAG4 PWR_CSR2_WUPF4#define PWR_WAKEUP_PIN_FLAG3 PWR_CSR2_WUPF3#define PWR_WAKEUP_PIN_FLAG2 PWR_CSR2_WUPF2#define PWR_WAKEUP_PIN_FLAG1 PWR_CSR2_WUPF1#define PWR_FLAG_UDRDY PWR_CSR1_UDRDY#define PWR_FLAG_ODSWRDY PWR_CSR1_ODSWRDY#define PWR_FLAG_ODRDY PWR_CSR1_ODRDY#define PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON ((uint32_t)(PWR_CR1_LPDS | PWR_CR1_LPUDS))#define PWR_MAINREGULATOR_UNDERDRIVE_ON PWR_CR1_MRUDS#define PWR_WAKEUP_PIN6_LOW (uint32_t)((PWR_CR2_WUPP6<<6) | PWR_CSR2_EWUP6)#define PWR_WAKEUP_PIN5_LOW (uint32_t)((PWR_CR2_WUPP5<<6) | PWR_CSR2_EWUP5)#define PWR_WAKEUP_PIN4_LOW (uint32_t)((PWR_CR2_WUPP4<<6) | PWR_CSR2_EWUP4)#define PWR_WAKEUP_PIN3_LOW (uint32_t)((PWR_CR2_WUPP3<<6) | PWR_CSR2_EWUP3)#define PWR_WAKEUP_PIN2_LOW (uint32_t)((PWR_CR2_WUPP2<<6) | PWR_CSR2_EWUP2)#define PWR_WAKEUP_PIN1_LOW (uint32_t)((PWR_CR2_WUPP1<<6) | PWR_CSR2_EWUP1)#define PWR_WAKEUP_PIN6_HIGH PWR_CSR2_EWUP6#define PWR_WAKEUP_PIN5_HIGH PWR_CSR2_EWUP5#define PWR_WAKEUP_PIN4_HIGH PWR_CSR2_EWUP4#define PWR_WAKEUP_PIN3_HIGH PWR_CSR2_EWUP3#define PWR_WAKEUP_PIN2_HIGH PWR_CSR2_EWUP2#define PWR_WAKEUP_PIN1_HIGH PWR_CSR2_EWUP1#define PWR_WAKEUP_PIN6 PWR_CSR2_EWUP6#define PWR_WAKEUP_PIN5 PWR_CSR2_EWUP5#define PWR_WAKEUP_PIN4 PWR_CSR2_EWUP4#define PWR_WAKEUP_PIN3 PWR_CSR2_EWUP3#define PWR_WAKEUP_PIN2 PWR_CSR2_EWUP2#define PWR_WAKEUP_PIN1 PWR_CSR2_EWUP1#define IS_PWR_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3))#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL))#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))#define PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_IM16)#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD))#define __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR1 |= (__FLAG__) << 2)#define __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR1 & (__FLAG__)) == (__FLAG__))#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { __IO uint32_t tmpreg; MODIFY_REG(PWR->CR1, PWR_CR1_VOS, (__REGULATOR__)); tmpreg = READ_BIT(PWR->CR1, PWR_CR1_VOS); UNUSED(tmpreg); } while(0)#define PWR_FLAG_VOSRDY PWR_CSR1_VOSRDY#define PWR_FLAG_BRR PWR_CSR1_BRR#define PWR_FLAG_PVDO PWR_CSR1_PVDO#define PWR_FLAG_SB PWR_CSR1_SBF#define PWR_FLAG_WU PWR_CSR1_WUIF#define PWR_REGULATOR_VOLTAGE_SCALE3 PWR_CR1_VOS_0#define PWR_REGULATOR_VOLTAGE_SCALE2 PWR_CR1_VOS_1#define PWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR1_VOS#define PWR_STOPENTRY_WFE ((uint8_t)0x02U)#define PWR_STOPENTRY_WFI ((uint8_t)0x01U)#define PWR_SLEEPENTRY_WFE ((uint8_t)0x02U)#define PWR_SLEEPENTRY_WFI ((uint8_t)0x01U)#define PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPDS#define PWR_MAINREGULATOR_ON ((uint32_t)0x00000000U)#define PWR_PVD_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003U)#define PWR_PVD_MODE_EVENT_FALLING ((uint32_t)0x00020002U)#define PWR_PVD_MODE_EVENT_RISING ((uint32_t)0x00020001U)#define PWR_PVD_MODE_IT_RISING_FALLING ((uint32_t)0x00010003U)#define PWR_PVD_MODE_IT_FALLING ((uint32_t)0x00010002U)#define PWR_PVD_MODE_IT_RISING ((uint32_t)0x00010001U)#define PWR_PVD_MODE_NORMAL ((uint32_t)0x00000000U)#define PWR_PVDLEVEL_7 PWR_CR1_PLS_LEV7#define PWR_PVDLEVEL_6 PWR_CR1_PLS_LEV6#define PWR_PVDLEVEL_5 PWR_CR1_PLS_LEV5#define PWR_PVDLEVEL_4 PWR_CR1_PLS_LEV4#define PWR_PVDLEVEL_3 PWR_CR1_PLS_LEV3#define PWR_PVDLEVEL_2 PWR_CR1_PLS_LEV2#define PWR_PVDLEVEL_1 PWR_CR1_PLS_LEV1#define PWR_PVDLEVEL_0 PWR_CR1_PLS_LEV0#define IS_SAI_BLOCK_ACTIVE_FRAME(LENGTH) ((1 <= (LENGTH)) && ((LENGTH) <= 128))#define IS_SAI_BLOCK_FRAME_LENGTH(LENGTH) ((8 <= (LENGTH)) && ((LENGTH) <= 256))#define IS_SAI_BLOCK_MASTER_DIVIDER(DIVIDER) ((DIVIDER) <= 15U)#define IS_SAI_BLOCK_FS_DEFINITION(DEFINITION) (((DEFINITION) == SAI_FS_STARTFRAME) || ((DEFINITION) == SAI_FS_CHANNEL_IDENTIFICATION))#define IS_SAI_BLOCK_FS_POLARITY(POLARITY) (((POLARITY) == SAI_FS_ACTIVE_LOW) || ((POLARITY) == SAI_FS_ACTIVE_HIGH))#define IS_SAI_BLOCK_FS_OFFSET(OFFSET) (((OFFSET) == SAI_FS_FIRSTBIT) || ((OFFSET) == SAI_FS_BEFOREFIRSTBIT))#define IS_SAI_BLOCK_FIRSTBIT_OFFSET(OFFSET) ((OFFSET) <= 24)#define IS_SAI_BLOCK_SLOT_SIZE(SIZE) (((SIZE) == SAI_SLOTSIZE_DATASIZE) || ((SIZE) == SAI_SLOTSIZE_16B) || ((SIZE) == SAI_SLOTSIZE_32B))#define IS_SAI_BLOCK_SLOT_NUMBER(NUMBER) ((1 <= (NUMBER)) && ((NUMBER) <= 16))#define IS_SAI_SLOT_ACTIVE(ACTIVE) ((ACTIVE) <= SAI_SLOTACTIVE_ALL)#define IS_SAI_MONO_STEREO_MODE(MODE) (((MODE) == SAI_MONOMODE) || ((MODE) == SAI_STEREOMODE))#define IS_SAI_BLOCK_TRISTATE_MANAGEMENT(STATE) (((STATE) == SAI_OUTPUT_NOTRELEASED) || ((STATE) == SAI_OUTPUT_RELEASED))#define IS_SAI_BLOCK_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == SAI_FIFOTHRESHOLD_EMPTY) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_1QF) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_HF) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_3QF) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_FULL))#define IS_SAI_BLOCK_COMPANDING_MODE(MODE) (((MODE) == SAI_NOCOMPANDING) || ((MODE) == SAI_ULAW_1CPL_COMPANDING) || ((MODE) == SAI_ALAW_1CPL_COMPANDING) || ((MODE) == SAI_ULAW_2CPL_COMPANDING) || ((MODE) == SAI_ALAW_2CPL_COMPANDING))#define IS_SAI_BLOCK_MUTE_VALUE(VALUE) (((VALUE) == SAI_ZERO_VALUE) || ((VALUE) == SAI_LAST_SENT_VALUE))#define IS_SAI_BLOCK_MUTE_COUNTER(COUNTER) ((COUNTER) <= 63)#define IS_SAI_BLOCK_NODIVIDER(NODIVIDER) (((NODIVIDER) == SAI_MASTERDIVIDER_ENABLE) || ((NODIVIDER) == SAI_MASTERDIVIDER_DISABLE))#define IS_SAI_BLOCK_OUTPUT_DRIVE(DRIVE) (((DRIVE) == SAI_OUTPUTDRIVE_DISABLE) || ((DRIVE) == SAI_OUTPUTDRIVE_ENABLE))#define IS_SAI_BLOCK_SYNCHRO(SYNCHRO) (((SYNCHRO) == SAI_ASYNCHRONOUS) || ((SYNCHRO) == SAI_SYNCHRONOUS) || ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI1) || ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI2))#define IS_SAI_BLOCK_CLOCK_STROBING(CLOCK) (((CLOCK) == SAI_CLOCKSTROBING_FALLINGEDGE) || ((CLOCK) == SAI_CLOCKSTROBING_RISINGEDGE))#define IS_SAI_BLOCK_FIRST_BIT(BIT) (((BIT) == SAI_FIRSTBIT_MSB) || ((BIT) == SAI_FIRSTBIT_LSB))#define IS_SAI_BLOCK_DATASIZE(DATASIZE) (((DATASIZE) == SAI_DATASIZE_8) || ((DATASIZE) == SAI_DATASIZE_10) || ((DATASIZE) == SAI_DATASIZE_16) || ((DATASIZE) == SAI_DATASIZE_20) || ((DATASIZE) == SAI_DATASIZE_24) || ((DATASIZE) == SAI_DATASIZE_32))#define IS_SAI_BLOCK_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_FREE_PROTOCOL) || ((PROTOCOL) == SAI_AC97_PROTOCOL) || ((PROTOCOL) == SAI_SPDIF_PROTOCOL))#define IS_SAI_BLOCK_MODE(MODE) (((MODE) == SAI_MODEMASTER_TX) || ((MODE) == SAI_MODEMASTER_RX) || ((MODE) == SAI_MODESLAVE_TX) || ((MODE) == SAI_MODESLAVE_RX))#define IS_SAI_AUDIO_FREQUENCY(AUDIO) (((AUDIO) == SAI_AUDIO_FREQUENCY_192K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_96K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_48K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_44K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_32K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_22K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_16K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_11K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_8K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_MCKDIV))#define IS_SAI_PROTOCOL_DATASIZE(DATASIZE) (((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BIT) || ((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BITEXTENDED) || ((DATASIZE) == SAI_PROTOCOL_DATASIZE_24BIT) || ((DATASIZE) == SAI_PROTOCOL_DATASIZE_32BIT))#define IS_SAI_SUPPORTED_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_I2S_STANDARD) || ((PROTOCOL) == SAI_I2S_MSBJUSTIFIED) || ((PROTOCOL) == SAI_I2S_LSBJUSTIFIED) || ((PROTOCOL) == SAI_PCM_LONG) || ((PROTOCOL) == SAI_PCM_SHORT))#define IS_SAI_BLOCK_SYNCEXT(STATE) (((STATE) == SAI_SYNCEXT_DISABLE) || ((STATE) == SAI_SYNCEXT_OUTBLOCKA_ENABLE) || ((STATE) == SAI_SYNCEXT_OUTBLOCKB_ENABLE))#define __HAL_SAI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~SAI_xCR1_SAIEN)#define __HAL_SAI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= SAI_xCR1_SAIEN)#define __HAL_SAI_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CLRFR = (__FLAG__))#define __HAL_SAI_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))#define __HAL_SAI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->IMR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)#define __HAL_SAI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IMR &= (~(__INTERRUPT__)))#define __HAL_SAI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IMR |= (__INTERRUPT__))#define __HAL_SAI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SAI_STATE_RESET)#define SAI_FIFOSTATUS_FULL ((uint32_t)0x00050000U)#define SAI_FIFOSTATUS_3QUARTERFULL ((uint32_t)0x00040000U)#define SAI_FIFOSTATUS_HALFFULL ((uint32_t)0x00030000U)#define SAI_FIFOSTATUS_1QUARTERFULL ((uint32_t)0x00020000U)#define SAI_FIFOSTATUS_LESS1QUARTERFULL ((uint32_t)0x00010000U)#define SAI_FIFOSTATUS_EMPTY ((uint32_t)0x00000000U)#define SAI_FLAG_LFSDET ((uint32_t)SAI_xSR_LFSDET)#define SAI_FLAG_AFSDET ((uint32_t)SAI_xSR_AFSDET)#define SAI_FLAG_CNRDY ((uint32_t)SAI_xSR_CNRDY)#define SAI_FLAG_FREQ ((uint32_t)SAI_xSR_FREQ)#define SAI_FLAG_WCKCFG ((uint32_t)SAI_xSR_WCKCFG)#define SAI_FLAG_MUTEDET ((uint32_t)SAI_xSR_MUTEDET)#define SAI_FLAG_OVRUDR ((uint32_t)SAI_xSR_OVRUDR)#define SAI_IT_LFSDET ((uint32_t)SAI_xIMR_LFSDETIE)#define SAI_IT_AFSDET ((uint32_t)SAI_xIMR_AFSDETIE)#define SAI_IT_CNRDY ((uint32_t)SAI_xIMR_CNRDYIE)#define SAI_IT_FREQ ((uint32_t)SAI_xIMR_FREQIE)#define SAI_IT_WCKCFG ((uint32_t)SAI_xIMR_WCKCFGIE)#define SAI_IT_MUTEDET ((uint32_t)SAI_xIMR_MUTEDETIE)#define SAI_IT_OVRUDR ((uint32_t)SAI_xIMR_OVRUDRIE)#define SAI_LAST_SENT_VALUE ((uint32_t)SAI_xCR2_MUTEVAL)#define SAI_ZERO_VALUE ((uint32_t)0x00000000U)#define SAI_ALAW_2CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0 | SAI_xCR2_CPL))#define SAI_ULAW_2CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_CPL))#define SAI_ALAW_1CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0))#define SAI_ULAW_1CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1))#define SAI_NOCOMPANDING ((uint32_t)0x00000000U)#define SAI_FIFOTHRESHOLD_FULL ((uint32_t)(SAI_xCR2_FTH_2))#define SAI_FIFOTHRESHOLD_3QF ((uint32_t)(SAI_xCR2_FTH_1 | SAI_xCR2_FTH_0))#define SAI_FIFOTHRESHOLD_HF ((uint32_t)(SAI_xCR2_FTH_1))#define SAI_FIFOTHRESHOLD_1QF ((uint32_t)(SAI_xCR2_FTH_0))#define SAI_FIFOTHRESHOLD_EMPTY ((uint32_t)0x00000000U)#define SAI_OUTPUT_RELEASED ((uint32_t)SAI_xCR2_TRIS)#define SAI_OUTPUT_NOTRELEASED ((uint32_t)0x00000000U)#define SAI_MONOMODE ((uint32_t)SAI_xCR1_MONO)#define SAI_STEREOMODE ((uint32_t)0x00000000U)#define SAI_SLOTACTIVE_ALL ((uint32_t)0x0000FFFFU)#define SAI_SLOTACTIVE_15 ((uint32_t)0x00008000U)#define SAI_SLOTACTIVE_14 ((uint32_t)0x00004000U)#define SAI_SLOTACTIVE_13 ((uint32_t)0x00002000U)#define SAI_SLOTACTIVE_12 ((uint32_t)0x00001000U)#define SAI_SLOTACTIVE_11 ((uint32_t)0x00000800U)#define SAI_SLOTACTIVE_10 ((uint32_t)0x00000400U)#define SAI_SLOTACTIVE_9 ((uint32_t)0x00000200U)#define SAI_SLOTACTIVE_8 ((uint32_t)0x00000100U)#define SAI_SLOTACTIVE_7 ((uint32_t)0x00000080U)#define SAI_SLOTACTIVE_6 ((uint32_t)0x00000040U)#define SAI_SLOTACTIVE_5 ((uint32_t)0x00000020U)#define SAI_SLOTACTIVE_4 ((uint32_t)0x00000010U)#define SAI_SLOTACTIVE_3 ((uint32_t)0x00000008U)#define SAI_SLOTACTIVE_2 ((uint32_t)0x00000004U)#define SAI_SLOTACTIVE_1 ((uint32_t)0x00000002U)#define SAI_SLOTACTIVE_0 ((uint32_t)0x00000001U)#define SAI_SLOT_NOTACTIVE ((uint32_t)0x00000000U)#define SAI_SLOTSIZE_32B ((uint32_t)SAI_xSLOTR_SLOTSZ_1)#define SAI_SLOTSIZE_16B ((uint32_t)SAI_xSLOTR_SLOTSZ_0)#define SAI_SLOTSIZE_DATASIZE ((uint32_t)0x00000000U)#define SAI_FS_BEFOREFIRSTBIT ((uint32_t)SAI_xFRCR_FSOFF)#define SAI_FS_FIRSTBIT ((uint32_t)0x00000000U)#define SAI_FS_ACTIVE_HIGH ((uint32_t)SAI_xFRCR_FSPOL)#define SAI_FS_ACTIVE_LOW ((uint32_t)0x00000000U)#define SAI_FS_CHANNEL_IDENTIFICATION ((uint32_t)SAI_xFRCR_FSDEF)#define SAI_FS_STARTFRAME ((uint32_t)0x00000000U)#define SAI_MASTERDIVIDER_DISABLE ((uint32_t)SAI_xCR1_NODIV)#define SAI_MASTERDIVIDER_ENABLE ((uint32_t)0x00000000U)#define SAI_OUTPUTDRIVE_ENABLE ((uint32_t)SAI_xCR1_OUTDRIV)#define SAI_OUTPUTDRIVE_DISABLE ((uint32_t)0x00000000U)#define SAI_SYNCHRONOUS_EXT_SAI2 3#define SAI_SYNCHRONOUS_EXT_SAI1 2#define SAI_SYNCHRONOUS 1#define SAI_ASYNCHRONOUS 0#define SAI_CLOCKSTROBING_RISINGEDGE 1#define SAI_CLOCKSTROBING_FALLINGEDGE 0#define SAI_FIRSTBIT_LSB ((uint32_t)SAI_xCR1_LSBFIRST)#define SAI_FIRSTBIT_MSB ((uint32_t)0x00000000U)#define SAI_DATASIZE_32 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_1 | SAI_xCR1_DS_0))#define SAI_DATASIZE_24 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_1))#define SAI_DATASIZE_20 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_0))#define SAI_DATASIZE_16 ((uint32_t)SAI_xCR1_DS_2)#define SAI_DATASIZE_10 ((uint32_t)(SAI_xCR1_DS_1 | SAI_xCR1_DS_0))#define SAI_DATASIZE_8 ((uint32_t)SAI_xCR1_DS_1)#define SAI_AC97_PROTOCOL ((uint32_t)SAI_xCR1_PRTCFG_1)#define SAI_SPDIF_PROTOCOL ((uint32_t)SAI_xCR1_PRTCFG_0)#define SAI_FREE_PROTOCOL ((uint32_t)0x00000000U)#define SAI_MODESLAVE_RX ((uint32_t)(SAI_xCR1_MODE_1 | SAI_xCR1_MODE_0))#define SAI_MODESLAVE_TX ((uint32_t)SAI_xCR1_MODE_1)#define SAI_MODEMASTER_RX ((uint32_t)SAI_xCR1_MODE_0)#define SAI_MODEMASTER_TX ((uint32_t)0x00000000U)#define SAI_AUDIO_FREQUENCY_MCKDIV ((uint32_t)0U)#define SAI_AUDIO_FREQUENCY_8K ((uint32_t)8000U)#define SAI_AUDIO_FREQUENCY_11K ((uint32_t)11025U)#define SAI_AUDIO_FREQUENCY_16K ((uint32_t)16000U)#define SAI_AUDIO_FREQUENCY_22K ((uint32_t)22050U)#define SAI_AUDIO_FREQUENCY_32K ((uint32_t)32000U)#define SAI_AUDIO_FREQUENCY_44K ((uint32_t)44100U)#define SAI_AUDIO_FREQUENCY_48K ((uint32_t)48000U)#define SAI_AUDIO_FREQUENCY_96K ((uint32_t)96000U)#define SAI_AUDIO_FREQUENCY_192K ((uint32_t)192000U)#define SAI_PROTOCOL_DATASIZE_32BIT 3#define SAI_PROTOCOL_DATASIZE_24BIT 2#define SAI_PROTOCOL_DATASIZE_16BITEXTENDED 1#define SAI_PROTOCOL_DATASIZE_16BIT 0#define SAI_PCM_SHORT 4#define SAI_PCM_LONG 3#define SAI_I2S_LSBJUSTIFIED 2#define SAI_I2S_MSBJUSTIFIED 1#define SAI_I2S_STANDARD 0#define SAI_SYNCEXT_OUTBLOCKB_ENABLE 2#define SAI_SYNCEXT_OUTBLOCKA_ENABLE 1#define SAI_SYNCEXT_DISABLE 0#define HAL_SAI_ERROR_DMA ((uint32_t)0x00000080U)#define HAL_SAI_ERROR_TIMEOUT ((uint32_t)0x00000040U)#define HAL_SAI_ERROR_WCKCFG ((uint32_t)0x00000020U)#define HAL_SAI_ERROR_CNREADY ((uint32_t)0x00000010U)#define HAL_SAI_ERROR_LFSDET ((uint32_t)0x00000008U)#define HAL_SAI_ERROR_AFSDET ((uint32_t)0x00000004U)#define HAL_SAI_ERROR_UDR ((uint32_t)0x00000002U)#define HAL_SAI_ERROR_OVR ((uint32_t)0x00000001U)#define HAL_SAI_ERROR_NONE ((uint32_t)0x00000000U)#define USE_HAL_SAI_REGISTER_CALLBACKS 0U#define __SDMMC_SUSPEND_CMD_DISABLE(__INSTANCE__) ((__INSTANCE__)->CMD &= ~SDMMC_CMD_SDIOSUSPEND)#define __SDMMC_SUSPEND_CMD_ENABLE(__INSTANCE__) ((__INSTANCE__)->CMD |= SDMMC_CMD_SDIOSUSPEND)#define __SDMMC_OPERATION_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_SDIOEN)#define __SDMMC_OPERATION_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_SDIOEN)#define __SDMMC_STOP_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTOP)#define __SDMMC_STOP_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTOP)#define __SDMMC_START_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTART)#define __SDMMC_START_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTART)#define __SDMMC_CLEAR_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->ICR = (__INTERRUPT__))#define __SDMMC_GET_IT (__INSTANCE__, __INTERRUPT__) (((__INSTANCE__)->STA &(__INTERRUPT__)) == (__INTERRUPT__))#define __SDMMC_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->ICR = (__FLAG__))#define __SDMMC_GET_FLAG(__INSTANCE__,__FLAG__) (((__INSTANCE__)->STA &(__FLAG__)) != 0U)#define __SDMMC_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK &= ~(__INTERRUPT__))#define __SDMMC_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK |= (__INTERRUPT__))#define __SDMMC_DMA_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_DMAEN)#define __SDMMC_DMA_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_DMAEN)#define __SDMMC_DISABLE(__INSTANCE__) ((__INSTANCE__)->CLKCR &= ~SDMMC_CLKCR_CLKEN)#define __SDMMC_ENABLE(__INSTANCE__) ((__INSTANCE__)->CLKCR |= SDMMC_CLKCR_CLKEN)#define SDMMC_INIT_CLK_DIV ((uint8_t)0x76)#define CMD_CLEAR_MASK ((uint32_t)(SDMMC_CMD_CMDINDEX | SDMMC_CMD_WAITRESP | SDMMC_CMD_WAITINT | SDMMC_CMD_WAITPEND | SDMMC_CMD_CPSMEN | SDMMC_CMD_SDIOSUSPEND))#define DCTRL_CLEAR_MASK ((uint32_t)(SDMMC_DCTRL_DTEN | SDMMC_DCTRL_DTDIR | SDMMC_DCTRL_DTMODE | SDMMC_DCTRL_DBLOCKSIZE))#define CLKCR_CLEAR_MASK ((uint32_t)(SDMMC_CLKCR_CLKDIV | SDMMC_CLKCR_PWRSAV | SDMMC_CLKCR_BYPASS | SDMMC_CLKCR_WIDBUS | SDMMC_CLKCR_NEGEDGE | SDMMC_CLKCR_HWFC_EN))#define SDMMC_STATIC_DATA_FLAGS ((uint32_t)(SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DATAEND | SDMMC_FLAG_DBCKEND))#define SDMMC_STATIC_CMD_FLAGS ((uint32_t)(SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CMDSENT))#define SDMMC_STATIC_FLAGS ((uint32_t)(SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CMDSENT | SDMMC_FLAG_DATAEND | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_SDIOIT))#define SDMMC_FLAG_SDIOIT SDMMC_STA_SDIOIT#define SDMMC_FLAG_RXDAVL SDMMC_STA_RXDAVL#define SDMMC_FLAG_TXDAVL SDMMC_STA_TXDAVL#define SDMMC_FLAG_RXFIFOE SDMMC_STA_RXFIFOE#define SDMMC_FLAG_TXFIFOE SDMMC_STA_TXFIFOE#define SDMMC_FLAG_RXFIFOF SDMMC_STA_RXFIFOF#define SDMMC_FLAG_TXFIFOF SDMMC_STA_TXFIFOF#define SDMMC_FLAG_RXFIFOHF SDMMC_STA_RXFIFOHF#define SDMMC_FLAG_TXFIFOHE SDMMC_STA_TXFIFOHE#define SDMMC_FLAG_RXACT SDMMC_STA_RXACT#define SDMMC_FLAG_TXACT SDMMC_STA_TXACT#define SDMMC_FLAG_CMDACT SDMMC_STA_CMDACT#define SDMMC_FLAG_DBCKEND SDMMC_STA_DBCKEND#define SDMMC_FLAG_DATAEND SDMMC_STA_DATAEND#define SDMMC_FLAG_CMDSENT SDMMC_STA_CMDSENT#define SDMMC_FLAG_CMDREND SDMMC_STA_CMDREND#define SDMMC_FLAG_RXOVERR SDMMC_STA_RXOVERR#define SDMMC_FLAG_TXUNDERR SDMMC_STA_TXUNDERR#define SDMMC_FLAG_DTIMEOUT SDMMC_STA_DTIMEOUT#define SDMMC_FLAG_CTIMEOUT SDMMC_STA_CTIMEOUT#define SDMMC_FLAG_DCRCFAIL SDMMC_STA_DCRCFAIL#define SDMMC_FLAG_CCRCFAIL SDMMC_STA_CCRCFAIL#define SDMMC_IT_SDIOIT SDMMC_MASK_SDIOITIE#define SDMMC_IT_RXDAVL SDMMC_MASK_RXDAVLIE#define SDMMC_IT_TXDAVL SDMMC_MASK_TXDAVLIE#define SDMMC_IT_RXFIFOE SDMMC_MASK_RXFIFOEIE#define SDMMC_IT_TXFIFOE SDMMC_MASK_TXFIFOEIE#define SDMMC_IT_RXFIFOF SDMMC_MASK_RXFIFOFIE#define SDMMC_IT_TXFIFOF SDMMC_MASK_TXFIFOFIE#define SDMMC_IT_RXFIFOHF SDMMC_MASK_RXFIFOHFIE#define SDMMC_IT_TXFIFOHE SDMMC_MASK_TXFIFOHEIE#define SDMMC_IT_RXACT SDMMC_MASK_RXACTIE#define SDMMC_IT_TXACT SDMMC_MASK_TXACTIE#define SDMMC_IT_CMDACT SDMMC_MASK_CMDACTIE#define SDMMC_IT_DBCKEND SDMMC_MASK_DBCKENDIE#define SDMMC_IT_DATAEND SDMMC_MASK_DATAENDIE#define SDMMC_IT_CMDSENT SDMMC_MASK_CMDSENTIE#define SDMMC_IT_CMDREND SDMMC_MASK_CMDRENDIE#define SDMMC_IT_RXOVERR SDMMC_MASK_RXOVERRIE#define SDMMC_IT_TXUNDERR SDMMC_MASK_TXUNDERRIE#define SDMMC_IT_DTIMEOUT SDMMC_MASK_DTIMEOUTIE#define SDMMC_IT_CTIMEOUT SDMMC_MASK_CTIMEOUTIE#define SDMMC_IT_DCRCFAIL SDMMC_MASK_DCRCFAILIE#define SDMMC_IT_CCRCFAIL SDMMC_MASK_CCRCFAILIE#define IS_SDMMC_READWAIT_MODE(MODE) (((MODE) == SDMMC_READ_WAIT_MODE_CLK) || ((MODE) == SDMMC_READ_WAIT_MODE_DATA2))#define SDMMC_READ_WAIT_MODE_CLK (SDMMC_DCTRL_RWMOD)#define SDMMC_READ_WAIT_MODE_DATA2 0x00000000U#define IS_SDMMC_DPSM(DPSM) (((DPSM) == SDMMC_DPSM_DISABLE) || ((DPSM) == SDMMC_DPSM_ENABLE))alignof(long long)alignof(long double)... ++... --case ...:break;(LCD_OrientationTypeDef)...(sFONT *)...(volatile uint16_t *)...(volatile uint8_t *)...(DSI_TypeDef *)...{ ... }asm statement(u8_t)...(Led_TypeDef)...(char *)...(const char *)...(size_t)...(const void *)...(const ETH_HandleTypeDef *)...(PWR_TypeDef *)...(u32_t)...(u16_t)...(const ip4_addr_t *)...(UBaseType_t)...(osSemaphoreId)...(osThreadId)...(osPriority)...(tcpip_init_done_fn)...(socklen_t)...(sa_family_t)...(const sockaddr *)...(sockaddr *)...(RTP_StatusTypeDef)...(RTSP_SessionStatusTypeDef)...(rtp_hdr_t *)...definition of XferHalfCpltCallbackdefinition of XferCpltCallbackdefinition of Parentdefinition of PeriphBurstdefinition of MemBurstdefinition of FIFOModedefinition of MemDataAlignmentdefinition of PeriphDataAlignmentdefinition of MemIncdefinition of PeriphIncdefinition of IsBufferabledefinition of IsCacheabledefinition of IsShareabledefinition of DisableExecdefinition of AccessPermissiondefinition of TypeExtFielddefinition of SubRegionDisabledefinition of BaseAddressdefinition of Numberdefinition of TwoSamplingDelaydefinition of DMAAccessModedefinition of ExternalTrigInjecConvEdgedefinition of ExternalTrigInjecConvdefinition of AutoInjectedConvdefinition of InjectedDiscontinuousConvModedefinition of InjectedNbrOfConversiondefinition of InjectedOffsetdefinition of InjectedSamplingTimedefinition of InjectedRankdefinition of InjectedChanneldefinition of DMA_Handledefinition of NbrOfCurrentConversionRankdefinition of WatchdogNumberdefinition of ITModedefinition of LowThresholddefinition of HighThresholddefinition of WatchdogModedefinition of SamplingTimedefinition of Rankdefinition of DMAContinuousRequestsdefinition of ExternalTrigConvEdgedefinition of ExternalTrigConvdefinition of NbrOfDiscConversiondefinition of DiscontinuousConvModedefinition of NbrOfConversiondefinition of ContinuousConvModedefinition of EOCSelectiondefinition of ScanConvModedefinition of DataAligndefinition of Resolutiondefinition of __DMA2D_HandleTypeDefdefinition of RedBlueSwapdefinition of AlphaInverteddefinition of InputAlphadefinition of AlphaModedefinition of InputOffsetdefinition of OutputOffsetdefinition of CLUTColorModedefinition of XferTransferNumberdefinition of LineSelectStartdefinition of LineSelectModedefinition of ByteSelectStartdefinition of ByteSelectModedefinition of JPEGModedefinition of SyncroCodedefinition of ExtendedDataModedefinition of CaptureRatedefinition of PCKPolaritydefinition of SynchroModedefinition of FrameEndUnmaskdefinition of LineEndUnmaskdefinition of LineStartUnmaskdefinition of FrameStartUnmaskdefinition of FrameEndCodedefinition of LineEndCodedefinition of LineStartCodedefinition of FrameStartCodedefinition of __ETH_BufferTypeDefdefinition of WakeUpForwarddefinition of GlobalUnicastdefinition of MagicPacketdefinition of WakeUpPacketdefinition of ControlPacketsFilterdefinition of BroadcastFilterdefinition of DestAddrInverseFilteringdefinition of SrcAddrInverseFilteringdefinition of SrcAddrFilteringdefinition of PassAllMulticastdefinition of HashMulticastdefinition of HashUnicastdefinition of HachOrPerfectFilterdefinition of ReceiveAllModedefinition of PromiscuousModedefinition of txPtpCallbackdefinition of IsPtpConfigureddefinition of MACLPIEventdefinition of MACWakeUpEventdefinition of MACErrorCodedefinition of DMAErrorCodedefinition of RxDescListdefinition of TxDescListdefinition of RxBuffLendefinition of RxDescdefinition of TxDescdefinition of MediaInterfacedefinition of MACAddrdefinition of DescriptorSkipLengthdefinition of EnhancedDescriptorFormatdefinition of SecondFrameOperatedefinition of ReceiveThresholdControldefinition of ForwardUndersizedGoodFramesdefinition of FlushRxPacketdefinition of ForwardErrorFramesdefinition of RxDMABurstLengthdefinition of TransmitThresholdControldefinition of TxDMABurstLengthdefinition of TransmitStoreForwarddefinition of ReceiveStoreForwarddefinition of DropTCPIPChecksumErrorFramedefinition of BurstModedefinition of AddressAlignedBeatsdefinition of DMAArbitrationdefinition of ForwardRxUndersizedGoodPacketdefinition of ForwardRxErrorPacketdefinition of DropTCPIPChecksumErrorPacketdefinition of ReceiveQueueModedefinition of TransmitQueueModedefinition of ReceiveFlowControldefinition of UnicastPausePacketDetectdefinition of TransmitFlowControldefinition of PauseLowThresholddefinition of ZeroQuantaPausedefinition of PauseTimedefinition of WatchdogTimeoutdefinition of ProgrammableWatchdogdefinition of ExtendedInterPacketGapValdefinition of ExtendedInterPacketGapdefinition of GiantPacketSizeLimitdefinition of CRCCheckingRxPacketsdefinition of SlowProtocolDetectdefinition of PreambleLengthdefinition of DeferralCheckdefinition of BackOffLimitdefinition of RetryTransmissiondefinition of CarrierSenseDuringTransmitdefinition of ReceiveOwndefinition of CarrierSenseBeforeTransmitdefinition of LoopbackModedefinition of DuplexModedefinition of JumboPacketdefinition of Jabberdefinition of Watchdogdefinition of AutomaticPadCRCStripdefinition of CRCStripTypePacketdefinition of Support2KPacketdefinition of GiantPacketSizeLimitControldefinition of InterPacketGapValdefinition of ChecksumOffloaddefinition of SourceAddrControldefinition of pRxEnddefinition of pRxStartdefinition of TimeStampdefinition of pRxLastRxDescdefinition of RxBuildDescCntdefinition of RxBuildDescIdxdefinition of RxDataLengthdefinition of RxDescCntdefinition of RxDescIdxdefinition of TimeStampHighdefinition of TimeStampLowdefinition of InnerVlanCtrldefinition of InnerVlanTagdefinition of VlanCtrldefinition of VlanTagdefinition of TCPHeaderLendefinition of PayloadLendefinition of MaxSegmentSizedefinition of ChecksumCtrldefinition of CRCPadCtrldefinition of SrcAddrCtrldefinition of TxBufferdefinition of Attributesdefinition of releaseIndexdefinition of BuffersInUsedefinition of CurrentPacketAddressdefinition of PacketAddressdefinition of CurTxDescdefinition of bufferdefinition of BackupAddr1definition of BackupAddr0definition of DESC7definition of DESC6definition of DESC5definition of DESC4definition of DESC3definition of DESC2definition of DESC1definition of DESC0definition of BootAddr1definition of BootAddr0definition of USERConfigdefinition of BORLeveldefinition of RDPLeveldefinition of WRPStatedefinition of OptionTypedefinition of NbSectorsdefinition of TypeErasedefinition of VoltageForErasedefinition of NbSectorsToErasedefinition of ProcedureOnGoingdefinition of ModeRegisterDefinitiondefinition of CommandTargetdefinition of CommandModedefinition of RCDDelaydefinition of RPDelaydefinition of WriteRecoveryTimedefinition of RowCycleDelaydefinition of SelfRefreshTimedefinition of ExitSelfRefreshDelaydefinition of LoadToActiveDelaydefinition of ReadPipeDelaydefinition of ReadBurstdefinition of SDClockPerioddefinition of WriteProtectiondefinition of CASLatencydefinition of InternalBankNumberdefinition of MemoryDataWidthdefinition of RowBitsNumberdefinition of ColumnBitsNumberdefinition of SDBankdefinition of HiZSetupTimedefinition of HoldSetupTimedefinition of WaitSetupTimedefinition of SetupTimedefinition of TARSetupTimedefinition of TCLRSetupTimedefinition of ECCPageSizedefinition of EccComputationdefinition of Waitfeaturedefinition of NandBankdefinition of AccessModedefinition of DataLatencydefinition of CLKDivisiondefinition of BusTurnAroundDurationdefinition of DataSetupTimedefinition of AddressHoldTimedefinition of AddressSetupTimedefinition of PageSizedefinition of WriteFifodefinition of ContinuousClockdefinition of WriteBurstdefinition of AsynchronousWaitdefinition of WaitSignaldefinition of WriteOperationdefinition of WaitSignalActivedefinition of WaitSignalPolaritydefinition of BurstAccessModedefinition of MemoryTypedefinition of DataAddressMuxdefinition of NSBankdefinition of Extendeddefinition of CommandSetdefinition of CFI_4definition of CFI_3definition of CFI_2definition of CFI_1definition of Device_Code3definition of Device_Code2definition of Device_Code1definition of Manufacturer_Codedefinition of __I2C_HandleTypeDefdefinition of Memaddressdefinition of Devaddressdefinition of AddrEventCountdefinition of XferISRdefinition of PreviousStatedefinition of NoStretchModedefinition of GeneralCallModedefinition of OwnAddress2Masksdefinition of OwnAddress2definition of DualAddressModedefinition of AddressingModedefinition of OwnAddress1definition of ErrorMskdefinition of BTATimeoutdefinition of LowPowerWriteTimeoutdefinition of HighSpeedWritePrespModedefinition of HighSpeedWriteTimeoutdefinition of LowPowerReadTimeoutdefinition of HighSpeedReadTimeoutdefinition of LowPowerReceptionTimeoutdefinition of HighSpeedTransmissionTimeoutdefinition of TimeoutCkdivdefinition of StopWaitTimedefinition of DataLaneMaxReadTimedefinition of DataLaneLP2HSTimedefinition of DataLaneHS2LPTimedefinition of ClockLaneLP2HSTimedefinition of ClockLaneHS2LPTimedefinition of AcknowledgeRequestdefinition of LPMaxReadPacketdefinition of LPDcsLongWritedefinition of LPDcsShortReadNoPdefinition of LPDcsShortWriteOnePdefinition of LPDcsShortWriteNoPdefinition of LPGenLongWritedefinition of LPGenShortReadTwoPdefinition of LPGenShortReadOnePdefinition of LPGenShortReadNoPdefinition of LPGenShortWriteTwoPdefinition of LPGenShortWriteOnePdefinition of LPGenShortWriteNoPdefinition of TEAcknowledgeRequestdefinition of AutomaticRefreshdefinition of VSyncPoldefinition of TearingEffectPolaritydefinition of TearingEffectSourcedefinition of CommandSizedefinition of FrameBTAAcknowledgeEnabledefinition of LPVerticalSyncActiveEnabledefinition of LPVerticalBackPorchEnabledefinition of LPVerticalFrontPorchEnabledefinition of LPVerticalActiveEnabledefinition of LPHorizontalBackPorchEnabledefinition of LPHorizontalFrontPorchEnabledefinition of LPVACTLargestPacketSizedefinition of LPLargestPacketSizedefinition of LPCommandEnableExprStmt#if defined(USE_IOEXPANDER)#if !defined (USE_STM32F769I_EVAL)#if defined(USE_LCD_HDMI)#if defined ( __GNUC__ ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))#if !defined(UNUSED)#if (USE_RTOS == 1U)#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)#if defined   (__CC_ARM)#if defined   (__GNUC__)#if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))#if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined   (  __GNUC__  )#if (defined(__arm__) || defined(__thumb__)) && !defined(__MAVERICK__)#if __ARM_FP & 0x8#if defined (__aarch64__)#if defined (__AARCH64EL__)#if defined(__m68k__) || defined(__mc68000__)#if defined(__mc68hc11__) || defined(__mc68hc12__) || defined(__mc68hc1x__)#if defined (__H8300__) || defined (__H8300H__) || defined (__H8300S__) || defined (__H8500__) || defined (__H8300SX__)#if defined (__xc16x__) || defined (__xc16xL__) || defined (__xc16xS__)#if defined(__SH2E__) || defined(__SH3E__) || defined(__SH4_SINGLE_ONLY__) || defined(__SH2A_SINGLE_ONLY__)#if defined(__BYTE_ORDER__) && (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)#if defined(_C4x) || defined(_C3x)#if defined(__Z8001__) || defined(__Z8002__)#if __DOUBLE__ == 32#if (defined(_BIG_ENDIAN) && _BIG_ENDIAN) || (defined(_AIX) && _AIX)#if (defined(_LITTLE_ENDIAN) && _LITTLE_ENDIAN) || (defined(__sun__) && __sun__) || (defined(_WIN32) && _WIN32)#if defined(__or1k__) || defined(__OR1K__) || defined(__OR1KND__)#if (defined(__CR16__) || defined(__CR16C__) ||defined(__CR16CP__))#if defined(__H8500__) || defined(__W65__)#if defined(__Z8001__) || defined(__Z8002__) || defined(__H8500__) || defined(__W65__) || defined (__mn10200__) || defined (__AVR__) || defined (__MSP430__)#if defined (__H8300__) || defined (__H8300H__) || defined(__H8300S__) || defined (__H8300SX__)#if defined(__D10V__)#if defined(__m68k__) || defined(__mc68000__) || defined(__riscv)#if defined(__linux__) || defined(__RDOS__)#if defined(__v850) && !defined(__rtems__)#if defined(__PPC__)#if defined(_CALL_SYSV)#if defined (__MICROBLAZE__)#if defined(__mips__) && !defined(__rtems__)#if defined __MSP430__#if defined(__r8c_cpu__) || defined(__m16c_cpu__)#if defined(__or1k__) || defined(__or1knd__)#if defined (__alpha__) || (defined (__sparc__) && defined(__arch64__)) \#if __INT_MAX__ == 32767#if defined(__CYGWIN__)#if defined(__rtems__)#if __INT_MAX__ == 32767 || defined (_WIN32)#if !(defined(_BEGIN_STD_C) && defined(_END_STD_C))#if __GNUC_PREREQ (3, 3)#if defined(__GNUC__) && !defined(__GNUC_STDC_INLINE__)#if __GNUC_PREREQ (3, 1)#if (!defined(_STDDEF_H) && !defined(_STDDEF_H_) && !defined(_ANSI_STDDEF_H) \#if (!defined(__need_wchar_t) && !defined(__need_size_t)	\#if defined(__NetBSD__)#if defined (__FreeBSD__)#if !defined(_SIZE_T_) && !defined(_BSD_SIZE_T_)#if !defined(_PTRDIFF_T_) && !defined(_BSD_PTRDIFF_T_)#if !defined(_WCHAR_T_) && !defined(_BSD_WCHAR_T_)#if defined (__need_ptrdiff_t) || defined (_STDDEF_H_)#if defined (__need_size_t) || defined (_STDDEF_H_)#if defined (__need_wchar_t) || defined (_STDDEF_H_)#if defined (__sequent__) && defined (_PTRDIFF_T_)#if defined (_TYPE_ptrdiff_t) && (defined (__need_ptrdiff_t) || defined (_STDDEF_H_))#if defined (_TYPE_size_t) && (defined (__need_size_t) || defined (_STDDEF_H_))#if defined (_TYPE_wchar_t) && (defined (__need_wchar_t) || defined (_STDDEF_H_))#if defined (_STDDEF_H) || defined (__need_ptrdiff_t)#if defined (_STDDEF_H) || defined (__need_size_t)#if defined (__FreeBSD__) \#if !(defined (__GNUG__) && defined (size_t))#if defined (_STDDEF_H) || defined (__need_wchar_t)#if !defined (_ANSI_SOURCE) && !defined (_POSIX_SOURCE)#if defined (__FreeBSD__) && (__FreeBSD__ < 5)#if defined (__FreeBSD__) && (__FreeBSD__ >= 5)#if __BSD_VISIBLE#if defined (__need_wint_t)#if defined (_STDDEF_H) || defined (__need_NULL)#if (defined (__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) \#if defined(__cplusplus) && __cplusplus >= 201103L#if defined(__XMK__)#if (defined(__i386__) && (defined(GO32) || defined(__MSDOS__))) || \#if defined(__i386__) && (defined(GO32) || defined(__MSDOS__))#if defined(__sparc__) && !defined(__sparc_v9__)#if defined(__CYGWIN__) && !defined(__LP64__)#if defined(__INT_MAX__) && __INT_MAX__ == 2147483647#if defined(_USE_LONG_TIME_T) || __LONG_MAX__ > 0x7fffffffL#if __GNUC_MINOR__ > 95 || __GNUC__ >= 3#if !defined(_RETARGETABLE_LOCKING)#if defined __cplusplus && defined __GNUC__#if __STDC_VERSION__ >= 201112L && !defined __cplusplus#if __LONG_MAX__ == 2147483647L#if !defined( __Long)#if defined(_REENT_SMALL) && !defined(_REENT_GLOBAL_STDIO_STREAMS)#if defined(__DYNAMIC_REENT__) && !defined(__SINGLE_THREAD__)#if defined(__cplusplus)#if defined(__GNUC__) || defined(__INTEL_COMPILER)#if __GNUC__ >= 3 || defined(__INTEL_COMPILER)#if defined(__INTEL_COMPILER) && defined(__cplusplus) && \#if (__GNUC_MINOR__ > 95 || __GNUC__ >= 3)#if defined(__GNUC__)#if defined(__STDC__) || defined(__cplusplus)#if !(defined(__CC_SUPPORTS___INLINE))#if !defined(__CC_SUPPORTS___INLINE)#if !__GNUC_PREREQ__(2, 5) && !defined(__INTEL_COMPILER)#if __GNUC__ == 2 && __GNUC_MINOR__ >= 5 && __GNUC_MINOR__ < 7 && !defined(__INTEL_COMPILER)#if __GNUC_PREREQ__(2, 7) || defined(__INTEL_COMPILER)#if __GNUC_PREREQ__(4, 3) || __has_attribute(__alloc_size__)#if __GNUC_PREREQ__(4, 9) || __has_attribute(__alloc_align__)#if !__GNUC_PREREQ__(2, 95)#if !defined(__STDC_VERSION__) || __STDC_VERSION__ < 201112L#if !__has_extension(c_alignas)#if (defined(__cplusplus) && __cplusplus >= 201103L) || \#if !defined(__cplusplus) && !__has_extension(c_atomic) && \#if !__has_extension(c_static_assert)#if !__has_extension(c_thread_local)#if (defined(__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) || \#if !defined(__cplusplus) && \#if __GNUC_PREREQ__(2, 96)#if __GNUC_PREREQ__(3, 1) || (defined(__INTEL_COMPILER) && __INTEL_COMPILER >= 800)#if __GNUC_PREREQ__(3, 1)#if __GNUC_PREREQ__(3, 3)#if __GNUC_PREREQ__(3, 4)#if __GNUC_PREREQ__(4, 1)#if __GNUC_PREREQ__(4, 6) || __has_builtin(__builtin_unreachable)#if !__GNUC_PREREQ__(2, 7) && !defined(__INTEL_COMPILER)#if !(__GNUC__ == 2 && __GNUC_MINOR__ == 95)#if !defined(__STDC_VERSION__) || __STDC_VERSION__ < 199901#if __GNUC_PREREQ__(4, 0)#if defined(__FreeBSD_cc_version) && __FreeBSD_cc_version >= 300001 && \#if !(defined(__clang__) && __has_feature(nullability))#if __has_attribute(__argument_with_type_tag__) && \#if __has_extension(c_thread_safety_attributes)#if __has_attribute(no_sanitize) && defined(__clang__)#if __POSIX_VISIBLE >= 200809#if __BSD_VISIBLE || __POSIX_VISIBLE <= 200112#if __MISC_VISIBLE || __POSIX_VISIBLE < 200809 || __XSI_VISIBLE >= 700#if __SSP_FORTIFY_LEVEL > 0#if __MISC_VISIBLE || __POSIX_VISIBLE#if __GNU_VISIBLE#if __MISC_VISIBLE || __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 4#if __MISC_VISIBLE#if __GNU_VISIBLE && defined(__GNUC__)#if __GNU_VISIBLE && !defined(basename)#if !defined(DATA_IN_ExtSDRAM)#if defined __GNUC__ && defined __GNUC_MINOR__#if defined(_BSD_SOURCE) || defined(_SVID_SOURCE) || \#if defined(_DEFAULT_SOURCE)#if !defined(_POSIX_SOURCE) && !defined(_POSIX_C_SOURCE) && \#if !defined(_XOPEN_SOURCE) || (_XOPEN_SOURCE - 0) >= 700#if defined(_POSIX_C_SOURCE) && _POSIX_C_SOURCE >= 200809#if defined(_ISOC11_SOURCE) || \#if defined(_LARGEFILE_SOURCE) || (_XOPEN_SOURCE - 0) >= 500#if (_POSIX_C_SOURCE - 0) >= 200809L#if (_XOPEN_SOURCE - 0) >= 700#if _FORTIFY_SOURCE > 0 && !defined(__cplusplus) && !defined(__lint__) && \#if _FORTIFY_SOURCE > 1#if __XSI_VISIBLE >= 4#if __POSIX_VISIBLE >= 2#if __XSI_VISIBLE#if ( defined(__LONG_LONG_MAX__) && (__LONG_LONG_MAX__ > 0x7fffffff) ) \#if __EXP(LONG_MAX) > 0x7fffffff#if defined(__INTMAX_TYPE__)#if defined(__UINTMAX_TYPE__)#if __GNUC_PREREQ (3, 2)#if (__INTPTR_TYPE__ == 8 || __INTPTR_TYPE__ == 10)#if (__INT32_TYPE__ == 4 || __INT32_TYPE__ == 6)#if (__INT8_TYPE__ == 0)#if (__INT16_TYPE__ == 1 || __INT16_TYPE__ == 3)#if (__INT32_TYPE__ == 2)#if (__INT64_TYPE__ == 2)#if (__INT_FAST8_TYPE__ == 0)#if (__INT_FAST16_TYPE__ == 1 || __INT_FAST16_TYPE__ == 3)#if (__INT_FAST32_TYPE__ == 2)#if (__INT_FAST64_TYPE__ == 2)#if (__INT_LEAST8_TYPE__ == 0)#if (__INT_LEAST16_TYPE__ == 1 || __INT_LEAST16_TYPE__ == 3)#if (__INT_LEAST32_TYPE__ == 2)#if (__INT_LEAST64_TYPE__ == 2)#if !__int_fast8_t_defined#if __int_least8_t_defined#if !__int_fast16_t_defined#if __int_least16_t_defined#if !__int_fast32_t_defined#if __int_least32_t_defined#if !__int_fast64_t_defined#if __int_least64_t_defined#if defined (_INT32_EQ_LONG)#if __have_long64#if __STDINT_EXP(INT_MAX) >= 0x7f#if __STDINT_EXP(INT_MAX) >= 0x7fff#if __STDINT_EXP(INT_MAX) >= 0x7fffffff#if __STDINT_EXP(INT_MAX) > 0x7fffffff#if __STDINT_EXP(INT_MAX) > 0x7f#if __STDINT_EXP(INT_MAX) > 0x7fff#if __int64_t_defined#if __STDC_HOSTED__#if defined __cplusplus && __cplusplus >= 201103L#if defined ( __ICCARM__ )#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \#if __has_builtin(__builtin_arm_get_fpscr)#if __has_builtin(__builtin_arm_set_fpscr)#if defined (__thumb__) && !defined (__thumb2__)#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))#if 0#if defined ( __CC_ARM )#if defined __TARGET_FPU_VFP#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)#if defined __ARM_PCS_VFP#if defined (__VFP_FP__) && !defined(__SOFTFP__)#if defined __ARMVFP__#if defined __TI_VFP_SUPPORT__#if defined __FPU_VFP__#if ( __CSMC__ & 0x400U)#if defined __CHECK_DEVICE_DEFINES#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)#if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if !defined  (STM32F7)#if !defined (STM32F756xx) && !defined (STM32F746xx) && !defined (STM32F745xx) && !defined (STM32F765xx) && \#if !defined  (USE_HAL_DRIVER)#if defined(STM32F722xx)#if defined(STM32H7) || defined(STM32MP1)#if defined(STM32H7)#if defined(STM32U5)#if defined(STM32H5)#if defined(STM32L0)#if defined(STM32F373xC) || defined(STM32F378xx)#if defined(STM32L0) || defined(STM32L4)#if defined(COMP_CSR_LOCK)#if defined(STM32L4)#if defined(STM32H5) || defined(STM32C0)#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5)#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || \#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || \#if defined(STM32G0)#if defined(STM32G0) || defined(STM32C0)#if defined(STM32U0)#if defined(STM32G4)#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)#if defined(STM32F4)#if defined(STM32F7)#if defined (STM32H743xx) || defined (STM32H753xx)  || defined (STM32H750xx) || defined (STM32H742xx) || \#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || \#if defined(STM32L1)#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)#if defined(STM32U5) || defined(STM32H5)#if defined(STM32H5) || defined(STM32U5)#if defined(STM32F3)#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || \#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) || defined(STM32U5)#if defined(STM32L4) || defined(STM32L5)#if defined(STM32H5) || defined(STM32H7RS)#if defined(STM32WBA)#if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS)#if defined(STM32F7) || defined(STM32H7) || defined(STM32L0)#if defined(STM32F1)#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \#if !defined(STM32F2)#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7)#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || \#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || \#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || \#if defined (STM32U5)#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || \#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || \#if defined(STM32F302xE) || defined(STM32F302xC)#if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)#if defined(STM32F373xC) ||defined(STM32F378xx)#if defined (STM32F4)#if defined(STM32WB)#if defined(STM32F7) || defined(STM32L4)#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || \#if !defined(STM32U0)#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || \#if defined (STM32F1)#if defined (STM32F0) || defined (STM32F2) || defined (STM32F3) || defined (STM32F4) || defined (STM32F7) || \#if defined (STM32H5)#if !defined(STM32F1) && !defined(STM32F2) && !defined(STM32F4) && !defined(STM32L1)#if defined(STM32F4) || defined(STM32F2)#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7)#if defined(STM32H7) || defined(STM32L5)#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7)#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3)#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7)#if defined (STM32F7)#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)#if defined (STM32F769xx) || defined (STM32F779xx)#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)declaration of RTSP_GetStatedeclaration of RTSP_Stopdeclaration of RTSP_Initdeclaration of LCD_Configdeclaration of Encode_jpg_Semdeclaration of CPU_CACHE_Enabledeclaration of MPU_Configdeclaration of Netif_Configdeclaration of StartThreaddeclaration of SystemClock_Configdeclaration of rtp_send_packetsdeclaration of JPEG_ImgSizedeclaration of RTP_SendSemaphoredeclaration of RTSP_SetSequencedeclaration of RTSP_NotValidMethoddeclaration of RTSP_ResponseDescribedeclaration of RTSP_ResponseTeardowndeclaration of RTSP_ResponsePlaydeclaration of RTSP_ResponseSetupdeclaration of RTSP_ResponseOptionsdeclaration of RTSP_SessionCheckdeclaration of RTSP_TransportCheckdeclaration of RTSP_ResponseURLdeclaration of RTSP_RequireHeaderdeclaration of rtsp_threaddeclaration of Thr_Send_Semdeclaration of RTP_structdeclaration of s5k5cag_ConvertValuedeclaration of GetSizedeclaration of TIM6_DAC_IRQHandlerdeclaration of ETH_IRQHandlerdeclaration of SysTick_Handlerdeclaration of PendSV_Handlerdeclaration of DebugMon_Handlerdeclaration of SVC_Handlerdeclaration of UsageFault_Handlerdeclaration of BusFault_Handlerdeclaration of MemManage_Handlerdeclaration of HardFault_Handlerdeclaration of NMI_Handlerdeclaration of hdsi_evaldeclaration of hDcmiEvaldeclaration of EthHandledeclaration of __gnuc_va_listdeclaration of __sigset_tdeclaration of fd_setdeclaration of fd_maskdeclaration of __fd_maskdeclaration of sigset_tdeclaration of pselectdeclaration of selectdeclaration of pthread_once_tdeclaration of pthread_key_tdeclaration of pthread_condattr_tdeclaration of pthread_cond_tdeclaration of pthread_mutexattr_tdeclaration of pthread_mutex_tdeclaration of pthread_attr_tdeclaration of pthread_tdeclaration of fpos_tdeclaration of FILEdeclaration of va_listdeclaration of _funopen_rdeclaration of funopendeclaration of __swbuf_rdeclaration of __srget_rdeclaration of fwrite_unlockeddeclaration of fread_unlockeddeclaration of fputc_unlockeddeclaration of fgetc_unlockeddeclaration of fflush_unlockeddeclaration of fileno_unlockeddeclaration of ferror_unlockeddeclaration of feof_unlockeddeclaration of clearerr_unlockeddeclaration of __getlinedeclaration of __getdelimdeclaration of fpurgedeclaration of _vsscanf_rdeclaration of _vsprintf_rdeclaration of _vsnprintf_rdeclaration of _vsniprintf_rdeclaration of _vsiscanf_rdeclaration of _vsiprintf_rdeclaration of _vscanf_rdeclaration of _vprintf_rdeclaration of _viscanf_rdeclaration of _viprintf_rdeclaration of _vfscanf_rdeclaration of _vfprintf_rdeclaration of _vfiscanf_rdeclaration of _vfiprintf_rdeclaration of _vdprintf_rdeclaration of _vdiprintf_rdeclaration of _vasprintf_rdeclaration of _vasnprintf_rdeclaration of _vasniprintf_rdeclaration of _vasiprintf_rdeclaration of _ungetc_rdeclaration of _tmpnam_rdeclaration of _tmpfile_rdeclaration of _tempnam_rdeclaration of _sscanf_rdeclaration of _sprintf_rdeclaration of _snprintf_rdeclaration of _sniprintf_rdeclaration of _siscanf_rdeclaration of _siprintf_rdeclaration of _scanf_rdeclaration of _remove_rdeclaration of _puts_rdeclaration of _putchar_rdeclaration of _putchar_unlocked_rdeclaration of _putc_unlocked_rdeclaration of _putc_rdeclaration of _printf_rdeclaration of _perror_rdeclaration of _open_memstream_rdeclaration of _iscanf_rdeclaration of _iprintf_rdeclaration of _gets_rdeclaration of _getchar_unlocked_rdeclaration of _getchar_rdeclaration of _getc_unlocked_rdeclaration of _getc_rdeclaration of _fwrite_unlocked_rdeclaration of _fwrite_rdeclaration of _rewind_rdeclaration of _ftello_rdeclaration of _ftell_rdeclaration of _fseeko_rdeclaration of _fseek_rdeclaration of _fscanf_rdeclaration of _fread_unlocked_rdeclaration of _fread_rdeclaration of _fputs_unlocked_rdeclaration of _fputs_rdeclaration of _fputc_unlocked_rdeclaration of _fputc_rdeclaration of _fpurge_rdeclaration of _fprintf_rdeclaration of _freopen_rdeclaration of _fopen_rdeclaration of _fmemopen_rdeclaration of _fiscanf_rdeclaration of _fiprintf_rdeclaration of _fsetpos_rdeclaration of _fgetpos_rdeclaration of _fgets_unlocked_rdeclaration of _fgets_rdeclaration of _fgetc_unlocked_rdeclaration of _fgetc_rdeclaration of _fflush_rdeclaration of _fdopen_rdeclaration of _fcloseall_rdeclaration of _fclose_rdeclaration of _dprintf_rdeclaration of _diprintf_rdeclaration of _asprintf_rdeclaration of _asnprintf_rdeclaration of _asniprintf_rdeclaration of _asiprintf_rdeclaration of renameatdeclaration of vdprintfdeclaration of open_memstreamdeclaration of fmemopendeclaration of dprintfdeclaration of putchar_unlockeddeclaration of putc_unlockeddeclaration of funlockfiledeclaration of ftrylockfiledeclaration of flockfiledeclaration of getchar_unlockeddeclaration of getc_unlockeddeclaration of putwdeclaration of getwdeclaration of setlinebufdeclaration of setbufferdeclaration of popendeclaration of pclosedeclaration of filenodeclaration of fdopendeclaration of vsniprintfdeclaration of vsiscanfdeclaration of vsiprintfdeclaration of viscanfdeclaration of viprintfdeclaration of vfiscanfdeclaration of vfiprintfdeclaration of vdiprintfdeclaration of vasnprintfdeclaration of vasniprintfdeclaration of vasiprintfdeclaration of sniprintfdeclaration of siscanfdeclaration of siprintfdeclaration of iscanfdeclaration of iprintfdeclaration of fiscanfdeclaration of fiprintfdeclaration of diprintfdeclaration of asnprintfdeclaration of asniprintfdeclaration of asiprintfdeclaration of vsscanfdeclaration of vscanfdeclaration of vfscanfdeclaration of vsnprintfdeclaration of snprintfdeclaration of ftellodeclaration of fseekodeclaration of renamedeclaration of removedeclaration of sprintfdeclaration of fopendeclaration of perrordeclaration of ferrordeclaration of feofdeclaration of clearerrdeclaration of rewinddeclaration of ftelldeclaration of fsetposdeclaration of fseekdeclaration of fgetposdeclaration of fwritedeclaration of freaddeclaration of ungetcdeclaration of putsdeclaration of putchardeclaration of putcdeclaration of getsdeclaration of getchardeclaration of getcdeclaration of fputsdeclaration of fputcdeclaration of fgetsdeclaration of fgetcdeclaration of vsprintfdeclaration of vprintfdeclaration of vfprintfdeclaration of sscanfdeclaration of scanfdeclaration of printfdeclaration of fscanfdeclaration of fprintfdeclaration of setvbufdeclaration of setbufdeclaration of freopendeclaration of fflushdeclaration of fclosedeclaration of tempnamdeclaration of tmpnamdeclaration of tmpfiledeclaration of ctermiddeclaration of LCD_LOG_linedeclaration of LCD_LOG_ScrollForwarddeclaration of LCD_LOG_ScrollBackdeclaration of LCD_LOG_UpdateDisplaydeclaration of LCD_LOG_ClearTextZonedeclaration of LCD_LOG_SetFooterdeclaration of LCD_LOG_SetHeaderdeclaration of LCD_LOG_DeInitdeclaration of LCD_LOG_Initdeclaration of LCD_LineColor(UART_ClockSourceTypeDef)...#include_next <stdint.h>#include_next <limits.h>while (...) ...... ? ... : ...access to array#if __ATFILE_VISIBLE#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE#if __MISC_VISIBLE || __XSI_VISIBLE#if !defined(__clock_t_defined) && !defined(_CLOCK_T_DECLARED)#if !LWIP_NO_STDDEF_H#if !LWIP_NO_STDINT_H#if !defined(LWIP_HAVE_INT64) && defined(UINT64_MAX)#if LWIP_HAVE_INT64#if !LWIP_NO_INTTYPES_H#if !LWIP_NO_LIMITS_H#if !LWIP_NO_UNISTD_H#if LWIP_NO_CTYPE_H#if defined(__GNUC__) || defined(__clang__)#if defined __DOXYGEN__#if defined(REENTRANT_SYSCALLS_PROVIDED) && defined(MISSING_SYSCALL_NAMES)#if defined (__CYGWIN__) && !defined (_COMPILING_NEWLIB)#if !defined(__INSIDE_CYGWIN__)#if __BSD_VISIBLE || (__XSI_VISIBLE >= 4 && __POSIX_VISIBLE < 200112)#if __POSIX_VISIBLE >= 199209#if __XSI_VISIBLE && __XSI_VISIBLE < 700#if __XSI_VISIBLE && __XSI_VISIBLE < 600#if __BSD_VISIBLE || (__XSI_VISIBLE && __XSI_VISIBLE < 500)#if __BSD_VISIBLE || __XSI_VISIBLE >= 4 || __POSIX_VISIBLE >= 200809#if __POSIX_VISIBLE >= 199309#if __BSD_VISIBLE || __XSI_VISIBLE >= 4#if defined(_POSIX_THREAD_SAFE_FUNCTIONS)#if __BSD_VISIBLE || (__XSI_VISIBLE && __POSIX_VISIBLE < 200112)#if __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 4#if __BSD_VISIBLE || (__XSI_VISIBLE >= 4 && __POSIX_VISIBLE < 200809)#if __MISC_VISIBLE || __XSI_VISIBLE >= 4#if __POSIX_VISIBLE >= 199506#if __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112#if __SVID_VISIBLE || __XSI_VISIBLE >= 500#if (__BSD_VISIBLE || __XSI_VISIBLE >= 4) && !defined(__INSIDE_CYGWIN__)#if __XSI_VISIBLE >= 500 && __POSIX_VISIBLE < 200809 || __BSD_VISIBLE#if __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __POSIX_VISIBLE < 200112#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 500#if !(defined  (_WINSOCK_H) || defined (_WINSOCKAPI_) || defined (__USE_W32_SOCKETS))#if __BSD_VISIBLE || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 4#if defined (__CYGWIN__) || defined(__rtems__)#if __ISO_C_VISIBLE >= 1999#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200809#if __MISC_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 4#if __SVID_VISIBLE || __XSI_VISIBLE >= 4#if __SVID_VISIBLE || __XSI_VISIBLE#if __XSI_VISIBLE >= 4 && __POSIX_VISIBLE < 200112#if __POSIX_VISIBLE#if __SVID_VISIBLE || __XSI_VISIBLE >= 4 || __BSD_VISIBLE#if __POSIX_VISIBLE >= 200112#if __ISO_C_VISIBLE >= 2011#if ___int8_t_defined#if ___int16_t_defined#if ___int32_t_defined#if ___int64_t_defined#if !defined(__time_t_defined) && !defined(_TIME_T_DECLARED)#if !defined(__clockid_t_defined) && !defined(_CLOCKID_T_DECLARED)#if !defined(__timer_t_defined) && !defined(_TIMER_T_DECLARED)#if defined(__rtems__) || defined(__VISIUM__) || defined(__riscv)#if defined(_POSIX_TIMERS)#if defined(_POSIX_CLOCK_SELECTION)#if defined(_POSIX_CPUTIME)#if defined(_POSIX_THREAD_CPUTIME)#if defined(_POSIX_MONOTONIC_CLOCK)#if defined(_POSIX_CPUTIME) || defined(_POSIX_THREAD_CPUTIME)#if defined (__GNUC__) & !defined (__CC_ARM)#if defined (__ICCARM__)#if defined(_WANT_IO_C99_FORMATS)#if __int_fast64_t_defined#if defined (_INTPTR_EQ_LONGLONG)#if !defined __GNUC__ || __GNUC__ < 2#if defined (__alpha__) || (defined (__sparc__) && defined(__arch64__)) || defined (__sparcv9)#if defined __GNUC__ && !defined _GCC_LIMITS_H_#if __SCHAR_MAX__ == __INT_MAX__#if __SHRT_MAX__ == __INT_MAX__#if defined (__STDC_VERSION__) && __STDC_VERSION__ >= 199901L#if defined (__GNU_LIBRARY__) ? defined (__USE_GNU) : !defined (__STRICT_ANSI__)#if (defined __STDC_WANT_IEC_60559_BFP_EXT__ \#if __POSIX_VISIBLE >= 200809 || __MISC_VISIBLE || defined (_COMPILING_NEWLIB)#if defined(__GNUC__) && __ISO_C_VISIBLE >= 1999#if !defined (_MB_EXTENDED_CHARSETS_ISO) && !defined (_MB_EXTENDED_CHARSETS_WINDOWS)#if !defined LWIP_HDR_OPT_H#if !defined NO_SYS || defined __DOXYGEN__#if !defined LWIP_TIMERS || defined __DOXYGEN__#if !defined LWIP_TIMERS_CUSTOM || defined __DOXYGEN__#if !defined MEMCPY || defined __DOXYGEN__#if !defined SMEMCPY || defined __DOXYGEN__#if !defined MEMMOVE || defined __DOXYGEN__#if !defined LWIP_MPU_COMPATIBLE || defined __DOXYGEN__#if !defined LWIP_TCPIP_CORE_LOCKING || defined __DOXYGEN__#if !defined LWIP_TCPIP_CORE_LOCKING_INPUT || defined __DOXYGEN__#if !defined SYS_LIGHTWEIGHT_PROT || defined __DOXYGEN__#if !defined LWIP_ASSERT_CORE_LOCKED || defined __DOXYGEN__#if !defined LWIP_MARK_TCPIP_THREAD || defined __DOXYGEN__#if !defined MEM_LIBC_MALLOC || defined __DOXYGEN__#if !defined MEMP_MEM_MALLOC || defined __DOXYGEN__#if !defined MEMP_MEM_INIT || defined __DOXYGEN__#if !defined MEM_ALIGNMENT || defined __DOXYGEN__#if !defined MEM_SIZE || defined __DOXYGEN__#if !defined MEMP_OVERFLOW_CHECK || defined __DOXYGEN__#if !defined MEMP_SANITY_CHECK || defined __DOXYGEN__#if !defined MEM_OVERFLOW_CHECK || defined __DOXYGEN__#if !defined MEM_SANITY_CHECK || defined __DOXYGEN__#if !defined MEM_USE_POOLS || defined __DOXYGEN__#if !defined MEM_USE_POOLS_TRY_BIGGER_POOL || defined __DOXYGEN__#if !defined MEMP_USE_CUSTOM_POOLS || defined __DOXYGEN__#if !defined LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT || defined __DOXYGEN__#if !defined MEMP_NUM_PBUF || defined __DOXYGEN__#if !defined MEMP_NUM_RAW_PCB || defined __DOXYGEN__#if !defined MEMP_NUM_UDP_PCB || defined __DOXYGEN__#if !defined MEMP_NUM_TCP_PCB || defined __DOXYGEN__#if !defined MEMP_NUM_TCP_PCB_LISTEN || defined __DOXYGEN__#if !defined MEMP_NUM_TCP_SEG || defined __DOXYGEN__#if !defined MEMP_NUM_ALTCP_PCB || defined __DOXYGEN__#if !defined MEMP_NUM_REASSDATA || defined __DOXYGEN__#if !defined MEMP_NUM_FRAG_PBUF || defined __DOXYGEN__#if !defined MEMP_NUM_ARP_QUEUE || defined __DOXYGEN__#if !defined MEMP_NUM_IGMP_GROUP || defined __DOXYGEN__#if !defined MEMP_NUM_SYS_TIMEOUT || defined __DOXYGEN__#if !defined MEMP_NUM_NETBUF || defined __DOXYGEN__#if !defined MEMP_NUM_NETCONN || defined __DOXYGEN__#if !defined MEMP_NUM_SELECT_CB || defined __DOXYGEN__#if !defined MEMP_NUM_TCPIP_MSG_API || defined __DOXYGEN__#if !defined MEMP_NUM_TCPIP_MSG_INPKT || defined __DOXYGEN__#if !defined MEMP_NUM_NETDB || defined __DOXYGEN__#if !defined MEMP_NUM_LOCALHOSTLIST || defined __DOXYGEN__#if !defined PBUF_POOL_SIZE || defined __DOXYGEN__#if !defined MEMP_NUM_API_MSG || defined __DOXYGEN__#if !defined MEMP_NUM_DNS_API_MSG || defined __DOXYGEN__#if !defined MEMP_NUM_SOCKET_SETGETSOCKOPT_DATA || defined __DOXYGEN__#if !defined MEMP_NUM_NETIFAPI_MSG || defined __DOXYGEN__#if !defined LWIP_ARP || defined __DOXYGEN__#if !defined ARP_TABLE_SIZE || defined __DOXYGEN__#if !defined ARP_MAXAGE || defined __DOXYGEN__#if !defined ARP_QUEUEING || defined __DOXYGEN__#if !defined ARP_QUEUE_LEN || defined __DOXYGEN__#if !defined ETHARP_SUPPORT_VLAN || defined __DOXYGEN__#if !defined LWIP_ETHERNET || defined __DOXYGEN__#if !defined ETH_PAD_SIZE || defined __DOXYGEN__#if !defined ETHARP_SUPPORT_STATIC_ENTRIES || defined __DOXYGEN__#if !defined ETHARP_TABLE_MATCH_NETIF || defined __DOXYGEN__#if !defined LWIP_IPV4 || defined __DOXYGEN__#if !defined IP_FORWARD || defined __DOXYGEN__#if !defined IP_REASSEMBLY || defined __DOXYGEN__#if !defined IP_FRAG || defined __DOXYGEN__#if !LWIP_IPV4#if !defined IP_OPTIONS_ALLOWED || defined __DOXYGEN__#if !defined IP_REASS_MAXAGE || defined __DOXYGEN__#if !defined IP_REASS_MAX_PBUFS || defined __DOXYGEN__#if !defined IP_DEFAULT_TTL || defined __DOXYGEN__#if !defined IP_SOF_BROADCAST || defined __DOXYGEN__#if !defined IP_SOF_BROADCAST_RECV || defined __DOXYGEN__#if !defined IP_FORWARD_ALLOW_TX_ON_RX_NETIF || defined __DOXYGEN__#if !defined LWIP_ICMP || defined __DOXYGEN__#if !defined ICMP_TTL || defined __DOXYGEN__#if !defined LWIP_BROADCAST_PING || defined __DOXYGEN__#if !defined LWIP_MULTICAST_PING || defined __DOXYGEN__#if !defined LWIP_RAW || defined __DOXYGEN__#if !defined RAW_TTL || defined __DOXYGEN__#if !defined LWIP_DHCP || defined __DOXYGEN__#if !defined DHCP_DOES_ARP_CHECK || defined __DOXYGEN__#if !defined LWIP_DHCP_BOOTP_FILE || defined __DOXYGEN__#if !defined LWIP_DHCP_GET_NTP_SRV || defined __DOXYGEN__#if !defined LWIP_DHCP_MAX_NTP_SERVERS || defined __DOXYGEN__#if !defined LWIP_DHCP_MAX_DNS_SERVERS || defined __DOXYGEN__#if !defined LWIP_AUTOIP || defined __DOXYGEN__#if !defined LWIP_DHCP_AUTOIP_COOP || defined __DOXYGEN__#if !defined LWIP_DHCP_AUTOIP_COOP_TRIES || defined __DOXYGEN__#if !defined LWIP_MIB2_CALLBACKS || defined __DOXYGEN__#if !defined LWIP_MULTICAST_TX_OPTIONS || defined __DOXYGEN__#if !defined LWIP_IGMP || defined __DOXYGEN__#if !defined LWIP_DNS || defined __DOXYGEN__#if !defined DNS_TABLE_SIZE || defined __DOXYGEN__#if !defined DNS_MAX_NAME_LENGTH || defined __DOXYGEN__#if !defined DNS_MAX_SERVERS || defined __DOXYGEN__#if !defined DNS_MAX_RETRIES || defined __DOXYGEN__#if !defined DNS_DOES_NAME_CHECK || defined __DOXYGEN__#if !defined LWIP_DNS_SECURE || defined __DOXYGEN__#if !defined DNS_LOCAL_HOSTLIST || defined __DOXYGEN__#if !defined DNS_LOCAL_HOSTLIST_IS_DYNAMIC || defined __DOXYGEN__#if !defined LWIP_DNS_SUPPORT_MDNS_QUERIES || defined __DOXYGEN__#if !defined LWIP_UDP || defined __DOXYGEN__#if !defined LWIP_UDPLITE || defined __DOXYGEN__#if !defined UDP_TTL || defined __DOXYGEN__#if !defined LWIP_NETBUF_RECVINFO || defined __DOXYGEN__#if !defined LWIP_TCP || defined __DOXYGEN__#if !defined TCP_TTL || defined __DOXYGEN__#if !defined TCP_WND || defined __DOXYGEN__#if !defined TCP_MAXRTX || defined __DOXYGEN__#if !defined TCP_SYNMAXRTX || defined __DOXYGEN__#if !defined TCP_QUEUE_OOSEQ || defined __DOXYGEN__#if !defined LWIP_TCP_SACK_OUT || defined __DOXYGEN__#if !defined LWIP_TCP_MAX_SACK_NUM || defined __DOXYGEN__#if !defined TCP_MSS || defined __DOXYGEN__#if !defined TCP_CALCULATE_EFF_SEND_MSS || defined __DOXYGEN__#if !defined TCP_SND_BUF || defined __DOXYGEN__#if !defined TCP_SND_QUEUELEN || defined __DOXYGEN__#if !defined TCP_SNDLOWAT || defined __DOXYGEN__#if !defined TCP_SNDQUEUELOWAT || defined __DOXYGEN__#if !defined TCP_OOSEQ_MAX_BYTES || defined __DOXYGEN__#if !defined TCP_OOSEQ_BYTES_LIMIT#if TCP_OOSEQ_MAX_BYTES#if !defined TCP_OOSEQ_MAX_PBUFS || defined __DOXYGEN__#if !defined TCP_OOSEQ_PBUFS_LIMIT#if TCP_OOSEQ_MAX_PBUFS#if !defined TCP_LISTEN_BACKLOG || defined __DOXYGEN__#if !defined TCP_DEFAULT_LISTEN_BACKLOG || defined __DOXYGEN__#if !defined TCP_OVERSIZE || defined __DOXYGEN__#if !defined LWIP_TCP_TIMESTAMPS || defined __DOXYGEN__#if !defined TCP_WND_UPDATE_THRESHOLD || defined __DOXYGEN__#if !defined(LWIP_EVENT_API) && !defined(LWIP_CALLBACK_API) || defined __DOXYGEN__#if !defined LWIP_WND_SCALE || defined __DOXYGEN__#if !defined LWIP_TCP_PCB_NUM_EXT_ARGS || defined __DOXYGEN__#if !defined LWIP_ALTCP || defined __DOXYGEN__#if !defined LWIP_ALTCP_TLS || defined __DOXYGEN__#if !defined PBUF_LINK_HLEN || defined __DOXYGEN__#if defined LWIP_HOOK_VLAN_SET && !defined __DOXYGEN__#if !defined PBUF_LINK_ENCAPSULATION_HLEN || defined __DOXYGEN__#if !defined PBUF_POOL_BUFSIZE || defined __DOXYGEN__#if !defined LWIP_PBUF_REF_T || defined __DOXYGEN__#if !defined LWIP_SINGLE_NETIF || defined __DOXYGEN__#if !defined LWIP_NETIF_HOSTNAME || defined __DOXYGEN__#if !defined LWIP_NETIF_API || defined __DOXYGEN__#if !defined LWIP_NETIF_STATUS_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_EXT_STATUS_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_LINK_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_REMOVE_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_HWADDRHINT || defined __DOXYGEN__#if !defined LWIP_NETIF_TX_SINGLE_PBUF || defined __DOXYGEN__#if !defined LWIP_NUM_NETIF_CLIENT_DATA || defined __DOXYGEN__#if !defined LWIP_HAVE_LOOPIF || defined __DOXYGEN__#if !defined LWIP_LOOPIF_MULTICAST || defined __DOXYGEN__#if !defined LWIP_NETIF_LOOPBACK || defined __DOXYGEN__#if !defined LWIP_LOOPBACK_MAX_PBUFS || defined __DOXYGEN__#if !defined LWIP_NETIF_LOOPBACK_MULTITHREADING || defined __DOXYGEN__#if !defined TCPIP_THREAD_NAME || defined __DOXYGEN__#if !defined TCPIP_THREAD_STACKSIZE || defined __DOXYGEN__#if !defined TCPIP_THREAD_PRIO || defined __DOXYGEN__#if !defined TCPIP_MBOX_SIZE || defined __DOXYGEN__#if !defined LWIP_TCPIP_THREAD_ALIVE || defined __DOXYGEN__#if !defined SLIPIF_THREAD_NAME || defined __DOXYGEN__#if !defined SLIPIF_THREAD_STACKSIZE || defined __DOXYGEN__#if !defined SLIPIF_THREAD_PRIO || defined __DOXYGEN__#if !defined DEFAULT_THREAD_NAME || defined __DOXYGEN__#if !defined DEFAULT_THREAD_STACKSIZE || defined __DOXYGEN__#if !defined DEFAULT_THREAD_PRIO || defined __DOXYGEN__#if !defined DEFAULT_RAW_RECVMBOX_SIZE || defined __DOXYGEN__#if !defined DEFAULT_UDP_RECVMBOX_SIZE || defined __DOXYGEN__#if !defined DEFAULT_TCP_RECVMBOX_SIZE || defined __DOXYGEN__#if !defined DEFAULT_ACCEPTMBOX_SIZE || defined __DOXYGEN__#if !defined LWIP_NETCONN || defined __DOXYGEN__#if !defined LWIP_TCPIP_TIMEOUT || defined __DOXYGEN__#if !defined LWIP_NETCONN_SEM_PER_THREAD || defined __DOXYGEN__#if !defined LWIP_NETCONN_FULLDUPLEX || defined __DOXYGEN__#if !defined LWIP_SOCKET || defined __DOXYGEN__#if !defined LWIP_COMPAT_SOCKETS || defined __DOXYGEN__#if !defined LWIP_POSIX_SOCKETS_IO_NAMES || defined __DOXYGEN__#if !defined LWIP_SOCKET_OFFSET || defined __DOXYGEN__#if !defined LWIP_TCP_KEEPALIVE || defined __DOXYGEN__#if !defined LWIP_SO_SNDTIMEO || defined __DOXYGEN__#if !defined LWIP_SO_RCVTIMEO || defined __DOXYGEN__#if !defined LWIP_SO_SNDRCVTIMEO_NONSTANDARD || defined __DOXYGEN__#if !defined LWIP_SO_RCVBUF || defined __DOXYGEN__#if !defined LWIP_SO_LINGER || defined __DOXYGEN__#if !defined RECV_BUFSIZE_DEFAULT || defined __DOXYGEN__#if !defined LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT || defined __DOXYGEN__#if !defined SO_REUSE || defined __DOXYGEN__#if !defined SO_REUSE_RXTOALL || defined __DOXYGEN__#if !defined LWIP_FIONREAD_LINUXMODE || defined __DOXYGEN__#if !defined LWIP_SOCKET_SELECT || defined __DOXYGEN__#if !defined LWIP_SOCKET_POLL || defined __DOXYGEN__#if !defined LWIP_STATS || defined __DOXYGEN__#if LWIP_STATS#if !defined LWIP_STATS_DISPLAY || defined __DOXYGEN__#if !defined LINK_STATS || defined __DOXYGEN__#if !defined ETHARP_STATS || defined __DOXYGEN__#if !defined IP_STATS || defined __DOXYGEN__#if !defined IPFRAG_STATS || defined __DOXYGEN__#if !defined ICMP_STATS || defined __DOXYGEN__#if !defined IGMP_STATS || defined __DOXYGEN__#if !defined UDP_STATS || defined __DOXYGEN__#if !defined TCP_STATS || defined __DOXYGEN__#if !defined MEM_STATS || defined __DOXYGEN__#if !defined MEMP_STATS || defined __DOXYGEN__#if !defined SYS_STATS || defined __DOXYGEN__#if !defined IP6_STATS || defined __DOXYGEN__#if !defined ICMP6_STATS || defined __DOXYGEN__#if !defined IP6_FRAG_STATS || defined __DOXYGEN__#if !defined MLD6_STATS || defined __DOXYGEN__#if !defined ND6_STATS || defined __DOXYGEN__#if !defined MIB2_STATS || defined __DOXYGEN__#if !defined LWIP_CHECKSUM_CTRL_PER_NETIF || defined __DOXYGEN__#if !defined CHECKSUM_GEN_IP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_UDP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_TCP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_ICMP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_ICMP6 || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_IP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_UDP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_TCP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_ICMP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_ICMP6 || defined __DOXYGEN__#if !defined LWIP_CHECKSUM_ON_COPY || defined __DOXYGEN__#if !defined LWIP_IPV6 || defined __DOXYGEN__#if !defined IPV6_REASS_MAXAGE || defined __DOXYGEN__#if !defined LWIP_IPV6_SCOPES || defined __DOXYGEN__#if !defined LWIP_IPV6_SCOPES_DEBUG || defined __DOXYGEN__#if !defined LWIP_IPV6_NUM_ADDRESSES || defined __DOXYGEN__#if !defined LWIP_IPV6_FORWARD || defined __DOXYGEN__#if !defined LWIP_IPV6_FRAG || defined __DOXYGEN__#if !defined LWIP_IPV6_REASS || defined __DOXYGEN__#if !defined LWIP_IPV6_SEND_ROUTER_SOLICIT || defined __DOXYGEN__#if !defined LWIP_IPV6_AUTOCONFIG || defined __DOXYGEN__#if !defined LWIP_IPV6_ADDRESS_LIFETIMES || defined __DOXYGEN__#if !defined LWIP_IPV6_DUP_DETECT_ATTEMPTS || defined __DOXYGEN__#if !defined LWIP_ICMP6 || defined __DOXYGEN__#if !defined LWIP_ICMP6_DATASIZE || defined __DOXYGEN__#if !defined LWIP_ICMP6_HL || defined __DOXYGEN__#if !defined LWIP_IPV6_MLD || defined __DOXYGEN__#if !defined MEMP_NUM_MLD6_GROUP || defined __DOXYGEN__#if !defined LWIP_ND6_QUEUEING || defined __DOXYGEN__#if !defined MEMP_NUM_ND6_QUEUE || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_NEIGHBORS || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_DESTINATIONS || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_PREFIXES || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_ROUTERS || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_MULTICAST_SOLICIT || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_UNICAST_SOLICIT || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_ANYCAST_DELAY_TIME || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_NEIGHBOR_ADVERTISEMENT || defined __DOXYGEN__#if !defined LWIP_ND6_REACHABLE_TIME || defined __DOXYGEN__#if !defined LWIP_ND6_RETRANS_TIMER || defined __DOXYGEN__#if !defined LWIP_ND6_DELAY_FIRST_PROBE_TIME || defined __DOXYGEN__#if !defined LWIP_ND6_ALLOW_RA_UPDATES || defined __DOXYGEN__#if !defined LWIP_ND6_TCP_REACHABILITY_HINTS || defined __DOXYGEN__#if !defined LWIP_ND6_RDNSS_MAX_DNS_SERVERS || defined __DOXYGEN__#if !defined LWIP_IPV6_DHCP6 || defined __DOXYGEN__#if !defined LWIP_IPV6_DHCP6_STATEFUL || defined __DOXYGEN__#if !defined LWIP_IPV6_DHCP6_STATELESS || defined __DOXYGEN__#if !defined LWIP_DHCP6_GET_NTP_SRV || defined __DOXYGEN__#if !defined LWIP_DHCP6_MAX_NTP_SERVERS || defined __DOXYGEN__#if !defined LWIP_DHCP6_MAX_DNS_SERVERS || defined __DOXYGEN__#if !defined LWIP_DBG_MIN_LEVEL || defined __DOXYGEN__#if !defined LWIP_DBG_TYPES_ON || defined __DOXYGEN__#if !defined ETHARP_DEBUG || defined __DOXYGEN__#if !defined NETIF_DEBUG || defined __DOXYGEN__#if !defined PBUF_DEBUG || defined __DOXYGEN__#if !defined API_LIB_DEBUG || defined __DOXYGEN__#if !defined API_MSG_DEBUG || defined __DOXYGEN__#if !defined SOCKETS_DEBUG || defined __DOXYGEN__#if !defined ICMP_DEBUG || defined __DOXYGEN__#if !defined IGMP_DEBUG || defined __DOXYGEN__#if !defined INET_DEBUG || defined __DOXYGEN__#if !defined IP_DEBUG || defined __DOXYGEN__#if !defined IP_REASS_DEBUG || defined __DOXYGEN__#if !defined RAW_DEBUG || defined __DOXYGEN__#if !defined MEM_DEBUG || defined __DOXYGEN__#if !defined MEMP_DEBUG || defined __DOXYGEN__#if !defined SYS_DEBUG || defined __DOXYGEN__#if !defined TIMERS_DEBUG || defined __DOXYGEN__#if !defined TCP_DEBUG || defined __DOXYGEN__#if !defined TCP_INPUT_DEBUG || defined __DOXYGEN__#if !defined TCP_FR_DEBUG || defined __DOXYGEN__#if !defined TCP_RTO_DEBUG || defined __DOXYGEN__#if !defined TCP_CWND_DEBUG || defined __DOXYGEN__#if !defined TCP_WND_DEBUG || defined __DOXYGEN__#if !defined TCP_OUTPUT_DEBUG || defined __DOXYGEN__#if !defined TCP_RST_DEBUG || defined __DOXYGEN__#if !defined TCP_QLEN_DEBUG || defined __DOXYGEN__#if !defined UDP_DEBUG || defined __DOXYGEN__#if !defined TCPIP_DEBUG || defined __DOXYGEN__#if !defined SLIP_DEBUG || defined __DOXYGEN__#if !defined DHCP_DEBUG || defined __DOXYGEN__#if !defined AUTOIP_DEBUG || defined __DOXYGEN__#if !defined DNS_DEBUG || defined __DOXYGEN__(LTDC_HandleTypeDef *)...(ETH_HandleTypeDef *)...(FLASH_ProcedureTypeDef)...(FLASH_TypeDef *)...switch (...) ... continue;(DSI_HandleTypeDef *)...(HAL_DSI_StateTypeDef)...(uint64_t)...(RCC_ClkInitTypeDef *)...(RCC_OscInitTypeDef *)...... = ...(DMA2D_HandleTypeDef *)...(HAL_DMA2D_StateTypeDef)...(const volatile uint32_t *)...(RTSP_StatusTypeDef)...#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)|| defined (STM32F750xx)#if defined(STM32F767xx) || defined(STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)#if defined(STM32F756xx) || defined(STM32F746xx) || defined(STM32F750xx)#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F745xx) ||\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) ||\#if defined (STM32F765xx) || defined(STM32F767xx) || defined(STM32F769xx) || defined(STM32F777xx) || defined(STM32F779xx)#if defined(STM32F746xx) || defined(STM32F756xx) || defined(STM32F767xx) || defined(STM32F769xx) || defined(STM32F777xx) || defined(STM32F779xx) || defined(STM32F750xx)#if defined(STM32F746xx) || defined(STM32F756xx) || defined(STM32F765xx) || defined(STM32F765xx) || defined(STM32F767xx) || defined(STM32F769xx) || defined(STM32F777xx) || defined(STM32F779xx) || defined(STM32F750xx)#if defined(STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F732xx) || defined(STM32F733xx) || defined(STM32F730xx)#if defined(STM32F756xx) || defined(STM32F746xx)  || defined(STM32F750xx)#if (__MPU_PRESENT == 1)#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)#if defined (DMA2D)#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)#if defined (DCMI)#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)#if defined(ETH)#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)#if defined (FLASH_OPTCR_nDBANK)#if defined (FLASH_OPTCR2_PCROP)#if defined (FLASH_OPTCR_nDBOOT)#if (SRAM2_BASE == 0x2003C000U)#if (FLASH_SECTOR_TOTAL == 24)#if (FLASH_SECTOR_TOTAL == 8)#if (FLASH_SECTOR_TOTAL == 4)#if (FLASH_SECTOR_TOTAL == 2)#if defined(FMC_BCR1_WFDIS)#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 1)#if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)#if (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1)#if defined(SYSCFG_PMC_I2C_PB6_FMP)#if defined(SYSCFG_PMC_I2C_PB8_FMP)#if defined(SYSCFG_PMC_I2C1_FMP)#if defined(SYSCFG_PMC_I2C2_FMP)#if defined(SYSCFG_PMC_I2C3_FMP)#if defined(SYSCFG_PMC_I2C4_FMP)#if (defined(SYSCFG_PMC_I2C_PB6_FMP) || defined(SYSCFG_PMC_I2C_PB7_FMP)) || (defined(SYSCFG_PMC_I2C_PB8_FMP) || defined(SYSCFG_PMC_I2C_PB9_FMP)) || (defined(SYSCFG_PMC_I2C1_FMP)) || (defined(SYSCFG_PMC_I2C2_FMP)) || defined(SYSCFG_PMC_I2C3_FMP) || defined(SYSCFG_PMC_I2C4_FMP)#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)#if defined(DSI)#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)#if defined (LTDC) && defined (DSI)#if defined (LTDC)#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)#if defined(SDMMC1)#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)#if defined(TIM_BREAK_INPUT_SUPPORT)#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)#if defined(TIM_AF1_BKINE)&&defined(TIM_AF2_BKINE)#if defined(USART_CR1_UESM)#if defined(USART_CR3_UCESM)#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)#if defined(USART_CR3_WUFIE)#if defined(USART_CR3_WUS)#if defined(USART_ISR_REACK)#if defined (MDIOS)#if ( USE_HAL_MDIOS_REGISTER_CALLBACKS == 1 )#if (USE_HAL_MDIOS_REGISTER_CALLBACKS == 1)#if ( USE_HAL_MDIOS_REGISTER_CALLBACKS == 1)#if !defined  (HSE_VALUE)#if !defined  (HSE_STARTUP_TIMEOUT)#if !defined  (HSI_VALUE)#if !defined  (LSI_VALUE)#if !defined  (LSE_VALUE)#if !defined  (LSE_STARTUP_TIMEOUT)#if !defined  (EXTERNAL_CLOCK_VALUE)#if defined(LTDC_Layer2_BASE)#if defined(HAL_LTDC_MODULE_ENABLED) && defined(HAL_DSI_MODULE_ENABLED)#if !defined(POLARITIES_INVERSION_UPDATED)#if defined ( __CC_ARM)#if defined (RCC_PLLCFGR_PLLR)#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || \#if defined(RCC_PLLI2SCFGR_PLLI2SP)#if defined(RCC_PLLSAICFGR_PLLSAIR)#if defined(DFSDM1_Channel0)#if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_SDRAM_MODULE_ENABLED)\#if defined(__svr4__) && !defined(__PPC__) && !defined(__sun__)#if !defined(__rtems__)#if !(defined(__svr4__) && !defined(__PPC__) && !defined(__sun__))#if defined(__CYGWIN__) || defined(__rtems__)#if defined (__SPU__) || defined(__rtems__) || defined(__CYGWIN__) && !defined(__INSIDE_CYGWIN__)#if __ATFILE_VISIBLE && !defined(__INSIDE_CYGWIN__)#if __POSIX_VISIBLE >= 200809 && !defined(__INSIDE_CYGWIN__)#if defined (__CYGWIN__)(SDRAM_HandleTypeDef *)...(const FMC_Bank5_6_TypeDef *)...(HAL_SDRAM_StateTypeDef)...(long long)...(unsigned long long)...(int64_t)...(ETH_MediaInterfaceTypeDef)...(ETH_TypeDef *)...(suseconds_t)...(mode_t)...(sbintime_t)...(caddr_t)...(unsigned int *)...(JDIMENSION)...(JSAMPROW)...(J_DCT_METHOD)...(J_COLOR_SPACE)...(err_t)...(netif *)...(pbuf_type)...(pbuf_layer)...(pbuf *)...(pbuf_custom *)...(pbuf **)...#if !defined IP6_DEBUG || defined __DOXYGEN__#if !defined DHCP6_DEBUG || defined __DOXYGEN__#if !defined LWIP_TESTMODE#if !defined LWIP_PERF || defined __DOXYGEN__#if BITS_IN_JSAMPLE == 8#if BITS_IN_JSAMPLE == 12#if !NO_SYS#if LWIP_PERF#if BYTE_ORDER == BIG_ENDIAN#if LWIP_IPV4#if LWIP_IPV6#if LWIP_IPV6_SCOPES#if LWIP_IPV6_ADDRESS_LIFETIMES#if LWIP_IPV4 && LWIP_IPV6#if LWIP_SUPPORT_CUSTOM_PBUF#if LWIP_TCP && TCP_QUEUE_OOSEQ && NO_SYS && PBUF_POOL_FREE_OOSEQ#if LWIP_CHECKSUM_ON_COPY#if LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE#if MEM_LIBC_MALLOC#if MEM_SIZE > 64000L#if LWIP_RAW#if LWIP_UDP#if LWIP_TCP#if LWIP_ALTCP && LWIP_TCP#if LWIP_IPV4 && IP_REASSEMBLY#if (IP_FRAG && !LWIP_NETIF_TX_SINGLE_PBUF) || (LWIP_IPV6 && LWIP_IPV6_FRAG)#if LWIP_NETCONN || LWIP_SOCKET#if NO_SYS==0#if LWIP_MPU_COMPATIBLE#if LWIP_DNS#if LWIP_SOCKET && !LWIP_TCPIP_CORE_LOCKING#if LWIP_SOCKET && (LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL)#if LWIP_NETIF_API#if !LWIP_TCPIP_CORE_LOCKING_INPUT#if LWIP_IPV4 && LWIP_ARP && ARP_QUEUEING#if LWIP_IGMP#if LWIP_TIMERS && !LWIP_TIMERS_CUSTOM#if LWIP_DNS && LWIP_SOCKET#if LWIP_DNS && DNS_LOCAL_HOSTLIST && DNS_LOCAL_HOSTLIST_IS_DYNAMIC#if LWIP_IPV6 && LWIP_ND6_QUEUEING#if LWIP_IPV6 && LWIP_IPV6_REASS#if LWIP_IPV6 && LWIP_IPV6_MLD#if MEMP_USE_CUSTOM_POOLS#if MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK#if MEM_SANITY_REGION_BEFORE > 0#if MEM_SANITY_REGION_AFTER > 0#if MEMP_OVERFLOW_CHECK#if !MEMP_MEM_MALLOC || MEMP_OVERFLOW_CHECK#if MEM_USE_POOLS && MEMP_USE_CUSTOM_POOLS#if defined(LWIP_DEBUG) || MEMP_OVERFLOW_CHECK || LWIP_STATS_DISPLAY#if MEMP_STATS#if !MEMP_MEM_MALLOC#if LWIP_STATS_LARGE#if defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY#if LINK_STATS#if ETHARP_STATS#if IPFRAG_STATS#if IP_STATS#if ICMP_STATS#if IGMP_STATS#if UDP_STATS#if TCP_STATS#if MEM_STATS#if SYS_STATS#if IP6_STATS#if ICMP6_STATS#if IP6_FRAG_STATS#if MLD6_STATS#if ND6_STATS#if MIB2_STATS#if LWIP_STATS_DISPLAY#if MEMP_MEM_MALLOC#if MEM_USE_POOLS#if MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS)#if LWIP_DHCP#if LWIP_AUTOIP#if LWIP_IPV6_DHCP6#if LWIP_IPV6_MLD#if LWIP_CHECKSUM_CTRL_PER_NETIF#if LWIP_IPV4 && LWIP_IGMP#if LWIP_DHCP || LWIP_AUTOIP || LWIP_IGMP || LWIP_IPV6_MLD || LWIP_IPV6_DHCP6 || (LWIP_NUM_NETIF_CLIENT_DATA > 0)#if LWIP_NUM_NETIF_CLIENT_DATA > 0#if (LWIP_IPV4 && LWIP_ARP && (ARP_TABLE_SIZE > 0x7f)) || (LWIP_IPV6 && (LWIP_ND6_NUM_DESTINATIONS > 0x7f))#if LWIP_NETIF_HWADDRHINT#if !LWIP_SINGLE_NETIF#if LWIP_NETIF_STATUS_CALLBACK#if LWIP_NETIF_LINK_CALLBACK#if LWIP_NETIF_REMOVE_CALLBACK#if LWIP_NETIF_HOSTNAME#if LWIP_IPV6 && LWIP_ND6_ALLOW_RA_UPDATES#if LWIP_IPV6_AUTOCONFIG#if LWIP_IPV6_SEND_ROUTER_SOLICIT#if LWIP_NETIF_USE_HINTS#if ENABLE_LOOPBACK#if LWIP_LOOPBACK_MAX_PBUFS#if LWIP_SINGLE_NETIF#if !LWIP_NETIF_LOOPBACK_MULTITHREADING#if LWIP_ND6_ALLOW_RA_UPDATES#if LWIP_NETIF_EXT_STATUS_CALLBACK#if defined(__ICCARM__) || defined(__CC_ARM) || defined(__GNUC__)#if ( configUSE_16_BIT_TICKS == 1 )#if __CORE__ == __AVR32A__#if ( configQUEUE_REGISTRY_SIZE > 0 )#if portBYTE_ALIGNMENT == 32#if portBYTE_ALIGNMENT == 16#if portBYTE_ALIGNMENT == 8#if portBYTE_ALIGNMENT == 4#if portBYTE_ALIGNMENT == 2#if portBYTE_ALIGNMENT == 1#if ( portUSING_MPU_WRAPPERS == 1 )#if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )#if ( configUSE_NEWLIB_REENTRANT == 1 )#if configMAX_PRIORITIES < 1#if configUSE_CO_ROUTINES != 0#if configMAX_TASK_NAME_LEN < 1#if configUSE_TIMERS == 1#if ( configQUEUE_REGISTRY_SIZE < 1 )#if ( configGENERATE_RUN_TIME_STATS == 1 )#if configEXPECTED_IDLE_TIME_BEFORE_SLEEP < 2#if ( configUSE_TICKLESS_IDLE != 0 )#if ( INCLUDE_vTaskSuspend != 1 )#if ( ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 0 ) )#if ( ( configUSE_RECURSIVE_MUTEXES == 1 ) && ( configUSE_MUTEXES != 1 ) )#if ( portTICK_TYPE_IS_ATOMIC == 0 )#if configENABLE_BACKWARD_COMPATIBILITY == 1#if ( configUSE_ALTERNATIVE_API != 0 )#if ( configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES == 1 )#if ( ( portSTACK_GROWTH > 0 ) || ( configRECORD_STACK_HIGH_ADDRESS == 1 ) )#if ( portCRITICAL_NESTING_IN_TCB == 1 )#if ( configUSE_TRACE_FACILITY == 1 )#if ( configUSE_MUTEXES == 1 )#if ( configUSE_APPLICATION_TASK_TAG == 1 )#if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS > 0 )#if ( configUSE_TASK_NOTIFICATIONS == 1 )#if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )#if ( INCLUDE_xTaskAbortDelay == 1 )#if ( configUSE_POSIX_ERRNO == 1 )#if ( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( configUSE_QUEUE_SETS == 1 )#if ( configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES == 0 )#if ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )#if ( configSUPPORT_STATIC_ALLOCATION == 1 )#if configUSE_APPLICATION_TASK_TAG == 1#if ( configUSE_RECURSIVE_MUTEXES == 1 )#if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configUSE_RECURSIVE_MUTEXES == 1 ) )#if ( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configUSE_RECURSIVE_MUTEXES == 1 ) )#if (configUSE_TRACE_FACILITY == 1)#if ( INCLUDE_eTaskGetState == 1 )#if (defined (osFeature_SysTick)  &&  (osFeature_SysTick != 0))#if defined (osObjectsExternal)#if (defined (osFeature_Wait)  &&  (osFeature_Wait != 0))#if (defined (osFeature_Semaphore)  &&  (osFeature_Semaphore != 0))#if (defined (osFeature_Pool)  &&  (osFeature_Pool != 0))#if (defined (osFeature_MessageQ)  &&  (osFeature_MessageQ != 0))#if (defined (osFeature_MailQ)  &&  (osFeature_MailQ != 0))#if (NO_SYS != 0)#if (osCMSIS < 0x20000U)#if NO_SYS#if LWIP_COMPAT_MUTEX#if SYS_LIGHTWEIGHT_PROT#if LWIP_DEBUG_TIMERNAMES#if LWIP_TIMERS#if LWIP_TESTMODE#if ETH_PAD_SIZE#if LWIP_ARP || LWIP_ETHERNET#if LWIP_IPV4_SRC_ROUTING#if IP_OPTIONS_SEND#if LWIP_MULTICAST_TX_OPTIONS#if IP_DEBUG#if LWIP_IPV4 && LWIP_ARP#if ARP_QUEUEING#if ETHARP_SUPPORT_STATIC_ENTRIES#if LWIP_MIB2_CALLBACKS#if LWIP_TCPIP_CORE_LOCKING#if !defined LOCK_TCPIP_CORE || defined __DOXYGEN__#if LWIP_TCPIP_TIMEOUT && LWIP_TIMERS#if !defined(in_addr_t) && !defined(IN_ADDR_T_DEFINED)#if LWIP_SOCKET#if !defined(sa_family_t) && !defined(SA_FAMILY_T_DEFINED)#if !defined(in_port_t) && !defined(IN_PORT_T_DEFINED)#if !defined(socklen_t) && !defined(SOCKLEN_T_DEFINED)#if !defined IOV_MAX#if !defined(iovec)#if LWIP_UDP && LWIP_UDPLITE#if !defined(FIONREAD) || !defined(FIONBIO)#if !defined(POLLIN) && !defined(POLLOUT)#if LWIP_TIMEVAL_PRIVATE#if LWIP_COMPAT_SOCKETS == 2#if LWIP_SOCKET_SELECT#if LWIP_SOCKET_POLL#if LWIP_POSIX_SOCKETS_IO_NAMES#if LWIP_COMPAT_SOCKETS#if LWIP_COMPAT_SOCKETS != 2#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)#if defined (DATA_IN_ExtSDRAM) && defined (DATA_IN_ExtSRAM)#if !defined(__STRICT_ANSI__) || __STDC_VERSION__ + 0 >= 199900L \#if defined(__svr4__) || (defined(_SCO_DS) && !defined(__VA_LIST))#if !defined (_VA_LIST_) || defined (__BSD_NET2__) || defined (____386BSD____) || defined (__bsdi__) || defined (__sequent__) || defined (__FreeBSD__) || defined(WINNT)#if !(defined (__BSD_NET2__) || defined (____386BSD____) || defined (__bsdi__) || defined (__sequent__) || defined (__FreeBSD__))#if _BYTE_ORDER == _LITTLE_ENDIAN#if !(defined (_WINSOCK_H) || defined (_WINSOCKAPI_) || defined (__USE_W32_SOCKETS))#if !defined(_SIGSET_T_DECLARED)#if !defined (__INSIDE_CYGWIN_NET__)#if defined(_POSIX_SPORADIC_SERVER)#if defined(_POSIX_SPORADIC_SERVER) || defined(_POSIX_THREAD_SPORADIC_SERVER)#if defined(_POSIX_THREADS) || __POSIX_VISIBLE >= 199506#if defined(_POSIX_THREAD_PROCESS_SHARED)#if defined(_POSIX_THREAD_PRIO_PROTECT)#if defined(_UNIX98_THREAD_MUTEX_ATTRIBUTES)#if defined(_POSIX_BARRIERS)#if defined(_POSIX_SPIN_LOCKS)#if defined(_POSIX_READER_WRITER_LOCKS)#if defined(__XMK__) && defined(___int64_t_defined)#if !defined(_flockfile)#if !defined(_funlockfile)#if __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE#if !defined(__FILE_defined)#if __BSD_VISIBLE || __XSI_VISIBLE#if __GNU_VISIBLE || (__XSI_VISIBLE && __XSI_VISIBLE < 600)#if __BSD_VISIBLE || __XSI_VISIBLE || __POSIX_VISIBLE >= 200112#if __LARGEFILE_VISIBLE || __POSIX_VISIBLE >= 200112#if __MISC_VISIBLE || __POSIX_VISIBLE >= 199209#if __MISC_VISIBLE || (__XSI_VISIBLE && __POSIX_VISIBLE < 200112)#if !defined(__CYGWIN__) || defined(_COMPILING_NEWLIB)#if (YWINDOW_SIZE > 17)#if (LCD_SCROLL_ENABLED == 1)#if ( LCD_SCROLL_ENABLED == 1)definition of GetSizedefinition of BSP_CAMERA_ColorEffectConfigdefinition of Effectdefinition of BSP_CAMERA_BlackWhiteConfigdefinition of BSP_CAMERA_ContrastBrightnessConfigdefinition of contrast_leveldefinition of brightness_leveldefinition of BSP_CAMERA_PwrDowndefinition of BSP_CAMERA_HwResetdefinition of BSP_CAMERA_Stopdefinition of BSP_CAMERA_Resumedefinition of BSP_CAMERA_Suspenddefinition of BSP_CAMERA_SnapshotStartdefinition of BSP_CAMERA_ContinuousStartdefinition of BSP_CAMERA_DeInitdefinition of BSP_CAMERA_Initdefinition of phdcmidefinition of BSP_CAMERA_GetRotationdefinition of BSP_CAMERA_SetRotationdefinition of rotationdefinition of CameraHwAddressdefinition of CameraRotationdefinition of CameraCurrentResolutiondefinition of CameraDrvdefinition of hDcmiEvaldefinition of TIM6_DAC_IRQHandlerdefinition of HAL_ResumeTickdefinition of HAL_SuspendTickdefinition of HAL_InitTickdefinition of TickPrioritydefinition of clkconfigdefinition of uwTimclockdefinition of uwAPB1Prescalerdefinition of uwPrescalerValuedefinition of TimHandledefinition of DCMI_IRQHandlerdefinition of DMA2_Stream1_IRQHandlerdefinition of ETH_IRQHandlerdefinition of SysTick_Handlerdefinition of DebugMon_Handlerdefinition of UsageFault_Handlerdefinition of BusFault_Handlerdefinition of MemManage_Handlerdefinition of HardFault_Handlerdefinition of NMI_Handlerdefinition of SystemCoreClockUpdatedefinition of pllsourcedefinition of SystemInitdefinition of APBPrescTabledefinition of AHBPrescTabledefinition of SystemCoreClockdefinition of timespecdefinition of tv_nsecdefinition of itimerspecdefinition of fd_setdefinition of __fds_bitsdefinition of sched_paramdefinition of sched_prioritydefinition of init_executeddefinition of is_initializeddefinition of clockdefinition of recursivedefinition of detachstatedefinition of schedparamdefinition of schedpolicydefinition of inheritscheddefinition of contentionscopedefinition of stackaddrdefinition of _putchar_unlockeddefinition of _cdefinition of _ptrdefinition of _getchar_unlockeddefinition of __sputc_rdefinition of _LCD_LOG_linedefinition of colordefinition of LCD_LOG_ScrollForwarddefinition of LCD_LOG_ScrollBackdefinition of LCD_LOG_UpdateDisplaydefinition of lengthdefinition of __io_putchardefinition of cFontdefinition of LCD_LOG_ClearTextZonedefinition of LCD_LOG_SetFooterdefinition of footerdefinition of LCD_LOG_SetHeaderdefinition of headerdefinition of LCD_LOG_DeInitdefinition of LCD_LOG_Initdefinition of LCD_ScrollBackStepdefinition of LCD_Scrolleddefinition of LCD_Lockdefinition of LCD_ScrollActivedefinition of LCD_CacheBuffer_yptr_invertdefinition of LCD_CacheBuffer_yptr_bottom_bakdefinition of LCD_CacheBuffer_yptr_top_bakdefinition of LCD_CacheBuffer_yptr_bottomdefinition of LCD_CacheBuffer_yptr_topdefinition of LCD_CacheBuffer_xptrdefinition of LCD_LineColordefinition of LCD_CacheBuffer#elif defined ( __GNUC__ ) && !defined (__CC_ARM)#elif defined (__ICCARM__)#elif defined (__CC_ARM)#elif defined ( __ICCARM__ )#elif defined   (  __GNUC__  )#elif __STDC_VERSION__ >= 199901L#elif __GNUC__ >= 2#elif __INT_MAX__ == 2147483647#elif __GNUC_PREREQ__(4,6) && !defined(__cplusplus)#elif defined(__COUNTER__)#elif __GNUC_PREREQ__(3, 1) && !defined(__cplusplus)#elif __POSIX_VISIBLE >= 200112#elif (_XOPEN_SOURCE - 0) >= 600#elif (_XOPEN_SOURCE - 0) >= 500#elif (_XOPEN_SOURCE - 0) < 500#elif defined(_ISOC99_SOURCE) || (_POSIX_C_SOURCE - 0) >= 200112L || \#elif (_POSIX_C_SOURCE - 0) >= 200112L#elif (_POSIX_C_SOURCE - 0) >= 199506L#elif (_POSIX_C_SOURCE - 0) >= 199309L#elif (_POSIX_C_SOURCE - 0) >= 2 || defined(_XOPEN_SOURCE)#elif defined(_POSIX_SOURCE) || defined(_POSIX_C_SOURCE)#elif defined(_XOPEN_SOURCE) && defined(_XOPEN_SOURCE_EXTENDED)#elif defined(_XOPEN_SOURCE)#elif __POSIX_VISIBLE >= 199506#elif __POSIX_VISIBLE >= 199309#elif __POSIX_VISIBLE >= 199209#elif __POSIX_VISIBLE#elif __EXP(LONG_MAX) == 0x7fffffff && !defined(__SPU__)#elif __EXP(SCHAR_MAX) == 0x7f#elif __EXP(INT_MAX) == 0x7fff#elif __EXP(SHRT_MAX) == 0x7fff#elif __EXP(SCHAR_MAX) == 0x7fff#elif __EXP(INT_MAX) == 0x7fffffffL#elif __EXP(LONG_MAX) == 0x7fffffffL#elif __EXP(SHRT_MAX) == 0x7fffffffL#elif __EXP(SCHAR_MAX) == 0x7fffffffL#elif __EXP(LONG_MAX) > 0x7fffffff#elif defined(__LONG_LONG_MAX__) && (__LONG_LONG_MAX__ > 0x7fffffff)#elif defined(LLONG_MAX) && (LLONG_MAX > 0x7fffffff)#elif __EXP(INT_MAX) > 0x7fffffff#elif defined(___int8_t_defined)#elif defined(___int16_t_defined)#elif defined(___int32_t_defined)#elif defined(___int64_t_defined)#elif __have_longlong64#elif defined(__PTRDIFF_TYPE__)#elif (__INTPTR_TYPE__ == 4 || __INTPTR_TYPE__ == 6)#elif __INTPTR_TYPE__ == 2#elif (__INTPTR_TYPE__ == 1 || __INTPTR_TYPE__ == 3)#elif __INT32_TYPE__ == 2#elif (__INT8_TYPE__ == 1 || __INT8_TYPE__ == 3)#elif (__INT8_TYPE__ == 2)#elif (__INT8_TYPE__ == 4 || __INT8_TYPE__ == 6)#elif (__INT8_TYPE__ == 8 || __INT8_TYPE__ == 10)#elif (__INT16_TYPE__ == 2)#elif (__INT16_TYPE__ == 4 || __INT16_TYPE__ == 6)#elif (__INT16_TYPE__ == 8 || __INT16_TYPE__ == 10)#elif (__INT32_TYPE__ == 4 || __INT32_TYPE__ == 6)#elif (__INT32_TYPE__ == 8 || __INT32_TYPE__ == 10)#elif (__INT64_TYPE__ == 4 || __INT64_TYPE__ == 6)#elif (__INT64_TYPE__ == 8 || __INT64_TYPE__ == 10)#elif (__INT_FAST8_TYPE__ == 1 || __INT_FAST8_TYPE__ == 3)#elif (__INT_FAST8_TYPE__ == 2)#elif (__INT_FAST8_TYPE__ == 4 || __INT_FAST8_TYPE__ == 6)#elif (__INT_FAST8_TYPE__ == 8 || __INT_FAST8_TYPE__ == 10)#elif (__INT_FAST16_TYPE__ == 2)#elif (__INT_FAST16_TYPE__ == 4 || __INT_FAST16_TYPE__ == 6)#elif (__INT_FAST16_TYPE__ == 8 || __INT_FAST16_TYPE__ == 10)#elif (__INT_FAST32_TYPE__ == 4 || __INT_FAST32_TYPE__ == 6)#elif (__INT_FAST32_TYPE__ == 8 || __INT_FAST32_TYPE__ == 10)#elif (__INT_FAST64_TYPE__ == 4 || __INT_FAST64_TYPE__ == 6)#elif (__INT_FAST64_TYPE__ == 8 || __INT_FAST64_TYPE__ == 10)#elif (__INT_LEAST8_TYPE__ == 1 || __INT_LEAST8_TYPE__ == 3)#elif (__INT_LEAST8_TYPE__ == 2)#elif (__INT_LEAST8_TYPE__ == 4 || __INT_LEAST8_TYPE__ == 6)#elif (__INT_LEAST8_TYPE__ == 8 || __INT_LEAST8_TYPE__ == 10)#elif (__INT_LEAST16_TYPE__ == 2)#elif (__INT_LEAST16_TYPE__ == 4 || __INT_LEAST16_TYPE__ == 6)#elif (__INT_LEAST16_TYPE__ == 8 || __INT_LEAST16_TYPE__ == 10)#elif (__INT_LEAST32_TYPE__ == 4 || __INT_LEAST32_TYPE__ == 6)#elif (__INT_LEAST32_TYPE__ == 8 || __INT_LEAST32_TYPE__ == 10)#elif (__INT_LEAST64_TYPE__ == 4 || __INT_LEAST64_TYPE__ == 6)#elif (__INT_LEAST64_TYPE__ == 8 || __INT_LEAST64_TYPE__ == 10)#elif __STDINT_EXP(INT_MAX) >= 0x7f#elif __STDINT_EXP(INT_MAX) >= 0x7fff#elif __STDINT_EXP(INT_MAX) >= 0x7fffffff#elif __STDINT_EXP(INT_MAX) > 0x7fffffff#elif defined(__int8_t_defined)#elif defined(__int_least8_t_defined)#elif defined(__int16_t_defined)#elif defined(__int_least16_t_defined)#elif defined(__int32_t_defined)#elif defined(__int_least32_t_defined)#elif defined(__int64_t_defined)#elif defined(__int_least64_t_defined)#elif defined(__int_fast8_t_defined)#elif defined(__int_fast16_t_defined)#elif defined(__int_fast32_t_defined)#elif defined(__int_fast64_t_defined)#elif defined(__INTMAX_TYPE__)#elif defined(__UINTMAX_TYPE__)#elif defined(__WCHAR_UNSIGNED__) || (L'\0' - 1 > 0)#elif defined (__clang__)#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)#elif defined ( __GNUC__ )#elif defined ( __TI_ARM__ )#elif defined ( __TASKING__ )#elif defined ( __CSMC__ )#elif defined(STM32F723xx)#elif defined(STM32F732xx)#elif defined(STM32F733xx)#elif defined(STM32F756xx)#elif defined(STM32F746xx)#elif defined(STM32F745xx)#elif defined(STM32F765xx)#elif defined(STM32F767xx)#elif defined(STM32F769xx)#elif defined(STM32F777xx)#elif defined(STM32F779xx)#elif defined(STM32F730xx)#elif defined(STM32F750xx)#elif defined(COMP_CSR_COMP1LOCK)#elif defined(COMP_CSR_COMPxLOCK)#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4)#elif defined(STM32G4)#elif defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#elif defined (STM32F765xx)#elif defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)#elif defined(STM32F767xx) || defined(STM32F777xx)#elif defined(STM32F769xx) || defined(STM32F779xx)#elif (FLASH_SECTOR_TOTAL == 4)#elif defined(SYSCFG_PMC_I2C3_FMP)#elif defined(SYSCFG_PMC_I2C2_FMP)#elif defined(SYSCFG_PMC_I2C1_FMP)#elif __BSD_VISIBLE#elif defined(__aarch64__) || defined(__arm__) || defined(__thumb__)#elif defined (__GNUC__)#elif defined (__TASKING__)#elif defined (_INTPTR_EQ_LONG)#elif defined __DOXYGEN__#elif defined LWIP_DEBUG#elif MEM_USE_POOLS#elif defined(USE_LCD)#elif defined ( __CC_ARM )#elif IOV_MAX > 0xFFFF#elif FD_SETSIZE < (LWIP_SOCKET_OFFSET + MEMP_NUM_NETCONN)#elif defined (DATA_IN_ExtSDRAM)#elif defined(DATA_IN_ExtSRAM)label ...:#undef __RAND_MAX#undef __need_NULL#undef NULL#undef __need_wint_t#undef __need_wchar_t#undef __need_size_t#undef __need_ptrdiff_t#undef unsigned#undef __size_t#undef assert#undef _ATFILE_SOURCE#undef _POSIX_C_SOURCE#undef _POSIX_SOURCE#undef _DEFAULT_SOURCE#undef __EXP#undef long#undef int#undef short#undef char#undef signed#undef __int20__#undef __int20#undef _BSD_WCHAR_T_#undef alloca#undef __need_inttypes#undef _GCC_NEXT_LIMITS_H#undef ULONG_LONG_MAX#undef LONG_LONG_MAX#undef LONG_LONG_MIN#undef ULLONG_MAX#undef LLONG_MAX#undef LLONG_MIN#undef ULONG_MAX#undef LONG_MAX#undef LONG_MIN#undef UINT_MAX#undef INT_MAX#undef INT_MIN#undef USHRT_MAX#undef SHRT_MAX#undef SHRT_MIN#undef CHAR_MAX#undef CHAR_MIN#undef UCHAR_MAX#undef SCHAR_MAX#undef SCHAR_MIN#undef CHAR_BIT#undef INCOMPLETE_TYPES_BROKEN#undef NEED_SHORT_EXTERNAL_NAMES#undef NEED_FAR_POINTERS#undef NEED_SYS_TYPES_H#undef NEED_BSD_STRINGS#undef CHAR_IS_UNSIGNED#undef USE_MAC_MEMMGR#undef USE_MSDOS_MEMMGR#undef LWIP_PBUF_MEMPOOL#undef LWIP_MALLOC_MEMPOOL_END#undef LWIP_MALLOC_MEMPOOL_START#undef LWIP_MALLOC_MEMPOOL#undef LWIP_MEMPOOL#undef __need___va_list#ifndef DP83848_H#ifndef __MFXSTM32L152_H#ifndef __STMPE811_H#ifndef __STM32F769I_EVAL_H#ifndef I2C_SPEED#ifndef EVAL_I2Cx_TIMING#ifndef __TS_H#ifndef __IO_H#ifndef __IDD_H#ifndef __STM32F769I_EVAL_IO_H#ifndef __OTM8009A_H#ifndef __weak#ifndef __STM32F7xx_HAL_DEF#ifndef __packed#ifndef __ALIGN_BEGIN#ifndef __ALIGN_END#ifndef __STM32F769I_EVAL_SDRAM_H#ifndef __FONTS_H#ifndef __NEWLIB_H__#ifndef __IEEE_BIG_ENDIAN#ifndef __IEEE_LITTLE_ENDIAN#ifndef __SOFTFP__#ifndef __MICROBLAZEEL__#ifndef __RL78_64BIT_DOUBLES__#ifndef __RX_64BIT_DOUBLES__#ifndef __OBSOLETE_MATH_DEFAULT#ifndef __OBSOLETE_MATH#ifndef __SYS_CONFIG_H__#ifndef __INT32__#ifndef __unix__#ifndef _REENT_SMALL#ifndef __INT_MAX__#ifndef __LONG_MAX__#ifndef _POINTER_INT#ifndef __EXPORT#ifndef __IMPORT#ifndef _READ_WRITE_RETURN_TYPE#ifndef _READ_WRITE_BUFSIZE_TYPE#ifndef __WCHAR_MAX__#ifndef _REENT_GLOBAL_STDIO_STREAMS#ifndef _USE_LONG_TIME_T#ifndef _ANSIDECL_H_#ifndef _LONG_DOUBLE#ifndef __sys_stdtypes_h#ifndef _BSD_WCHAR_T_#ifndef _PTRDIFF_T#ifndef _T_PTRDIFF_#ifndef _T_PTRDIFF#ifndef __PTRDIFF_T#ifndef _PTRDIFF_T_#ifndef _BSD_PTRDIFF_T_#ifndef ___int_ptrdiff_t_h#ifndef _GCC_PTRDIFF_T#ifndef _PTRDIFF_T_DECLARED#ifndef __PTRDIFF_TYPE__#ifndef __size_t__#ifndef __SIZE_T__#ifndef _SIZE_T#ifndef _SYS_SIZE_T_H#ifndef _T_SIZE_#ifndef _T_SIZE#ifndef __SIZE_T#ifndef _SIZE_T_#ifndef _BSD_SIZE_T_#ifndef _SIZE_T_DEFINED_#ifndef _SIZE_T_DEFINED#ifndef _BSD_SIZE_T_DEFINED_#ifndef _SIZE_T_DECLARED#ifndef ___int_size_t_h#ifndef _GCC_SIZE_T#ifndef _SIZET_#ifndef __size_t#ifndef __SIZE_TYPE__#ifndef __wchar_t__#ifndef __WCHAR_T__#ifndef _WCHAR_T#ifndef _T_WCHAR_#ifndef _T_WCHAR#ifndef __WCHAR_T#ifndef _WCHAR_T_#ifndef _BSD_WCHAR_T_DEFINED_#ifndef _BSD_RUNE_T_DEFINED_#ifndef _WCHAR_T_DECLARED#ifndef _WCHAR_T_DEFINED_#ifndef _WCHAR_T_DEFINED#ifndef _WCHAR_T_H#ifndef ___int_wchar_t_h#ifndef __INT_WCHAR_T_H#ifndef _GCC_WCHAR_T#ifndef _RUNE_T_DECLARED#ifndef __WCHAR_TYPE__#ifndef __cplusplus#ifndef _WINT_T#ifndef __WINT_TYPE__#ifndef _GCC_MAX_ALIGN_T#ifndef _GXX_NULLPTR_T#ifndef _MACHINE__TYPES_H#ifndef _SYS__TYPES_H#ifndef __machine_blkcnt_t_defined#ifndef __machine_blksize_t_defined#ifndef __machine_fsblkcnt_t_defined#ifndef __machine_fsfilcnt_t_defined#ifndef __machine_off_t_defined#ifndef __machine_dev_t_defined#ifndef __machine_uid_t_defined#ifndef __machine_gid_t_defined#ifndef __machine_id_t_defined#ifndef __machine_ino_t_defined#ifndef __machine_mode_t_defined#ifndef __machine_off64_t_defined#ifndef __machine_key_t_defined#ifndef __machine_fpos_t_defined#ifndef __machine_fpos64_t_defined#ifndef __machine_size_t_defined#ifndef __machine_ssize_t_defined#ifndef __machine_mbstate_t_defined#ifndef __machine_iconv_t_defined#ifndef __machine_clock_t_defined#ifndef __machine_clockid_t_defined#ifndef __machine_sa_family_t_defined#ifndef __machine_socklen_t_defined#ifndef __SYS_LOCK_H__#ifndef __ASSERT_FUNC#ifndef _SYS_REENT_H_#ifndef __Long#ifndef __machine_flock_t_defined#ifndef __SINGLE_THREAD__#ifndef _REENT_GLOBAL_ATEXIT#ifndef __ATTRIBUTE_IMPURE_PTR__#ifndef __getreent#ifndef _SYS_CDEFS_H_#ifndef __BOUNDED_POINTERS__#ifndef __has_attribute#ifndef __has_extension#ifndef __has_feature#ifndef __has_include#ifndef __has_builtin#ifndef __INTEL_COMPILER#ifndef NO_ANSI_KEYWORDS#ifndef __CYGWIN__#ifndef __FBSDID#ifndef __RCSID#ifndef __RCSID_SOURCE#ifndef __SCCSID#ifndef __COPYRIGHT#ifndef __DECONST#ifndef __DEVOLATILE#ifndef __DEQUALIFY#ifndef _SYS__LOCALE_H#ifndef _STRINGS_H_#ifndef _STRING_H_#ifndef _REENT_ONLY#ifndef DEFS_H#ifndef __STM32F769I_EVAL_LCD_H#ifndef __STM32F769I_EVAL_SD_H#ifndef __STM32F769I_EVAL_SRAM_H#ifndef _NEWLIB_VERSION_H__#ifndef _SYS_FEATURES_H#ifndef __GNUC_PREREQ#ifndef _MACHINE__DEFAULT_TYPES_H#ifndef _SYS__INTSUP_H#ifndef _SYS__STDINT_H#ifndef _INT8_T_DECLARED#ifndef _UINT8_T_DECLARED#ifndef _INT16_T_DECLARED#ifndef _UINT16_T_DECLARED#ifndef _INT32_T_DECLARED#ifndef _UINT32_T_DECLARED#ifndef _INT64_T_DECLARED#ifndef _UINT64_T_DECLARED#ifndef _INTMAX_T_DECLARED#ifndef _UINTMAX_T_DECLARED#ifndef _INTPTR_T_DECLARED#ifndef _UINTPTR_T_DECLARED#ifndef _STDINT_H#ifndef WCHAR_MIN#ifndef WCHAR_MAX#ifndef _GCC_WRAP_STDINT_H#ifndef __CMSIS_VERSION_H#ifndef __CMSIS_GCC_H#ifndef __ASM#ifndef __INLINE#ifndef __STATIC_INLINE#ifndef __STATIC_FORCEINLINE#ifndef __NO_RETURN#ifndef __USED#ifndef __WEAK#ifndef __PACKED#ifndef __PACKED_STRUCT#ifndef __PACKED_UNION#ifndef __UNALIGNED_UINT32#ifndef __UNALIGNED_UINT16_WRITE#ifndef __UNALIGNED_UINT16_READ#ifndef __UNALIGNED_UINT32_WRITE#ifndef __UNALIGNED_UINT32_READ#ifndef __ALIGNED#ifndef __RESTRICT#ifndef __ARMEB__#ifndef __CMSIS_COMPILER_H#ifndef ARM_MPU_ARMV7_H#ifndef __CORE_CM7_H_GENERIC#ifndef __CMSIS_GENERIC#ifndef __CORE_CM7_H_DEPENDANT#ifndef __CM7_REV#ifndef __FPU_PRESENT#ifndef __MPU_PRESENT#ifndef __ICACHE_PRESENT#ifndef __DCACHE_PRESENT#ifndef __DTCM_PRESENT#ifndef __NVIC_PRIO_BITS#ifndef __Vendor_SysTickConfig#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE#ifndef __SYSTEM_STM32F7XX_H#ifndef __STM32F769xx_H#ifndef __STM32F7xx_HAL_H#ifndef __STM32F7xx_H#ifndef STM32_HAL_LEGACY#ifndef __STM32F7xx_HAL_RCC_EX_H#ifndef __STM32F7xx_HAL_RCC_H#ifndef __STM32F7xx_HAL_GPIO_EX_H#ifndef __STM32F7xx_HAL_GPIO_H#ifndef __STM32F7xx_HAL_DMA_EX_H#ifndef __STM32F7xx_HAL_DMA_H#ifndef __STM32F7xx_HAL_CORTEX_H#ifndef STM32F7xx_ADC_EX_H#ifndef STM32F7xx_ADC_H#ifndef STM32F7xx_HAL_DMA2D_H#ifndef STM32F7xx_HAL_DCMI_H#ifndef STM32F7xx_HAL_ETH_H#ifndef ETH_TX_DESC_CNT#ifndef ETH_RX_DESC_CNT#ifndef __STM32F7xx_HAL_FLASH_EX_H#ifndef __STM32F7xx_HAL_FLASH_H#ifndef STM32F7xx_LL_FMC_H#ifndef STM32F7xx_HAL_SRAM_H#ifndef STM32F7xx_HAL_NOR_H#ifndef STM32F7xx_HAL_SDRAM_H#ifndef STM32F7xx_HAL_I2C_EX_H#ifndef STM32F7xx_HAL_I2C_H#ifndef STM32F7xx_HAL_DSI_H#ifndef STM32F7xx_HAL_LTDC_EX_H#ifndef STM32F7xx_HAL_LTDC_H#ifndef __STM32F7xx_HAL_PWR_EX_H#ifndef __STM32F7xx_HAL_PWR_H#ifndef __STM32F7xx_HAL_SAI_H#ifndef STM32F7xx_LL_SDMMC_H#ifndef SDMMC_DATATIMEOUT#ifndef STM32F7xx_HAL_SD_H#ifndef STM32F7xx_HAL_TIM_EX_H#ifndef STM32F7xx_HAL_TIM_H#ifndef STM32F7xx_HAL_UART_EX_H#ifndef STM32F7xx_HAL_UART_H#ifndef __STM32F7xx_HAL_MDIOS_H#ifndef __STM32F7xx_HAL_CONF_H#ifndef _SYS__TIMEVAL_H_#ifndef _SUSECONDS_T_DECLARED#ifndef _TIMEVAL_DEFINED#ifndef _SYS_STAT_H#ifndef _STAT_H_#ifndef _SYS__DEFAULT_FCNTL_H_#ifndef _SYS_FCNTL_H_#ifndef _SYS_TIME_H_#ifndef _KERNEL#ifndef _SYS_TIMES_H#ifndef __CPU_H__#ifndef BYTE_ORDER#ifndef LWIP_HDR_ARCH_H#ifndef LITTLE_ENDIAN#ifndef BIG_ENDIAN#ifndef LWIP_PLATFORM_DIAG#ifndef LWIP_PLATFORM_ASSERT#ifndef LWIP_NO_STDDEF_H#ifndef LWIP_NO_STDINT_H#ifndef LWIP_NO_INTTYPES_H#ifndef X8_F#ifndef U16_F#ifndef S16_F#ifndef X16_F#ifndef U32_F#ifndef S32_F#ifndef X32_F#ifndef SZT_F#ifndef LWIP_NO_LIMITS_H#ifndef LWIP_NO_UNISTD_H#ifndef LWIP_NO_CTYPE_H#ifndef LWIP_CONST_CAST#ifndef LWIP_ALIGNMENT_CAST#ifndef LWIP_PTR_NUMERIC_CAST#ifndef LWIP_PACKED_CAST#ifndef LWIP_DECLARE_MEMORY_ALIGNED#ifndef LWIP_MEM_ALIGN_SIZE#ifndef LWIP_MEM_ALIGN_BUFFER#ifndef LWIP_MEM_ALIGN#ifndef PACK_STRUCT_BEGIN#ifndef PACK_STRUCT_END#ifndef PACK_STRUCT_STRUCT#ifndef PACK_STRUCT_FIELD#ifndef PACK_STRUCT_FLD_8#ifndef PACK_STRUCT_FLD_S#ifndef LWIP_UNUSED_ARG#ifndef _REENT_H_#ifndef _SYS_UNISTD_H#ifndef _UNISTD_H_#ifndef _SYS_WAIT_H#ifndef FreeRTOS#ifndef __LWIPOPTS_H__#ifndef _MACHSTDLIB_H_#ifndef _NEWLIB_ALLOCA_H#ifndef _STDLIB_H_#ifndef __STRICT_ANSI__#ifndef __compar_fn_t_defined#ifndef strtodf#ifndef _SYS_TYPES_H#ifndef __need_inttypes#ifndef _IN_ADDR_T_DECLARED#ifndef _IN_PORT_T_DECLARED#ifndef _BSDTYPES_DEFINED#ifndef __u_char_defined#ifndef __u_short_defined#ifndef __u_int_defined#ifndef __u_long_defined#ifndef _BLKCNT_T_DECLARED#ifndef _BLKSIZE_T_DECLARED#ifndef __daddr_t_defined#ifndef __caddr_t_defined#ifndef _FSBLKCNT_T_DECLARED#ifndef _ID_T_DECLARED#ifndef _INO_T_DECLARED#ifndef _OFF_T_DECLARED#ifndef _DEV_T_DECLARED#ifndef _UID_T_DECLARED#ifndef _GID_T_DECLARED#ifndef _PID_T_DECLARED#ifndef _KEY_T_DECLARED#ifndef _SSIZE_T_DECLARED#ifndef _MODE_T_DECLARED#ifndef _NLINK_T_DECLARED#ifndef _USECONDS_T_DECLARED#ifndef _MACHTIME_H_#ifndef _TIME_H_#ifndef _CLOCKS_PER_SEC_#ifndef tzname#ifndef __CC_H__#ifndef _INTTYPES_H#ifndef _SYS_SYSLIMITS_H_#ifndef CHILD_MAX#ifndef OPEN_MAX#ifndef _LIBC_LIMITS_H_#ifndef NL_ARGMAX#ifndef _LIMITS_H#ifndef __LONG_LONG_MAX__#ifndef _POSIX2_RE_DUP_MAX#ifndef ARG_MAX#ifndef PATH_MAX#ifndef _GCC_LIMITS_H_#ifndef _LIMITS_H___#ifndef MB_LEN_MAX#ifndef _CTYPE_H_#ifndef LWIP_EVENT_API#ifndef LWIP_CALLBACK_API#ifndef LWIP_HDR_DEBUG_H#ifndef LWIP_NOASSERT#ifndef LWIP_ERROR#ifndef __RPCNDR_H__#ifndef XMD_H#ifndef _BASETSD_H_#ifndef _BASETSD_H#ifndef QGLOBAL_H#ifndef FAR#ifndef HAVE_BOOLEAN#ifndef FALSE#ifndef TRUE#ifndef INLINE#ifndef MULTIPLIER#ifndef FAST_FLOAT#ifndef JPEGLIB_H#ifndef JCONFIG_INCLUDED#ifndef DONT_USE_EXTERN_C#ifndef D_MAX_BLOCKS_IN_MCU#ifndef JDCT_DEFAULT#ifndef JDCT_FASTEST#ifndef JPEG_INTERNALS#ifndef __MAIN_H#ifndef __ENCODE_H#ifndef LWIP_HDR_ERR_H#ifndef LWIP_HDR_DEF_H#ifndef NULL#ifndef lwip_htons#ifndef lwip_htonl#ifndef LWIP_DONT_PROVIDE_BYTEORDER_FUNCTIONS#ifndef lwip_itoa#ifndef lwip_strnicmp#ifndef lwip_stricmp#ifndef lwip_strnstr#ifndef LWIP_HDR_IP4_ADDR_H#ifndef LWIP_HDR_IP6_ADDR_H#ifndef LWIP_HDR_IP_ADDR_H#ifndef LWIP_HDR_PBUF_H#ifndef LWIP_SUPPORT_CUSTOM_PBUF#ifndef PBUF_NEEDS_COPY#ifndef PBUF_POOL_FREE_OOSEQ#ifndef LWIP_HDR_MEM_H#ifndef LWIP_MALLOC_MEMPOOL#ifndef LWIP_PBUF_MEMPOOL#ifndef LWIP_HDR_MEM_PRIV_H#ifndef MEM_SANITY_REGION_BEFORE#ifndef MEM_SANITY_REGION_AFTER#ifndef LWIP_HDR_MEMP_PRIV_H#ifndef LWIP_HDR_STATS_H#ifndef LWIP_STATS_LARGE#ifndef LWIP_HDR_MEMP_H#ifndef LWIP_HDR_NETIF_H#ifndef NETIF_MAX_HWADDR_LEN#ifndef __APP_ETHERNET_H#ifndef FREERTOS_CONFIG_H#ifndef PROJDEFS_H#ifndef pdMS_TO_TICKS#ifndef configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES#ifndef DEPRECATED_DEFINITIONS_H#ifndef PORTMACRO_H#ifndef portSUPPRESS_TICKS_AND_SLEEP#ifndef MPU_WRAPPERS_H#ifndef MPU_WRAPPERS_INCLUDED_FROM_API_FILE#ifndef PORTABLE_H#ifndef portENTER_CRITICAL#ifndef portBYTE_ALIGNMENT_MASK#ifndef portNUM_CONFIGURABLE_REGIONS#ifndef portHAS_STACK_OVERFLOW_CHECKING#ifndef portARCH_NAME#ifndef INC_FREERTOS_H#ifndef configUSE_NEWLIB_REENTRANT#ifndef configMINIMAL_STACK_SIZE#ifndef configMAX_PRIORITIES#ifndef configUSE_PREEMPTION#ifndef configUSE_IDLE_HOOK#ifndef configUSE_TICK_HOOK#ifndef configUSE_16_BIT_TICKS#ifndef configUSE_CO_ROUTINES#ifndef INCLUDE_vTaskPrioritySet#ifndef INCLUDE_uxTaskPriorityGet#ifndef INCLUDE_vTaskDelete#ifndef INCLUDE_vTaskSuspend#ifndef INCLUDE_vTaskDelayUntil#ifndef INCLUDE_vTaskDelay#ifndef INCLUDE_xTaskGetIdleTaskHandle#ifndef INCLUDE_xTaskAbortDelay#ifndef INCLUDE_xQueueGetMutexHolder#ifndef INCLUDE_xSemaphoreGetMutexHolder#ifndef INCLUDE_xTaskGetHandle#ifndef INCLUDE_uxTaskGetStackHighWaterMark#ifndef INCLUDE_uxTaskGetStackHighWaterMark2#ifndef INCLUDE_eTaskGetState#ifndef INCLUDE_xTaskResumeFromISR#ifndef INCLUDE_xTimerPendFunctionCall#ifndef INCLUDE_xTaskGetSchedulerState#ifndef INCLUDE_xTaskGetCurrentTaskHandle#ifndef configMAX_CO_ROUTINE_PRIORITIES#ifndef configUSE_DAEMON_TASK_STARTUP_HOOK#ifndef configUSE_APPLICATION_TASK_TAG#ifndef configNUM_THREAD_LOCAL_STORAGE_POINTERS#ifndef configUSE_RECURSIVE_MUTEXES#ifndef configUSE_MUTEXES#ifndef configUSE_TIMERS#ifndef configUSE_COUNTING_SEMAPHORES#ifndef configUSE_ALTERNATIVE_API#ifndef portCRITICAL_NESTING_IN_TCB#ifndef configMAX_TASK_NAME_LEN#ifndef configIDLE_SHOULD_YIELD#ifndef configASSERT#ifndef portMEMORY_BARRIER#ifndef configTIMER_TASK_PRIORITY#ifndef configTIMER_QUEUE_LENGTH#ifndef configTIMER_TASK_STACK_DEPTH#ifndef portSET_INTERRUPT_MASK_FROM_ISR#ifndef portCLEAR_INTERRUPT_MASK_FROM_ISR#ifndef portCLEAN_UP_TCB#ifndef portPRE_TASK_DELETE_HOOK#ifndef portSETUP_TCB#ifndef configQUEUE_REGISTRY_SIZE#ifndef portPOINTER_SIZE_TYPE#ifndef traceSTART#ifndef traceEND#ifndef traceTASK_SWITCHED_IN#ifndef traceINCREASE_TICK_COUNT#ifndef traceLOW_POWER_IDLE_BEGIN#ifndef traceLOW_POWER_IDLE_END#ifndef traceTASK_SWITCHED_OUT#ifndef traceTASK_PRIORITY_INHERIT#ifndef traceTASK_PRIORITY_DISINHERIT#ifndef traceBLOCKING_ON_QUEUE_RECEIVE#ifndef traceBLOCKING_ON_QUEUE_PEEK#ifndef traceBLOCKING_ON_QUEUE_SEND#ifndef configCHECK_FOR_STACK_OVERFLOW#ifndef configRECORD_STACK_HIGH_ADDRESS#ifndef configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H#ifndef traceMOVED_TASK_TO_READY_STATE#ifndef tracePOST_MOVED_TASK_TO_READY_STATE#ifndef traceQUEUE_CREATE#ifndef traceQUEUE_CREATE_FAILED#ifndef traceCREATE_MUTEX#ifndef traceCREATE_MUTEX_FAILED#ifndef traceGIVE_MUTEX_RECURSIVE#ifndef traceGIVE_MUTEX_RECURSIVE_FAILED#ifndef traceTAKE_MUTEX_RECURSIVE#ifndef traceTAKE_MUTEX_RECURSIVE_FAILED#ifndef traceCREATE_COUNTING_SEMAPHORE#ifndef traceCREATE_COUNTING_SEMAPHORE_FAILED#ifndef traceQUEUE_SEND#ifndef traceQUEUE_SEND_FAILED#ifndef traceQUEUE_RECEIVE#ifndef traceQUEUE_PEEK#ifndef traceQUEUE_PEEK_FAILED#ifndef traceQUEUE_PEEK_FROM_ISR#ifndef traceQUEUE_RECEIVE_FAILED#ifndef traceQUEUE_SEND_FROM_ISR#ifndef traceQUEUE_SEND_FROM_ISR_FAILED#ifndef traceQUEUE_RECEIVE_FROM_ISR#ifndef traceQUEUE_RECEIVE_FROM_ISR_FAILED#ifndef traceQUEUE_PEEK_FROM_ISR_FAILED#ifndef traceQUEUE_DELETE#ifndef traceTASK_CREATE#ifndef traceTASK_CREATE_FAILED#ifndef traceTASK_DELETE#ifndef traceTASK_DELAY_UNTIL#ifndef traceTASK_DELAY#ifndef traceTASK_PRIORITY_SET#ifndef traceTASK_SUSPEND#ifndef traceTASK_RESUME#ifndef traceTASK_RESUME_FROM_ISR#ifndef traceTASK_INCREMENT_TICK#ifndef traceTIMER_CREATE#ifndef traceTIMER_CREATE_FAILED#ifndef traceTIMER_COMMAND_SEND#ifndef traceTIMER_EXPIRED#ifndef traceTIMER_COMMAND_RECEIVED#ifndef traceMALLOC#ifndef traceFREE#ifndef traceEVENT_GROUP_CREATE#ifndef traceEVENT_GROUP_CREATE_FAILED#ifndef traceEVENT_GROUP_SYNC_BLOCK#ifndef traceEVENT_GROUP_SYNC_END#ifndef traceEVENT_GROUP_WAIT_BITS_BLOCK#ifndef traceEVENT_GROUP_WAIT_BITS_END#ifndef traceEVENT_GROUP_CLEAR_BITS#ifndef traceEVENT_GROUP_CLEAR_BITS_FROM_ISR#ifndef traceEVENT_GROUP_SET_BITS#ifndef traceEVENT_GROUP_SET_BITS_FROM_ISR#ifndef traceEVENT_GROUP_DELETE#ifndef tracePEND_FUNC_CALL#ifndef tracePEND_FUNC_CALL_FROM_ISR#ifndef traceQUEUE_REGISTRY_ADD#ifndef traceTASK_NOTIFY_TAKE_BLOCK#ifndef traceTASK_NOTIFY_TAKE#ifndef traceTASK_NOTIFY_WAIT_BLOCK#ifndef traceTASK_NOTIFY_WAIT#ifndef traceTASK_NOTIFY#ifndef traceTASK_NOTIFY_FROM_ISR#ifndef traceTASK_NOTIFY_GIVE_FROM_ISR#ifndef traceSTREAM_BUFFER_CREATE_FAILED#ifndef traceSTREAM_BUFFER_CREATE_STATIC_FAILED#ifndef traceSTREAM_BUFFER_CREATE#ifndef traceSTREAM_BUFFER_DELETE#ifndef traceSTREAM_BUFFER_RESET#ifndef traceBLOCKING_ON_STREAM_BUFFER_SEND#ifndef traceSTREAM_BUFFER_SEND#ifndef traceSTREAM_BUFFER_SEND_FAILED#ifndef traceSTREAM_BUFFER_SEND_FROM_ISR#ifndef traceBLOCKING_ON_STREAM_BUFFER_RECEIVE#ifndef traceSTREAM_BUFFER_RECEIVE#ifndef traceSTREAM_BUFFER_RECEIVE_FAILED#ifndef traceSTREAM_BUFFER_RECEIVE_FROM_ISR#ifndef configGENERATE_RUN_TIME_STATS#ifndef portCONFIGURE_TIMER_FOR_RUN_TIME_STATS#ifndef portGET_RUN_TIME_COUNTER_VALUE#ifndef portALT_GET_RUN_TIME_COUNTER_VALUE#ifndef configUSE_MALLOC_FAILED_HOOK#ifndef portPRIVILEGE_BIT#ifndef portYIELD_WITHIN_API#ifndef configEXPECTED_IDLE_TIME_BEFORE_SLEEP#ifndef configUSE_TICKLESS_IDLE#ifndef configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING#ifndef configPRE_SLEEP_PROCESSING#ifndef configPOST_SLEEP_PROCESSING#ifndef configUSE_QUEUE_SETS#ifndef portTASK_USES_FLOATING_POINT#ifndef portALLOCATE_SECURE_CONTEXT#ifndef portDONT_DISCARD#ifndef configUSE_TIME_SLICING#ifndef configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS#ifndef configUSE_STATS_FORMATTING_FUNCTIONS#ifndef portASSERT_IF_INTERRUPT_PRIORITY_INVALID#ifndef configUSE_TRACE_FACILITY#ifndef mtCOVERAGE_TEST_MARKER#ifndef mtCOVERAGE_TEST_DELAY#ifndef portASSERT_IF_IN_ISR#ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION#ifndef configAPPLICATION_ALLOCATED_HEAP#ifndef configUSE_TASK_NOTIFICATIONS#ifndef configUSE_POSIX_ERRNO#ifndef portTICK_TYPE_IS_ATOMIC#ifndef configSUPPORT_STATIC_ALLOCATION#ifndef configSUPPORT_DYNAMIC_ALLOCATION#ifndef configSTACK_DEPTH_TYPE#ifndef configMESSAGE_BUFFER_LENGTH_TYPE#ifndef configINITIAL_TICK_COUNT#ifndef configENABLE_BACKWARD_COMPATIBILITY#ifndef configPRINTF#ifndef configMAX#ifndef configMIN#ifndef configUSE_TASK_FPU_SUPPORT#ifndef configENABLE_MPU#ifndef configENABLE_FPU#ifndef configENABLE_TRUSTZONE#ifndef configRUN_FREERTOS_SECURE_ONLY#ifndef LIST_H#ifndef configLIST_VOLATILE#ifndef INC_TASK_H#ifndef TIMERS_H#ifndef QUEUE_H#ifndef SEMAPHORE_H#ifndef EVENT_GROUPS_H#ifndef _CMSIS_OS_H#ifndef __ETHERNETIF_H__#ifndef __SYS_ARCH_H__#ifndef LWIP_HDR_SYS_H#ifndef LWIP_COMPAT_MUTEX#ifndef sys_mutex_valid#ifndef sys_mutex_set_invalid#ifndef sys_sem_valid#ifndef sys_sem_set_invalid#ifndef sys_sem_valid_val#ifndef sys_sem_set_invalid_val#ifndef sys_msleep#ifndef sys_arch_mbox_tryfetch#ifndef sys_mbox_valid#ifndef sys_mbox_set_invalid#ifndef sys_mbox_valid_val#ifndef sys_mbox_set_invalid_val#ifndef sys_jiffies#ifndef SYS_ARCH_PROTECT#ifndef SYS_ARCH_INC#ifndef SYS_ARCH_DEC#ifndef SYS_ARCH_GET#ifndef SYS_ARCH_SET#ifndef SYS_ARCH_LOCKED#ifndef LWIP_HDR_TIMEOUTS_H#ifndef LWIP_DEBUG_TIMERNAMES#ifndef LWIP_HDR_PROT_IEEE_H#ifndef LWIP_HDR_PROT_ETHERNET_H#ifndef ETH_HWADDR_LEN#ifndef LWIP_HDR_NETIF_ETHERNET_H#ifndef LWIP_ARP_FILTER_NETIF#ifndef LWIP_HDR_PROT_IP4_H#ifndef LWIP_HDR_IP4_H#ifndef LWIP_HDR_PROT_ETHARP_H#ifndef ETHARP_HWADDR_LEN#ifndef IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T#ifndef IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T#ifndef LWIP_HDR_NETIF_ETHARP_H#ifndef LWIP_HDR_SNMP_H#ifndef MIB2_COPY_SYSUPTIME_TO#ifndef LWIP_HDR_TCPIP_H#ifndef __CAMERA_H#ifndef __S5K5CAG_H#ifndef __OV5640_H#ifndef __STM32F769I_EVAL_CAMERA_H#ifndef LWIP_HDR_INET_H#ifndef INET_ADDRSTRLEN#ifndef INET6_ADDRSTRLEN#ifndef LWIP_HDR_ERRNO_H#ifndef errno#ifndef LWIP_HDR_SOCKETS_H#ifndef FIONREAD#ifndef FIONBIO#ifndef SIOCSHIWAT#ifndef F_GETFL#ifndef F_SETFL#ifndef O_NONBLOCK#ifndef O_NDELAY#ifndef O_RDONLY#ifndef O_WRONLY#ifndef O_RDWR#ifndef SHUT_RD#ifndef FD_SET#ifndef LWIP_TIMEVAL_PRIVATE#ifndef __RTP_H#ifndef __RTSP_H#ifndef __STM32F7xx_IT_H#ifndef _STDARG_H#ifndef _ANSI_STDARG_H_#ifndef __need___va_list#ifndef __GNUC_VA_LIST#ifndef _VA_LIST_#ifndef _VA_LIST#ifndef _VA_LIST_DEFINED#ifndef _VA_LIST_T_H#ifndef __va_list__#ifndef __MACHINE_ENDIAN_H__#ifndef __machine_host_to_from_network_defined#ifndef _SYS__SIGSET_H_#ifndef _SYS__TIMESPEC_H_#ifndef _SYS_TIMESPEC_H_#ifndef _SYS_SELECT_H#ifndef FD_SETSIZE#ifndef _howmany#ifndef _SYS_SCHED_H_#ifndef _SYS__PTHREADTYPES_H_#ifndef _NEWLIB_STDIO_H#ifndef _STDIO_H_#ifndef SEEK_SET#ifndef SEEK_CUR#ifndef SEEK_END#ifndef __VALIST#ifndef diprintf#ifndef dprintf#ifndef __CUSTOM_FILE_IO__#ifndef __LCD_LOG_CONF_H#ifndef __LCD_LOG_H__#pragma push_macro("signed")#pragma push_macro("unsigned")#pragma push_macro("char")#pragma push_macro("short")#pragma push_macro("__int20")#pragma push_macro("__int20__")#pragma push_macro("int")#pragma push_macro("long")#pragma pop_macro("signed")#pragma pop_macro("unsigned")#pragma pop_macro("char")#pragma pop_macro("short")#pragma pop_macro("__int20")#pragma pop_macro("__int20__")#pragma pop_macro("int")#pragma pop_macro("long")#pragma GCC diagnostic push#pragma GCC diagnostic ignored "-Wsign-conversion"#pragma GCC diagnostic ignored "-Wconversion"#pragma GCC diagnostic ignored "-Wunused-parameter"#pragma GCC diagnostic ignored "-Wpacked"#pragma GCC diagnostic ignored "-Wattributes"#pragma GCC diagnostic pop#ifdef __cplusplus#ifdef __VFP_FP__#ifdef __ARMEL__#ifdef __ARM_FP#ifdef __epiphany__#ifdef __hppa__#ifdef __nds32__#ifdef __big_endian__#ifdef __SPU__#ifdef __sparc__#ifdef __LITTLE_ENDIAN_DATA__#ifdef __HAVE_SHORT_DOUBLE__#ifdef __sh__#ifdef __LITTLE_ENDIAN__#ifdef _AM29K#ifdef _WIN32#ifdef __i386__#ifdef __riscv#ifdef __riscv_flen#ifdef __i960__#ifdef __lm32__#ifdef __M32R__#ifdef __nvptx__#ifdef __TMS320C6X__#ifdef _BIG_ENDIAN#ifdef __TIC80__#ifdef __MIPSEL__#ifdef __MIPSEB__#ifdef __MMIX__#ifdef __D30V__#ifdef __W65__#ifdef __m88k__#ifdef __mn10300__#ifdef __mn10200__#ifdef __v800#ifdef __v850#ifdef __D10V__#ifdef __PPC__#ifdef __xstormy16__#ifdef __arc__#ifdef __CRX__#ifdef __CSKY__#ifdef __CSKYBE__#ifdef __fr30__#ifdef __FT32__#ifdef __mcore__#ifdef __mt__#ifdef __frv__#ifdef __moxie__#ifdef __MOXIE_BIG_ENDIAN__#ifdef __ia64__#ifdef __BIG_ENDIAN__#ifdef __AVR__#ifdef __IP2K__#ifdef __iq2000__#ifdef __MAVERICK__#ifdef __m32c__#ifdef __CRIS__#ifdef __BFIN__#ifdef __x86_64__#ifdef __mep__#ifdef __MICROBLAZE__#ifdef __MSP430__#ifdef __PRU__#ifdef __RL78__#ifdef __RX__#ifdef __RX_BIG_ENDIAN__#ifdef __RX_16BIT_INTS__#ifdef __NIOS2__#ifdef __nios2_big_endian__#ifdef __VISIUM__#ifdef __AMDGCN__#ifdef __XTENSA_EL__#ifdef __CYGWIN__#ifdef __aarch64__#ifdef ___AM29K__#ifdef __SPE__#ifdef __XMK__#ifdef __MSP430X_LARGE__#ifdef INT_MAX#ifdef LONG_MAX#ifdef _WANT_REENT_SMALL#ifdef _WANT_REENT_GLOBAL_STDIO_STREAMS#ifdef _WANT_USE_LONG_TIME_T#ifdef _MB_EXTENDED_CHARSETS_ALL#ifdef _HAVE_STD_CXX#ifdef __GNUC__#ifdef __BEOS__#ifdef _BSD_WCHAR_T_#ifdef _BSD_RUNE_T_#ifdef _GCC_PTRDIFF_T_#ifdef _GCC_SIZE_T_#ifdef _GCC_WCHAR_T_#ifdef _GCC_PTRDIFF_T#ifdef _GCC_SIZE_T#ifdef _GCC_WCHAR_T#ifdef __GNUG__#ifdef _STDDEF_H#ifdef __svr4__#ifdef __LARGE64_FILES#ifdef __SIZE_TYPE__#ifdef NDEBUG#ifdef _REENT_SMALL#ifdef _REENT_GLOBAL_ATEXIT#ifdef __CUSTOM_FILE_IO__#ifdef _REENT_GLOBAL_STDIO_STREAMS#ifdef _REENT_CHECK_VERIFY#ifdef __ELF__#ifdef __STDC__#ifdef __ASMNAME#ifdef _GNU_SOURCE#ifdef _ATFILE_SOURCE#ifdef _DEFAULT_SOURCE#ifdef __rtems__#ifdef __LP64__#ifdef __INT8_TYPE__#ifdef __UINT8_TYPE__#ifdef __INT16_TYPE__#ifdef __UINT16_TYPE__#ifdef __INT32_TYPE__#ifdef __UINT32_TYPE__#ifdef __INT64_TYPE__#ifdef __UINT64_TYPE__#ifdef __INT_LEAST8_TYPE__#ifdef __UINT_LEAST8_TYPE__#ifdef __INT_LEAST16_TYPE__#ifdef __UINT_LEAST16_TYPE__#ifdef __INT_LEAST32_TYPE__#ifdef __UINT_LEAST32_TYPE__#ifdef __INT_LEAST64_TYPE__#ifdef __UINT_LEAST64_TYPE__#ifdef __INTPTR_TYPE__#ifdef __UINTPTR_TYPE__#ifdef ___int8_t_defined#ifdef ___int16_t_defined#ifdef ___int32_t_defined#ifdef ___int64_t_defined#ifdef ___int_least8_t_defined#ifdef ___int_least16_t_defined#ifdef ___int_least32_t_defined#ifdef ___int_least64_t_defined#ifdef __INT_FAST8_TYPE__#ifdef __INT_FAST16_TYPE__#ifdef __INT_FAST32_TYPE__#ifdef __INT_FAST64_TYPE__#ifdef __UINTPTR_MAX__#ifdef __INT8_MAX__#ifdef __INT_LEAST8_MAX__#ifdef __INT16_MAX__#ifdef __INT_LEAST16_MAX__#ifdef __INT32_MAX__#ifdef __INT_LEAST32_MAX__#ifdef __INT64_MAX__#ifdef __INT_LEAST64_MAX__#ifdef __INT_FAST8_MAX__#ifdef __INT_FAST16_MAX__#ifdef __INT_FAST32_MAX__#ifdef __INT_FAST64_MAX__#ifdef __INTMAX_MAX__#ifdef __UINTMAX_MAX__#ifdef __SIZE_MAX__#ifdef __PTRDIFF_MAX__#ifdef __WCHAR_MIN__#ifdef __WCHAR_MAX__#ifdef __WINT_MAX__#ifdef __WINT_MIN__#ifdef __INT8_C#ifdef __INT16_C#ifdef __INT32_C#ifdef __INT64_C#ifdef __INTMAX_C#ifdef SCB_SHCSR_MEMFAULTENA_Msk#ifdef CMSIS_NVIC_VIRTUAL#ifdef CMSIS_VECTAB_VIRTUAL#ifdef USE_HAL_DRIVER#ifdef DCMI_CR_BSM#ifdef HAL_ETH_USE_PTP#ifdef HAL_RCC_MODULE_ENABLED#ifdef HAL_GPIO_MODULE_ENABLED#ifdef HAL_DMA_MODULE_ENABLED#ifdef HAL_CORTEX_MODULE_ENABLED#ifdef HAL_ADC_MODULE_ENABLED#ifdef HAL_CAN_MODULE_ENABLED#ifdef HAL_CAN_LEGACY_MODULE_ENABLED#ifdef HAL_CEC_MODULE_ENABLED#ifdef HAL_CRC_MODULE_ENABLED#ifdef HAL_CRYP_MODULE_ENABLED#ifdef HAL_DMA2D_MODULE_ENABLED#ifdef HAL_DAC_MODULE_ENABLED#ifdef HAL_DCMI_MODULE_ENABLED#ifdef HAL_ETH_MODULE_ENABLED#ifdef HAL_ETH_LEGACY_MODULE_ENABLED#ifdef HAL_FLASH_MODULE_ENABLED#ifdef HAL_SRAM_MODULE_ENABLED#ifdef HAL_NOR_MODULE_ENABLED#ifdef HAL_NAND_MODULE_ENABLED#ifdef HAL_SDRAM_MODULE_ENABLED#ifdef HAL_HASH_MODULE_ENABLED#ifdef HAL_I2C_MODULE_ENABLED#ifdef HAL_I2S_MODULE_ENABLED#ifdef HAL_IWDG_MODULE_ENABLED#ifdef HAL_LPTIM_MODULE_ENABLED#ifdef HAL_LTDC_MODULE_ENABLED#ifdef HAL_PWR_MODULE_ENABLED#ifdef HAL_QSPI_MODULE_ENABLED#ifdef HAL_RNG_MODULE_ENABLED#ifdef HAL_RTC_MODULE_ENABLED#ifdef HAL_SAI_MODULE_ENABLED#ifdef HAL_SD_MODULE_ENABLED#ifdef HAL_SPDIFRX_MODULE_ENABLED#ifdef HAL_SPI_MODULE_ENABLED#ifdef HAL_TIM_MODULE_ENABLED#ifdef HAL_UART_MODULE_ENABLED#ifdef HAL_USART_MODULE_ENABLED#ifdef HAL_IRDA_MODULE_ENABLED#ifdef HAL_SMARTCARD_MODULE_ENABLED#ifdef HAL_WWDG_MODULE_ENABLED#ifdef HAL_PCD_MODULE_ENABLED#ifdef HAL_HCD_MODULE_ENABLED#ifdef HAL_DFSDM_MODULE_ENABLED#ifdef HAL_DSI_MODULE_ENABLED#ifdef HAL_JPEG_MODULE_ENABLED#ifdef HAL_MDIOS_MODULE_ENABLED#ifdef USE_FULL_ASSERT#ifdef _COMPILING_NEWLIB#ifdef __DOXYGEN__#ifdef SSIZE_MAX#ifdef FreeRTOS#ifdef CHECKSUM_BY_HARDWARE#ifdef _HAVE_LONG_DOUBLE#ifdef __TM_GMTOFF#ifdef __TM_ZONE#ifdef HAVE_GETDATE#ifdef _MB_LEN_MAX#ifdef __CHAR_UNSIGNED__#ifdef _GCC_NEXT_LIMITS_H#ifdef __HAVE_LOCALE_INFO__#ifdef NO_SYS_NO_TIMERS#ifdef LWIP_DEBUG#ifdef JPEG_INTERNALS#ifdef JPEG_CJPEG_DJPEG#ifdef HAVE_UNSIGNED_CHAR#ifdef CHAR_IS_UNSIGNED#ifdef HAVE_UNSIGNED_SHORT#ifdef HAVE_PROTOTYPES#ifdef NEED_FAR_POINTERS#ifdef JPEG_INTERNAL_OPTIONS#ifdef NEED_SHORT_EXTERNAL_NAMES#ifdef JFILE#ifdef INCOMPLETE_TYPES_BROKEN#ifdef LWIP_ERR_T#ifdef netif_get_client_data#ifdef __NVIC_PRIO_BITS#ifdef OPEN_WATCOM_INDUSTRIAL_PC_PORT#ifdef OPEN_WATCOM_FLASH_LITE_186_PORT#ifdef GCC_MEGA_AVR#ifdef IAR_MEGA_AVR#ifdef MPLAB_PIC24_PORT#ifdef MPLAB_DSPIC_PORT#ifdef MPLAB_PIC18F_PORT#ifdef MPLAB_PIC32MX_PORT#ifdef _FEDPICC#ifdef SDCC_CYGNAL#ifdef GCC_ARM7#ifdef GCC_ARM7_ECLIPSE#ifdef ROWLEY_LPC23xx#ifdef IAR_MSP430#ifdef GCC_MSP430#ifdef ROWLEY_MSP430#ifdef ARM7_LPC21xx_KEIL_RVDS#ifdef SAM7_GCC#ifdef SAM7_IAR#ifdef SAM9XE_IAR#ifdef LPC2000_IAR#ifdef STR71X_IAR#ifdef STR75X_IAR#ifdef STR75X_GCC#ifdef STR91X_IAR#ifdef GCC_H8S#ifdef GCC_AT91FR40008#ifdef RVDS_ARMCM3_LM3S102#ifdef GCC_ARMCM3_LM3S102#ifdef GCC_ARMCM3#ifdef IAR_ARM_CM3#ifdef IAR_ARMCM3_LM#ifdef HCS12_CODE_WARRIOR#ifdef MICROBLAZE_GCC#ifdef TERN_EE#ifdef GCC_HCS12#ifdef GCC_MCF5235#ifdef COLDFIRE_V2_GCC#ifdef COLDFIRE_V2_CODEWARRIOR#ifdef GCC_PPC405#ifdef GCC_PPC440#ifdef _16FX_SOFTUNE#ifdef BCC_INDUSTRIAL_PC_PORT#ifdef BCC_FLASH_LITE_186_PORT#ifdef __AVR32_AVR32A__#ifdef __ICCAVR32__#ifdef __CORE__#ifdef __91467D#ifdef __96340#ifdef __IAR_V850ES_Fx3__#ifdef __IAR_V850ES_Jx3__#ifdef __IAR_V850ES_Jx3_L__#ifdef __IAR_V850ES_Jx2__#ifdef __IAR_V850ES_Hx2__#ifdef __IAR_78K0R_Kx3__#ifdef __IAR_78K0R_Kx3L__#ifdef portUSING_MPU_WRAPPERS#ifdef configUSE_APPLICATION_TASK_TAG#ifdef USE_LCD#ifdef ETHARP_HWADDR_LEN#ifdef PACK_STRUCT_USE_INCLUDES#ifdef LWIP_HOOK_IP4_ROUTE_SRC#ifdef TCPIP_THREAD_TEST#ifdef LWIP_PROVIDE_ERRNO#ifdef LWIP_ERRNO_STDINCLUDE#ifdef LWIP_ERRNO_INCLUDE#ifdef VECT_TAB_SRAM#ifdef _STDARG_H#ifdef _BSD_VA_LIST#ifdef __i860__#ifdef _SCO_DS#ifdef __ARMEB__#ifdef __BUFSIZ__#ifdef __FOPEN_MAX__#ifdef __FILENAME_MAX__#ifdef __L_tmpnam__#ifdef __SCLE#ifdef __SINGLE_THREAD__inet_lnaofinet_netofinet_makeaddrinet_ntoareuse of readvalreuse of statusreuse of bcrvaluereuse of regvaluereuse of addrreuse of for(...;...;...) ...reuse of tmpreuse of pin_0_7reuse of pin_8_15reuse of pin_16_23reuse of call to MFX_IO_Readreuse of call to MFX_IO_Writereuse of idxreuse of call to mfxstm32l152_DisableITSourcereuse of call to mfxstm32l152_GlobalITStatusreuse of call to mfxstm32l152_ClearGlobalITreuse of call to MFX_IO_ITConfigreuse of call to mfxstm32l152_EnableITSourcereuse of datareuse of call to MFX_IO_ReadMultiplereuse of modereuse of valuereuse of data_xyreuse of statereuse of retreuse of call to MFX_IO_Delayreuse of call to mfxstm32l152_IO_ClearITreuse of tmp1reuse of tmp2reuse of tmp3reuse of call to mfxstm32l152_reg24_setPinValuereuse of error_codereuse of call to mfxstm32l152_IO_DisablePinITreuse of call to mfxstm32l152_IO_InitPinreuse of call to mfxstm32l152_IO_EnableITreuse of call to mfxstm32l152_IO_SetIrqEvtModereuse of call to mfxstm32l152_IO_SetIrqTypeModereuse of call to mfxstm32l152_IO_EnablePinITreuse of idreuse of call to MFX_IO_Initreuse of instancereuse of call to mfxstm32l152_GetInstancereuse of call to MFX_IO_EnableWakeupPinreuse of call to MFX_IO_Wakeupreuse of call to mfxstm32l152_ReleaseInstancereuse of call to MFX_IO_DeInitreuse of emptyreuse of call to mfxstm32l152_SetIrqOutPinPolarityreuse of call to mfxstm32l152_SetIrqOutPinTypereuse of pDatareuse of call to DSI_IO_ReadCmdreuse of call to DSI_IO_WriteCmdreuse of call to OTM8009A_IO_Delayreuse of call to stmpe811_ClearGlobalITreuse of call to stmpe811_ReadGITStatusreuse of call to stmpe811_DisableGlobalITreuse of call to stmpe811_DisableITSourcereuse of call to IOE_ITConfigreuse of call to stmpe811_EnableITSourcereuse of call to stmpe811_EnableGlobalITreuse of dataXYZreuse of uldataXYZreuse of call to IOE_ReadMultiplereuse of call to IOE_Writereuse of call to IOE_Readreuse of call to stmpe811_IO_EnableAFreuse of call to IOE_Delayreuse of call to stmpe811_IO_InitPinreuse of call to stmpe811_IO_EnableITreuse of call to stmpe811_IO_EnablePinITreuse of call to stmpe811_SetITTypereuse of call to stmpe811_IO_SetEdgeModereuse of call to stmpe811_SetITPolarityreuse of call to stmpe811_IO_DisableAFreuse of call to IOE_Initreuse of call to stmpe811_GetInstancereuse of call to stmpe811_Resetreuse of call to HAL_Delayreuse of call to I2Cx_WriteMultiplereuse of call to I2Cx_ReadMultiplereuse of call to I2Cx_Readreuse of call to I2Cx_Writereuse of call to I2Cx_Initreuse of call to I2Cx_IsDeviceReadyreuse of read_valuereuse of mfx_io_it_enabledreuse of gpio_init_structurereuse of tmpregreuse of call to HAL_GPIO_Initreuse of call to HAL_NVIC_SetPriorityreuse of call to HAL_NVIC_EnableIRQreuse of call to HAL_I2C_DeInitreuse of call to HAL_I2C_IsDeviceReadyreuse of call to HAL_I2C_Mem_Writereuse of call to I2Cx_Errorreuse of call to HAL_I2C_Mem_Readreuse of Valuereuse of call to HAL_I2C_GetStatereuse of call to I2Cx_MspInitreuse of call to HAL_I2C_Initreuse of pin_statusreuse of call to BSP_IO_ReadPinreuse of call to BSP_IO_ConfigPinreuse of call to BSP_IO_Initreuse of call to HAL_ADC_Startreuse of call to HAL_ADC_PollForConversionreuse of call to HAL_ADC_GetValuereuse of GPIO_InitStructreuse of ADC_Configreuse of call to HAL_ADC_DeInitreuse of call to HAL_ADC_Initreuse of call to HAL_ADC_ConfigChannelreuse of call to HAL_UART_DeInitreuse of call to HAL_UART_Initreuse of call to HAL_GPIO_ReadPinreuse of call to HAL_NVIC_DisableIRQreuse of call to HAL_GPIO_DeInitreuse of call to HAL_GPIO_TogglePinreuse of call to HAL_GPIO_WritePinreuse of call to HAL_DMA2D_Initreuse of call to HAL_DMA2D_ConfigLayerreuse of call to HAL_DMA2D_Startreuse of call to HAL_DMA2D_PollForTransferreuse of deltaxreuse of deltayreuse of xreuse of yreuse of xinc1reuse of xinc2reuse of yinc1reuse of yinc2reuse of denreuse of numreuse of numaddreuse of numpixelsreuse of curpixelreuse of call to BSP_LCD_DrawLinereuse of ireuse of jreuse of heightreuse of widthreuse of offsetreuse of pcharreuse of linereuse of call to BSP_LCD_DrawPixelreuse of call to BSP_LCD_GetXSizereuse of call to HAL_DSI_ShortWritereuse of call to HAL_DSI_LongWritereuse of errreuse of e2reuse of Kreuse of rad1reuse of rad2reuse of call to BSP_LCD_DrawHLinereuse of Xreuse of Yreuse of X2reuse of Y2reuse of X_centerreuse of Y_centerreuse of X_firstreuse of Y_firstreuse of pixelXreuse of pixelYreuse of counterreuse of IMAGE_LEFTreuse of IMAGE_RIGHTreuse of IMAGE_TOPreuse of IMAGE_BOTTOMreuse of call to FillTrianglereuse of Dreuse of CurXreuse of CurYreuse of call to BSP_LCD_SetTextColorreuse of call to BSP_LCD_DrawCirclereuse of Xaddressreuse of call to LL_FillBufferreuse of indexreuse of bit_pixelreuse of Addressreuse of InputColorModereuse of call to LL_ConvertLineToARGB8888reuse of call to BSP_LCD_DrawVLinereuse of call to BSP_LCD_DisplayStringAtreuse of call to BSP_LCD_GetFontreuse of refcolumnreuse of sizereuse of xsizereuse of ptrreuse of call to BSP_LCD_DisplayCharreuse of call to DrawCharreuse of color_backupreuse of call to BSP_LCD_FillRectreuse of call to BSP_LCD_GetYSizereuse of call to HAL_LTDC_DisableColorKeyingreuse of call to HAL_LTDC_ConfigColorKeyingreuse of call to HAL_LTDC_EnableColorKeyingreuse of call to HAL_LTDC_SetWindowSizereuse of call to HAL_LTDC_SetWindowPositionreuse of call to HAL_LTDC_SetAddressreuse of call to HAL_LTDC_SetAlphareuse of Layercfgreuse of call to HAL_LTDC_ConfigLayerreuse of dsiPllInitreuse of PeriphClkInitStructreuse of LcdClockreuse of read_idreuse of laneByteClk_kHzreuse of VSAreuse of VBPreuse of VFPreuse of VACTreuse of HSAreuse of HBPreuse of HFPreuse of HACTreuse of call to BSP_LCD_Resetreuse of call to LCD_IO_GetIDreuse of call to BSP_LCD_MspInitreuse of call to HAL_DSI_DeInitreuse of call to HAL_DSI_Initreuse of call to HAL_DSI_ConfigVideoModereuse of call to HAL_RCCEx_PeriphCLKConfigreuse of call to HAL_LTDCEx_StructInitFromVideoConfigreuse of call to HAL_LTDC_Initreuse of call to HAL_DSI_Startreuse of call to BSP_SDRAM_Initreuse of call to BSP_LCD_SetFontreuse of call to OTM8009A_Initreuse of call to BSP_LCD_InitExreuse of call to BSP_SD_ReadCpltCallbackreuse of call to BSP_SD_WriteCpltCallbackreuse of call to BSP_SD_AbortCallbackreuse of call to HAL_SD_GetCardInforeuse of call to BSP_SD_GetCardInfoExreuse of call to HAL_SD_GetCardStatereuse of call to BSP_SD_GetCardStateExreuse of dma_rx_handlereuse of dma_tx_handlereuse of dma_rx_handle2reuse of dma_tx_handle2reuse of call to HAL_DMA_DeInitreuse of call to BSP_IO_WritePinreuse of call to HAL_DMA_Initreuse of sd_statereuse of call to HAL_SD_Erasereuse of call to BSP_SD_EraseExreuse of call to HAL_SD_WriteBlocks_DMAreuse of call to BSP_SD_WriteBlocks_DMAExreuse of call to HAL_SD_ReadBlocks_DMAreuse of call to BSP_SD_ReadBlocks_DMAExreuse of call to HAL_SD_WriteBlocksreuse of call to BSP_SD_WriteBlocksExreuse of call to HAL_SD_ReadBlocksreuse of call to BSP_SD_ReadBlocksExreuse of call to BSP_SD_IsDetectedExreuse of call to BSP_SD_IsDetectedreuse of call to HAL_SD_DeInitreuse of call to BSP_SD_MspDeInitreuse of call to BSP_SD_DeInitExreuse of call to BSP_SD_MspInitreuse of call to HAL_SD_Initreuse of call to HAL_SD_ConfigWideBusOperationreuse of call to BSP_SD_InitExreuse of dma_handlereuse of call to HAL_SDRAM_SendCommandreuse of call to HAL_SDRAM_Write_DMAreuse of call to HAL_SDRAM_Write_32breuse of call to HAL_SDRAM_Read_DMAreuse of call to HAL_SDRAM_Read_32breuse of tmpmrdreuse of call to HAL_SDRAM_ProgramRefreshRatereuse of sdramstatusreuse of call to HAL_SDRAM_DeInitreuse of call to BSP_SDRAM_MspDeInitreuse of call to BSP_SDRAM_MspInitreuse of call to HAL_SDRAM_Initreuse of call to BSP_SDRAM_Initialization_sequencereuse of call to HAL_SRAM_Write_DMAreuse of call to HAL_SRAM_Write_16breuse of call to HAL_SRAM_Read_DMAreuse of call to HAL_SRAM_Read_16breuse of sram_statusreuse of call to HAL_SRAM_DeInitreuse of call to BSP_SRAM_MspDeInitreuse of call to BSP_SRAM_MspInitreuse of call to HAL_SRAM_Initreuse of resultreuse of llrreuse of call to __builtin_bswap16reuse of call to __builtin_bswap32reuse of rowWordSizereuse of call to orderedCpyreuse of call to __DSBreuse of call to __ISBreuse of chreuse of call to __NVIC_SetPriorityreuse of op_sizereuse of op_addrreuse of linesizereuse of ccsidrreuse of setsreuse of waysreuse of mvfr0reuse of vectorsreuse of PriorityGroupTmpreuse of PreemptPriorityBitsreuse of SubPriorityBitsreuse of reg_valuereuse of stream_numberreuse of flagBitshiftOffsetreuse of tmpisrreuse of countreuse of timeoutreuse of regsreuse of mask_cpltlevelreuse of tickstartreuse of call to HAL_GetTickreuse of call to HAL_DMA_Abortreuse of call to DMA_SetConfigreuse of call to DMA_CalcBaseAndBitshiftreuse of call to DMA_CheckFifoParamreuse of tmp4reuse of pLayerCfgreuse of regMaskreuse of regValuereuse of isrflagsreuse of crflagsreuse of call to HAL_DMA2D_LineEventCallbackreuse of call to HAL_DMA2D_CLUTLoadingCpltCallbackreuse of layer_startreuse of loadsuspendedreuse of regreuse of call to DMA2D_SetConfigreuse of call to HAL_DMA2D_Abortreuse of call to HAL_DMA2D_CLUTLoading_Abortreuse of call to HAL_DMA2D_MspDeInitreuse of call to HAL_DMA2D_MspInitreuse of call to DMA_MultiBufferSetConfigreuse of pdatareuse of datasizereuse of fifowordreuse of nbbytesreuse of call to DSI_ShortWritereuse of call to DSI_ConfigPacketHeaderreuse of uicounterreuse of nbBytesreuse of pparamsreuse of maxTimereuse of ErrorStatus0reuse of ErrorStatus1reuse of call to HAL_DSI_TearingEffectCallbackreuse of call to HAL_DSI_EndOfRefreshCallbackreuse of call to HAL_DSI_ErrorCallbackreuse of call to HAL_DSI_MspDeInitreuse of unitIntervalx4reuse of tempIDFreuse of call to HAL_DSI_MspInitreuse of dmatxdesclistreuse of descidxreuse of firstdescidxreuse of descnbrreuse of dmatxdescreuse of txbufferreuse of bd_countreuse of primask_bitreuse of call to __DMBreuse of call to __get_PRIMASKreuse of call to __set_PRIMASKreuse of dmarxdescreuse of tmpreg1reuse of macDefaultConfreuse of dmaDefaultConfreuse of call to ETH_SetMACConfigreuse of call to ETH_SetDMAConfigreuse of regindexreuse of powerdownconfigreuse of macaddrlrreuse of macaddrhrreuse of filterconfigreuse of hclkreuse of call to HAL_RCC_GetHCLKFreqreuse of mac_flagreuse of dma_flagreuse of dma_itsourcereuse of exti_flagreuse of call to HAL_ETH_RxCpltCallbackreuse of call to HAL_ETH_TxCpltCallbackreuse of call to HAL_ETH_ErrorCallbackreuse of call to HAL_ETH_PMTCallbackreuse of call to HAL_ETH_WakeUpCallbackreuse of numOfBufreuse of pktTxStatusreuse of pktInUsereuse of call to HAL_ETH_TxFreeCallbackreuse of tailidxreuse of desccountreuse of buffreuse of allocStatusreuse of call to HAL_ETH_RxAllocateCallbackreuse of desccntreuse of desccntmaxreuse of bufflengthreuse of rxdatareadyreuse of call to HAL_ETH_RxLinkCallbackreuse of call to ETH_UpdateDescriptorreuse of call to ETH_Prepare_Tx_Descriptorsreuse of descindexreuse of call to ETH_FlushTransmitFIFOreuse of call to HAL_ETH_MspDeInitreuse of call to HAL_ETH_MspInitreuse of call to ETH_MACDMAConfigreuse of call to ETH_DMATxDescListInitreuse of call to ETH_DMARxDescListInitreuse of call to ETH_MACAddressConfigreuse of call to FLASH_SetErrorCodereuse of call to FLASH_WaitForLastOperationreuse of tempreuse of call to HAL_FLASH_EndOfOperationCallbackreuse of call to FLASH_Erase_Sectorreuse of call to HAL_FLASH_OperationErrorCallbackreuse of call to FLASH_Program_Bytereuse of call to FLASH_Program_HalfWordreuse of call to FLASH_Program_Wordreuse of call to FLASH_Program_DoubleWordreuse of readstatusreuse of useroptionmaskreuse of useroptionvaluereuse of tmp_psizereuse of call to FLASH_OB_GetWRPreuse of call to FLASH_OB_GetRDPreuse of call to FLASH_OB_GetUserreuse of call to FLASH_OB_GetBORreuse of call to FLASH_OB_GetBootAddressreuse of call to FLASH_OB_EnableWRPreuse of call to FLASH_OB_DisableWRPreuse of call to FLASH_OB_RDP_LevelConfigreuse of call to FLASH_OB_UserConfigreuse of call to FLASH_OB_BOR_LevelConfigreuse of call to FLASH_OB_BootAddressConfigreuse of call to FLASH_MassErasereuse of call to HAL_GPIO_EXTI_Callbackreuse of odrreuse of bitstatusreuse of positionreuse of iopositionreuse of iocurrentreuse of itflagreuse of call to I2C_Flush_TXDRreuse of call to I2C_IsErrorOccurredreuse of hi2creuse of call to I2C_TreatErrorCallbackreuse of treatdmaerrorreuse of call to HAL_DMA_GetErrorreuse of call to I2C_ITErrorreuse of tmpoptionsreuse of call to I2C_ITSlaveSeqCpltreuse of call to I2C_Enable_IRQreuse of call to HAL_DMA_Start_ITreuse of call to HAL_I2C_AbortCpltCallbackreuse of call to HAL_I2C_ErrorCallbackreuse of tmpstatereuse of tmppreviousstatereuse of call to I2C_Disable_IRQreuse of call to HAL_DMA_GetStatereuse of call to HAL_DMA_Abort_ITreuse of call to HAL_I2C_ListenCpltCallbackreuse of tmpcr1valuereuse of tmpITFlagsreuse of call to I2C_ITListenCpltreuse of call to HAL_I2C_SlaveRxCpltCallbackreuse of call to HAL_I2C_SlaveTxCpltCallbackreuse of tmperrorreuse of call to HAL_I2C_MemTxCpltCallbackreuse of call to HAL_I2C_MasterTxCpltCallbackreuse of call to HAL_I2C_MemRxCpltCallbackreuse of call to HAL_I2C_MasterRxCpltCallbackreuse of transferdirectionreuse of slaveaddrcodereuse of ownadd1codereuse of ownadd2codereuse of call to HAL_I2C_AddrCallbackreuse of call to I2C_TransferConfigreuse of call to I2C_WaitOnTXISFlagUntilTimeoutreuse of call to I2C_WaitOnFlagUntilTimeoutreuse of treatdmanackreuse of call to I2C_ITSlaveCpltreuse of call to I2C_ITAddrCpltreuse of directionreuse of call to I2C_ITMasterCpltreuse of devaddressreuse of xfermodereuse of call to I2C_ITMasterSeqCpltreuse of itflagsreuse of itsourcesreuse of tmp_modereuse of dmaxferstatusreuse of xferrequestreuse of call to I2C_ConvertOtherXferOptionsreuse of sizetoxferreuse of I2C_Trialsreuse of call to I2C_RequestMemoryReadreuse of call to I2C_WaitOnSTOPFlagUntilTimeoutreuse of call to I2C_RequestMemoryWritereuse of call to I2C_WaitOnRXNEFlagUntilTimeoutreuse of tmpXferCountreuse of errorreuse of call to HAL_I2C_MspDeInitreuse of call to HAL_I2C_MspInitreuse of pitchUpdatereuse of pixelFormatreuse of call to LTDC_SetConfigreuse of pcolorlutreuse of call to HAL_LTDC_ErrorCallbackreuse of call to HAL_LTDC_LineEventCallbackreuse of call to HAL_LTDC_ReloadEventCallbackreuse of call to HAL_LTDC_MspDeInitreuse of call to HAL_LTDC_MspInitreuse of call to HAL_PWR_PVDCallbackreuse of tempregreuse of call to HAL_RCC_CSSCallbackreuse of call to __builtin_clzreuse of call to __RBITreuse of pllmreuse of pllvcoreuse of pllpreuse of sysclockfreqreuse of call to HAL_RCC_GetSysClockFreqreuse of call to HAL_InitTickreuse of pll_configreuse of pwrclkchangedreuse of frequencyreuse of vcoinputreuse of saiclocksourcereuse of tmpreg0reuse of plli2susedreuse of pllsaiusedreuse of hsdramreuse of call to HAL_SDRAM_DMA_XferErrorCallbackreuse of call to HAL_SDRAM_DMA_XferCpltCallbackreuse of call to FMC_SDRAM_GetModeStatusreuse of call to FMC_SDRAM_SetAutoRefreshNumberreuse of call to FMC_SDRAM_ProgramRefreshRatereuse of call to FMC_SDRAM_SendCommandreuse of call to FMC_SDRAM_WriteProtection_Disablereuse of call to FMC_SDRAM_WriteProtection_Enablereuse of pSdramAddressreuse of psrcbuffreuse of pdestbuffreuse of psdramaddressreuse of call to HAL_SDRAM_RefreshErrorCallbackreuse of call to HAL_SDRAM_MspDeInitreuse of call to FMC_SDRAM_DeInitreuse of call to HAL_SDRAM_MspInitreuse of call to FMC_SDRAM_Initreuse of call to FMC_SDRAM_Timing_Initreuse of tmpsmcrreuse of tmpccmr2reuse of tmpccerreuse of tmpccmr1reuse of call to TIM_ETR_SetConfigreuse of call to TIM_TI1_ConfigInputStagereuse of call to TIM_TI2_ConfigInputStagereuse of tmpccmrxreuse of tmpcr2reuse of tmpcr1reuse of htimreuse of call to HAL_TIM_TriggerHalfCpltCallbackreuse of call to HAL_TIM_TriggerCallbackreuse of call to HAL_TIM_PeriodElapsedHalfCpltCallbackreuse of call to HAL_TIM_PeriodElapsedCallbackreuse of call to HAL_TIM_IC_CaptureHalfCpltCallbackreuse of call to HAL_TIM_IC_CaptureCallbackreuse of call to HAL_TIM_PWM_PulseFinishedHalfCpltCallbackreuse of call to HAL_TIM_PWM_PulseFinishedCallbackreuse of call to HAL_TIM_ErrorCallbackreuse of channel_statereuse of call to TIM_SlaveTimer_SetConfigreuse of call to TIM_ITRx_SetConfigreuse of call to HAL_TIM_DMABurst_MultiReadStartreuse of call to HAL_TIM_DMABurst_MultiWriteStartreuse of temp1reuse of call to TIM_OC1_SetConfigreuse of call to TIM_OC2_SetConfigreuse of call to TIM_TI1_SetConfigreuse of call to TIM_TI2_SetConfigreuse of call to TIM_OC3_SetConfigreuse of call to TIM_OC4_SetConfigreuse of call to TIM_OC5_SetConfigreuse of call to TIM_OC6_SetConfigreuse of call to TIM_TI3_SetConfigreuse of call to TIM_TI4_SetConfigreuse of itsourcereuse of call to HAL_TIM_OC_DelayElapsedCallbackreuse of call to HAL_TIMEx_BreakCallbackreuse of call to HAL_TIMEx_Break2Callbackreuse of call to HAL_TIMEx_CommutCallbackreuse of call to TIM_CCxChannelCmdreuse of channel_1_statereuse of channel_2_statereuse of complementary_channel_1_statereuse of complementary_channel_2_statereuse of call to HAL_TIM_Encoder_MspDeInitreuse of call to HAL_TIM_Encoder_MspInitreuse of call to TIM_Base_SetConfigreuse of call to HAL_TIM_OnePulse_MspDeInitreuse of call to HAL_TIM_OnePulse_MspInitreuse of complementary_channel_statereuse of call to HAL_TIM_IC_MspDeInitreuse of call to HAL_TIM_IC_MspInitreuse of call to HAL_TIM_PWM_MspDeInitreuse of call to HAL_TIM_PWM_MspInitreuse of call to HAL_TIM_OC_MspDeInitreuse of call to HAL_TIM_OC_MspInitreuse of call to HAL_TIM_Base_MspDeInitreuse of call to HAL_TIM_Base_MspInitreuse of call to HAL_TIMEx_CommutHalfCpltCallbackreuse of tmporxreuse of bkin_enable_maskreuse of bkin_polarity_maskreuse of bkin_enable_bitposreuse of bkin_polarity_bitposreuse of tmpbdtrreuse of input_channelreuse of call to TIM_CCxNChannelCmdreuse of call to HAL_TIMEx_HallSensor_MspDeInitreuse of OC_Configreuse of call to HAL_TIMEx_HallSensor_MspInitreuse of uhMaskreuse of uhdatareuse of valreuse of call to __STREXWreuse of call to __LDREXWreuse of call to HAL_UARTEx_RxEventCallbackreuse of call to HAL_UART_RxCpltCallbackreuse of call to HAL_UART_TxCpltCallbackreuse of huartreuse of call to HAL_UART_AbortReceiveCpltCallbackreuse of call to HAL_UART_AbortTransmitCpltCallbackreuse of call to HAL_UART_AbortCpltCallbackreuse of call to HAL_UART_ErrorCallbackreuse of gstatereuse of rxstatereuse of call to UART_EndTxTransferreuse of call to UART_EndRxTransferreuse of call to HAL_UART_RxHalfCpltCallbackreuse of call to HAL_UART_TxHalfCpltCallbackreuse of call to UART_WaitOnFlagUntilTimeoutreuse of brrtempreuse of clocksourcereuse of usartdivreuse of pclkreuse of call to HAL_RCC_GetPCLK1Freqreuse of call to HAL_RCC_GetPCLK2Freqreuse of temp2reuse of call to UART_CheckIdleStatereuse of cr1itsreuse of cr3itsreuse of errorflagsreuse of errorcodereuse of nb_remaining_rx_datareuse of nb_rx_datareuse of call to HAL_UARTEx_WakeupCallbackreuse of call to UART_EndTransmit_ITreuse of abortcpltreuse of call to UART_Start_Receive_DMAreuse of call to UART_Start_Receive_ITreuse of pdata8bitsreuse of pdata16bitsreuse of call to HAL_UART_MspDeInitreuse of call to HAL_UART_MspInitreuse of call to UART_AdvFeatureConfigreuse of call to UART_SetConfigreuse of tmprreuse of flashaccessreuse of btcr_regreuse of maskreuse of call to ustosbtreuse of _tvreuse of call to sbttousreuse of call to nstosbtreuse of _tsreuse of call to sbttonsreuse of sbreuse of nsreuse of _btreuse of _p1reuse of _p2reuse of _ureuse of call to _killreuse of DataIdxreuse of call to __io_getcharreuse of call to __io_putcharreuse of heap_endreuse of prev_heap_endreuse of min_stack_ptrreuse of iptxtreuse of call to sprintfreuse of row_pointerreuse of outbufferreuse of outsizereuse of call to jpeg_std_errorreuse of call to jpeg_CreateCompressreuse of call to jpeg_mem_destreuse of call to jpeg_set_defaultsreuse of call to jpeg_set_qualityreuse of call to jpeg_start_compressreuse of call to jpeg_write_scanlinesreuse of call to jpeg_finish_compressreuse of call to jpeg_destroy_compressreuse of call to pbuf_freereuse of ppStartreuse of ppEndreuse of preuse of call to SCB_InvalidateDCache_by_Addrreuse of call to memp_malloc_poolreuse of call to pbuf_alloced_customreuse of MACConfreuse of PHYLinkStatereuse of linkchangedreuse of speedreuse of duplexreuse of netifreuse of call to DP83848_GetLinkStatereuse of call to HAL_ETH_Stop_ITreuse of call to netif_set_downreuse of call to netif_set_link_downreuse of call to HAL_ETH_GetMACConfigreuse of call to HAL_ETH_SetMACConfigreuse of call to HAL_ETH_Start_ITreuse of call to netif_set_upreuse of call to netif_set_link_upreuse of call to osDelayreuse of call to HAL_ETH_WritePHYRegisterreuse of call to HAL_ETH_ReadPHYRegisterreuse of call to HAL_ETH_SetMDIOClockRangereuse of call to HAL_ETH_GetDMAErrorreuse of call to osSemaphoreReleasereuse of GPIO_InitStructurereuse of custom_pbufreuse of call to memp_free_poolreuse of call to printfreuse of call to low_level_initreuse of call to osSemaphoreWaitreuse of call to low_level_inputreuse of call to HAL_ETH_ReadDatareuse of qreuse of errvalreuse of Txbufferreuse of call to memsetreuse of call to pbuf_refreuse of call to HAL_ETH_Transmit_ITreuse of call to HAL_ETH_ReleaseTxPacketreuse of macaddressreuse of call to HAL_ETH_Initreuse of call to memp_init_poolreuse of call to xQueueGenericCreatereuse of os_thread_def_EthIfreuse of call to osThreadCreatereuse of call to DP83848_RegisterBusIOreuse of call to DP83848_Initreuse of call to BSP_LED_Onreuse of call to SCB_EnableICachereuse of call to SCB_EnableDCachereuse of RCC_ClkInitStructreuse of RCC_OscInitStructreuse of call to HAL_RCC_OscConfigreuse of call to Error_Handlerreuse of call to HAL_PWREx_EnableOverDrivereuse of call to HAL_RCC_ClockConfigreuse of MPU_InitStructreuse of call to HAL_MPU_Disablereuse of call to HAL_MPU_ConfigRegionreuse of call to HAL_MPU_Enablereuse of call to jpeg_encodereuse of ipaddrreuse of netmaskreuse of gwreuse of call to netif_addreuse of call to netif_set_defaultreuse of call to ethernet_link_status_updatedreuse of call to netif_set_link_callbackreuse of os_thread_def_EthLinkreuse of lcd_statusreuse of call to BSP_LCD_Initreuse of call to BSP_LCD_LayerDefaultInitreuse of call to BSP_LCD_Clearreuse of call to BSP_LCD_SetBackColorreuse of call to tcpip_initreuse of call to Netif_Configreuse of call to RTSP_Initreuse of os_semaphore_def_EncJpeg_SEMreuse of call to osSemaphoreCreatereuse of os_semaphore_def_RTPSend_SEMreuse of os_thread_def_img_Encreuse of call to osThreadTerminatereuse of call to MPU_Configreuse of call to CPU_CACHE_Enablereuse of call to HAL_Initreuse of call to SystemClock_Configreuse of call to BSP_LED_Initreuse of call to LCD_Configreuse of os_thread_def_Startreuse of call to osKernelStartreuse of res_statusreuse of call to RTP_Close_Connectionreuse of call to BSP_CAMERA_Stopreuse of call to BSP_CAMERA_HwResetreuse of call to lwip_closereuse of call to lwip_shutdownreuse of call to rtp_send_packetsreuse of rtphdrreuse of rtp_payloadreuse of rtp_payload_sizereuse of rtp_data_indexreuse of call to lwip_htonlreuse of call to memcpyreuse of call to lwip_sendtoreuse of call to lwip_htonsreuse of call to BSP_CAMERA_Initreuse of call to lwip_socketreuse of call to lwip_bindreuse of os_thread_def_Sndreuse of call to ipaddr_addrreuse of call to BSP_CAMERA_ContinuousStartreuse of call to RTP_Stopreuse of call to freereuse of call to strstrreuse of call to strncmpreuse of call to strlenreuse of call to strcatreuse of call to RTSP_SetSequencereuse of call to lwip_sendreuse of call to RTSP_RequireHeaderreuse of call to RTSP_SessionCheckreuse of call to RTP_Initreuse of call to mallocreuse of call to RTSP_TransportCheckreuse of call to RTSP_ResponseURLreuse of call to strncatreuse of localreuse of ToAddrreuse of toddrlenreuse of reception_bufferreuse of previous_statereuse of current_statereuse of call to RTSP_GetStatereuse of call to lwip_listenreuse of call to lwip_acceptreuse of call to lwip_recvreuse of call to RTSP_ResponseOptionsreuse of call to RTSP_ResponseDescribereuse of call to RTSP_ResponseSetupreuse of call to RTSP_ResponsePlayreuse of call to RTSP_ResponseTeardownreuse of call to RTSP_NotValidMethodreuse of call to RTSP_Stopreuse of call to sys_thread_newreuse of call to CAMERA_IO_Initreuse of call to CAMERA_IO_Writereuse of call to CAMERA_IO_Readreuse of value_tmpreuse of br_valuereuse of r_gainreuse of g_gainreuse of b_gainreuse of call to s5k5cag_ConvertValuereuse of call to CAMERA_Delayreuse of call to BSP_CAMERA_ErrorCallbackreuse of call to BSP_CAMERA_FrameEventCallbackreuse of call to BSP_CAMERA_VsyncEventCallbackreuse of call to BSP_CAMERA_LineEventCallbackreuse of hdma_evalreuse of call to HAL_DCMI_Stopreuse of call to BSP_CAMERA_PwrDownreuse of call to HAL_DCMI_Resumereuse of call to HAL_DCMI_Suspendreuse of call to HAL_DCMI_Start_DMAreuse of call to GetSizereuse of call to HAL_DCMI_DeInitreuse of call to BSP_CAMERA_MspDeInitreuse of phdcmireuse of call to s5k5cag_ReadIDreuse of call to BSP_CAMERA_MspInitreuse of call to HAL_DCMI_Initreuse of call to HAL_TIM_IRQHandlerreuse of call to HAL_IncTickreuse of clkconfigreuse of uwTimclockreuse of uwAPB1Prescalerreuse of uwPrescalerValuereuse of pFLatencyreuse of call to HAL_RCC_GetClockConfigreuse of call to HAL_TIM_Base_Initreuse of call to HAL_TIM_Base_Start_ITreuse of call to HAL_DCMI_IRQHandlerreuse of call to HAL_DMA_IRQHandlerreuse of call to HAL_ETH_IRQHandlerreuse of call to osSystickHandlerreuse of pllsourcereuse of _ptrreuse of call to __sputc_rreuse of call to __srget_rreuse of ... = ...reuse of call to __swbuf_rreuse of call to LCD_LOG_UpdateDisplayreuse of cntreuse of lengthreuse of call to BSP_LCD_DisplayStringAtLinereuse of cFontreuse of call to BSP_LCD_ClearStringLinereuse of call to LCD_LOG_DeInitreuse of unsigned charreuse of __uint8_treuse of uint8_treuse of uint8_t[3]reuse of DSI_IO_WriteCmdreuse of const uint8_treuse of const uint8_t[]reuse of uint8_t[2]reuse of unsigned shortreuse of __uint16_treuse of uint16_treuse of const uint16_treuse of const uint16_t[1]reuse of const uint16_t[3]reuse of unsigned longreuse of __uint32_treuse of uint32_treuse of const uint32_treuse of const uint32_t[4]reuse of HAL_ETH_ErrorCallbackreuse of HAL_ETH_RxCpltCallbackreuse of HAL_ETH_TxCpltCallbackreuse of HAL_ETH_TxFreeCallbackreuse of HAL_ETH_RxLinkCallbackreuse of HAL_ETH_RxAllocateCallbackreuse of HAL_ETH_MspInitreuse of HAL_TIM_PeriodElapsedCallbackreuse of u8_treuse of u8_t[6227]reuse of BSP_CAMERA_FrameEventCallbackreuse of uint8_t[7168]reuse of charreuse of const charreuse of const char[]reuse of uint8_t[57600]reuse of const uint16_t[2]reuse of const uint16_t[][2]reuse of const uint8_t[16]reuse of const uint8_t[8]reuse of (unnamed enum)reuse of FunctionalStatereuse of (unnamed class/struct/union)reuse of dp83848_Object_treuse of longreuse of __int32_treuse of int32_treuse of dp83848_IOCtx_treuse of ..(*)(..)reuse of dp83848_GetTick_Funcreuse of uint32_t *reuse of dp83848_ReadReg_Funcreuse of dp83848_WriteReg_Funcreuse of dp83848_DeInit_Funcreuse of dp83848_Init_Funcreuse of IOreuse of Is_Initializedreuse of DevAddrreuse of GetTickreuse of ReadRegreuse of WriteRegreuse of DeInitreuse of Initreuse of unsigned long *reuse of voidreuse of void *reuse of DP83848_GetITStatusreuse of dp83848_Object_t *reuse of struct <unnamed> *reuse of pObjreuse of Interruptreuse of DP83848_ClearITreuse of DP83848_DisableITreuse of DP83848_EnableITreuse of DP83848_DisableLoopbackModereuse of DP83848_EnableLoopbackModereuse of DP83848_SetLinkStatereuse of LinkStatereuse of DP83848_GetLinkStatereuse of DP83848_StartAutoNegoreuse of DP83848_EnablePowerDownModereuse of DP83848_DisablePowerDownModereuse of DP83848_DeInitreuse of DP83848_Initreuse of DP83848_RegisterBusIOreuse of dp83848_IOCtx_t *reuse of ioctxreuse of intreuse of unsigned intreuse of IDD_DrvTypeDefreuse of IO_DrvTypeDefreuse of TS_DrvTypeDefreuse of IDD_ConfigTypeDefreuse of IO_ModeTypedefreuse of MFX_IO_ReadMultiplereuse of Addrreuse of Regreuse of uint8_t *reuse of unsigned char *reuse of Bufferreuse of Lengthreuse of MFX_IO_Readreuse of MFX_IO_Writereuse of MFX_IO_Delayreuse of Delayreuse of MFX_IO_Wakeupreuse of MFX_IO_EnableWakeupPinreuse of MFX_IO_ITConfigreuse of MFX_IO_DeInitreuse of MFX_IO_Initreuse of IDD_dbgTypeDefreuse of IDD_SHUNT_USEDreuse of IDD_CAL_OFFSET_LSBreuse of IDD_CAL_OFFSET_MSBreuse of IDD_VALUE_LSBreuse of IDD_VALUE_MIDreuse of IDD_VALUE_MSBreuse of IDD_VDD_MIN_LSBreuse of IDD_VDD_MIN_MSBreuse of IDD_GAIN_LSBreuse of IDD_GAIN_MSBreuse of IDD_SHUNT4_LSBreuse of IDD_SHUNT4_MSBreuse of IDD_SHUNT3_LSBreuse of IDD_SHUNT3_MSBreuse of IDD_SHUNT2_LSBreuse of IDD_SHUNT2_MSBreuse of IDD_SHUNT1_LSBreuse of IDD_SHUNT1_MSBreuse of IDD_SHUNT0_LSBreuse of IDD_SHUNT0_MSBreuse of IDD_PRE_DELAYreuse of IDD_CTRLreuse of IRQ_PENDINGreuse of IRQ_SRC_ENreuse of IRQ_OUTreuse of ERROR_MSGreuse of ERROR_SRCreuse of SYS_CTRLreuse of mfxstm32l152_idd_drvreuse of mfxstm32l152_io_drvreuse of mfxstm32l152_ts_drvreuse of mfxstm32l152_WriteRegreuse of DeviceAddrreuse of RegAddrreuse of mfxstm32l152_ReadRegreuse of mfxstm32l152_Error_DisableITreuse of mfxstm32l152_Error_GetITStatusreuse of mfxstm32l152_Error_ClearITreuse of mfxstm32l152_Error_EnableITreuse of mfxstm32l152_Error_ReadMsgreuse of mfxstm32l152_Error_ReadSrcreuse of mfxstm32l152_IDD_DisableITreuse of mfxstm32l152_IDD_GetITStatusreuse of mfxstm32l152_IDD_ClearITreuse of mfxstm32l152_IDD_EnableITreuse of mfxstm32l152_IDD_GetShuntUsedreuse of mfxstm32l152_IDD_GetValuereuse of ReadValuereuse of mfxstm32l152_IDD_ConfigShuntNbLimitreuse of ShuntNbLimitreuse of mfxstm32l152_IDD_Configreuse of MfxIddConfigreuse of mfxstm32l152_IDD_Startreuse of mfxstm32l152_TS_ClearITreuse of mfxstm32l152_TS_ITStatusreuse of mfxstm32l152_TS_DisableITreuse of mfxstm32l152_TS_EnableITreuse of mfxstm32l152_TS_GetXYreuse of uint16_t *reuse of unsigned short *reuse of mfxstm32l152_TS_DetectTouchreuse of mfxstm32l152_TS_Startreuse of mfxstm32l152_IO_DisablePinITreuse of IO_Pinreuse of mfxstm32l152_IO_EnablePinITreuse of mfxstm32l152_IO_SetIrqEvtModereuse of Evtreuse of mfxstm32l152_IO_SetIrqTypeModereuse of Typereuse of mfxstm32l152_IO_DisableAFreuse of mfxstm32l152_IO_EnableAFreuse of mfxstm32l152_IO_InitPinreuse of Directionreuse of mfxstm32l152_IO_ClearITreuse of mfxstm32l152_IO_ITStatusreuse of mfxstm32l152_IO_DisableITreuse of mfxstm32l152_IO_EnableITreuse of mfxstm32l152_IO_ReadPinreuse of mfxstm32l152_IO_WritePinreuse of PinStatereuse of mfxstm32l152_IO_Configreuse of IO_Modereuse of mfxstm32l152_IO_Startreuse of mfxstm32l152_SetIrqOutPinTypereuse of mfxstm32l152_SetIrqOutPinPolarityreuse of Polarityreuse of mfxstm32l152_ClearGlobalITreuse of Sourcereuse of mfxstm32l152_GlobalITStatusreuse of mfxstm32l152_DisableITSourcereuse of mfxstm32l152_EnableITSourcereuse of mfxstm32l152_WakeUpreuse of mfxstm32l152_LowPowerreuse of mfxstm32l152_ReadFwVersionreuse of mfxstm32l152_ReadIDreuse of mfxstm32l152_Resetreuse of mfxstm32l152_DeInitreuse of mfxstm32l152_Initreuse of mfxstm32l152_reg24_setPinValuereuse of RegisterAddrreuse of PinPositionreuse of PinValuereuse of mfxstm32l152_ReleaseInstancereuse of mfxstm32l152reuse of unsigned char[3]reuse of mfxstm32l152_GetInstancereuse of ShuntNbUsedreuse of VrefMeasurementreuse of Calibrationreuse of PreDelayUnitreuse of PreDelayValuereuse of Shunt0Valuereuse of Shunt1Valuereuse of Shunt2Valuereuse of Shunt3Valuereuse of Shunt4Valuereuse of Shunt0StabDelayreuse of Shunt1StabDelayreuse of Shunt2StabDelayreuse of Shunt3StabDelayreuse of Shunt4StabDelayreuse of AmpliGainreuse of VddMinreuse of MeasureNbreuse of DeltaDelayUnitreuse of DeltaDelayValuereuse of ShuntNbOnBoardreuse of IO_MODE_OFFreuse of IO_MODE_ANALOGreuse of IO_MODE_INPUTreuse of IO_MODE_INPUT_PUreuse of IO_MODE_INPUT_PDreuse of IO_MODE_OUTPUTreuse of IO_MODE_OUTPUT_PP_PDreuse of IO_MODE_OUTPUT_PP_PUreuse of IO_MODE_OUTPUT_OD_PDreuse of IO_MODE_OUTPUT_OD_PUreuse of IO_MODE_IT_RISING_EDGEreuse of IO_MODE_IT_RISING_EDGE_PUreuse of IO_MODE_IT_RISING_EDGE_PDreuse of IO_MODE_IT_FALLING_EDGEreuse of IO_MODE_IT_FALLING_EDGE_PUreuse of IO_MODE_IT_FALLING_EDGE_PDreuse of IO_MODE_IT_LOW_LEVELreuse of IO_MODE_IT_LOW_LEVEL_PUreuse of IO_MODE_IT_LOW_LEVEL_PDreuse of IO_MODE_IT_HIGH_LEVELreuse of IO_MODE_IT_HIGH_LEVEL_PUreuse of IO_MODE_IT_HIGH_LEVEL_PDreuse of unsigned char[2]reuse of ReadIDreuse of Resetreuse of LowPowerreuse of WakeUpreuse of Startreuse of Configreuse of GetValuereuse of EnableITreuse of ClearITreuse of GetITStatusreuse of DisableITreuse of ErrorEnableITreuse of ErrorClearITreuse of ErrorGetITStatusreuse of ErrorDisableITreuse of ErrorGetSrcreuse of ErrorGetCodereuse of WritePinreuse of ReadPinreuse of ITStatusreuse of DetectTouchreuse of GetXYreuse of OTM8009A_ReadIDreuse of DSI_IO_ReadCmdreuse of OTM8009A_Initreuse of ColorCodingreuse of orientationreuse of ShortRegData1reuse of const uint8_t[2]reuse of const uint8_t *reuse of lcdRegData1reuse of const uint8_t[4]reuse of unsigned char[4]reuse of ShortRegData2reuse of lcdRegData2reuse of const uint8_t[3]reuse of ShortRegData3reuse of OTM8009A_IO_Delayreuse of ShortRegData4reuse of ShortRegData5reuse of ShortRegData6reuse of ShortRegData7reuse of ShortRegData8reuse of ShortRegData9reuse of ShortRegData10reuse of ShortRegData11reuse of ShortRegData12reuse of ShortRegData13reuse of ShortRegData14reuse of ShortRegData15reuse of ShortRegData16reuse of ShortRegData17reuse of ShortRegData18reuse of ShortRegData19reuse of lcdRegData5reuse of ShortRegData20reuse of ShortRegData21reuse of ShortRegData22reuse of ShortRegData23reuse of ShortRegData24reuse of ShortRegData25reuse of ShortRegData26reuse of ShortRegData27reuse of ShortRegData28reuse of lcdRegData6reuse of lcdRegData7reuse of const uint8_t[7]reuse of unsigned char[7]reuse of ShortRegData29reuse of lcdRegData8reuse of const uint8_t[15]reuse of unsigned char[15]reuse of ShortRegData30reuse of lcdRegData9reuse of ShortRegData31reuse of lcdRegData10reuse of const uint8_t[11]reuse of unsigned char[11]reuse of ShortRegData32reuse of ShortRegData46reuse of lcdRegData11reuse of ShortRegData33reuse of lcdRegData12reuse of unsigned char[16]reuse of lcdRegData13reuse of lcdRegData14reuse of lcdRegData15reuse of lcdRegData16reuse of ShortRegData34reuse of lcdRegData17reuse of ShortRegData35reuse of lcdRegData18reuse of lcdRegData19reuse of lcdRegData20reuse of lcdRegData21reuse of lcdRegData22reuse of lcdRegData23reuse of lcdRegData24reuse of ShortRegData47reuse of ShortRegData48reuse of ShortRegData49reuse of ShortRegData50reuse of ShortRegData51reuse of lcdRegData25reuse of lcdRegData3reuse of const uint8_t[17]reuse of unsigned char[17]reuse of lcdRegData4reuse of ShortRegData36reuse of ShortRegData37reuse of ShortRegData38reuse of ShortRegData39reuse of lcdRegData27reuse of const uint8_t[5]reuse of unsigned char[5]reuse of lcdRegData28reuse of ShortRegData40reuse of ShortRegData41reuse of ShortRegData42reuse of ShortRegData43reuse of ShortRegData44reuse of ShortRegData45reuse of Sizereuse of NbrParamsreuse of pParamsreuse of unsigned char[]reuse of IOE_ReadMultiplereuse of IOE_Readreuse of IOE_Writereuse of IOE_Delayreuse of IOE_ITConfigreuse of IOE_Initreuse of stmpe811_io_drvreuse of stmpe811_ts_drvreuse of stmpe811_TS_ClearITreuse of stmpe811_TS_ITStatusreuse of stmpe811_TS_DisableITreuse of stmpe811_TS_EnableITreuse of stmpe811_TS_GetXYreuse of stmpe811_TS_DetectTouchreuse of stmpe811_TS_Startreuse of stmpe811_IO_ClearITreuse of stmpe811_IO_ITStatusreuse of stmpe811_IO_DisablePinITreuse of stmpe811_IO_EnablePinITreuse of stmpe811_IO_DisableITreuse of stmpe811_IO_EnableITreuse of stmpe811_IO_ReadPinreuse of stmpe811_IO_WritePinreuse of stmpe811_IO_SetEdgeModereuse of Edgereuse of stmpe811_IO_DisableAFreuse of stmpe811_IO_EnableAFreuse of stmpe811_IO_InitPinreuse of stmpe811_IO_Configreuse of stmpe811_IO_Startreuse of stmpe811_ClearGlobalITreuse of stmpe811_ReadGITStatusreuse of stmpe811_GlobalITStatusreuse of stmpe811_SetITTypereuse of stmpe811_SetITPolarityreuse of stmpe811_DisableITSourcereuse of stmpe811_EnableITSourcereuse of stmpe811_DisableGlobalITreuse of stmpe811_EnableGlobalITreuse of stmpe811_ReadIDreuse of stmpe811_Resetreuse of stmpe811_Initreuse of stmpe811_GetInstancereuse of stmpe811reuse of uint8_t[4]reuse of JOYState_TypeDefreuse of JOYMode_TypeDefreuse of __UART_HandleTypeDefreuse of UART_HandleTypeDefreuse of COM_TypeDefreuse of Button_TypeDefreuse of ButtonMode_TypeDefreuse of Led_TypeDefreuse of COM1reuse of COM2reuse of JOY_NONEreuse of JOY_SELreuse of JOY_DOWNreuse of JOY_LEFTreuse of JOY_RIGHTreuse of JOY_UPreuse of JOY_MODE_GPIOreuse of JOY_MODE_EXTIreuse of BUTTON_MODE_GPIOreuse of BUTTON_MODE_EXTIreuse of BUTTON_WAKEUPreuse of BUTTON_TAMPERreuse of BUTTON_KEYreuse of LED1reuse of LED_GREENreuse of LED2reuse of LED_ORANGEreuse of LED3reuse of LED_REDreuse of LED4reuse of LED_BLUEreuse of BSP_JOY_GetStatereuse of BSP_JOY_DeInitreuse of BSP_JOY_Initreuse of JoyModereuse of BSP_POTENTIOMETER_GetLevelreuse of BSP_POTENTIOMETER_Initreuse of BSP_COM_DeInitreuse of COMreuse of UART_HandleTypeDef *reuse of __UART_HandleTypeDef *reuse of BSP_COM_Initreuse of BSP_PB_GetStatereuse of Buttonreuse of BSP_PB_DeInitreuse of BSP_PB_Initreuse of ButtonModereuse of BSP_LED_Togglereuse of Ledreuse of BSP_LED_Offreuse of BSP_LED_Onreuse of BSP_LED_DeInitreuse of BSP_LED_Initreuse of BSP_GetVersionreuse of IO_MODE_OUTPUT_ODreuse of IO_MODE_OUTPUT_PPreuse of IO_PinStatereuse of IO_PIN_RESETreuse of IO_PIN_SETreuse of BSP_IO_PinStateTypeDefreuse of BSP_IO_TogglePinreuse of IoPinreuse of BSP_IO_ReadPinreuse of BSP_IO_WritePinreuse of BSP_IO_ConfigPinreuse of IoModereuse of BSP_IO_ITClearPinreuse of IO_Pins_To_Clearreuse of BSP_IO_ITClearreuse of BSP_IO_ITGetStatusreuse of BSP_IO_ConfigIrqOutPinreuse of IoIrqOutPinPolarityreuse of IoIrqOutPinTypereuse of BSP_IO_DeInitreuse of BSP_IO_Initreuse of IO_StatusTypeDefreuse of IO_OKreuse of IO_ERRORreuse of IO_TIMEOUTreuse of BSP_IO_PIN_RESETreuse of BSP_IO_PIN_SETreuse of HAL_StatusTypeDefreuse of IRQn_Typereuse of GPIO_InitTypeDefreuse of ADC_ChannelConfTypeDefreuse of ADC_HandleTypeDefreuse of __I2C_HandleTypeDefreuse of I2C_HandleTypeDefreuse of GPIO_TypeDefreuse of USART_TypeDefreuse of HAL_Delayreuse of TS_IO_Delayreuse of TS_IO_WriteMultiplereuse of I2Cx_WriteMultiplereuse of TS_IO_ReadMultiplereuse of I2Cx_ReadMultiplereuse of TS_IO_Readreuse of I2Cx_Readreuse of TS_IO_Writereuse of I2Cx_Writereuse of TS_IO_Initreuse of I2Cx_Initreuse of EEPROM_IO_IsDeviceReadyreuse of DevAddressreuse of Trialsreuse of I2Cx_IsDeviceReadyreuse of EEPROM_IO_ReadDatareuse of MemAddressreuse of pBufferreuse of BufferSizereuse of EEPROM_IO_WriteDatareuse of EEPROM_IO_Initreuse of CAMERA_Delayreuse of CAMERA_IO_Readreuse of CAMERA_IO_Writereuse of CAMERA_IO_Initreuse of AUDIO_IO_Delayreuse of AUDIO_IO_Readreuse of AUDIO_IO_Writereuse of AUDIO_IO_DeInitreuse of AUDIO_IO_Initreuse of volatile uint32_treuse of RCC_TypeDefreuse of RCC_TypeDef *reuse of AHB1ENRreuse of APB2ENRreuse of Pinreuse of Pullreuse of Speedreuse of Modereuse of HAL_GPIO_Initreuse of GPIO_TypeDef *reuse of GPIO_InitTypeDef *reuse of HAL_NVIC_SetPriorityreuse of EXTI9_5_IRQnreuse of HAL_NVIC_EnableIRQreuse of IOE_WriteMultiplereuse of I2Cx_Errorreuse of HAL_I2C_DeInitreuse of I2C_HandleTypeDef *reuse of __I2C_HandleTypeDef *reuse of hEvalI2creuse of HAL_I2C_IsDeviceReadyreuse of HAL_OKreuse of HAL_I2C_Mem_Writereuse of HAL_I2C_Mem_Readreuse of HAL_I2C_GetStatereuse of HAL_I2C_StateTypeDefreuse of const I2C_HandleTypeDefreuse of const I2C_HandleTypeDef *reuse of HAL_I2C_STATE_RESETreuse of I2C_TypeDefreuse of I2C_TypeDef *reuse of Instancereuse of I2C_InitTypeDefreuse of Timingreuse of OwnAddress1reuse of AddressingModereuse of DualAddressModereuse of OwnAddress2reuse of GeneralCallModereuse of NoStretchModereuse of I2Cx_MspInitreuse of HAL_I2C_Initreuse of Alternatereuse of APB1ENRreuse of APB1RSTRreuse of I2C1_EV_IRQnreuse of I2C1_ER_IRQnreuse of HAL_ADC_Startreuse of ADC_HandleTypeDef *reuse of hEvalADCreuse of HAL_ADC_PollForConversionreuse of HAL_ADC_GetValuereuse of ADC_TypeDefreuse of ADC_TypeDef *reuse of HAL_ADC_DeInitreuse of ADC_InitTypeDefreuse of ClockPrescalerreuse of Resolutionreuse of DataAlignreuse of ScanConvModereuse of DISABLEreuse of EOCSelectionreuse of ContinuousConvModereuse of NbrOfConversionreuse of DiscontinuousConvModereuse of NbrOfDiscConversionreuse of ExternalTrigConvreuse of ExternalTrigConvEdgereuse of DMAContinuousRequestsreuse of HAL_ADC_Initreuse of Channelreuse of Rankreuse of SamplingTimereuse of Offsetreuse of HAL_ADC_ConfigChannelreuse of ADC_ChannelConfTypeDef *reuse of USART_TypeDef *reuse of COM_USARTreuse of USART_TypeDef *[1]reuse of struct <unnamed> *[1]reuse of USART_TypeDef **reuse of struct <unnamed> **reuse of HAL_UART_DeInitreuse of COM_TX_PINreuse of unsigned short[1]reuse of const uint16_t *reuse of COM_TX_AFreuse of COM_TX_PORTreuse of GPIO_TypeDef *[1]reuse of GPIO_TypeDef **reuse of COM_RX_PINreuse of COM_RX_AFreuse of COM_RX_PORTreuse of HAL_UART_Initreuse of HAL_GPIO_ReadPinreuse of GPIO_PinStatereuse of BUTTON_PORTreuse of GPIO_TypeDef *[3]reuse of struct <unnamed> *[3]reuse of BUTTON_PINreuse of unsigned short[3]reuse of HAL_NVIC_DisableIRQreuse of BUTTON_IRQnreuse of HAL_GPIO_DeInitreuse of HAL_GPIO_TogglePinreuse of GPIO_PORTreuse of GPIO_TypeDef *[4]reuse of struct <unnamed> *[4]reuse of GPIO_PINreuse of unsigned long[4]reuse of const uint32_t *reuse of HAL_GPIO_WritePinreuse of GPIO_PIN_SETreuse of GPIO_PIN_RESETreuse of EXTI15_10_IRQnreuse of IoDrvreuse of IO_DrvTypeDef *reuse of mfxstm32l152Identifierreuse of HAL_LockTypeDefreuse of HAL_UNLOCKEDreuse of HAL_LOCKEDreuse of HAL_ERRORreuse of HAL_BUSYreuse of HAL_TIMEOUTreuse of SDRAM_HandleTypeDefreuse of FMC_SDRAM_CommandTypeDefreuse of BSP_SDRAM_MspDeInitreuse of SDRAM_HandleTypeDef *reuse of Paramsreuse of BSP_SDRAM_MspInitreuse of BSP_SDRAM_Sendcmdreuse of FMC_SDRAM_CommandTypeDef *reuse of SdramCmdreuse of BSP_SDRAM_WriteData_DMAreuse of uwStartAddressreuse of uwDataSizereuse of BSP_SDRAM_WriteDatareuse of BSP_SDRAM_ReadData_DMAreuse of BSP_SDRAM_ReadDatareuse of BSP_SDRAM_Initialization_sequencereuse of RefreshCountreuse of BSP_SDRAM_DeInitreuse of BSP_SDRAM_Initreuse of _tFontreuse of sFONTreuse of Heightreuse of Widthreuse of tablereuse of Font8reuse of Font12reuse of Font16reuse of Font20reuse of Font24reuse of wint_treuse of char *reuse of signed intreuse of _ssize_treuse of long longreuse of _off64_treuse of _off_treuse of unsigned long longreuse of __uint64_treuse of __va_listreuse of __useconds_treuse of __suseconds_treuse of __nlink_treuse of __nl_itemreuse of __socklen_treuse of __sa_family_treuse of __timer_treuse of __clockid_treuse of __int_least64_treuse of __time_treuse of __clock_treuse of _iconv_treuse of _mbstate_treuse of __valuereuse of __countreuse of __wchbreuse of __wchreuse of __ssize_treuse of __size_treuse of _fpos_treuse of __key_treuse of __loff_treuse of __off_treuse of __mode_treuse of __ino_treuse of __id_treuse of __gid_treuse of __uid_treuse of shortreuse of __dev_treuse of __pid_treuse of __fsfilcnt_treuse of __fsblkcnt_treuse of __blksize_treuse of __blkcnt_treuse of __lockreuse of __lock *reuse of _LOCK_Treuse of __retarget_lock_release_recursivereuse of lockreuse of __retarget_lock_releasereuse of __retarget_lock_try_acquire_recursivereuse of __retarget_lock_try_acquirereuse of __retarget_lock_acquire_recursivereuse of __retarget_lock_acquirereuse of __retarget_lock_close_recursivereuse of __retarget_lock_closereuse of __retarget_lock_init_recursivereuse of _LOCK_T *reuse of __lock **reuse of __retarget_lock_initreuse of __assert_funcreuse of const char *reuse of (unnamed parameter 0)reuse of (unnamed parameter 1)reuse of (unnamed parameter 2)reuse of (unnamed parameter 3)reuse of __assertreuse of _atexitreuse of _reentreuse of __sFILE_fakereuse of _misc_reentreuse of __sFILEreuse of __FILEreuse of _gluereuse of __tmreuse of _rand48reuse of _mprecreuse of __locale_treuse of _Bigintreuse of _flock_treuse of __sbufreuse of _on_exit_argsreuse of __ULongreuse of _reclaim_reentreuse of _reent *reuse of __sinitreuse of _datareuse of _lbfsizereuse of _bfreuse of _filereuse of _flagsreuse of _wreuse of _rreuse of _preuse of _signal_bufreuse of _miscreuse of __sfreuse of __sgluereuse of _sig_funcreuse of _asctime_bufreuse of _localtime_bufreuse of _r48reuse of _cvtbufreuse of _cvtlenreuse of _gamma_signgamreuse of __cleanupreuse of _mpreuse of _localereuse of _unspecified_locale_inforeuse of __sdidinitreuse of _emergencyreuse of _increuse of _stderrreuse of _stdoutreuse of _stdinreuse of _errnoreuse of _wcsrtombs_statereuse of _wcrtomb_statereuse of _mbsrtowcs_statereuse of _mbrtowc_statereuse of _mbrlen_statereuse of _getdate_errreuse of _l64a_bufreuse of _mbtowc_statereuse of _wctomb_statereuse of _mblen_statereuse of _strtok_lastreuse of _iobsreuse of _niobsreuse of _nextreuse of _rand_nextreuse of _addreuse of _multreuse of _seedreuse of _freelistreuse of _p5sreuse of _result_kreuse of _resultreuse of _flags2reuse of _mbstatereuse of _lockreuse of _offsetreuse of _blksizereuse of _lbreuse of _nbufreuse of _ubufreuse of _urreuse of _upreuse of _ubreuse of _closereuse of _seekreuse of _writereuse of _readreuse of _cookiereuse of _sizereuse of _basereuse of _on_exit_args_ptrreuse of _fnsreuse of _indreuse of _is_cxareuse of _fntypesreuse of _dso_handlereuse of _fnargsreuse of __tm_isdstreuse of __tm_ydayreuse of __tm_wdayreuse of __tm_yearreuse of __tm_monreuse of __tm_mdayreuse of __tm_hourreuse of __tm_minreuse of __tm_secreuse of _xreuse of _wdsreuse of _signreuse of _maxwdsreuse of _kreuse of _misc_reent *reuse of char[8]reuse of __FILE *reuse of __sFILE *reuse of _glue *reuse of ..(**)(..)reuse of __tm *reuse of _rand48 *reuse of _mprec *reuse of _Bigint *reuse of _Bigint **reuse of __locale_t *reuse of unsigned char[1]reuse of _on_exit_args *reuse of ..(*[32])(..)reuse of _atexit *reuse of void *[32]reuse of __ULong[1]reuse of unsigned long[1]reuse of _global_atexitreuse of _global_impure_ptrreuse of _reent *constreuse of _impure_ptrreuse of __sf_fake_stderrreuse of const __sFILE_fakereuse of __sf_fake_stdoutreuse of __sf_fake_stdinreuse of locale_treuse of size_treuse of strncasecmp_lreuse of strcasecmp_lreuse of strncasecmpreuse of strcasecmpreuse of rindexreuse of flsllreuse of flslreuse of flsreuse of ffsllreuse of ffslreuse of ffsreuse of explicit_bzeroreuse of bzeroreuse of bcopyreuse of const voidreuse of const void *reuse of bcmpreuse of strsignalreuse of __signoreuse of struprreuse of strlwrreuse of strnstrreuse of strsepreuse of char **reuse of strnlenreuse of strlcpyreuse of strlcatreuse of _strerror_rreuse of int *reuse of strerror_rreuse of _strndup_rreuse of strndupreuse of _strdup_rreuse of strdupreuse of stpncpyreuse of char *__restrict__reuse of const char *__restrict__reuse of stpcpyreuse of memccpyreuse of void *__restrict__reuse of const void *__restrict__reuse of timingsafe_memcmpreuse of timingsafe_bcmpreuse of strtok_rreuse of char **__restrict__reuse of strxfrm_lreuse of strerror_lreuse of strcoll_lreuse of strxfrmreuse of strtokreuse of strstrreuse of strspnreuse of strrchrreuse of strpbrkreuse of strncpyreuse of strncmpreuse of strncatreuse of strlenreuse of strerrorreuse of strcspnreuse of strcpyreuse of strcollreuse of strcmpreuse of strchrreuse of strcatreuse of memsetreuse of memmovereuse of memcpyreuse of memcmpreuse of memchrreuse of __DMA2D_HandleTypeDefreuse of DMA2D_HandleTypeDefreuse of Pointreuse of Point *reuse of pPointreuse of Text_AlignModeTypdefreuse of LCD_OrientationTypeDefreuse of __int16_treuse of int16_treuse of LCD_ORIENTATION_PORTRAITreuse of LCD_ORIENTATION_LANDSCAPEreuse of LCD_ORIENTATION_INVALIDreuse of CENTER_MODEreuse of RIGHT_MODEreuse of LEFT_MODEreuse of LCD_DrawPropTypeDefreuse of pFontreuse of BackColorreuse of TextColorreuse of sFONT *reuse of _tFont *reuse of hdma2d_evalreuse of BSP_LCD_SetBrightnessreuse of BrightnessValuereuse of BSP_LCD_DisplayOnreuse of BSP_LCD_DisplayOffreuse of BSP_LCD_FillEllipsereuse of Xposreuse of Yposreuse of XRadiusreuse of YRadiusreuse of BSP_LCD_FillPolygonreuse of Pointsreuse of PointCountreuse of BSP_LCD_FillCirclereuse of Radiusreuse of BSP_LCD_FillRectreuse of BSP_LCD_DrawBitmapreuse of pbmpreuse of BSP_LCD_DrawEllipsereuse of BSP_LCD_DrawPolygonreuse of BSP_LCD_DrawCirclereuse of BSP_LCD_DrawRectreuse of BSP_LCD_DrawLinereuse of x1reuse of y1reuse of x2reuse of y2reuse of BSP_LCD_DrawVLinereuse of BSP_LCD_DrawHLinereuse of BSP_LCD_DisplayCharreuse of Asciireuse of BSP_LCD_DisplayStringAtreuse of Textreuse of BSP_LCD_DisplayStringAtLinereuse of Linereuse of BSP_LCD_ClearStringLinereuse of BSP_LCD_Clearreuse of Colorreuse of BSP_LCD_DrawPixelreuse of RGB_Codereuse of BSP_LCD_ReadPixelreuse of BSP_LCD_GetFontreuse of BSP_LCD_SetFontreuse of fontsreuse of BSP_LCD_GetBackColorreuse of BSP_LCD_SetBackColorreuse of BSP_LCD_GetTextColorreuse of BSP_LCD_SetTextColorreuse of BSP_LCD_SetLayerVisiblereuse of LayerIndexreuse of Statereuse of BSP_LCD_SelectLayerreuse of BSP_LCD_SetLayerWindowreuse of BSP_LCD_ResetColorKeyingreuse of BSP_LCD_SetColorKeyingreuse of RGBValuereuse of BSP_LCD_SetLayerAddressreuse of BSP_LCD_SetTransparencyreuse of Transparencyreuse of BSP_LCD_LayerDefaultInitreuse of FB_Addressreuse of BSP_LCD_SetYSizereuse of imageHeightPixelsreuse of BSP_LCD_SetXSizereuse of imageWidthPixelsreuse of BSP_LCD_GetYSizereuse of BSP_LCD_GetXSizereuse of BSP_LCD_Resetreuse of BSP_LCD_MspInitreuse of BSP_LCD_MspDeInitreuse of BSP_LCD_InitExreuse of BSP_LCD_Initreuse of Font24_Tablereuse of const uint8_t[6840]reuse of unsigned char[6840]reuse of Font20_Tablereuse of const uint8_t[3800]reuse of unsigned char[3800]reuse of Font16_Tablereuse of const uint8_t[3040]reuse of unsigned char[3040]reuse of Font12_Tablereuse of const uint8_t[1140]reuse of unsigned char[1140]reuse of Font8_Tablereuse of const uint8_t[760]reuse of unsigned char[760]reuse of RCC_PeriphCLKInitTypeDefreuse of DSI_PLLInitTypeDefreuse of DSI_HandleTypeDefreuse of LTDC_HandleTypeDefreuse of DSI_VidCfgTypeDefreuse of LL_ConvertLineToARGB8888reuse of pSrcreuse of pDstreuse of xSizereuse of ColorModereuse of DMA2D_InitTypeDefreuse of OutputOffsetreuse of DMA2D_LayerCfgTypeDefreuse of DMA2D_LayerCfgTypeDef[2]reuse of struct <unnamed>[2]reuse of LayerCfgreuse of DMA2D_LayerCfgTypeDef *reuse of AlphaModereuse of InputAlphareuse of InputOffsetreuse of DMA2D_TypeDefreuse of DMA2D_TypeDef *reuse of HAL_DMA2D_Initreuse of DMA2D_HandleTypeDef *reuse of __DMA2D_HandleTypeDef *reuse of HAL_DMA2D_ConfigLayerreuse of HAL_DMA2D_Startreuse of HAL_DMA2D_PollForTransferreuse of LL_FillBufferreuse of ySizereuse of OffLinereuse of ColorIndexreuse of FillTrianglereuse of /* configSUPPORT_STATIC_ALLOCATION */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateCountingStatic( UBaseType_t uxMaxCount, UBaseType_t uxInitialCount, StaticSemaphore_t *pxSemaphoreBuffer )</pre>
 *
 * Creates a new counting semaphore instance, and returns a handle by which the
 * new counting semaphore can be referenced.
 *
 * In many usage scenarios it is faster and more memory efficient to use a
 * direct to task notification in place of a counting semaphore!
 * http://www.freertos.org/RTOS-task-notifications.html
 *
 * Internally, within the FreeRTOS implementation, counting semaphores use a
 * block of memory, in which the counting semaphore structure is stored.  If a
 * counting semaphore is created using xSemaphoreCreateCounting() then the
 * required memory is automatically dynamically allocated inside the
 * xSemaphoreCreateCounting() function.  (see
 * http://www.freertos.org/a00111.html).  If a counting semaphore is created
 * using xSemaphoreCreateCountingStatic() then the application writer must
 * provide the memory.  xSemaphoreCreateCountingStatic() therefore allows a
 * counting semaphore to be created without using any dynamic memory allocation.
 *
 * Counting semaphores are typically used for two things:
 *
 * 1) Counting events.
 *
 *    In this usage scenario an event handler will 'give' a semaphore each time
 *    an event occurs (incrementing the semaphore count value), and a handler
 *    task will 'take' a semaphore each time it processes an event
 *    (decrementing the semaphore count value).  The count value is therefore
 *    the difference between the number of events that have occurred and the
 *    number that have been processed.  In this case it is desirable for the
 *    initial count value to be zero.
 *
 * 2) Resource management.
 *
 *    In this usage scenario the count value indicates the number of resources
 *    available.  To obtain control of a resource a task must first obtain a
 *    semaphore - decrementing the semaphore count value.  When the count value
 *    reaches zero there are no free resources.  When a task finishes with the
 *    resource it 'gives' the semaphore back - incrementing the semaphore count
 *    value.  In this case it is desirable for the initial count value to be
 *    equal to the maximum count value, indicating that all resources are free.
 *
 * @param uxMaxCount The maximum count value that can be reached.  When the
 *        semaphore reaches this value it can no longer be 'given'.
 *
 * @param uxInitialCount The count value assigned to the semaphore when it is
 *        created.
 *
 * @param pxSemaphoreBuffer Must point to a variable of type StaticSemaphore_t,
 * which will then be used to hold the semaphore's data structure, removing the
 * need for the memory to be allocated dynamically.
 *
 * @return If the counting semaphore was successfully created then a handle to
 * the created counting semaphore is returned.  If pxSemaphoreBuffer was NULL
 * then NULL is returned.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore;
 StaticSemaphore_t xSemaphoreBuffer;

 void vATask( void * pvParameters )
 {
 SemaphoreHandle_t xSemaphore = NULL;

    // Counting semaphore cannot be used before they have been created.  Create
    // a counting semaphore using xSemaphoreCreateCountingStatic().  The max
    // value to which the semaphore can count is 10, and the initial value
    // assigned to the count will be 0.  The address of xSemaphoreBuffer is
    // passed in and will be used to hold the semaphore structure, so no dynamic
    // memory allocation will be used.
    xSemaphore = xSemaphoreCreateCounting( 10, 0, &xSemaphoreBuffer );

    // No memory allocation was attempted so xSemaphore cannot be NULL, so there
    // is no need to check its value.
 }
 </pre>
 * \defgroup xSemaphoreCreateCountingStatic xSemaphoreCreateCountingStatic
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateCounting( UBaseType_t uxMaxCount, UBaseType_t uxInitialCount )</pre>
 *
 * Creates a new counting semaphore instance, and returns a handle by which the
 * new counting semaphore can be referenced.
 *
 * In many usage scenarios it is faster and more memory efficient to use a
 * direct to task notification in place of a counting semaphore!
 * http://www.freertos.org/RTOS-task-notifications.html
 *
 * Internally, within the FreeRTOS implementation, counting semaphores use a
 * block of memory, in which the counting semaphore structure is stored.  If a
 * counting semaphore is created using xSemaphoreCreateCounting() then the
 * required memory is automatically dynamically allocated inside the
 * xSemaphoreCreateCounting() function.  (see
 * http://www.freertos.org/a00111.html).  If a counting semaphore is created
 * using xSemaphoreCreateCountingStatic() then the application writer can
 * instead optionally provide the memory that will get used by the counting
 * semaphore.  xSemaphoreCreateCountingStatic() therefore allows a counting
 * semaphore to be created without using any dynamic memory allocation.
 *
 * Counting semaphores are typically used for two things:
 *
 * 1) Counting events.
 *
 *    In this usage scenario an event handler will 'give' a semaphore each time
 *    an event occurs (incrementing the semaphore count value), and a handler
 *    task will 'take' a semaphore each time it processes an event
 *    (decrementing the semaphore count value).  The count value is therefore
 *    the difference between the number of events that have occurred and the
 *    number that have been processed.  In this case it is desirable for the
 *    initial count value to be zero.
 *
 * 2) Resource management.
 *
 *    In this usage scenario the count value indicates the number of resources
 *    available.  To obtain control of a resource a task must first obtain a
 *    semaphore - decrementing the semaphore count value.  When the count value
 *    reaches zero there are no free resources.  When a task finishes with the
 *    resource it 'gives' the semaphore back - incrementing the semaphore count
 *    value.  In this case it is desirable for the initial count value to be
 *    equal to the maximum count value, indicating that all resources are free.
 *
 * @param uxMaxCount The maximum count value that can be reached.  When the
 *        semaphore reaches this value it can no longer be 'given'.
 *
 * @param uxInitialCount The count value assigned to the semaphore when it is
 *        created.
 *
 * @return Handle to the created semaphore.  Null if the semaphore could not be
 *         created.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore;

 void vATask( void * pvParameters )
 {
 SemaphoreHandle_t xSemaphore = NULL;

    // Semaphore cannot be used before a call to xSemaphoreCreateCounting().
    // The max value to which the semaphore can count should be 10, and the
    // initial value assigned to the count should be 0.
    xSemaphore = xSemaphoreCreateCounting( 10, 0 );

    if( xSemaphore != NULL )
    {
        // The semaphore was created successfully.
        // The semaphore can now be used.
    }
 }
 </pre>
 * \defgroup xSemaphoreCreateCounting xSemaphoreCreateCounting
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateRecursiveMutexStatic( StaticSemaphore_t *pxMutexBuffer )</pre>
 *
 * Creates a new recursive mutex type semaphore instance, and returns a handle
 * by which the new recursive mutex can be referenced.
 *
 * Internally, within the FreeRTOS implementation, recursive mutexs use a block
 * of memory, in which the mutex structure is stored.  If a recursive mutex is
 * created using xSemaphoreCreateRecursiveMutex() then the required memory is
 * automatically dynamically allocated inside the
 * xSemaphoreCreateRecursiveMutex() function.  (see
 * http://www.freertos.org/a00111.html).  If a recursive mutex is created using
 * xSemaphoreCreateRecursiveMutexStatic() then the application writer must
 * provide the memory that will get used by the mutex.
 * xSemaphoreCreateRecursiveMutexStatic() therefore allows a recursive mutex to
 * be created without using any dynamic memory allocation.
 *
 * Mutexes created using this macro can be accessed using the
 * xSemaphoreTakeRecursive() and xSemaphoreGiveRecursive() macros.  The
 * xSemaphoreTake() and xSemaphoreGive() macros must not be used.
 *
 * A mutex used recursively can be 'taken' repeatedly by the owner. The mutex
 * doesn't become available again until the owner has called
 * xSemaphoreGiveRecursive() for each successful 'take' request.  For example,
 * if a task successfully 'takes' the same mutex 5 times then the mutex will
 * not be available to any other task until it has also  'given' the mutex back
 * exactly five times.
 *
 * This type of semaphore uses a priority inheritance mechanism so a task
 * 'taking' a semaphore MUST ALWAYS 'give' the semaphore back once the
 * semaphore it is no longer required.
 *
 * Mutex type semaphores cannot be used from within interrupt service routines.
 *
 * See xSemaphoreCreateBinary() for an alternative implementation that can be
 * used for pure synchronisation (where one task or interrupt always 'gives' the
 * semaphore and another always 'takes' the semaphore) and from within interrupt
 * service routines.
 *
 * @param pxMutexBuffer Must point to a variable of type StaticSemaphore_t,
 * which will then be used to hold the recursive mutex's data structure,
 * removing the need for the memory to be allocated dynamically.
 *
 * @return If the recursive mutex was successfully created then a handle to the
 * created recursive mutex is returned.  If pxMutexBuffer was NULL then NULL is
 * returned.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore;
 StaticSemaphore_t xMutexBuffer;

 void vATask( void * pvParameters )
 {
    // A recursive semaphore cannot be used before it is created.  Here a
    // recursive mutex is created using xSemaphoreCreateRecursiveMutexStatic().
    // The address of xMutexBuffer is passed into the function, and will hold
    // the mutexes data structures - so no dynamic memory allocation will be
    // attempted.
    xSemaphore = xSemaphoreCreateRecursiveMutexStatic( &xMutexBuffer );

    // As no dynamic memory allocation was performed, xSemaphore cannot be NULL,
    // so there is no need to check it.
 }
 </pre>
 * \defgroup xSemaphoreCreateRecursiveMutexStatic xSemaphoreCreateRecursiveMutexStatic
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateRecursiveMutex( void )</pre>
 *
 * Creates a new recursive mutex type semaphore instance, and returns a handle
 * by which the new recursive mutex can be referenced.
 *
 * Internally, within the FreeRTOS implementation, recursive mutexs use a block
 * of memory, in which the mutex structure is stored.  If a recursive mutex is
 * created using xSemaphoreCreateRecursiveMutex() then the required memory is
 * automatically dynamically allocated inside the
 * xSemaphoreCreateRecursiveMutex() function.  (see
 * http://www.freertos.org/a00111.html).  If a recursive mutex is created using
 * xSemaphoreCreateRecursiveMutexStatic() then the application writer must
 * provide the memory that will get used by the mutex.
 * xSemaphoreCreateRecursiveMutexStatic() therefore allows a recursive mutex to
 * be created without using any dynamic memory allocation.
 *
 * Mutexes created using this macro can be accessed using the
 * xSemaphoreTakeRecursive() and xSemaphoreGiveRecursive() macros.  The
 * xSemaphoreTake() and xSemaphoreGive() macros must not be used.
 *
 * A mutex used recursively can be 'taken' repeatedly by the owner. The mutex
 * doesn't become available again until the owner has called
 * xSemaphoreGiveRecursive() for each successful 'take' request.  For example,
 * if a task successfully 'takes' the same mutex 5 times then the mutex will
 * not be available to any other task until it has also  'given' the mutex back
 * exactly five times.
 *
 * This type of semaphore uses a priority inheritance mechanism so a task
 * 'taking' a semaphore MUST ALWAYS 'give' the semaphore back once the
 * semaphore it is no longer required.
 *
 * Mutex type semaphores cannot be used from within interrupt service routines.
 *
 * See xSemaphoreCreateBinary() for an alternative implementation that can be
 * used for pure synchronisation (where one task or interrupt always 'gives' the
 * semaphore and another always 'takes' the semaphore) and from within interrupt
 * service routines.
 *
 * @return xSemaphore Handle to the created mutex semaphore.  Should be of type
 * SemaphoreHandle_t.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore;

 void vATask( void * pvParameters )
 {
    // Semaphore cannot be used before a call to xSemaphoreCreateMutex().
    // This is a macro so pass the variable in directly.
    xSemaphore = xSemaphoreCreateRecursiveMutex();

    if( xSemaphore != NULL )
    {
        // The semaphore was created successfully.
        // The semaphore can now be used.
    }
 }
 </pre>
 * \defgroup xSemaphoreCreateRecursiveMutex xSemaphoreCreateRecursiveMutex
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateMutexStatic( StaticSemaphore_t *pxMutexBuffer )</pre>
 *
 * Creates a new mutex type semaphore instance, and returns a handle by which
 * the new mutex can be referenced.
 *
 * Internally, within the FreeRTOS implementation, mutex semaphores use a block
 * of memory, in which the mutex structure is stored.  If a mutex is created
 * using xSemaphoreCreateMutex() then the required memory is automatically
 * dynamically allocated inside the xSemaphoreCreateMutex() function.  (see
 * http://www.freertos.org/a00111.html).  If a mutex is created using
 * xSemaphoreCreateMutexStatic() then the application writer must provided the
 * memory.  xSemaphoreCreateMutexStatic() therefore allows a mutex to be created
 * without using any dynamic memory allocation.
 *
 * Mutexes created using this function can be accessed using the xSemaphoreTake()
 * and xSemaphoreGive() macros.  The xSemaphoreTakeRecursive() and
 * xSemaphoreGiveRecursive() macros must not be used.
 *
 * This type of semaphore uses a priority inheritance mechanism so a task
 * 'taking' a semaphore MUST ALWAYS 'give' the semaphore back once the
 * semaphore it is no longer required.
 *
 * Mutex type semaphores cannot be used from within interrupt service routines.
 *
 * See xSemaphoreCreateBinary() for an alternative implementation that can be
 * used for pure synchronisation (where one task or interrupt always 'gives' the
 * semaphore and another always 'takes' the semaphore) and from within interrupt
 * service routines.
 *
 * @param pxMutexBuffer Must point to a variable of type StaticSemaphore_t,
 * which will be used to hold the mutex's data structure, removing the need for
 * the memory to be allocated dynamically.
 *
 * @return If the mutex was successfully created then a handle to the created
 * mutex is returned.  If pxMutexBuffer was NULL then NULL is returned.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore;
 StaticSemaphore_t xMutexBuffer;

 void vATask( void * pvParameters )
 {
    // A mutex cannot be used before it has been created.  xMutexBuffer is
    // into xSemaphoreCreateMutexStatic() so no dynamic memory allocation is
    // attempted.
    xSemaphore = xSemaphoreCreateMutexStatic( &xMutexBuffer );

    // As no dynamic memory allocation was performed, xSemaphore cannot be NULL,
    // so there is no need to check it.
 }
 </pre>
 * \defgroup xSemaphoreCreateMutexStatic xSemaphoreCreateMutexStatic
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateMutex( void )</pre>
 *
 * Creates a new mutex type semaphore instance, and returns a handle by which
 * the new mutex can be referenced.
 *
 * Internally, within the FreeRTOS implementation, mutex semaphores use a block
 * of memory, in which the mutex structure is stored.  If a mutex is created
 * using xSemaphoreCreateMutex() then the required memory is automatically
 * dynamically allocated inside the xSemaphoreCreateMutex() function.  (see
 * http://www.freertos.org/a00111.html).  If a mutex is created using
 * xSemaphoreCreateMutexStatic() then the application writer must provided the
 * memory.  xSemaphoreCreateMutexStatic() therefore allows a mutex to be created
 * without using any dynamic memory allocation.
 *
 * Mutexes created using this function can be accessed using the xSemaphoreTake()
 * and xSemaphoreGive() macros.  The xSemaphoreTakeRecursive() and
 * xSemaphoreGiveRecursive() macros must not be used.
 *
 * This type of semaphore uses a priority inheritance mechanism so a task
 * 'taking' a semaphore MUST ALWAYS 'give' the semaphore back once the
 * semaphore it is no longer required.
 *
 * Mutex type semaphores cannot be used from within interrupt service routines.
 *
 * See xSemaphoreCreateBinary() for an alternative implementation that can be
 * used for pure synchronisation (where one task or interrupt always 'gives' the
 * semaphore and another always 'takes' the semaphore) and from within interrupt
 * service routines.
 *
 * @return If the mutex was successfully created then a handle to the created
 * semaphore is returned.  If there was not enough heap to allocate the mutex
 * data structures then NULL is returned.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore;

 void vATask( void * pvParameters )
 {
    // Semaphore cannot be used before a call to xSemaphoreCreateMutex().
    // This is a macro so pass the variable in directly.
    xSemaphore = xSemaphoreCreateMutex();

    if( xSemaphore != NULL )
    {
        // The semaphore was created successfully.
        // The semaphore can now be used.
    }
 }
 </pre>
 * \defgroup xSemaphoreCreateMutex xSemaphoreCreateMutex
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>
 xSemaphoreTakeFromISR(
                          SemaphoreHandle_t xSemaphore,
                          BaseType_t *pxHigherPriorityTaskWoken
                      )</pre>
 *
 * <i>Macro</i> to  take a semaphore from an ISR.  The semaphore must have
 * previously been created with a call to xSemaphoreCreateBinary() or
 * xSemaphoreCreateCounting().
 *
 * Mutex type semaphores (those created using a call to xSemaphoreCreateMutex())
 * must not be used with this macro.
 *
 * This macro can be used from an ISR, however taking a semaphore from an ISR
 * is not a common operation.  It is likely to only be useful when taking a
 * counting semaphore when an interrupt is obtaining an object from a resource
 * pool (when the semaphore count indicates the number of resources available).
 *
 * @param xSemaphore A handle to the semaphore being taken.  This is the
 * handle returned when the semaphore was created.
 *
 * @param pxHigherPriorityTaskWoken xSemaphoreTakeFromISR() will set
 * *pxHigherPriorityTaskWoken to pdTRUE if taking the semaphore caused a task
 * to unblock, and the unblocked task has a priority higher than the currently
 * running task.  If xSemaphoreTakeFromISR() sets this value to pdTRUE then
 * a context switch should be requested before the interrupt is exited.
 *
 * @return pdTRUE if the semaphore was successfully taken, otherwise
 * pdFALSE
 */reuse of /**
 * semphr. h
 * <pre>
 xSemaphoreGiveFromISR(
                          SemaphoreHandle_t xSemaphore,
                          BaseType_t *pxHigherPriorityTaskWoken
                      )</pre>
 *
 * <i>Macro</i> to  release a semaphore.  The semaphore must have previously been
 * created with a call to xSemaphoreCreateBinary() or xSemaphoreCreateCounting().
 *
 * Mutex type semaphores (those created using a call to xSemaphoreCreateMutex())
 * must not be used with this macro.
 *
 * This macro can be used from an ISR.
 *
 * @param xSemaphore A handle to the semaphore being released.  This is the
 * handle returned when the semaphore was created.
 *
 * @param pxHigherPriorityTaskWoken xSemaphoreGiveFromISR() will set
 * *pxHigherPriorityTaskWoken to pdTRUE if giving the semaphore caused a task
 * to unblock, and the unblocked task has a priority higher than the currently
 * running task.  If xSemaphoreGiveFromISR() sets this value to pdTRUE then
 * a context switch should be requested before the interrupt is exited.
 *
 * @return pdTRUE if the semaphore was successfully given, otherwise errQUEUE_FULL.
 *
 * Example usage:
 <pre>
 \#define LONG_TIME 0xffff
 \#define TICKS_TO_WAIT	10
 SemaphoreHandle_t xSemaphore = NULL;

 // Repetitive task.
 void vATask( void * pvParameters )
 {
    for( ;; )
    {
        // We want this task to run every 10 ticks of a timer.  The semaphore
        // was created before this task was started.

        // Block waiting for the semaphore to become available.
        if( xSemaphoreTake( xSemaphore, LONG_TIME ) == pdTRUE )
        {
            // It is time to execute.

            // ...

            // We have finished our task.  Return to the top of the loop where
            // we will block on the semaphore until it is time to execute
            // again.  Note when using the semaphore for synchronisation with an
			// ISR in this manner there is no need to 'give' the semaphore back.
        }
    }
 }

 // Timer ISR
 void vTimerISR( void * pvParameters )
 {
 static uint8_t ucLocalTickCount = 0;
 static BaseType_t xHigherPriorityTaskWoken;

    // A timer tick has occurred.

    // ... Do other time functions.

    // Is it time for vATask () to run?
	xHigherPriorityTaskWoken = pdFALSE;
    ucLocalTickCount++;
    if( ucLocalTickCount >= TICKS_TO_WAIT )
    {
        // Unblock the task by releasing the semaphore.
        xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );

        // Reset the count so we release the semaphore again in 10 ticks time.
        ucLocalTickCount = 0;
    }

    if( xHigherPriorityTaskWoken != pdFALSE )
    {
        // We can force a context switch here.  Context switching from an
        // ISR uses port specific syntax.  Check the demo task for your port
        // to find the syntax required.
    }
 }
 </pre>
 * \defgroup xSemaphoreGiveFromISR xSemaphoreGiveFromISR
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>xSemaphoreGiveRecursive( SemaphoreHandle_t xMutex )</pre>
 *
 * <i>Macro</i> to recursively release, or 'give', a mutex type semaphore.
 * The mutex must have previously been created using a call to
 * xSemaphoreCreateRecursiveMutex();
 *
 * configUSE_RECURSIVE_MUTEXES must be set to 1 in FreeRTOSConfig.h for this
 * macro to be available.
 *
 * This macro must not be used on mutexes created using xSemaphoreCreateMutex().
 *
 * A mutex used recursively can be 'taken' repeatedly by the owner. The mutex
 * doesn't become available again until the owner has called
 * xSemaphoreGiveRecursive() for each successful 'take' request.  For example,
 * if a task successfully 'takes' the same mutex 5 times then the mutex will
 * not be available to any other task until it has also  'given' the mutex back
 * exactly five times.
 *
 * @param xMutex A handle to the mutex being released, or 'given'.  This is the
 * handle returned by xSemaphoreCreateMutex();
 *
 * @return pdTRUE if the semaphore was given.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xMutex = NULL;

 // A task that creates a mutex.
 void vATask( void * pvParameters )
 {
    // Create the mutex to guard a shared resource.
    xMutex = xSemaphoreCreateRecursiveMutex();
 }

 // A task that uses the mutex.
 void vAnotherTask( void * pvParameters )
 {
    // ... Do other things.

    if( xMutex != NULL )
    {
        // See if we can obtain the mutex.  If the mutex is not available
        // wait 10 ticks to see if it becomes free.
        if( xSemaphoreTakeRecursive( xMutex, ( TickType_t ) 10 ) == pdTRUE )
        {
            // We were able to obtain the mutex and can now access the
            // shared resource.

            // ...
            // For some reason due to the nature of the code further calls to
			// xSemaphoreTakeRecursive() are made on the same mutex.  In real
			// code these would not be just sequential calls as this would make
			// no sense.  Instead the calls are likely to be buried inside
			// a more complex call structure.
            xSemaphoreTakeRecursive( xMutex, ( TickType_t ) 10 );
            xSemaphoreTakeRecursive( xMutex, ( TickType_t ) 10 );

            // The mutex has now been 'taken' three times, so will not be
			// available to another task until it has also been given back
			// three times.  Again it is unlikely that real code would have
			// these calls sequentially, it would be more likely that the calls
			// to xSemaphoreGiveRecursive() would be called as a call stack
			// unwound.  This is just for demonstrative purposes.
            xSemaphoreGiveRecursive( xMutex );
			xSemaphoreGiveRecursive( xMutex );
			xSemaphoreGiveRecursive( xMutex );

			// Now the mutex can be taken by other tasks.
        }
        else
        {
            // We could not obtain the mutex and can therefore not access
            // the shared resource safely.
        }
    }
 }
 </pre>
 * \defgroup xSemaphoreGiveRecursive xSemaphoreGiveRecursive
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>xSemaphoreGive( SemaphoreHandle_t xSemaphore )</pre>
 *
 * <i>Macro</i> to release a semaphore.  The semaphore must have previously been
 * created with a call to xSemaphoreCreateBinary(), xSemaphoreCreateMutex() or
 * xSemaphoreCreateCounting(). and obtained using sSemaphoreTake().
 *
 * This macro must not be used from an ISR.  See xSemaphoreGiveFromISR () for
 * an alternative which can be used from an ISR.
 *
 * This macro must also not be used on semaphores created using
 * xSemaphoreCreateRecursiveMutex().
 *
 * @param xSemaphore A handle to the semaphore being released.  This is the
 * handle returned when the semaphore was created.
 *
 * @return pdTRUE if the semaphore was released.  pdFALSE if an error occurred.
 * Semaphores are implemented using queues.  An error can occur if there is
 * no space on the queue to post a message - indicating that the
 * semaphore was not first obtained correctly.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore = NULL;

 void vATask( void * pvParameters )
 {
    // Create the semaphore to guard a shared resource.
    xSemaphore = vSemaphoreCreateBinary();

    if( xSemaphore != NULL )
    {
        if( xSemaphoreGive( xSemaphore ) != pdTRUE )
        {
            // We would expect this call to fail because we cannot give
            // a semaphore without first "taking" it!
        }

        // Obtain the semaphore - don't block if the semaphore is not
        // immediately available.
        if( xSemaphoreTake( xSemaphore, ( TickType_t ) 0 ) )
        {
            // We now have the semaphore and can access the shared resource.

            // ...

            // We have finished accessing the shared resource so can free the
            // semaphore.
            if( xSemaphoreGive( xSemaphore ) != pdTRUE )
            {
                // We would not expect this call to fail because we must have
                // obtained the semaphore to get here.
            }
        }
    }
 }
 </pre>
 * \defgroup xSemaphoreGive xSemaphoreGive
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * xSemaphoreTakeRecursive(
 *                          SemaphoreHandle_t xMutex,
 *                          TickType_t xBlockTime
 *                        )
 *
 * <i>Macro</i> to recursively obtain, or 'take', a mutex type semaphore.
 * The mutex must have previously been created using a call to
 * xSemaphoreCreateRecursiveMutex();
 *
 * configUSE_RECURSIVE_MUTEXES must be set to 1 in FreeRTOSConfig.h for this
 * macro to be available.
 *
 * This macro must not be used on mutexes created using xSemaphoreCreateMutex().
 *
 * A mutex used recursively can be 'taken' repeatedly by the owner. The mutex
 * doesn't become available again until the owner has called
 * xSemaphoreGiveRecursive() for each successful 'take' request.  For example,
 * if a task successfully 'takes' the same mutex 5 times then the mutex will
 * not be available to any other task until it has also  'given' the mutex back
 * exactly five times.
 *
 * @param xMutex A handle to the mutex being obtained.  This is the
 * handle returned by xSemaphoreCreateRecursiveMutex();
 *
 * @param xBlockTime The time in ticks to wait for the semaphore to become
 * available.  The macro portTICK_PERIOD_MS can be used to convert this to a
 * real time.  A block time of zero can be used to poll the semaphore.  If
 * the task already owns the semaphore then xSemaphoreTakeRecursive() will
 * return immediately no matter what the value of xBlockTime.
 *
 * @return pdTRUE if the semaphore was obtained.  pdFALSE if xBlockTime
 * expired without the semaphore becoming available.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xMutex = NULL;

 // A task that creates a mutex.
 void vATask( void * pvParameters )
 {
    // Create the mutex to guard a shared resource.
    xMutex = xSemaphoreCreateRecursiveMutex();
 }

 // A task that uses the mutex.
 void vAnotherTask( void * pvParameters )
 {
    // ... Do other things.

    if( xMutex != NULL )
    {
        // See if we can obtain the mutex.  If the mutex is not available
        // wait 10 ticks to see if it becomes free.
        if( xSemaphoreTakeRecursive( xSemaphore, ( TickType_t ) 10 ) == pdTRUE )
        {
            // We were able to obtain the mutex and can now access the
            // shared resource.

            // ...
            // For some reason due to the nature of the code further calls to
            // xSemaphoreTakeRecursive() are made on the same mutex.  In real
            // code these would not be just sequential calls as this would make
            // no sense.  Instead the calls are likely to be buried inside
            // a more complex call structure.
            xSemaphoreTakeRecursive( xMutex, ( TickType_t ) 10 );
            xSemaphoreTakeRecursive( xMutex, ( TickType_t ) 10 );

            // The mutex has now been 'taken' three times, so will not be
            // available to another task until it has also been given back
            // three times.  Again it is unlikely that real code would have
            // these calls sequentially, but instead buried in a more complex
            // call structure.  This is just for illustrative purposes.
            xSemaphoreGiveRecursive( xMutex );
            xSemaphoreGiveRecursive( xMutex );
            xSemaphoreGiveRecursive( xMutex );

            // Now the mutex can be taken by other tasks.
        }
        else
        {
            // We could not obtain the mutex and can therefore not access
            // the shared resource safely.
        }
    }
 }
 </pre>
 * \defgroup xSemaphoreTakeRecursive xSemaphoreTakeRecursive
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>xSemaphoreTake(
 *                   SemaphoreHandle_t xSemaphore,
 *                   TickType_t xBlockTime
 *               )</pre>
 *
 * <i>Macro</i> to obtain a semaphore.  The semaphore must have previously been
 * created with a call to xSemaphoreCreateBinary(), xSemaphoreCreateMutex() or
 * xSemaphoreCreateCounting().
 *
 * @param xSemaphore A handle to the semaphore being taken - obtained when
 * the semaphore was created.
 *
 * @param xBlockTime The time in ticks to wait for the semaphore to become
 * available.  The macro portTICK_PERIOD_MS can be used to convert this to a
 * real time.  A block time of zero can be used to poll the semaphore.  A block
 * time of portMAX_DELAY can be used to block indefinitely (provided
 * INCLUDE_vTaskSuspend is set to 1 in FreeRTOSConfig.h).
 *
 * @return pdTRUE if the semaphore was obtained.  pdFALSE
 * if xBlockTime expired without the semaphore becoming available.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore = NULL;

 // A task that creates a semaphore.
 void vATask( void * pvParameters )
 {
    // Create the semaphore to guard a shared resource.
    xSemaphore = xSemaphoreCreateBinary();
 }

 // A task that uses the semaphore.
 void vAnotherTask( void * pvParameters )
 {
    // ... Do other things.

    if( xSemaphore != NULL )
    {
        // See if we can obtain the semaphore.  If the semaphore is not available
        // wait 10 ticks to see if it becomes free.
        if( xSemaphoreTake( xSemaphore, ( TickType_t ) 10 ) == pdTRUE )
        {
            // We were able to obtain the semaphore and can now access the
            // shared resource.

            // ...

            // We have finished accessing the shared resource.  Release the
            // semaphore.
            xSemaphoreGive( xSemaphore );
        }
        else
        {
            // We could not obtain the semaphore and can therefore not access
            // the shared resource safely.
        }
    }
 }
 </pre>
 * \defgroup xSemaphoreTake xSemaphoreTake
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateBinaryStatic( StaticSemaphore_t *pxSemaphoreBuffer )</pre>
 *
 * Creates a new binary semaphore instance, and returns a handle by which the
 * new semaphore can be referenced.
 *
 * NOTE: In many usage scenarios it is faster and more memory efficient to use a
 * direct to task notification in place of a binary semaphore!
 * http://www.freertos.org/RTOS-task-notifications.html
 *
 * Internally, within the FreeRTOS implementation, binary semaphores use a block
 * of memory, in which the semaphore structure is stored.  If a binary semaphore
 * is created using xSemaphoreCreateBinary() then the required memory is
 * automatically dynamically allocated inside the xSemaphoreCreateBinary()
 * function.  (see http://www.freertos.org/a00111.html).  If a binary semaphore
 * is created using xSemaphoreCreateBinaryStatic() then the application writer
 * must provide the memory.  xSemaphoreCreateBinaryStatic() therefore allows a
 * binary semaphore to be created without using any dynamic memory allocation.
 *
 * This type of semaphore can be used for pure synchronisation between tasks or
 * between an interrupt and a task.  The semaphore need not be given back once
 * obtained, so one task/interrupt can continuously 'give' the semaphore while
 * another continuously 'takes' the semaphore.  For this reason this type of
 * semaphore does not use a priority inheritance mechanism.  For an alternative
 * that does use priority inheritance see xSemaphoreCreateMutex().
 *
 * @param pxSemaphoreBuffer Must point to a variable of type StaticSemaphore_t,
 * which will then be used to hold the semaphore's data structure, removing the
 * need for the memory to be allocated dynamically.
 *
 * @return If the semaphore is created then a handle to the created semaphore is
 * returned.  If pxSemaphoreBuffer is NULL then NULL is returned.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore = NULL;
 StaticSemaphore_t xSemaphoreBuffer;

 void vATask( void * pvParameters )
 {
    // Semaphore cannot be used before a call to xSemaphoreCreateBinary().
    // The semaphore's data structures will be placed in the xSemaphoreBuffer
    // variable, the address of which is passed into the function.  The
    // function's parameter is not NULL, so the function will not attempt any
    // dynamic memory allocation, and therefore the function will not return
    // return NULL.
    xSemaphore = xSemaphoreCreateBinary( &xSemaphoreBuffer );

    // Rest of task code goes here.
 }
 </pre>
 * \defgroup xSemaphoreCreateBinaryStatic xSemaphoreCreateBinaryStatic
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>SemaphoreHandle_t xSemaphoreCreateBinary( void )</pre>
 *
 * Creates a new binary semaphore instance, and returns a handle by which the
 * new semaphore can be referenced.
 *
 * In many usage scenarios it is faster and more memory efficient to use a
 * direct to task notification in place of a binary semaphore!
 * http://www.freertos.org/RTOS-task-notifications.html
 *
 * Internally, within the FreeRTOS implementation, binary semaphores use a block
 * of memory, in which the semaphore structure is stored.  If a binary semaphore
 * is created using xSemaphoreCreateBinary() then the required memory is
 * automatically dynamically allocated inside the xSemaphoreCreateBinary()
 * function.  (see http://www.freertos.org/a00111.html).  If a binary semaphore
 * is created using xSemaphoreCreateBinaryStatic() then the application writer
 * must provide the memory.  xSemaphoreCreateBinaryStatic() therefore allows a
 * binary semaphore to be created without using any dynamic memory allocation.
 *
 * The old vSemaphoreCreateBinary() macro is now deprecated in favour of this
 * xSemaphoreCreateBinary() function.  Note that binary semaphores created using
 * the vSemaphoreCreateBinary() macro are created in a state such that the
 * first call to 'take' the semaphore would pass, whereas binary semaphores
 * created using xSemaphoreCreateBinary() are created in a state such that the
 * the semaphore must first be 'given' before it can be 'taken'.
 *
 * This type of semaphore can be used for pure synchronisation between tasks or
 * between an interrupt and a task.  The semaphore need not be given back once
 * obtained, so one task/interrupt can continuously 'give' the semaphore while
 * another continuously 'takes' the semaphore.  For this reason this type of
 * semaphore does not use a priority inheritance mechanism.  For an alternative
 * that does use priority inheritance see xSemaphoreCreateMutex().
 *
 * @return Handle to the created semaphore, or NULL if the memory required to
 * hold the semaphore's data structures could not be allocated.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore = NULL;

 void vATask( void * pvParameters )
 {
    // Semaphore cannot be used before a call to xSemaphoreCreateBinary().
    // This is a macro so pass the variable in directly.
    xSemaphore = xSemaphoreCreateBinary();

    if( xSemaphore != NULL )
    {
        // The semaphore was created successfully.
        // The semaphore can now be used.
    }
 }
 </pre>
 * \defgroup xSemaphoreCreateBinary xSemaphoreCreateBinary
 * \ingroup Semaphores
 */reuse of /**
 * semphr. h
 * <pre>vSemaphoreCreateBinary( SemaphoreHandle_t xSemaphore )</pre>
 *
 * In many usage scenarios it is faster and more memory efficient to use a
 * direct to task notification in place of a binary semaphore!
 * http://www.freertos.org/RTOS-task-notifications.html
 *
 * This old vSemaphoreCreateBinary() macro is now deprecated in favour of the
 * xSemaphoreCreateBinary() function.  Note that binary semaphores created using
 * the vSemaphoreCreateBinary() macro are created in a state such that the
 * first call to 'take' the semaphore would pass, whereas binary semaphores
 * created using xSemaphoreCreateBinary() are created in a state such that the
 * the semaphore must first be 'given' before it can be 'taken'.
 *
 * <i>Macro</i> that implements a semaphore by using the existing queue mechanism.
 * The queue length is 1 as this is a binary semaphore.  The data size is 0
 * as we don't want to actually store any data - we just want to know if the
 * queue is empty or full.
 *
 * This type of semaphore can be used for pure synchronisation between tasks or
 * between an interrupt and a task.  The semaphore need not be given back once
 * obtained, so one task/interrupt can continuously 'give' the semaphore while
 * another continuously 'takes' the semaphore.  For this reason this type of
 * semaphore does not use a priority inheritance mechanism.  For an alternative
 * that does use priority inheritance see xSemaphoreCreateMutex().
 *
 * @param xSemaphore Handle to the created semaphore.  Should be of type SemaphoreHandle_t.
 *
 * Example usage:
 <pre>
 SemaphoreHandle_t xSemaphore = NULL;

 void vATask( void * pvParameters )
 {
    // Semaphore cannot be used before a call to vSemaphoreCreateBinary ().
    // This is a macro so pass the variable in directly.
    vSemaphoreCreateBinary( xSemaphore );

    if( xSemaphore != NULL )
    {
        // The semaphore was created successfully.
        // The semaphore can now be used.
    }
 }
 </pre>
 * \defgroup vSemaphoreCreateBinary vSemaphoreCreateBinary
 * \ingroup Semaphores
 */reuse of /*
 * FreeRTOS Kernel V10.2.1
 * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of
 * this software and associated documentation files (the "Software"), to deal in
 * the Software without restriction, including without limitation the rights to
 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
 * the Software, and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * http://www.FreeRTOS.org
 * http://aws.amazon.com/freertos
 *
 * 1 tab == 4 spaces!
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/FreeRTOS/Source/include/event_groups.hreuse of #include "timers.h"reuse of type mentionreuse of declaration of EventBits_treuse of declaration of EventGroupHandle_treuse of declaration of EventGroupDef_treuse of #define xEventGroupGetBits(xEventGroup) xEventGroupClearBits( xEventGroup, 0 )reuse of #define EVENT_GROUPS_Hreuse of #ifndef EVENT_GROUPS_Hreuse of #ifndef INC_FREERTOS_Hreuse of #endifreuse of #ifdef __cplusplusreuse of #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )reuse of #if ( configSUPPORT_STATIC_ALLOCATION == 1 )reuse of #if ( configUSE_TRACE_FACILITY == 1 )reuse of #elsereuse of #if (configUSE_TRACE_FACILITY == 1)reuse of declaration of vEventGroupSetNumberreuse of declaration of xEventGroupreuse of declaration of uxEventGroupNumberreuse of declaration of uxEventGroupGetNumberreuse of declaration of vEventGroupClearBitsCallbackreuse of declaration of pvEventGroupreuse of declaration of ulBitsToClearreuse of declaration of vEventGroupSetBitsCallbackreuse of declaration of ulBitsToSetreuse of declaration of vEventGroupDeletereuse of declaration of xEventGroupGetBitsFromISRreuse of declaration of xEventGroupSyncreuse of declaration of uxBitsToSetreuse of declaration of uxBitsToWaitForreuse of declaration of xTicksToWaitreuse of declaration of xEventGroupSetBitsFromISRreuse of declaration of pxHigherPriorityTaskWokenreuse of declaration of xEventGroupSetBitsreuse of declaration of xEventGroupClearBitsFromISRreuse of declaration of uxBitsToClearreuse of declaration of xEventGroupClearBitsreuse of declaration of xEventGroupWaitBitsreuse of declaration of xClearOnExitreuse of declaration of xWaitForAllBitsreuse of declaration of xEventGroupCreatereuse of /* EVENT_GROUPS_H */reuse of /* For internal use only. */reuse of /**
 * event_groups.h
 *<pre>
	void xEventGroupDelete( EventGroupHandle_t xEventGroup );
 </pre>
 *
 * Delete an event group that was previously created by a call to
 * xEventGroupCreate().  Tasks that are blocked on the event group will be
 * unblocked and obtain 0 as the event group's value.
 *
 * @param xEventGroup The event group being deleted.
 */reuse of /**
 * event_groups.h
 *<pre>
	EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup );
 </pre>
 *
 * A version of xEventGroupGetBits() that can be called from an ISR.
 *
 * @param xEventGroup The event group being queried.
 *
 * @return The event group bits at the time xEventGroupGetBitsFromISR() was called.
 *
 * \defgroup xEventGroupGetBitsFromISR xEventGroupGetBitsFromISR
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
	EventBits_t xEventGroupGetBits( EventGroupHandle_t xEventGroup );
 </pre>
 *
 * Returns the current value of the bits in an event group.  This function
 * cannot be used from an interrupt.
 *
 * @param xEventGroup The event group being queried.
 *
 * @return The event group bits at the time xEventGroupGetBits() was called.
 *
 * \defgroup xEventGroupGetBits xEventGroupGetBits
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
	EventBits_t xEventGroupSync(	EventGroupHandle_t xEventGroup,
									const EventBits_t uxBitsToSet,
									const EventBits_t uxBitsToWaitFor,
									TickType_t xTicksToWait );
 </pre>
 *
 * Atomically set bits within an event group, then wait for a combination of
 * bits to be set within the same event group.  This functionality is typically
 * used to synchronise multiple tasks, where each task has to wait for the other
 * tasks to reach a synchronisation point before proceeding.
 *
 * This function cannot be used from an interrupt.
 *
 * The function will return before its block time expires if the bits specified
 * by the uxBitsToWait parameter are set, or become set within that time.  In
 * this case all the bits specified by uxBitsToWait will be automatically
 * cleared before the function returns.
 *
 * @param xEventGroup The event group in which the bits are being tested.  The
 * event group must have previously been created using a call to
 * xEventGroupCreate().
 *
 * @param uxBitsToSet The bits to set in the event group before determining
 * if, and possibly waiting for, all the bits specified by the uxBitsToWait
 * parameter are set.
 *
 * @param uxBitsToWaitFor A bitwise value that indicates the bit or bits to test
 * inside the event group.  For example, to wait for bit 0 and bit 2 set
 * uxBitsToWaitFor to 0x05.  To wait for bits 0 and bit 1 and bit 2 set
 * uxBitsToWaitFor to 0x07.  Etc.
 *
 * @param xTicksToWait The maximum amount of time (specified in 'ticks') to wait
 * for all of the bits specified by uxBitsToWaitFor to become set.
 *
 * @return The value of the event group at the time either the bits being waited
 * for became set, or the block time expired.  Test the return value to know
 * which bits were set.  If xEventGroupSync() returned because its timeout
 * expired then not all the bits being waited for will be set.  If
 * xEventGroupSync() returned because all the bits it was waiting for were
 * set then the returned value is the event group value before any bits were
 * automatically cleared.
 *
 * Example usage:
 <pre>
 // Bits used by the three tasks.
 #define TASK_0_BIT		( 1 << 0 )
 #define TASK_1_BIT		( 1 << 1 )
 #define TASK_2_BIT		( 1 << 2 )

 #define ALL_SYNC_BITS ( TASK_0_BIT | TASK_1_BIT | TASK_2_BIT )

 // Use an event group to synchronise three tasks.  It is assumed this event
 // group has already been created elsewhere.
 EventGroupHandle_t xEventBits;

 void vTask0( void *pvParameters )
 {
 EventBits_t uxReturn;
 TickType_t xTicksToWait = 100 / portTICK_PERIOD_MS;

	 for( ;; )
	 {
		// Perform task functionality here.

		// Set bit 0 in the event flag to note this task has reached the
		// sync point.  The other two tasks will set the other two bits defined
		// by ALL_SYNC_BITS.  All three tasks have reached the synchronisation
		// point when all the ALL_SYNC_BITS are set.  Wait a maximum of 100ms
		// for this to happen.
		uxReturn = xEventGroupSync( xEventBits, TASK_0_BIT, ALL_SYNC_BITS, xTicksToWait );

		if( ( uxReturn & ALL_SYNC_BITS ) == ALL_SYNC_BITS )
		{
			// All three tasks reached the synchronisation point before the call
			// to xEventGroupSync() timed out.
		}
	}
 }

 void vTask1( void *pvParameters )
 {
	 for( ;; )
	 {
		// Perform task functionality here.

		// Set bit 1 in the event flag to note this task has reached the
		// synchronisation point.  The other two tasks will set the other two
		// bits defined by ALL_SYNC_BITS.  All three tasks have reached the
		// synchronisation point when all the ALL_SYNC_BITS are set.  Wait
		// indefinitely for this to happen.
		xEventGroupSync( xEventBits, TASK_1_BIT, ALL_SYNC_BITS, portMAX_DELAY );

		// xEventGroupSync() was called with an indefinite block time, so
		// this task will only reach here if the syncrhonisation was made by all
		// three tasks, so there is no need to test the return value.
	 }
 }

 void vTask2( void *pvParameters )
 {
	 for( ;; )
	 {
		// Perform task functionality here.

		// Set bit 2 in the event flag to note this task has reached the
		// synchronisation point.  The other two tasks will set the other two
		// bits defined by ALL_SYNC_BITS.  All three tasks have reached the
		// synchronisation point when all the ALL_SYNC_BITS are set.  Wait
		// indefinitely for this to happen.
		xEventGroupSync( xEventBits, TASK_2_BIT, ALL_SYNC_BITS, portMAX_DELAY );

		// xEventGroupSync() was called with an indefinite block time, so
		// this task will only reach here if the syncrhonisation was made by all
		// three tasks, so there is no need to test the return value.
	}
 }

 </pre>
 * \defgroup xEventGroupSync xEventGroupSync
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken );
 </pre>
 *
 * A version of xEventGroupSetBits() that can be called from an interrupt.
 *
 * Setting bits in an event group is not a deterministic operation because there
 * are an unknown number of tasks that may be waiting for the bit or bits being
 * set.  FreeRTOS does not allow nondeterministic operations to be performed in
 * interrupts or from critical sections.  Therefore xEventGroupSetBitsFromISR()
 * sends a message to the timer task to have the set operation performed in the
 * context of the timer task - where a scheduler lock is used in place of a
 * critical section.
 *
 * @param xEventGroup The event group in which the bits are to be set.
 *
 * @param uxBitsToSet A bitwise value that indicates the bit or bits to set.
 * For example, to set bit 3 only, set uxBitsToSet to 0x08.  To set bit 3
 * and bit 0 set uxBitsToSet to 0x09.
 *
 * @param pxHigherPriorityTaskWoken As mentioned above, calling this function
 * will result in a message being sent to the timer daemon task.  If the
 * priority of the timer daemon task is higher than the priority of the
 * currently running task (the task the interrupt interrupted) then
 * *pxHigherPriorityTaskWoken will be set to pdTRUE by
 * xEventGroupSetBitsFromISR(), indicating that a context switch should be
 * requested before the interrupt exits.  For that reason
 * *pxHigherPriorityTaskWoken must be initialised to pdFALSE.  See the
 * example code below.
 *
 * @return If the request to execute the function was posted successfully then
 * pdPASS is returned, otherwise pdFALSE is returned.  pdFALSE will be returned
 * if the timer service queue was full.
 *
 * Example usage:
   <pre>
   #define BIT_0	( 1 << 0 )
   #define BIT_4	( 1 << 4 )

   // An event group which it is assumed has already been created by a call to
   // xEventGroupCreate().
   EventGroupHandle_t xEventGroup;

   void anInterruptHandler( void )
   {
   BaseType_t xHigherPriorityTaskWoken, xResult;

		// xHigherPriorityTaskWoken must be initialised to pdFALSE.
		xHigherPriorityTaskWoken = pdFALSE;

		// Set bit 0 and bit 4 in xEventGroup.
		xResult = xEventGroupSetBitsFromISR(
							xEventGroup,	// The event group being updated.
							BIT_0 | BIT_4   // The bits being set.
							&xHigherPriorityTaskWoken );

		// Was the message posted successfully?
		if( xResult == pdPASS )
		{
			// If xHigherPriorityTaskWoken is now set to pdTRUE then a context
			// switch should be requested.  The macro used is port specific and
			// will be either portYIELD_FROM_ISR() or portEND_SWITCHING_ISR() -
			// refer to the documentation page for the port being used.
			portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
		}
  }
   </pre>
 * \defgroup xEventGroupSetBitsFromISR xEventGroupSetBitsFromISR
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
	EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet );
 </pre>
 *
 * Set bits within an event group.
 * This function cannot be called from an interrupt.  xEventGroupSetBitsFromISR()
 * is a version that can be called from an interrupt.
 *
 * Setting bits in an event group will automatically unblock tasks that are
 * blocked waiting for the bits.
 *
 * @param xEventGroup The event group in which the bits are to be set.
 *
 * @param uxBitsToSet A bitwise value that indicates the bit or bits to set.
 * For example, to set bit 3 only, set uxBitsToSet to 0x08.  To set bit 3
 * and bit 0 set uxBitsToSet to 0x09.
 *
 * @return The value of the event group at the time the call to
 * xEventGroupSetBits() returns.  There are two reasons why the returned value
 * might have the bits specified by the uxBitsToSet parameter cleared.  First,
 * if setting a bit results in a task that was waiting for the bit leaving the
 * blocked state then it is possible the bit will be cleared automatically
 * (see the xClearBitOnExit parameter of xEventGroupWaitBits()).  Second, any
 * unblocked (or otherwise Ready state) task that has a priority above that of
 * the task that called xEventGroupSetBits() will execute and may change the
 * event group value before the call to xEventGroupSetBits() returns.
 *
 * Example usage:
   <pre>
   #define BIT_0	( 1 << 0 )
   #define BIT_4	( 1 << 4 )

   void aFunction( EventGroupHandle_t xEventGroup )
   {
   EventBits_t uxBits;

		// Set bit 0 and bit 4 in xEventGroup.
		uxBits = xEventGroupSetBits(
							xEventGroup,	// The event group being updated.
							BIT_0 | BIT_4 );// The bits being set.

		if( ( uxBits & ( BIT_0 | BIT_4 ) ) == ( BIT_0 | BIT_4 ) )
		{
			// Both bit 0 and bit 4 remained set when the function returned.
		}
		else if( ( uxBits & BIT_0 ) != 0 )
		{
			// Bit 0 remained set when the function returned, but bit 4 was
			// cleared.  It might be that bit 4 was cleared automatically as a
			// task that was waiting for bit 4 was removed from the Blocked
			// state.
		}
		else if( ( uxBits & BIT_4 ) != 0 )
		{
			// Bit 4 remained set when the function returned, but bit 0 was
			// cleared.  It might be that bit 0 was cleared automatically as a
			// task that was waiting for bit 0 was removed from the Blocked
			// state.
		}
		else
		{
			// Neither bit 0 nor bit 4 remained set.  It might be that a task
			// was waiting for both of the bits to be set, and the bits were
			// cleared as the task left the Blocked state.
		}
   }
   </pre>
 * \defgroup xEventGroupSetBits xEventGroupSetBits
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet );
 </pre>
 *
 * A version of xEventGroupClearBits() that can be called from an interrupt.
 *
 * Setting bits in an event group is not a deterministic operation because there
 * are an unknown number of tasks that may be waiting for the bit or bits being
 * set.  FreeRTOS does not allow nondeterministic operations to be performed
 * while interrupts are disabled, so protects event groups that are accessed
 * from tasks by suspending the scheduler rather than disabling interrupts.  As
 * a result event groups cannot be accessed directly from an interrupt service
 * routine.  Therefore xEventGroupClearBitsFromISR() sends a message to the
 * timer task to have the clear operation performed in the context of the timer
 * task.
 *
 * @param xEventGroup The event group in which the bits are to be cleared.
 *
 * @param uxBitsToClear A bitwise value that indicates the bit or bits to clear.
 * For example, to clear bit 3 only, set uxBitsToClear to 0x08.  To clear bit 3
 * and bit 0 set uxBitsToClear to 0x09.
 *
 * @return If the request to execute the function was posted successfully then
 * pdPASS is returned, otherwise pdFALSE is returned.  pdFALSE will be returned
 * if the timer service queue was full.
 *
 * Example usage:
   <pre>
   #define BIT_0	( 1 << 0 )
   #define BIT_4	( 1 << 4 )

   // An event group which it is assumed has already been created by a call to
   // xEventGroupCreate().
   EventGroupHandle_t xEventGroup;

   void anInterruptHandler( void )
   {
		// Clear bit 0 and bit 4 in xEventGroup.
		xResult = xEventGroupClearBitsFromISR(
							xEventGroup,	 // The event group being updated.
							BIT_0 | BIT_4 ); // The bits being set.

		if( xResult == pdPASS )
		{
			// The message was posted successfully.
		}
  }
   </pre>
 * \defgroup xEventGroupClearBitsFromISR xEventGroupClearBitsFromISR
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
	EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear );
 </pre>
 *
 * Clear bits within an event group.  This function cannot be called from an
 * interrupt.
 *
 * @param xEventGroup The event group in which the bits are to be cleared.
 *
 * @param uxBitsToClear A bitwise value that indicates the bit or bits to clear
 * in the event group.  For example, to clear bit 3 only, set uxBitsToClear to
 * 0x08.  To clear bit 3 and bit 0 set uxBitsToClear to 0x09.
 *
 * @return The value of the event group before the specified bits were cleared.
 *
 * Example usage:
   <pre>
   #define BIT_0	( 1 << 0 )
   #define BIT_4	( 1 << 4 )

   void aFunction( EventGroupHandle_t xEventGroup )
   {
   EventBits_t uxBits;

		// Clear bit 0 and bit 4 in xEventGroup.
		uxBits = xEventGroupClearBits(
								xEventGroup,	// The event group being updated.
								BIT_0 | BIT_4 );// The bits being cleared.

		if( ( uxBits & ( BIT_0 | BIT_4 ) ) == ( BIT_0 | BIT_4 ) )
		{
			// Both bit 0 and bit 4 were set before xEventGroupClearBits() was
			// called.  Both will now be clear (not set).
		}
		else if( ( uxBits & BIT_0 ) != 0 )
		{
			// Bit 0 was set before xEventGroupClearBits() was called.  It will
			// now be clear.
		}
		else if( ( uxBits & BIT_4 ) != 0 )
		{
			// Bit 4 was set before xEventGroupClearBits() was called.  It will
			// now be clear.
		}
		else
		{
			// Neither bit 0 nor bit 4 were set in the first place.
		}
   }
   </pre>
 * \defgroup xEventGroupClearBits xEventGroupClearBits
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
	EventBits_t xEventGroupWaitBits( 	EventGroupHandle_t xEventGroup,
										const EventBits_t uxBitsToWaitFor,
										const BaseType_t xClearOnExit,
										const BaseType_t xWaitForAllBits,
										const TickType_t xTicksToWait );
 </pre>
 *
 * [Potentially] block to wait for one or more bits to be set within a
 * previously created event group.
 *
 * This function cannot be called from an interrupt.
 *
 * @param xEventGroup The event group in which the bits are being tested.  The
 * event group must have previously been created using a call to
 * xEventGroupCreate().
 *
 * @param uxBitsToWaitFor A bitwise value that indicates the bit or bits to test
 * inside the event group.  For example, to wait for bit 0 and/or bit 2 set
 * uxBitsToWaitFor to 0x05.  To wait for bits 0 and/or bit 1 and/or bit 2 set
 * uxBitsToWaitFor to 0x07.  Etc.
 *
 * @param xClearOnExit If xClearOnExit is set to pdTRUE then any bits within
 * uxBitsToWaitFor that are set within the event group will be cleared before
 * xEventGroupWaitBits() returns if the wait condition was met (if the function
 * returns for a reason other than a timeout).  If xClearOnExit is set to
 * pdFALSE then the bits set in the event group are not altered when the call to
 * xEventGroupWaitBits() returns.
 *
 * @param xWaitForAllBits If xWaitForAllBits is set to pdTRUE then
 * xEventGroupWaitBits() will return when either all the bits in uxBitsToWaitFor
 * are set or the specified block time expires.  If xWaitForAllBits is set to
 * pdFALSE then xEventGroupWaitBits() will return when any one of the bits set
 * in uxBitsToWaitFor is set or the specified block time expires.  The block
 * time is specified by the xTicksToWait parameter.
 *
 * @param xTicksToWait The maximum amount of time (specified in 'ticks') to wait
 * for one/all (depending on the xWaitForAllBits value) of the bits specified by
 * uxBitsToWaitFor to become set.
 *
 * @return The value of the event group at the time either the bits being waited
 * for became set, or the block time expired.  Test the return value to know
 * which bits were set.  If xEventGroupWaitBits() returned because its timeout
 * expired then not all the bits being waited for will be set.  If
 * xEventGroupWaitBits() returned because the bits it was waiting for were set
 * then the returned value is the event group value before any bits were
 * automatically cleared in the case that xClearOnExit parameter was set to
 * pdTRUE.
 *
 * Example usage:
   <pre>
   #define BIT_0	( 1 << 0 )
   #define BIT_4	( 1 << 4 )

   void aFunction( EventGroupHandle_t xEventGroup )
   {
   EventBits_t uxBits;
   const TickType_t xTicksToWait = 100 / portTICK_PERIOD_MS;

		// Wait a maximum of 100ms for either bit 0 or bit 4 to be set within
		// the event group.  Clear the bits before exiting.
		uxBits = xEventGroupWaitBits(
					xEventGroup,	// The event group being tested.
					BIT_0 | BIT_4,	// The bits within the event group to wait for.
					pdTRUE,			// BIT_0 and BIT_4 should be cleared before returning.
					pdFALSE,		// Don't wait for both bits, either bit will do.
					xTicksToWait );	// Wait a maximum of 100ms for either bit to be set.

		if( ( uxBits & ( BIT_0 | BIT_4 ) ) == ( BIT_0 | BIT_4 ) )
		{
			// xEventGroupWaitBits() returned because both bits were set.
		}
		else if( ( uxBits & BIT_0 ) != 0 )
		{
			// xEventGroupWaitBits() returned because just BIT_0 was set.
		}
		else if( ( uxBits & BIT_4 ) != 0 )
		{
			// xEventGroupWaitBits() returned because just BIT_4 was set.
		}
		else
		{
			// xEventGroupWaitBits() returned because xTicksToWait ticks passed
			// without either BIT_0 or BIT_4 becoming set.
		}
   }
   </pre>
 * \defgroup xEventGroupWaitBits xEventGroupWaitBits
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *<pre>
 EventGroupHandle_t xEventGroupCreateStatic( EventGroupHandle_t * pxEventGroupBuffer );
 </pre>
 *
 * Create a new event group.
 *
 * Internally, within the FreeRTOS implementation, event groups use a [small]
 * block of memory, in which the event group's structure is stored.  If an event
 * groups is created using xEventGropuCreate() then the required memory is
 * automatically dynamically allocated inside the xEventGroupCreate() function.
 * (see http://www.freertos.org/a00111.html).  If an event group is created
 * using xEventGropuCreateStatic() then the application writer must instead
 * provide the memory that will get used by the event group.
 * xEventGroupCreateStatic() therefore allows an event group to be created
 * without using any dynamic memory allocation.
 *
 * Although event groups are not related to ticks, for internal implementation
 * reasons the number of bits available for use in an event group is dependent
 * on the configUSE_16_BIT_TICKS setting in FreeRTOSConfig.h.  If
 * configUSE_16_BIT_TICKS is 1 then each event group contains 8 usable bits (bit
 * 0 to bit 7).  If configUSE_16_BIT_TICKS is set to 0 then each event group has
 * 24 usable bits (bit 0 to bit 23).  The EventBits_t type is used to store
 * event bits within an event group.
 *
 * @param pxEventGroupBuffer pxEventGroupBuffer must point to a variable of type
 * StaticEventGroup_t, which will be then be used to hold the event group's data
 * structures, removing the need for the memory to be allocated dynamically.
 *
 * @return If the event group was created then a handle to the event group is
 * returned.  If pxEventGroupBuffer was NULL then NULL is returned.
 *
 * Example usage:
   <pre>
	// StaticEventGroup_t is a publicly accessible structure that has the same
	// size and alignment requirements as the real event group structure.  It is
	// provided as a mechanism for applications to know the size of the event
	// group (which is dependent on the architecture and configuration file
	// settings) without breaking the strict data hiding policy by exposing the
	// real event group internals.  This StaticEventGroup_t variable is passed
	// into the xSemaphoreCreateEventGroupStatic() function and is used to store
	// the event group's data structures
	StaticEventGroup_t xEventGroupBuffer;

	// Create the event group without dynamically allocating any memory.
	xEventGroup = xEventGroupCreateStatic( &xEventGroupBuffer );
   </pre>
 */reuse of /**
 * event_groups.h
 *<pre>
 EventGroupHandle_t xEventGroupCreate( void );
 </pre>
 *
 * Create a new event group.
 *
 * Internally, within the FreeRTOS implementation, event groups use a [small]
 * block of memory, in which the event group's structure is stored.  If an event
 * groups is created using xEventGropuCreate() then the required memory is
 * automatically dynamically allocated inside the xEventGroupCreate() function.
 * (see http://www.freertos.org/a00111.html).  If an event group is created
 * using xEventGropuCreateStatic() then the application writer must instead
 * provide the memory that will get used by the event group.
 * xEventGroupCreateStatic() therefore allows an event group to be created
 * without using any dynamic memory allocation.
 *
 * Although event groups are not related to ticks, for internal implementation
 * reasons the number of bits available for use in an event group is dependent
 * on the configUSE_16_BIT_TICKS setting in FreeRTOSConfig.h.  If
 * configUSE_16_BIT_TICKS is 1 then each event group contains 8 usable bits (bit
 * 0 to bit 7).  If configUSE_16_BIT_TICKS is set to 0 then each event group has
 * 24 usable bits (bit 0 to bit 23).  The EventBits_t type is used to store
 * event bits within an event group.
 *
 * @return If the event group was created then a handle to the event group is
 * returned.  If there was insufficient FreeRTOS heap available to create the
 * event group then NULL is returned.  See http://www.freertos.org/a00111.html
 *
 * Example usage:
   <pre>
	// Declare a variable to hold the created event group.
	EventGroupHandle_t xCreatedEventGroup;

	// Attempt to create the event group.
	xCreatedEventGroup = xEventGroupCreate();

	// Was the event group created successfully?
	if( xCreatedEventGroup == NULL )
	{
		// The event group was not created because there was insufficient
		// FreeRTOS heap available.
	}
	else
	{
		// The event group was created.
	}
   </pre>
 * \defgroup xEventGroupCreate xEventGroupCreate
 * \ingroup EventGroup
 */reuse of /*
 * The type that holds event bits always matches TickType_t - therefore the
 * number of bits it holds is set by configUSE_16_BIT_TICKS (16 bits if set to 1,
 * 32 bits if set to 0.
 *
 * \defgroup EventBits_t EventBits_t
 * \ingroup EventGroup
 */reuse of /**
 * event_groups.h
 *
 * Type by which event groups are referenced.  For example, a call to
 * xEventGroupCreate() returns an EventGroupHandle_t variable that can then
 * be used as a parameter to other event group functions.
 *
 * \defgroup EventGroupHandle_t EventGroupHandle_t
 * \ingroup EventGroup
 */reuse of /**
 * An event group is a collection of bits to which an application can assign a
 * meaning.  For example, an application may create an event group to convey
 * the status of various CAN bus related events in which bit 0 might mean "A CAN
 * message has been received and is ready for processing", bit 1 might mean "The
 * application has queued a message that is ready for sending onto the CAN
 * network", and bit 2 might mean "It is time to send a SYNC message onto the
 * CAN network" etc.  A task can then test the bit values to see which events
 * are active, and optionally enter the Blocked state to wait for a specified
 * bit or a group of specified bits to be active.  To continue the CAN bus
 * example, a CAN controlling task can enter the Blocked state (and therefore
 * not consume any processing time) until either bit 0, bit 1 or bit 2 are
 * active, at which time the bit that was actually active would inform the task
 * which action it had to take (process a received message, send a message, or
 * send a SYNC).
 *
 * The event groups implementation contains intelligence to avoid race
 * conditions that would otherwise occur were an application to use a simple
 * variable for the same purpose.  This is particularly important with respect
 * to when a bit within an event group is to be cleared, and when bits have to
 * be set and then tested atomically - as is the case where event groups are
 * used to create a synchronisation point between multiple tasks (a
 * 'rendezvous').
 *
 * \defgroup EventGroup
 */reuse of /* FreeRTOS includes. */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.hreuse of #include "event_groups.h"reuse of #include "semphr.h"reuse of #include "queue.h"reuse of #include "task.h"reuse of #include "FreeRTOS.h"reuse of ..()(..)reuse of declaration of osEventreuse of definition of (unnamed class/struct/union)reuse of declaration of osMailQDef_treuse of definition of os_mailQ_defreuse of declaration of osMessageQDef_treuse of definition of os_messageQ_defreuse of declaration of osPoolDef_treuse of definition of os_pool_defreuse of declaration of osSemaphoreDef_treuse of definition of os_semaphore_defreuse of declaration of osMutexDef_treuse of definition of os_mutex_defreuse of declaration of osTimerDef_treuse of definition of os_timer_defreuse of declaration of osThreadDef_treuse of definition of os_thread_defreuse of declaration of osMailQIdreuse of declaration of os_mailQ_cbreuse of declaration of osMessageQIdreuse of declaration of osPoolIdreuse of declaration of os_pool_cbreuse of declaration of osSemaphoreIdreuse of declaration of osMutexIdreuse of declaration of osTimerIdreuse of declaration of osThreadIdreuse of declaration of os_ptimerreuse of declaration of os_pthreadreuse of declaration of os_timer_typereuse of definition of (unnamed enum)reuse of declaration of osStatusreuse of declaration of osPriorityreuse of definition of defreuse of definition of valuereuse of definition of statusreuse of definition of message_idreuse of definition of mail_idreuse of definition of signalsreuse of definition of preuse of definition of vreuse of definition of cbreuse of definition of item_szreuse of definition of queue_szreuse of definition of poolreuse of definition of pool_szreuse of definition of dummyreuse of definition of ptimerreuse of definition of stacksizereuse of definition of instancesreuse of definition of tpriorityreuse of definition of pthreadreuse of definition of namereuse of #define osMailQ(name) &os_mailQ_def_ ## namereuse of #define osMailQDef(name,queue_sz,type) struct os_mailQ_cb *os_mailQ_cb_ ## name; const osMailQDef_t os_mailQ_def_ ## name = { (queue_sz), sizeof (type), (&os_mailQ_cb_ ## name) }reuse of #define osMessageQ(name) &os_messageQ_def_ ## namereuse of #define osMessageQDef(name,queue_sz,type) const osMessageQDef_t os_messageQ_def_ ## name = { (queue_sz), sizeof (type) }reuse of #define osPool(name) &os_pool_def_ ## namereuse of #define osPoolDef(name,no,type) const osPoolDef_t os_pool_def_ ## name = { (no), sizeof(type), NULL }reuse of #define osSemaphore(name) &os_semaphore_def_ ## namereuse of #define osSemaphoreDef(name) const osSemaphoreDef_t os_semaphore_def_ ## name = { 0 }reuse of #define osMutex(name) &os_mutex_def_ ## namereuse of #define osMutexDef(name) const osMutexDef_t os_mutex_def_ ## name = { 0 }reuse of #define osTimer(name) &os_timer_def_ ## namereuse of #define osTimerDef(name,function) const osTimerDef_t os_timer_def_ ## name = { (function) }reuse of #define osThread(name) &os_thread_def_ ## namereuse of #define osThreadDef(name,thread,priority,instances,stacksz) const osThreadDef_t os_thread_def_ ## name = { #name, (thread), (priority), (instances), (stacksz)}reuse of #define osKernelSysTickMicroSec(microsec) (((uint64_t)microsec * (osKernelSysTickFrequency)) / 1000000)reuse of #define osKernelSysTickFrequency (configTICK_RATE_HZ)reuse of #define osWaitForever 0xFFFFFFFFreuse of #define osFeature_SysTick 1reuse of #define osFeature_Wait 0reuse of #define osFeature_Semaphore 1reuse of #define osFeature_Signals 8reuse of #define osFeature_MessageQ 1reuse of #define osFeature_MailQ 1reuse of #define osFeature_Pool 1reuse of #define osFeature_MainThread 1reuse of #define osKernelSystemId "KERNEL V1.00"reuse of #define osCMSIS_KERNEL 0x10000reuse of #define osCMSIS 0x10002reuse of #define _CMSIS_OS_Hreuse of #ifndef _CMSIS_OS_Hreuse of #if ( INCLUDE_eTaskGetState == 1 )reuse of #if (defined (osFeature_SysTick)  &&  (osFeature_SysTick != 0))reuse of #if defined (osObjectsExternal)reuse of #if (defined (osFeature_Wait)  &&  (osFeature_Wait != 0))reuse of #if (defined (osFeature_Semaphore)  &&  (osFeature_Semaphore != 0))reuse of #if (defined (osFeature_Pool)  &&  (osFeature_Pool != 0))reuse of #if (defined (osFeature_MessageQ)  &&  (osFeature_MessageQ != 0))reuse of #if (defined (osFeature_MailQ)  &&  (osFeature_MailQ != 0))reuse of declaration of osSemaphoreGetCountreuse of declaration of semaphore_idreuse of declaration of osRecursiveMutexWaitreuse of declaration of mutex_idreuse of declaration of millisecreuse of declaration of osRecursiveMutexReleasereuse of declaration of osRecursiveMutexCreatereuse of declaration of mutex_defreuse of declaration of osMessageDeletereuse of declaration of queue_idreuse of declaration of osMessageAvailableSpacereuse of declaration of osMessageWaitingreuse of declaration of osMessagePeekreuse of declaration of osThreadListreuse of declaration of bufferreuse of declaration of osAbortDelayreuse of declaration of thread_idreuse of declaration of osDelayUntilreuse of declaration of PreviousWakeTimereuse of declaration of osThreadResumeAllreuse of declaration of osThreadSuspendAllreuse of declaration of osThreadResumereuse of declaration of osThreadSuspendreuse of declaration of osSystickHandlerreuse of declaration of osMailFreereuse of declaration of mailreuse of declaration of osMailGetreuse of declaration of osMailPutreuse of declaration of osMailCAllocreuse of declaration of osMailAllocreuse of declaration of osMailCreatereuse of declaration of queue_defreuse of declaration of osMessageGetreuse of (uint32_t)...reuse of ... &= ...reuse of ExprStmtreuse of Regulatorreuse of ... |= ...reuse of PWR_BASEreuse of PWRreuse of APB1PERIPH_BASEreuse of PERIPH_BASEreuse of 1073741824reuse of 28672reuse of ... + ...reuse of (...)reuse of (PWR_TypeDef *)...reuse of CR1reuse of SCB_BASEreuse of SCBreuse of SCS_BASEreuse of SCB_SCR_SLEEPDEEP_Mskreuse of SCB_SCR_SLEEPDEEP_Posreuse of 3758153728reuse of 3328reuse of (SCB_Type *)...reuse of SCRreuse of 1reuse of 2reuse of ... << ...reuse of if (...) ... reuse of PWR_SLEEPENTRY_WFIreuse of __WFI()reuse of __ASMreuse of __WFE()reuse of STOPEntryreuse of (int)...reuse of (uint8_t)...reuse of ... == ...reuse of asm statementreuse of { ... }reuse of ~ ...reuse of return ...reuse of (HAL_StatusTypeDef)...reuse of declarationreuse of 0reuse of initializer for tickstartreuse of do (...) ...reuse of __IOreuse of __HAL_RCC_PWR_CLK_ENABLE()reuse of SET_BIT(REG,BIT)reuse of RCCreuse of RCC_BASEreuse of AHB1PERIPH_BASEreuse of RCC_APB1ENR_PWRENreuse of RCC_APB1ENR_PWREN_Mskreuse of RCC_APB1ENR_PWREN_Posreuse of READ_BIT(REG,BIT)reuse of UNUSED(X)reuse of 131072reuse of 14336reuse of (RCC_TypeDef *)...reuse of 28reuse of ... & ...reuse of (void)...reuse of __HAL_PWR_OVERDRIVESWITCHING_DISABLE()reuse of PWR_CR1_ODSWENreuse of PWR_CR1_ODSWEN_Mskreuse of PWR_CR1_ODSWEN_Posreuse of 17reuse of while (...) ...reuse of __HAL_PWR_GET_FLAG(__FLAG__)reuse of PWR_FLAG_ODSWRDYreuse of PWR_CSR1_ODSWRDYreuse of PWR_CSR1_ODSWRDY_Mskreuse of PWR_CSR1_ODSWRDY_Posreuse of PWR_OVERDRIVE_TIMEOUT_VALUEreuse of CSR1reuse of ... - ...reuse of 1000reuse of (unsigned long)...reuse of ... > ...reuse of __HAL_PWR_OVERDRIVE_DISABLE()reuse of PWR_CR1_ODENreuse of PWR_CR1_ODEN_Mskreuse of PWR_CR1_ODEN_Posreuse of 16reuse of PWR_FLAG_ODRDYreuse of PWR_CSR1_ODRDYreuse of PWR_CSR1_ODRDY_Mskreuse of PWR_CSR1_ODRDY_Posreuse of __HAL_PWR_OVERDRIVE_ENABLE()reuse of ! ...reuse of __HAL_PWR_OVERDRIVESWITCHING_ENABLE()reuse of initializer for readvalreuse of (int32_t)...reuse of initializer for statusreuse of DP83848_ISFRreuse of DP83848_STATUS_READ_ERRORreuse of 18reuse of (uint16_t)...reuse of & ...reuse of call to expressionreuse of (long)...reuse of ... >= ...reuse of 5reuse of - ...reuse of DP83848_STATUS_OKreuse of ... < ...reuse of DP83848_IMRreuse of DP83848_STATUS_WRITE_ERRORreuse of 4reuse of DP83848_BCRreuse of DP83848_BCR_LOOPBACKreuse of 16384reuse of initializer for bcrvaluereuse of DP83848_BCR_AUTONEGO_ENreuse of DP83848_BCR_SPEED_SELECTreuse of DP83848_BCR_DUPLEX_MODEreuse of DP83848_STATUS_100MBITS_FULLDUPLEXreuse of DP83848_STATUS_100MBITS_HALFDUPLEXreuse of DP83848_STATUS_10MBITS_FULLDUPLEXreuse of DP83848_STATUS_ERRORreuse of 4096reuse of 8192reuse of ... | ...reuse of 256reuse of 3reuse of declaration of osMessagePutreuse of declaration of inforeuse of declaration of osMessageCreatereuse of declaration of osPoolFreereuse of declaration of pool_idreuse of declaration of blockreuse of declaration of osPoolCAllocreuse of declaration of osPoolAllocreuse of declaration of osPoolCreatereuse of declaration of pool_defreuse of declaration of osSemaphoreDeletereuse of declaration of osSemaphoreReleasereuse of declaration of osSemaphoreWaitreuse of declaration of osSemaphoreCreatereuse of declaration of semaphore_defreuse of declaration of countreuse of declaration of osMutexDeletereuse of declaration of osMutexReleasereuse of declaration of osMutexWaitreuse of declaration of osMutexCreatereuse of declaration of osSignalWaitreuse of declaration of signalsreuse of declaration of osSignalClearreuse of declaration of osSignalSetreuse of declaration of osTimerDeletereuse of declaration of timer_idreuse of declaration of osTimerStopreuse of declaration of osTimerStartreuse of declaration of osTimerCreatereuse of declaration of timer_defreuse of declaration of typereuse of declaration of argumentreuse of declaration of osDelayreuse of declaration of osThreadGetPriorityreuse of declaration of osThreadSetPriorityreuse of declaration of priorityreuse of declaration of osThreadYieldreuse of declaration of osThreadTerminatereuse of declaration of osThreadGetIdreuse of declaration of osThreadCreatereuse of declaration of thread_defreuse of declaration of osKernelSysTickreuse of declaration of osKernelRunningreuse of declaration of osKernelStartreuse of declaration of osKernelInitializereuse of // _CMSIS_OS_Hreuse of /**
* @brief  Returns the current count value of a counting semaphore
* @param   semaphore_id  semaphore_id ID obtained by \ref osSemaphoreCreate.
* @retval  count value
*/reuse of /**
* @brief  Release a Recursive Mutex
* @param   mutex_id    mutex ID obtained by \ref osRecursiveMutexCreate.
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Release a Recursive Mutex
* @param   mutex_id      mutex ID obtained by \ref osRecursiveMutexCreate.
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Create and Initialize a Recursive Mutex
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error..
*/reuse of /**
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Get the available space in a message queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval available space in a message queue.
*/reuse of /**
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/reuse of /**
* @brief  Receive an item from a queue without removing the item from the queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
*/reuse of /**
* @brief   Lists all the current threads, along with their current state 
*          and stack usage high water mark.
* @param   buffer   A buffer into which the above mentioned details
*          will be written
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief   Abort the delay for a specific thread
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId   
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Delay a task until a specified time
* @param   PreviousWakeTime   Pointer to a variable that holds the time at which the 
*          task was last unblocked. PreviousWakeTime must be initialised with the current time
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Resume execution of a all suspended threads.
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Suspend execution of a all active threads.
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/reuse of /* INCLUDE_eTaskGetState */reuse of /**
* @brief Check if a thread is already suspended or not.
* @param thread_id thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval status code that indicates the execution status of the function.
*/reuse of /**
* @brief  Obtain the state of any thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  the stae of the thread, states are encoded by the osThreadState enumerated type.
*/reuse of /**
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/reuse of /*************************** Additional specific APIs to Free RTOS ************/reuse of // Mail Queues availablereuse of /// \note MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.reuse of /// \return status code that indicates the execution status of the function.reuse of /// \param[in]     mail          pointer to the memory block that was obtained with \ref osMailGet.reuse of /// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.reuse of /// Free a memory block from a mail.reuse of /// \note MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.reuse of /// \return event that contains mail information or error code.reuse of /// \param[in]     millisec      timeout value or 0 in case of no time-outreuse of /// Get a mail from a queue.reuse of /// \note MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.reuse of /// Put a mail to a queue.reuse of /// \note MUST REMAIN UNCHANGED: \b osMailCAlloc shall be consistent in every CMSIS-RTOS.reuse of /// \return pointer to memory block that can be filled with mail or NULL in case of error.reuse of /// Allocate a memory block from a mail and set memory block to zero.reuse of /// \note MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.reuse of /// Allocate a memory block from a mail.reuse of /// \note MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.reuse of /// \return mail queue ID for reference by other functions or NULL in case of error.reuse of /// \param[in]     thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.reuse of /// \param[in]     queue_def     reference to the mail queue definition obtain with \ref osMailQreuse of /// Create and Initialize mail queue.reuse of ///       macro body is implementation specific in every CMSIS-RTOS.reuse of /// \note CAN BE CHANGED: The parameter to \b osMailQ shall be consistent but thereuse of /// \param         name          name of the queuereuse of /// \brief Access a Mail Queue Definition.reuse of // define the objectreuse of // object is externalreuse of /// \note CAN BE CHANGED: The parameter to \b osMailQDef shall be consistent but thereuse of /// \param         type          data type of a single message elementreuse of /// \param         queue_sz      maximum number of messages in queuereuse of /// \brief Create a Mail Queue Definition.reuse of //  ==== Mail Queue Management Functions ====reuse of // Message Queues availablereuse of /// \note MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.reuse of /// \return event information that includes status code.reuse of /// \param[in]     millisec      timeout value or 0 in case of no time-out.reuse of /// \param[in]     queue_id      message queue ID obtained with \ref osMessageCreate.reuse of /// Get a Message or Wait for a Message from a Queue.reuse of /// \note MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     info          message information.reuse of /// Put a Message to a Queue.reuse of /// \note MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.reuse of /// \return message queue ID for reference by other functions or NULL in case of error.reuse of /// \param[in]     queue_def     queue definition referenced with \ref osMessageQ.reuse of /// Create and Initialize a Message Queue.reuse of /// \note CAN BE CHANGED: The parameter to \b osMessageQ shall be consistent but thereuse of /// \brief Access a Message Queue Definition.reuse of //configSUPPORT_STATIC_ALLOCATION == 1reuse of /// \note CAN BE CHANGED: The parameter to \b osMessageQDef shall be consistent but thereuse of /// \param         type          data type of a single message element (for debugger).reuse of /// \param         queue_sz      maximum number of messages in the queue.reuse of /// \param         name          name of the queue.reuse of /// \brief Create a Message Queue Definition.reuse of //  ==== Message Queue Management Functions ====reuse of // Memory Pool Management availablereuse of /// \note MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     block         address of the allocated memory block that is returned to the memory pool.reuse of /// \param[in]     pool_id       memory pool ID obtain referenced with \ref osPoolCreate.reuse of /// Return an allocated memory block back to a specific memory pool.reuse of /// \note MUST REMAIN UNCHANGED: \b osPoolCAlloc shall be consistent in every CMSIS-RTOS.reuse of /// \return address of the allocated memory block or NULL in case of no memory available.reuse of /// Allocate a memory block from a memory pool and set memory block to zero.reuse of /// \note MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.reuse of /// Allocate a memory block from a memory pool.reuse of /// \note MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.reuse of /// \return memory pool ID for reference by other functions or NULL in case of error.reuse of /// \param[in]     pool_def      memory pool definition referenced with \ref osPool.reuse of /// Create and Initialize a memory pool.reuse of /// \note CAN BE CHANGED: The parameter to \b osPool shall be consistent but thereuse of /// \param         name          name of the memory poolreuse of /// \brief Access a Memory Pool definition.reuse of /// \note CAN BE CHANGED: The parameter to \b osPoolDef shall be consistent but thereuse of /// \param         type          data type of a single block (object).reuse of /// \param         no            maximum number of blocks (objects) in the memory pool.reuse of /// \param         name          name of the memory pool.reuse of /// \brief Define a Memory Pool.reuse of //  ==== Memory Pool Management Functions ====reuse of // Semaphore availablereuse of /// \note MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     semaphore_id  semaphore object referenced with \ref osSemaphoreCreate.reuse of /// Delete a Semaphore that was created by \ref osSemaphoreCreate.reuse of /// \note MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.reuse of /// Release a Semaphore token.reuse of /// \note MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.reuse of /// \return number of available tokens, or -1 in case of incorrect parameters.reuse of /// Wait until a Semaphore token becomes available.reuse of /// \note MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.reuse of /// \return semaphore ID for reference by other functions or NULL in case of error.reuse of /// \param[in]     count         number of available resources.reuse of /// \param[in]     semaphore_def semaphore definition referenced with \ref osSemaphore.reuse of /// Create and Initialize a Semaphore object used for managing resources.reuse of /// \note CAN BE CHANGED: The parameter to \b osSemaphore shall be consistent but thereuse of /// \param         name          name of the semaphore object.reuse of /// Access a Semaphore definition.reuse of //configSUPPORT_STATIC_ALLOCATION == 0reuse of /// \note CAN BE CHANGED: The parameter to \b osSemaphoreDef shall be consistent but thereuse of /// Define a Semaphore object.reuse of //  ==== Semaphore Management Functions ====reuse of /// \note MUST REMAIN UNCHANGED: \b osMutexDelete shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     mutex_id      mutex ID obtained by \ref osMutexCreate.reuse of /// Delete a Mutex that was created by \ref osMutexCreate.reuse of /// \note MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.reuse of /// Release a Mutex that was obtained by \ref osMutexWait.reuse of /// \note MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.reuse of /// Wait until a Mutex becomes available.reuse of /// \note MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.reuse of /// \return mutex ID for reference by other functions or NULL in case of error.reuse of /// \param[in]     mutex_def     mutex definition referenced with \ref osMutex.reuse of /// Create and Initialize a Mutex object.reuse of /// \note CAN BE CHANGED: The parameter to \b osMutex shall be consistent but thereuse of /// \param         name          name of the mutex object.reuse of /// Access a Mutex definition.reuse of /// \note CAN BE CHANGED: The parameter to \b osMutexDef shall be consistent but thereuse of /// Define a Mutex.reuse of //  ==== Mutex Management ====reuse of /// \note MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.reuse of /// \return event flag information or error code.reuse of /// \param[in]     signals       wait until all specified signal flags set or 0 for any single signal flag.reuse of /// Wait for one or more Signal Flags to become signaled for the current \b RUNNING thread.reuse of /// \note MUST REMAIN UNCHANGED: \b osSignalClear shall be consistent in every CMSIS-RTOS.reuse of /// \return previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.reuse of /// \param[in]     signals       specifies the signal flags of the thread that shall be cleared.reuse of /// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.reuse of /// Clear the specified Signal Flags of an active thread.reuse of /// \note MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.reuse of /// \return osOK if successful, osErrorOS if failed.reuse of /// \param[in]     signals       specifies the signal flags of the thread that should be set.reuse of /// Set the specified Signal Flags of an active thread.reuse of //  ==== Signal Management ====reuse of /// \note MUST REMAIN UNCHANGED: \b osTimerDelete shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     timer_id      timer ID obtained by \ref osTimerCreate.reuse of /// Delete a timer that was created by \ref osTimerCreate.reuse of /// \note MUST REMAIN UNCHANGED: \b osTimerStop shall be consistent in every CMSIS-RTOS.reuse of /// Stop the timer.reuse of /// \note MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     millisec      time delay value of the timer.reuse of /// Start or restart a timer.reuse of /// \note MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.reuse of /// \return timer ID for reference by other functions or NULL in case of error.reuse of /// \param[in]     argument      argument to the timer call back function.reuse of /// \param[in]     type          osTimerOnce for one-shot or osTimerPeriodic for periodic behavior.reuse of /// \param[in]     timer_def     timer object referenced with \ref osTimer.reuse of /// Create a timer.reuse of /// \note CAN BE CHANGED: The parameter to \b osTimer shall be consistent but thereuse of /// \param         name          name of the timer object.reuse of /// Access a Timer definition.reuse of /// \note CAN BE CHANGED: The parameter to \b osTimerDef shall be consistent but thereuse of /// \param         function      name of the timer call back function.reuse of /// Define a Timer object.reuse of //  ==== Timer Management Functions ====reuse of // Generic Wait availablereuse of /// \note MUST REMAIN UNCHANGED: \b osWait shall be consistent in every CMSIS-RTOS.reuse of /// \return event that contains signal, message, or mail information or error code.reuse of /// \param[in] millisec          timeout value or 0 in case of no time-outreuse of /// Wait for Signal, Message, Mail, or Timeout.reuse of /// \param[in]     millisec      time delay valuereuse of /// Wait for Timeout (Time Delay).reuse of //  ==== Generic Wait Functions ====reuse of /// \note MUST REMAIN UNCHANGED: \b osThreadGetPriority shall be consistent in every CMSIS-RTOS.reuse of /// \return current priority value of the thread function.reuse of /// Get current priority of an active thread.reuse of /// \note MUST REMAIN UNCHANGED: \b osThreadSetPriority shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     priority      new priority value for the thread function.reuse of /// Change priority of an active thread.reuse of /// \note MUST REMAIN UNCHANGED: \b osThreadYield shall be consistent in every CMSIS-RTOS.reuse of /// Pass control to next thread that is in state \b READY.reuse of /// \note MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.reuse of /// Terminate execution of a thread and remove it from Active Threads.reuse of /// \note MUST REMAIN UNCHANGED: \b osThreadGetId shall be consistent in every CMSIS-RTOS.reuse of /// \return thread ID for reference by other functions or NULL in case of error.reuse of /// Return the thread ID of the current running thread.reuse of /// \note MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.reuse of /// \param[in]     argument      pointer that is passed to the thread function as start argument.reuse of /// \param[in]     thread_def    thread definition referenced with \ref osThread.reuse of /// Create a thread and add it to Active Threads and set it to state READY.reuse of /// \note CAN BE CHANGED: The parameter to \b osThread shall be consistent but thereuse of /// \param         name          name of the thread definition object.reuse of /// Access a Thread definition.reuse of /// \note CAN BE CHANGED: The parameters to \b osThreadDef shall be consistent but thereuse of /// \param         stacksz      stack size (in bytes) requirements for the thread function.reuse of /// \param         instances    number of possible thread instances.reuse of /// \param         priority     initial priority of the thread function.reuse of /// \param         name         name of the thread function.reuse of /// Create a Thread Definition with function, priority, and stack requirements.reuse of //  ==== Thread Management ====reuse of // System Timer availablereuse of /// \return time value normalized to the \ref osKernelSysTickFrequencyreuse of /// \param         microsec     time value in microseconds.reuse of /// Convert a microseconds value to a RTOS kernel system timer value.reuse of /// \note Reflects the system timer setting and is typically defined in a configuration file.reuse of /// The RTOS kernel system timer frequency in Hzreuse of /// \return RTOS kernel system timer as 32-bit value reuse of /// \note MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.reuse of /// Get the RTOS kernel system timer counter reuse of /// \return 0 RTOS is not started, 1 RTOS is started.reuse of /// \note MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.reuse of /// Check if the RTOS kernel is already started.reuse of /// \note MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.reuse of /// Start the RTOS Kernel.reuse of /// \note MUST REMAIN UNCHANGED: \b osKernelInitialize shall be consistent in every CMSIS-RTOS.reuse of /// Initialize the RTOS Kernel for creating objects.reuse of //  ==== Kernel Control Functions ====reuse of ///< event definitionreuse of ///< message id obtained by \ref osMessageCreatereuse of ///< mail id obtained by \ref osMailCreatereuse of ///< event valuereuse of ///< signal flagsreuse of ///< message or mail as void pointerreuse of ///< message as 32-bit valuereuse of ///< status code: event or error informationreuse of ///       However the struct may be extended at the end.reuse of /// \note MUST REMAIN UNCHANGED: \b os_event shall be consistent in every CMSIS-RTOS.reuse of /// Event structure contains detailed information about an event.reuse of ///< size of an itemreuse of ///< number of elements in the queuereuse of /// \note CAN BE CHANGED: \b os_mailQ_def is implementation specific in every CMSIS-RTOS.reuse of /// Definition structure for mail queue.reuse of //void                       *pool;    ///< memory array for messagesreuse of ///< control block to hold queue's data for static allocation; NULL for dynamic allocationreuse of ///< buffer for static allocation; NULL for dynamic allocationreuse of /// \note CAN BE CHANGED: \b os_messageQ_def is implementation specific in every CMSIS-RTOS.reuse of /// Definition structure for message queue.reuse of ///< pointer to memory for poolreuse of ///< number of items (elements) in the poolreuse of /// \note CAN BE CHANGED: \b os_pool_def is implementation specific in every CMSIS-RTOS.reuse of /// Definition structure for memory block allocation.reuse of ///< control block for static allocation; NULL for dynamic allocationreuse of ///< dummy value.reuse of /// \note CAN BE CHANGED: \b os_semaphore_def is implementation specific in every CMSIS-RTOS.reuse of /// Semaphore Definition structure contains setup information for a semaphore.reuse of /// \note CAN BE CHANGED: \b os_mutex_def is implementation specific in every CMSIS-RTOS.reuse of /// Mutex Definition structure contains setup information for a mutex.reuse of ///< control block to hold timer's data for static allocation; NULL for dynamic allocationreuse of ///< start address of a timer functionreuse of /// \note CAN BE CHANGED: \b os_timer_def is implementation specific in every CMSIS-RTOS.reuse of /// Timer Definition structure contains timer parameters.reuse of ///< control block to hold thread's data for static allocation; NULL for dynamic allocationreuse of ///< stack buffer for static allocation; NULL for dynamic allocationreuse of ///< stack size requirements in bytes; 0 is default stack sizereuse of ///< maximum number of instances of that thread functionreuse of ///< initial thread priorityreuse of ///< start address of thread functionreuse of ///< Thread name reuse of /// \note CAN BE CHANGED: \b os_thread_def is implementation specific in every CMSIS-RTOS.reuse of /// Thread Definition structure contains startup information of a thread.reuse of /// \note CAN BE CHANGED: \b os_mailQ_cb is implementation specific in every CMSIS-RTOS.reuse of /// Mail ID identifies the mail queue (pointer to a mail queue control block).reuse of /// \note CAN BE CHANGED: \b os_messageQ_cb is implementation specific in every CMSIS-RTOS.reuse of /// Message ID identifies the message queue (pointer to a message queue control block).reuse of /// \note CAN BE CHANGED: \b os_pool_cb is implementation specific in every CMSIS-RTOS.reuse of /// Pool ID identifies the memory pool (pointer to a memory pool control block).reuse of /// \note CAN BE CHANGED: \b os_semaphore_cb is implementation specific in every CMSIS-RTOS.reuse of /// Semaphore ID identifies the semaphore (pointer to a semaphore control block).reuse of /// \note CAN BE CHANGED: \b os_mutex_cb is implementation specific in every CMSIS-RTOS.reuse of /// Mutex ID identifies the mutex (pointer to a mutex control block).reuse of /// \note CAN BE CHANGED: \b os_timer_cb is implementation specific in every CMSIS-RTOS.reuse of /// Timer ID identifies the timer (pointer to a timer control block).reuse of /// \note CAN BE CHANGED: \b os_thread_cb is implementation specific in every CMSIS-RTOS.reuse of /// Thread ID identifies the thread (pointer to a thread control block).reuse of // >>> the following data type definitions may shall adapted towards a specific RTOSreuse of /// \note MUST REMAIN UNCHANGED: \b os_ptimer shall be consistent in every CMSIS-RTOS.reuse of /// Entry point of a timer call back function.reuse of /// \note MUST REMAIN UNCHANGED: \b os_pthread shall be consistent in every CMSIS-RTOS.reuse of /// Entry point of a thread.reuse of ///< repeating timerreuse of ///< one-shot timerreuse of /// \note MUST REMAIN UNCHANGED: \b os_timer_type shall be consistent in every CMSIS-RTOS.reuse of /// Timer type value for the timer definition.reuse of /* The thread being queried has been deleted, but its TCB has not yet been freed. */reuse of /* The thread being queried is in the Suspended state, or is in the Blocked state with an infinite time out. */reuse of /* The thread being queried is in the Blocked state. */reuse of /* The thread being queried is in a read or pending ready list. */reuse of /* A thread is querying the state of itself, so must be running. */reuse of /* Thread state returned by osThreadGetState */reuse of ///< prevent from enum down-size compiler optimization.reuse of ///< unspecified RTOS error: run-time error but no other error message fits.reuse of ///< value of a parameter is out of range.reuse of ///< system is out of memory: it was impossible to allocate or reserve memory for the operation.reuse of ///< system cannot determine priority or thread has illegal priority.reuse of ///< function called multiple times from ISR with same object.reuse of ///< not allowed in ISR context: the function cannot be called from interrupt service routines.reuse of ///< resource not available within given time: a specified resource was not available within the timeout period.reuse of ///< resource not available: a specified resource was not available.reuse of ///< parameter error: a mandatory parameter was missing or specified an incorrect object.reuse of ///< function completed; timeout occurred.reuse of ///< function completed; mail event occurred.reuse of ///< function completed; message event occurred.reuse of ///< function completed; signal event occurred.reuse of ///< function completed; no error or event occurred.reuse of /// \note MUST REMAIN UNCHANGED: \b osStatus shall be consistent in every CMSIS-RTOS.reuse of /// Status code values returned by CMSIS-RTOS functions.reuse of ///< wait forever timeout valuereuse of /// \note MUST REMAIN UNCHANGED: \b osWaitForever shall be consistent in every CMSIS-RTOS.reuse of /// Timeout value.reuse of ///< system cannot determine priority or thread has illegal priorityreuse of ///< priority: realtime (highest)reuse of ///< priority: highreuse of ///< priority: above normalreuse of ///< priority: normal (default)reuse of ///< priority: below normalreuse of ///< priority: lowreuse of ///< priority: idle (lowest)reuse of /// \note MUST REMAIN UNCHANGED: \b osPriority shall be consistent in every CMSIS-RTOS.reuse of /// Priority used for thread control.reuse of // ==== Enumeration, structures, defines ====reuse of ///< osKernelSysTick functions: 1=available, 0=not availablereuse of ///< osWait function: 1=available, 0=not availablereuse of ///< osFeature_Semaphore function: 1=available, 0=not availablereuse of ///< maximum number of Signal Flags available per threadreuse of ///< Message Queues:  1=available, 0=not availablereuse of ///< Mail Queues:     1=available, 0=not availablereuse of ///< Memory Pools:    1=available, 0=not availablereuse of ///< main thread      1=main can be thread, 0=not availablereuse of /// \note MUST REMAIN UNCHANGED: \b osFeature_xxx shall be consistent in every CMSIS-RTOS.reuse of ///< RTOS identification stringreuse of /// \note MUST REMAIN UNCHANGED: \b osKernelSystemId shall be consistent in every CMSIS-RTOS.reuse of ///< RTOS identification and version (main [31:16] .sub [15:0])reuse of /// \note CAN BE CHANGED: \b osCMSIS_KERNEL identifies the underlying RTOS kernel and version number.reuse of ///< API version (main [31:16] .sub [15:0])reuse of /// \note MUST REMAIN UNCHANGED: \b osCMSIS identifies the CMSIS-RTOS API version.reuse of /**
\page cmsis_os_h Header File Template: cmsis_os.h

The file \b cmsis_os.h is a template header file for a CMSIS-RTOS compliant Real-Time Operating System (RTOS).
Each RTOS that is compliant with CMSIS-RTOS shall provide a specific \b cmsis_os.h header file that represents
its implementation.

The file cmsis_os.h contains:
 - CMSIS-RTOS API function definitions
 - struct definitions for parameters and return types
 - status and priority values used by CMSIS-RTOS API functions
 - macros for defining threads and other kernel objects


<b>Name conventions and header file modifications</b>

All definitions are prefixed with \b os to give an unique name space for CMSIS-RTOS functions.
Definitions that are prefixed \b os_ are not used in the application code but local to this header file.
All definitions and functions that belong to a module are grouped and have a common prefix, i.e. \b osThread.

Definitions that are marked with <b>CAN BE CHANGED</b> can be adapted towards the needs of the actual CMSIS-RTOS implementation.
These definitions can be specific to the underlying RTOS kernel.

Definitions that are marked with <b>MUST REMAIN UNCHANGED</b> cannot be altered. Otherwise the CMSIS-RTOS implementation is no longer
compliant to the standard. Note that some functions are optional and need not to be provided by every CMSIS-RTOS implementation.


<b>Function calls from interrupt service routines</b>

The following CMSIS-RTOS functions can be called from threads and interrupt service routines (ISR):
  - \ref osSignalSet
  - \ref osSemaphoreRelease
  - \ref osPoolAlloc, \ref osPoolCAlloc, \ref osPoolFree
  - \ref osMessagePut, \ref osMessageGet
  - \ref osMailAlloc, \ref osMailCAlloc, \ref osMailGet, \ref osMailPut, \ref osMailFree

Functions that cannot be called from an ISR are verifying the interrupt status and return in case that they are called
from an ISR context the status code \b osErrorISR. In some implementations this condition might be caught using the HARD FAULT vector.

Some CMSIS-RTOS implementations support CMSIS-RTOS function calls from multiple ISR at the same time.
If this is impossible, the CMSIS-RTOS rejects calls by nested ISR functions with the status code \b osErrorISRRecursive.


<b>Define and reference object definitions</b>

With <b>\#define osObjectsExternal</b> objects are defined as external symbols. This allows to create a consistent header file
that is used throughout a project as shown below:

<i>Header File</i>
\code
#include <cmsis_os.h>                                         // CMSIS RTOS header file

// Thread definition
extern void thread_sample (void const *argument);             // function prototype
osThreadDef (thread_sample, osPriorityBelowNormal, 1, 100);

// Pool definition
osPoolDef(MyPool, 10, long);
\endcode


This header file defines all objects when included in a C/C++ source file. When <b>\#define osObjectsExternal</b> is
present before the header file, the objects are defined as external symbols. A single consistent header file can therefore be
used throughout the whole project.

<i>Example</i>
\code
#include "osObjects.h"     // Definition of the CMSIS-RTOS objects
\endcode

\code
#define osObjectExternal   // Objects will be defined as external symbols
#include "osObjects.h"     // Reference to the CMSIS-RTOS objects
\endcode

*/reuse of /* ----------------------------------------------------------------------
 * $Date:        5. February 2013
 * $Revision:    V1.02
 *
 * Project:      CMSIS-RTOS API
 * Title:        cmsis_os.h header file
 *
 * Version 0.02
 *    Initial Proposal Phase
 * Version 0.03
 *    osKernelStart added, optional feature: main started as thread
 *    osSemaphores have standard behavior
 *    osTimerCreate does not start the timer, added osTimerStart
 *    osThreadPass is renamed to osThreadYield
 * Version 1.01
 *    Support for C++ interface
 *     - const attribute removed from the osXxxxDef_t typedef's
 *     - const attribute added to the osXxxxDef macros
 *    Added: osTimerDelete, osMutexDelete, osSemaphoreDelete
 *    Added: osKernelInitialize
 * Version 1.02
 *    Control functions for short timeouts in microsecond resolution:
 *    Added: osKernelSysTick, osKernelSysTickFrequency, osKernelSysTickMicroSec
 *    Removed: osSignalGet 
 *    
 *  
 *----------------------------------------------------------------------------
 *
 * Portions Copyright  2016 STMicroelectronics International N.V. All rights reserved.
 * Portions Copyright (c) 2013 ARM LIMITED
 * All rights reserved.
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *  - Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  - Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *  - Neither the name of ARM  nor the names of its contributors may be used
 *    to endorse or promote products derived from this software without
 *    specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *---------------------------------------------------------------------------*/reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOSreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/ethernetif.hreuse of #include "cmsis_os.h"reuse of #include "lwip/netif.h"reuse of #include "lwip/err.h"reuse of #define __ETHERNETIF_H__reuse of #ifndef __ETHERNETIF_H__reuse of declaration of ethernet_link_threadreuse of declaration of ethernetif_initreuse of declaration of netifreuse of /* Exported functions ------------------------------------------------------- */reuse of /* Exported types ------------------------------------------------------------*/reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/app_ethernet.creuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Log/lcd_log.hreuse of #include "lcd_log.h"reuse of #include "ethernetif.h"reuse of #include "app_ethernet.h"reuse of #include "main.h"reuse of #include "lwip/opt.h"reuse of definition of ethernet_link_status_updatedreuse of definition of netifreuse of definition of iptxtreuse of #if LWIP_DHCPreuse of #ifdef USE_LCDreuse of #elif defined(USE_LCD)reuse of /* LWIP_DHCP */reuse of /* wait 500 ms */reuse of /* Static address used */reuse of /* DHCP timeout */reuse of /**
  * @brief  DHCP Process
  * @param  argument: network interface
  * @retval None
  */reuse of /* Update DHCP state machine */reuse of /**
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */reuse of /* Private functions ---------------------------------------------------------*/reuse of /* Private function prototypes -----------------------------------------------*/reuse of /* Private variables ---------------------------------------------------------*/reuse of /* Private macro -------------------------------------------------------------*/reuse of /* Private define ------------------------------------------------------------*/reuse of /* Private typedef -----------------------------------------------------------*/reuse of /* Includes ------------------------------------------------------------------*/reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/app_ethernet.c 
  * @author  MCD Application Team
  * @brief   Ethernet specific module
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Srcreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/encode.creuse of #include "encode.h"reuse of definition of jpeg_encodereuse of definition of RGB_bufferreuse of definition of JPEG_bufferreuse of definition of widthreuse of definition of heightreuse of definition of image_qualityreuse of definition of row_pointerreuse of definition of outbufferreuse of definition of outsizereuse of definition of JPEG_ImgSizereuse of definition of jerrreuse of definition of cinforeuse of /* Step 6: release JPEG compression object */reuse of /* Step 5: finish compression */reuse of /* Step 4: start compressor */reuse of /* Set default compression parameters */reuse of /* Step 3: set parameters for compression */reuse of /* Step 2: specify data destination */reuse of /* Initialize the JPEG compression object */reuse of /* Set up the error handler */reuse of /* Step 1: allocate and initialize JPEG compression object */reuse of /* Pointer to a single row */reuse of /* Encode BMP Image to JPEG */reuse of /**
  * @brief  Jpeg Encode
  * @param  file:          pointer to the bmp file
  * @param  file1:         pointer to the jpg file  
  * @param  width:         image width
  * @param  height:        image height
  * @param  image_quality: image quality
  * @retval None
  */reuse of /* This struct represents a JPEG error handler */reuse of /* This struct contains the JPEG compression parameters */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/encode.c 
  * @author  MCD Application Team
  * @brief   This file contain the compress method.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/system/arch/sys_arch.hreuse of declaration of sys_thread_treuse of declaration of sys_mbox_treuse of declaration of sys_mutex_treuse of declaration of sys_sem_treuse of #define SYS_SEM_NULL (osSemaphoreId)0reuse of #define SYS_MBOX_NULL (osMessageQId)0reuse of #define __SYS_ARCH_H__reuse of #ifndef __SYS_ARCH_H__reuse of #if (NO_SYS != 0)reuse of #if (osCMSIS < 0x20000U)reuse of /* __SYS_ARCH_H__ */reuse of /*
 * Copyright (c) 2001-2003 Swedish Institute of Computer Science.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 *
 * This file is part of the lwIP TCP/IP stack.
 *
 * Author: Adam Dunkels <adam@sics.se>
 *
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/sys.hreuse of #include "arch/sys_arch.h"reuse of declaration of lwip_thread_fnreuse of #define SYS_ARCH_LOCKED(code) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); code; SYS_ARCH_UNPROTECT(old_level); } while(0)reuse of #define SYS_ARCH_SET(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var = val; SYS_ARCH_UNPROTECT(old_level); } while(0)reuse of #define SYS_ARCH_GET(var,ret) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); ret = var; SYS_ARCH_UNPROTECT(old_level); } while(0)reuse of #define SYS_ARCH_DEC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var -= val; SYS_ARCH_UNPROTECT(old_level); } while(0)reuse of #define SYS_ARCH_INC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var += val; SYS_ARCH_UNPROTECT(old_level); } while(0)reuse of #define SYS_ARCH_UNPROTECT(lev) sys_arch_unprotect(lev)reuse of #define SYS_ARCH_PROTECT(lev) lev = sys_arch_protect()reuse of #define SYS_ARCH_DECL_PROTECT(lev) sys_prot_t levreuse of #define sys_mbox_set_invalid_val(mbox) sys_mbox_set_invalid(&(mbox))reuse of #define sys_mbox_valid_val(mbox) sys_mbox_valid(&(mbox))reuse of #define sys_mbox_fetch(mbox,msg) sys_arch_mbox_fetch(mbox, msg, 0)reuse of #define sys_mbox_tryfetch(mbox,msg) sys_arch_mbox_tryfetch(mbox, msg)reuse of #define sys_sem_set_invalid_val(sem) sys_sem_set_invalid(&(sem))reuse of #define sys_sem_valid_val(sem) sys_sem_valid(&(sem))reuse of #define sys_sem_wait(sem) sys_arch_sem_wait(sem, 0)reuse of #define LWIP_COMPAT_MUTEX 0reuse of #define SYS_MBOX_EMPTY SYS_ARCH_TIMEOUTreuse of #define SYS_ARCH_TIMEOUT 0xffffffffULreuse of #define LWIP_HDR_SYS_Hreuse of #ifndef LWIP_HDR_SYS_Hreuse of #if NO_SYSreuse of #ifndef LWIP_COMPAT_MUTEXreuse of #if LWIP_COMPAT_MUTEXreuse of #ifndef sys_mutex_validreuse of #ifndef sys_mutex_set_invalidreuse of #ifndef sys_sem_validreuse of #ifndef sys_sem_set_invalidreuse of #ifndef sys_sem_valid_valreuse of #ifndef sys_sem_set_invalid_valreuse of #ifndef sys_msleepreuse of #ifndef sys_arch_mbox_tryfetchreuse of #ifndef sys_mbox_validreuse of #ifndef sys_mbox_set_invalidreuse of #ifndef sys_mbox_valid_valreuse of #ifndef sys_mbox_set_invalid_valreuse of #ifndef sys_jiffiesreuse of #ifndef SYS_ARCH_PROTECTreuse of #if SYS_LIGHTWEIGHT_PROTreuse of #ifndef SYS_ARCH_INCreuse of #ifndef SYS_ARCH_DECreuse of #ifndef SYS_ARCH_GETreuse of #ifndef SYS_ARCH_SETreuse of #ifndef SYS_ARCH_LOCKEDreuse of declaration of sys_arch_unprotectreuse of declaration of pvalreuse of declaration of sys_arch_protectreuse of declaration of sys_nowreuse of declaration of sys_jiffiesreuse of declaration of sys_initreuse of declaration of sys_thread_newreuse of declaration of namereuse of declaration of threadreuse of declaration of argreuse of declaration of stacksizereuse of declaration of prioreuse of declaration of sys_mbox_set_invalidreuse of declaration of mboxreuse of declaration of sys_mbox_validreuse of declaration of sys_mbox_freereuse of declaration of sys_arch_mbox_tryfetchreuse of declaration of msgreuse of declaration of sys_arch_mbox_fetchreuse of declaration of timeoutreuse of declaration of sys_mbox_trypost_fromisrreuse of declaration of sys_mbox_trypostreuse of declaration of sys_mbox_postreuse of declaration of sys_mbox_newreuse of declaration of sizereuse of declaration of sys_msleepreuse of declaration of msreuse of declaration of sys_sem_set_invalidreuse of declaration of semreuse of declaration of sys_sem_validreuse of declaration of sys_sem_freereuse of declaration of sys_arch_sem_waitreuse of declaration of sys_sem_signalreuse of declaration of sys_sem_newreuse of declaration of sys_mutex_set_invalidreuse of declaration of mutexreuse of declaration of sys_mutex_validreuse of declaration of sys_mutex_freereuse of declaration of sys_mutex_unlockreuse of declaration of sys_mutex_lockreuse of declaration of sys_mutex_newreuse of /* LWIP_HDR_SYS_H */reuse of /* SYS_ARCH_LOCKED */reuse of /* SYS_ARCH_SET */reuse of /* SYS_ARCH_GET */reuse of /* SYS_ARCH_DEC */reuse of /* SYS_ARCH_INC */reuse of /*
 * Macros to set/get and increase/decrease variables in a thread-safe way.
 * Use these for accessing variable that are used from more than one thread.
 */reuse of /* SYS_ARCH_PROTECT */reuse of /* SYS_LIGHTWEIGHT_PROT */reuse of /**
 * @ingroup sys_prot
 * SYS_ARCH_UNPROTECT
 * Perform a "fast" set of the protection level to "lev". This could be
 * implemented by setting the interrupt level to "lev" within the MACRO or by
 * using a semaphore or mutex.  This macro will default to calling the
 * sys_arch_unprotect() function which should be implemented in
 * sys_arch.c. If a particular port needs a different implementation, then
 * this macro may be defined in sys_arch.h
 */reuse of /**
 * @ingroup sys_prot
 * SYS_ARCH_PROTECT
 * Perform a "fast" protect. This could be implemented by
 * disabling interrupts for an embedded system or by using a semaphore or
 * mutex. The implementation should allow calling SYS_ARCH_PROTECT when
 * already protected. The old protection level is returned in the variable
 * "lev". This macro will default to calling the sys_arch_protect() function
 * which should be implemented in sys_arch.c. If a particular port needs a
 * different implementation, then this macro may be defined in sys_arch.h
 */reuse of /**
 * @ingroup sys_prot
 * SYS_ARCH_DECL_PROTECT
 * declare a protection variable. This macro will default to defining a variable of
 * type sys_prot_t. If a particular port needs a different implementation, then
 * this macro may be defined in sys_arch.h.
 */reuse of /** SYS_LIGHTWEIGHT_PROT
 * define SYS_LIGHTWEIGHT_PROT in lwipopts.h if you want inter-task protection
 * for certain critical regions during buffer allocation, deallocation and memory
 * allocation and deallocation.
 */reuse of /* These functions must be implemented in the sys_arch.c file.
   In some implementations they can provide a more light-weight protection
   mechanism than using semaphores. Otherwise semaphores can be used for
   implementation */reuse of /* Critical Region Protection */reuse of /**
 * @ingroup sys_time
 * Returns the current time in milliseconds,
 * may be the same as sys_jiffies or at least based on it.
 * Don't care for wraparound, this is only used for time diffs.
 * Not implementing this function means you cannot use some modules (e.g. TCP
 * timestamps, internal timeouts for NO_SYS==1).
 */reuse of /**
 * Ticks/jiffies since power up.
 */reuse of /**
 * @ingroup sys_misc
 * sys_init() must be called before anything else.
 * Initialize the sys_arch layer.
 */reuse of /* NO_SYS */reuse of /**
 * @ingroup sys_misc
 * The only thread function:
 * Starts a new thread named "name" with priority "prio" that will begin its
 * execution in the function "thread()". The "arg" argument will be passed as an
 * argument to the thread() function. The stack size to used for this thread is
 * the "stacksize" parameter. The id of the new thread is returned. Both the id
 * and the priority are system dependent.
 * ATTENTION: although this function returns a value, it MUST NOT FAIL (ports have to assert this!)
 * 
 * @param name human-readable name for the thread (used for debugging purposes)
 * @param thread thread-function
 * @param arg parameter passed to 'thread'
 * @param stacksize stack size in bytes for the new thread (may be ignored by ports)
 * @param prio priority of the new thread (may be ignored by ports) */reuse of /**
 * Same as sys_mbox_set_invalid() but taking a value, not a pointer
 */reuse of /**
 * Same as sys_mbox_valid() but taking a value, not a pointer
 */reuse of /**
 * @ingroup sys_mbox
 * Invalidate a mailbox so that sys_mbox_valid() returns 0.
 * ATTENTION: This does NOT mean that the mailbox shall be deallocated:
 * sys_mbox_free() is always called before calling this function!
 * This may also be a define, in which case the function is not prototyped.
 */reuse of /**
 * @ingroup sys_mbox
 * Returns 1 if the mailbox is valid, 0 if it is not valid.
 * When using pointers, a simple way is to check the pointer for != NULL.
 * When directly using OS structures, implementing this may be more complex.
 * This may also be a define, in which case the function is not prototyped.
 */reuse of /**
 * @ingroup sys_mbox
 * Deallocates a mailbox. If there are messages still present in the
 * mailbox when the mailbox is deallocated, it is an indication of a
 * programming error in lwIP and the developer should be notified.
 * 
 * @param mbox mbox to delete
 */reuse of /**
 * For now, we map straight to sys_arch implementation.
 */reuse of /**
 * @ingroup sys_mbox
 * This is similar to sys_arch_mbox_fetch, however if a message is not
 * present in the mailbox, it immediately returns with the code
 * SYS_MBOX_EMPTY. On success 0 is returned.
 * To allow for efficient implementations, this can be defined as a
 * function-like macro in sys_arch.h instead of a normal function. For
 * example, a naive implementation could be:
 * \#define sys_arch_mbox_tryfetch(mbox,msg) sys_arch_mbox_fetch(mbox,msg,1)
 * although this would introduce unnecessary delays.
 * 
 * @param mbox mbox to get a message from
 * @param msg pointer where the message is stored
 * @return 0 (milliseconds) if a message has been received
 *         or SYS_MBOX_EMPTY if the mailbox is empty
 */reuse of /* Allow port to override with a macro, e.g. special timeout for sys_arch_mbox_fetch() */reuse of /**
 * @ingroup sys_mbox
 * Blocks the thread until a message arrives in the mailbox, but does
 * not block the thread longer than "timeout" milliseconds (similar to
 * the sys_arch_sem_wait() function). If "timeout" is 0, the thread should
 * be blocked until a message arrives. The "msg" argument is a result
 * parameter that is set by the function (i.e., by doing "*msg =
 * ptr"). The "msg" parameter maybe NULL to indicate that the message
 * should be dropped.
 * The return values are the same as for the sys_arch_sem_wait() function:
 * SYS_ARCH_TIMEOUT if there was a timeout, any other value if a messages
 * is received.
 * 
 * Note that a function with a similar name, sys_mbox_fetch(), is
 * implemented by lwIP. 
 * 
 * @param mbox mbox to get a message from
 * @param msg pointer where the message is stored
 * @param timeout maximum time (in milliseconds) to wait for a message (0 = wait forever)
 * @return SYS_ARCH_TIMEOUT on timeout, any other value if a message has been received
 */reuse of /**
 * @ingroup sys_mbox
 * Try to post a message to an mbox - may fail if full.
 * To be be used from ISR.
 * Returns ERR_MEM if it is full, else, ERR_OK if the "msg" is posted.
 * 
 * @param mbox mbox to posts the message
 * @param msg message to post (ATTENTION: can be NULL)
 */reuse of /**
 * @ingroup sys_mbox
 * Try to post a message to an mbox - may fail if full.
 * Can be used from ISR (if the sys arch layer allows this).
 * Returns ERR_MEM if it is full, else, ERR_OK if the "msg" is posted.
 * 
 * @param mbox mbox to posts the message
 * @param msg message to post (ATTENTION: can be NULL)
 */reuse of /**
 * @ingroup sys_mbox
 * Post a message to an mbox - may not fail
 * -> blocks if full, only to be used from tasks NOT from ISR!
 * 
 * @param mbox mbox to posts the message
 * @param msg message to post (ATTENTION: can be NULL)
 */reuse of /**
 * @ingroup sys_mbox
 * Creates an empty mailbox for maximum "size" elements. Elements stored
 * in mailboxes are pointers. You have to define macros "_MBOX_SIZE"
 * in your lwipopts.h, or ignore this parameter in your implementation
 * and use a default size.
 * If the mailbox has been created, ERR_OK should be returned. Returning any
 * other error will provide a hint what went wrong, but except for assertions,
 * no real error handling is implemented.
 * 
 * @param mbox pointer to the mbox to create
 * @param size (minimum) number of messages in this mbox
 * @return ERR_OK if successful, another err_t otherwise
 */reuse of /* Mailbox functions. */reuse of /* only has a (close to) 1 ms resolution. */reuse of /**
 * @ingroup sys_misc
 * Sleep for specified number of ms
 */reuse of /**
 * Same as sys_sem_set_invalid() but taking a value, not a pointer
 */reuse of /**
 * Same as sys_sem_valid() but taking a value, not a pointer
 */reuse of /**
 * @ingroup sys_sem
 * Invalidate a semaphore so that sys_sem_valid() returns 0.
 * ATTENTION: This does NOT mean that the semaphore shall be deallocated:
 * sys_sem_free() is always called before calling this function!
 * This may also be a define, in which case the function is not prototyped.
 */reuse of /**
 * @ingroup sys_sem
 * Returns 1 if the semaphore is valid, 0 if it is not valid.
 * When using pointers, a simple way is to check the pointer for != NULL.
 * When directly using OS structures, implementing this may be more complex.
 * This may also be a define, in which case the function is not prototyped.
 */reuse of /** Wait for a semaphore - forever/no timeout */reuse of /**
 * @ingroup sys_sem
 * Deallocates a semaphore.
 * @param sem semaphore to delete
 */reuse of /**
 * @ingroup sys_sem
 *  Blocks the thread while waiting for the semaphore to be signaled. If the
 * "timeout" argument is non-zero, the thread should only be blocked for the
 * specified time (measured in milliseconds). If the "timeout" argument is zero,
 * the thread should be blocked until the semaphore is signalled.
 * 
 * The return value is SYS_ARCH_TIMEOUT if the semaphore wasn't signaled within
 * the specified time or any other value if it was signaled (with or without
 * waiting).
 * Notice that lwIP implements a function with a similar name,
 * sys_sem_wait(), that uses the sys_arch_sem_wait() function.
 * 
 * @param sem the semaphore to wait for
 * @param timeout timeout in milliseconds to wait (0 = wait forever)
 * @return SYS_ARCH_TIMEOUT on timeout, any other value on success
 */reuse of /**
 * @ingroup sys_sem
 * Signals a semaphore
 * @param sem the semaphore to signal
 */reuse of /**
 * @ingroup sys_sem
 * Create a new semaphore
 * Creates a new semaphore. The semaphore is allocated to the memory that 'sem'
 * points to (which can be both a pointer or the actual OS structure).
 * The "count" argument specifies the initial state of the semaphore (which is
 * either 0 or 1).
 * If the semaphore has been created, ERR_OK should be returned. Returning any
 * other error will provide a hint what went wrong, but except for assertions,
 * no real error handling is implemented.
 *
 * @param sem pointer to the semaphore to create
 * @param count initial count of the semaphore
 * @return ERR_OK if successful, another err_t otherwise
 */reuse of /* Semaphore functions: */reuse of /* LWIP_COMPAT_MUTEX */reuse of /**
 * @ingroup sys_mutex
 * Invalidate a mutex so that sys_mutex_valid() returns 0.
 * ATTENTION: This does NOT mean that the mutex shall be deallocated:
 * sys_mutex_free() is always called before calling this function!
 * This may also be a define, in which case the function is not prototyped.
 */reuse of /**
 * @ingroup sys_mutex
 * Returns 1 if the mutes is valid, 0 if it is not valid.
 * When using pointers, a simple way is to check the pointer for != NULL.
 * When directly using OS structures, implementing this may be more complex.
 * This may also be a define, in which case the function is not prototyped.
 */reuse of /**
 * @ingroup sys_mutex
 * Deallocates a mutex.
 * @param mutex the mutex to delete
 */reuse of /**
 * @ingroup sys_mutex
 * Releases the mutex previously locked through 'sys_mutex_lock()'.
 * @param mutex the mutex to unlock
 */reuse of /**
 * @ingroup sys_mutex
 * Blocks the thread until the mutex can be grabbed.
 * @param mutex the mutex to lock
 */reuse of /**
 * @ingroup sys_mutex
 * Create a new mutex.
 * Note that mutexes are expected to not be taken recursively by the lwIP code,
 * so both implementation types (recursive or non-recursive) should work.
 * The mutex is allocated to the memory that 'mutex'
 * points to (which can be both a pointer or the actual OS structure).
 * If the mutex has been created, ERR_OK should be returned. Returning any
 * other error will provide a hint what went wrong, but except for assertions,
 * no real error handling is implemented.
 * 
 * @param mutex pointer to the mutex to create
 * @return ERR_OK if successful, another err_t otherwise
 */reuse of /* for old ports that don't have mutexes: define them to binary semaphores */reuse of /** Define LWIP_COMPAT_MUTEX if the port has no mutexes and binary semaphores
    should be used instead */reuse of /* Mutex functions: */reuse of /* Function prototypes for functions to be implemented by platform ports
   (in sys_arch.c) */reuse of /** Function prototype for thread functions */reuse of /** sys_mbox_tryfetch() returns SYS_MBOX_EMPTY if appropriate.
 * For now we use the same magic value, but we allow this to change in future.
 */reuse of /** Return code for timeouts from sys_arch_mbox_fetch and sys_arch_sem_wait */reuse of /* For a totally minimal and standalone system, we provide null
   definitions of the sys_ functions. */reuse of /*
 * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 *
 * This file is part of the lwIP TCP/IP stack.
 *
 * Author: Adam Dunkels <adam@sics.se>
 */reuse of /**
 * @file
 * OS abstraction layer
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.hreuse of #include "lwip/sys.h"reuse of definition of sys_timeoreuse of declaration of sys_timeout_handlerreuse of definition of lwip_cyclic_timerreuse of declaration of lwip_cyclic_timer_handlerreuse of definition of argreuse of definition of hreuse of definition of timereuse of definition of nextreuse of definition of handlerreuse of definition of interval_msreuse of #define SYS_TIMEOUTS_SLEEPTIME_INFINITE 0xFFFFFFFFreuse of #define LWIP_DEBUG_TIMERNAMES 0reuse of #define LWIP_HDR_TIMEOUTS_Hreuse of #ifndef LWIP_HDR_TIMEOUTS_Hreuse of #if !NO_SYSreuse of #ifndef LWIP_DEBUG_TIMERNAMESreuse of #ifdef LWIP_DEBUGreuse of #if LWIP_DEBUG_TIMERNAMESreuse of #if LWIP_TIMERSreuse of #if LWIP_TESTMODEreuse of declaration of sys_timeouts_sleeptimereuse of declaration of sys_check_timeoutsreuse of declaration of sys_restart_timeoutsreuse of declaration of sys_untimeoutreuse of declaration of handlerreuse of declaration of sys_timeoutreuse of declaration of msecsreuse of declaration of sys_timeouts_initreuse of declaration of lwip_num_cyclic_timersreuse of declaration of lwip_cyclic_timersreuse of /* LWIP_HDR_TIMEOUTS_H */reuse of /* LWIP_TIMERS */reuse of /* LWIP_DEBUG_TIMERNAMES */reuse of /** Function prototype for a timeout callback function. Register such a function
 * using sys_timeout().
 *
 * @param arg Additional argument to pass to the function - set up by sys_timeout()
 */reuse of /** Array size of lwip_cyclic_timers[] */reuse of /** This array contains all stack-internal cyclic timers. To get the number of
 * timers, use lwip_num_cyclic_timers */reuse of /** This struct contains information about a stack-internal timer function
 that has to be called at a defined interval */reuse of /** Function prototype for a stack-internal timer function that has to be
 * called at a defined interval */reuse of /** Returned by sys_timeouts_sleeptime() to indicate there is no timer, so we
 * can sleep forever.
 */reuse of /* LWIP_DEBUG*/reuse of /* LWIP_DEBUG */reuse of /*
 * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 *
 * This file is part of the lwIP TCP/IP stack.
 *
 * Author: Adam Dunkels <adam@sics.se>
 *         Simon Goldschmidt
 *
 */reuse of /**
 * @file
 * Timer implementations
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/prot/ieee.hreuse of definition of lwip_ieee_eth_typereuse of #define LWIP_HDR_PROT_IEEE_Hreuse of #ifndef LWIP_HDR_PROT_IEEE_Hreuse of x3reuse of y3reuse of DrawCharreuse of creuse of DrawPropreuse of LCD_DrawPropTypeDef[2]reuse of LCD_DrawPropTypeDef *reuse of ActiveLayerreuse of hltdc_evalreuse of LTDC_LayerCfgTypeDefreuse of LTDC_LayerCfgTypeDef[2]reuse of LTDC_LayerCfgTypeDef *reuse of FBStartAdressreuse of volatile uint32_t *reuse of APB2RSTRreuse of AHB1RSTRreuse of LTDC_IRQnreuse of DMA2D_IRQnreuse of DSI_IRQnreuse of LCD_IO_GetIDreuse of HAL_DSI_ShortWritereuse of DSI_HandleTypeDef *reuse of hdsi_evalreuse of HAL_DSI_LongWritereuse of hdsivideo_handlereuse of VirtualChannelIDreuse of floatreuse of PixelFormatreuse of volatile uint16_treuse of volatile uint16_t *reuse of volatile uint8_treuse of volatile uint8_t *reuse of HAL_LTDC_DisableColorKeyingreuse of LTDC_HandleTypeDef *reuse of HAL_LTDC_ConfigColorKeyingreuse of HAL_LTDC_EnableColorKeyingreuse of HAL_LTDC_SetWindowSizereuse of HAL_LTDC_SetWindowPositionreuse of HAL_LTDC_SetAddressreuse of HAL_LTDC_SetAlphareuse of ENABLEreuse of LTDC_TypeDefreuse of LTDC_TypeDef *reuse of LTDC_Layer_TypeDefreuse of LTDC_Layer_TypeDef *reuse of CRreuse of SRCRreuse of WindowX0reuse of WindowX1reuse of WindowY0reuse of WindowY1reuse of Alphareuse of Alpha0reuse of LTDC_ColorTypeDefreuse of Backcolorreuse of Bluereuse of Greenreuse of Redreuse of BlendingFactor1reuse of BlendingFactor2reuse of ImageWidthreuse of ImageHeightreuse of HAL_LTDC_ConfigLayerreuse of lcd_y_sizereuse of lcd_x_sizereuse of DSI_TypeDefreuse of DSI_TypeDef *reuse of HAL_DSI_DeInitreuse of PLLNDIVreuse of PLLIDFreuse of PLLODFreuse of DSI_InitTypeDefreuse of NumberOfLanesreuse of TXEscapeCkdivreuse of HAL_DSI_Initreuse of DSI_PLLInitTypeDef *reuse of VSPolarityreuse of HSPolarityreuse of DEPolarityreuse of NullPacketSizereuse of NumberOfChunksreuse of PacketSizereuse of HorizontalSyncActivereuse of HorizontalBackPorchreuse of HorizontalLinereuse of VerticalSyncActivereuse of VerticalBackPorchreuse of VerticalFrontPorchreuse of VerticalActivereuse of LPCommandEnablereuse of LPLargestPacketSizereuse of LPVACTLargestPacketSizereuse of LPHorizontalFrontPorchEnablereuse of LPHorizontalBackPorchEnablereuse of LPVerticalActiveEnablereuse of LPVerticalFrontPorchEnablereuse of LPVerticalBackPorchEnablereuse of LPVerticalSyncActiveEnablereuse of HAL_DSI_ConfigVideoModereuse of DSI_VidCfgTypeDef *reuse of LTDC_InitTypeDefreuse of HorizontalSyncreuse of AccumulatedHBPreuse of AccumulatedActiveWreuse of TotalWidthreuse of PeriphClockSelectionreuse of RCC_PLLSAIInitTypeDefreuse of PLLSAIreuse of PLLSAINreuse of PLLSAIRreuse of PLLSAIDivRreuse of HAL_RCCEx_PeriphCLKConfigreuse of RCC_PeriphCLKInitTypeDef *reuse of PCPolarityreuse of HAL_LTDCEx_StructInitFromVideoConfigreuse of HAL_LTDC_Initreuse of HAL_DSI_Startreuse of SD_HandleTypeDefreuse of BSP_SD_ReadCpltCallbackreuse of SdCardreuse of BSP_SD_WriteCpltCallbackreuse of BSP_SD_AbortCallbackreuse of BSP_SD_MspDeInitreuse of SD_HandleTypeDef *reuse of hsdreuse of BSP_SD_MspInitreuse of BSP_SD_IsDetectedExreuse of BSP_SD_IsDetectedreuse of BSP_SD_GetCardInfoExreuse of HAL_SD_CardInfoTypeDefreuse of HAL_SD_CardInfoTypeDef *reuse of CardInforeuse of BSP_SD_GetCardInforeuse of BSP_SD_GetCardStateExreuse of BSP_SD_GetCardStatereuse of BSP_SD_EraseExreuse of StartAddrreuse of EndAddrreuse of BSP_SD_Erasereuse of BSP_SD_WriteBlocks_DMAExreuse of WriteAddrreuse of NumOfBlocksreuse of BSP_SD_WriteBlocks_DMAreuse of BSP_SD_ReadBlocks_DMAExreuse of ReadAddrreuse of BSP_SD_ReadBlocks_DMAreuse of BSP_SD_WriteBlocksExreuse of Timeoutreuse of BSP_SD_WriteBlocksreuse of BSP_SD_ReadBlocksExreuse of BSP_SD_ReadBlocksreuse of BSP_SD_ITConfigExreuse of BSP_SD_ITConfigreuse of BSP_SD_DeInitExreuse of BSP_SD_DeInitreuse of BSP_SD_InitExreuse of BSP_SD_Initreuse of __DMA_HandleTypeDefreuse of DMA_HandleTypeDefreuse of HAL_SD_RxCpltCallbackreuse of uSdHandlereuse of HAL_SD_TxCpltCallbackreuse of HAL_SD_AbortCallbackreuse of HAL_SD_GetCardInforeuse of uSdHandle2reuse of HAL_SD_GetCardStatereuse of HAL_SD_CardStateTypeDefreuse of SDMMC_TypeDefreuse of SDMMC_TypeDef *reuse of DMA2_Stream3_IRQnreuse of DMA2_Stream6_IRQnreuse of DMA_Stream_TypeDefreuse of DMA_Stream_TypeDef *reuse of HAL_DMA_DeInitreuse of DMA_HandleTypeDef *reuse of __DMA_HandleTypeDef *reuse of SDMMC1_IRQnreuse of DMA2_Stream0_IRQnreuse of DMA2_Stream5_IRQnreuse of SDMMC2_IRQnreuse of DMA_InitTypeDefreuse of PeriphIncreuse of MemIncreuse of PeriphDataAlignmentreuse of MemDataAlignmentreuse of Priorityreuse of FIFOModereuse of FIFOThresholdreuse of MemBurstreuse of PeriphBurstreuse of hdmarxreuse of Parentreuse of HAL_DMA_Initreuse of hdmatxreuse of HAL_SD_Erasereuse of HAL_SD_WriteBlocks_DMAreuse of HAL_SD_ReadBlocks_DMAreuse of HAL_SD_WriteBlocksreuse of HAL_SD_ReadBlocksreuse of UseExtiModeDetectionreuse of HAL_SD_DeInitreuse of SDMMC_InitTypeDefreuse of ClockEdgereuse of ClockBypassreuse of ClockPowerSavereuse of BusWidereuse of HardwareFlowControlreuse of ClockDivreuse of HAL_SD_Initreuse of HAL_SD_ConfigWideBusOperationreuse of FMC_SDRAM_TimingTypeDefreuse of AHB3ENRreuse of hdmareuse of HAL_SDRAM_SendCommandreuse of sdramHandlereuse of HAL_SDRAM_Write_DMAreuse of HAL_SDRAM_Write_32breuse of HAL_SDRAM_Read_DMAreuse of HAL_SDRAM_Read_32breuse of Commandreuse of CommandModereuse of CommandTargetreuse of AutoRefreshNumberreuse of ModeRegisterDefinitionreuse of HAL_SDRAM_ProgramRefreshRatereuse of FMC_Bank5_6_TypeDefreuse of FMC_Bank5_6_TypeDef *reuse of HAL_SDRAM_DeInitreuse of LoadToActiveDelayreuse of ExitSelfRefreshDelayreuse of SelfRefreshTimereuse of RowCycleDelayreuse of WriteRecoveryTimereuse of RPDelayreuse of RCDDelayreuse of FMC_SDRAM_InitTypeDefreuse of SDBankreuse of ColumnBitsNumberreuse of RowBitsNumberreuse of MemoryDataWidthreuse of InternalBankNumberreuse of CASLatencyreuse of WriteProtectionreuse of SDClockPeriodreuse of ReadBurstreuse of ReadPipeDelayreuse of HAL_SDRAM_Initreuse of FMC_SDRAM_TimingTypeDef *reuse of SRAM_HandleTypeDefreuse of BSP_SRAM_MspDeInitreuse of SRAM_HandleTypeDef *reuse of hsramreuse of BSP_SRAM_MspInitreuse of BSP_SRAM_WriteData_DMAreuse of BSP_SRAM_WriteDatareuse of BSP_SRAM_ReadData_DMAreuse of BSP_SRAM_ReadDatareuse of BSP_SRAM_DeInitreuse of BSP_SRAM_Initreuse of FMC_NORSRAM_TimingTypeDefreuse of DMA2_Stream4_IRQnreuse of HAL_SRAM_Write_DMAreuse of sramHandlereuse of HAL_SRAM_Write_16breuse of HAL_SRAM_Read_DMAreuse of HAL_SRAM_Read_16breuse of FMC_Bank1_TypeDefreuse of FMC_Bank1_TypeDef *reuse of FMC_Bank1E_TypeDefreuse of FMC_Bank1E_TypeDef *reuse of Extendedreuse of HAL_SRAM_DeInitreuse of AddressSetupTimereuse of AddressHoldTimereuse of DataSetupTimereuse of BusTurnAroundDurationreuse of CLKDivisionreuse of DataLatencyreuse of AccessModereuse of FMC_NORSRAM_InitTypeDefreuse of NSBankreuse of DataAddressMuxreuse of MemoryTypereuse of BurstAccessModereuse of WaitSignalPolarityreuse of WaitSignalActivereuse of WriteOperationreuse of WaitSignalreuse of ExtendedModereuse of AsynchronousWaitreuse of WriteBurstreuse of ContinuousClockreuse of HAL_SRAM_Initreuse of FMC_NORSRAM_TimingTypeDef *reuse of unknownreuse of decltype(nullptr)reuse of boolreuse of wchar_treuse of char8_treuse of char16_treuse of char32_treuse of signed charreuse of signed shortreuse of signed longreuse of signed long longreuse of __int128reuse of unsigned __int128reuse of signed __int128reuse of _Float16reuse of __fp16reuse of doublereuse of long doublereuse of /**
  * @brief  GPIO IRQ_GPI_EVT1/2/3 (R/W): Irq generated on level (0) or edge (1).
  */reuse of /* agpio [0:7] */reuse of /* gpio [8:15] */reuse of /* gpio [0:7] */reuse of /**
  * @brief  GPIO IRQ_GPI_SRC1/2/3 (R/W): registers enable or not the feature to generate irq
  */reuse of /* the general MFXSTM32L152_IRQ_GPIO_SRC_EN shall be enabled too          */reuse of /* GPIOs can INDIVIDUALLY generate interruption to the Main MCU thanks to the MFXSTM32L152_IRQ_OUT signal */reuse of /**
  * @brief  GPIO IRQ_GPIs
  */reuse of /**
  * @brief  Reg addr: GPIO STATE (R): Give state of the GPIO pin.
  */reuse of /**
  * @brief  Reg addr: GPIO CLEAR (W): When GPIO is in output mode, write (1) puts the corresponding GPO in Low level.
  */reuse of /**
  * @brief  Reg addr: GPIO SET (W): When GPIO is in output mode, write (1) puts the corresponding GPO in High level.
  */reuse of /**
  * @brief  Reg addr: GPIO PULL_UP_PULL_DOWN (R/W):  discussion open with Jean Claude
  */reuse of /**
  * @brief  Reg addr: GPIO TYPE (R/W): If GPIO in output: (0) output push pull, (1) output open drain.
  *                          If GPIO in input: (0) input without pull resistor, (1) input with pull resistor.
  */reuse of /**
   * @brief  Reg addr: GPIO DIRECTION (R/W): GPIO pins direction: (0) input, (1) output.
  */reuse of /**
  * @brief  GPIO: 24 programmable input/output called MFXSTM32L152_GPIO[23:0] are provided
  */reuse of /* All global interrupts          */reuse of /* General GPIO irq (only for SRC_EN and PENDING) */reuse of /* IDD function irq */reuse of /* Error message from MFXSTM32L152 firmware irq */reuse of /* TouchScreen Detect irq*/reuse of /* TouchScreen FIFO Not Empty irq*/reuse of /* TouchScreen FIFO threshold triggered irq*/reuse of /* TouchScreen FIFO Full irq*/reuse of /* TouchScreen FIFO Overflow irq*/reuse of /**
   * @brief  REG_ADR_IRQ_SRC_EN, REG_ADR_IRQ_PENDING & REG_ADR_IRQ_ACK choices
  */reuse of /**
  * @brief  MFXSTM32L152_REG_ADR_MFX_IRQ_OUT choices
  */reuse of /* Error raised by Gpio */reuse of /* Error raised by Touch Screen */reuse of /* Error raised by Idd */reuse of /**
  * @brief  MFXSTM32L152_REG_ADR_ERROR_SRC choices
  */reuse of /* by the way if IDD and TS are enabled they take automatically the AF pins*/reuse of /**
  * @brief  MFXSTM32L152_REG_ADR_SYS_CTRL choices
  */reuse of /**
  * @brief  MFXSTM32L152_REG_ADR_ID choices
  */reuse of /**
  * @brief  Reg Addr IRQs: the Main MCU must acknowledge it thanks to a writing access to the IRQ_ACK register
  */reuse of /**
  * @brief  Reg Addr IRQs: the Main MCU must read the IRQ_PENDING register to know the interrupt reason
  */reuse of /**
  * @brief  Reg Addr IRQs: to select the events which activate the MFXSTM32L152_IRQ_OUT signal
  */reuse of /**
  * @brief  Reg Addr IRQs: to config the pin that informs Main MCU that MFX events appear
  */reuse of /**
  * @brief  Register address: Error Message
  */reuse of /**
  * @brief  Register address: Error source
  */reuse of /**
  * @brief  Register address: Vdd monitoring (R)
  */reuse of /**
  * @brief  Register address: System Control Register (R/W)
  */reuse of /**
  * @brief  Register address: chip FW_VERSION  (R)
  */reuse of /**
  * @brief  Register address: chip IDs (R)
  */reuse of /**
  * @brief  MFX COMMON defines
  */reuse of /** @defgroup MFXSTM32L152_Exported_Constants
  * @{
  */reuse of /* Exported constants --------------------------------------------------------*/reuse of /**
  * @}
  */reuse of /** @defgroup MFXSTM32L152_Exported_Types
  * @{
  */reuse of /** @defgroup MFXSTM32L152
  * @{
  */reuse of /** @addtogroup Component
  * @{
  */reuse of /** @addtogroup BSP
  * @{
  */reuse of /* Define to prevent recursive inclusion -------------------------------------*/reuse of /**
  ******************************************************************************
  * @file    mfxstm32l152.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the
  *          mfxstm32l152.c IO expander driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/mfxstm32l152reuse of externreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.creuse of #include "mfxstm32l152.h"reuse of definition of mfxstm32l152_reg24_setPinValuereuse of definition of DeviceAddrreuse of definition of RegisterAddrreuse of definition of PinPositionreuse of definition of PinValuereuse of definition of tmpreuse of definition of pin_0_7reuse of definition of pin_8_15reuse of definition of pin_16_23reuse of definition of mfxstm32l152_ReleaseInstancereuse of definition of idxreuse of #define MFXSTM32L152_MAX_INSTANCE 3reuse of definition of mfxstm32l152_GetInstancereuse of definition of mfxstm32l152_WriteRegreuse of definition of RegAddrreuse of definition of Valuereuse of definition of mfxstm32l152_ReadRegreuse of definition of mfxstm32l152_Error_DisableITreuse of definition of mfxstm32l152_Error_GetITStatusreuse of definition of mfxstm32l152_Error_ClearITreuse of definition of mfxstm32l152_Error_EnableITreuse of definition of mfxstm32l152_Error_ReadMsgreuse of definition of mfxstm32l152_Error_ReadSrcreuse of definition of mfxstm32l152_IDD_DisableITreuse of definition of mfxstm32l152_IDD_GetITStatusreuse of definition of mfxstm32l152_IDD_ClearITreuse of definition of mfxstm32l152_IDD_EnableITreuse of definition of mfxstm32l152_IDD_GetShuntUsedreuse of definition of mfxstm32l152_IDD_GetValuereuse of definition of ReadValuereuse of definition of datareuse of definition of mfxstm32l152_IDD_ConfigShuntNbLimitreuse of definition of ShuntNbLimitreuse of definition of modereuse of definition of mfxstm32l152_IDD_Configreuse of definition of MfxIddConfigreuse of staticreuse of definition of mfxstm32l152_IDD_Startreuse of definition of mfxstm32l152_TS_ClearITreuse of definition of mfxstm32l152_TS_ITStatusreuse of definition of mfxstm32l152_TS_DisableITreuse of definition of mfxstm32l152_TS_EnableITreuse of definition of mfxstm32l152_TS_GetXYreuse of definition of Xreuse of definition of Yreuse of definition of data_xyreuse of definition of mfxstm32l152_TS_DetectTouchreuse of definition of statereuse of definition of retreuse of definition of mfxstm32l152_TS_Startreuse of definition of mfxstm32l152_IO_DisableAFreuse of definition of mfxstm32l152_IO_EnableAFreuse of definition of mfxstm32l152_IO_ClearITreuse of definition of IO_Pinreuse of definition of mfxstm32l152_IO_ITStatusreuse of definition of tmp1reuse of definition of tmp2reuse of definition of tmp3reuse of definition of mfxstm32l152_IO_DisablePinITreuse of definition of mfxstm32l152_IO_EnablePinITreuse of definition of mfxstm32l152_IO_DisableITreuse of definition of mfxstm32l152_IO_EnableITreuse of definition of mfxstm32l152_IO_ReadPinreuse of definition of mfxstm32l152_IO_WritePinreuse of definition of PinStatereuse of definition of mfxstm32l152_IO_SetIrqTypeModereuse of definition of Typereuse of definition of mfxstm32l152_IO_SetIrqEvtModereuse of definition of Evtreuse of definition of mfxstm32l152_IO_InitPinreuse of definition of Directionreuse of definition of mfxstm32l152_IO_Configreuse of definition of IO_Modereuse of definition of error_codereuse of definition of mfxstm32l152_IO_Startreuse of definition of mfxstm32l152_SetIrqOutPinTypereuse of definition of mfxstm32l152_SetIrqOutPinPolarityreuse of definition of Polarityreuse of definition of mfxstm32l152_ClearGlobalITreuse of definition of Sourcereuse of definition of mfxstm32l152_GlobalITStatusreuse of definition of mfxstm32l152_DisableITSourcereuse of definition of mfxstm32l152_EnableITSourcereuse of definition of mfxstm32l152_ReadFwVersionreuse of definition of mfxstm32l152_ReadIDreuse of definition of idreuse of definition of mfxstm32l152_WakeUpreuse of definition of instancereuse of definition of mfxstm32l152_LowPowerreuse of definition of mfxstm32l152_Resetreuse of definition of mfxstm32l152_DeInitreuse of definition of mfxstm32l152_Initreuse of definition of emptyreuse of definition of mfxstm32l152reuse of definition of mfxstm32l152_idd_drvreuse of definition of mfxstm32l152_io_drvreuse of definition of mfxstm32l152_ts_drvreuse of declaration of mfxstm32l152_reg24_setPinValuereuse of declaration of DeviceAddrreuse of DP83848_BSRreuse of DP83848_BSR_LINK_STATUSreuse of DP83848_STATUS_LINK_DOWNreuse of DP83848_STATUS_10MBITS_HALFDUPLEXreuse of DP83848_PHYSCSRreuse of DP83848_PHYSCSR_AUTONEGO_DONEreuse of DP83848_STATUS_AUTONEGO_NOTDONEreuse of DP83848_PHYSCSR_HCDSPEEDMASKreuse of DP83848_PHYSCSR_100BTX_FDreuse of DP83848_PHYSCSR_100BTX_HDreuse of DP83848_PHYSCSR_10BT_FDreuse of ... != ...reuse of ... && ...reuse of 6reuse of DP83848_BCR_POWER_DOWNreuse of 2048reuse of (dp83848_DeInit_Func)...reuse of initializer for regvaluereuse of initializer for addrreuse of DP83848_MAX_DEV_ADDRreuse of DP83848_SMRreuse of DP83848_SMR_PHY_ADDRreuse of DP83848_STATUS_ADDRESS_ERRORreuse of (dp83848_Init_Func)...reuse of 31reuse of ... <= ...reuse of 25reuse of continue;reuse of break;reuse of label ...:reuse of ... ++reuse of ... || ...reuse of initializer for tmpreuse of 255reuse of 8reuse of ... >> ...reuse of initializer for idxreuse of MFXSTM32L152_MAX_INSTANCEreuse of array to pointer conversionreuse of access to arrayreuse of MFXSTM32L152_IRQ_ERRORreuse of MFXSTM32L152_REG_ADR_ERROR_MSGreuse of MFXSTM32L152_REG_ADR_ERROR_SRCreuse of MFXSTM32L152_IRQ_IDDreuse of MFXSTM32L152_REG_ADR_IDD_SHUNT_USEDreuse of 26reuse of MFXSTM32L152_REG_ADR_IDD_VALUE_MSBreuse of 20reuse of sizeof(<expr>)reuse of * ...reuse of initializer for modereuse of MFXSTM32L152_REG_ADR_IDD_CTRLreuse of 128reuse of MFXSTM32L152_IDD_CTRL_SHUNT_NBreuse of 14reuse of initializer for valuereuse of MFXSTM32L152_REG_ADR_SYS_CTRLreuse of 64reuse of MFXSTM32L152_IDD_ENreuse of MFXSTM32L152_IDD_CTRL_VREF_DISreuse of MFXSTM32L152_IDD_CTRL_CAL_DISreuse of MFXSTM32L152_IDD_PREDELAY_UNITreuse of MFXSTM32L152_IDD_PREDELAY_VALUEreuse of 127reuse of MFXSTM32L152_REG_ADR_IDD_PRE_DELAYreuse of 129reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSBreuse of 130reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSBreuse of 131reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSBreuse of 132reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSBreuse of 133reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSBreuse of 134reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSBreuse of 135reuse of CFGRreuse of RCC_CFGR_HPREreuse of RCC_CFGR_HPRE_Mskreuse of RCC_CFGR_HPRE_Posreuse of AHBCLKDividerreuse of 15reuse of RCC_CFGR_PPRE1reuse of RCC_CFGR_PPRE1_Mskreuse of RCC_CFGR_PPRE1_Posreuse of APB1CLKDividerreuse of 7reuse of 10reuse of RCC_CFGR_PPRE2reuse of RCC_CFGR_PPRE2_Mskreuse of RCC_CFGR_PPRE2_Posreuse of APB2CLKDividerreuse of 13reuse of FLASHreuse of FLASH_R_BASEreuse of FLASH_ACR_LATENCYreuse of FLASH_ACR_LATENCY_Mskreuse of FLASH_ACR_LATENCY_Posreuse of 15360reuse of (FLASH_TypeDef *)...reuse of ACRreuse of RCC_OSCILLATORTYPE_HSEreuse of RCC_OSCILLATORTYPE_HSIreuse of RCC_OSCILLATORTYPE_LSEreuse of RCC_OSCILLATORTYPE_LSIreuse of OscillatorTypereuse of RCC_CR_HSEBYPreuse of RCC_CR_HSEBYP_Mskreuse of RCC_CR_HSEBYP_Posreuse of RCC_HSE_BYPASSreuse of RCC_CR_HSEONreuse of RCC_CR_HSEON_Mskreuse of RCC_CR_HSEON_Posreuse of RCC_HSE_ONreuse of RCC_HSE_OFFreuse of HSEStatereuse of RCC_CR_HSIONreuse of RCC_CR_HSION_Mskreuse of RCC_CR_HSION_Posreuse of RCC_HSI_ONreuse of RCC_HSI_OFFreuse of HSIStatereuse of RCC_CR_HSITRIMreuse of RCC_CR_HSITRIM_Mskreuse of RCC_CR_HSITRIM_Posreuse of HSICalibrationValuereuse of RCC_BDCR_LSEBYPreuse of RCC_BDCR_LSEBYP_Mskreuse of RCC_BDCR_LSEBYP_Posreuse of RCC_LSE_BYPASSreuse of RCC_BDCR_LSEONreuse of RCC_BDCR_LSEON_Mskreuse of RCC_BDCR_LSEON_Posreuse of RCC_LSE_ONreuse of RCC_LSE_OFFreuse of BDCRreuse of LSEStatereuse of RCC_CSR_LSIONreuse of RCC_CSR_LSION_Mskreuse of RCC_CSR_LSION_Posreuse of RCC_LSI_ONreuse of RCC_LSI_OFFreuse of /* LWIP_HDR_PROT_IEEE_H */reuse of /** Q-in-Q, 802.1ad */reuse of /** Precision time protocol */reuse of /** Media redundancy protocol */reuse of /** Serial real-time communication system */reuse of /** Link layer discovery protocol */reuse of /** Ethernet for control automation technology */reuse of /** Process field network */reuse of /** Jumbo Frames */reuse of /** PPP Over Ethernet Session Stage */reuse of /** PPP Over Ethernet Discovery Stage */reuse of /** Internet protocol v6 */reuse of /** Virtual local area network */reuse of /** RARP */reuse of /** Wake on lan */reuse of /** Address resolution protocol */reuse of /** Internet protocol v4 */reuse of /**
 * @ingroup ieee
 * A list of often ethtypes (although lwIP does not use all of them).
 */reuse of /*
 * Copyright (c) 2017 Dirk Ziegelmeier.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 *
 * This file is part of the lwIP TCP/IP stack.
 *
 * Author: Dirk Ziegelmeier <dziegel@gmx.de>
 *
 */reuse of /**
 * @file
 * IEEE assigned numbers
 *
 * @defgroup ieee IEEE assigned numbers
 * @ingroup infrastructure
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/protreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/prot/ethernet.hreuse of #include "lwip/prot/ieee.h"reuse of #include "lwip/arch.h"reuse of definition of eth_vlan_hdrreuse of definition of eth_hdrreuse of definition of eth_addrreuse of definition of tpidreuse of definition of prio_vidreuse of definition of typereuse of definition of srcreuse of definition of destreuse of #define ETH_HWADDR_LEN 6reuse of definition of addrreuse of #define eth_addr_cmp(addr1,addr2) (memcmp((addr1)->addr, (addr2)->addr, ETH_HWADDR_LEN) == 0)reuse of #define LL_IP6_MULTICAST_ADDR_1 0x33reuse of #define LL_IP6_MULTICAST_ADDR_0 0x33reuse of #define LL_IP4_MULTICAST_ADDR_2 0x5ereuse of #define LL_IP4_MULTICAST_ADDR_1 0x00reuse of #define LL_IP4_MULTICAST_ADDR_0 0x01reuse of #define VLAN_ID(vlan_hdr) (lwip_htons((vlan_hdr)->prio_vid) & 0xFFF)reuse of #define SIZEOF_VLAN_HDR 4reuse of #define SIZEOF_ETH_HDR (14 + ETH_PAD_SIZE)reuse of #define ETH_ADDR(b0,b1,b2,b3,b4,b5) {{b0, b1, b2, b3, b4, b5}}reuse of #define LWIP_HDR_PROT_ETHERNET_Hreuse of #ifndef LWIP_HDR_PROT_ETHERNET_Hreuse of #ifndef ETH_HWADDR_LENreuse of #ifdef ETHARP_HWADDR_LENreuse of #ifdef PACK_STRUCT_USE_INCLUDESreuse of #if ETH_PAD_SIZEreuse of /* LWIP_HDR_PROT_ETHERNET_H */reuse of /** IPv6 multicast uses this prefix */reuse of /** The 24-bit IANA IPv4-multicast OUI is 01-00-5e: */reuse of /** VLAN header inserted between ethernet header and payload
 * if 'type' in ethernet header is ETHTYPE_VLAN.
 * See IEEE802.Q */reuse of /** Ethernet header */reuse of /** Initialize a struct eth_addr with its 6 bytes (takes care of correct braces) */reuse of /** An Ethernet MAC address */reuse of /* compatibility mode */reuse of /*
 * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 *
 * This file is part of the lwIP TCP/IP stack.
 *
 * Author: Adam Dunkels <adam@sics.se>
 *
 */reuse of /**
 * @file
 * Ethernet protocol definitions
 */reuse of packedreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/netif/ethernet.hreuse of #include "lwip/prot/ethernet.h"reuse of #include "lwip/pbuf.h"reuse of #define LWIP_ARP_FILTER_NETIF 0reuse of #define LWIP_HDR_NETIF_ETHERNET_Hreuse of #ifndef LWIP_HDR_NETIF_ETHERNET_Hreuse of #if LWIP_ARP || LWIP_ETHERNETreuse of #ifndef LWIP_ARP_FILTER_NETIFreuse of declaration of ethzeroreuse of declaration of ethbroadcastreuse of declaration of ethernet_outputreuse of declaration of preuse of declaration of srcreuse of declaration of dstreuse of declaration of eth_typereuse of declaration of ethernet_inputreuse of /* LWIP_HDR_NETIF_ETHERNET_H */reuse of /* LWIP_ARP || LWIP_ETHERNET */reuse of /** Define this to 1 and define LWIP_ARP_FILTER_NETIF_FN(pbuf, netif, type)
 * to a filter function that returns the correct netif when using multiple
 * netifs on one hardware interface where the netif's low-level receive
 * routine cannot decide for the correct netif (e.g. when mapping multiple
 * IP addresses to one hardware interface).
 */reuse of /*
 * Copyright (c) 2001-2003 Swedish Institute of Computer Science.
 * Copyright (c) 2003-2004 Leon Woestenberg <leon.woestenberg@axon.tv>
 * Copyright (c) 2003-2004 Axon Digital Design B.V., The Netherlands.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 *
 * This file is part of the lwIP TCP/IP stack.
 *
 * Author: Adam Dunkels <adam@sics.se>
 *
 */reuse of /**
 * @file
 * Ethernet input function - handles INCOMING ethernet level traffic
 * To be used in most low-level netif implementations
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/netifreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/prot/ip4.hreuse of #include "lwip/ip4_addr.h"reuse of definition of ip_hdrreuse of declaration of ip4_addr_p_treuse of definition of ip4_addr_packedreuse of definition of _chksumreuse of definition of _protoreuse of definition of _ttlreuse of definition of _offsetreuse of definition of _idreuse of definition of _lenreuse of definition of _tosreuse of definition of _v_hlreuse of #define IPH_CHKSUM_SET(hdr,chksum) (hdr)->_chksum = (chksum)reuse of #define IPH_PROTO_SET(hdr,proto) (hdr)->_proto = (u8_t)(proto)reuse of #define IPH_TTL_SET(hdr,ttl) (hdr)->_ttl = (u8_t)(ttl)reuse of #define IPH_OFFSET_SET(hdr,off) (hdr)->_offset = (off)reuse of #define IPH_ID_SET(hdr,id) (hdr)->_id = (id)reuse of #define IPH_LEN_SET(hdr,len) (hdr)->_len = (len)reuse of #define IPH_TOS_SET(hdr,tos) (hdr)->_tos = (tos)reuse of #define IPH_VHL_SET(hdr,v,hl) (hdr)->_v_hl = (u8_t)((((v) << 4) | (hl)))reuse of #define IPH_CHKSUM(hdr) ((hdr)->_chksum)reuse of #define IPH_PROTO(hdr) ((hdr)->_proto)reuse of #define IPH_TTL(hdr) ((hdr)->_ttl)reuse of #define IPH_OFFSET_BYTES(hdr) ((u16_t)((lwip_ntohs(IPH_OFFSET(hdr)) & IP_OFFMASK) * 8U))reuse of #define IPH_OFFSET(hdr) ((hdr)->_offset)reuse of #define IPH_ID(hdr) ((hdr)->_id)reuse of #define IPH_LEN(hdr) ((hdr)->_len)reuse of #define IPH_TOS(hdr) ((hdr)->_tos)reuse of #define IPH_HL_BYTES(hdr) ((u8_t)(IPH_HL(hdr) * 4))reuse of #define IPH_HL(hdr) ((hdr)->_v_hl & 0x0f)reuse of #define IPH_V(hdr) ((hdr)->_v_hl >> 4)reuse of #define IP_OFFMASK 0x1fffUreuse of #define IP_MF 0x2000Ureuse of #define IP_DF 0x4000Ureuse of #define IP_RF 0x8000Ureuse of #define IP_HLEN_MAX 60reuse of #define IP_HLEN 20reuse of #define LWIP_HDR_PROT_IP4_Hreuse of #ifndef LWIP_HDR_PROT_IP4_Hreuse of /* LWIP_HDR_PROT_IP4_H */reuse of /* Macros to set struct ip_hdr fields: */reuse of /* Macros to get struct ip_hdr fields: */reuse of /* source and destination IP addresses */reuse of /* checksum */reuse of /* protocol*/reuse of /* time to live */reuse of /* mask for fragmenting bits */reuse of /* more fragments flag */reuse of /* don't fragment flag */reuse of /* reserved fragment flag */reuse of /* fragment offset field */reuse of /* identification */reuse of /* total length */reuse of /* type of service */reuse of /* version / header length */reuse of /* The IPv4 header */reuse of /* Maximum size of the IPv4 header with options. */reuse of /* Size of the IPv4 header. Same as 'sizeof(struct ip_hdr)'. */reuse of /** This is the packed version of ip4_addr_t,
    used in network headers that are itself packed */reuse of /**
 * @file
 * IPv4 protocol definitions
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/ip4.hreuse of #include "lwip/prot/ip4.h"reuse of #include "lwip/def.h"reuse of #define ip4_debug_print(p)reuse of #define ip4_netif_get_local_ip(netif) (((netif) != NULL) ? netif_ip_addr4(netif) : NULL)reuse of #define ip4_route_src(src,dest) ip4_route(dest)reuse of #define ip_init()reuse of #define IP_OPTIONS_SEND (LWIP_IPV4 && LWIP_IGMP)reuse of #define LWIP_IPV4_SRC_ROUTING 0reuse of #define LWIP_HDR_IP4_Hreuse of #ifndef LWIP_HDR_IP4_Hreuse of #if LWIP_IPV4reuse of #ifdef LWIP_HOOK_IP4_ROUTE_SRCreuse of #if LWIP_IPV4_SRC_ROUTINGreuse of #if LWIP_NETIF_USE_HINTSreuse of #if IP_OPTIONS_SENDreuse of #if LWIP_MULTICAST_TX_OPTIONSreuse of #if IP_DEBUGreuse of declaration of ip4_output_if_srcreuse of declaration of destreuse of declaration of ttlreuse of declaration of tosreuse of declaration of protoreuse of declaration of ip4_output_ifreuse of declaration of ip4_outputreuse of declaration of ip4_inputreuse of declaration of inpreuse of declaration of ip4_routereuse of /* LWIP_HDR_IP_H */reuse of /* LWIP_IPV4 */reuse of /* IP_DEBUG */reuse of /* LWIP_MULTICAST_TX_OPTIONS */reuse of /* IP_OPTIONS_SEND */reuse of /* LWIP_NETIF_USE_HINTS */reuse of /* LWIP_IPV4_SRC_ROUTING */reuse of /* Compatibility define, no init needed. */reuse of /** Currently, the function ip_output_if_opt() is only used with IGMP */reuse of /**
 * @file
 * IPv4 API
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/prot/etharp.hreuse of definition of etharp_opcodereuse of definition of etharp_hdrreuse of definition of ip4_addr_wordalignedreuse of definition of dipaddrreuse of definition of dhwaddrreuse of definition of sipaddrreuse of definition of shwaddrreuse of definition of opcodereuse of definition of protolenreuse of definition of hwlenreuse of definition of protoreuse of definition of hwtypereuse of definition of addrwreuse of #define SIZEOF_ETHARP_HDR 28reuse of #define IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))reuse of #define IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))reuse of #define ETHARP_HWADDR_LEN ETH_HWADDR_LENreuse of #define LWIP_HDR_PROT_ETHARP_Hreuse of #ifndef LWIP_HDR_PROT_ETHARP_Hreuse of #ifndef ETHARP_HWADDR_LENreuse of #ifndef IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_Treuse of #ifndef IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_Treuse of /* LWIP_HDR_PROT_ETHARP_H */reuse of /* ARP message types (opcodes) */reuse of /** the ARP message, see RFC 826 ("Packet format") */reuse of /** MEMCPY-like copying of IP addresses where addresses are known to be
 * 16-bit-aligned if the port is correctly configured (so a port could define
 * this to copying 2 u16_t's) - no NULL-pointer-checking needed. */reuse of /**
 * struct ip4_addr_wordaligned is used in the definition of the ARP packet format in
 * order to support compilers that don't have structure packing.
 */reuse of /**
 * @file
 * ARP protocol definitions
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/etharp.hreuse of #include "lwip/prot/etharp.h"reuse of #include "lwip/ip4.h"reuse of #define etharp_gratuitous(netif) etharp_request((netif), netif_ip4_addr(netif))reuse of #define etharp_init()reuse of #define ARP_TMR_INTERVAL 1000reuse of #define LWIP_HDR_NETIF_ETHARP_Hreuse of #ifndef LWIP_HDR_NETIF_ETHARP_Hreuse of #if LWIP_IPV4 && LWIP_ARPreuse of #if ARP_QUEUEINGreuse of #if ETHARP_SUPPORT_STATIC_ENTRIESreuse of declaration of etharp_inputreuse of declaration of etharp_cleanup_netifreuse of declaration of etharp_requestreuse of declaration of ipaddrreuse of declaration of etharp_queryreuse of declaration of qreuse of declaration of etharp_outputreuse of declaration of etharp_get_entryreuse of declaration of ireuse of declaration of eth_retreuse of declaration of etharp_find_addrreuse of declaration of ip_retreuse of declaration of etharp_tmrreuse of /* LWIP_HDR_NETIF_ETHARP_H */reuse of /* LWIP_IPV4 && LWIP_ARP */reuse of /* ETHARP_SUPPORT_STATIC_ENTRIES */reuse of /** For Ethernet network interfaces, we might want to send "gratuitous ARP";
 *  this is an ARP packet sent by a node in order to spontaneously cause other
 *  nodes to update an entry in their ARP cache.
 *  From RFC 3220 "IP Mobility Support for IPv4" section 4.6. */reuse of /* ARP_QUEUEING */reuse of /** struct for queueing outgoing packets for unknown address
  * defined here to be accessed by memp.h
  */reuse of /** 1 seconds period */reuse of /* don't build if not configured for use in lwipopts.h */reuse of /**
 * @file
 * Ethernet output function - handles OUTGOING ethernet level traffic, implements
 * ARP resolving.
 * To be used in most low-level netif implementations
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/netif/etharp.hreuse of #include "netif/ethernet.h"reuse of #include "lwip/etharp.h"reuse of /* ARP has been moved to core/ipv4, provide this #include for compatibility only */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/snmp.hreuse of #include "lwip/ip_addr.h"reuse of declaration of udp_pcbreuse of #define snmp_inc_ifouterrors(ni) MIB2_STATS_NETIF_INC(ni, ifouterrors)reuse of #define snmp_inc_ifoutdiscards(ni) MIB2_STATS_NETIF_INC(ni, ifoutdiscards)reuse of #define snmp_inc_ifoutnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutnucastpkts)reuse of #define snmp_inc_ifoutucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutucastpkts)reuse of #define snmp_add_ifoutoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifoutoctets, value)reuse of #define snmp_inc_ifinunknownprotos(ni) MIB2_STATS_NETIF_INC(ni, ifinunknownprotos)reuse of #define snmp_inc_ifinerrors(ni) MIB2_STATS_NETIF_INC(ni, ifinerrors)reuse of #define snmp_inc_ifindiscards(ni) MIB2_STATS_NETIF_INC(ni, ifindiscards)reuse of #define snmp_inc_ifinnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinnucastpkts)reuse of #define snmp_inc_ifinucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinucastpkts)reuse of #define snmp_add_ifinoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifinoctets, value)reuse of #define NETIF_INIT_SNMP MIB2_INIT_NETIFreuse of #define mib2_udp_unbind(pcb)reuse of #define mib2_udp_bind(pcb)reuse of #define mib2_remove_route_ip4(dflt,ni)reuse of #define mib2_add_route_ip4(dflt,ni)reuse of #define mib2_remove_ip4(ni)reuse of #define mib2_add_ip4(ni)reuse of #define mib2_remove_arp_entry(ni,ip)reuse of #define mib2_add_arp_entry(ni,ip)reuse of #define mib2_netif_removed(ni)reuse of #define mib2_netif_added(ni)reuse of #define MIB2_STATS_NETIF_ADD(n,x,val)reuse of #define MIB2_STATS_NETIF_INC(n,x)reuse of #define MIB2_INIT_NETIF(netif,type,speed)reuse of #define MIB2_COPY_SYSUPTIME_TO(ptrToVal)reuse of #define LWIP_HDR_SNMP_Hreuse of #ifndef LWIP_HDR_SNMP_Hreuse of #if MIB2_STATSreuse of #ifndef MIB2_COPY_SYSUPTIME_TOreuse of definition of DSI_IO_ReadCmdreuse of weakreuse of definition of Regreuse of definition of pDatareuse of definition of Sizereuse of definition of DSI_IO_WriteCmdreuse of definition of NbrParamsreuse of definition of pParamsreuse of definition of ShortRegData51reuse of #define OTM8009A_CMD_NOP 0x00reuse of definition of ShortRegData50reuse of definition of ShortRegData49reuse of definition of ShortRegData48reuse of definition of ShortRegData47reuse of definition of ShortRegData46reuse of #define OTM8009A_CMD_RAMWR 0x2Creuse of definition of ShortRegData45reuse of #define OTM8009A_CMD_DISPON 0x29reuse of definition of ShortRegData44reuse of #define OTM8009A_CMD_WRCABCMB 0x5Ereuse of definition of ShortRegData43reuse of #define OTM8009A_CMD_WRCABC 0x55reuse of definition of ShortRegData42reuse of #define OTM8009A_CMD_WRCTRLD 0x53reuse of definition of ShortRegData41reuse of #define OTM8009A_CMD_WRDISBV 0x51reuse of definition of ShortRegData40reuse of #define OTM8009A_CMD_MADCTR 0x36reuse of #define OTM8009A_MADCTR_MODE_LANDSCAPE 0x60reuse of definition of ShortRegData39reuse of #define OTM8009A_CMD_COLMOD 0x3Areuse of #define OTM8009A_COLMOD_RGB888 0x77reuse of definition of ShortRegData38reuse of #define OTM8009A_COLMOD_RGB565 0x55reuse of definition of ShortRegData37reuse of #define OTM8009A_CMD_SLPOUT 0x11reuse of definition of ShortRegData36reuse of definition of ShortRegData35reuse of definition of ShortRegData34reuse of definition of ShortRegData33reuse of definition of ShortRegData32reuse of definition of ShortRegData31reuse of definition of ShortRegData30reuse of definition of ShortRegData29reuse of definition of ShortRegData28reuse of definition of ShortRegData27reuse of definition of ShortRegData26reuse of definition of ShortRegData25reuse of definition of ShortRegData24reuse of definition of ShortRegData23reuse of definition of ShortRegData22reuse of definition of ShortRegData21reuse of definition of ShortRegData20reuse of definition of ShortRegData19reuse of definition of ShortRegData18reuse of definition of ShortRegData17reuse of definition of ShortRegData16reuse of definition of ShortRegData15reuse of definition of ShortRegData14reuse of definition of ShortRegData13reuse of definition of ShortRegData12reuse of definition of ShortRegData11reuse of definition of ShortRegData10reuse of definition of ShortRegData9reuse of definition of ShortRegData8reuse of definition of ShortRegData7reuse of definition of ShortRegData6reuse of definition of ShortRegData5reuse of definition of ShortRegData4reuse of definition of ShortRegData3reuse of definition of ShortRegData2reuse of definition of ShortRegData1reuse of #define OTM8009A_CMD_PASET 0x2Breuse of definition of lcdRegData28reuse of #define OTM8009A_CMD_CASET 0x2Areuse of definition of lcdRegData27reuse of definition of lcdRegData25reuse of definition of lcdRegData24reuse of definition of lcdRegData23reuse of definition of lcdRegData22reuse of definition of lcdRegData21reuse of definition of lcdRegData20reuse of definition of lcdRegData19reuse of definition of lcdRegData18reuse of definition of lcdRegData17reuse of definition of lcdRegData16reuse of definition of lcdRegData15reuse of definition of lcdRegData14reuse of definition of lcdRegData13reuse of definition of lcdRegData12reuse of definition of lcdRegData11reuse of definition of lcdRegData10reuse of definition of lcdRegData9reuse of definition of lcdRegData8reuse of definition of lcdRegData7reuse of definition of lcdRegData6reuse of definition of lcdRegData5reuse of definition of lcdRegData4reuse of definition of lcdRegData3reuse of definition of lcdRegData2reuse of definition of lcdRegData1reuse of #define __weak __attribute__((weak))reuse of /**
  * @brief  Read the component ID.
  * @retval Component ID
  */reuse of /* DSI host from LTDC incoming pixels in video mode */reuse of /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */reuse of /* NOP command */reuse of /* Send Command Display On */reuse of /** CABC : Content Adaptive Backlight Control section end << */reuse of /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */reuse of /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */reuse of /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */reuse of /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */reuse of /** CABC : Content Adaptive Backlight Control section start >> */reuse of /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */reuse of /* Set Pixel color format to RGB888 */reuse of /* Set Pixel color format to RGB565 */reuse of /* Wait for sleep out exit */reuse of /* Send Sleep Out command to display : no parameter */reuse of /* Gamma correction 2.2- table (HSDT possible) */reuse of /* Gamma correction 2.2+ table (HSDT possible) */reuse of /* NOP - goes back to DCS std command ? */reuse of /*************************************************************************** */reuse of /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */reuse of /* Exit CMD2 mode */reuse of /* CABC LEDPWM frequency adjusted to 22,7kHz */reuse of /////////////////////////////////////////////////////////////////////////////reuse of /* Pump 1 min and max DM                                */reuse of /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */reuse of /* GOAVST */reuse of /* Source driver precharge */reuse of /* Power control 1 */reuse of /* Panel display timing Setting 3 */reuse of /* Rewrite the default value !                           */reuse of /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */reuse of /* GVDD/NGVDD settings */reuse of /* -> from 1 line to 1/2 line                            */reuse of /* Change pump4 clock ratio                              */reuse of /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */reuse of /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */reuse of /* Set pump 4&5 x6                                     */reuse of /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */reuse of /* Video mode internal */reuse of /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */reuse of /* -> from -1.0000v downto -1.2625v                 */reuse of /* VCOM Voltage settings                            */reuse of /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */reuse of /* -> Column inversion                                */reuse of /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */reuse of /* -> from -12.0v downto -9.0v                               */reuse of /* Set pump 5 vgh voltage                                    */reuse of /* -> from 15.0v down to 13.0v                               */reuse of /* Set pump 4 vgh voltage                                    */reuse of /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */reuse of /* -> enable GVDD test mode !!!                         */reuse of /* Set gvdd_en_test                                     */reuse of /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */reuse of /////////////////////////////////////////////////////////////////////reuse of /* Not documented */reuse of /* -> Source output level during porch and non-display area to GND */reuse of /* Set SD_PT                                                       */reuse of /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */reuse of /* Shift address to 0x80 */reuse of /* Enter ORISE Command 2 */reuse of /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */reuse of /* Enable CMD2 to access vendor specific commands                               */reuse of /**
  * @brief  Initializes the LCD KoD display part by communication in DSI mode in Video Mode
  *         with IC Display Driver OTM8009A (see IC Driver specification for more information).
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */reuse of /* NOTE : This function Should not be modified, when it is needed,
            the DSI_IO_ReadCmd could be implemented in the user file
   */reuse of /**
  * @brief  DSI IO Read command.
  * @note : Can be surcharged by application code implementation of the function.
  */reuse of /* NOTE : This function Should not be modified, when it is needed,
            the DSI_IO_WriteCmd could be implemented in the user file
   */reuse of /**
  * @brief  DSI IO write short/long command.
  * @note : Can be surcharged by application code implementation of the function.
  */reuse of /** @defgroup OTM8009A_Exported_Functions OTM8009A Exported Functions
  * @{
  */reuse of /* Exported functions ---------------------------------------------------------*/reuse of /** @defgroup OTM8009A_Exported_Variables
  * @{
  */reuse of /* Private macros ------------------------------------------------------------*/reuse of /*
  * XS[15:0] = 0x000 = 0, XE[15:0] = 0x1DF = 479 for portrait mode : apply to CASET
  * YS[15:0] = 0x000 = 0, YE[15:0] = 0x1DF = 479 for landscape mode : apply to PASET
 */reuse of /*
  * CASET value (Column Address Set) : X direction LCD GRAM boundaries
  * depending on LCD orientation mode and PASET value (Page Address Set) : Y direction
  * LCD GRAM boundaries depending on LCD orientation mode
  * XS[15:0] = 0x000 = 0, XE[15:0] = 0x31F = 799 for landscape mode : apply to CASET
  * YS[15:0] = 0x000 = 0, YE[15:0] = 0x31F = 799 for portrait mode : : apply to PASET
  */reuse of /*
 * @brief Constant tables of register settings used to transmit DSI
 * command packets as power up initialization sequence of the KoD LCD (OTM8009A LCD Driver)
 */reuse of /** @defgroup OTM8009A_Private_Constants OTM8009A Private Constants
  * @{
  */reuse of /* Private constants ---------------------------------------------------------*/reuse of /* Private types -------------------------------------------------------------*/reuse of /** @defgroup OTM8009A OTM8009A
  * @brief     This file provides a set of functions needed to drive the 
  *            otm8009a IC display driver.
  * @{
  */reuse of /** @addtogroup Components
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    otm8009a.c
  * @author  MCD Application Team
  * @brief   This file provides the LCD Driver for KoD KM-040TMP-02-0621 (WVGA)
  *          DSI LCD Display OTM8009A.   
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/stmpe811/stmpe811.hreuse of #include "../Common/io.h"reuse of #include "../Common/ts.h"reuse of #define STMPE811_TS_CTRL_STATUS 0x80reuse of #define STMPE811_TS_CTRL_ENABLE 0x01reuse of #define STMPE811_EDGE_RISING 0x02reuse of #define STMPE811_EDGE_FALLING 0x01reuse of #define STMPE811_POLARITY_HIGH 0x04reuse of #define STMPE811_POLARITY_LOW 0x00reuse of #define STMPE811_TYPE_EDGE 0x02reuse of #define STMPE811_TYPE_LEVEL 0x00reuse of #define STMPE811_DIRECTION_OUT 0x01reuse of #define STMPE811_DIRECTION_IN 0x00reuse of #define STMPE811_PIN_ALL 0xFFreuse of #define STMPE811_PIN_7 0x80reuse of #define STMPE811_PIN_6 0x40reuse of #define STMPE811_PIN_5 0x20reuse of #define STMPE811_PIN_4 0x10reuse of #define STMPE811_PIN_3 0x08reuse of #define STMPE811_PIN_2 0x04reuse of #define STMPE811_PIN_1 0x02reuse of #define STMPE811_PIN_0 0x01reuse of #define STMPE811_TOUCH_IO_ALL (uint32_t)(STMPE811_TOUCH_YD | STMPE811_TOUCH_XD | STMPE811_TOUCH_YU | STMPE811_TOUCH_XU)reuse of #define STMPE811_TOUCH_XU STMPE811_PIN_4reuse of #define STMPE811_TOUCH_YU STMPE811_PIN_5reuse of #define STMPE811_TOUCH_XD STMPE811_PIN_6reuse of #define STMPE811_TOUCH_YD STMPE811_PIN_7reuse of #define STMPE811_REG_TSC_SHIELD 0x59reuse of #define STMPE811_REG_TSC_I_DRIVE 0x58reuse of #define STMPE811_REG_TSC_DATA_NON_INC 0xD7reuse of #define STMPE811_REG_TSC_DATA_INC 0x57reuse of #define STMPE811_REG_TSC_FRACT_XYZ 0x56reuse of #define STMPE811_REG_TSC_DATA_XYZ 0x52reuse of #define STMPE811_REG_TSC_DATA_Z 0x51reuse of #define STMPE811_REG_TSC_DATA_Y 0x4Freuse of #define STMPE811_REG_TSC_DATA_X 0x4Dreuse of #define STMPE811_REG_FIFO_SIZE 0x4Creuse of #define STMPE811_REG_FIFO_STA 0x4Breuse of #define STMPE811_REG_FIFO_TH 0x4Areuse of #define STMPE811_REG_WDM_BL_Y 0x48reuse of #define STMPE811_REG_WDM_BL_X 0x46reuse of #define STMPE811_REG_WDM_TR_Y 0x44reuse of #define STMPE811_REG_WDM_TR_X 0x42reuse of #define STMPE811_REG_TSC_CFG 0x41reuse of #define STMPE811_REG_TSC_CTRL 0x40reuse of #define STMPE811_REG_ADC_DATA_CH7 0x3Creuse of #define STMPE811_REG_ADC_DATA_CH6 0x3Breuse of #define STMPE811_REG_ADC_DATA_CH5 0x3Areuse of #define STMPE811_REG_ADC_DATA_CH4 0x38reuse of #define STMPE811_REG_ADC_DATA_CH3 0x36reuse of #define STMPE811_REG_ADC_DATA_CH2 0x34reuse of #define STMPE811_REG_ADC_DATA_CH1 0x32reuse of #define STMPE811_REG_ADC_DATA_CH0 0x30reuse of #define STMPE811_REG_ADC_CAPT 0x22reuse of #define STMPE811_REG_ADC_CTRL2 0x21reuse of #define STMPE811_REG_ADC_CTRL1 0x20reuse of #define STMPE811_REG_ADC_INT_STA 0x0Freuse of #define STMPE811_REG_ADC_INT_EN 0x0Ereuse of #define STMPE811_REG_IO_AF 0x17reuse of #define STMPE811_REG_IO_FE 0x16reuse of #define STMPE811_REG_IO_RE 0x15reuse of #define STMPE811_REG_IO_ED 0x14reuse of #define STMPE811_REG_IO_DIR 0x13reuse of #define STMPE811_REG_IO_MP_STA 0x12reuse of #define STMPE811_REG_IO_CLR_PIN 0x11reuse of #define STMPE811_REG_IO_SET_PIN 0x10reuse of #define STMPE811_REG_IO_INT_STA 0x0Dreuse of #define STMPE811_REG_IO_INT_EN 0x0Creuse of #define STMPE811_REG_INT_STA 0x0Breuse of #define STMPE811_REG_INT_EN 0x0Areuse of #define STMPE811_REG_INT_CTRL 0x09reuse of #define STMPE811_REG_SPI_CFG 0x08reuse of #define STMPE811_REG_SYS_CTRL2 0x04reuse of #define STMPE811_REG_SYS_CTRL1 0x03reuse of #define STMPE811_TS_IT (STMPE811_GIT_TOUCH | STMPE811_GIT_FTH | STMPE811_GIT_FOV | STMPE811_GIT_FF | STMPE811_GIT_FE)reuse of #define STMPE811_ALL_GIT 0x1Freuse of #define STMPE811_GIT_TOUCH 0x01reuse of #define STMPE811_GIT_FTH 0x02reuse of #define STMPE811_GIT_FOV 0x04reuse of #define STMPE811_GIT_FF 0x08reuse of #define STMPE811_GIT_FE 0x10reuse of #define STMPE811_GIT_TEMP 0x20reuse of #define STMPE811_GIT_ADC 0x40reuse of #define STMPE811_GIT_IO 0x80reuse of #define STMPE811_TEMPSENS_FCT 0x08reuse of #define STMPE811_IO_FCT 0x04reuse of #define STMPE811_TS_FCT 0x02reuse of #define STMPE811_ADC_FCT 0x01reuse of #define STMPE811_GIT_EN 0x01reuse of #define STMPE811_REG_ID_VER 0x02reuse of #define STMPE811_REG_CHP_ID_MSB 0x01reuse of #define STMPE811_REG_CHP_ID_LSB 0x00reuse of #define STMPE811_ID 0x0811reuse of #define __STMPE811_Hreuse of #ifndef __STMPE811_Hreuse of declaration of stmpe811_io_drvreuse of declaration of stmpe811_ts_drvreuse of declaration of IOE_ReadMultiplereuse of declaration of Addr as addrreuse of declaration of Reg as regreuse of declaration of Buffer as bufferreuse of declaration of Length as lengthreuse of declaration of IOE_Readreuse of declaration of IOE_Writereuse of declaration of Value as valuereuse of declaration of IOE_Delayreuse of declaration of Delay as delayreuse of declaration of IOE_ITConfigreuse of declaration of IOE_Initreuse of declaration of stmpe811_TS_ClearITreuse of declaration of stmpe811_TS_ITStatusreuse of declaration of stmpe811_TS_DisableITreuse of declaration of stmpe811_TS_EnableITreuse of declaration of stmpe811_TS_GetXYreuse of declaration of Xreuse of declaration of Yreuse of declaration of stmpe811_TS_DetectTouchreuse of declaration of stmpe811_TS_Startreuse of declaration of stmpe811_IO_ClearITreuse of declaration of IO_Pinreuse of declaration of stmpe811_IO_ITStatusreuse of declaration of stmpe811_IO_DisablePinITreuse of declaration of stmpe811_IO_EnablePinITreuse of declaration of stmpe811_IO_DisableITreuse of declaration of stmpe811_IO_EnableITreuse of declaration of stmpe811_IO_ReadPinreuse of declaration of stmpe811_IO_WritePinreuse of declaration of PinStatereuse of declaration of stmpe811_IO_SetEdgeModereuse of declaration of Edgereuse of declaration of stmpe811_IO_DisableAFreuse of declaration of stmpe811_IO_EnableAFreuse of declaration of stmpe811_IO_InitPinreuse of declaration of Directionreuse of declaration of stmpe811_IO_Configreuse of declaration of IO_Modereuse of declaration of stmpe811_IO_Startreuse of declaration of stmpe811_ClearGlobalITreuse of declaration of Sourcereuse of declaration of stmpe811_ReadGITStatusreuse of declaration of stmpe811_GlobalITStatusreuse of declaration of stmpe811_SetITTypereuse of declaration of Typereuse of declaration of stmpe811_SetITPolarityreuse of declaration of Polarityreuse of declaration of stmpe811_DisableITSourcereuse of declaration of stmpe811_EnableITSourcereuse of declaration of stmpe811_DisableGlobalITreuse of declaration of stmpe811_EnableGlobalITreuse of declaration of stmpe811_ReadIDreuse of declaration of stmpe811_Resetreuse of declaration of stmpe811_Initreuse of /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/reuse of /* __STMPE811_H */reuse of /* IO driver structure */reuse of /* Touch screen driver structure */reuse of /** 
  * @brief STMPE811 Touch screen functionalities functions
  */reuse of /** 
  * @brief STMPE811 IO functionalities functions
  */reuse of /** 
  * @brief STMPE811 Control functions
  */reuse of /** @defgroup STMPE811_Exported_Functions
  * @{
  */reuse of /** @defgroup STMPE811_Exported_Macros
  * @{
  */reuse of declaration of RegisterAddrreuse of declaration of PinPositionreuse of declaration of PinValuereuse of declaration of mfxstm32l152_ReleaseInstancereuse of declaration of mfxstm32l152_GetInstancereuse of /* Set the new register value */reuse of /* Set the selected pin direction */reuse of /* Get the current register value */reuse of /**
  * @brief  Internal routine
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  RegisterAddr: Register Address
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval None
  */reuse of /* Check for all the registered instances */reuse of /**
  * @brief  Release registered device instance
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of released device instance, 0xFF if not.
  */reuse of /* Check all the registered instances */reuse of /**
  * @brief  Check if the device instance of the selected address is already registered
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */reuse of /* ------------------------------------------------------------------ */reuse of /* ----------------------- Private functions ------------------------ */reuse of /* set the current register value */reuse of /**
  * @brief  FOR DEBUG ONLY
  */reuse of /* Disable global Error interrupt source */reuse of /**
  * @brief  disable Error interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */reuse of /* Return Error interrupt status */reuse of /**
  * @brief  get Error interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error interrupts status
  */reuse of /* Clear the global Error interrupt source */reuse of /**
  * @brief  Clear Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /* Enable global Error interrupt source */reuse of /**
  * @brief  Enable Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /* Get the current message register value */reuse of /**
  * @brief  Read Error Message
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */reuse of /* Get the current source register value */reuse of /**
  * @brief  Read Error Source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */reuse of /* --------------------- ERROR MANAGEMENT --------------------------- */reuse of /* Disable global IDD interrupt source */reuse of /**
  * @brief  disable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */reuse of /* Return IDD interrupt status */reuse of /**
  * @brief  get Idd interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval IDD interrupts status
  */reuse of /* Clear the global IDD interrupt source */reuse of /**
  * @brief  Clear Idd global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /* Enable global IDD interrupt source */reuse of /**
  * @brief  Configure mfx to enable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /**
  * @brief  Get Last shunt used for measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval Last shunt used 
  */reuse of /* Recompose Idd current value */reuse of /**
  * @brief  Get Idd current value
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  */reuse of /* Write noewx desired limit */reuse of /* Clear number of shunt limit */reuse of /**
  * @brief  This function allows to modify number of shunt used for a measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  */reuse of /* Idd number of shut on board */reuse of /* Idd delta delay configuration: unit and value */reuse of /* Idd number of measurements */reuse of /* Idd VDD min value: MSB then LSB */reuse of /* Idd ampli gain value: MSB then LSB */reuse of /* Shunt 4 stabilization delay */reuse of /* Shunt 3 stabilization delay */reuse of /* Shunt 2 stabilization delay */reuse of /* Shunt 1 stabilization delay */reuse of /* Shunt 0 stabilization delay */reuse of /* Shunt 4 register value: MSB then LSB */reuse of /* Shunt 3 register value: MSB then LSB */reuse of /* Shunt 2 register value: MSB then LSB */reuse of /* Shunt 1 register value: MSB then LSB */reuse of /* Shunt 0 register value: MSB then LSB */reuse of /* Idd pre delay configuration: unit and value*/reuse of /* Control register setting: number of shunts */reuse of /* Set the Functionalities to be enabled */reuse of /**
  * @brief  Configures the IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  MfxIddConfig: Parameters depending on hardware config.
  * @retval None
  */reuse of /* Start measurement campaign */reuse of /**
  * @brief  Launch IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  */reuse of /* --------------------- IDD MEASUREMENT ---------------------------- */reuse of /* Clear the global TS IT source */reuse of /**
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */reuse of /* Return TS interrupts status */reuse of /**
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */reuse of /* Disable global TS IT source */reuse of /**
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */reuse of /* Enable global TS IT source */reuse of /* Reset the FIFO memory content. */reuse of /* Calculate positions values */reuse of /**
  * @brief  Get the touch screen X and Y positions values
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */reuse of /**
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */reuse of /* Wait for 1 ms delay */reuse of /*  Clear all the IT status pending bits if any */reuse of /* Touch screen control configuration :
     - No window tracking index
   */reuse of /* Clear the FIFO memory content. */reuse of /* Configure the Touch FIFO threshold: single point reading */reuse of /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */reuse of /* Select 2 nF filter capacitor */reuse of /* Wait for 2 ms */reuse of /* Set the Functionalities to be Enabled */reuse of /**
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */reuse of /* --------------------- TOUCH SCREEN ------------------------------- */reuse of /* Write the new register value */reuse of /* remind that AGPIO are less efficient then normal GPIO (they use pooling rather then EXTI) */reuse of /* if however IDD or TS are not connected then set it on gives more GPIOs availability */reuse of /* so if IDD and TS are both active it is better to let ALTERNATE disabled (0) */reuse of /*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) */reuse of /* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins */reuse of /* AGPIO[4..7] can be either TS or GPIO */reuse of /* AGPIO[0..3] can be either IDD or GPIO */reuse of /* Enable ALTERNATE functions */reuse of /**
  * @brief  Disable the AF for aGPIO.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */reuse of /**
  * @brief  Enable the AF for aGPIO.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */reuse of /* normally this function is called under interrupt */reuse of /* it cleans automatically also the Global IRQ_GPIO */reuse of /* Clear the IO IT pending bit(s) by acknowledging */reuse of /**
  * @brief  Clear the selected IO interrupt pending bit(s). It clear automatically also the general MFXSTM32L152_REG_ADR_IRQ_PENDING
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.            
  * @retval None
  */reuse of /* Get the Interrupt status */reuse of /**
  * @brief  Check the status of the selected IO interrupt pending bit
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.             
  * @retval Status of the checked IO pin(s).
  */reuse of /**
  * @brief  Disable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be disabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */reuse of /**
  * @brief  Enable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be enabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */reuse of /* Disable global IO IT source */reuse of /**
  * @brief  Disable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.   
  * @retval None
  */reuse of /* Enable global IO IT source */reuse of /**
  * @brief  Enable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */reuse of /**
  * @brief  Return the state of the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23. 
  * @retval IO pin(s) state.
  */reuse of /* Set the CLEAR register */reuse of /* Set the SET register */reuse of /* Apply the bit value to the selected pin */reuse of /**
  * @brief  When GPIO is in output mode, puts the corresponding GPO in High (1) or Low (0) level.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23. 
  * @param PinState: The new IO pin state.
  * @retval None
  */reuse of /**
  * @brief  Configure the Edge for which a transition is detectable for the
  *         selected pin.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.  
  * @param  Evt: Interrupt line activity type, could be one of the following values:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge         
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge           
  * @retval None
  */reuse of /**
  * @brief  Set the global interrupt Type. 
  * @param  DeviceAddr: Device address on communication Bus.      
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.   
  * @param  Evt: Interrupt line activity type, could be one of the following values:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model         
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model           
  * @retval None
  */reuse of /**
  * @brief  Initialize the selected IO pin direction.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.   
  * @param  Direction: could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.      
  * @retval None
  */reuse of /* last to do: enable IT */reuse of /* High level interrupt mode */reuse of /* Low level interrupt mode */reuse of /* Interrupt falling edge mode */reuse of /* Interrupt rising edge mode */reuse of /* first disable IT */reuse of /* Output mode */reuse of /* Input mode */reuse of /* Off or analog mode */reuse of /* Configure IO pin according to selected IO mode */reuse of /**
  * @brief  Configures the IO pin(s) according to IO mode structure value.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:   
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param  IO_Mode: The IO pin mode to configure, could be one of the following values:
  *   @arg  IO_MODE_INPUT
  *   @arg  IO_MODE_OUTPUT
  *   @arg  IO_MODE_IT_RISING_EDGE
  *   @arg  IO_MODE_IT_FALLING_EDGE
  *   @arg  IO_MODE_IT_LOW_LEVEL
  *   @arg  IO_MODE_IT_HIGH_LEVEL            
  *   @arg  IO_MODE_INPUT_PU,
  *   @arg  IO_MODE_INPUT_PD,
  *   @arg  IO_MODE_OUTPUT_OD_PU,
  *   @arg  IO_MODE_OUTPUT_OD_PD,
  *   @arg  IO_MODE_OUTPUT_PP_PU,
  *   @arg  IO_MODE_OUTPUT_PP_PD,
  *   @arg  IO_MODE_IT_RISING_EDGE_PU
  *   @arg  IO_MODE_IT_FALLING_EDGE_PU
  *   @arg  IO_MODE_IT_LOW_LEVEL_PU
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PU
  *   @arg  IO_MODE_IT_RISING_EDGE_PD
  *   @arg  IO_MODE_IT_FALLING_EDGE_PD
  *   @arg  IO_MODE_IT_LOW_LEVEL_PD
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval None
  */reuse of /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */reuse of /* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI */reuse of /* so if IDD and TS are both active it is better to let ALTERNATE off (0) */reuse of /* Set the IO Functionalities to be Enabled */reuse of /**
  * @brief  Start the IO functionality used and enable the AF for selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  AF_en: 0 to disable, else enabled. 
  * @retval None
  */reuse of /* ----------------------- GPIO ------------------------------------- */reuse of /* Modify the Interrupt Output line configuration */reuse of /* Mask the type bits */reuse of /**
  * @brief  Set the global interrupt Type of IRQ_OUT_PIN. 
  * @param  DeviceAddr: Device address on communication Bus.      
  * @param  Type: Interrupt line activity type, could be one of the following values:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line          
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line            
  * @retval None
  */reuse of /* Mask the polarity bits */reuse of /**
  * @brief  Set the global interrupt Polarity of IRQ_OUT_PIN.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Polarity: the IT mode polarity, could be one of the following values:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge      
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge              
  * @retval None
  */reuse of /* Write 1 to the bits that have to be cleared */reuse of /**
  * @brief  Clear the selected Global interrupt pending bit(s)
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be cleared, could be any combination
  *         of the below values. The acknowledge signal for MFXSTM32L152_GPIOs configured in input 
  *         with interrupt is not on this register but in IRQ_GPI_ACK1, IRQ_GPI_ACK2 registers.          
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  *  /\/\ IMPORTANT NOTE /\/\ must not use MFXSTM32L152_IRQ_GPIO as argument, see IRQ_GPI_ACK1 and IRQ_GPI_ACK2 registers 
  * @retval None
  */reuse of /* Return the global IT source status (pending or not)*/reuse of /**
  * @brief  Returns the selected Global interrupt source pending bit value
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be checked, could be:
  *   @arg  MFXSTM32L152_IRQ_GPIO: IO interrupt 
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  * @retval The value of the checked Global interrupt source status.
  */reuse of /* Set the register */reuse of /* Set the interrupts to be Enabled */reuse of /* Get the current value of the INT_EN register */reuse of /**
  * @brief  Disable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Source: The interrupt source to be configured, could be:
  *   @arg  MFXSTM32L152_IRQ_GPIO: IO interrupt 
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  * @retval None
  */reuse of /**
  * @brief  Enable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param Source: The interrupt source to be configured, could be:
  *   @arg  MFXSTM32L152_IRQ_GPIO: IO interrupt 
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  * @retval None
  */reuse of /* Recompose MFX firmware value */reuse of /**
  * @brief  Read the MFXSTM32L152 device firmware version.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device FW version (two bytes).
  */reuse of /* Return the device ID value */reuse of /* Initialize IO BUS layer */reuse of /* Wait for a delay to ensure the state of registers */reuse of /**
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */reuse of /* toggle wakeup pin */reuse of /* enable wakeup pin */reuse of /* if instance does not exist, first initialize pins*/reuse of /* Check if device instance already exists */reuse of /**
  * @brief  WakeUp mfxstm32l152 from standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /* Enter standby mode */reuse of /**
  * @brief  Put mfxstm32l152 Device in Low Power standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /* Wait for a delay to ensure registers erasing */reuse of /* Soft Reset */reuse of /**
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */reuse of /* De-Initialize IO BUS layer */reuse of /* De-Init only if instance was previously registered */reuse of /* release existing instance */reuse of /**
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /* Register the current device instance */reuse of /* Look for empty instance */reuse of /* To prevent double initialization */reuse of /**
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /** @defgroup MFXSTM32L152_Private_Functions
  * @{
  */reuse of /** @defgroup MFXSTM32L152_Private_Function_Prototypes
  * @{
  */reuse of /* mfxstm32l152 instances by address */reuse of /* IDD driver structure initialization */reuse of /* IO driver structure initialization */reuse of /* Touch screen driver structure initialization */reuse of /** @defgroup MFXSTM32L152_Private_Variables
  * @{
  */reuse of /** @defgroup MFXSTM32L152_Private_Macros
  * @{
  */reuse of /** @defgroup MFXSTM32L152_Private_Defines
  * @{
  */reuse of /** @defgroup MFXSTM32L152_Private_Types_Definitions
  * @{
  */reuse of /** 
  ******************************************************************************
  * @file    mfxstm32l152.c
  * @author  MCD Application Team
  * @brief   This file provides a set of functions needed to manage the MFXSTM32L152
  *          IO Expander devices.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/otm8009a/otm8009a.creuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/otm8009a/otm8009a.hreuse of #include "otm8009a.h"reuse of definition of OTM8009A_ReadIDreuse of #define OTM8009A_CMD_ID1 0xDAreuse of definition of OTM8009A_Initreuse of definition of ColorCodingreuse of definition of orientationreuse of #define OTM8009A_FORMAT_RBG565 ((uint32_t)0x02)reuse of #define OTM8009A_FORMAT_RGB888 ((uint32_t)0x00)reuse of #define OTM8009A_ORIENTATION_LANDSCAPE ((uint32_t)0x01)reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/otm8009areuse of constreuse of CSRreuse of LSIStatereuse of RCC_CR_PLLONreuse of RCC_CR_PLLON_Mskreuse of RCC_CR_PLLON_Posreuse of RCC_PLL_ONreuse of RCC_PLL_OFFreuse of 24reuse of PLLreuse of PLLStatereuse of RCC_PLLCFGR_PLLSRCreuse of RCC_PLLCFGR_PLLSRC_Mskreuse of RCC_PLLCFGR_PLLSRC_Posreuse of PLLSourcereuse of PLLCFGRreuse of 22reuse of RCC_PLLCFGR_PLLMreuse of RCC_PLLCFGR_PLLM_Mskreuse of RCC_PLLCFGR_PLLM_Posreuse of PLLMreuse of 63reuse of RCC_PLLCFGR_PLLNreuse of RCC_PLLCFGR_PLLN_Mskreuse of RCC_PLLCFGR_PLLN_Posreuse of PLLNreuse of 511reuse of RCC_PLLCFGR_PLLPreuse of RCC_PLLCFGR_PLLP_Mskreuse of RCC_PLLCFGR_PLLP_Posreuse of RCC_PLLCFGR_PLLP_0reuse of PLLPreuse of RCC_PLLCFGR_PLLQreuse of RCC_PLLCFGR_PLLQ_Mskreuse of RCC_PLLCFGR_PLLQ_Posreuse of PLLQreuse of RCC_PLLCFGR_PLLRreuse of RCC_PLLCFGR_PLLR_Mskreuse of RCC_PLLCFGR_PLLR_Posreuse of POSITION_VAL(VAL)reuse of __CLZreuse of PLLRreuse of (unsigned int)...reuse of APBPrescTablereuse of SystemCoreClockreuse of initializer for pllmreuse of initializer for pllvcoreuse of initializer for pllpreuse of initializer for sysclockfreqreuse of switch (...) ... reuse of RCC_CFGR_SWSreuse of RCC_CFGR_SWS_Mskreuse of RCC_CFGR_SWS_Posreuse of RCC_SYSCLKSOURCE_STATUS_HSIreuse of RCC_CFGR_SWS_HSIreuse of HSI_VALUEreuse of RCC_SYSCLKSOURCE_STATUS_HSEreuse of RCC_CFGR_SWS_HSEreuse of HSE_VALUEreuse of RCC_SYSCLKSOURCE_STATUS_PLLCLKreuse of RCC_CFGR_SWS_PLLreuse of __HAL_RCC_GET_PLL_OSCSOURCE()reuse of RCC_PLLCFGR_PLLSRC_HSIreuse of case ...:reuse of 16000000reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSBreuse of 136reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSBreuse of 137reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSBreuse of 138reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSBreuse of 139reuse of MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATIONreuse of 144reuse of MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATIONreuse of 145reuse of MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATIONreuse of 146reuse of MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATIONreuse of 147reuse of MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATIONreuse of 148reuse of MFXSTM32L152_REG_ADR_IDD_GAIN_MSBreuse of 140reuse of MFXSTM32L152_REG_ADR_IDD_GAIN_LSBreuse of 141reuse of MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSBreuse of 142reuse of MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSBreuse of 143reuse of MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEASreuse of 150reuse of MFXSTM32L152_IDD_DELTADELAY_UNITreuse of MFXSTM32L152_IDD_DELTADELAY_VALUEreuse of MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAYreuse of 151reuse of MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARDreuse of 152reuse of MFXSTM32L152_IDD_CTRL_REQreuse of MFXSTM32L152_IRQ_TSreuse of MFXSTM32L152_IRQ_TS_DETreuse of MFXSTM32L152_IRQ_TS_NEreuse of MFXSTM32L152_IRQ_TS_THreuse of MFXSTM32L152_IRQ_TS_FULLreuse of MFXSTM32L152_IRQ_TS_OVFreuse of 32reuse of MFXSTM32L152_TS_XY_DATAreuse of 36reuse of MFXSTM32L152_TS_FIFO_THreuse of MFXSTM32L152_TS_CLEAR_FIFOreuse of 164reuse of initializer for retreuse of MFXSTM32L152_TS_FIFO_STAreuse of MFXSTM32L152_TS_CTRL_STATUSreuse of #if LWIP_MIB2_CALLBACKSreuse of #if LWIP_UDPreuse of /* LWIP_HDR_SNMP_H */reuse of /* for source-code compatibility reasons only, can be removed (not used internally) */reuse of /* LWIP_MIB2_CALLBACKS */reuse of /* UDP */reuse of /* IP */reuse of /* ARP */reuse of /* network interface */reuse of /* define everything to be empty */reuse of /* LWIP_MIB2_CALLBACKS support not available */reuse of /* LWIP_UDP */reuse of /* ARP (for atTable and ipNetToMediaTable) */reuse of /* LWIP MIB2 callbacks */reuse of /* MIB2_STATS */reuse of /**
 * @ingroup netif_mib2
 * Init MIB2 statistic counters in netif
 * @param netif Netif to init
 * @param type one of enum @ref snmp_ifType
 * @param speed your link speed here (units: bits per second)
 */reuse of /**
 * @ingroup netif_mib2
 * Add value to stats member for SNMP MIB2 stats (struct stats_mib2_netif_ctrs)
 */reuse of /**
 * @ingroup netif_mib2
 * Increment stats member for SNMP MIB2 stats (struct stats_mib2_netif_ctrs)
 */reuse of /** This macro has a precision of ~49 days because sys_now returns u32_t. \#define your own if you want ~490 days. */reuse of /* SMDS */reuse of /* T-3 */reuse of /* ULTRA technologies */reuse of /* generic SLIP */reuse of /* XNS over IP */reuse of /* CLNP over IP [11] */reuse of /* proprietary serial */reuse of /* european equiv. of T-1 */reuse of /* T-1 */reuse of /* none of the following */reuse of /**
 * @ingroup netif_mib2
 * @see RFC1213, "MIB-II, 6. Definitions"
 */reuse of /* MIB2 statistics functions */reuse of /**
 * @defgroup netif_mib2 MIB2 statistics
 * @ingroup netif
 */reuse of /*
 * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 *
 * This file is part of the lwIP TCP/IP stack.
 *
 * Author: Dirk Ziegelmeier <dziegel@gmx.de>
 *
 */reuse of /**
 * @file
 * SNMP support API for implementing netifs and statitics for MIB2
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/tcpip.hreuse of #include "lwip/timeouts.h"reuse of declaration of tcpip_callback_msgreuse of declaration of tcpip_callback_fnreuse of declaration of tcpip_init_done_fnreuse of #define tcpip_callback_with_block(function,ctx,block) ((block != 0)? tcpip_callback(function, ctx) : tcpip_try_callback(function, ctx))reuse of #define UNLOCK_TCPIP_CORE() sys_mutex_unlock(&lock_tcpip_core)reuse of #define LOCK_TCPIP_CORE() sys_mutex_lock(&lock_tcpip_core)reuse of #define LWIP_HDR_TCPIP_Hreuse of #ifndef LWIP_HDR_TCPIP_Hreuse of #if LWIP_TCPIP_CORE_LOCKINGreuse of #if !defined LOCK_TCPIP_CORE || defined __DOXYGEN__reuse of #if LWIP_TCPIP_TIMEOUT && LWIP_TIMERSreuse of #ifdef TCPIP_THREAD_TESTreuse of declaration of mem_free_callbackreuse of declaration of mreuse of declaration of pbuf_free_callbackreuse of declaration of tcpip_callbackmsg_trycallback_fromisrreuse of declaration of tcpip_callbackmsg_trycallbackreuse of declaration of tcpip_callbackmsg_deletereuse of declaration of tcpip_callbackmsg_newreuse of declaration of functionreuse of declaration of ctxreuse of declaration of tcpip_callbackreuse of declaration of tcpip_try_callbackreuse of declaration of tcpip_inputreuse of declaration of tcpip_inpktreuse of declaration of input_fnreuse of declaration of tcpip_initreuse of declaration of tcpip_init_donereuse of declaration of pbufreuse of declaration of lock_tcpip_corereuse of /* LWIP_HDR_TCPIP_H */reuse of /* !NO_SYS */reuse of /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */reuse of /* free pbufs or heap memory from another context without blocking */reuse of /**  @ingroup lwip_os
 * @deprecated use tcpip_try_callback() or tcpip_callback() instead
 */reuse of /* Forward declarations */reuse of /** Function prototype for functions passed to tcpip_callback() */reuse of /** Function prototype for the init_done function passed to tcpip_init */reuse of /* LWIP_TCPIP_CORE_LOCKING */reuse of /* LOCK_TCPIP_CORE */reuse of /** Unlock lwIP core mutex (needs @ref LWIP_TCPIP_CORE_LOCKING 1) */reuse of /** Lock lwIP core mutex (needs @ref LWIP_TCPIP_CORE_LOCKING 1) */reuse of /** The global semaphore to lock the stack. */reuse of /**
 * @file
 * Functions to sync with TCPIP thread
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/ethernetif.creuse of #include <string.h>reuse of #include "../Components/dp83848/dp83848.h"reuse of #include "lwip/tcpip.h"reuse of #include "lwip/snmp.h"reuse of #include "lwip/stats.h"reuse of #include "netif/etharp.h"reuse of #include "stm32f7xx_hal.h"reuse of definition of HAL_ETH_TxFreeCallbackreuse of definition of buffreuse of definition of HAL_ETH_RxLinkCallbackreuse of definition of pStartreuse of definition of pEndreuse of definition of Lengthreuse of definition of ppStartreuse of definition of ppEndreuse of definition of HAL_ETH_RxAllocateCallbackreuse of definition of ethernet_link_threadreuse of definition of argumentreuse of definition of MACConfreuse of definition of PHYLinkStatereuse of definition of linkchangedreuse of definition of speedreuse of definition of duplexreuse of definition of ETH_PHY_IO_GetTickreuse of definition of ETH_PHY_IO_WriteRegreuse of definition of DevAddrreuse of definition of RegValreuse of definition of ETH_PHY_IO_ReadRegreuse of definition of pRegValreuse of definition of ETH_PHY_IO_DeInitreuse of definition of ETH_PHY_IO_Initreuse of definition of HAL_ETH_ErrorCallbackreuse of definition of hethreuse of definition of HAL_ETH_TxCpltCallbackreuse of definition of HAL_ETH_RxCpltCallbackreuse of definition of HAL_ETH_MspInitreuse of definition of GPIO_InitStructurereuse of definition of tmpregreuse of definition of sys_nowreuse of definition of pbuf_free_customreuse of definition of custom_pbufreuse of definition of ethernetif_initreuse of #define IFNAME0 's'reuse of #define IFNAME1 't'reuse of definition of ethernetif_inputreuse of #define TIME_WAITING_FOR_INPUT ( osWaitForever )reuse of definition of low_level_inputreuse of definition of low_level_outputreuse of definition of ireuse of definition of qreuse of definition of errvalreuse of definition of Txbufferreuse of definition of low_level_initreuse of definition of macaddressreuse of #define INTERFACE_THREAD_STACK_SIZE ( 512 )reuse of definition of os_thread_def_EthIfreuse of declaration of RxBuff_treuse of declaration of RxAllocStatusTypeDefreuse of definition of pbuf_customreuse of definition of DP83848_IOCtxreuse of definition of DP83848reuse of definition of TxConfigreuse of definition of EthHandlereuse of definition of TxPktSemaphorereuse of definition of EthIfThreadreuse of definition of RxPktSemaphorereuse of definition of RxAllocStatusreuse of #define ETH_RX_BUFFER_CNT ETH_RX_DESC_CNTreuse of definition of memp_RX_POOLreuse of definition of memp_tab_RX_POOLreuse of definition of memp_memory_RX_POOL_basereuse of definition of DMATxDscrTabreuse of sectionreuse of definition of DMARxDscrTabreuse of #define ETH_TX_BUFFER_MAX ((ETH_TX_DESC_CNT) * 2U)reuse of #define ETH_DMA_TRANSMIT_TIMEOUT (20U)reuse of #if defined ( __ICCARM__ )reuse of #elif defined ( __CC_ARM )reuse of #elif defined ( __GNUC__ )reuse of #if LWIP_NETIF_HOSTNAMEreuse of declaration of pbuf_free_customreuse of declaration of ETH_PHY_IO_GetTickreuse of declaration of ETH_PHY_IO_WriteRegreuse of declaration of DevAddrreuse of declaration of RegAddrreuse of declaration of RegValreuse of declaration of ETH_PHY_IO_ReadRegreuse of declaration of pRegValreuse of declaration of ETH_PHY_IO_DeInitreuse of declaration of ETH_PHY_IO_Initreuse of declaration of ethernetif_inputreuse of declaration of Error_Handlerreuse of #define reuse of /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */reuse of /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */reuse of /* Chain the buffer to the end of the packet. */reuse of /* The first buffer of the packet. */reuse of /* Chain the buffer. */reuse of /* Get the struct pbuf from the buff address. */reuse of /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */reuse of /* Get the buff from the struct pbuf address. */reuse of /* Get MAC Config MAC */reuse of /**
  * @brief  Check the ETH link state and update netif accordingly.
  * @param  argument: netif
  * @retval None
  */reuse of /**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */reuse of /**
  * @brief  Write a value to a PHY register through the MDIO interface.
  * @param  DevAddr: PHY port address
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */reuse of /**
  * @brief  Read a PHY register through the MDIO interface.
  * @param  DevAddr: PHY port address
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */reuse of /**
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */reuse of /* Configure the MDIO Clock */reuse of /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */reuse of /**
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */reuse of /*******************************************************************************
                       PHI IO Functions
*******************************************************************************/reuse of /**
  * @brief  Ethernet DMA transfer error callback
  * @param  heth: ETH handle
  * @retval None
  */reuse of /**
  * @brief  Ethernet Tx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */reuse of /**
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */reuse of /* Enable ETHERNET clock  */reuse of /* Enable the Ethernet global Interrupt */reuse of /* Configure PI10
  GPIO_InitStructure.Pin = GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStructure); 
  
  Note: Ethernet works properly in the default setting (which RX_ER is not 
  connected to PI10 of STM32F769NI) because PI10 is shared with data signal 
  of SDRAM. 
  If RX_ER signal is needed, uncomment PI10 configuration code source (above 
  the note) then remove R248 and solder SB9 of the STM32F769I_EVAL board.
  */reuse of /* Configure PH3 
  GPIO_InitStructure.Pin =  GPIO_PIN_3;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStructure);
  
  Note: Ethernet Full duplex mode works properly in the default setting
  (which MII_COL is not connected to PH3 of STM32F769I_EVAL) because PH3 is shared
  with SDRAM chip select SDNE0. 
  If Half duplex mode is needed, uncomment PH3 configuration code source (above 
  the note) and close SB47 solder bridge of the STM32F769I_EVAL board.
  */reuse of /* Configure PA0 
  GPIO_InitStructure.Pin =  GPIO_PIN_0;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
  
  Note: Ethernet Full duplex mode works properly in the default setting
  (which MII_CRS is not connected to PA0 of STM32F769I_EVAL) because PA0 is shared
  with MC_ENA.
  If Half duplex mode is needed, uncomment PA0 configuration code source (above 
  the note) and close the SB36 solder bridge of the STM32F769I_EVAL board .
  */reuse of /* Configure PH6, PH7 */reuse of /* Configure PG11, PG14 and PG13 */reuse of /* Note : ETH_MDC is connected to PC1 which is shared with other signals like SAI1_SDA.
     By default on STM32F769I_EVAL board, PC1 is connected to SAI1_SDA, so to connect PC1 to ETH_MDC :
    - unsolder bridge SB22 (SAI1_SDA)
    - solder bridge SB33 (ETH_MDC) */reuse of /* Configure PC1, PC2, PC3, PC4 and PC5 */reuse of /* Configure PE2 */reuse of /* Configure PB5 */reuse of /* Note : ETH_MDIO is connected to PA2 which is shared with other signals like SAI2_SCKB.
     By default on STM32F769I_EVAL board, PA2 is connected to SAI2_SCKB, so to connect PA2 to ETH_MDIO :
    - unsolder bridge SB24 (SAI2_CKB)
    - solder bridge SB5 (ETH_MDIO) */reuse of /* Configure PA1, PA2 and PA7 */reuse of /*
        ETH_MDIO -------------------------> PA2
        ETH_MDC --------------------------> PC1
        ETH_PPS_OUT ----------------------> PB5
        ETH_MII_RXD2 ---------------------> PH6
        ETH_MII_RXD3 ---------------------> PH7
        ETH_MII_TX_CLK -------------------> PC3
        ETH_MII_TXD2 ---------------------> PC2
        ETH_MII_TXD3 ---------------------> PE2
        ETH_MII_RX_CLK -------------------> PA1
        ETH_MII_RX_DV --------------------> PA7
        ETH_MII_RXD0 ---------------------> PC4
        ETH_MII_RXD1 ---------------------> PC5
        ETH_MII_TX_EN --------------------> PG11
        ETH_MII_TXD0 ---------------------> PG13
        ETH_MII_TXD1 ---------------------> PG14
        ETH_MII_RX_ER --------------------> PI10 (not configured)        
        ETH_MII_CRS ----------------------> PA0  (not configured)
        ETH_MII_COL ----------------------> PH3  (not configured)
  */reuse of /* Ethernet pins configuration ************************************************/reuse of /* Enable GPIOs clocks */reuse of /**
  * @brief  Initializes the ETH MSP.
  * @param  heth: ETH handle
  * @retval None
*/reuse of /*******************************************************************************
                       Ethernet MSP Routines
*******************************************************************************/reuse of /**
  * @brief  Returns the current time in milliseconds
  *         when LWIP_TIMERS == 1 and NO_SYS == 1
  * @param  None
  * @retval Current Time value
  */reuse of /**
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */reuse of /* initialize the hardware */reuse of /* We directly use etharp_output() here to save a function call.
   * You can instead declare your own function an call etharp_output()
   * from it if you have to do some checks before sending (e.g. if link
   * is available...) */reuse of /*
   * Initialize the snmp variables and counters inside the struct netif.
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */reuse of /* LWIP_NETIF_HOSTNAME */reuse of /* Initialize interface hostname */reuse of /**
  * @brief Should be called at the beginning of the program to set up the
  * network interface. It calls the function low_level_init() to do the
  * actual setup of the hardware.
  *
  * This function should be passed as a parameter to netif_add().
  *
  * @param netif the lwip network interface structure for this ethernetif
  * @return ERR_OK if the loopif is initialized
  *         ERR_MEM if private data couldn't be allocated
  *         any other err_t on error
  */reuse of /**
 * This task should be signaled when a receive packet is ready to be read
 * from the interface.
 *
 * @param argument the lwip network interface structure for this ethernetif
 */reuse of /**
  * @brief Should allocate a pbuf and transfer the bytes of the incoming
  * packet from the interface into the pbuf.
  *
  * @param netif the lwip network interface structure for this ethernetif
  * @return a pbuf filled with the received packet (including MAC header)
  *         NULL on memory error
  */reuse of /**
 * This function should do the actual transmission of the packet. The packet is
 * contained in the pbuf that is passed to the function. This pbuf
 * might be chained.
 *
 * @param netif the lwip network interface structure for this ethernetif
 * @param p the MAC packet to send (e.g. IP packet including MAC addresses and type)
 * @return ERR_OK if the packet was sent, or ERR_IF if the packet was unable to be sent
 *
 * @note ERR_OK means the packet was sent (but not necessarily transmit complete),
 * and ERR_IF means the packet has more chained buffers than what the interface supports.
 */reuse of /* Get link state */reuse of /* Initialize the DP83848 ETH PHY */reuse of /* Set PHY IO functions */reuse of /* create the task that handles the ETH_MAC */reuse of /* create a binary semaphore used for informing ethernetif of frame transmission */reuse of /* create a binary semaphore used for informing ethernetif of frame reception */reuse of /* Set Tx packet config common parameters */reuse of /* Initialize the RX POOL */reuse of /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */reuse of /* device capabilities */reuse of /* maximum transfer unit */reuse of /* set MAC hardware address */reuse of /* set MAC hardware address length */reuse of /* configure ethernet peripheral (GPIOs, clocks, MAC, DMA) */reuse of /**
  * @brief In this function, the hardware should be initialized.
  * Called from ethernetif_init().
  *
  * @param netif the already initialized lwip network interface structure
  *        for this ethernetif
  */reuse of /*******************************************************************************
                       LL Driver Interface ( LwIP stack --> ETH)
*******************************************************************************/reuse of /* Global Ethernet handle */reuse of /* Semaphore to signal transmit packet complete */reuse of /* Handle of the interface thread */reuse of /* Semaphore to signal incoming packets */reuse of /* Ethernet Tx DMA Descriptors */reuse of /* Ethernet Rx DMA Descriptors */reuse of /* GNU Compiler */reuse of /* MDK ARM Compiler */reuse of /*!< IAR Compiler */reuse of /*
@Note: This interface is implemented to operate in zero-copy mode only:
        - Rx Buffers will be allocated from LwIP stack Rx memory pool,
          then passed to ETH HAL driver.
        - Tx Buffers will be allocated from LwIP stack memory heap,
          then passed to ETH HAL driver.

@Notes:
  1.a. ETH DMA Rx descriptors must be contiguous, the default count is 4,
       to customize it please redefine ETH_RX_DESC_CNT in ETH GUI (Rx Descriptor Length)
       so that updated value will be generated in stm32xxxx_hal_conf.h
  1.b. ETH DMA Tx descriptors must be contiguous, the default count is 4,
       to customize it please redefine ETH_TX_DESC_CNT in ETH GUI (Tx Descriptor Length)
       so that updated value will be generated in stm32xxxx_hal_conf.h

  2.a. Rx Buffers number: ETH_RX_BUFFER_CNT must be greater than ETH_RX_DESC_CNT.
  2.b. Rx Buffers must have the same size: ETH_RX_BUF_SIZE, this value must
       passed to ETH DMA in the init field (heth.Init.RxBuffLen)
*/reuse of /* Define those to better describe your network interface. */reuse of /* Stack size of the interface thread */reuse of PWR_CR1_LPUDSreuse of PWR_CR1_LPUDS_Mskreuse of PWR_CR1_LPUDS_Posreuse of PWR_CR1_MRUDSreuse of PWR_CR1_MRUDS_Mskreuse of PWR_CR1_MRUDS_Posreuse of 11reuse of PWR_CR1_FPDSreuse of PWR_CR1_FPDS_Mskreuse of PWR_CR1_FPDS_Posreuse of 9reuse of PWR_CSR1_BREreuse of PWR_CSR1_BRE_Mskreuse of PWR_CSR1_BRE_Posreuse of PWR_CSR1_EIWUPreuse of PWR_CSR1_EIWUP_Mskreuse of PWR_CSR1_EIWUP_Posreuse of PWR_FLAG_BRRreuse of PWR_CSR1_BRRreuse of PWR_CSR1_BRR_Mskreuse of PWR_CSR1_BRR_Posreuse of PWR_BKPREG_TIMEOUT_VALUEreuse of RESETreuse of HAL_PWR_MODULE_ENABLEDreuse of __HAL_RCC_GET_IT(__INTERRUPT__)reuse of RCC_IT_CSSreuse of __HAL_RCC_CLEAR_IT(__INTERRUPT__)reuse of RCC_CIR_BYTE2_ADDRESSreuse of CIRreuse of 12reuse of (volatile uint8_t *)...reuse of RCC_CLOCKTYPE_SYSCLKreuse of RCC_CLOCKTYPE_HCLKreuse of RCC_CLOCKTYPE_PCLK1reuse of RCC_CLOCKTYPE_PCLK2reuse of ClockTypereuse of RCC_CFGR_SWreuse of RCC_CFGR_SW_Mskreuse of RCC_CFGR_SW_Posreuse of SYSCLKSourcereuse of /* The time to block waiting for input. */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/ethernetif.c
  * @author  MCD Application Team
  * @brief   This file implements Ethernet network interface drivers for lwIP
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/Common/camera.hreuse of #include <stdint.h>reuse of declaration of CAMERA_DrvTypeDefreuse of definition of Configreuse of definition of ReadIDreuse of definition of Initreuse of #define CAMERA_COLOR_EFFECT_ANTIQUE 0x04reuse of #define CAMERA_COLOR_EFFECT_RED 0x03reuse of #define CAMERA_COLOR_EFFECT_GREEN 0x02reuse of #define CAMERA_COLOR_EFFECT_BLUE 0x01reuse of #define CAMERA_COLOR_EFFECT_NONE 0x00reuse of #define CAMERA_BLACK_WHITE_NORMAL 0x03reuse of #define CAMERA_BLACK_WHITE_BW_NEGATIVE 0x02reuse of #define CAMERA_BLACK_WHITE_NEGATIVE 0x01reuse of #define CAMERA_BLACK_WHITE_BW 0x00reuse of #define CAMERA_CONTRAST_LEVEL4 0x09reuse of #define CAMERA_CONTRAST_LEVEL3 0x08reuse of #define CAMERA_CONTRAST_LEVEL2 0x07reuse of #define CAMERA_CONTRAST_LEVEL1 0x06reuse of #define CAMERA_CONTRAST_LEVEL0 0x05reuse of #define CAMERA_BRIGHTNESS_LEVEL4 0x04reuse of #define CAMERA_BRIGHTNESS_LEVEL3 0x03reuse of #define CAMERA_BRIGHTNESS_LEVEL2 0x02reuse of #define CAMERA_BRIGHTNESS_LEVEL1 0x01reuse of #define CAMERA_BRIGHTNESS_LEVEL0 0x00reuse of #define CAMERA_COLOR_EFFECT 0x03reuse of #define CAMERA_BLACK_WHITE 0x01reuse of #define CAMERA_CONTRAST_BRIGHTNESS 0x00reuse of #define CAMERA_R640x480 0x03reuse of #define CAMERA_R480x272 0x02reuse of #define CAMERA_R320x240 0x01reuse of #define CAMERA_R160x120 0x00reuse of #define __CAMERA_Hreuse of #ifndef __CAMERA_Hreuse of /* __CAMERA_H */reuse of /* Antique effect              */reuse of /* Red effect                  */reuse of /* Green effect                */reuse of /* Blue effect                 */reuse of /* No effects                  */reuse of /* Normal effect               */reuse of /* BW and Negative effect      */reuse of /* Negative effect             */reuse of /* Black and white effect      */reuse of /* Contrast level +2           */reuse of /* Contrast level +1           */reuse of /* Contrast level  0           */reuse of /* Contrast level -1           */reuse of /* Contrast level -2           */reuse of /* Brightness level +2         */reuse of /* Brightness level +1         */reuse of /* Brightness level 0          */reuse of /* Brightness level -1         */reuse of /* Brightness level -2         */reuse of /* Camera color effect feature          */reuse of /* Camera black white feature           */reuse of /* Camera contrast brightness features  */reuse of /* VGA Resolution                       */reuse of /* 480x272 Resolution                   */reuse of /* QVGA Resolution                      */reuse of /* QQVGA Resolution                     */reuse of /** @defgroup CAMERA_Exported_Constants
  * @{
  */reuse of /** @defgroup CAMERA_Driver_structure  Camera Driver structure
  * @{
  */reuse of /** @defgroup CAMERA_Exported_Types
  * @{
  */reuse of /** @addtogroup CAMERA
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    camera.h
  * @author  MCD Application Team
  * @version V4.0.1
  * @date    21-July-2015
  * @brief   This header file contains the common defines and functions prototypes
  *          for the camera driver.   
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/s5k5cag/s5k5cag.hreuse of #include "../Common/camera.h"reuse of #define S5K5CAG_COLOR_EFFECT_RED ((uint16_t)0x0003)reuse of #define S5K5CAG_COLOR_EFFECT_GREEN ((uint16_t)0x0002)reuse of #define S5K5CAG_COLOR_EFFECT_BLUE ((uint16_t)0x0001)reuse of #define S5K5CAG_COLOR_EFFECT_ANTIQUE ((uint16_t)0x0004)reuse of #define S5K5CAG_COLOR_EFFECT_NONE ((uint16_t)0x0000)reuse of #define S5K5CAG_CONTRAST_LEVEL4 ((uint16_t)0x0080)reuse of #define S5K5CAG_CONTRAST_LEVEL3 ((uint16_t)0x0050)reuse of #define S5K5CAG_CONTRAST_LEVEL2 ((uint16_t)0x0000)reuse of #define S5K5CAG_CONTRAST_LEVEL1 ((uint16_t)0xFFC0)reuse of #define S5K5CAG_CONTRAST_LEVEL0 ((uint16_t)0xFF80)reuse of #define S5K5CAG_BLACK_WHITE_NORMAL ((uint16_t)0x0000)reuse of #define S5K5CAG_BLACK_WHITE_BW_NEGATIVE ((uint16_t)0x0002)reuse of #define S5K5CAG_BLACK_WHITE_NEGATIVE ((uint16_t)0x0003)reuse of #define S5K5CAG_BLACK_WHITE_BW ((uint16_t)0x0001)reuse of #define S5K5CAG_BRIGHTNESS_LEVEL4 ((uint16_t)0x0080)reuse of #define S5K5CAG_BRIGHTNESS_LEVEL3 ((uint16_t)0x0050)reuse of #define S5K5CAG_BRIGHTNESS_LEVEL2 ((uint16_t)0x0000)reuse of #define S5K5CAG_BRIGHTNESS_LEVEL1 ((uint16_t)0xFFC0)reuse of #define S5K5CAG_BRIGHTNESS_LEVEL0 ((uint16_t)0xFF00)reuse of #define S5K5CAG_INFO_DATE ((uint16_t)0x004E)reuse of #define S5K5CAG_INFO_SVNVERSION ((uint16_t)0x0048)reuse of #define S5K5CAG_INFO_CHIPID2 ((uint16_t)0x0042)reuse of #define S5K5CAG_INFO_CHIPID1 ((uint16_t)0x0040)reuse of #define S5K5CAG_ID ((uint16_t)0x05CA)reuse of #define __S5K5CAG_Hreuse of #ifndef __S5K5CAG_Hreuse of declaration of s5k5cag_drvreuse of declaration of CAMERA_Delayreuse of declaration of CAMERA_IO_Readreuse of declaration of CAMERA_IO_Writereuse of declaration of CAMERA_IO_Initreuse of declaration of s5k5cag_ReadIDreuse of declaration of s5k5cag_Configreuse of declaration of featurereuse of declaration of valuereuse of declaration of brightness_value as BR_valuereuse of declaration of s5k5cag_Initreuse of declaration of resolutionreuse of /* __S5K5CAG_H */reuse of /* CAMERA driver structure */reuse of /** @defgroup S5K5CAG_Exported_Functions
  * @{
  */reuse of /* No color effect             */reuse of /* Contrast level 0            */reuse of /** 
 * @brief  S5K5CAG Features Parameters
 */reuse of /** 
  * @brief  S5K5CAG Registers
  */reuse of /** 
  * @brief  S5K5CAG ID
  */reuse of /** @defgroup S5K5CAG_Exported_Constants
  * @{
  */reuse of /** @defgroup S5K5CAG_Exported_Types
  * @{
  */reuse of /** @addtogroup s5k5cag
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    s5k5cag.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the s5k5cag.c
  *          driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/s5k5cagreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/ov5640/ov5640.hreuse of #define OV5640_EXPOSURE_LEVEL_3 0x04reuse of #define OV5640_EXPOSURE_LEVEL_2 0x02reuse of #define OV5640_EXPOSURE_LEVEL_1 0x01reuse of #define OV5640_EXPOSURE_LEVEL_0 0x00reuse of #define OV5640_SATURATION_3 0x04reuse of #define OV5640_SATURATION_2 0x02reuse of #define OV5640_SATURATION_1 0x01reuse of #define OV5640_SATURATION_0 0x00reuse of #define OV5640_LIGHT_CLOUDY 0x08reuse of #define OV5640_LIGHT_HOME 0x04reuse of #define OV5640_LIGHT_OFFICE 0x02reuse of #define OV5640_LIGHT_SUNNY 0x01reuse of #define OV5640_LIGHT_AUTO 0x00reuse of #define OV5640_COLOR_EFFECT_SOLARIZE 0x100reuse of #define OV5640_COLOR_EFFECT_OVEREXPOSURE 0x80reuse of #define OV5640_COLOR_EFFECT_BW_NEGATIVE 0x40reuse of #define OV5640_COLOR_EFFECT_NEGATIVE 0x20reuse of #define OV5640_COLOR_EFFECT_SEPIA 0x10reuse of #define OV5640_COLOR_EFFECT_BW 0x08reuse of #define OV5640_COLOR_EFFECT_GREEN 0x04reuse of #define OV5640_COLOR_EFFECT_RED 0x02reuse of #define OV5640_COLOR_EFFECT_BLUE 0x01reuse of #define OV5640_COLOR_EFFECT_NONE 0x00reuse of #define OV5640_ZOOM_x1 0x44reuse of #define OV5640_ZOOM_x2 0x22reuse of #define OV5640_ZOOM_x4 0x11reuse of #define OV5640_ZOOM_x8 0x00reuse of #define OV5640_MIRROR_FLIP_NORMAL 0x04reuse of #define OV5640_MIRROR_FLIP 0x02reuse of #define OV5640_FLIP 0x01reuse of #define OV5640_MIRROR 0x00reuse of #define OV5640_HUE_180N 0x0800reuse of #define OV5640_HUE_150N 0x0400reuse of #define OV5640_HUE_120N 0x0200reuse of #define OV5640_HUE_90N 0x0100reuse of #define OV5640_HUE_60N 0x0080reuse of #define OV5640_HUE_30N 0x0040reuse of #define OV5640_HUE_0 0x0020reuse of #define OV5640_HUE_30P 0x0010reuse of #define OV5640_HUE_60P 0x0008reuse of #define OV5640_HUE_90P 0x0004reuse of #define OV5640_HUE_120P 0x0002reuse of #define OV5640_HUE_150P 0x0001reuse of #define OV5640_CONTRAST_LEVEL4N 0x80reuse of #define OV5640_CONTRAST_LEVEL3N 0x40reuse of #define OV5640_CONTRAST_LEVEL2N 0x20reuse of #define OV5640_CONTRAST_LEVEL1N 0x10reuse of #define OV5640_CONTRAST_LEVEL0 0x08reuse of #define OV5640_CONTRAST_LEVEL1P 0x04reuse of #define OV5640_CONTRAST_LEVEL2P 0x02reuse of #define OV5640_CONTRAST_LEVEL3P 0x01reuse of #define OV5640_CONTRAST_LEVEL4P 0x00reuse of #define OV5640_SATURATION_LEVEL4N 0x80reuse of #define OV5640_SATURATION_LEVEL3N 0x40reuse of #define OV5640_SATURATION_LEVEL2N 0x20reuse of #define OV5640_SATURATION_LEVEL1N 0x10reuse of #define OV5640_SATURATION_LEVEL0 0x08reuse of #define OV5640_SATURATION_LEVEL1P 0x04reuse of #define OV5640_SATURATION_LEVEL2P 0x02reuse of #define OV5640_SATURATION_LEVEL3P 0x01reuse of #define OV5640_SATURATION_LEVEL4P 0x00reuse of #define OV5640_BRIGHTNESS_LEVEL4N 0x80reuse of #define OV5640_BRIGHTNESS_LEVEL3N 0x40reuse of #define OV5640_BRIGHTNESS_LEVEL2N 0x20reuse of #define OV5640_BRIGHTNESS_LEVEL1N 0x10reuse of #define OV5640_BRIGHTNESS_LEVEL0 0x08reuse of #define OV5640_BRIGHTNESS_LEVEL1P 0x04reuse of #define OV5640_BRIGHTNESS_LEVEL2P 0x02reuse of #define OV5640_BRIGHTNESS_LEVEL3P 0x01reuse of #define OV5640_BRIGHTNESS_LEVEL4P 0x00reuse of #define OV5640_ID 0x5640reuse of #define __OV5640_Hreuse of #ifndef __OV5640_Hreuse of declaration of ov5640_drvreuse of declaration of Addrreuse of declaration of Regreuse of declaration of OV5640_GetResolutionreuse of declaration of OV5640_ZoomConfigreuse of declaration of Zoomreuse of declaration of OV5640_MirrorFlipConfigreuse of declaration of Configreuse of declaration of OV5640_SetHueDegreereuse of declaration of Degreereuse of declaration of OV5640_SetContrastreuse of declaration of Levelreuse of declaration of OV5640_SetSaturationreuse of declaration of OV5640_SetBrightnessreuse of declaration of OV5640_SetEffectreuse of declaration of Effectreuse of declaration of OV5640_SetLightModereuse of declaration of LightModereuse of declaration of ov5640_ReadIDreuse of declaration of ov5640_Configreuse of declaration of BR_valuereuse of declaration of ov5640_Initreuse of /* __OV5640_H */reuse of /** @defgroup OV5640_Exported_Functions
  * @{
  */reuse of /* Exposure Level 3            */reuse of /* Exposure Level 2            */reuse of /* Exposure Level 1            */reuse of /* Exposure Level 0            */reuse of /* Exposure */reuse of /* Color saturation 3          */reuse of /* Color saturation 2          */reuse of /* Color saturation 1          */reuse of /* Color saturation 0          */reuse of /* Saturation */reuse of /* Light Mode Claudy           */reuse of /* Light Mode Home             */reuse of /* Light Mode Office           */reuse of /* Light Mode Sunny            */reuse of /* Light Mode Auto             */reuse of /* Light Mode */reuse of /* Solarized effect       */reuse of /* Over exposure effect    */reuse of /* BW Negative effect      */reuse of /* Negative effect         */reuse of /* Sepia effect            */reuse of /* Black and White effect  */reuse of /* Green effect            */reuse of /* Red effect              */reuse of /* Blue effect             */reuse of /* No effect               */reuse of /* Special Effect */reuse of /* Zoom */reuse of /* Set camera normal mode      */reuse of /* Set camera mirror and flip  */reuse of /* Set camera flip config      */reuse of /* Set camera mirror config    */reuse of /* Mirror/Flip */reuse of /* Hue 180- degree           */reuse of /* Hue 150- degree           */reuse of /* Hue 120- degree           */reuse of /* Hue 90- degree            */reuse of /* Hue 60- degree            */reuse of /* Hue 30- degree            */reuse of /* Hue 0 degree              */reuse of /* Hue 30+ degree            */reuse of /* Hue 60+ degree            */reuse of /* Hue 90+ degree            */reuse of /* Hue 120+ degree           */reuse of /* Hue 150+ degree           */reuse of /* Hue Control */reuse of /* Contrast level -4           */reuse of /* Contrast level -3           */reuse of /* Contrast level +3           */reuse of /* Contrast level +4           */reuse of /* Contrast */reuse of /* Saturation level -4         */reuse of /* Saturation level -3         */reuse of /* Saturation level -2         */reuse of /* Saturation level -1         */reuse of /* Saturation level 0          */reuse of /* Saturation level +1         */reuse of /* Saturation level +2         */reuse of /* Saturation level +3         */reuse of /* Saturation level +4         */reuse of /* Brightness level -4         */reuse of /* Brightness level -3         */reuse of /* Brightness level +3         */reuse of /* Brightness level +4         */reuse of /* Brightness */reuse of /** 
 * @brief  OV5640 Features Parameters  
 */reuse of /** 
  * @brief  OV5640 Registers  
  */reuse of /** 
  * @brief  OV5640 ID  
  */reuse of /** @defgroup OV5640_Exported_Constants
  * @{
  */reuse of /** @defgroup OV5640_Exported_Types
  * @{
  */reuse of /** @addtogroup ov5640
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    ov5640.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the ov5640.c
  *          driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  * All rights reserved.</center></h2>
  *
  * This software component is licensed by ST under BSD 3-Clause license,
  * the "License"; You may not use this file except in compliance with the
  * License. You may obtain a copy of the License at:
  *                        opensource.org/licenses/BSD-3-Clause
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/ov5640reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_camera.hreuse of #include "stm32f769i_eval_io.h"reuse of #include "../Components/ov5640/ov5640.h"reuse of #include "../Components/s5k5cag/s5k5cag.h"reuse of #define BSP_CAMERA_DMA_IRQHandler DMA2_Stream1_IRQHandlerreuse of #define BSP_CAMERA_IRQHandler DCMI_IRQHandlerreuse of #define CAMERA_QQVGA_RES_Y 120reuse of #define CAMERA_QQVGA_RES_X 160reuse of #define CAMERA_QVGA_RES_Y 240reuse of #define CAMERA_QVGA_RES_X 320reuse of #define CAMERA_480x272_RES_Y 272reuse of #define CAMERA_480x272_RES_X 480reuse of #define CAMERA_VGA_RES_Y 480reuse of #define CAMERA_VGA_RES_X 640reuse of #define RESOLUTION_R640x480 CAMERA_R640x480reuse of #define RESOLUTION_R480x272 CAMERA_R480x272reuse of #define RESOLUTION_R320x240 CAMERA_R320x240reuse of #define RESOLUTION_R160x120 CAMERA_R160x120reuse of 65reuse of ... ? ... : ...reuse of 5000reuse of PeriphClkInitreuse of RTCClockSelectionreuse of 268434687reuse of 4095reuse of RCC_PERIPHCLK_TIMreuse of assert_param(expr)reuse of __HAL_RCC_TIMCLKPRESCALER(__PRESC__)reuse of RCC_DCKCFGR1_TIMPREreuse of RCC_DCKCFGR1_TIMPRE_Mskreuse of RCC_DCKCFGR1_TIMPRE_Posreuse of DCKCFGR1reuse of TIMPresSelectionreuse of RCC_PERIPHCLK_I2C1reuse of __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__)reuse of MODIFY_REG(REG,CLEARMASK,SETMASK)reuse of RCC_DCKCFGR2_I2C1SELreuse of RCC_DCKCFGR2_I2C1SEL_Mskreuse of RCC_DCKCFGR2_I2C1SEL_Posreuse of WRITE_REG(REG,VAL)reuse of READ_REG(REG)reuse of DCKCFGR2reuse of I2c1ClockSelectionreuse of RCC_PERIPHCLK_I2C2reuse of __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__)reuse of RCC_DCKCFGR2_I2C2SELreuse of RCC_DCKCFGR2_I2C2SEL_Mskreuse of RCC_DCKCFGR2_I2C2SEL_Posreuse of 32768reuse of I2c2ClockSelectionreuse of RCC_PERIPHCLK_I2C3reuse of #define CAMERA_ROTATION_INVALID 0x02reuse of #define CAMERA_ROTATION_90 0x01reuse of #define CAMERA_NO_ROTATION 0x00reuse of #define CAMERA_NOT_SUPPORTED 0x04reuse of #define CAMERA_NOT_DETECTED 0x03reuse of #define CAMERA_TIMEOUT 0x02reuse of #define CAMERA_ERROR 0x01reuse of #define CAMERA_OK 0x00reuse of #define __STM32F769I_EVAL_CAMERA_Hreuse of #ifndef __STM32F769I_EVAL_CAMERA_Hreuse of declaration of BSP_CAMERA_GetRotationreuse of declaration of BSP_CAMERA_SetRotationreuse of declaration of rotationreuse of declaration of BSP_CAMERA_MspDeInitreuse of declaration of hdcmireuse of declaration of Paramsreuse of declaration of BSP_CAMERA_MspInitreuse of declaration of BSP_CAMERA_ColorEffectConfigreuse of declaration of BSP_CAMERA_BlackWhiteConfigreuse of declaration of Modereuse of declaration of BSP_CAMERA_ContrastBrightnessConfigreuse of declaration of contrast_levelreuse of declaration of brightness_levelreuse of declaration of BSP_CAMERA_ErrorCallbackreuse of declaration of BSP_CAMERA_FrameEventCallbackreuse of declaration of BSP_CAMERA_VsyncEventCallbackreuse of declaration of BSP_CAMERA_LineEventCallbackreuse of declaration of BSP_CAMERA_PwrDownreuse of declaration of BSP_CAMERA_HwResetreuse of declaration of BSP_CAMERA_Stopreuse of declaration of BSP_CAMERA_Resumereuse of declaration of BSP_CAMERA_Suspendreuse of declaration of BSP_CAMERA_SnapshotStartreuse of declaration of buffreuse of declaration of BSP_CAMERA_ContinuousStartreuse of declaration of BSP_CAMERA_DeInitreuse of declaration of BSP_CAMERA_Initreuse of declaration of Resolutionreuse of /* __STM32F769I_EVAL_CAMERA_H */reuse of /* These functions can be modified in case the current settings (e.g. DMA stream)
   need to be changed for specific application needs */reuse of /* Camera features functions prototype */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Exported_Functions CAMERA Exported Functions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Exported_Constants CAMERA Exported Constants
  * @{
  */reuse of /* VGA Resolution       */reuse of /* 480x272 Resolution   */reuse of /* QVGA Resolution      */reuse of /* QQVGA Resolution     */reuse of /**
  * @brief  Camera Image rotation definition
  *         in frame buffer for LCD Display.
  */reuse of /** 
  * @brief  Camera State structures definition  
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Exported_Types CAMERA Exported Types
  * @{
  */reuse of /** @addtogroup STM32F769I_EVAL_CAMERA
  * @{
  */reuse of /** @addtogroup STM32F769I_EVAL
  * @{
  */reuse of /* Include IO Driver */reuse of /* Include Camera component Driver */reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval_camera.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_camera.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/inet.hreuse of #include "lwip/ip6_addr.h"reuse of definition of in6_addrreuse of definition of in_addrreuse of definition of unreuse of definition of u8_addrreuse of definition of u32_addrreuse of definition of s_addrreuse of #define inet_ntoa_r(addr,buf,buflen) ip4addr_ntoa_r((const ip4_addr_t*)&(addr), buf, buflen)reuse of #define inet_ntoa(addr) ip4addr_ntoa((const ip4_addr_t*)&(addr))reuse of #define inet_aton(cp,addr) ip4addr_aton(cp, (ip4_addr_t*)addr)reuse of #define inet_addr(cp) ipaddr_addr(cp)reuse of #define inet_addr_to_ip4addr(target_ipaddr,source_inaddr) (ip4_addr_set_u32(target_ipaddr, (source_inaddr)->s_addr))reuse of #define inet_addr_from_ip4addr(target_inaddr,source_ipaddr) ((target_inaddr)->s_addr = ip4_addr_get_u32(source_ipaddr))reuse of #define INET_ADDRSTRLEN IP4ADDR_STRLEN_MAXreuse of #define IN_LOOPBACKNET IP_LOOPBACKNETreuse of #define IN_BADCLASS(a) IP_BADCLASS(a)reuse of #define IN_EXPERIMENTAL(a) IP_EXPERIMENTAL(a)reuse of #define IN_MULTICAST(a) IP_MULTICAST(a)reuse of #define IN_CLASSD_MAX IP_CLASSD_MAXreuse of #define IN_CLASSD_HOST IP_CLASSD_HOSTreuse of #define IN_CLASSD_NSHIFT IP_CLASSD_NSHIFTreuse of #define IN_CLASSD_NET IP_CLASSD_NETreuse of #define IN_CLASSD(d) IP_CLASSD(d)reuse of #define IN_CLASSC_MAX IP_CLASSC_MAXreuse of #define IN_CLASSC_HOST IP_CLASSC_HOSTreuse of #define IN_CLASSC_NSHIFT IP_CLASSC_NSHIFTreuse of #define IN_CLASSC_NET IP_CLASSC_NETreuse of #define IN_CLASSC(c) IP_CLASSC(c)reuse of #define IN_CLASSB_MAX IP_CLASSB_MAXreuse of #define IN_CLASSB_HOST IP_CLASSB_HOSTreuse of #define IN_CLASSB_NSHIFT IP_CLASSB_NSHIFTreuse of #define IN_CLASSB_NET IP_CLASSB_NETreuse of #define IN_CLASSB(b) IP_CLASSB(b)reuse of #define IN_CLASSA_MAX IP_CLASSA_MAXreuse of #define IN_CLASSA_HOST IP_CLASSA_HOSTreuse of #define IN_CLASSA_NSHIFT IP_CLASSA_NSHIFTreuse of #define IN_CLASSA_NET IP_CLASSA_NETreuse of #define IN_CLASSA(a) IP_CLASSA(a)reuse of #define IN6ADDR_LOOPBACK_INIT {{{0,0,0,PP_HTONL(1)}}}reuse of #define IN6ADDR_ANY_INIT {{{0,0,0,0}}}reuse of #define INADDR_BROADCAST IPADDR_BROADCASTreuse of #define INADDR_ANY IPADDR_ANYreuse of #define INADDR_LOOPBACK IPADDR_LOOPBACKreuse of #define INADDR_NONE IPADDR_NONEreuse of #define s6_addr un.u8_addrreuse of #define LWIP_HDR_INET_Hreuse of #ifndef LWIP_HDR_INET_Hreuse of #if !defined(in_addr_t) && !defined(IN_ADDR_T_DEFINED)reuse of #ifndef INET_ADDRSTRLENreuse of #if LWIP_IPV6reuse of #ifndef INET6_ADDRSTRLENreuse of declaration of in6addr_anyreuse of declaration of in_addr_treuse of /* LWIP_HDR_INET_H */reuse of /* LWIP_IPV6 */reuse of /* directly map this to the lwip internal functions */reuse of /*   routing needn't know. */reuse of /*   net and host fields, but */reuse of /* These ones aren't really */reuse of /* Definitions of the bits in an (IPv4) Internet address integer.

   On subnets, host and network parts are found according to
   the subnet mask, not these masks.  */reuse of /** This variable is initialized by the system to contain the wildcard IPv6 address. */reuse of /** This macro can be used to initialize a variable of type struct in6_addr
    to the IPv6 loopback address. */reuse of /** This macro can be used to initialize a variable of type struct in6_addr
    to the IPv6 wildcard address. */reuse of /** 255.255.255.255 */reuse of /** 0.0.0.0 */reuse of /** 127.0.0.1 */reuse of /* If your port already typedef's in_addr_t, define IN_ADDR_T_DEFINED
   to prevent this code from redefining it. */reuse of /**
 * @file
 * This file (together with sockets.h) aims to provide structs and functions from
 * - arpa/inet.h
 * - netinet/in.h
 *
 */reuse of #define EMEDIUMTYPE 124reuse of #define ENOMEDIUM 123reuse of #define EDQUOT 122reuse of #define EREMOTEIO 121reuse of #define EISNAM 120reuse of #define ENAVAIL 119reuse of #define ENOTNAM 118reuse of #define EUCLEAN 117reuse of #define ESTALE 116reuse of #define EINPROGRESS 115reuse of #define EALREADY 114reuse of #define EHOSTUNREACH 113reuse of #define EHOSTDOWN 112reuse of #define ECONNREFUSED 111reuse of #define ETIMEDOUT 110reuse of #define ETOOMANYREFS 109reuse of #define ESHUTDOWN 108reuse of #define ENOTCONN 107reuse of #define EISCONN 106reuse of #define ENOBUFS 105reuse of #define ECONNRESET 104reuse of #define ECONNABORTED 103reuse of #define ENETRESET 102reuse of #define ENETUNREACH 101reuse of #define ENETDOWN 100reuse of #define EADDRNOTAVAIL 99reuse of #define EADDRINUSE 98reuse of #define EAFNOSUPPORT 97reuse of #define EPFNOSUPPORT 96reuse of #define EOPNOTSUPP 95reuse of #define ESOCKTNOSUPPORT 94reuse of #define EPROTONOSUPPORT 93reuse of #define ENOPROTOOPT 92reuse of #define EPROTOTYPE 91reuse of #define EMSGSIZE 90reuse of #define EDESTADDRREQ 89reuse of #define ENOTSOCK 88reuse of #define EUSERS 87reuse of #define ESTRPIPE 86reuse of #define ERESTART 85reuse of #define EILSEQ 84reuse of #define ELIBEXEC 83reuse of #define ELIBMAX 82reuse of #define ELIBSCN 81reuse of #define ELIBBAD 80reuse of #define ELIBACC 79reuse of #define EREMCHG 78reuse of #define EBADFD 77reuse of #define ENOTUNIQ 76reuse of #define EOVERFLOW 75reuse of #define EBADMSG 74reuse of #define EDOTDOT 73reuse of #define EMULTIHOP 72reuse of #define EPROTO 71reuse of #define ECOMM 70reuse of #define ESRMNT 69reuse of #define EADV 68reuse of #define ENOLINK 67reuse of #define EREMOTE 66reuse of #define ENOPKG 65reuse of #define ENONET 64reuse of #define ENOSR 63reuse of #define ETIME 62reuse of #define ENODATA 61reuse of #define ENOSTR 60reuse of #define EBFONT 59reuse of #define EDEADLOCK EDEADLKreuse of #define EBADSLT 57reuse of #define EBADRQC 56reuse of #define ENOANO 55reuse of #define EXFULL 54reuse of #define EBADR 53reuse of #define EBADE 52reuse of #define EL2HLT 51reuse of #define ENOCSI 50reuse of #define EUNATCH 49reuse of #define ELNRNG 48reuse of #define EL3RST 47reuse of #define EL3HLT 46reuse of #define EL2NSYNC 45reuse of #define ECHRNG 44reuse of #define EIDRM 43reuse of #define ENOMSG 42reuse of #define EWOULDBLOCK EAGAINreuse of #define ELOOP 40reuse of #define ENOTEMPTY 39reuse of #define ENOSYS 38reuse of #define ENOLCK 37reuse of #define ENAMETOOLONG 36reuse of #define EDEADLK 35reuse of #define ERANGE 34reuse of #define EDOM 33reuse of #define EPIPE 32reuse of #define EROFS 30reuse of #define ESPIPE 29reuse of #define ENOSPC 28reuse of #define EFBIG 27reuse of #define ETXTBSY 26reuse of #define ENOTTY 25reuse of #define EMFILE 24reuse of #define ENFILE 23reuse of #define EISDIR 21reuse of #define ENOTDIR 20reuse of #define ENODEV 19reuse of #define EXDEV 18reuse of #define EEXIST 17reuse of #define EBUSY 16reuse of #define ENOTBLK 15reuse of #define EFAULT 14reuse of #define EACCES 13reuse of #define EBADF 9reuse of #define ENOEXEC 8reuse of #define E2BIG 7reuse of #define ENXIO 6reuse of #define EIO 5reuse of #define EINTR 4reuse of #define ESRCH 3reuse of #define EPERM 1reuse of #define LWIP_HDR_ERRNO_Hreuse of #ifndef LWIP_HDR_ERRNO_Hreuse of #ifdef LWIP_PROVIDE_ERRNOreuse of #ifndef errnoreuse of #ifdef LWIP_ERRNO_STDINCLUDEreuse of #ifdef LWIP_ERRNO_INCLUDEreuse of declaration of errnoreuse of /* LWIP_HDR_ERRNO_H */reuse of /* LWIP_PROVIDE_ERRNO */reuse of /* LWIP_ERRNO_STDINCLUDE */reuse of /* LWIP_ERRNO_INCLUDE */reuse of /* Define LWIP_ERRNO_INCLUDE to an equivalent of <errno.h> to include the error defines here */reuse of /* Define LWIP_ERRNO_STDINCLUDE if you want to include <errno.h> here */reuse of /* Wrong medium type */reuse of /* No medium found */reuse of /* Quota exceeded */reuse of /* Remote I/O error */reuse of /* Is a named type file */reuse of /* No XENIX semaphores available */reuse of /* Not a XENIX named type file */reuse of /* Structure needs cleaning */reuse of /* Stale NFS file handle */reuse of /* Operation now in progress */reuse of /* Operation already in progress */reuse of /* No route to host */reuse of /* Host is down */reuse of /* Connection refused */reuse of /* Connection timed out */reuse of /* Too many references: cannot splice */reuse of /* Cannot send after transport endpoint shutdown */reuse of /* Transport endpoint is not connected */reuse of /* Transport endpoint is already connected */reuse of /* No buffer space available */reuse of /* Connection reset by peer */reuse of /* Software caused connection abort */reuse of /* Network dropped connection because of reset */reuse of /* Network is unreachable */reuse of /* Network is down */reuse of /* Cannot assign requested address */reuse of /* Address already in use */reuse of /* Address family not supported by protocol */reuse of /* Protocol family not supported */reuse of /* Operation not supported on transport endpoint */reuse of /* Socket type not supported */reuse of /* Protocol not supported */reuse of /* Protocol not available */reuse of /* Protocol wrong type for socket */reuse of /* Message too long */reuse of /* Destination address required */reuse of /* Socket operation on non-socket */reuse of /* Too many users */reuse of /* Streams pipe error */reuse of /* Interrupted system call should be restarted */reuse of /* Illegal byte sequence */reuse of /* Cannot exec a shared library directly */reuse of /* Attempting to link in too many shared libraries */reuse of /* .lib section in a.out corrupted */reuse of /* Accessing a corrupted shared library */reuse of /* Can not access a needed shared library */reuse of /* Remote address changed */reuse of /* File descriptor in bad state */reuse of /* Name not unique on network */reuse of /* Value too large for defined data type */reuse of /* Not a data message */reuse of /* RFS specific error */reuse of /* Multihop attempted */reuse of /* Protocol error */reuse of /* Communication error on send */reuse of /* Srmount error */reuse of /* Advertise error */reuse of /* Link has been severed */reuse of /* Object is remote */reuse of /* Package not installed */reuse of /* Machine is not on the network */reuse of /* Out of streams resources */reuse of /* Timer expired */reuse of /* No data available */reuse of /* Device not a stream */reuse of /* Bad font file format */reuse of /* Invalid slot */reuse of /* Invalid request code */reuse of /* No anode */reuse of /* Exchange full */reuse of /* Invalid request descriptor */reuse of /* Invalid exchange */reuse of /* Level 2 halted */reuse of /* No CSI structure available */reuse of /* Protocol driver not attached */reuse of /* Link number out of range */reuse of /* Level 3 reset */reuse of /* Level 3 halted */reuse of /* Level 2 not synchronized */reuse of /* Channel number out of range */reuse of /* Identifier removed */reuse of /* No message of desired type */reuse of /* Operation would block */reuse of /* Too many symbolic links encountered */reuse of /* Directory not empty */reuse of /* Function not implemented */reuse of /* No record locks available */reuse of /* File name too long */reuse of /* Resource deadlock would occur */reuse of /* Math result not representable */reuse of /* Math argument out of domain of func */reuse of /* Broken pipe */reuse of /* Too many links */reuse of /* Read-only file system */reuse of /* Illegal seek */reuse of /* No space left on device */reuse of /* File too large */reuse of /* Text file busy */reuse of /* Not a typewriter */reuse of /* Too many open files */reuse of /* File table overflow */reuse of /* Invalid argument */reuse of /* Is a directory */reuse of /* Not a directory */reuse of /* No such device */reuse of /* Cross-device link */reuse of /* File exists */reuse of /* Device or resource busy */reuse of /* Block device required */reuse of /* Bad address */reuse of /* Permission denied */reuse of /* Out of memory */reuse of /* Try again */reuse of /* No child processes */reuse of /* Bad file number */reuse of /* Exec format error */reuse of /* Arg list too long */reuse of /* No such device or address */reuse of /* I/O error */reuse of /* Interrupted system call */reuse of /* No such process */reuse of /* No such file or directory */reuse of /* Operation not permitted */reuse of /**
 * @file
 * Posix Errno defines
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Middlewares/Third_Party/LwIP/src/include/lwip/sockets.hreuse of #include "lwip/errno.h"reuse of #include "lwip/inet.h"reuse of IRQnreuse of ICERreuse of __NVIC_GetEnableIRQreuse of ISERreuse of __NVIC_EnableIRQreuse of __NVIC_GetPriorityGroupingreuse of __NVIC_SetPriorityGroupingreuse of PriorityGroupreuse of CoreDebug_Typereuse of DEMCRreuse of DCRDRreuse of DCRSRreuse of DHCSRreuse of FPU_Typereuse of MVFR2reuse of MVFR1reuse of MVFR0reuse of FPDSCRreuse of FPCARreuse of FPCCRreuse of RESERVED0reuse of RASR_A3reuse of RBAR_A3reuse of RASR_A2reuse of RBAR_A2reuse of RASR_A1reuse of RBAR_A1reuse of TYPEreuse of TPI_Typereuse of DEVTYPEreuse of DEVIDreuse of RESERVED7reuse of CLAIMCLRreuse of CLAIMSETreuse of RESERVED5reuse of ITCTRLreuse of FIFO1reuse of ITATBCTR0reuse of RESERVED4reuse of ITATBCTR2reuse of FIFO0reuse of TRIGGERreuse of RESERVED3reuse of FSCRreuse of FFCRreuse of FFSRreuse of RESERVED2reuse of SPPRreuse of RESERVED1reuse of ACPRreuse of CSPSRreuse of SSPSRreuse of DWT_Typereuse of LSRreuse of LARreuse of FUNCTION3reuse of MASK3reuse of COMP3reuse of FUNCTION2reuse of MASK2reuse of COMP2reuse of FUNCTION1reuse of MASK1reuse of COMP1reuse of FUNCTION0reuse of MASK0reuse of COMP0reuse of PCSRreuse of FOLDCNTreuse of LSUCNTreuse of SLEEPCNTreuse of EXCCNTreuse of CPICNTreuse of CYCCNTreuse of CTRLreuse of CID3reuse of CID2reuse of CID1reuse of CID0reuse of PID3reuse of PID2reuse of PID1reuse of PID0reuse of PID7reuse of PID6reuse of PID5reuse of PID4reuse of IMCRreuse of IRRreuse of IWRreuse of TPRreuse of u16reuse of CALIBreuse of SCnSCB_Typereuse of ACTLRreuse of ICTRreuse of ABFSRreuse of RESERVED8reuse of AHBSCRreuse of CACRreuse of AHBPCRreuse of DTCMCRreuse of ITCMCRreuse of DCCMVAUreuse of ICIMVAUreuse of RESERVED6reuse of STIRreuse of CPACRreuse of CTRreuse of CLIDRreuse of ID_ISARreuse of ID_MFRreuse of ID_AFRreuse of ID_DFRreuse of ID_PFRreuse of AFSRreuse of BFARreuse of MMFARreuse of DFSRreuse of HFSRreuse of CFSRreuse of ICSRreuse of CPUIDreuse of RSERVED1reuse of CONTROL_Typereuse of wreuse of breuse of _reserved0reuse of FPCAreuse of SPSELreuse of nPRIVreuse of xPSR_Typereuse of Nreuse of Zreuse of Creuse of Vreuse of Qreuse of ICI_IT_2reuse of Treuse of _reserved1reuse of GEreuse of ICI_IT_1reuse of ISRreuse of IPSR_Typereuse of APSR_Typereuse of uint32_t[1]reuse of uint32_t[8]reuse of uint32_t[39]reuse of unsigned long[39]reuse of uint32_t[759]reuse of unsigned long[759]reuse of uint32_t[131]reuse of unsigned long[131]reuse of uint32_t[55]reuse of unsigned long[55]reuse of uint32_t[981]reuse of unsigned long[981]reuse of uint32_t[6]reuse of unsigned long[6]reuse of uint32_t[43]reuse of unsigned long[43]reuse of uint32_t[29]reuse of unsigned long[29]reuse of uint32_t[15]reuse of unsigned long[15]reuse of uint32_t[864]reuse of unsigned long[864]reuse of uint32_t[93]reuse of unsigned long[93]reuse of const volatile uint32_t[5]reuse of unsigned long[5]reuse of const volatile uint32_t[4]reuse of const volatile uint32_t[2]reuse of uint32_t[644]reuse of unsigned long[644]reuse of uint32_t[56]reuse of unsigned long[56]reuse of uint32_t[24]reuse of unsigned long[24]reuse of SystemCoreClockUpdatereuse of SystemInitreuse of unsigned char[8]reuse of AHBPrescTablereuse of CAN_FilterRegister_TypeDefreuse of CAN_FIFOMailBox_TypeDefreuse of CAN_TxMailBox_TypeDefreuse of WRPCRreuse of RESERVED10reuse of WPCRreuse of RESERVED9reuse of WIFCRreuse of WISRreuse of WIERreuse of WCRreuse of WCFGRreuse of TDCCRreuse of VVACCRreuse of VVFPCCRreuse of VVBPCCRreuse of VVSACCRreuse of VLCCRreuse of VHBPCCRreuse of VHSACCRreuse of VNPCCRreuse of VCCCRreuse of VPCCRreuse of VMCCRreuse of LPMCCRreuse of LCCCRreuse of LCVCIDRreuse of VSCRreuse of FIRreuse of IERreuse of PSRreuse of PTTCRreuse of PUCRreuse of PCONFRreuse of PCTLRreuse of DLTCRreuse of CLTCRreuse of CLCRreuse of TDCRreuse of TCCRreuse of GPSRreuse of GPDRreuse of GHCRreuse of CMCRreuse of LCCRreuse of VVACRreuse of VVFPCRreuse of VVBPCRreuse of VVSACRreuse of VLCRreuse of VHBPCRreuse of VHSACRreuse of VNPCRreuse of VCCRreuse of VPCRreuse of VMCRreuse of MCRreuse of GVCIDRreuse of PCRreuse of LPMCRreuse of LPCRreuse of LCOLCRreuse of LVCIDRreuse of CCRreuse of VRreuse of MDIOS_TypeDefreuse of DOUTR31reuse of DOUTR30reuse of DOUTR29reuse of DOUTR28reuse of DOUTR27reuse of DOUTR26reuse of DOUTR25reuse of DOUTR24reuse of DOUTR23reuse of DOUTR22reuse of DOUTR21reuse of DOUTR20reuse of DOUTR19reuse of DOUTR18reuse of DOUTR17reuse of DOUTR16reuse of DOUTR15reuse of DOUTR14reuse of DOUTR13reuse of DOUTR12reuse of DOUTR11reuse of DOUTR10reuse of DOUTR9reuse of DOUTR8reuse of DOUTR7reuse of DOUTR6reuse of DOUTR5reuse of DOUTR4reuse of DOUTR3reuse of DOUTR2reuse of DOUTR1reuse of DOUTR0reuse of DINR31reuse of DINR30reuse of DINR29reuse of DINR28reuse of DINR27reuse of DINR26reuse of DINR25reuse of DINR24reuse of DINR23reuse of DINR22reuse of DINR21reuse of DINR20reuse of DINR19reuse of DINR18reuse of DINR17reuse of DINR16reuse of DINR15reuse of DINR14reuse of DINR13reuse of DINR12reuse of DINR11reuse of DINR10reuse of DINR9reuse of DINR8reuse of DINR7reuse of DINR6reuse of DINR5reuse of DINR4reuse of DINR3reuse of DINR2reuse of DINR1reuse of DINR0reuse of CLRFRreuse of SRreuse of CRDFRreuse of RDFRreuse of CWRFRreuse of WRFRreuse of JPEG_TypeDefreuse of HUFFENC_DC1reuse of HUFFENC_DC0reuse of HUFFENC_AC1reuse of HUFFENC_AC0reuse of Reserved4FCreuse of DHTMEMreuse of HUFFSYMBreuse of HUFFBASEreuse of HUFFMINreuse of QMEM3reuse of QMEM2reuse of QMEM1reuse of QMEM0reuse of Reserved48reuse of DORreuse of DIRreuse of Reserved3creuse of CFRreuse of Reserved20reuse of CONFR7reuse of CONFR6reuse of CONFR5reuse of CONFR4reuse of CONFR3reuse of CONFR2reuse of CONFR1reuse of CONFR0reuse of USB_OTG_HostChannelTypeDefreuse of Reservedreuse of HCDMAreuse of HCTSIZreuse of HCINTMSKreuse of HCINTreuse of HCSPLTreuse of HCCHARreuse of USB_OTG_HostTypeDefreuse of HAINTMSKreuse of HAINTreuse of HPTXSTSreuse of Reserved40Creuse of HFNUMreuse of HFIRreuse of HCFGreuse of USB_OTG_OUTEndpointTypeDefreuse of Reserved18reuse of DOEPDMAreuse of DOEPTSIZreuse of Reserved0Creuse of DOEPINTreuse of Reserved04reuse of DOEPCTLreuse of USB_OTG_INEndpointTypeDefreuse of DTXFSTSreuse of DIEPDMAreuse of DIEPTSIZreuse of DIEPINTreuse of DIEPCTLreuse of USB_OTG_DeviceTypeDefreuse of DOUTEP1MSKreuse of Reserved44reuse of DINEP1MSKreuse of Reserved40reuse of DEACHMSKreuse of DEACHINTreuse of DIEPEMPMSKreuse of DTHRCTLreuse of DVBUSPULSEreuse of DVBUSDISreuse of Reserved9reuse of DAINTMSKreuse of DAINTreuse of DOEPMSKreuse of DIEPMSKreuse of DSTSreuse of DCTLreuse of DCFGreuse of USB_OTG_GlobalTypeDefreuse of DIEPTXFreuse of HPTXFSIZreuse of Reserved43reuse of GDFIFOCFGreuse of Reserved7reuse of GLPMCFGreuse of Reserved6reuse of GHWCFG3reuse of Reserved5reuse of CIDreuse of __float128reuse of _Decimal32reuse of _Decimal64reuse of _Decimal128reuse of __bf16reuse of std::float16_treuse of _Float32reuse of _Float32xreuse of _Float64reuse of _Float64xreuse of _Float128reuse of _Complex _Float16reuse of _Complex floatreuse of _Complex _Float32xreuse of _Complex doublereuse of _Complex _Float64xreuse of _Complex long doublereuse of _Complex __float128reuse of _Complex _Float32reuse of _Complex _Float64reuse of _Complex _Float128reuse of _Imaginary floatreuse of _Imaginary doublereuse of _Imaginary long doublereuse of autoreuse of __uintptr_treuse of __intptr_treuse of __uintmax_treuse of __intmax_treuse of __uint_least64_treuse of __uint_least32_treuse of __int_least32_treuse of __uint_least16_treuse of __int_least16_treuse of __uint_least8_treuse of __int_least8_treuse of __int64_treuse of __int8_treuse of uintptr_treuse of intptr_treuse of uintmax_treuse of intmax_treuse of uint64_treuse of int64_treuse of int8_treuse of uint_fast64_treuse of int_fast64_treuse of uint_fast32_treuse of int_fast32_treuse of uint_fast16_treuse of int_fast16_treuse of uint_fast8_treuse of int_fast8_treuse of uint_least64_treuse of int_least64_treuse of uint_least32_treuse of int_least32_treuse of uint_least16_treuse of int_least16_treuse of uint_least8_treuse of int_least8_treuse of __SMMLAreuse of op1reuse of op2reuse of op3reuse of __QSUBreuse of __QADDreuse of __SELreuse of __SMLSLDXreuse of accreuse of llreg_ureuse of w64reuse of w32reuse of uint32_t[2]reuse of unsigned long[2]reuse of __SMLSLDreuse of __SMLSDXreuse of __SMLSDreuse of __SMUSDXreuse of __SMUSDreuse of __SMLALDXreuse of __SMLALDreuse of __SMLADXreuse of __SMLADreuse of __SMUADXreuse of __SMUADreuse of __SXTAB16reuse of __SXTB16reuse of __UXTAB16reuse of __UXTB16reuse of __USADA8reuse of __USAD8reuse of __UHSAXreuse of __UQSAXreuse of __USAXreuse of __SHSAXreuse of __QSAXreuse of __SSAXreuse of __UHASXreuse of __UQASXreuse of __UASXreuse of __SHASXreuse of __QASXreuse of __SASXreuse of __UHSUB16reuse of __UQSUB16reuse of __USUB16reuse of __SHSUB16reuse of __QSUB16reuse of __SSUB16reuse of __UHADD16reuse of __UQADD16reuse of __UADD16reuse of __SHADD16reuse of __QADD16reuse of __SADD16reuse of __UHSUB8reuse of __UQSUB8reuse of __USUB8reuse of __SHSUB8reuse of __QSUB8reuse of __SSUB8reuse of __UHADD8reuse of __UQADD8reuse of __UADD8reuse of __SHADD8reuse of __QADD8reuse of __SADD8reuse of __STRTreuse of __STRHTreuse of __STRBTreuse of __LDRTreuse of __LDRHTreuse of __LDRBTreuse of __RRXreuse of __CLREXreuse of __STREXWreuse of __STREXHreuse of __STREXBreuse of __LDREXWreuse of __LDREXHreuse of __LDREXBreuse of __RBITreuse of __RORreuse of __REVSHreuse of __builtin_bswap16reuse of __REV16reuse of __REVreuse of __builtin_bswap32reuse of __DMBreuse of __DSBreuse of __ISBreuse of __set_FPSCRreuse of fpscrreuse of __get_FPSCRreuse of __set_FAULTMASKreuse of faultMaskreuse of __get_FAULTMASKreuse of __set_BASEPRI_MAXreuse of basePrireuse of __set_BASEPRIreuse of __get_BASEPRIreuse of __disable_fault_irqreuse of __enable_fault_irqreuse of __set_PRIMASKreuse of priMaskreuse of __get_PRIMASKreuse of __set_MSPreuse of topOfMainStackreuse of __get_MSPreuse of __set_PSPreuse of topOfProcStackreuse of __get_PSPreuse of __get_xPSRreuse of __get_APSRreuse of __get_IPSRreuse of __set_CONTROLreuse of controlreuse of __get_CONTROLreuse of __disable_irqreuse of __enable_irqreuse of T_UINT32_READreuse of vreuse of T_UINT32_WRITEreuse of T_UINT16_READreuse of T_UINT16_WRITEreuse of T_UINT32reuse of ARM_MPU_Region_treuse of ARM_MPU_Loadreuse of const ARM_MPU_Region_treuse of const ARM_MPU_Region_t *reuse of orderedCpyreuse of const uint32_t *__restrict__reuse of MPU_Typereuse of MPU_Type *reuse of RBARreuse of dstreuse of srcreuse of lenreuse of ARM_MPU_SetRegionExreuse of rnrreuse of rbarreuse of rasrreuse of RNRreuse of RASRreuse of ARM_MPU_SetRegionreuse of ARM_MPU_ClrRegionreuse of ARM_MPU_Disablereuse of SCB_Typereuse of SCB_Type *reuse of SHCSRreuse of ARM_MPU_Enablereuse of MPU_Controlreuse of ITM_CheckCharreuse of volatile int32_treuse of ITM_RxBufferreuse of ITM_ReceiveCharreuse of ITM_SendCharreuse of ITM_Typereuse of ITM_Type *reuse of TCRreuse of TERreuse of volatile union <unnamed>reuse of volatile union <unnamed>[32]reuse of union <unnamed>[32]reuse of PORTreuse of volatile union <unnamed> *reuse of union <unnamed> *reuse of u32reuse of u8reuse of SysTick_Configreuse of ticksreuse of SysTick_Typereuse of SysTick_Type *reuse of LOADreuse of __NVIC_SetPriorityreuse of SysTick_IRQnreuse of VALreuse of SCB_CleanInvalidateDCache_by_Addrreuse of dsizereuse of DCCIMVACreuse of SCB_CleanDCache_by_Addrreuse of DCCMVACreuse of SCB_InvalidateDCache_by_Addrreuse of DCIMVACreuse of SCB_CleanInvalidateDCachereuse of CSSELRreuse of const volatile uint32_treuse of CCSIDRreuse of DCCISWreuse of SCB_CleanDCachereuse of DCCSWreuse of SCB_InvalidateDCachereuse of DCISWreuse of SCB_DisableDCachereuse of SCB_EnableDCachereuse of SCB_InvalidateICachereuse of ICIALLUreuse of SCB_DisableICachereuse of SCB_EnableICachereuse of SCB_GetFPUTypereuse of __NVIC_SystemResetreuse of AIRCRreuse of __NVIC_GetVectorreuse of VTORreuse of __NVIC_SetVectorreuse of vectorreuse of NVIC_DecodePriorityreuse of uint32_t *constreuse of pPreemptPriorityreuse of pSubPriorityreuse of NVIC_EncodePriorityreuse of PreemptPriorityreuse of SubPriorityreuse of __NVIC_GetPriorityreuse of NVIC_Typereuse of NVIC_Type *reuse of volatile uint8_t[240]reuse of unsigned char[240]reuse of IPreuse of volatile uint8_t[12]reuse of unsigned char[12]reuse of SHPRreuse of priorityreuse of __NVIC_GetActivereuse of volatile uint32_t[8]reuse of unsigned long[8]reuse of IABRreuse of __NVIC_ClearPendingIRQreuse of ICPRreuse of __NVIC_SetPendingIRQreuse of ISPRreuse of __NVIC_GetPendingIRQreuse of __NVIC_DisableIRQreuse of /* TS registers masks */reuse of /* IO Pin IT edge modes */reuse of /* IO IT polarity */reuse of /* IO IT types */reuse of /* IO Pins directions */reuse of /* IO Pins definition */reuse of /* Touch Screen Pins definition */reuse of /* Touch Screen Registers */reuse of /* ADC Registers */reuse of /* IO Registers */reuse of /* Interrupt system Registers */reuse of /* General Control Registers */reuse of /* Touch screen interrupts */reuse of /* Touch is detected interrupt    */reuse of /* FIFO above threshold interrupt */reuse of /* FIFO overflowed interrupt      */reuse of /* FIFO full interrupt            */reuse of /* FIFO empty interrupt           */reuse of /* Not implemented                */reuse of /* ADC interrupt                  */reuse of /* IO interrupt                   */reuse of /* Global Interrupts definitions */reuse of /* IO expander functionalities */reuse of /* Global interrupt Enable bit */reuse of /* Identification registers & System Control */reuse of /* Chip IDs */reuse of /** @defgroup STMPE811_Exported_Constants
  * @{
  */reuse of /** @defgroup STMPE811_Exported_Types
  * @{
  */reuse of /** @defgroup STMPE811
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stmpe811.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the
  *          stmpe811.c IO expander driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/stmpe811reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/stmpe811/stmpe811.creuse of #include "stmpe811.h"reuse of definition of stmpe811_GetInstancereuse of #define STMPE811_MAX_INSTANCE 2reuse of definition of stmpe811_TS_ClearITreuse of definition of stmpe811_TS_ITStatusreuse of definition of stmpe811_TS_DisableITreuse of definition of stmpe811_TS_EnableITreuse of definition of stmpe811_TS_GetXYreuse of definition of dataXYZreuse of definition of uldataXYZreuse of definition of stmpe811_TS_DetectTouchreuse of definition of stmpe811_TS_Startreuse of definition of stmpe811_IO_ClearITreuse of definition of stmpe811_IO_ITStatusreuse of definition of stmpe811_IO_DisablePinITreuse of definition of stmpe811_IO_EnablePinITreuse of definition of stmpe811_IO_DisableITreuse of definition of stmpe811_IO_EnableITreuse of definition of stmpe811_IO_ReadPinreuse of definition of stmpe811_IO_WritePinreuse of definition of stmpe811_IO_SetEdgeModereuse of definition of Edgereuse of definition of stmpe811_IO_EnableAFreuse of definition of stmpe811_IO_DisableAFreuse of definition of stmpe811_IO_InitPinreuse of definition of stmpe811_IO_Configreuse of definition of stmpe811_IO_Startreuse of definition of stmpe811_ClearGlobalITreuse of definition of stmpe811_ReadGITStatusreuse of definition of stmpe811_GlobalITStatusreuse of definition of stmpe811_SetITTypereuse of definition of stmpe811_SetITPolarityreuse of definition of stmpe811_DisableITSourcereuse of definition of stmpe811_EnableITSourcereuse of definition of stmpe811_DisableGlobalITreuse of definition of stmpe811_EnableGlobalITreuse of definition of stmpe811_ReadIDreuse of definition of stmpe811_Resetreuse of definition of stmpe811_Initreuse of definition of stmpe811reuse of definition of stmpe811_io_drvreuse of definition of stmpe811_ts_drvreuse of declaration of stmpe811_GetInstancereuse of /* Disable global interrupt */reuse of /* Enable global interrupt */reuse of /* Enable the FIFO again */reuse of /* Reset FIFO */reuse of /* Wait for 2 ms delay */reuse of /*  Clear all the status pending bits if any */reuse of /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */reuse of /* Set the driving capability (limit) of the device for TSC pins: 50mA */reuse of /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */reuse of /* Put the FIFO back into operation mode  */reuse of /* Select the ADC clock speed: 3.25 MHz */reuse of /* Select Sample Time, bit number and ADC Reference */reuse of /* Select TSC pins in TSC alternate mode */reuse of /* Clear the Falling edge pending bit */reuse of /* Clear the Rising edge pending bit */reuse of /* Clear the Edge detection pending bit*/reuse of /* Clear the IO IT pending bit(s) */reuse of /* Clear the global IO IT pending bit */reuse of /**
  * @brief  Clear the selected IO interrupt pending bit(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.            
  * @retval None
  */reuse of /**
  * @brief  Check the status of the selected IO interrupt pending bit
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  STMPE811_PIN_x Where x can be from 0 to 7.             
  * @retval Status of the checked IO pin(s).
  */reuse of /* Write the register new value */reuse of /* Set the interrupts to be Disabled */reuse of /* Get the IO interrupt state */reuse of /**
  * @brief  Disable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be disabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @retval None
  */reuse of /* Set the interrupts to be enabled */reuse of /**
  * @brief  Enable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be enabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @retval None
  */reuse of /* Disable the global interrupt */reuse of /**
  * @brief  Return the state of the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param IO_Pin: The output pin to be set or reset. This parameter can be one 
  *        of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7. 
  * @retval IO pin(s) state.
  */reuse of /**
  * @brief  Write a new IO pin state.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param IO_Pin: The output pin to be set or reset. This parameter can be one 
  *        of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7. 
  * @param PinState: The new IO pin state.
  * @retval None
  */reuse of /* Write back the new registers values */reuse of /* Enable the Rising edge if selected */reuse of /* Enable the Falling edge if selected */reuse of /* Disable the Falling Edge */reuse of /* Get the current registers values */reuse of /**
  * @brief  Configure the Edge for which a transition is detectable for the
  *         selected pin.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.  
  * @param  Edge: The edge which will be detected. This parameter can be one or
  *         a combination of following values: STMPE811_EDGE_FALLING and STMPE811_EDGE_RISING .
  * @retval None
  */reuse of /* Write back the new register value */reuse of /* Enable the selected pins alternate function */reuse of /**
  * @brief  Enable the AF for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */reuse of /* Write back the new value in IO AF register */reuse of /* Get the current state of the IO_AF register */reuse of /**
  * @brief  Disable the AF for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.        
  * @retval None
  */reuse of /* Get all the Pins direction */reuse of /**
  * @brief  Initialize the selected IO pin direction.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.   
  * @param  Direction: could be STMPE811_DIRECTION_IN or STMPE811_DIRECTION_OUT.      
  * @retval None
  */reuse of /**
  * @brief  Configures the IO pin(s) according to IO mode structure value.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:   
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @param  IO_Mode: The IO pin mode to configure, could be one of the following values:
  *   @arg  IO_MODE_INPUT
  *   @arg  IO_MODE_OUTPUT
  *   @arg  IO_MODE_IT_RISING_EDGE
  *   @arg  IO_MODE_IT_FALLING_EDGE
  *   @arg  IO_MODE_IT_LOW_LEVEL
  *   @arg  IO_MODE_IT_HIGH_LEVEL            
  * @retval 0 if no error, IO_Mode if error
  */reuse of /* Disable AF for the selected IO pin(s) */reuse of /* Set the Functionalities to be Disabled */reuse of /**
  * @brief  Start the IO functionality use and disable the AF for selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The IO pin(s) to put in AF. This parameter can be one 
  *         of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @retval None
  */reuse of /**
  * @brief  Clear the selected Global interrupt pending bit(s)
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be cleared, could be any combination
  *         of the following values:        
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */reuse of /* Return the global IT source status */reuse of /**
  * @brief  Return the Global interrupts status
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be checked, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */reuse of /**
  * @brief  Check the selected Global interrupt source pending bit
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be checked, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */reuse of /**
  * @brief  Set the global interrupt Type. 
  * @param  DeviceAddr: Device address on communication Bus.      
  * @param  Type: Interrupt line activity type, could be one of the following values:
  *   @arg  STMPE811_TYPE_LEVEL: Interrupt line is active in level model         
  *   @arg  STMPE811_TYPE_EDGE: Interrupt line is active in edge model           
  * @retval None
  */reuse of /**
  * @brief  Set the global interrupt Polarity.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Polarity: the IT mode polarity, could be one of the following values:
  *   @arg  STMPE811_POLARITY_LOW: Interrupt line is active Low/Falling edge      
  *   @arg  STMPE811_POLARITY_HIGH: Interrupt line is active High/Rising edge              
  * @retval None
  */reuse of /**
  * @brief  Disable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Source: The interrupt source to be configured, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */reuse of /**
  * @brief  Enable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param Source: The interrupt source to be configured, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */reuse of /* Write Back the Interrupt Control register */reuse of /* Set the global interrupts to be Disabled */reuse of /* Read the Interrupt Control register  */reuse of /**
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */reuse of /* Set the global interrupts to be Enabled */reuse of /**
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */reuse of /**
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */reuse of /* Power On the Codec after the power off => all registers are reinitialized */reuse of /* Power Down the stmpe811 */reuse of /**
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */reuse of /* Generate stmpe811 Software reset */reuse of /**
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */reuse of /** @defgroup STMPE811_Private_Functions
  * @{
  */reuse of /** @defgroup STMPE811_Private_Function_Prototypes
  * @{
  */reuse of /* stmpe811 instances by address */reuse of /** @defgroup STMPE811_Private_Variables
  * @{
  */reuse of /** @defgroup STMPE811_Private_Macros
  * @{
  */reuse of /** @defgroup STMPE811_Private_Defines
  * @{
  */reuse of /** @defgroup STMPE811_Private_Types_Definitions
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stmpe811.c
  * @author  MCD Application Team
  * @brief   This file provides a set of functions needed to manage the STMPE811
  *          IO Expander devices.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval.hreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.hreuse of declaration of COM_TypeDefreuse of declaration of JOYState_TypeDefreuse of declaration of JOYMode_TypeDefreuse of declaration of ButtonMode_TypeDefreuse of declaration of Button_TypeDefreuse of declaration of Led_TypeDefreuse of #define EVAL_I2Cx_TIMING ((uint32_t)0x40912732)reuse of #define EVAL_I2Cx_ER_IRQn I2C1_ER_IRQnreuse of #define EVAL_I2Cx_EV_IRQn I2C1_EV_IRQnreuse of #define EVAL_I2Cx_SDA_PIN GPIO_PIN_9reuse of #define EVAL_I2Cx_SCL_SDA_AF GPIO_AF4_I2C1reuse of #define EVAL_I2Cx_SCL_SDA_GPIO_PORT GPIOBreuse of #define EVAL_I2Cx_SCL_PIN GPIO_PIN_8reuse of #define EVAL_I2Cx_RELEASE_RESET() __HAL_RCC_I2C1_RELEASE_RESET()reuse of #define EVAL_I2Cx_FORCE_RESET() __HAL_RCC_I2C1_FORCE_RESET()reuse of #define EVAL_I2Cx_SCL_SDA_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()reuse of #define EVAL_DMAx_CLK_ENABLE() __HAL_RCC_DMA1_CLK_ENABLE()reuse of __HAL_LTDC_LAYER_ENABLE(__HANDLE__,__LAYER__)reuse of LTDC_LAYER(__HANDLE__,__LAYER__)reuse of LTDC_LxCR_LENreuse of LTDC_LxCR_LEN_Mskreuse of LTDC_LxCR_LEN_Posreuse of __HAL_LTDC_LAYER_DISABLE(__HANDLE__,__LAYER__)reuse of ... * ...reuse of (LTDC_Layer_TypeDef *)...reuse of LTDC_SRCR_IMRreuse of __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG(__HANDLE__)reuse of __HAL_LTDC_RELOAD_CONFIGreuse of LTDC_SRCR_IMR_Mskreuse of LTDC_SRCR_IMR_Posreuse of LCD_LayerCfgTypeDefreuse of LTDC_PIXEL_FORMAT_ARGB8888reuse of LTDC_BLENDING_FACTOR1_PAxCAreuse of 1536reuse of LTDC_BLENDING_FACTOR2_PAxCAreuse of LCD_COLOR_WHITEreuse of 4294967295reuse of LCD_COLOR_BLACKreuse of 4278190080reuse of __HAL_RCC_GPIOK_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOKENreuse of RCC_AHB1ENR_GPIOKEN_Mskreuse of RCC_AHB1ENR_GPIOKEN_Posreuse of GPIO_PIN_7reuse of GPIO_MODE_OUTPUT_PPreuse of MODE_OUTPUTreuse of GPIO_MODE_Posreuse of OUTPUT_PPreuse of OUTPUT_TYPE_Posreuse of GPIO_PULLUPreuse of GPIO_SPEED_FREQ_VERY_HIGHreuse of GPIOKreuse of GPIOK_BASEreuse of 10240reuse of (GPIO_TypeDef *)...reuse of (GPIO_PinState)...reuse of 27429reuse of initializer for LcdClockreuse of initializer for read_idreuse of initializer for laneByteClk_kHzreuse of LCD_DSI_IDreuse of LCD_ERRORreuse of 25000000reuse of (uint64_t)...reuse of ... / ...reuse of default: reuse of CLEAR_BIT(REG,BIT)reuse of RCC_CR_CSSON_Mskreuse of RCC_CR_CSSONreuse of RCC_CR_CSSON_Posreuse of 19reuse of RCC_MCO1reuse of MCO1_CLK_ENABLE()reuse of __HAL_RCC_GPIOA_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOAENreuse of RCC_AHB1ENR_GPIOAEN_Mskreuse of RCC_AHB1ENR_GPIOAEN_Posreuse of MCO1_PINreuse of GPIO_PIN_8reuse of GPIO_MODE_AF_PPreuse of MODE_AFreuse of GPIO_SPEED_HIGHreuse of GPIO_NOPULLreuse of GPIO_AF0_MCOreuse of MCO1_GPIO_PORTreuse of GPIOAreuse of GPIOA_BASEreuse of RCC_CFGR_MCO1reuse of RCC_CFGR_MCO1_Mskreuse of RCC_CFGR_MCO1_Posreuse of RCC_CFGR_MCO1PREreuse of RCC_CFGR_MCO1PRE_Mskreuse of RCC_CFGR_MCO1PRE_Posreuse of MCO2_CLK_ENABLE()reuse of __HAL_RCC_GPIOC_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOCENreuse of RCC_AHB1ENR_GPIOCEN_Mskreuse of RCC_AHB1ENR_GPIOCEN_Posreuse of MCO2_PINreuse of GPIO_PIN_9reuse of MCO2_GPIO_PORTreuse of GPIOCreuse of GPIOC_BASEreuse of RCC_CFGR_MCO2reuse of RCC_CFGR_MCO2_Mskreuse of RCC_CFGR_MCO2_Posreuse of RCC_CFGR_MCO2PREreuse of RCC_CFGR_MCO2PRE_Mskreuse of RCC_CFGR_MCO2PRE_Posreuse of RCC_MCOxreuse of 21reuse of definition of pollfdreuse of declaration of nfds_treuse of definition of in_pktinforeuse of definition of lingerreuse of definition of ifreqreuse of definition of cmsghdrreuse of definition of msghdrreuse of definition of iovecreuse of declaration of socklen_treuse of definition of sockaddr_storagereuse of definition of sockaddrreuse of definition of sockaddr_inreuse of declaration of sa_family_treuse of definition of reventsreuse of definition of eventsreuse of definition of fdreuse of definition of ipi_addrreuse of definition of ipi_ifindexreuse of definition of l_lingerreuse of definition of l_onoffreuse of #define IFNAMSIZ NETIF_NAMESIZEreuse of definition of ifr_namereuse of definition of cmsg_typereuse of definition of cmsg_levelreuse of definition of cmsg_lenreuse of definition of msg_flagsreuse of definition of msg_controllenreuse of definition of msg_controlreuse of definition of msg_iovlenreuse of definition of msg_iovreuse of definition of msg_namelenreuse of definition of msg_namereuse of definition of iov_lenreuse of definition of iov_basereuse of definition of s2_data2reuse of definition of s2_data1reuse of definition of ss_familyreuse of definition of s2_lenreuse of definition of sa_datareuse of definition of sa_familyreuse of definition of sa_lenreuse of #define SIN_ZERO_LEN 8reuse of definition of sin_zeroreuse of definition of sin_addrreuse of definition of sin_portreuse of definition of sin_familyreuse of definition of sin_lenreuse of #define ioctl(s,cmd,argp) lwip_ioctl(s,cmd,argp)reuse of #define fcntl(s,cmd,val) lwip_fcntl(s,cmd,val)reuse of #define close(s) lwip_close(s)reuse of #define writev(s,iov,iovcnt) lwip_writev(s,iov,iovcnt)reuse of #define write(s,dataptr,len) lwip_write(s,dataptr,len)reuse of #define readv(s,iov,iovcnt) lwip_readv(s,iov,iovcnt)reuse of #define read(s,mem,len) lwip_read(s,mem,len)reuse of #define inet_pton(af,src,dst) lwip_inet_pton(af,src,dst)reuse of #define inet_ntop(af,src,dst,size) lwip_inet_ntop(af,src,dst,size)reuse of #define ioctlsocket(s,cmd,argp) lwip_ioctl(s,cmd,argp)reuse of #define poll(fds,nfds,timeout) lwip_poll(fds,nfds,timeout)reuse of #define select(maxfdp1,readset,writeset,exceptset,timeout) lwip_select(maxfdp1,readset,writeset,exceptset,timeout)reuse of #define socket(domain,type,protocol) lwip_socket(domain,type,protocol)reuse of #define sendto(s,dataptr,size,flags,to,tolen) lwip_sendto(s,dataptr,size,flags,to,tolen)reuse of #define sendmsg(s,message,flags) lwip_sendmsg(s,message,flags)reuse of #define send(s,dataptr,size,flags) lwip_send(s,dataptr,size,flags)reuse of #define recvfrom(s,mem,len,flags,from,fromlen) lwip_recvfrom(s,mem,len,flags,from,fromlen)reuse of #define recvmsg(s,message,flags) lwip_recvmsg(s,message,flags)reuse of #define recv(s,mem,len,flags) lwip_recv(s,mem,len,flags)reuse of #define listen(s,backlog) lwip_listen(s,backlog)reuse of #define connect(s,name,namelen) lwip_connect(s,name,namelen)reuse of #define closesocket(s) lwip_close(s)reuse of #define getsockopt(s,level,optname,opval,optlen) lwip_getsockopt(s,level,optname,opval,optlen)reuse of #define setsockopt(s,level,optname,opval,optlen) lwip_setsockopt(s,level,optname,opval,optlen)reuse of #define getsockname(s,name,namelen) lwip_getsockname(s,name,namelen)reuse of #define getpeername(s,name,namelen) lwip_getpeername(s,name,namelen)reuse of #define shutdown(s,how) lwip_shutdown(s,how)reuse of #define bind(s,name,namelen) lwip_bind(s,name,namelen)reuse of #define accept(s,addr,addrlen) lwip_accept(s,addr,addrlen)reuse of #define lwip_socket_init()reuse of #define POLLHUP 0x200reuse of #define POLLWRBAND 0x100reuse of #define POLLWRNORM 0x80reuse of #define POLLPRI 0x40reuse of #define POLLRDBAND 0x20reuse of #define POLLRDNORM 0x10reuse of #define POLLNVAL 0x8reuse of #define POLLERR 0x4reuse of #define POLLOUT 0x2reuse of #define POLLIN 0x1reuse of #define LWIP_SELECT_MAXNFDS FD_SETSIZEreuse of #define SHUT_RDWR 2reuse of #define SHUT_WR 1reuse of #define SHUT_RD 0reuse of #define O_RDWR (O_RDONLY|O_WRONLY)reuse of #define O_WRONLY 4reuse of #define O_RDONLY 2reuse of #define O_NDELAY O_NONBLOCKreuse of #define O_NONBLOCK 1reuse of #define F_SETFL 4reuse of #define F_GETFL 3reuse of #define SIOCATMARK _IOR('s', 7, unsigned long)reuse of #define SIOCGLOWAT _IOR('s', 3, unsigned long)reuse of #define SIOCSLOWAT _IOW('s', 2, unsigned long)reuse of #define SIOCGHIWAT _IOR('s', 1, unsigned long)reuse of #define SIOCSHIWAT _IOW('s', 0, unsigned long)reuse of #define FIONBIO _IOW('f', 126, unsigned long)reuse of #define FIONREAD _IOR('f', 127, unsigned long)reuse of #define _IOW(x,y,t) ((long)(IOC_IN|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))reuse of #define _IOR(x,y,t) ((long)(IOC_OUT|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))reuse of #define _IO(x,y) ((long)(IOC_VOID|((x)<<8)|(y)))reuse of #define IOC_INOUT (IOC_IN|IOC_OUT)reuse of #define IOC_IN 0x80000000ULreuse of #define IOC_OUT 0x40000000ULreuse of #define IOC_VOID 0x20000000ULreuse of #define IOCPARM_MASK 0x7fUreuse of #define IPTOS_PREC_ROUTINE 0x00reuse of #define IPTOS_PREC_PRIORITY 0x20reuse of #define IPTOS_PREC_IMMEDIATE 0x40reuse of #define IPTOS_PREC_FLASH 0x60reuse of #define IPTOS_PREC_FLASHOVERRIDE 0x80reuse of #define IPTOS_PREC_CRITIC_ECP 0xa0reuse of #define IPTOS_PREC_INTERNETCONTROL 0xc0reuse of #define IPTOS_PREC_NETCONTROL 0xe0reuse of #define IPTOS_PREC(tos) ((tos) & IPTOS_PREC_MASK)reuse of #define IPTOS_PREC_MASK 0xe0reuse of #define IPTOS_MINCOST IPTOS_LOWCOSTreuse of #define IPTOS_LOWCOST 0x02reuse of #define IPTOS_RELIABILITY 0x04reuse of #define IPTOS_THROUGHPUT 0x08reuse of #define IPTOS_LOWDELAY 0x10reuse of #define IPTOS_TOS(tos) ((tos) & IPTOS_TOS_MASK)reuse of #define IPTOS_TOS_MASK 0x1Ereuse of #define TCP_KEEPCNT 0x05reuse of #define TCP_KEEPINTVL 0x04reuse of #define TCP_KEEPIDLE 0x03reuse of #define TCP_KEEPALIVE 0x02reuse of #define TCP_NODELAY 0x01reuse of #define IP_PKTINFO 8reuse of #define IP_TTL 2reuse of #define IP_TOS 1reuse of #define MSG_NOSIGNAL 0x20reuse of #define MSG_MORE 0x10reuse of #define MSG_DONTWAIT 0x08reuse of #define MSG_OOB 0x04reuse of #define MSG_WAITALL 0x02reuse of #define MSG_PEEK 0x01reuse of #define IPPROTO_RAW 255reuse of #define IPPROTO_UDPLITE 136reuse of #define IPPROTO_UDP 17reuse of #define IPPROTO_TCP 6reuse of #define IPPROTO_ICMP 1reuse of #define IPPROTO_IP 0reuse of #define PF_UNSPEC AF_UNSPECreuse of #define PF_INET6 AF_INET6reuse of #define PF_INET AF_INETreuse of #define AF_INET6 AF_UNSPECreuse of #define AF_INET 2reuse of #define AF_UNSPEC 0reuse of #define SOL_SOCKET 0xfffreuse of #define SO_BINDTODEVICE 0x100breuse of #define SO_NO_CHECK 0x100areuse of #define SO_CONTIMEO 0x1009reuse of #define SO_TYPE 0x1008reuse of #define SO_ERROR 0x1007reuse of #define SO_RCVTIMEO 0x1006reuse of #define SO_SNDTIMEO 0x1005reuse of #define SO_RCVLOWAT 0x1004reuse of #define SO_SNDLOWAT 0x1003reuse of #define SO_RCVBUF 0x1002reuse of #define SO_SNDBUF 0x1001reuse of #define SO_REUSEPORT 0x0200reuse of #define SO_OOBINLINE 0x0100reuse of #define SO_DONTLINGER ((int)(~SO_LINGER))reuse of #define SO_LINGER 0x0080reuse of #define SO_USELOOPBACK 0x0040reuse of #define SO_DONTROUTE 0x0010reuse of #define SO_ACCEPTCONN 0x0002reuse of #define SO_DEBUG 0x0001reuse of #define SO_BROADCAST 0x0020reuse of #define SO_KEEPALIVE 0x0008reuse of #define SO_REUSEADDR 0x0004reuse of #define SOCK_RAW 3reuse of #define SOCK_DGRAM 2reuse of #define SOCK_STREAM 1reuse of #define CMSG_LEN(length) (ALIGN_D(sizeof(struct cmsghdr)) + length)reuse of #define CMSG_SPACE(length) (ALIGN_D(sizeof(struct cmsghdr)) + ALIGN_H(length))reuse of #define CMSG_DATA(cmsg) ((void*)((u8_t *)(cmsg) + ALIGN_D(sizeof(struct cmsghdr))))reuse of #define CMSG_NXTHDR(mhdr,cmsg) (((cmsg) == NULL) ? CMSG_FIRSTHDR(mhdr) : (((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len) + ALIGN_D(sizeof(struct cmsghdr)) > (u8_t *)((mhdr)->msg_control) + (mhdr)->msg_controllen) ? (struct cmsghdr *)NULL : (struct cmsghdr *)((void*)((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len)))))reuse of #define CMSG_FIRSTHDR(mhdr) ((mhdr)->msg_controllen >= sizeof(struct cmsghdr) ? (struct cmsghdr *)(mhdr)->msg_control : (struct cmsghdr *)NULL)reuse of #define ALIGN_D(size) ALIGN_H(size)reuse of #define ALIGN_H(size) (((size) + sizeof(long) - 1U) & ~(sizeof(long)-1U))reuse of #define MSG_CTRUNC 0x08reuse of #define MSG_TRUNC 0x04reuse of #define LWIP_HDR_SOCKETS_Hreuse of #ifndef LWIP_HDR_SOCKETS_Hreuse of #if LWIP_SOCKETreuse of #if !defined(sa_family_t) && !defined(SA_FAMILY_T_DEFINED)reuse of #if !defined(in_port_t) && !defined(IN_PORT_T_DEFINED)reuse of #if !defined(socklen_t) && !defined(SOCKLEN_T_DEFINED)reuse of #if !defined IOV_MAXreuse of #elif IOV_MAX > 0xFFFFreuse of #if !defined(iovec)reuse of #if LWIP_TCPreuse of #if LWIP_UDP && LWIP_UDPLITEreuse of #if LWIP_IGMPreuse of #if LWIP_IPV6_MLDreuse of #if !defined(FIONREAD) || !defined(FIONBIO)reuse of #ifndef FIONREADreuse of #ifndef FIONBIOreuse of #ifndef SIOCSHIWATreuse of #ifndef F_GETFLreuse of #ifndef F_SETFLreuse of #ifndef O_NONBLOCKreuse of #ifndef O_NDELAYreuse of #ifndef O_RDONLYreuse of #ifndef O_WRONLYreuse of #ifndef O_RDWRreuse of #ifndef SHUT_RDreuse of #ifndef FD_SETreuse of #elif FD_SETSIZE < (LWIP_SOCKET_OFFSET + MEMP_NUM_NETCONN)reuse of #if !defined(POLLIN) && !defined(POLLOUT)reuse of #ifndef LWIP_TIMEVAL_PRIVATEreuse of #if LWIP_TIMEVAL_PRIVATEreuse of #if LWIP_COMPAT_SOCKETS == 2reuse of #if LWIP_SOCKET_SELECTreuse of #if LWIP_SOCKET_POLLreuse of #if LWIP_POSIX_SOCKETS_IO_NAMESreuse of #if LWIP_COMPAT_SOCKETSreuse of #if LWIP_COMPAT_SOCKETS != 2reuse of declaration of lwip_inet_ptonreuse of declaration of afreuse of declaration of lwip_inet_ntopreuse of declaration of lwip_fcntlreuse of declaration of sreuse of declaration of cmdreuse of declaration of valreuse of declaration of lwip_ioctlreuse of declaration of argpreuse of declaration of lwip_pollreuse of declaration of fdsreuse of declaration of nfdsreuse of declaration of lwip_selectreuse of declaration of maxfdp1reuse of declaration of readsetreuse of declaration of writesetreuse of declaration of exceptsetreuse of declaration of lwip_writevreuse of declaration of iovreuse of declaration of iovcntreuse of declaration of lwip_writereuse of declaration of dataptrreuse of declaration of lwip_socketreuse of declaration of domainreuse of declaration of protocolreuse of declaration of lwip_sendtoreuse of declaration of flagsreuse of declaration of toreuse of declaration of tolenreuse of declaration of lwip_sendmsgreuse of declaration of messagereuse of declaration of lwip_sendreuse of declaration of lwip_recvmsgreuse of declaration of lwip_recvfromreuse of declaration of memreuse of declaration of lenreuse of declaration of fromreuse of declaration of fromlenreuse of declaration of lwip_readvreuse of declaration of lwip_readreuse of declaration of lwip_recvreuse of declaration of lwip_listenreuse of declaration of backlogreuse of declaration of lwip_connectreuse of declaration of namelenreuse of declaration of lwip_closereuse of declaration of lwip_setsockoptreuse of declaration of levelreuse of declaration of optnamereuse of declaration of optvalreuse of declaration of optlenreuse of declaration of lwip_getsockoptreuse of declaration of lwip_getsocknamereuse of declaration of lwip_getpeernamereuse of declaration of lwip_shutdownreuse of declaration of howreuse of declaration of lwip_bindreuse of declaration of lwip_acceptreuse of declaration of addrreuse of declaration of addrlenreuse of declaration of lwip_socket_thread_cleanupreuse of declaration of lwip_socket_thread_initreuse of declaration of in_port_treuse of #define FD_SETSIZE 64reuse of #define FD_SET(n,p) ((p)->__fds_bits[(n)/_NFDBITS] |= __fdset_mask(n))reuse of /* LWIP_HDR_SOCKETS_H */reuse of /* LWIP_SOCKET */reuse of /* LWIP_COMPAT_SOCKETS */reuse of /* LWIP_COMPAT_SOCKETS != 2 */reuse of /* LWIP_POSIX_SOCKETS_IO_NAMES */reuse of /** @ingroup socket */reuse of /* LWIP_COMPAT_SOCKETS == 2 */reuse of /* This helps code parsers/code completion by not having the COMPAT functions as defines */reuse of /* LWIP_NETCONN_SEM_PER_THREAD==1: destroy thread-local semaphore */reuse of /* LWIP_NETCONN_SEM_PER_THREAD==1: initialize thread-local semaphore */reuse of /* LWIP_TIMEVAL_PRIVATE */reuse of /* and microseconds */reuse of /* seconds */reuse of /** LWIP_TIMEVAL_PRIVATE: if you want to use the struct timeval provided
 * by your system, set this to 0 and include <sys/time.h> in cc.h */reuse of /* Below values are unimplemented */reuse of /* @todo: find a better way to guard the definition of these defines and types if already defined */reuse of /* poll-related defines and types */reuse of /* FD_SET */reuse of /* Make FD_SETSIZE match NUM_SOCKETS in socket.c */reuse of /* FD_SET used for lwip_select */reuse of /* same as O_NONBLOCK, for compatibility */reuse of /* nonblocking I/O */reuse of /* File status flags and file access modes for fnctl,
   these are bits in an int. */reuse of /* commands for fnctl */reuse of /* at oob mark? */reuse of /* get low watermark */reuse of /* set low watermark */reuse of /* get high watermark */reuse of /* set high watermark */reuse of /* Socket I/O Controls: unimplemented */reuse of /* set/clear non-blocking i/o */reuse of /* get # bytes to read */reuse of /* !defined(FIONREAD) || !defined(FIONBIO) */reuse of /* 0x20000000 distinguishes new &
                                           old ioctl's */reuse of /* copy in parameters */reuse of /* copy out parameters */reuse of /* no parameters */reuse of /* parameters must be < 128 bytes */reuse of /*
 * Commands for ioctlsocket(),  taken from the BSD file fcntl.h.
 * lwip_ioctl only supports FIONREAD and FIONBIO, for now
 *
 * Ioctl's have the command encoded in the lower word,
 * and the size of any in or out parameters in the upper
 * word.  The high 2 bits of the upper word are used
 * to encode the in/out status of the parameter; for now
 * we restrict parameters to at most 128 bytes.
 */reuse of /*
 * The Network Control precedence designation is intended to be used
 * within a network only.  The actual use and control of that
 * designation is up to each network. The Internetwork Control
 * designation is intended for use by gateway control originators only.
 * If the actual use of these precedence designations is of concern to
 * a particular network, it is the responsibility of that network to
 * control the access to, and use of, those precedence designations.
 */reuse of /*
 * The Type of Service provides an indication of the abstract
 * parameters of the quality of service desired.  These parameters are
 * to be used to guide the selection of the actual service parameters
 * when transmitting a datagram through a particular network.  Several
 * networks offer service precedence, which somehow treats high
 * precedence traffic as more important than other traffic (generally
 * by accepting only traffic above a certain precedence at time of high
 * load).  The major choice is a three way tradeoff between low-delay,
 * high-reliability, and high-throughput.
 * The use of the Delay, Throughput, and Reliability indications may
 * increase the cost (in some sense) of the service.  In many networks
 * better performance for one of these parameters is coupled with worse
 * performance on another.  Except for very unusual cases at most two
 * of these three indications should be set.
 */reuse of /* LWIP_IPV6_MLD */reuse of /*  interface index, or 0 */reuse of /*  IPv6 multicast addr */reuse of /*
 * Options and types related to IPv6 multicast membership
 */reuse of /* Destination (from header) address */reuse of GCCFGreuse of Reserved30reuse of HNPTXSTSreuse of DIEPTXF0_HNPTXFSIZreuse of GRXFSIZreuse of GRXSTSPreuse of GRXSTSRreuse of GINTMSKreuse of GINTSTSreuse of GRSTCTLreuse of GUSBCFGreuse of GAHBCFGreuse of GOTGINTreuse of GOTGCTLreuse of RNG_TypeDefreuse of DRreuse of WWDG_TypeDefreuse of TDRreuse of RDRreuse of ICRreuse of RQRreuse of RTORreuse of GTPRreuse of BRRreuse of CR3reuse of CR2reuse of LPTIM_TypeDefreuse of CNTreuse of ARRreuse of CMPreuse of TIM_TypeDefreuse of AF2reuse of AF1reuse of CCR6reuse of CCR5reuse of CCMR3reuse of ORreuse of DMARreuse of DCRreuse of BDTRreuse of CCR4reuse of CCR3reuse of CCR2reuse of CCR1reuse of RCRreuse of PSCreuse of CCERreuse of CCMR2reuse of CCMR1reuse of EGRreuse of DIERreuse of SMCRreuse of QUADSPI_TypeDefreuse of LPTRreuse of PIRreuse of PSMARreuse of PSMKRreuse of ABRreuse of ARreuse of DLRreuse of FCRreuse of SPI_TypeDefreuse of I2SPRreuse of I2SCFGRreuse of TXCRCRreuse of RXCRCRreuse of CRCPRreuse of FIFOreuse of FIFOCNTreuse of MASKreuse of STAreuse of DCOUNTreuse of DCTRLreuse of DLENreuse of DTIMERreuse of RESP4reuse of RESP3reuse of RESP2reuse of RESP1reuse of RESPCMDreuse of CMDreuse of ARGreuse of CLKCRreuse of POWERreuse of SPDIFRX_TypeDefreuse of IFCRreuse of IMRreuse of SAI_Block_TypeDefreuse of SLOTRreuse of FRCRreuse of SAI_TypeDefreuse of GCRreuse of RTC_TypeDefreuse of BKP31Rreuse of BKP30Rreuse of BKP29Rreuse of BKP28Rreuse of BKP27Rreuse of BKP26Rreuse of BKP25Rreuse of BKP24Rreuse of BKP23Rreuse of BKP22Rreuse of BKP21Rreuse of BKP20Rreuse of BKP19Rreuse of BKP18Rreuse of BKP17Rreuse of BKP16Rreuse of BKP15Rreuse of BKP14Rreuse of BKP13Rreuse of BKP12Rreuse of BKP11Rreuse of BKP10Rreuse of BKP9Rreuse of BKP8Rreuse of BKP7Rreuse of BKP6Rreuse of BKP5Rreuse of BKP4Rreuse of BKP3Rreuse of BKP2Rreuse of BKP1Rreuse of BKP0Rreuse of ALRMBSSRreuse of ALRMASSRreuse of TAMPCRreuse of CALRreuse of TSSSRreuse of TSDRreuse of TSTRreuse of SHIFTRreuse of SSRreuse of WPRreuse of ALRMBRreuse of ALRMARreuse of reservedreuse of WUTRreuse of PRERreuse of TRreuse of PLLSAICFGRreuse of PLLI2SCFGRreuse of SSCGRreuse of APB2LPENRreuse of APB1LPENRreuse of AHB3LPENRreuse of AHB2LPENRreuse of AHB1LPENRreuse of AHB2ENRreuse of AHB3RSTRreuse of AHB2RSTRreuse of PWR_TypeDefreuse of CSR2reuse of CLUTWRreuse of CFBLNRreuse of CFBLRreuse of CFBARreuse of BFCRreuse of DCCRreuse of PFCRreuse of CKCRreuse of WVPCRreuse of WHPCRreuse of CDSRreuse of CPSRreuse of LIPCRreuse of BCCRreuse of TWCRreuse of AWCRreuse of BPCRreuse of SSCRreuse of IWDG_TypeDefreuse of WINRreuse of RLRreuse of PRreuse of KRreuse of TXDRreuse of RXDRreuse of PECRreuse of TIMEOUTRreuse of TIMINGRreuse of OAR2reuse of OAR1reuse of SYSCFG_TypeDefreuse of CMPCRreuse of CBRreuse of RESERVEDreuse of EXTICRreuse of PMCreuse of MEMRMPreuse of AFRreuse of LCKRreuse of BSRRreuse of ODRreuse of IDRreuse of PUPDRreuse of OSPEEDRreuse of OTYPERreuse of MODERreuse of SDSRreuse of SDRTRreuse of SDCMRreuse of SDTRreuse of SDCRreuse of FMC_Bank3_TypeDefreuse of ECCRreuse of PATTreuse of PMEMreuse of BWTRreuse of BTCRreuse of FLASH_TypeDefreuse of OPTCR1reuse of OPTCRreuse of OPTKEYRreuse of KEYRreuse of EXTI_TypeDefreuse of SWIERreuse of FTSRreuse of RTSRreuse of EMRreuse of ETH_TypeDefreuse of DMACHRBARreuse of DMACHTBARreuse of DMACHRDRreuse of DMACHTDRreuse of DMARSWTRreuse of DMAMFBOCRreuse of DMAIERreuse of DMAOMRreuse of DMASRreuse of DMATDLARreuse of DMARDLARreuse of DMARPDRreuse of DMATPDRreuse of DMABMRreuse of PTPPPSCRreuse of PTPTSSRreuse of PTPTTLRreuse of PTPTTHRreuse of PTPTSARreuse of PTPTSLURreuse of PTPTSHURreuse of PTPTSLRreuse of PTPTSHRreuse of PTPSSIRreuse of PTPTSCRreuse of MMCRGUFCRreuse of MMCRFAECRreuse of MMCRFCECRreuse of MMCTGFCRreuse of MMCTGFMSCCRreuse of MMCTGFSCCRreuse of MMCTIMRreuse of MMCRIMRreuse of MMCTIRreuse of MMCRIRreuse of MMCCRreuse of MACA3LRreuse of MACA3HRreuse of MACA2LRreuse of MACA2HRreuse of MACA1LRreuse of MACA1HRreuse of MACA0LRreuse of MACA0HRreuse of MACIMRreuse of MACSRreuse of MACDBGRreuse of MACPMTCSRreuse of MACRWUFFRreuse of MACVLANTRreuse of MACFCRreuse of MACMIIDRreuse of MACMIIARreuse of MACHTLRreuse of MACHTHRreuse of MACFFRreuse of MACCRreuse of BGCLUTreuse of FGCLUTreuse of AMTCRreuse of LWRreuse of NLRreuse of OORreuse of OMARreuse of OCOLRreuse of OPFCCRreuse of BGCMARreuse of FGCMARreuse of BGCOLRreuse of BGPFCCRreuse of FGCOLRreuse of FGPFCCRreuse of BGORreuse of BGMARreuse of FGORreuse of FGMARreuse of DMA_TypeDefreuse of HIFCRreuse of LIFCRreuse of HISRreuse of LISRreuse of M1ARreuse of M0ARreuse of PARreuse of NDTRreuse of DCMI_TypeDefreuse of CWSIZERreuse of CWSTRTRreuse of ESURreuse of ESCRreuse of MISRreuse of RISRreuse of DBGMCU_TypeDefreuse of APB2FZreuse of APB1FZreuse of IDCODEreuse of DFSDM_Channel_TypeDefreuse of CHDATINRreuse of CHWDATARreuse of CHAWSCDRreuse of CHCFGR2reuse of CHCFGR1reuse of DFSDM_Filter_TypeDefreuse of FLTCNVTIMRreuse of FLTEXMINreuse of FLTEXMAXreuse of FLTAWCFRreuse of FLTAWSRreuse of FLTAWLTRreuse of FLTAWHTRreuse of FLTRDATARreuse of FLTJDATARreuse of FLTFCRreuse of FLTJCHGRreuse of FLTICRreuse of FLTISRreuse of FLTCR2reuse of FLTCR1reuse of DAC_TypeDefreuse of DOR2reuse of DOR1reuse of DHR8RDreuse of DHR12LDreuse of DHR12RDreuse of DHR8R2reuse of DHR12L2reuse of DHR12R2reuse of DHR8R1reuse of DHR12L1reuse of DHR12R1reuse of SWTRIGRreuse of CRC_TypeDefreuse of POLreuse of INITreuse of CEC_TypeDefreuse of MFXSTM32L152_TS_FIFO_LEVELreuse of 33reuse of MFXSTM32L152_TS_ENreuse of MFXSTM32L152_TS_SETTLINGreuse of 160reuse of 50reuse of MFXSTM32L152_TS_TOUCH_DET_DELAYreuse of 161reuse of MFXSTM32L152_TS_AVEreuse of 162reuse of MFXSTM32L152_TS_TRACKreuse of 163reuse of 16777215reuse of MFXSTM32L152_ALTERNATE_GPIO_ENreuse of MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1reuse of 84reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2reuse of 85reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3reuse of 86reuse of initializer for tmp1reuse of initializer for tmp2reuse of initializer for tmp3reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2reuse of 16776960reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3reuse of 4294901760reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1reuse of 72reuse of MFXSTM32L152_IRQ_GPIOreuse of MFXSTM32L152_REG_ADR_GPIO_STATE1reuse of MFXSTM32L152_REG_ADR_GPIO_STATE2reuse of 65280reuse of MFXSTM32L152_REG_ADR_GPIO_STATE3reuse of 16711680reuse of MFXSTM32L152_REG_ADR_GPO_SET1reuse of MFXSTM32L152_REG_ADR_GPO_CLR1reuse of 108reuse of 112reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1reuse of 80reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1reuse of 76reuse of MFXSTM32L152_REG_ADR_GPIO_DIR1reuse of 96reuse of initializer for error_codereuse of MFXSTM32L152_GPIO_DIR_INreuse of MFXSTM32L152_REG_ADR_GPIO_TYPE1reuse of MFXSTM32L152_GPI_WITHOUT_PULL_RESISTORreuse of MFXSTM32L152_REG_ADR_GPIO_PUPD1reuse of MFXSTM32L152_GPIO_PULL_DOWNreuse of MFXSTM32L152_GPIO_PULL_UPreuse of //  # ##reuse of //  #   reuse of // ##   reuse of // @600 'k' (5 pixels wide)reuse of //  ### reuse of //    # reuse of //      reuse of //   #  reuse of // @592 'j' (5 pixels wide)reuse of //  ##  reuse of // @584 'i' (5 pixels wide)reuse of // ### #reuse of //  #  #reuse of // @576 'h' (5 pixels wide)reuse of //   ## reuse of //     #reuse of //   ###reuse of // @568 'g' (5 pixels wide)reuse of // @560 'f' (5 pixels wide)reuse of // @552 'e' (5 pixels wide)reuse of //    ##reuse of // @544 'd' (5 pixels wide)reuse of // @536 'c' (5 pixels wide)reuse of // #### reuse of // @528 'b' (5 pixels wide)reuse of //  ####reuse of // @520 'a' (5 pixels wide)reuse of // @512 '`' (5 pixels wide)reuse of // #####reuse of // @504 '_' (5 pixels wide)reuse of //  # # reuse of // @496 '^' (5 pixels wide)reuse of // @488 ']' (5 pixels wide)reuse of // #    reuse of // @480 '\' (5 pixels wide)reuse of // @472 '[' (5 pixels wide)reuse of // @464 'Z' (5 pixels wide)reuse of // #   #reuse of // ## ##reuse of // @456 'Y' (5 pixels wide)reuse of // @448 'X' (5 pixels wide)reuse of // # # #reuse of // @440 'W' (5 pixels wide)reuse of // @432 'V' (5 pixels wide)reuse of // @424 'U' (5 pixels wide)reuse of // @416 'T' (5 pixels wide)reuse of // @408 'S' (5 pixels wide)reuse of // @400 'R' (5 pixels wide)reuse of // @392 'Q' (5 pixels wide)reuse of // ###  reuse of // @384 'P' (5 pixels wide)reuse of // @376 'O' (5 pixels wide)reuse of //  ## #reuse of // @368 'N' (5 pixels wide)reuse of // @360 'M' (5 pixels wide)reuse of // @352 'L' (5 pixels wide)reuse of // @344 'K' (5 pixels wide)reuse of // @336 'J' (5 pixels wide)reuse of // @328 'I' (5 pixels wide)reuse of // @320 'H' (5 pixels wide)reuse of // @312 'G' (5 pixels wide)reuse of // @304 'F' (5 pixels wide)reuse of // @296 'E' (5 pixels wide)reuse of // @288 'D' (5 pixels wide)reuse of // @280 'C' (5 pixels wide)reuse of // @272 'B' (5 pixels wide)reuse of // @264 'A' (5 pixels wide)reuse of // @256 '@' (5 pixels wide)reuse of // @248 '?' (5 pixels wide)reuse of // @240 '>' (5 pixels wide)reuse of // @232 '=' (5 pixels wide)reuse of // @224 '<' (5 pixels wide)reuse of // @216 ';' (5 pixels wide)reuse of // @208 ':' (5 pixels wide)reuse of // @200 '9' (5 pixels wide)reuse of // @192 '8' (5 pixels wide)reuse of // @184 '7' (5 pixels wide)reuse of // @176 '6' (5 pixels wide)reuse of // @168 '5' (5 pixels wide)reuse of // @160 '4' (5 pixels wide)reuse of RCC_MCOSourcereuse of RCC_MCODivreuse of 512reuse of 30reuse of 27reuse of NULLreuse of (void *)...reuse of (RCC_ClkInitTypeDef *)...reuse of __HAL_FLASH_GET_LATENCY()reuse of __HAL_FLASH_SET_LATENCY(__LATENCY__)reuse of FLatencyreuse of RCC_HCLK_DIV16reuse of RCC_CFGR_PPRE1_DIV16reuse of 7168reuse of #define EVAL_I2Cx_CLK_ENABLE() __HAL_RCC_I2C1_CLK_ENABLE()reuse of #define EVAL_I2Cx I2C1reuse of #define I2C_SPEED ((uint32_t)100000)reuse of #define EEPROM_I2C_ADDRESS_A02 ((uint16_t)0xA6)reuse of #define EEPROM_I2C_ADDRESS_A01 ((uint16_t)0xA0)reuse of #define AUDIO_I2C_ADDRESS ((uint16_t)0x34)reuse of #define CAMERA_I2C_ADDRESS_2 ((uint16_t)0x78)reuse of #define CAMERA_I2C_ADDRESS ((uint16_t)0x5A)reuse of #define LCD_DSI_ADDRESS_A02 TS_I2C_ADDRESS_A02reuse of #define LCD_DSI_ADDRESS TS_I2C_ADDRESSreuse of #define TS_I2C_ADDRESS_A02 ((uint16_t)0x70)reuse of #define TS_I2C_ADDRESS ((uint16_t)0x54)reuse of #define IO_I2C_ADDRESS_2 ((uint16_t)0x86)reuse of #define IO_I2C_ADDRESS ((uint16_t)0x84)reuse of #define SD_DETECT_PIN SD1_DETECT_PINreuse of #define SD2_DETECT_PIN IO_PIN_10reuse of #define SD1_DETECT_PIN IO_PIN_15reuse of #define OTG_FS2_POWER_SWITCH_PIN IO_PIN_9reuse of #define OTG_FS2_OVER_CURRENT_PIN IO_PIN_8reuse of #define OTG_FS1_POWER_SWITCH_PIN IO_PIN_7reuse of #define OTG_FS1_OVER_CURRENT_PIN IO_PIN_6reuse of #define AUDIO_INT_PIN IO_PIN_5reuse of #define TS_INT_PIN IO_PIN_14reuse of #define CAM_PLUG_PIN IO_PIN_12reuse of #define RSTI_PIN IO_PIN_11reuse of #define MII_INT_PIN IO_PIN_13reuse of #define XSDN_PIN IO_PIN_16reuse of #define JOY_ALL_PINS (IO_PIN_0 | IO_PIN_1 | IO_PIN_2 | IO_PIN_3 | IO_PIN_4)reuse of #define JOY_NONE_PIN JOY_ALL_PINSreuse of #define JOY_UP_PIN IO_PIN_4reuse of #define JOY_RIGHT_PIN IO_PIN_3reuse of #define JOY_LEFT_PIN IO_PIN_2reuse of #define JOY_DOWN_PIN IO_PIN_1reuse of #define JOY_SEL_PIN IO_PIN_0reuse of #define ADCx_POLL_TIMEOUT 10reuse of #define SAMPLINGTIME ADC_SAMPLETIME_3CYCLESreuse of #define ADCx_CHANNEL ADC_CHANNEL_8reuse of #define ADCx_CHANNEL_GPIO_PORT GPIOFreuse of #define ADCx_CHANNEL_PIN GPIO_PIN_10reuse of #define ADCx_RELEASE_RESET() __HAL_RCC_ADC_RELEASE_RESET()reuse of #define ADCx_FORCE_RESET() __HAL_RCC_ADC_FORCE_RESET()reuse of #define ADCx_CHANNEL_GPIO_CLK_ENABLE() __HAL_RCC_GPIOF_CLK_ENABLE()reuse of #define ADCx_CLK_ENABLE() __HAL_RCC_ADC3_CLK_ENABLE()reuse of #define ADCx ADC3reuse of #define EVAL_COMx_RX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_RX_GPIO_CLK_DISABLE() : 0)reuse of #define EVAL_COMx_RX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_RX_GPIO_CLK_ENABLE(); } while(0)reuse of #define EVAL_COMx_TX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_TX_GPIO_CLK_DISABLE() : 0)reuse of #define EVAL_COMx_TX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_TX_GPIO_CLK_ENABLE(); } while(0)reuse of #define EVAL_COMx_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_CLK_DISABLE() : 0)reuse of #define EVAL_COMx_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_CLK_ENABLE(); } while(0)reuse of #define EVAL_COM1_IRQn USART1_IRQnreuse of #define EVAL_COM1_RX_AF GPIO_AF7_USART1reuse of #define EVAL_COM1_RX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()reuse of #define EVAL_COM1_RX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()reuse of #define EVAL_COM1_RX_GPIO_PORT GPIOAreuse of #define EVAL_COM1_RX_PIN GPIO_PIN_10reuse of #define EVAL_COM1_TX_AF GPIO_AF7_USART1reuse of #define EVAL_COM1_TX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()reuse of #define EVAL_COM1_TX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()reuse of #define EVAL_COM1_TX_GPIO_PORT GPIOAreuse of #define EVAL_COM1_TX_PIN GPIO_PIN_9reuse of #define EVAL_COM1_CLK_DISABLE() __HAL_RCC_USART1_CLK_DISABLE()reuse of #define EVAL_COM1_CLK_ENABLE() __HAL_RCC_USART1_CLK_ENABLE()reuse of #define EVAL_COM1 USART1reuse of #define COMn ((uint8_t)1)reuse of #define BUTTONx_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? WAKEUP_BUTTON_GPIO_CLK_DISABLE() : ((__INDEX__) == 1) ? TAMPER_BUTTON_GPIO_CLK_DISABLE() : KEY_BUTTON_GPIO_CLK_DISABLE())reuse of #define BUTTONx_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == 0) WAKEUP_BUTTON_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) TAMPER_BUTTON_GPIO_CLK_ENABLE(); else KEY_BUTTON_GPIO_CLK_ENABLE(); } while(0)reuse of #define KEY_BUTTON_EXTI_IRQn EXTI15_10_IRQnreuse of #define KEY_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()reuse of #define KEY_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()reuse of #define KEY_BUTTON_GPIO_PORT GPIOCreuse of #define KEY_BUTTON_PIN GPIO_PIN_13reuse of #define TAMPER_BUTTON_EXTI_IRQn EXTI15_10_IRQnreuse of #define TAMPER_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()reuse of #define TAMPER_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()reuse of #define TAMPER_BUTTON_GPIO_PORT GPIOCreuse of #define TAMPER_BUTTON_PIN GPIO_PIN_13reuse of #define WAKEUP_BUTTON_EXTI_IRQn EXTI15_10_IRQnreuse of #define WAKEUP_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()reuse of #define WAKEUP_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()reuse of #define WAKEUP_BUTTON_GPIO_PORT GPIOCreuse of #define WAKEUP_BUTTON_PIN GPIO_PIN_13reuse of #define BUTTONn ((uint8_t)3)reuse of #define MFX_IRQOUT_EXTI_IRQn EXTI9_5_IRQnreuse of #define MFX_IRQOUT_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()reuse of #define MFX_IRQOUT_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()reuse of #define MFX_IRQOUT_GPIO_PORT GPIOIreuse of #define MFX_IRQOUT_PIN GPIO_PIN_8reuse of #define LEDx_GPIO_CLK_DISABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_DISABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_DISABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_DISABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_DISABLE(); }while(0)reuse of #define LEDx_GPIO_CLK_ENABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_ENABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_ENABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_ENABLE(); }while(0)reuse of #define LED4_PIN GPIO_PIN_3reuse of #define LED4_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()reuse of #define LED4_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()reuse of #define LED4_GPIO_PORT GPIOJreuse of #define LED3_PIN GPIO_PIN_1reuse of #define LED3_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()reuse of #define LED3_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()reuse of #define LED3_GPIO_PORT GPIOJreuse of #define LED2_PIN GPIO_PIN_0reuse of #define LED2_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()reuse of #define LED2_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()reuse of #define LED2_GPIO_PORT GPIOJreuse of #define LED1_PIN GPIO_PIN_15reuse of #define LED1_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()reuse of #define LED1_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()reuse of #define LED1_GPIO_PORT GPIOIreuse of #define LEDn ((uint32_t)4)reuse of #define __STM32F769I_EVAL_Hreuse of #ifndef __STM32F769I_EVAL_Hreuse of #if defined(USE_IOEXPANDER)reuse of #if !defined (USE_STM32F769I_EVAL)reuse of #ifndef I2C_SPEEDreuse of #ifndef EVAL_I2Cx_TIMINGreuse of declaration of BSP_JOY_GetStatereuse of declaration of BSP_JOY_DeInitreuse of declaration of BSP_JOY_Initreuse of declaration of JoyModereuse of declaration of BSP_POTENTIOMETER_GetLevelreuse of declaration of BSP_POTENTIOMETER_Initreuse of declaration of BSP_COM_DeInitreuse of declaration of COMreuse of declaration of huartreuse of declaration of BSP_COM_Initreuse of declaration of huart as husartreuse of declaration of BSP_PB_GetStatereuse of declaration of Buttonreuse of declaration of BSP_PB_DeInitreuse of declaration of BSP_PB_Initreuse of declaration of ButtonModereuse of declaration of BSP_LED_Togglereuse of declaration of Ledreuse of declaration of BSP_LED_Offreuse of declaration of BSP_LED_Onreuse of declaration of BSP_LED_DeInitreuse of declaration of BSP_LED_Initreuse of declaration of BSP_GetVersionreuse of reuse of #define USE_IOEXPANDER 1reuse of #define USE_STM32F769I_EVAL 1reuse of /* __STM32F769I_EVAL_H */reuse of /* USE_IOEXPANDER */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Functions LOW LEVEL Exported Functions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Macros LOW LEVEL Exported Macros
  * @{
  */reuse of /* EVAL_I2Cx_TIMING */reuse of /* 0x40912732 takes in account the big rising and aims a clock of 100khz */reuse of /* Due to the big MOFSET capacity for adapting the camera level the rising time is very large (>1us) */reuse of /* I2C TIMING is calculated from APB1 source clock = 50 MHz */reuse of /* I2C TIMING Register define when I2C clock source is SYSCLK */reuse of /* I2C interrupt requests */reuse of /* Definition for I2Cx Pins */reuse of /* Definition for I2Cx clock resources */reuse of /* User can use this section to tailor I2Cx/I2Cx instance used and associated 
   resources */reuse of /* I2C_SPEED */reuse of /* I2C clock speed configuration (in Hz) 
   WARNING: 
   Make sure that this define is not already declared in other files (ie. 
   stm32f769i_eval.h file). It can be used in parallel by other modules. */reuse of /**
  * @brief LCD DSI Slave I2C address 2
  */reuse of /**
  * @brief LCD DSI Slave I2C address 1
  */reuse of /**
  * @brief TouchScreen FT6336G Slave I2C address 2
  */reuse of /**
  * @brief TouchScreen FT6206 Slave I2C address 1
  */reuse of /*mfx MFX_I2C_ADDR 1*/reuse of /*mfx MFX_I2C_ADDR 0*/reuse of /*  The MFX_I2C_ADDR input pin selects the MFX I2C device address 
        MFX_I2C_ADDR input pin     MFX I2C device address
            0                           b: 1000 010x    (0x84)
            1                           b: 1000 011x    (0x86)
   This input is sampled during the MFX firmware startup.  */reuse of /* Exported constant IO ------------------------------------------------------*/reuse of /**
  * @brief Eval Pins definition connected to MFX
  */reuse of /**
  * @brief Joystick Pins definition 
  */reuse of /* Definition for ADCx's Channel */reuse of /* Definition for ADCx Channel Pin */reuse of /**
 * @brief Definition for Potentiometer, connected to ADC3
 */reuse of /**
 * @brief Definition for COM port1, connected to USART1
 */reuse of /** @addtogroup STM32F769I_EVAL_LOW_LEVEL_COM LOW LEVEL COM
  * @{
  */reuse of /**
  * @brief Key push-button
  */reuse of /**
  * @brief Tamper push-button
  */reuse of /**
  * @brief Wakeup push-button
  */reuse of /* Joystick pins are connected to IO Expander (accessible through I2C1 interface) */reuse of /** @addtogroup STM32F769I_EVAL_LOW_LEVEL_BUTTON LOW LEVEL BUTTON
  * @{
  */reuse of /**
  * @brief MFX_IRQOUt pin
  */reuse of /** @addtogroup STM32F769I_EVAL_LOW_LEVEL_LED EVAL LOW LEVEL LED
  * @{
  */reuse of /** 
  * @brief  Define for STM32F769I_EVAL board
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Constants LOW LEVEL Exported Constants
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Types LOW LEVEL Exported Types
  * @{
  */reuse of /** @addtogroup STM32F769I_EVAL_LOW_LEVEL
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval.h
  * @author  MCD Application Team
  * @brief   This file contains definitions for STM32F769I_EVAL LEDs,
  *          push-buttons and COM ports hardware resources.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVALreuse of declaration of TS_DrvTypeDefreuse of definition of DisableITreuse of definition of GetITStatusreuse of definition of ClearITreuse of definition of EnableITreuse of definition of GetXYreuse of definition of DetectTouchreuse of definition of Startreuse of definition of Resetreuse of #define __TS_Hreuse of #ifndef __TS_Hreuse of /* __TS_H */reuse of /** @defgroup TS_Driver_structure  Touch Sensor Driver structure
  * @{
  */reuse of /** @defgroup TS_Exported_Types
  * @{
  */reuse of /** @addtogroup TS
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    ts.h
  * @author  MCD Application Team
  * @version V4.0.1
  * @date    21-July-2015
  * @brief   This file contains all the functions prototypes for the Touch Screen driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/Commonreuse of declaration of IO_DrvTypeDefreuse of declaration of IO_ModeTypedefreuse of declaration of IO_PinStatereuse of definition of ITStatusreuse of definition of ReadPinreuse of definition of WritePinreuse of #define __IO_Hreuse of #ifndef __IO_Hreuse of /* __IO_H */reuse of /** @defgroup IO_Driver_structure  IO Driver structure
  * @{
  */reuse of /* push dw resistor input - irq detect on high level */reuse of /* push up resistor input - irq detect on high level */reuse of /* push dw resistor input - irq detect on low level */reuse of /* push up resistor input - irq detect on low level */reuse of /* push dw resistor input - irq on falling edge */reuse of /* push up resistor input - irq on falling edge */reuse of /* push dw resistor input - irq on rising edge  */reuse of /* push up resistor input - irq on rising edge  */reuse of /* PushPull output with  internal pulldown resistor */reuse of /* PushPull output with  internal pullup resistor */reuse of /* PushPull output without internal resistor */reuse of /* Open Drain output with  internal pulldown resistor */reuse of /* Open Drain output with  internal pullup resistor */reuse of /* Open Drain output without internal resistor */reuse of /* input with internal pull down resistor */reuse of /* input with internal pull up resistor */reuse of /* when pin isn't used*/reuse of /* analog mode */reuse of /* following modes only available on MFX*/reuse of /* float input - irq detect on high level */reuse of /* float input - irq detect on low level */reuse of /* float input - irq detect on falling edge */reuse of /* float input - irq detect on rising edge */reuse of /* output Push Pull */reuse of /* input floating */reuse of /**
  * @brief  IO Bit SET and Bit RESET enumeration
  */reuse of /** @defgroup IO_Exported_Types
  * @{
  */reuse of /** @addtogroup IO
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    io.h
  * @author  MCD Application Team
  * @version V4.0.1
  * @date    21-July-2015
  * @brief   This file contains all the functions prototypes for the IO driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of declaration of IDD_DrvTypeDefreuse of declaration of IDD_ConfigTypeDefreuse of definition of ErrorGetCodereuse of definition of ErrorGetSrcreuse of definition of ErrorDisableITreuse of definition of ErrorGetITStatusreuse of definition of ErrorClearITreuse of definition of ErrorEnableITreuse of definition of GetValuereuse of definition of WakeUpreuse of definition of LowPowerreuse of definition of DeInitreuse of definition of DeltaDelayValuereuse of definition of DeltaDelayUnitreuse of definition of MeasureNbreuse of definition of PreDelayValuereuse of definition of PreDelayUnitreuse of definition of Calibrationreuse of definition of VrefMeasurementreuse of definition of ShuntNbUsedreuse of definition of ShuntNbOnBoardreuse of definition of Shunt4StabDelayreuse of definition of Shunt3StabDelayreuse of definition of Shunt2StabDelayreuse of definition of Shunt1StabDelayreuse of definition of Shunt0StabDelayreuse of definition of Shunt4Valuereuse of definition of Shunt3Valuereuse of definition of Shunt2Valuereuse of definition of Shunt1Valuereuse of definition of Shunt0Valuereuse of definition of VddMinreuse of definition of AmpliGainreuse of #define __IDD_Hreuse of #ifndef __IDD_Hreuse of /* __IDD_H */reuse of /** @defgroup IDD_Driver_structure  IDD Driver structure
  * @{
  */reuse of /*!< Specifies Delta delay between 2 measures
                                  value can be between 1 and 128 */reuse of /*!< Specifies Delta delay unit
                                  This parameter can be a value of @ref IDD_DeltaDelay */reuse of /*!< Specifies number of Measure to be performed 
                                 This parameter can be a value between 1 and 256 */reuse of /*!< Specifies Pre delay value in selected unit
                                  */reuse of /*!< Specifies Pre delay unit 
                                 This parameter can be a value of @ref IDD_PreDelay */reuse of /*!< Specifies if calibration is done before each Idd measurement
                                  */reuse of /*!< Specifies if Vref is automatically measured before each Idd measurement
                                 This parameter can be a value of @ref IDD_Vref_Measurement */reuse of /*!< Specifies number of shunts used for measurement
                                 This parameter can be a value of @ref IDD_shunt_number */reuse of /*!< Specifies number of shunts that are present on board
                                 This parameter can be a value of @ref IDD_shunt_number */reuse of /*!< Specifies delay of Shunt 4 stabilization if existing
                                  */reuse of /*!< Specifies delay of Shunt 3 stabilization if existing
                                  */reuse of /*!< Specifies delay of Shunt 2 stabilization if existing
                                  */reuse of /*!< Specifies delay of Shunt 1 stabilization if existing
                                  */reuse of /*!< Specifies delay of Shunt 0 stabilization if existing
                                  */reuse of /*!< Specifies value of Shunt 4 if existing
                                  */reuse of /*!< Specifies value of Shunt 3 if existing
                                 */reuse of /*!< Specifies value of Shunt 2 if existing
                                 */reuse of /*!< Specifies value of Shunt 1 if existing
                                 */reuse of /*!< Specifies value of Shunt 0 if existing
                                 */reuse of /*!< Specifies minimum MCU VDD can reach to protect MCU from reset
                                  */reuse of /*!< Specifies ampli gain value
                                 */reuse of /** @defgroup IDD_Config_structure  IDD Configuration structure
  * @{
  */reuse of /** @defgroup IDD_Exported_Types IDD Exported Types
  * @{
  */reuse of /** @addtogroup IDD
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    idd.h
  * @author  MCD Application Team
  * @version V4.0.1
  * @date    21-July-2015
  * @brief   This file contains all the functions prototypes for the IDD driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_io.hreuse of #include "../Components/mfxstm32l152/mfxstm32l152.h"reuse of /* Interface index */reuse of /* LWIP_IGMP */reuse of /* local IP address of interface */reuse of /* IP multicast address of group */reuse of /*
 * Options and types related to multicast membership
 */reuse of /*
 * Options and types for UDP multicast traffic handling
 */reuse of /* LWIP_UDP && LWIP_UDPLITE*/reuse of /* minimal receiver checksum coverage */reuse of /* sender checksum coverage */reuse of /*
 * Options for level IPPROTO_UDPLITE
 */reuse of /* RFC3493: boolean control to restrict AF_INET6 sockets to IPv6 communications only. */reuse of /* RFC3542: calculate and insert the ICMPv6 checksum for raw sockets. */reuse of /*
 * Options for level IPPROTO_IPV6
 */reuse of /* LWIP_TCP */reuse of /* set pcb->keep_cnt   - Use number of probes sent for get/setsockopt */reuse of /* set pcb->keep_intvl - Use seconds for get/setsockopt */reuse of /* set pcb->keep_idle  - Same as TCP_KEEPALIVE, but use seconds for get/setsockopt */reuse of /* send KEEPALIVE probes when idle for pcb->keep_idle milliseconds */reuse of /* don't delay send to coalesce packets */reuse of /*
 * Options for level IPPROTO_TCP
 */reuse of /*
 * Options for level IPPROTO_IP
 */reuse of /* Uninmplemented: Requests not to send the SIGPIPE signal if an attempt to send is made on a stream-oriented socket that is no longer connected. */reuse of /* Sender will send more */reuse of /* Nonblocking i/o for this operation only */reuse of /* Unimplemented: Requests out-of-band data. The significance and semantics of out-of-band data are protocol-specific */reuse of /* Unimplemented: Requests that the function block until the full amount of data requested can be returned */reuse of /* Peeks at an incoming message */reuse of /* Flags we can use with send and recv. */reuse of /* options for socket level */reuse of /*
 * Level number for (get/set)sockopt() to apply to socket itself.
 */reuse of /* linger time in seconds */reuse of /* option on/off */reuse of /*
 * Structure used for manipulating linger option.
 */reuse of /* bind to device */reuse of /* don't create UDP checksum */reuse of /* Unimplemented: connect timeout */reuse of /* get socket type */reuse of /* get error status and clear */reuse of /* receive timeout */reuse of /* send timeout */reuse of /* Unimplemented: receive low-water mark */reuse of /* Unimplemented: send low-water mark */reuse of /* receive buffer size */reuse of /* Unimplemented: send buffer size */reuse of /* Unimplemented: allow local address & port reuse */reuse of /* Unimplemented: leave received OOB data in line */reuse of /* linger on close if data present */reuse of /* Unimplemented: bypass hardware when possible */reuse of /* Unimplemented: just use interface addresses */reuse of /* socket has had listen() */reuse of /* Unimplemented: turn on debugging info recording */reuse of /*
 * Additional options, not kept in so_options.
 */reuse of /* permit to send and to receive broadcast messages (see IP_SOF_BROADCAST option) */reuse of /* keep connections alive */reuse of /* Allow local address reuse */reuse of /*
 * Option flags per-socket. These must match the SOF_ flags in ip.h (checked in init.c)
 */reuse of /* Socket protocol types (TCP/UDP/RAW) */reuse of /* Interface name */reuse of /* Set socket options argument */reuse of /* cmsg header/data alignment. NOTE: we align to native word size (double word
size on 16-bit arch) so structures are not placed at an unaligned address.
16-bit arch needs double word to ensure 32-bit alignment because socklen_t
could be 32 bits. If we ever have cmsg data with a 64-bit variable, alignment
will need to increase long long */reuse of /* Data section follows header and possible padding, typically referred to as
      unsigned char cmsg_data[]; */reuse of /* protocol-specific type */reuse of /* originating protocol */reuse of /* number of bytes, including header */reuse of /* RFC 3542, Section 20: Ancillary Data */reuse of /* struct msghdr->msg_flags bit field values */reuse of /* IOV_MAX */reuse of /* If your port already typedef's socklen_t, define SOCKLEN_T_DEFINED
   to prevent this code from redefining it. */reuse of /* Set of interfaces for scope */reuse of /* IPv6 address                */reuse of /* IPv6 flow information       */reuse of /* Transport layer port #      */reuse of /* AF_INET6                    */reuse of /* length of this structure    */reuse of /* members are in network byte order */reuse of /* If your port already typedef's in_port_t, define IN_PORT_T_DEFINED
   to prevent this code from redefining it. */reuse of /* If your port already typedef's sa_family_t, define SA_FAMILY_T_DEFINED
   to prevent this code from redefining it. */reuse of /**
 * @file
 * Socket API (to be used from non-TCPIP threads)
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/rtp_protocol.hreuse of #include "lwip/sockets.h"reuse of #include "stm32f769i_eval_camera.h"reuse of definition of rtp_hdr_treuse of declaration of RTP_HandleTypeDefreuse of declaration of RTP_StatusTypeDefreuse of declaration of Connection_StatusTypeDefreuse of definition of ssrcreuse of definition of tsreuse of definition of seqreuse of definition of ptreuse of definition of versionreuse of definition of sock_idreuse of #define RTP_PACKET_SIZE 1500reuse of definition of rtp_send_packetreuse of definition of Offsetreuse of definition of rtp_datareuse of definition of net_destreuse of definition of localreuse of definition of Statereuse of #define min(x,y) (((x) < (y)) ? (x) : (y))reuse of #define RTP_PAYLOAD_TYPE 0x1Areuse of #define RTP_PAYLOAD_SIZE_MAX 1400reuse of #define RTP_MARKER_BIT 0x80reuse of #define RTP_TIMESTAMP 1500reuse of #define RTP_VERSION 0x80reuse of #define __RTP_Hreuse of #ifndef __RTP_Hreuse of declaration of RTP_Stopreuse of declaration of RTP_GetStatereuse of declaration of RTP_struct_ptrreuse of declaration of RTP_Close_Connectionreuse of declaration of Send_Semreuse of declaration of arg as anonymous 1st parameterreuse of declaration of RTP_Initreuse of /* __RTP_H */reuse of /* private functions ------------------------------------------------------- */reuse of /*!< socket ID */reuse of /*!< Packet to send */reuse of /*!< RTP/JPEG Offset */reuse of /*!< Pointer to RTP/JPEG packet */reuse of /*!< A destination member in the network */reuse of /*!< A local member in the network */reuse of /*!< RTSP process current state   */reuse of /** 
  * @brief  RTP Structure definition
  */reuse of /** 
  * @brief  RTP Status definition  
  */reuse of /** 
  * @brief  Connection Status definition  
  */reuse of /* define a rtp payload jpeg 26*/reuse of /* Exported macro ------------------------------------------------------------*/reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Inc/rtp_protocol.h 
  * @author  MCD Application Team
  * @brief   Header for rtp_protocol.c module
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/rtsp_protocol.hreuse of #include <stdlib.h>reuse of #include "rtp_protocol.h"reuse of declaration of RTSP_HandleTypeDefreuse of declaration of RTSP_StatusTypeDefreuse of declaration of RTSP_SessionStatusTypeDefreuse of definition of rtsp_req_headerreuse of definition of rtsp_transp_typereuse of definition of rtsp_seqreuse of definition of rtsp_respreuse of definition of conn_sock_idreuse of definition of Session_Statereuse of #define RTSP_MSG_SDP_ATTRIBUTES "v=0\r\no=stream 2890844526 1234567890 IANA IP4 192.168.0.10\r\ns=smtDev stream\r\nt=0 0\r\nm=video 49152 RTP/AVP 26\r\n\r\n"reuse of #define RTSP_MSG_CONTENTS "Content-base: rtsp://192.168.0.10:554/\r\nContent-Type: application/sdp\r\nContent-Length: 113\r\n\r\n"reuse of #define RTSP_MSG_TRANSPORT_IS_TCP "RTP/AVP/TCP"reuse of #define RTSP_MSG_SESSION_ID "Session: 1234567890"reuse of #define RTSP_MSG_CONN_CLOSE "Connection: Close\r\n\r\n"reuse of #define RTSP_MSG_TRANSPORT_TYPE_UNSUPPORTED "Unsupported:"reuse of #define RTSP_MSG_SEQUENCE_NUMBER "CSeq"reuse of #define RTSP_MSG_TEARDOWN "TEARDOWN"reuse of #define RTSP_MSG_PLAY "PLAY"reuse of #define RTSP_MSG_SETUP "SETUP"reuse of #define RTSP_MSG_DESCRIBE "DESCRIBE"reuse of #define RTSP_MSG_OPTIONS "OPTIONS"reuse of #define RTSP_MSG_REQUEST_IS_MULTICAST "multicast"reuse of #define RTSP_MSG_ALLOWED_HEADER "Allow: SETUP, TEARDOWN, PLAY\r\n"reuse of #define RTSP_MSG_PUBLIC "Public: DESCRIBE, SETUP, TEARDOWN, PLAY\r\n\r\n"reuse of #define RTSP_MSG_OPTION_NOT_SUPPORTED "551 Option not supported\r\n"reuse of #define RTSP_MSG_TRANSPORT_UNSUPPORTED "461 Unsupported Transport\r\n"reuse of #define RTSP_MSG_METHOD_NOT_VALID "455 Method Not Valid In This State\r\n"reuse of #define RTSP_MSG_SESSION_NOT_FOUND "454 Session Not Found\r\n"reuse of #define RTSP_MSG_METHOD_NOT_ALLOWED "405 Method Not Allowed\r\n"reuse of #define RTSP_MSG_404 "404"reuse of #define RTSP_MSG_NOT_FOUND "404 Not Found\r\n"reuse of #define RTSP_MSG_OK "200 OK\r\n"reuse of #define __RTSP_Hreuse of #ifndef __RTSP_Hreuse of declaration of RTSP_GetStatereuse of declaration of RTSP_struct_ptrreuse of declaration of RTSP_Stopreuse of declaration of RTSP_Initreuse of /* __RTSP_H */reuse of /* Exported functions --------------------------------------------------------*/reuse of /** 
  * @brief RTSP messages definition  
  */reuse of /* Exported constants ------------------------------------------------------------*/reuse of /*!< RTSP require header pointer */reuse of /*!< RTSP transport type pointer */reuse of /*!< RTSP sequence number pointer */reuse of /*!< RTSP response pointer  */reuse of /*!< ID accept connection sockets  */reuse of /*!< ID sockets */reuse of /*!< RTSP session state */reuse of /*!< RTSP process state */reuse of /** 
  * @brief  RTSP Structure definition
  */reuse of /** 
  * @brief  RTSP Status structures definition  
  */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Inc/rtsp_protocol.h 
  * @author  MCD Application Team
  * @brief   Header for rtsp_protocol.c module
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/main.creuse of #include "rtsp_protocol.h"reuse of definition of Error_Handlerreuse of definition of BSP_CAMERA_FrameEventCallbackreuse of definition of CPU_CACHE_Enablereuse of definition of SystemClock_Configreuse of definition of RCC_ClkInitStructreuse of definition of RCC_OscInitStructreuse of definition of MPU_Configreuse of definition of MPU_InitStructreuse of definition of Encode_jpg_Semreuse of definition of Netif_Configreuse of definition of ipaddrreuse of definition of netmaskreuse of definition of gwreuse of definition of os_thread_def_EthLinkreuse of definition of LCD_Configreuse of definition of lcd_statusreuse of definition of StartThreadreuse of definition of os_semaphore_def_EncJpeg_SEMreuse of definition of os_semaphore_def_RTPSend_SEMreuse of definition of os_thread_def_img_Encreuse of definition of mainreuse of definition of os_thread_def_Startreuse of definition of RTP_SendSemaphorereuse of definition of Thr_Encode_Semreuse of definition of Encoding_jpg_Semaphorereuse of definition of Netif_LinkSemaphorereuse of definition of gnetifreuse of #if defined(__GNUC__)reuse of #if LWIP_NETIF_LINK_CALLBACKreuse of #ifdef USE_FULL_ASSERTreuse of declaration of LCD_Configreuse of declaration of Encode_jpg_Semreuse of declaration of CPU_CACHE_Enablereuse of declaration of MPU_Configreuse of declaration of Netif_Configreuse of declaration of StartThreadreuse of declaration of SystemClock_Configreuse of declaration of RGB_bufferreuse of /* Infinite loop */reuse of /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */reuse of /**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */reuse of /* Turn LED REDon */reuse of /**
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */reuse of /* Release the semaphore */reuse of /**
  * @brief  Callback frame reception complete
  * @param  None
  * @retval None
  */reuse of /* Enable D-Cache */reuse of /* Enable I-Cache */reuse of /**
  * @brief  CPU L1-Cache enable.
  * @param  None
  * @retval None
  */reuse of /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */reuse of /* Activate the OverDrive to reach the 200 MHz Frequency */reuse of /* Enable HSE Oscillator and activate PLL with HSE as source */reuse of /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */reuse of /* Enable Power Control clock */reuse of /**
  * @brief  System Clock Configuration
  *         The system Clock is configured as follow : 
  *            System Clock source            = PLL (HSE)
  *            SYSCLK(Hz)                     = 200000000
  *            HCLK(Hz)                       = 200000000
  *            AHB Prescaler                  = 1
  *            APB1 Prescaler                 = 4
  *            APB2 Prescaler                 = 2
  *            HSE Frequency(Hz)              = 25000000
  *            PLL_M                          = 25
  *            PLL_N                          = 400
  *            PLL_P                          = 2
  *            PLL_Q                          = 9
  *            PLL_R                          = 7
  *            VDD(V)                         = 3.3
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */reuse of /* Enable the MPU */reuse of /* Configure the MPU attributes FMC control registers */reuse of /* Configure the MPU attributes as WT for SDRAM */reuse of /* Configure the MPU as Device for Ethernet Descriptors in the SRAM2 */reuse of /* Configure the MPU as Normal Non Cacheable for Ethernet Buffers in the SRAM2 */reuse of /* Configure the MPU as Strongly ordered for not defined regions */reuse of /* Disable the MPU */reuse of /**
  * @brief  Configure the MPU attributes .
  * @param  None
  * @retval None
  */reuse of /* Release the RTP Send semaphore */reuse of /* Encode to JPEG*/reuse of /* Try to obtain the semaphore. */reuse of /**
  * @brief  Encoding thread
  * @param  None
  * @retval None
  */reuse of /* Start DHCPClient */reuse of /*  Registers the default network interface. */reuse of /* add the network interface */reuse of /**
  * @brief  Initializes the lwIP stack
  * @param  None
  * @retval None
  */reuse of /* USE_LCD */reuse of /* Set LCD Example description */reuse of /* Clear the LCD */reuse of /* Initialize the LCD */reuse of /**
  * @brief  Configure the LCD for display.
  * @param  None
  * @retval None
  */reuse of /* Delete the Init Thread */reuse of /* Create semaphore to encoding image */reuse of /* Initialize the RTSP connection */reuse of /* Initialize the LwIP stack */reuse of /* Create TCP IP stack thread */reuse of /**
  * @brief  Start Thread
  * @param  argument not used
  * @retval None
  */reuse of /* We should never get here as control is now taken by the scheduler */reuse of /* Start scheduler */reuse of /* Init task */reuse of /* Initialize the LCD   */reuse of /* Initialize the LED1 and LED3 */reuse of /* Configure the system clock to 200 MHz */reuse of /* STM32F7xx HAL library initialization:
       - Configure the Flash ART accelerator on ITCM interface
       - Configure the Systick to generate an interrupt each 1 msec
       - Set NVIC Group Priority to 4
       - Global MSP (MCU Support Package) initialization
     */reuse of /* Enable the CPU Cache */reuse of /* Configure the MPU attributes as Device memory for ETH DMA descriptors */reuse of /**
  * @brief  Main program
  * @param  None
  * @retval None
  */reuse of /* RGB888 buffer */reuse of /* Imported variables---------------------------------------------------------*/reuse of /* Thread ID */reuse of /* JPEG buffer */reuse of /* Exported variables -----------------------------------------------*/reuse of /* Semaphore ID to signal transfer frame complete*/reuse of /* Semaphore to signal Ethernet Link state update */reuse of /* network interface structure */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/main.c 
  * @author  MCD Application Team
  * @brief   This application code shows how to use the Ethernet, JPEG, DCMI
  *          and DMA Drivers to encode the output of DCMI using JPEG and to send it
  *          through Ethernet to an external media player.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/rtp_protocol.creuse of definition of RTP_GetStatereuse of definition of RTP_struct_ptrreuse of definition of RTP_Stopreuse of definition of res_statusreuse of definition of RTP_Close_Connectionreuse of definition of Send_Semreuse of definition of rtp_send_packetsreuse of definition of rtphdrreuse of definition of offsetreuse of definition of rtp_payloadreuse of definition of rtp_payload_sizereuse of definition of rtp_data_indexreuse of definition of RTP_Initreuse of definition of os_thread_def_Sndreuse of definition of jpegRTP_headerreuse of definition of Thr_Send_Semreuse of definition of Sending_Semaphorereuse of definition of RTP_structreuse of declaration of rtp_send_packetsreuse of declaration of sock_idreuse of declaration of net_destreuse of declaration of localreuse of declaration of JPEG_ImgSizereuse of declaration of RTP_SendSemaphorereuse of declaration of JPEG_bufferreuse of /**
  * @brief  Return the RTP state
  * @param  RTP_struct_ptr: pointer to a RTP_HandleTypeDef structure that contains
  *               the information for the RTP.
  * @retval RTP state
  */reuse of /* Hardware Reset of the camera */reuse of /* Stop the camera */reuse of /* close the RTP connection */reuse of /**
  * @brief  Close RTP connection, Stop and reset Camera
  * @param  none
  * @retval 0 success, 1 error
  */reuse of /* Close one end of a full-duplex connection */reuse of /* RTP connection is closed */reuse of /**
  * @brief  close RTP connection 
  * @param  None
  * @retval None
  */reuse of /* Send the JPEG image*/reuse of /**
  * @brief  Sending thread
  * @param  None
  * @retval None
  */reuse of /* Increment the offset in the RTP/JPEG header by the offset of the current packet */reuse of MFXSTM32L152_GPI_WITH_PULL_RESISTORreuse of MFXSTM32L152_GPIO_DIR_OUTreuse of MFXSTM32L152_GPO_PUSH_PULLreuse of MFXSTM32L152_GPO_OPEN_DRAINreuse of MFXSTM32L152_IRQ_GPI_EVT_EDGEreuse of MFXSTM32L152_IRQ_GPI_TYPE_HLREreuse of MFXSTM32L152_IRQ_GPI_TYPE_LLFEreuse of MFXSTM32L152_IRQ_GPI_EVT_LEVELreuse of (IO_ModeTypedef)...reuse of 100reuse of 104reuse of CAN_TypeDefreuse of sFilterRegisterreuse of FA1Rreuse of FFA1Rreuse of FS1Rreuse of FM1Rreuse of FMRreuse of sFIFOMailBoxreuse of sTxMailBoxreuse of BTRreuse of ESRreuse of RF1Rreuse of RF0Rreuse of TSRreuse of MSRreuse of FR2reuse of FR1reuse of RDHRreuse of RDLRreuse of RDTRreuse of RIRreuse of TDHRreuse of TDLRreuse of TDTRreuse of TIRreuse of ADC_Common_TypeDefreuse of CDRreuse of JDR4reuse of JDR3reuse of JDR2reuse of JDR1reuse of JSQRreuse of SQR3reuse of SQR2reuse of SQR1reuse of LTRreuse of HTRreuse of JOFR4reuse of JOFR3reuse of JOFR2reuse of JOFR1reuse of SMPR2reuse of SMPR1reuse of NonMaskableInt_IRQnreuse of MemoryManagement_IRQnreuse of BusFault_IRQnreuse of UsageFault_IRQnreuse of SVCall_IRQnreuse of DebugMonitor_IRQnreuse of PendSV_IRQnreuse of WWDG_IRQnreuse of PVD_IRQnreuse of TAMP_STAMP_IRQnreuse of RTC_WKUP_IRQnreuse of FLASH_IRQnreuse of RCC_IRQnreuse of EXTI0_IRQnreuse of EXTI1_IRQnreuse of EXTI2_IRQnreuse of EXTI3_IRQnreuse of EXTI4_IRQnreuse of DMA1_Stream0_IRQnreuse of DMA1_Stream1_IRQnreuse of DMA1_Stream2_IRQnreuse of DMA1_Stream3_IRQnreuse of DMA1_Stream4_IRQnreuse of DMA1_Stream5_IRQnreuse of DMA1_Stream6_IRQnreuse of ADC_IRQnreuse of CAN1_TX_IRQnreuse of CAN1_RX0_IRQnreuse of CAN1_RX1_IRQnreuse of CAN1_SCE_IRQnreuse of TIM1_BRK_TIM9_IRQnreuse of TIM1_UP_TIM10_IRQnreuse of TIM1_TRG_COM_TIM11_IRQnreuse of TIM1_CC_IRQnreuse of TIM2_IRQnreuse of TIM3_IRQnreuse of TIM4_IRQnreuse of I2C2_EV_IRQnreuse of I2C2_ER_IRQnreuse of SPI1_IRQnreuse of SPI2_IRQnreuse of USART1_IRQnreuse of USART2_IRQnreuse of USART3_IRQnreuse of RTC_Alarm_IRQnreuse of OTG_FS_WKUP_IRQnreuse of TIM8_BRK_TIM12_IRQnreuse of TIM8_UP_TIM13_IRQnreuse of TIM8_TRG_COM_TIM14_IRQnreuse of TIM8_CC_IRQnreuse of DMA1_Stream7_IRQnreuse of FMC_IRQnreuse of TIM5_IRQnreuse of SPI3_IRQnreuse of UART4_IRQnreuse of UART5_IRQnreuse of TIM6_DAC_IRQnreuse of TIM7_IRQnreuse of DMA2_Stream1_IRQnreuse of DMA2_Stream2_IRQnreuse of ETH_IRQnreuse of ETH_WKUP_IRQnreuse of CAN2_TX_IRQnreuse of CAN2_RX0_IRQnreuse of CAN2_RX1_IRQnreuse of CAN2_SCE_IRQnreuse of OTG_FS_IRQnreuse of DMA2_Stream7_IRQnreuse of USART6_IRQnreuse of I2C3_EV_IRQnreuse of I2C3_ER_IRQnreuse of OTG_HS_EP1_OUT_IRQnreuse of OTG_HS_EP1_IN_IRQnreuse of OTG_HS_WKUP_IRQnreuse of OTG_HS_IRQnreuse of DCMI_IRQnreuse of RNG_IRQnreuse of FPU_IRQnreuse of UART7_IRQnreuse of UART8_IRQnreuse of SPI4_IRQnreuse of SPI5_IRQnreuse of SPI6_IRQnreuse of SAI1_IRQnreuse of LTDC_ER_IRQnreuse of SAI2_IRQnreuse of QUADSPI_IRQnreuse of LPTIM1_IRQnreuse of CEC_IRQnreuse of I2C4_EV_IRQnreuse of I2C4_ER_IRQnreuse of SPDIF_RX_IRQnreuse of DFSDM1_FLT0_IRQnreuse of DFSDM1_FLT1_IRQnreuse of DFSDM1_FLT2_IRQnreuse of DFSDM1_FLT3_IRQnreuse of CAN3_TX_IRQnreuse of CAN3_RX0_IRQnreuse of CAN3_RX1_IRQnreuse of CAN3_SCE_IRQnreuse of JPEG_IRQnreuse of MDIOS_IRQnreuse of volatile uint32_t[5]reuse of uint32_t[155]reuse of unsigned long[155]reuse of uint32_t[11]reuse of unsigned long[11]reuse of uint32_t[7]reuse of unsigned long[7]reuse of volatile uint32_t[2]reuse of uint32_t[3]reuse of unsigned long[3]reuse of volatile uint32_t[6]reuse of uint32_t[4]reuse of uint32_t[57]reuse of unsigned long[57]reuse of volatile uint32_t[88]reuse of unsigned long[88]reuse of volatile uint32_t[103]reuse of unsigned long[103]reuse of volatile uint32_t[84]reuse of unsigned long[84]reuse of volatile uint32_t[32]reuse of unsigned long[32]reuse of volatile uint32_t[16]reuse of unsigned long[16]reuse of volatile uint32_t[15]reuse of uint32_t[40]reuse of unsigned long[40]reuse of uint32_t[13]reuse of unsigned long[13]reuse of volatile uint32_t[4]reuse of volatile uint32_t[7]reuse of uint32_t[564]reuse of unsigned long[564]reuse of uint32_t[334]reuse of unsigned long[334]reuse of uint32_t[10]reuse of unsigned long[10]reuse of uint32_t[5]reuse of uint32_t[14]reuse of unsigned long[14]reuse of volatile uint32_t[256]reuse of unsigned long[256]reuse of uint32_t[236]reuse of unsigned long[236]reuse of CAN_FilterRegister_TypeDef[28]reuse of struct <unnamed>[28]reuse of uint32_t[12]reuse of unsigned long[12]reuse of CAN_FIFOMailBox_TypeDef[2]reuse of CAN_TxMailBox_TypeDef[3]reuse of struct <unnamed>[3]reuse of uint32_t[88]reuse of ErrorStatusreuse of SUCCESSreuse of ERRORreuse of FlagStatusreuse of SETreuse of max_align_treuse of __max_align_ldreuse of __max_align_llreuse of ptrdiff_treuse of RCC_PLLI2SInitTypeDefreuse of HAL_RCCEx_DisablePLLSAIreuse of HAL_RCCEx_EnablePLLSAIreuse of RCC_PLLSAIInitTypeDef *reuse of PLLSAIInitreuse of HAL_RCCEx_DisablePLLI2Sreuse of HAL_RCCEx_EnablePLLI2Sreuse of RCC_PLLI2SInitTypeDef *reuse of PLLI2SInitreuse of HAL_RCCEx_GetPeriphCLKFreqreuse of PeriphClkreuse of HAL_RCCEx_GetPeriphCLKConfigreuse of Dfsdm1AudioClockSelectionreuse of Dfsdm1ClockSelectionreuse of Sdmmc2ClockSelectionreuse of Sdmmc1ClockSelectionreuse of Clk48ClockSelectionreuse of CecClockSelectionreuse of Lptim1ClockSelectionreuse of I2c4ClockSelectionreuse of I2c3ClockSelectionreuse of Uart8ClockSelectionreuse of Uart7ClockSelectionreuse of Usart6ClockSelectionreuse of Uart5ClockSelectionreuse of Uart4ClockSelectionreuse of Usart3ClockSelectionreuse of Usart2ClockSelectionreuse of Usart1ClockSelectionreuse of Sai2ClockSelectionreuse of Sai1ClockSelectionreuse of I2sClockSelectionreuse of PLLSAIDivQreuse of PLLI2SDivQreuse of PLLI2Sreuse of PLLSAIPreuse of PLLSAIQreuse of PLLI2SPreuse of PLLI2SQreuse of PLLI2SRreuse of PLLI2SNreuse of RCC_PLLInitTypeDefreuse of RCC_ClkInitTypeDefreuse of RCC_OscInitTypeDefreuse of HAL_RCC_CSSCallbackreuse of HAL_RCC_NMI_IRQHandlerreuse of HAL_RCC_GetClockConfigreuse of RCC_ClkInitTypeDef *reuse of HAL_RCC_GetOscConfigreuse of RCC_OscInitTypeDef *reuse of HAL_RCC_GetPCLK2Freqreuse of HAL_RCC_GetPCLK1Freqreuse of HAL_RCC_GetHCLKFreqreuse of HAL_RCC_GetSysClockFreqreuse of HAL_RCC_DisableCSSreuse of HAL_RCC_EnableCSSreuse of HAL_RCC_MCOConfigreuse of HAL_RCC_ClockConfigreuse of HAL_RCC_OscConfigreuse of HAL_RCC_DeInitreuse of HAL_GPIO_EXTI_Callbackreuse of GPIO_Pinreuse of HAL_GPIO_EXTI_IRQHandlerreuse of HAL_GPIO_LockPinreuse of GPIOxreuse of GPIO_Initreuse of HAL_DMA_MemoryTypeDefreuse of HAL_DMAEx_ChangeMemoryreuse of memoryreuse of HAL_DMAEx_MultiBufferStart_ITreuse of SrcAddressreuse of DstAddressreuse of SecondMemAddressreuse of DataLengthreuse of HAL_DMAEx_MultiBufferStartreuse of MEMORY0reuse of MEMORY1reuse of HAL_DMA_StateTypeDefreuse of HAL_DMA_CallbackIDTypeDefreuse of HAL_DMA_LevelCompleteTypeDefreuse of HAL_DMA_GetErrorreuse of HAL_DMA_GetStatereuse of HAL_DMA_UnRegisterCallbackreuse of CallbackIDreuse of HAL_DMA_RegisterCallbackreuse of pCallbackreuse of HAL_DMA_IRQHandlerreuse of HAL_DMA_PollForTransferreuse of CompleteLevelreuse of HAL_DMA_Abort_ITreuse of HAL_DMA_Abortreuse of HAL_DMA_Start_ITreuse of HAL_DMA_Startreuse of StreamIndexreuse of StreamBaseAddressreuse of ErrorCodereuse of XferAbortCallbackreuse of XferErrorCallbackreuse of XferM1HalfCpltCallbackreuse of XferM1CpltCallbackreuse of XferHalfCpltCallbackreuse of XferCpltCallbackreuse of Lockreuse of HAL_DMA_XFER_CPLT_CB_IDreuse of HAL_DMA_XFER_HALFCPLT_CB_IDreuse of HAL_DMA_XFER_M1CPLT_CB_IDreuse of HAL_DMA_XFER_M1HALFCPLT_CB_IDreuse of HAL_DMA_XFER_ERROR_CB_IDreuse of HAL_DMA_XFER_ABORT_CB_IDreuse of HAL_DMA_XFER_ALL_CB_IDreuse of HAL_DMA_FULL_TRANSFERreuse of HAL_DMA_HALF_TRANSFERreuse of HAL_DMA_STATE_RESETreuse of HAL_DMA_STATE_READYreuse of HAL_DMA_STATE_BUSYreuse of HAL_DMA_STATE_TIMEOUTreuse of HAL_DMA_STATE_ERRORreuse of HAL_DMA_STATE_ABORTreuse of volatile HAL_DMA_StateTypeDefreuse of MPU_Region_InitTypeDefreuse of HAL_SYSTICK_Callbackreuse of HAL_SYSTICK_IRQHandlerreuse of HAL_SYSTICK_CLKSourceConfigreuse of CLKSourcereuse of HAL_NVIC_GetActivereuse of HAL_NVIC_ClearPendingIRQreuse of HAL_NVIC_SetPendingIRQreuse of HAL_NVIC_GetPendingIRQreuse of HAL_NVIC_GetPriorityreuse of HAL_NVIC_GetPriorityGroupingreuse of HAL_MPU_ConfigRegionreuse of MPU_Region_InitTypeDef *reuse of MPU_Initreuse of HAL_MPU_DisableRegionreuse of RegionNumberreuse of HAL_MPU_EnableRegionreuse of HAL_MPU_Disablereuse of HAL_MPU_Enablereuse of HAL_SYSTICK_Configreuse of TicksNumbreuse of HAL_NVIC_SystemResetreuse of HAL_NVIC_SetPriorityGroupingreuse of IsBufferablereuse of IsCacheablereuse of IsShareablereuse of DisableExecreuse of AccessPermissionreuse of TypeExtFieldreuse of SubRegionDisablereuse of BaseAddressreuse of Numberreuse of Enablereuse of ADC_MultiModeTypeDefreuse of ADC_InjectionConfTypeDefreuse of HAL_ADCEx_MultiModeConfigChannelreuse of hadcreuse of MFXSTM32L152_GPIO_ENreuse of 65535reuse of MFXSTM32L152_REG_ADR_MFX_IRQ_OUTreuse of RCC_SYSCLKSOURCE_HSEreuse of RCC_CFGR_SW_HSEreuse of __HAL_RCC_GET_FLAG(__FLAG__)reuse of RCC_FLAG_HSERDYreuse of RCC_FLAG_MASKreuse of RCC_SYSCLKSOURCE_PLLCLKreuse of RCC_CFGR_SW_PLLreuse of RCC_FLAG_PLLRDYreuse of RCC_FLAG_HSIRDYreuse of __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__)reuse of __HAL_RCC_GET_SYSCLK_SOURCE()reuse of CLOCKSWITCH_TIMEOUT_VALUEreuse of 49reuse of 57reuse of #include "stm32f769i_eval.h"reuse of declaration of IO_StatusTypeDefreuse of declaration of BSP_IO_PinStateTypeDefreuse of #define IO_PIN_ALL ((uint32_t)0xFFFFFF)reuse of #define IO_PIN_23 ((uint32_t)0x800000)reuse of #define IO_PIN_22 ((uint32_t)0x400000)reuse of #define IO_PIN_21 ((uint32_t)0x200000)reuse of #define IO_PIN_20 ((uint32_t)0x100000)reuse of #define IO_PIN_19 ((uint32_t)0x080000)reuse of #define IO_PIN_18 ((uint32_t)0x040000)reuse of #define IO_PIN_17 ((uint32_t)0x020000)reuse of #define IO_PIN_16 ((uint32_t)0x010000)reuse of #define IO_PIN_15 ((uint32_t)0x8000)reuse of #define IO_PIN_14 ((uint32_t)0x4000)reuse of #define IO_PIN_13 ((uint32_t)0x2000)reuse of #define IO_PIN_12 ((uint32_t)0x1000)reuse of #define IO_PIN_11 ((uint32_t)0x0800)reuse of #define IO_PIN_10 ((uint32_t)0x0400)reuse of #define IO_PIN_9 ((uint32_t)0x0200)reuse of #define IO_PIN_8 ((uint32_t)0x0100)reuse of #define IO_PIN_7 ((uint32_t)0x0080)reuse of #define IO_PIN_6 ((uint32_t)0x0040)reuse of #define IO_PIN_5 ((uint32_t)0x0020)reuse of #define IO_PIN_4 ((uint32_t)0x0010)reuse of #define IO_PIN_3 ((uint32_t)0x0008)reuse of #define IO_PIN_2 ((uint32_t)0x0004)reuse of #define IO_PIN_1 ((uint32_t)0x0002)reuse of #define IO_PIN_0 ((uint32_t)0x0001)reuse of #define __STM32F769I_EVAL_IO_Hreuse of #ifndef __STM32F769I_EVAL_IO_Hreuse of declaration of BSP_IO_TogglePinreuse of declaration of IoPinreuse of declaration of BSP_IO_ReadPinreuse of declaration of BSP_IO_WritePinreuse of declaration of BSP_IO_ConfigPinreuse of declaration of IoModereuse of declaration of BSP_IO_ITClearPinreuse of declaration of IO_Pins_To_Clearreuse of declaration of BSP_IO_ITClearreuse of declaration of BSP_IO_ITGetStatusreuse of declaration of BSP_IO_ConfigIrqOutPinreuse of declaration of IoIrqOutPinPolarityreuse of declaration of IoIrqOutPinTypereuse of declaration of BSP_IO_DeInitreuse of declaration of BSP_IO_Initreuse of /* __STM32F769I_EVAL_IO_H */reuse of /** @defgroup STM32F769I_EVAL_IO_Exported_Functions IO Exported Functions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Exported_Macro IO Exported Macro
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Exported_Constants IO Exported Constants
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Exported_Types IO Exported Types
  * @{
  */reuse of /** @addtogroup STM32F769I_EVAL_IO
  * @{
  */reuse of /* Include IO component driver */reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval_io.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_io.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval.creuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.hreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.hreuse of definition of OTM8009A_IO_Delayreuse of definition of Delayreuse of definition of TS_IO_Delayreuse of definition of TS_IO_WriteMultiplereuse of definition of Addrreuse of definition of Bufferreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.hreuse of #define I2C_MEMADD_SIZE_8BIT (0x00000001U)reuse of definition of TS_IO_ReadMultiplereuse of definition of TS_IO_Readreuse of definition of TS_IO_Writereuse of definition of TS_IO_Initreuse of definition of EEPROM_IO_IsDeviceReadyreuse of definition of DevAddressreuse of definition of Trialsreuse of definition of EEPROM_IO_ReadDatareuse of definition of MemAddressreuse of definition of pBufferreuse of definition of BufferSizereuse of #define I2C_MEMADD_SIZE_16BIT (0x00000002U)reuse of definition of EEPROM_IO_WriteDatareuse of definition of EEPROM_IO_Initreuse of definition of CAMERA_Delayreuse of definition of CAMERA_IO_Readreuse of definition of read_valuereuse of definition of CAMERA_IO_Writereuse of definition of CAMERA_IO_Initreuse of definition of AUDIO_IO_Delayreuse of definition of AUDIO_IO_Readreuse of definition of AUDIO_IO_Writereuse of definition of AUDIO_IO_DeInitreuse of definition of AUDIO_IO_Initreuse of definition of MFX_IO_EnableWakeupPinreuse of definition of MFX_IO_Wakeupreuse of definition of MFX_IO_Delayreuse of definition of MFX_IO_ReadMultiplereuse of definition of MFX_IO_Readreuse of definition of MFX_IO_Writereuse of definition of MFX_IO_ITConfigreuse of definition of mfx_io_it_enabledreuse of definition of gpio_init_structurereuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.hreuse of #define __HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); UNUSED(tmpreg); } while(0)reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Include/core_cm7.hreuse of #define __IO volatilereuse of #define SET_BIT(REG,BIT) ((REG) |= (BIT))reuse of #define RCC ((RCC_TypeDef *) RCC_BASE)reuse of #define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)reuse of #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)reuse of #define PERIPH_BASE 0x40000000ULreuse of #define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Mskreuse of #define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)reuse of #define RCC_AHB1ENR_GPIOIEN_Pos (8U)reuse of #define READ_BIT(REG,BIT) ((REG) & (BIT))reuse of #define UNUSED(X) (void)Xreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.hreuse of #define __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Mskreuse of #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)reuse of #define RCC_APB2ENR_SYSCFGEN_Pos (14U)reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.hreuse of #define GPIO_PIN_8 ((uint16_t)0x0100U)reuse of #define GPIO_NOPULL ((uint32_t)0x00000000U)reuse of #define GPIO_SPEED_FREQ_LOW ((uint32_t)0x00000000U)reuse of #define GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING)reuse of #define MODE_INPUT (0x0UL << GPIO_MODE_Pos)reuse of #define GPIO_MODE_Pos 0Ureuse of #define EXTI_IT (0x1UL << EXTI_MODE_Pos)reuse of #define EXTI_MODE_Pos 16Ureuse of #define TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos)reuse of #define TRIGGER_MODE_Pos 20Ureuse of #define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)reuse of #define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)reuse of definition of MFX_IO_DeInitreuse of /* Increment the index by payload size */reuse of /* Increment the sequence number */reuse of /* Send RTP stream packet */reuse of /* Set MARKER bit in RTP header on the last packet of an image */reuse of /* Set a payload */reuse of /* set a RTP/JPEG header*/reuse of /* Set a payload size */reuse of /* Set a payload pointer */reuse of /* Increment the timestamp value */reuse of /* While the end of JPEG file is not attained */reuse of /* send RTP stream packets */reuse of /* prepare RTP packet */reuse of /* Index in the stream packet */reuse of /* RTP payload size in the current packet */reuse of /* RTP payload */reuse of /* The offset in the RTP/JPEG header */reuse of /* RTP header */reuse of /**
  * @brief  send RTP packets 
  * @param  socket's descriptor  
  * @param  destination address

  * @retval None
  */reuse of /* Binding local address failed */reuse of /* Next state is RTP_STATE_START */reuse of /*Start the continuous mode of the camera */reuse of /* Reset rtp packet */reuse of /* prepare RTP stream address */reuse of /* Bind to local address */reuse of /* Prepare local address */reuse of /* Create new socket */reuse of /* Initialize the camera module */reuse of /* RTP state idle */reuse of /* Reset the RTP structure */reuse of /**
  * @brief  Initialize RTP thread 
  * @param  None
  * @retval None
  */reuse of /* Exported variables---------------------------------------------------------*/reuse of /* Semaphore ID to signal transfer frame complete */reuse of /* RTP structure */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/rtp_protocol.c 
  * @author  MCD Application Team
  * @brief   RTP client module
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/rtsp_protocol.creuse of definition of RTSP_GetStatereuse of definition of RTSP_struct_ptrreuse of definition of RTSP_Stopreuse of definition of RTSP_SetSequencereuse of definition of reqreuse of definition of respreuse of definition of RTSP_NotValidMethodreuse of definition of responsereuse of definition of RTSP_ResponseTeardownreuse of definition of RTSP_ResponsePlayreuse of definition of RTSP_ResponseSetupreuse of #define RTSP_REQ_HEADER_SIZE 200reuse of definition of RTSP_TransportCheckreuse of definition of requestreuse of definition of transportreuse of definition of RTSP_SessionCheckreuse of definition of RTSP_ResponseDescribereuse of definition of RTSP_ResponseOptionsreuse of definition of RTSP_ResponseURLreuse of definition of require_hdrreuse of definition of RTSP_RequireHeaderreuse of definition of req_headerreuse of definition of rtsp_threadreuse of definition of ToAddrreuse of definition of toddrlenreuse of #define SIZE_RESP_DATA 350reuse of definition of reception_bufferreuse of definition of previous_statereuse of definition of current_statereuse of definition of RTSP_Initreuse of definition of rtsp_versionreuse of definition of rtsp_structreuse of #define MAX_SIZE_DATA_TRANS 300reuse of declaration of RTSP_SetSequencereuse of declaration of reqreuse of declaration of respreuse of declaration of RTSP_NotValidMethodreuse of declaration of responsereuse of declaration of RTSP_ResponseDescribereuse of declaration of RTSP_ResponseTeardownreuse of declaration of RTSP_ResponsePlayreuse of declaration of RTSP_ResponseSetupreuse of declaration of RTSP_ResponseOptionsreuse of declaration of RTSP_SessionCheckreuse of declaration of requestreuse of declaration of RTSP_TransportCheckreuse of declaration of transportreuse of declaration of RTSP_ResponseURLreuse of declaration of require_hdrreuse of declaration of RTSP_RequireHeaderreuse of declaration of req_headerreuse of declaration of rtsp_threadreuse of declaration of Thr_Send_Semreuse of declaration of RTP_structreuse of /**
  * @brief  Return the RTSP state
  * @param  RTSP_struct_ptr: pointer to a RTSP_HandleTypeDef structure that contains
  *               the information for the RTSP.
  * @retval RTSP state
  */reuse of /* Now free the memory */reuse of /* Terminate Thr_Send_Sem thread */reuse of /* Update session state */reuse of /* Reset the offset of the RTP/JPEG header */reuse of /* close the socket */reuse of /* Close socket */reuse of /**
  * @brief  Close RTSP connection
  * @param  none
  * @retval none
  */reuse of /* copy the '\n' */reuse of /* copy the sequence number to response*/reuse of /* search the sequence number */reuse of /**
  * @brief  Set Sequence Number 
  * @param  received request
  * @param  response
  * @retval None
  */reuse of /* send the "not valid method" response */reuse of /* set the sequence number */reuse of /* set the 455 message */reuse of /* copy version to response */reuse of /* reset response */reuse of /**
  * @brief  Not Valid Response 
  * @param  received request
  * @param  response
  * @retval None
  */reuse of /* send the response */reuse of /* Connection header : closed */reuse of /* set the sequence header */reuse of /* require header supported */reuse of /**
  * @brief  Teardown Response 
  * @param  received request
  * @param  response
  * @retval None
  */reuse of /* Calling the RTP Thread to send video packets */reuse of /* set the session header */reuse of /**
  * @brief  Play Response 
  * @param  Request received
  * @param  Response
  * @retval None
  */reuse of /* send the setup response */reuse of /* set the \n */reuse of /*add the server port */reuse of /* copy the received line of transport */reuse of /* RTSP transport supported*/reuse of /* search the transport line */reuse of /**
  * @brief  Setup Response 
  * @param  received request
  * @param  response
  * @retval None
  */reuse of /* the transport is supported */reuse of /* the transport is unsupported */reuse of /* send the response of unsupported transport */reuse of /* set the message 461 */reuse of /* reset the response */reuse of /* if the transport request is TCP or the architecture request is multicast */reuse of /**
  * @brief  check the transport  
  * @param  received request
  * @param  transport line
  * @param  response
  * @retval 0= transport unsupported, 1=transport supported
  */reuse of /* set the message 454 */reuse of /**
  * @brief  check the session identifier  
  * @param  received request
  * @param  response
  * @retval 0= session not found, 1=session found
  */reuse of /* send the describe response */reuse of /* set the \r\n */reuse of /*set SDP attributes */reuse of /*set contents messages */reuse of /* Add the response of url (check the url) */reuse of /**
  * @brief  Describe Response 
  * @param  received request
  * @param  response
  * @retval None
  */reuse of /* send the options response */reuse of /* add the public message */reuse of /* add the response of url (check the url)*/reuse of /* options request */reuse of /**
  * @brief  Options Response 
  * @param  received request
  * @param  response
  * @retval None
  */reuse of /* if the url is false , response : not found */reuse of /* if the url is true  or "*", response with OK */reuse of /* copy the rtsp version to the response */reuse of /**
  * @brief  Parse URL 
  * @param  received request
  * @retval response
  */reuse of /* Update RTSP status */reuse of /* send the response of the unsupported required */reuse of /* copy the \n */reuse of /* copy the require type ( different of implicit-play) */reuse of /* set the 551 message */reuse of /* the require header doesn't contain the implicit play */reuse of /* search the require header */reuse of /* Allocate memory */reuse of /**
  * @brief  Require Header Response 
  * @param  received request
  * @param  response
  * @retval 1= require header supported, 0= require header unsupported
  */reuse of /* Something is wrong, go to state ERROR */reuse of /* Update previous state */reuse of /* Set current status to IDLE */reuse of /* RTSP session is closed by the client or an error occurred */reuse of /* Set RTSP status to START */reuse of /* send message: No valid method */reuse of /* Reset reception_buffer */reuse of /* teardown response*/reuse of /*check the URL*/reuse of /* Set current RTSP status to START */reuse of /* play response */reuse of /* check the URL*/reuse of /* setup response*/reuse of /* check the URL */reuse of /* Set current RTSP status to STOPPED */reuse of /* RTSP received teardown message */reuse of /* response is not valid */reuse of /* RTSP received PLAY message */reuse of /* RTSP received SETUP message */reuse of /* describe response */reuse of /* options response */reuse of /* Reset a response */reuse of /* Receive a request */reuse of /* Check session status */reuse of /* Failed to create socket */reuse of /* Bind failed to local address*/reuse of /* Accept a connection */reuse of /* List of connection */reuse of /* Configure local address */reuse of /* Reset local address */reuse of /* The Bind is OK, so the Session is available */reuse of /* Reset local peripheral */reuse of /* Check the previous state */reuse of /* Inilialise the session state to Teardown*/reuse of /* Reset the buffer */reuse of /* Get RTSP current state */reuse of /* response data Buffer */reuse of /* Sizeof destination address */reuse of /* A destination member in the network */reuse of /* A local member in the network */reuse of /**
  * @brief  RTSP thread 
  * @param  None
  * @retval None
  */reuse of /*  Start the RTSP thread */reuse of /*  Set RTSP process to IDLE */reuse of /* Reset RTSP Structure */reuse of /**
  * @brief  Initialize the RTSP server  
  * @param  None
  * @retval None
  */reuse of /* Imported variables ---------------------------------------------------------*/reuse of /* RTSP version */reuse of /* RTSP structure */reuse of /* Size of data to send */reuse of /* require header size */reuse of /* Size of response data buffer */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/rtp_protocol.c 
  * @author  MCD Application Team
  * @brief   RTSP server module
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/s5k5cag_RGB888.hreuse of #include "camera.h"reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Inc/s5k5cag_RGB888.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes 
  *          for the s5k5cag_RGB888.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/s5k5cag_RGB888.creuse of #include "s5k5cag_RGB888.h"reuse of definition of s5k5cag_ConvertValuereuse of definition of featurereuse of definition of s5k5cag_ReadIDreuse of definition of s5k5cag_Configreuse of definition of brightness_valuereuse of definition of value_tmpreuse of definition of br_valuereuse of definition of r_gainreuse of definition of g_gainreuse of definition of b_gainreuse of definition of s5k5cag_Initreuse of definition of resolutionreuse of definition of indexreuse of definition of S5K5CAG_QQVGAreuse of definition of S5K5CAG_QVGAreuse of definition of S5K5CAG_VGAreuse of definition of S5K5CAG_480x272reuse of ADC_MultiModeTypeDef *reuse of multimodereuse of HAL_ADCEx_InjectedConfigChannelreuse of ADC_InjectionConfTypeDef *reuse of sConfigInjectedreuse of HAL_ADCEx_InjectedConvCpltCallbackreuse of HAL_ADCEx_MultiModeGetValuereuse of HAL_ADCEx_MultiModeStop_DMAreuse of HAL_ADCEx_MultiModeStart_DMAreuse of HAL_ADCEx_InjectedGetValuereuse of InjectedRankreuse of HAL_ADCEx_InjectedStop_ITreuse of HAL_ADCEx_InjectedStart_ITreuse of HAL_ADCEx_InjectedPollForConversionreuse of HAL_ADCEx_InjectedStopreuse of HAL_ADCEx_InjectedStartreuse of TwoSamplingDelayreuse of DMAAccessModereuse of ExternalTrigInjecConvEdgereuse of ExternalTrigInjecConvreuse of AutoInjectedConvreuse of InjectedDiscontinuousConvModereuse of InjectedNbrOfConversionreuse of InjectedOffsetreuse of InjectedSamplingTimereuse of InjectedChannelreuse of ADC_AnalogWDGConfTypeDefreuse of HAL_ADC_GetErrorreuse of HAL_ADC_GetStatereuse of HAL_ADC_AnalogWDGConfigreuse of ADC_AnalogWDGConfTypeDef *reuse of AnalogWDGConfigreuse of sConfigreuse of HAL_ADC_ErrorCallbackreuse of HAL_ADC_LevelOutOfWindowCallbackreuse of HAL_ADC_ConvHalfCpltCallbackreuse of HAL_ADC_ConvCpltCallbackreuse of HAL_ADC_Stop_DMAreuse of HAL_ADC_Start_DMAreuse of HAL_ADC_IRQHandlerreuse of HAL_ADC_Stop_ITreuse of HAL_ADC_Start_ITreuse of HAL_ADC_PollForEventreuse of EventTypereuse of HAL_ADC_Stopreuse of HAL_ADC_MspDeInitreuse of HAL_ADC_MspInitreuse of DMA_Handlereuse of NbrOfCurrentConversionRankreuse of WatchdogNumberreuse of ITModereuse of LowThresholdreuse of HighThresholdreuse of WatchdogModereuse of HAL_DMA2D_StateTypeDefreuse of DMA2D_CLUTCfgTypeDefreuse of HAL_DMA2D_GetErrorreuse of hdma2dreuse of HAL_DMA2D_GetStatereuse of HAL_DMA2D_ConfigDeadTimereuse of DeadTimereuse of HAL_DMA2D_DisableDeadTimereuse of HAL_DMA2D_EnableDeadTimereuse of HAL_DMA2D_ProgramLineEventreuse of HAL_DMA2D_ConfigCLUTreuse of CLUTCfgreuse of LayerIdxreuse of HAL_DMA2D_CLUTLoadingCpltCallbackreuse of HAL_DMA2D_LineEventCallbackreuse of HAL_DMA2D_IRQHandlerreuse of HAL_DMA2D_CLUTLoading_Resumereuse of HAL_DMA2D_CLUTLoading_Suspendreuse of HAL_DMA2D_CLUTLoading_Abortreuse of HAL_DMA2D_CLUTLoad_ITreuse of HAL_DMA2D_CLUTLoadreuse of HAL_DMA2D_CLUTStartLoad_ITreuse of DMA2D_CLUTCfgTypeDef *reuse of HAL_DMA2D_CLUTStartLoadreuse of HAL_DMA2D_EnableCLUTreuse of HAL_DMA2D_Abortreuse of HAL_DMA2D_Resumereuse of HAL_DMA2D_Suspendreuse of HAL_DMA2D_BlendingStart_ITreuse of SrcAddress1reuse of SrcAddress2reuse of HAL_DMA2D_Start_ITreuse of HAL_DMA2D_BlendingStartreuse of HAL_DMA2D_MspDeInitreuse of HAL_DMA2D_MspInitreuse of HAL_DMA2D_DeInitreuse of HAL_DMA2D_STATE_RESETreuse of HAL_DMA2D_STATE_READYreuse of HAL_DMA2D_STATE_BUSYreuse of HAL_DMA2D_STATE_TIMEOUTreuse of HAL_DMA2D_STATE_ERRORreuse of HAL_DMA2D_STATE_SUSPENDreuse of RedBlueSwapreuse of AlphaInvertedreuse of CLUTColorModereuse of pCLUTreuse of volatile HAL_DMA2D_StateTypeDefreuse of DCMI_HandleTypeDefreuse of HAL_DCMI_StateTypeDefreuse of DCMI_SyncUnmaskTypeDefreuse of DCMI_InitTypeDefreuse of DCMI_CodesInitTypeDefreuse of HAL_DCMI_GetErrorreuse of const DCMI_HandleTypeDefreuse of const DCMI_HandleTypeDef *reuse of hdcmireuse of HAL_DCMI_GetStatereuse of HAL_DCMI_ConfigSyncUnmaskreuse of DCMI_HandleTypeDef *reuse of DCMI_SyncUnmaskTypeDef *reuse of SyncUnmaskreuse of HAL_DCMI_DisableCropreuse of HAL_DCMI_EnableCropreuse of HAL_DCMI_ConfigCropreuse of X0reuse of Y0reuse of XSizereuse of YSizereuse of HAL_DCMI_IRQHandlerreuse of HAL_DCMI_VsyncEventCallbackreuse of HAL_DCMI_FrameEventCallbackreuse of HAL_DCMI_LineEventCallbackreuse of HAL_DCMI_ErrorCallbackreuse of HAL_DCMI_Resumereuse of HAL_DCMI_Suspendreuse of HAL_DCMI_Stopreuse of HAL_DCMI_Start_DMAreuse of DCMI_Modereuse of HAL_DCMI_MspDeInitreuse of HAL_DCMI_MspInitreuse of HAL_DCMI_DeInitreuse of HAL_DCMI_Initreuse of pBuffPtrreuse of XferTransferNumberreuse of XferSizereuse of XferCountreuse of LineSelectStartreuse of LineSelectModereuse of ByteSelectStartreuse of ByteSelectModereuse of JPEGModereuse of SyncroCodereuse of ExtendedDataModereuse of CaptureRatereuse of PCKPolarityreuse of SynchroModereuse of FrameEndUnmaskreuse of LineEndUnmaskreuse of LineStartUnmaskreuse of FrameStartUnmaskreuse of FrameEndCodereuse of LineEndCodereuse of LineStartCodereuse of FrameStartCodereuse of HAL_DCMI_STATE_RESETreuse of HAL_DCMI_STATE_READYreuse of HAL_DCMI_STATE_BUSYreuse of HAL_DCMI_STATE_TIMEOUTreuse of HAL_DCMI_STATE_ERRORreuse of HAL_DCMI_STATE_SUSPENDEDreuse of volatile HAL_DCMI_StateTypeDefreuse of DCMI_TypeDef *reuse of ETH_HandleTypeDefreuse of HAL_ETH_StateTypeDefreuse of ETH_PowerDownConfigTypeDefreuse of ETH_MACFilterConfigTypeDefreuse of ETH_DMAConfigTypeDefreuse of ETH_MACConfigTypeDefreuse of ETH_TimeStampTypeDefreuse of ETH_TxPacketConfigTypeDefreuse of pETH_txFreeCallbackTypeDefreuse of void **reuse of pETH_rxLinkCallbackTypeDefreuse of uint8_t **reuse of pETH_rxAllocateCallbackTypeDefreuse of ETH_TimeStampTypeDef *reuse of pETH_txPtpCallbackTypeDefreuse of ETH_RxDescListTypeDefreuse of ETH_TxDescListTypeDefreuse of ETH_InitTypeDefreuse of ETH_DMADescTypeDefreuse of ETH_MediaInterfaceTypeDefreuse of __ETH_BufferTypeDefreuse of ETH_BufferTypeDefreuse of HAL_ETH_GetMACWakeUpSourcereuse of const ETH_HandleTypeDefreuse of const ETH_HandleTypeDef *reuse of hethreuse of HAL_ETH_GetMACErrorreuse of HAL_ETH_GetDMAErrorreuse of HAL_ETH_GetErrorreuse of HAL_ETH_GetStatereuse of HAL_ETH_SetWakeUpFilterreuse of ETH_HandleTypeDef *reuse of pFilterreuse of Countreuse of HAL_ETH_ExitPowerDownModereuse of HAL_ETH_EnterPowerDownModereuse of const ETH_PowerDownConfigTypeDefreuse of const ETH_PowerDownConfigTypeDef *reuse of pPowerDownConfigreuse of HAL_ETH_SetSourceMACAddrMatchreuse of AddrNbrreuse of pMACAddrreuse of HAL_ETH_SetHashTablereuse of pHashTablereuse of HAL_ETH_SetMACFilterConfigreuse of const ETH_MACFilterConfigTypeDefreuse of const ETH_MACFilterConfigTypeDef *reuse of pFilterConfigreuse of HAL_ETH_GetMACFilterConfigreuse of ETH_MACFilterConfigTypeDef *reuse of HAL_ETH_SetRxVLANIdentifierreuse of ComparisonBitsreuse of VLANIdentifierreuse of HAL_ETH_SetMDIOClockRangereuse of HAL_ETH_SetDMAConfigreuse of ETH_DMAConfigTypeDef *reuse of dmaconfreuse of HAL_ETH_SetMACConfigreuse of ETH_MACConfigTypeDef *reuse of macconfreuse of HAL_ETH_GetDMAConfigreuse of HAL_ETH_GetMACConfigreuse of HAL_ETH_TxPtpCallbackreuse of timestampreuse of pStartreuse of pEndreuse of unsigned char **reuse of HAL_ETH_WakeUpCallbackreuse of HAL_ETH_PMTCallbackreuse of HAL_ETH_IRQHandlerreuse of HAL_ETH_ReadPHYRegisterreuse of PHYAddrreuse of PHYRegreuse of pRegValuereuse of HAL_ETH_WritePHYRegisterreuse of RegValuereuse of HAL_ETH_Transmit_ITreuse of ETH_TxPacketConfigTypeDef *reuse of pTxConfigreuse of HAL_ETH_Transmitreuse of HAL_ETH_ReleaseTxPacketreuse of HAL_ETH_UnRegisterTxFreeCallbackreuse of HAL_ETH_RegisterTxFreeCallbackreuse of txFreeCallbackreuse of HAL_ETH_GetRxDataErrorCodereuse of pErrorCodereuse of HAL_ETH_UnRegisterRxLinkCallbackreuse of HAL_ETH_RegisterRxLinkCallbackreuse of rxLinkCallbackreuse of HAL_ETH_UnRegisterRxAllocateCallbackreuse of HAL_ETH_RegisterRxAllocateCallbackreuse of rxAllocateCallbackreuse of HAL_ETH_ReadDatareuse of pAppBuffreuse of HAL_ETH_Stop_ITreuse of HAL_ETH_Stopreuse of HAL_ETH_Start_ITreuse of HAL_ETH_Startreuse of HAL_ETH_MspDeInitreuse of MFXSTM32L152_REG_ADR_IRQ_ACKreuse of 68reuse of MFXSTM32L152_REG_ADR_IRQ_PENDINGreuse of MFXSTM32L152_REG_ADR_IRQ_SRC_ENreuse of 66reuse of MFXSTM32L152_REG_ADR_FW_VERSION_MSBreuse of MFXSTM32L152_REG_ADR_IDreuse of MFXSTM32L152_STANDBYreuse of MFXSTM32L152_SWRSTreuse of MFXSTM32L152_OUT_PIN_POLARITY_HIGHreuse of MFXSTM32L152_OUT_PIN_TYPE_PUSHPULLreuse of {...}reuse of initializer for mfxstm32l152reuse of initializer for mfxstm32l152_idd_drvreuse of initializer for mfxstm32l152_io_drvreuse of initializer for mfxstm32l152_ts_drvreuse of initializer for pDatareuse of OTM8009A_CMD_ID1reuse of 218reuse of (uint8_t *)...reuse of uwTickPrioreuse of (FlagStatus)...reuse of initializer for pwrclkchangedreuse of (RCC_OscInitTypeDef *)...reuse of RCC_PLLCFGR_PLLSRC_HSEreuse of RCC_PLLCFGR_PLLSRC_HSE_Mskreuse of RCC_PLLCFGR_PLLSRC_HSE_Posreuse of definition of MFX_IO_Initreuse of definition of IOE_Delayreuse of definition of IOE_WriteMultiplereuse of definition of IOE_ReadMultiplereuse of definition of IOE_Readreuse of definition of IOE_Writereuse of definition of IOE_ITConfigreuse of definition of IOE_Initreuse of definition of I2Cx_Errorreuse of volatilereuse of definition of I2Cx_IsDeviceReadyreuse of definition of I2Cx_WriteMultiplereuse of definition of I2Cx_ReadMultiplereuse of definition of I2Cx_Readreuse of definition of I2Cx_Writereuse of definition of I2Cx_Initreuse of #define I2C1 ((I2C_TypeDef *) I2C1_BASE)reuse of #define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)reuse of #define APB1PERIPH_BASE PERIPH_BASEreuse of #define I2C_ADDRESSINGMODE_7BIT (0x00000001U)reuse of #define I2C_DUALADDRESS_DISABLE (0x00000000U)reuse of #define I2C_GENERALCALL_DISABLE (0x00000000U)reuse of #define I2C_NOSTRETCH_DISABLE (0x00000000U)reuse of definition of I2Cx_MspInitreuse of #define __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Mskreuse of #define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)reuse of #define RCC_AHB1ENR_GPIOBEN_Pos (1U)reuse of #define GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD)reuse of #define MODE_AF (0x2UL << GPIO_MODE_Pos)reuse of #define OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos)reuse of #define OUTPUT_TYPE_Pos 4Ureuse of #define GPIO_SPEED_FREQ_HIGH ((uint32_t)0x00000002U)reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio_ex.hreuse of #define GPIO_AF4_I2C1 ((uint8_t)0x04U)reuse of #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)reuse of #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)reuse of #define GPIO_PIN_9 ((uint16_t)0x0200U)reuse of #define __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0)reuse of #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Mskreuse of #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)reuse of #define RCC_APB1ENR_I2C1EN_Pos (21U)reuse of #define __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))reuse of #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Mskreuse of #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)reuse of #define RCC_APB1RSTR_I2C1RST_Pos (21U)reuse of #define __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))reuse of definition of BSP_JOY_GetStatereuse of definition of pin_statusreuse of definition of BSP_JOY_DeInitreuse of definition of BSP_JOY_Initreuse of definition of JoyModereuse of definition of BSP_POTENTIOMETER_GetLevelreuse of definition of BSP_POTENTIOMETER_Initreuse of definition of GPIO_InitStructreuse of definition of ADC_Configreuse of #define __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0)reuse of #define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Mskreuse of #define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos)reuse of #define RCC_APB2ENR_ADC3EN_Pos (10U)reuse of #define __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Mskreuse of #define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)reuse of #define RCC_AHB1ENR_GPIOFEN_Pos (5U)reuse of #define GPIO_PIN_10 ((uint16_t)0x0400U)reuse of #define GPIO_MODE_ANALOG MODE_ANALOGreuse of #define MODE_ANALOG (0x3UL << GPIO_MODE_Pos)reuse of #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)reuse of #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)reuse of #define ADC3 ((ADC_TypeDef *) ADC3_BASE)reuse of #define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)reuse of #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.hreuse of #define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.hreuse of #define ADC_CLOCK_SYNC_PCLK_DIV4 ((uint32_t)ADC_CCR_ADCPRE_0)reuse of #define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos)reuse of #define ADC_CCR_ADCPRE_Pos (16U)reuse of #define ADC_RESOLUTION_12B ((uint32_t)0x00000000U)reuse of #define ADC_DATAALIGN_RIGHT ((uint32_t)0x00000000U)reuse of #define ADC_EXTERNALTRIGCONV_T1_CC1 ((uint32_t)0x00000000U)reuse of #define ADC_EXTERNALTRIGCONVEDGE_NONE ((uint32_t)0x00000000U)reuse of #define ADC_CHANNEL_8 ((uint32_t)ADC_CR1_AWDCH_3)reuse of #define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)reuse of #define ADC_CR1_AWDCH_Pos (0U)reuse of #define ADC_SAMPLETIME_3CYCLES ((uint32_t)0x00000000U)reuse of definition of BSP_COM_DeInitreuse of definition of COMreuse of definition of huartreuse of #define __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))reuse of #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Mskreuse of #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)reuse of #define RCC_APB2ENR_USART1EN_Pos (4U)reuse of definition of BSP_COM_Initreuse of #define __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Mskreuse of #define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)reuse of #define RCC_AHB1ENR_GPIOAEN_Pos (0U)reuse of #define __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0)reuse of #define GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP)reuse of #define OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos)reuse of #define GPIO_PULLUP ((uint32_t)0x00000001U)reuse of definition of BSP_PB_GetStatereuse of definition of Buttonreuse of definition of BSP_PB_DeInitreuse of definition of BSP_PB_Initreuse of definition of ButtonModereuse of #define __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Mskreuse of #define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)reuse of #define RCC_AHB1ENR_GPIOCEN_Pos (2U)reuse of #define GPIO_MODE_INPUT MODE_INPUTreuse of #define GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)reuse of #define TRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos)reuse of definition of BSP_LED_Togglereuse of definition of Ledreuse of definition of BSP_LED_Offreuse of definition of BSP_LED_Onreuse of definition of BSP_LED_DeInitreuse of definition of BSP_LED_Initreuse of #define __HAL_RCC_GPIOJ_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_AHB1ENR_GPIOJEN RCC_AHB1ENR_GPIOJEN_Mskreuse of #define RCC_AHB1ENR_GPIOJEN_Msk (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)reuse of #define RCC_AHB1ENR_GPIOJEN_Pos (9U)reuse of #define GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP)reuse of #define MODE_OUTPUT (0x1UL << GPIO_MODE_Pos)reuse of definition of BSP_GetVersionreuse of #define __STM32F769I_EVAL_BSP_VERSION ((__STM32F769I_EVAL_BSP_VERSION_MAIN << 24) |(__STM32F769I_EVAL_BSP_VERSION_SUB1 << 16) |(__STM32F769I_EVAL_BSP_VERSION_SUB2 << 8 ) |(__STM32F769I_EVAL_BSP_VERSION_RC))reuse of #define __STM32F769I_EVAL_BSP_VERSION_MAIN (0x02)reuse of #define __STM32F769I_EVAL_BSP_VERSION_SUB1 (0x01)reuse of #define __STM32F769I_EVAL_BSP_VERSION_SUB2 (0x01)reuse of #define __STM32F769I_EVAL_BSP_VERSION_RC (0x00)reuse of definition of hEvalADCreuse of definition of hEvalI2creuse of #define GPIO_AF7_USART1 ((uint8_t)0x07U)reuse of definition of COM_RX_AFreuse of definition of COM_TX_AFreuse of definition of COM_RX_PINreuse of definition of COM_TX_PINreuse of #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)reuse of #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)reuse of definition of COM_RX_PORTreuse of definition of COM_TX_PORTreuse of #define USART1 ((USART_TypeDef *) USART1_BASE)reuse of #define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)reuse of definition of COM_USARTreuse of definition of BUTTON_IRQnreuse of #define GPIO_PIN_13 ((uint16_t)0x2000U)reuse of definition of BUTTON_PINreuse of #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)reuse of #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)reuse of definition of BUTTON_PORTreuse of #define GPIO_PIN_15 ((uint16_t)0x8000U)reuse of #define GPIO_PIN_0 ((uint16_t)0x0001U)reuse of #define GPIO_PIN_1 ((uint16_t)0x0002U)reuse of #define GPIO_PIN_3 ((uint16_t)0x0008U)reuse of definition of GPIO_PINreuse of #define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)reuse of #define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400UL)reuse of definition of GPIO_PORTreuse of #if defined(USE_LCD_HDMI)reuse of declaration of OTM8009A_IO_Delayreuse of declaration of Delayreuse of declaration of TS_IO_Delayreuse of declaration of TS_IO_WriteMultiplereuse of declaration of Bufferreuse of declaration of Lengthreuse of declaration of TS_IO_ReadMultiplereuse of declaration of TS_IO_Readreuse of declaration of TS_IO_Writereuse of declaration of Valuereuse of declaration of TS_IO_Initreuse of declaration of EEPROM_IO_IsDeviceReadyreuse of declaration of DevAddressreuse of declaration of Trialsreuse of declaration of EEPROM_IO_ReadDatareuse of declaration of MemAddressreuse of declaration of pBufferreuse of declaration of BufferSizereuse of declaration of EEPROM_IO_WriteDatareuse of declaration of EEPROM_IO_Initreuse of declaration of AUDIO_IO_Delayreuse of declaration of AUDIO_IO_Readreuse of declaration of AUDIO_IO_Writereuse of declaration of AUDIO_IO_DeInitreuse of declaration of AUDIO_IO_Initreuse of declaration of MFX_IO_EnableWakeupPinreuse of declaration of MFX_IO_Wakeupreuse of declaration of MFX_IO_ReadMultiplereuse of declaration of MFX_IO_Readreuse of declaration of MFX_IO_Writereuse of declaration of MFX_IO_Delayreuse of declaration of MFX_IO_ITConfigreuse of declaration of MFX_IO_DeInitreuse of declaration of MFX_IO_Initreuse of declaration of IOE_WriteMultiplereuse of declaration of I2Cx_Errorreuse of declaration of I2Cx_IsDeviceReadyreuse of declaration of I2Cx_WriteMultiplereuse of declaration of MemAddress as MemAddSizereuse of declaration of I2Cx_ReadMultiplereuse of declaration of I2Cx_Readreuse of declaration of I2Cx_Writereuse of declaration of I2Cx_Initreuse of declaration of I2Cx_MspInitreuse of /* USE_LCD_HDMI */reuse of /**
  * @brief  HDMI delay 
  * @param  Delay: Delay in ms
  * @retval None
  */reuse of /**
  * @brief  Reads single data with I2C communication
  *         channel from HDMI bridge.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  */reuse of /**
  * @brief  HDMI writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  */reuse of /**
  * @brief  Initializes HDMI IO low level.
  * @retval None
  */reuse of /**************************** LINK ADV7533 DSI-HDMI (Display driver) **********/reuse of /**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */reuse of /**************************** LINK OTM8009A (Display driver) ******************/reuse of /**
  * @brief  Delay function used in TouchScreen low level driver.
  * @param  Delay: Delay in ms
  * @retval None
  */reuse of /**
  * @brief  Writes multiple data with I2C communication
  *         channel from MCU to TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval None
  */reuse of /**
  * @brief  Reads multiple data with I2C communication
  *         channel from TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */reuse of /**
  * @brief  Reads single data with I2C communication
  *         channel from TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  */reuse of /**
  * @brief  Writes single data with I2C communication
  *         channel from MCU to TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @param  Value: Data to be written
  */reuse of /**
  * @brief  Initialize I2C communication
  *         channel from MCU to TouchScreen (TS).
  */reuse of /******************************** LINK TS (TouchScreen) *****************************/reuse of /**
  * @brief  Checks if target device is ready for communication. 
  * @note   This function is used with Memory devices
  * @param  DevAddress: Target device address
  * @param  Trials: Number of trials
  * @retval HAL status
  */reuse of /**
  * @brief  Read data from I2C EEPROM driver in using DMA channel.
  * @param  DevAddress: Target device address
  * @param  MemAddress: Internal memory address
  * @param  pBuffer: Pointer to data buffer
  * @param  BufferSize: Amount of data to be read
  * @retval HAL status
  */reuse of /**
  * @brief  Write data to I2C EEPROM driver in using DMA channel.
  * @param  DevAddress: Target device address
  * @param  MemAddress: Internal memory address
  * @param  pBuffer: Pointer to data buffer
  * @param  BufferSize: Amount of data to be sent
  * @retval HAL status
  */reuse of /**
  * @brief  Initializes peripherals used by the I2C EEPROM driver.
  * @retval None
  */reuse of /******************************** LINK I2C EEPROM *****************************/reuse of /**
  * @brief  Camera delay 
  * @param  Delay: Delay in ms
  * @retval None
  */reuse of /* For S5K5CAG sensor, 16 bits accesses are used */reuse of /**
  * @brief  Camera reads single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  */reuse of /**
  * @brief  Camera writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  */reuse of /**
  * @brief  Initializes Camera low level.
  * @retval None
  */reuse of /********************************* LINK CAMERA ********************************/reuse of /**
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */reuse of /**
  * @brief  Reads a single data.
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */reuse of /**
  * @brief  Writes a single data.
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */reuse of /**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */reuse of /**
  * @brief  Initializes Audio low level.
  * @retval None
  */reuse of /********************************* LINK AUDIO *********************************/reuse of /**
  * @brief  Used by Lx family but requested for MXF component compatibility.
  * @retval None
  */reuse of /**
  * @brief  Used by Lx family but requested for MFX component compatibility.
  * @retval None
  */reuse of /**
  * @brief  MFX delay 
  * @param  Delay: Delay in ms
  * @retval None
  */reuse of /**
  * @brief  MFX reads multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */reuse of /**
  * @brief  MFX reads single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  */reuse of /**
  * @brief  MFX writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  */reuse of /* Enable and set GPIO EXTI Interrupt to the lowest priority */reuse of /* Enable the GPIO EXTI clock */reuse of /**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  */reuse of /**
  * @brief  DeInitializes MFX low level.
  * @retval None
  */reuse of /**
  * @brief  Initializes MFX low level.
  * @retval None
  */reuse of /********************************* LINK MFX ***********************************/reuse of /**
  * @brief  IOE delay 
  * @param  Delay: Delay in ms
  * @retval None
  */reuse of /**
  * @brief  IOE writes multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval None
  */reuse of /**
  * @brief  IOE reads multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */reuse of /**
  * @brief  IOE reads single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  */reuse of /**
  * @brief  IOE writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  */reuse of /* IO expander IT config done by BSP_TS_ITConfig function */reuse of /**
  * @brief  Configures IOE low level interrupt.
  * @retval None
  */reuse of /**
  * @brief  Initializes IOE low level.
  * @retval None
  */reuse of /********************************* LINK IOE ***********************************/reuse of /*******************************************************************************
                            LINK OPERATIONS
*******************************************************************************/reuse of /* Re-Initialize the I2C communication bus */reuse of /* De-initialize the I2C communication bus */reuse of /**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address
  * @retval None
  */reuse of /* Re-Initiaize the I2C Bus */reuse of /* Check the communication status */reuse of /**
  * @brief  Writes a value in a register of the device through BUS in using DMA mode.
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  MemAddress: internal memory address  
  * @param  Buffer: The target register value to be written 
  * @param  Length: buffer size to be written
  * @retval HAL status
  */reuse of /* I2C error occurred */reuse of /**
  * @brief  Reads multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @param  MemAddress: internal memory address   
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */reuse of /* Execute user timeout callback */reuse of /**
  * @brief  Reads a single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  */reuse of /**
  * @brief  Writes a single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  */reuse of /* Init the I2C */reuse of /**
  * @brief  Initializes I2C HAL.
  * @retval None
  */reuse of /* Enable and set I2Cx Interrupt to a lower priority */reuse of /* Release the I2C peripheral clock reset */reuse of /* Force the I2C peripheral clock reset */reuse of /* Enable I2C clock */reuse of /*** Configure the I2C peripheral ***/reuse of /* Configure I2C Rx as alternate function */reuse of /* Configure I2C Tx as alternate function */reuse of /* Enable GPIO clock */reuse of /*** Configure the GPIOs ***/reuse of /**
  * @brief  Initializes I2C MSP.
  * @retval None
  */reuse of /******************************* I2C Routines *********************************/reuse of /*******************************************************************************
                            BUS OPERATIONS
*******************************************************************************/reuse of /* Check the pressed keys */reuse of /* Read the status joystick pins */reuse of /**
  * @brief  Returns the current joystick status.
  * @retval Code of the joystick key pressed
  *          This code can be one of the following values:
  *            @arg  JOY_NONE
  *            @arg  JOY_SEL
  *            @arg  JOY_DOWN
  *            @arg  JOY_LEFT
  *            @arg  JOY_RIGHT
  *            @arg  JOY_UP
  */reuse of /**
  * @brief  DeInit joystick GPIOs.
  * @note   JOY DeInit does not disable the MFX, just set the MFX pins in Off mode
  * @retval None.
  */reuse of /* Configure IO interrupt acquisition mode */reuse of /* Configure joystick pins in IT mode */reuse of /* Initialize the IO functionalities */reuse of /**
  * @brief  Configures joystick GPIO and EXTI modes.
  * @param  JoyMode: Button mode.
  *          This parameter can be one of the following values:
  *            @arg  JOY_MODE_GPIO: Joystick pins will be used as simple IOs
  *            @arg  JOY_MODE_EXTI: Joystick pins will be connected to EXTI line 
  *                                 with interrupt generation capability  
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */reuse of /**
  * @brief  Get Potentiometer level in 12 bits.
  * @retval Potentiometer level(0..0xFFF) / 0xFFFFFFFF : Error
  */reuse of /* Parameter discarded because offset correction is disabled */reuse of /* Sampling time (number of clock cycles unit) */reuse of /* Rank of sampled channel number ADCx_CHANNEL */reuse of /* Sampled channel number */reuse of /* Configure ADC regular channel */reuse of /* DMA one-shot mode selected  */reuse of /* Parameter discarded because software trigger chosen */reuse of /* Software start to trig the 1st conversion manually, without external event */reuse of /* Parameter discarded because sequencer is disabled */reuse of /* Continuous mode disabled to have only 1 conversion at each conversion trig */reuse of /* EOC flag picked-up to indicate conversion end */reuse of /* Sequencer disabled (ADC conversion on only 1 channel: channel set on rank 1) */reuse of /* Right-alignment for converted data */reuse of /* 12-bit resolution for converted data */reuse of /* Asynchronous clock mode, input ADC clock not divided */reuse of /* Configure the ADC peripheral */reuse of /* ADC Channel GPIO pin configuration */reuse of 29reuse of STM32F769xxreuse of HAL_RCC_MODULE_ENABLEDreuse of (SDRAM_HandleTypeDef *)...reuse of initializer for hsdramreuse of DMA_SxCR_ENreuse of __HAL_DMA_DISABLE(__HANDLE__)reuse of DMA_SxCR_EN_Mskreuse of DMA_SxCR_EN_Posreuse of HAL_SDRAM_STATE_ERRORreuse of (HAL_SDRAM_StateTypeDef)...reuse of USE_HAL_SDRAM_REGISTER_CALLBACKSreuse of HAL_SDRAM_STATE_WRITE_PROTECTEDreuse of HAL_SDRAM_STATE_READYreuse of (const FMC_Bank5_6_TypeDef *)...reuse of HAL_SDRAM_STATE_BUSYreuse of RefreshRatereuse of initializer for statereuse of FMC_SDRAM_CMD_PALLreuse of HAL_SDRAM_STATE_PRECHARGEDreuse of (Text_AlignModeTypdef)...reuse of ... += ...reuse of initializer for color_backupreuse of (uint32_t *)...reuse of LTDC_PIXEL_FORMAT_RGB888reuse of LTDC_PIXEL_FORMAT_RGB565reuse of LTDC_PIXEL_FORMAT_ARGB4444reuse of LTDC_PIXEL_FORMAT_AL88reuse of (volatile uint32_t *)...reuse of (volatile uint16_t *)...reuse of definition of S5K5CAG_Commonreuse of definition of s5k5cag_drvreuse of declaration of s5k5cag_ConvertValuereuse of /**
  * @brief  Convert input values into s5k5cag parameters.
  * @param  feature: Camera feature to be configured
  * @param  value: Value to be configured
  * @retval The converted value
  */reuse of /******************************************************************************
                            Static Functions
*******************************************************************************/reuse of /* INFO_chipId1 @ 0x00000040 */reuse of /* Get the camera ID */reuse of /* page 0x0000 */reuse of /* Prepare the sensor to read the Camera ID */reuse of /* Initialize I2C */reuse of /**
  * @brief  Read the S5K5CAG Camera identity.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval the S5K5CAG ID
  */reuse of /* REG_SF_USER_BgainChanged */reuse of /* REG_SF_USER_BgainChanged register (0x700004AA) */reuse of /* REG_SF_USER_Bgain register */reuse of /* REG_SF_USER_Bgain register (0x700004A8) */reuse of /* Set blue gain */reuse of /* REG_SF_USER_GgainChanged */reuse of /* REG_SF_USER_GgainChanged register (0x700004A6) */reuse of /* REG_SF_USER_Ggain register */reuse of /* REG_SF_USER_Ggain register (0x700004A4) */reuse of /* Set green gain */reuse of /* REG_SF_USER_RgainChanged */reuse of /* REG_SF_USER_RgainChanged register (0x700004A2) */reuse of /* REG_SF_USER_Rgain register */reuse of /* REG_SF_USER_Rgain register (0x700004A0) */reuse of /* Set red gain */reuse of /* Blue gain set to a high level */reuse of /* Green gain set to a low level */reuse of /* Red gain set to a low level */reuse of /* Blue color effect : */reuse of /* Blue gain set to a low level */reuse of /* Green gain set to a high level */reuse of /* Green color effect */reuse of /* Red gain set to a high level */reuse of /* Red color effect */reuse of /* REG_TC_GP_SpecialEffects register */reuse of /* REG_TC_GP_SpecialEffects register (0x70000021E) */reuse of /* Reset previous special effect view, restore normal view */reuse of /* Sepia color effect */reuse of /* Wait for 100ms */reuse of /* REG_TC_DBG_ReInitCmd register */reuse of /* REG_TC_DBG_ReInitCmd register (0x700004D6) */reuse of /* Reset previous color effect settings */reuse of /* REG_TC_UserContrast register */reuse of /* REG_TC_UserContrast register (0x70000020E) */reuse of /* Set contrast */reuse of /* REG_TC_UserBrightness register */reuse of /* REG_TC_UserBrightness register (0x70000020C) */reuse of /* Set brightness */reuse of /* Convert the input value into s5k5cag parameters */reuse of /**
  * @brief  Configures the S5K5CAG camera feature.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  feature: Camera feature to be configured
  * @param  value: Value to be configured
  * @param  brightness_value: Brightness value to be configured
  * @retval None
  */reuse of /* Set specific parameters for each resolution */reuse of /* Set common parameters for all resolutions */reuse of /* Check if resolution is supported */reuse of /**
  * @brief  Initializes the S5K5CAG CAMERA component.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  resolution: Camera resolution
  * @retval None
  */reuse of /** @defgroup S5K5CAG_Private_Functions
  * @{
  */reuse of /* New Configuration FW Sync Preview */reuse of /*==========================================================================================*/reuse of /* #REG_0TC_PCFG_usMinFrTimeMsecMult10 - 30fps */reuse of /*{0x0F12, 0x014D},*/reuse of /* #REG_0TC_PCFG_usMaxFrTimeMsecMult10 - 15fps */reuse of /* #REG_0TC_PCFG_usMaxFrTimeMsecMult10 - 10fps */reuse of /*=================S5K5CAGX_CAM_NOM_MAX_FR_TIME,S5K5CAGX_CAM_NOM_MIN_FR_TIME 30fps~15fps (Arima Use)==================*/reuse of /* #REG_0TC_PCFG_FrRateQualityType 01:Always achieve the best frame rate. 02:Always achieve the best possible image quality (no-binning mode) */reuse of /* #REG_0TC_PCFG_usFrTimeType                           */reuse of /* #REG_0TC_PCFG_uClockInd                              */reuse of /* #REG_0TC_PCFG_usJpegTotalPackets                     */reuse of /* #REG_0TC_PCFG_usJpegPacketSize                       */reuse of /* #REG_0TC_PCFG_OIFMask                                */reuse of /* #REG_0TC_PCFG_PVIMask - bit0: swap RGB high/low byte */reuse of /* #REG_0TC_PCFG_PVIMask - s0050 = FALSE in MSM6290 : s0052 = TRUE in MSM6800 - reg 027A */reuse of /*{0x0F12, 0x0052}, */reuse of /* bit3: HSYNC data blanking level */reuse of /* bit2: VSYNC data blanking level */reuse of /* bit0: swap RGB high/low byte    */reuse of /* #REG_0TC_PCFG_PVIMask           */reuse of /* #REG_0TC_PCFG_uMaxBpp88      */reuse of /* #REG_0TC_PCFG_OutClkPerPix88 */reuse of /* #REG_0TC_PCFG_usMinOut4KHzRate - 23.936MHz */reuse of /* #REG_0TC_PCFG_usMaxOut4KHzRate - 24.064MHz */reuse of /* #REG_0TC_PCFG_Format */reuse of /* #REG_0TC_PCFG_usHeight - 120 */reuse of /* #REG_0TC_PCFG_usWidth  - 160 */reuse of /* SET PREVIEW CONFIGURATION_0  */reuse of /*# Size: QQVGA 160x120                                 */reuse of /*  SET PREVIEW CONFIGURATION_0, Camera Normal 10~30fps */reuse of /* Initialization sequence for QQVGA resolution (160x120) */reuse of /* #REG_0TC_PCFG_usHeight - 240 */reuse of /* #REG_0TC_PCFG_usWidth  - 320 */reuse of /*# Size: QVGA 320x240                                  */reuse of /* Initialization sequence for QVGA resolution (320x240) */reuse of /*0x0F12, 0x014D,*/reuse of /* #REG_0TC_PCFG_usHeight - 480 */reuse of /* #REG_0TC_PCFG_usWidth  - 640 */reuse of /*# Size: VGA 640x480                                   */reuse of /* Initialization sequence for VGA resolution (640x480)*/reuse of /* #REG_0TC_PCFG_usHeight - 272 */reuse of /* #REG_0TC_PCFG_usWidth  - 480 */reuse of /*# Size: 480x272                                       */reuse of /* Initialization sequence for 480x272 resolution */reuse of /* #REG_TC_IPRM_InitParamsUpdated */reuse of /* Update PLL */reuse of /* 40.064MHz REG_TC_IPRM_MaxOutRate4KHz_1              */reuse of /* 39.936MHz REG_TC_IPRM_MinOutRate4KHz_1, for capture */reuse of /* 40MHz 2nd SYS_CLK, for capture                      */reuse of /* 24.064MHz REG_TC_IPRM_MaxOutRate4KHz_0              */reuse of /* 24MHz REG_TC_IPRM_MinOutRate4KHz_0                  */reuse of /* 48MHz 1st SYS_CLK                                   */reuse of /* @0x700001F6 First system clock frequency in KHz divided by 4 - 58.000MHz */reuse of /*{0x0F12, 0x38a4}, */reuse of /* Set system CLK - 32MHz(0x1F40), 58MHz(0x38a4), can be 24MHz lowest */reuse of /* #REG_TC_IPRM_UseNPviClocks - Number of PLL setting */reuse of /* #REG_TC_IPRM_InClockLSBs */reuse of /* Set input CLK */reuse of /* hex((CLK you want) * 1000 / 4)  */reuse of /* 3.PCLK                          */reuse of /* 2.System CLK                    */reuse of /* hex(CLK you want) * 1000)       */reuse of /* 1. MCLK                         */reuse of /* How to set                      */reuse of /* ====== SET PLL =====            */reuse of /* seti_uContrastCenter */reuse of /* Update Changed Registers */reuse of /* #TVAR_afit_pBaseVals[519] */reuse of /* #TVAR_afit_pBaseVals[518] */reuse of /* #TVAR_afit_pBaseVals[517] */reuse of /* #TVAR_afit_pBaseVals[516] */reuse of /* #TVAR_afit_pBaseVals[515] */reuse of /* #TVAR_afit_pBaseVals[514] */reuse of /* #TVAR_afit_pBaseVals[513] */reuse of /* #TVAR_afit_pBaseVals[512] */reuse of /* #TVAR_afit_pBaseVals[511] */reuse of /* #TVAR_afit_pBaseVals[510] */reuse of /* #TVAR_afit_pBaseVals[509] */reuse of /* #TVAR_afit_pBaseVals[508] */reuse of /* #TVAR_afit_pBaseVals[507] */reuse of /* #TVAR_afit_pBaseVals[506] */reuse of /* #TVAR_afit_pBaseVals[505] */reuse of /* #TVAR_afit_pBaseVals[504] */reuse of /* #TVAR_afit_pBaseVals[503] */reuse of /* #TVAR_afit_pBaseVals[502] */reuse of /* #TVAR_afit_pBaseVals[501] */reuse of /* #TVAR_afit_pBaseVals[500] */reuse of /* #TVAR_afit_pBaseVals[499] */reuse of /* #TVAR_afit_pBaseVals[498] */reuse of /* #TVAR_afit_pBaseVals[497] */reuse of /* #TVAR_afit_pBaseVals[496] */reuse of /* #TVAR_afit_pBaseVals[495] */reuse of /* #TVAR_afit_pBaseVals[494] */reuse of /* #TVAR_afit_pBaseVals[493] */reuse of /* #TVAR_afit_pBaseVals[492] */reuse of /* #TVAR_afit_pBaseVals[491] */reuse of /* #TVAR_afit_pBaseVals[490] */reuse of /* #TVAR_afit_pBaseVals[489] */reuse of /* #TVAR_afit_pBaseVals[488] */reuse of /* #TVAR_afit_pBaseVals[487] */reuse of /* #TVAR_afit_pBaseVals[486] */reuse of /* #TVAR_afit_pBaseVals[485] */reuse of /* #TVAR_afit_pBaseVals[484] */reuse of /* #TVAR_afit_pBaseVals[483] */reuse of /* #TVAR_afit_pBaseVals[482] */reuse of /* #TVAR_afit_pBaseVals[481] */reuse of /* #TVAR_afit_pBaseVals[480] */reuse of /* #TVAR_afit_pBaseVals[479] */reuse of /* #TVAR_afit_pBaseVals[478] */reuse of /* #TVAR_afit_pBaseVals[477] */reuse of /* #TVAR_afit_pBaseVals[476] */reuse of /* #TVAR_afit_pBaseVals[475] */reuse of /* #TVAR_afit_pBaseVals[474] */reuse of /* #TVAR_afit_pBaseVals[473] */reuse of /* #TVAR_afit_pBaseVals[472] */reuse of /* #TVAR_afit_pBaseVals[471] */reuse of /* #TVAR_afit_pBaseVals[470] */reuse of /* #TVAR_afit_pBaseVals[469] */reuse of /* #TVAR_afit_pBaseVals[468] */reuse of /* #TVAR_afit_pBaseVals[467] */reuse of /* #TVAR_afit_pBaseVals[466] */reuse of /* #TVAR_afit_pBaseVals[465] */reuse of /* #TVAR_afit_pBaseVals[464] */reuse of /* #TVAR_afit_pBaseVals[463] */reuse of /* #TVAR_afit_pBaseVals[462] */reuse of /* #TVAR_afit_pBaseVals[461] */reuse of /* #TVAR_afit_pBaseVals[460] */reuse of /* #TVAR_afit_pBaseVals[459] */reuse of /* #TVAR_afit_pBaseVals[458] */reuse of /* #TVAR_afit_pBaseVals[457] */reuse of /* #TVAR_afit_pBaseVals[456] */reuse of /* #TVAR_afit_pBaseVals[455] */reuse of /* #TVAR_afit_pBaseVals[454] */reuse of /* #TVAR_afit_pBaseVals[453] */reuse of /* #TVAR_afit_pBaseVals[452] */reuse of /* #TVAR_afit_pBaseVals[451] */reuse of /* #TVAR_afit_pBaseVals[450] */reuse of /* #TVAR_afit_pBaseVals[449] */reuse of /* #TVAR_afit_pBaseVals[448] */reuse of /* #TVAR_afit_pBaseVals[447] */reuse of /* #TVAR_afit_pBaseVals[446] */reuse of /* #TVAR_afit_pBaseVals[445] */reuse of /* #TVAR_afit_pBaseVals[444] */reuse of /* #TVAR_afit_pBaseVals[443] */reuse of /* #TVAR_afit_pBaseVals[442] */reuse of /* #TVAR_afit_pBaseVals[441] */reuse of /* #TVAR_afit_pBaseVals[440] */reuse of /* #TVAR_afit_pBaseVals[439] */reuse of /* #TVAR_afit_pBaseVals[438] */reuse of /* #TVAR_afit_pBaseVals[437] */reuse of /* #TVAR_afit_pBaseVals[436] */reuse of /* #TVAR_afit_pBaseVals[435] */reuse of /* #TVAR_afit_pBaseVals[434] */reuse of /* #TVAR_afit_pBaseVals[433] */reuse of /* #TVAR_afit_pBaseVals[432] */reuse of /* #TVAR_afit_pBaseVals[431] */reuse of /* #TVAR_afit_pBaseVals[430] */reuse of /* #TVAR_afit_pBaseVals[429] */reuse of /* #TVAR_afit_pBaseVals[428] */reuse of /* #TVAR_afit_pBaseVals[427] */reuse of /* #TVAR_afit_pBaseVals[426] */reuse of /* #TVAR_afit_pBaseVals[425] */reuse of /* #TVAR_afit_pBaseVals[424] */reuse of /* #TVAR_afit_pBaseVals[423] */reuse of /* #TVAR_afit_pBaseVals[422] */reuse of /* #TVAR_afit_pBaseVals[421] */reuse of /* #TVAR_afit_pBaseVals[420] */reuse of /* #TVAR_afit_pBaseVals[419] */reuse of /* #TVAR_afit_pBaseVals[418] */reuse of /* #TVAR_afit_pBaseVals[417] */reuse of /* #TVAR_afit_pBaseVals[416] */reuse of /* #TVAR_afit_pBaseVals[415] */reuse of /* #TVAR_afit_pBaseVals[414] */reuse of /* #TVAR_afit_pBaseVals[413] */reuse of /* #TVAR_afit_pBaseVals[412] */reuse of /* #TVAR_afit_pBaseVals[411] */reuse of /* #TVAR_afit_pBaseVals[410] */reuse of /* #TVAR_afit_pBaseVals[409] */reuse of /* #TVAR_afit_pBaseVals[408] */reuse of /* #TVAR_afit_pBaseVals[407] */reuse of /* #TVAR_afit_pBaseVals[406] */reuse of /* #TVAR_afit_pBaseVals[405] */reuse of /* #TVAR_afit_pBaseVals[404] */reuse of /* #TVAR_afit_pBaseVals[403] */reuse of /* #TVAR_afit_pBaseVals[402] */reuse of /* #TVAR_afit_pBaseVals[401] */reuse of /* #TVAR_afit_pBaseVals[400] */reuse of /* #TVAR_afit_pBaseVals[399] */reuse of /* #TVAR_afit_pBaseVals[398] */reuse of /* #TVAR_afit_pBaseVals[397] */reuse of /* #TVAR_afit_pBaseVals[396] */reuse of /* #TVAR_afit_pBaseVals[395] */reuse of /* #TVAR_afit_pBaseVals[394] */reuse of /* #TVAR_afit_pBaseVals[393] */reuse of /* #TVAR_afit_pBaseVals[392] */reuse of /* #TVAR_afit_pBaseVals[391] */reuse of /* #TVAR_afit_pBaseVals[390] */reuse of /* #TVAR_afit_pBaseVals[389] */reuse of /* #TVAR_afit_pBaseVals[388] */reuse of /* #TVAR_afit_pBaseVals[387] */reuse of /* #TVAR_afit_pBaseVals[386] */reuse of /* #TVAR_afit_pBaseVals[385] */reuse of /* #TVAR_afit_pBaseVals[384] */reuse of /* #TVAR_afit_pBaseVals[383] */reuse of /* #TVAR_afit_pBaseVals[382] */reuse of /* #TVAR_afit_pBaseVals[381] */reuse of /* #TVAR_afit_pBaseVals[380] */reuse of /* #TVAR_afit_pBaseVals[379] */reuse of /* #TVAR_afit_pBaseVals[378] */reuse of /* #TVAR_afit_pBaseVals[377] */reuse of /* #TVAR_afit_pBaseVals[376] */reuse of /* #TVAR_afit_pBaseVals[375] */reuse of /* #TVAR_afit_pBaseVals[374] */reuse of /* #TVAR_afit_pBaseVals[373] */reuse of /* #TVAR_afit_pBaseVals[372] */reuse of /* #TVAR_afit_pBaseVals[371] */reuse of /* #TVAR_afit_pBaseVals[370] */reuse of /* #TVAR_afit_pBaseVals[369] */reuse of /* #TVAR_afit_pBaseVals[368] */reuse of /* #TVAR_afit_pBaseVals[367] */reuse of /* #TVAR_afit_pBaseVals[366] */reuse of /* #TVAR_afit_pBaseVals[365] */reuse of /* #TVAR_afit_pBaseVals[364] */reuse of /* #TVAR_afit_pBaseVals[363] */reuse of /* #TVAR_afit_pBaseVals[362] */reuse of /* #TVAR_afit_pBaseVals[361] */reuse of /* #TVAR_afit_pBaseVals[360] */reuse of /* #TVAR_afit_pBaseVals[359] */reuse of /* #TVAR_afit_pBaseVals[358] */reuse of /* #TVAR_afit_pBaseVals[357] */reuse of /* #TVAR_afit_pBaseVals[356] */reuse of /* #TVAR_afit_pBaseVals[355] */reuse of /* #TVAR_afit_pBaseVals[354] */reuse of /* #TVAR_afit_pBaseVals[353] */reuse of /* #TVAR_afit_pBaseVals[352] */reuse of /* #TVAR_afit_pBaseVals[351] */reuse of /* #TVAR_afit_pBaseVals[350] */reuse of /* #TVAR_afit_pBaseVals[349] */reuse of /* #TVAR_afit_pBaseVals[348] */reuse of /* #TVAR_afit_pBaseVals[347] */reuse of /* #TVAR_afit_pBaseVals[346] */reuse of /* #TVAR_afit_pBaseVals[345] */reuse of /* #TVAR_afit_pBaseVals[344] */reuse of /* #TVAR_afit_pBaseVals[343] */reuse of /* #TVAR_afit_pBaseVals[342] */reuse of /* #TVAR_afit_pBaseVals[341] */reuse of /* #TVAR_afit_pBaseVals[340] */reuse of /* #TVAR_afit_pBaseVals[339] */reuse of /* #TVAR_afit_pBaseVals[338] */reuse of /* #TVAR_afit_pBaseVals[337] */reuse of /* #TVAR_afit_pBaseVals[336] */reuse of /* #TVAR_afit_pBaseVals[335] */reuse of /* #TVAR_afit_pBaseVals[334] */reuse of /* #TVAR_afit_pBaseVals[333] */reuse of /* #TVAR_afit_pBaseVals[332] */reuse of /* #TVAR_afit_pBaseVals[331] */reuse of /* #TVAR_afit_pBaseVals[330] */reuse of /* #TVAR_afit_pBaseVals[329] */reuse of /* #TVAR_afit_pBaseVals[328] */reuse of /* #TVAR_afit_pBaseVals[327] */reuse of /* #TVAR_afit_pBaseVals[326] */reuse of /* #TVAR_afit_pBaseVals[325] */reuse of /* #TVAR_afit_pBaseVals[324] */reuse of /* #TVAR_afit_pBaseVals[323] */reuse of /* #TVAR_afit_pBaseVals[322] */reuse of /* #TVAR_afit_pBaseVals[321] */reuse of /* #TVAR_afit_pBaseVals[320] */reuse of /* #TVAR_afit_pBaseVals[319] */reuse of /* #TVAR_afit_pBaseVals[318] */reuse of /* #TVAR_afit_pBaseVals[317] */reuse of /* #TVAR_afit_pBaseVals[316] */reuse of /* #TVAR_afit_pBaseVals[315] */reuse of /* #TVAR_afit_pBaseVals[314] */reuse of /* #TVAR_afit_pBaseVals[313] */reuse of /* #TVAR_afit_pBaseVals[312] */reuse of /* #TVAR_afit_pBaseVals[311] */reuse of /* #TVAR_afit_pBaseVals[310] */reuse of /* #TVAR_afit_pBaseVals[309] */reuse of /* #TVAR_afit_pBaseVals[308] */reuse of /* #TVAR_afit_pBaseVals[307] */reuse of /* #TVAR_afit_pBaseVals[306] */reuse of /* #TVAR_afit_pBaseVals[305] */reuse of /* #TVAR_afit_pBaseVals[304] */reuse of /* #TVAR_afit_pBaseVals[303] */reuse of /* #TVAR_afit_pBaseVals[302] */reuse of /* #TVAR_afit_pBaseVals[301] */reuse of /* #TVAR_afit_pBaseVals[300] */reuse of /* #TVAR_afit_pBaseVals[299] */reuse of /* #TVAR_afit_pBaseVals[298] */reuse of /* #TVAR_afit_pBaseVals[297] */reuse of /* #TVAR_afit_pBaseVals[296] */reuse of /* #TVAR_afit_pBaseVals[295] */reuse of /* #TVAR_afit_pBaseVals[294] */reuse of /* #TVAR_afit_pBaseVals[293] */reuse of /* #TVAR_afit_pBaseVals[292] */reuse of /* #TVAR_afit_pBaseVals[291] */reuse of /* #TVAR_afit_pBaseVals[290] */reuse of /* #TVAR_afit_pBaseVals[289] */reuse of /* #TVAR_afit_pBaseVals[288] */reuse of /* #TVAR_afit_pBaseVals[287] */reuse of /* #TVAR_afit_pBaseVals[286] */reuse of /* #TVAR_afit_pBaseVals[285] */reuse of /* #TVAR_afit_pBaseVals[284] */reuse of /* #TVAR_afit_pBaseVals[283] */reuse of /* #TVAR_afit_pBaseVals[282] */reuse of /* #TVAR_afit_pBaseVals[281] */reuse of /* #TVAR_afit_pBaseVals[280] */reuse of /* #TVAR_afit_pBaseVals[279] */reuse of /* #TVAR_afit_pBaseVals[278] */reuse of /* #TVAR_afit_pBaseVals[277] */reuse of /* #TVAR_afit_pBaseVals[276] */reuse of /* #TVAR_afit_pBaseVals[275] */reuse of /* #TVAR_afit_pBaseVals[274] */reuse of /* #TVAR_afit_pBaseVals[273] */reuse of /* #TVAR_afit_pBaseVals[272] */reuse of /* #TVAR_afit_pBaseVals[271] */reuse of /* #TVAR_afit_pBaseVals[270] */reuse of /* #TVAR_afit_pBaseVals[269] */reuse of /* #TVAR_afit_pBaseVals[268] */reuse of /* #TVAR_afit_pBaseVals[267] */reuse of /* #TVAR_afit_pBaseVals[266] */reuse of /* #TVAR_afit_pBaseVals[265] */reuse of /* #TVAR_afit_pBaseVals[264] */reuse of /* #TVAR_afit_pBaseVals[263] */reuse of /* #TVAR_afit_pBaseVals[262] */reuse of /* #TVAR_afit_pBaseVals[261] */reuse of /* #TVAR_afit_pBaseVals[260] */reuse of /* #TVAR_afit_pBaseVals[259] */reuse of /* #TVAR_afit_pBaseVals[258] */reuse of /* #TVAR_afit_pBaseVals[257] */reuse of /* #TVAR_afit_pBaseVals[256] */reuse of /* #TVAR_afit_pBaseVals[255] */reuse of /* #TVAR_afit_pBaseVals[254] */reuse of /* #TVAR_afit_pBaseVals[253] */reuse of /* #TVAR_afit_pBaseVals[252] */reuse of /* #TVAR_afit_pBaseVals[251] */reuse of /* #TVAR_afit_pBaseVals[250] */reuse of /* #TVAR_afit_pBaseVals[249] */reuse of /* #TVAR_afit_pBaseVals[248] */reuse of /* #TVAR_afit_pBaseVals[247] */reuse of /* #TVAR_afit_pBaseVals[246] */reuse of /* #TVAR_afit_pBaseVals[245] */reuse of HAL_ETH_DeInitreuse of HAL_ETH_Initreuse of WakeUpForwardreuse of GlobalUnicastreuse of MagicPacketreuse of WakeUpPacketreuse of ControlPacketsFilterreuse of BroadcastFilterreuse of DestAddrInverseFilteringreuse of SrcAddrInverseFilteringreuse of SrcAddrFilteringreuse of PassAllMulticastreuse of HashMulticastreuse of HashUnicastreuse of HachOrPerfectFilterreuse of ReceiveAllModereuse of PromiscuousModereuse of txPtpCallbackreuse of IsPtpConfiguredreuse of MACLPIEventreuse of MACWakeUpEventreuse of MACErrorCodereuse of DMAErrorCodereuse of gStatereuse of RxDescListreuse of TxDescListreuse of RxBuffLenreuse of RxDescreuse of TxDescreuse of MediaInterfacereuse of MACAddrreuse of HAL_ETH_MII_MODEreuse of HAL_ETH_RMII_MODEreuse of DescriptorSkipLengthreuse of EnhancedDescriptorFormatreuse of SecondFrameOperatereuse of ReceiveThresholdControlreuse of ForwardUndersizedGoodFramesreuse of FlushRxPacketreuse of ForwardErrorFramesreuse of RxDMABurstLengthreuse of TransmitThresholdControlreuse of TxDMABurstLengthreuse of TransmitStoreForwardreuse of ReceiveStoreForwardreuse of DropTCPIPChecksumErrorFramereuse of BurstModereuse of AddressAlignedBeatsreuse of DMAArbitrationreuse of ForwardRxUndersizedGoodPacketreuse of ForwardRxErrorPacketreuse of DropTCPIPChecksumErrorPacketreuse of ReceiveQueueModereuse of TransmitQueueModereuse of ReceiveFlowControlreuse of UnicastPausePacketDetectreuse of TransmitFlowControlreuse of PauseLowThresholdreuse of ZeroQuantaPausereuse of PauseTimereuse of WatchdogTimeoutreuse of ProgrammableWatchdogreuse of ExtendedInterPacketGapValreuse of ExtendedInterPacketGapreuse of GiantPacketSizeLimitreuse of CRCCheckingRxPacketsreuse of SlowProtocolDetectreuse of PreambleLengthreuse of DeferralCheckreuse of BackOffLimitreuse of RetryTransmissionreuse of CarrierSenseDuringTransmitreuse of ReceiveOwnreuse of CarrierSenseBeforeTransmitreuse of LoopbackModereuse of DuplexModereuse of JumboPacketreuse of Jabberreuse of Watchdogreuse of AutomaticPadCRCStripreuse of CRCStripTypePacketreuse of Support2KPacketreuse of GiantPacketSizeLimitControlreuse of InterPacketGapValreuse of ChecksumOffloadreuse of SourceAddrControlreuse of pRxEndreuse of pRxStartreuse of TimeStampreuse of pRxLastRxDescreuse of RxBuildDescCntreuse of RxBuildDescIdxreuse of RxDataLengthreuse of RxDescCntreuse of RxDescIdxreuse of ItModereuse of TimeStampHighreuse of TimeStampLowreuse of InnerVlanCtrlreuse of InnerVlanTagreuse of VlanCtrlreuse of VlanTagreuse of TCPHeaderLenreuse of PayloadLenreuse of MaxSegmentSizereuse of ChecksumCtrlreuse of CRCPadCtrlreuse of SrcAddrCtrlreuse of TxBufferreuse of Attributesreuse of releaseIndexreuse of BuffersInUsereuse of CurrentPacketAddressreuse of PacketAddressreuse of CurTxDescreuse of nextreuse of bufferreuse of BackupAddr1reuse of BackupAddr0reuse of DESC7reuse of DESC6reuse of DESC5reuse of DESC4reuse of DESC3reuse of DESC2reuse of DESC1reuse of DESC0reuse of volatile HAL_ETH_StateTypeDefreuse of ETH_TypeDef *reuse of ETH_DMADescTypeDef *reuse of ETH_BufferTypeDef *reuse of __ETH_BufferTypeDef *reuse of uint32_t *[4]reuse of unsigned long *[4]reuse of FLASH_OBProgramInitTypeDefreuse of FLASH_EraseInitTypeDefreuse of FLASH_Erase_Sectorreuse of Sectorreuse of VoltageRangereuse of HAL_FLASHEx_OBGetConfigreuse of FLASH_OBProgramInitTypeDef *reuse of pOBInitreuse of HAL_FLASHEx_OBProgramreuse of HAL_FLASHEx_Erase_ITreuse of FLASH_EraseInitTypeDef *reuse of pEraseInitreuse of HAL_FLASHEx_Erasereuse of SectorErrorreuse of BootAddr1reuse of BootAddr0reuse of USERConfigreuse of BORLevelreuse of RDPLevelreuse of WRPSectorreuse of WRPStatereuse of OptionTypereuse of NbSectorsreuse of Banksreuse of TypeErasereuse of FLASH_ProcedureTypeDefreuse of FLASH_WaitForLastOperationreuse of HAL_FLASH_GetErrorreuse of HAL_FLASH_OB_Launchreuse of HAL_FLASH_OB_Lockreuse of HAL_FLASH_OB_Unlockreuse of HAL_FLASH_Lockreuse of HAL_FLASH_Unlockreuse of HAL_FLASH_OperationErrorCallbackreuse of ReturnValuereuse of HAL_FLASH_EndOfOperationCallbackreuse of HAL_FLASH_IRQHandlerreuse of HAL_FLASH_Program_ITreuse of TypeProgramreuse of Datareuse of HAL_FLASH_Programreuse of FLASH_ProcessTypeDefreuse of VoltageForErasereuse of NbSectorsToErasereuse of ProcedureOnGoingreuse of FLASH_PROC_NONEreuse of FLASH_PROC_SECTERASEreuse of FLASH_PROC_MASSERASEreuse of FLASH_PROC_PROGRAMreuse of volatile FLASH_ProcedureTypeDefreuse of FMC_NAND_PCC_TimingTypeDefreuse of FMC_NAND_InitTypeDefreuse of FMC_SDRAM_GetModeStatusreuse of const FMC_Bank5_6_TypeDefreuse of const FMC_Bank5_6_TypeDef *reuse of Devicereuse of Bankreuse of FMC_SDRAM_SetAutoRefreshNumberreuse of FMC_SDRAM_ProgramRefreshRatereuse of FMC_SDRAM_SendCommandreuse of FMC_SDRAM_WriteProtection_Disablereuse of FMC_SDRAM_WriteProtection_Enablereuse of FMC_SDRAM_DeInitreuse of FMC_SDRAM_Timing_Initreuse of FMC_SDRAM_Initreuse of FMC_SDRAM_InitTypeDef *reuse of FMC_NAND_GetECCreuse of FMC_Bank3_TypeDef *reuse of ECCvalreuse of FMC_NAND_ECC_Disablereuse of FMC_NAND_ECC_Enablereuse of FMC_NAND_DeInitreuse of FMC_NAND_AttributeSpace_Timing_Initreuse of FMC_NAND_PCC_TimingTypeDef *reuse of FMC_NAND_CommonSpace_Timing_Initreuse of FMC_NAND_Initreuse of FMC_NAND_InitTypeDef *reuse of FMC_NORSRAM_WriteOperation_Disablereuse of FMC_NORSRAM_WriteOperation_Enablereuse of FMC_NORSRAM_DeInitreuse of ExDevicereuse of FMC_NORSRAM_Extended_Timing_Initreuse of FMC_NORSRAM_Timing_Initreuse of FMC_NORSRAM_Initreuse of FMC_NORSRAM_InitTypeDef *reuse of HiZSetupTimereuse of HoldSetupTimereuse of WaitSetupTimereuse of SetupTimereuse of TARSetupTimereuse of TCLRSetupTimereuse of ECCPageSizereuse of EccComputationreuse of Waitfeaturereuse of NandBankreuse of PageSizereuse of WriteFiforeuse of HAL_SRAM_StateTypeDefreuse of HAL_SRAM_GetStatereuse of const SRAM_HandleTypeDefreuse of const SRAM_HandleTypeDef *reuse of HAL_SRAM_WriteOperation_Disablereuse of HAL_SRAM_WriteOperation_Enablereuse of HAL_SRAM_DMA_XferErrorCallbackreuse of HAL_SRAM_DMA_XferCpltCallbackreuse of pAddressreuse of pSrcBufferreuse of pDstBufferreuse of HAL_SRAM_Write_32breuse of HAL_SRAM_Read_32breuse of HAL_SRAM_Write_8breuse of HAL_SRAM_Read_8breuse of HAL_SRAM_MspDeInitreuse of HAL_SRAM_MspInitreuse of ExtTimingreuse of HAL_SRAM_STATE_RESETreuse of HAL_SRAM_STATE_READYreuse of HAL_SRAM_STATE_BUSYreuse of HAL_SRAM_STATE_ERRORreuse of HAL_SRAM_STATE_PROTECTEDreuse of volatile HAL_SRAM_StateTypeDefreuse of NOR_HandleTypeDefreuse of HAL_NOR_StatusTypeDefreuse of HAL_NOR_StateTypeDefreuse of NOR_CFITypeDefreuse of NOR_IDTypeDefreuse of HAL_NOR_GetStatusreuse of NOR_HandleTypeDef *reuse of hnorreuse of HAL_NOR_GetStatereuse of const NOR_HandleTypeDefreuse of const NOR_HandleTypeDef *reuse of HAL_NOR_WriteOperation_Disablereuse of HAL_NOR_WriteOperation_Enablereuse of HAL_NOR_Read_CFIreuse of NOR_CFITypeDef *reuse of pNOR_CFIreuse of HAL_NOR_Erase_Chipreuse of HAL_NOR_Erase_Blockreuse of BlockAddressreuse of HAL_NOR_ProgramBufferreuse of uwAddressreuse of uwBufferSizereuse of HAL_NOR_ReadBufferreuse of HAL_NOR_Programreuse of HAL_NOR_Readreuse of HAL_NOR_ReturnToReadModereuse of HAL_NOR_Read_IDreuse of NOR_IDTypeDef *reuse of pNOR_IDreuse of HAL_NOR_MspWaitreuse of HAL_NOR_MspDeInitreuse of HAL_NOR_MspInitreuse of HAL_NOR_DeInitreuse of HAL_NOR_Initreuse of CommandSetreuse of CFI_4reuse of CFI_3reuse of CFI_2reuse of CFI_1reuse of Device_Code3reuse of Device_Code2reuse of Device_Code1reuse of Manufacturer_Codereuse of HAL_NOR_STATUS_SUCCESSreuse of HAL_NOR_STATUS_ONGOINGreuse of HAL_NOR_STATUS_ERRORreuse of HAL_NOR_STATUS_TIMEOUTreuse of HAL_NOR_STATE_RESETreuse of HAL_NOR_STATE_READYreuse of HAL_NOR_STATE_BUSYreuse of HAL_NOR_STATE_ERRORreuse of HAL_NOR_STATE_PROTECTEDreuse of volatile HAL_NOR_StateTypeDefreuse of HAL_SDRAM_StateTypeDefreuse of HAL_SDRAM_GetStatereuse of HAL_SDRAM_GetModeStatusreuse of HAL_SDRAM_SetAutoRefreshNumberreuse of // @1920 '\' (11 pixels wide)reuse of //            reuse of //      ####  reuse of //      ##    reuse of // @1888 '[' (11 pixels wide)reuse of //   #######  reuse of //   ##    #  reuse of //    ##   #  reuse of //     ##     reuse of //      #     reuse of //   #   ##   reuse of //   #    ##  reuse of // @1856 'Z' (11 pixels wide)reuse of //    ######  reuse of //     ####   reuse of //    ##  ##  reuse of //   ##    ## reuse of //  ####  ####reuse of // @1824 'Y' (11 pixels wide)reuse of //  #### #### reuse of //   ##   ##  reuse of //    ## ##   reuse of //     ###    reuse of // @1792 'X' (11 pixels wide)reuse of //   ### ###  reuse of //   # # # #  reuse of //  ## ### ## reuse of //  ##  #  ## reuse of //  ##     ## reuse of // ##### #####reuse of // @1760 'W' (11 pixels wide)reuse of //     # #    reuse of // @1728 'V' (11 pixels wide)reuse of //    #####   reuse of // @1696 'U' (11 pixels wide)reuse of //   ######   reuse of //  #  ##  #  reuse of //  ########  reuse of // @1664 'T' (11 pixels wide)reuse of //       ###  reuse of //   ###      reuse of // @1632 'S' (11 pixels wide)reuse of //  #####  ###reuse of //   ##  ##   reuse of //   #####    reuse of //  #######   reuse of // @1600 'R' (11 pixels wide)reuse of //     ##  ## reuse of // @1568 'Q' (11 pixels wide)reuse of //  ######    reuse of //   ##       reuse of // @1536 'P' (11 pixels wide)reuse of // @1504 'O' (11 pixels wide)reuse of //  ####  ##  reuse of //   ##  ###  reuse of //   ## ####  reuse of //   ## # ##  reuse of //   #### ##  reuse of //   ###  ##  reuse of //  ###  #### reuse of // @1472 'N' (11 pixels wide)reuse of //  ## # # ## reuse of //  ###   ### reuse of // ###     ###reuse of // @1440 'M' (11 pixels wide)reuse of //  ######### reuse of //    ##    # reuse of //    ##      reuse of // @1408 'L' (11 pixels wide)reuse of //  ####  ### reuse of //   ####     reuse of //   ## ##    reuse of // @1376 'K' (11 pixels wide)reuse of //  ##   ##   reuse of //       ##   reuse of //    ####### reuse of // @1344 'J' (11 pixels wide)reuse of //   ######## reuse of // @1312 'I' (11 pixels wide)reuse of // @1280 'H' (11 pixels wide)reuse of //  ##    ##  reuse of //  ##  ##### reuse of //  ##        reuse of //  ##     #  reuse of //    #### #  reuse of // @1248 'G' (11 pixels wide)reuse of //  #####     reuse of //   ##  #    reuse of //   ##     # reuse of // @1216 'F' (11 pixels wide)reuse of // @1184 'E' (11 pixels wide)reuse of // @1152 'D' (11 pixels wide)reuse of //  ##      # reuse of //    ##### # reuse of // @1120 'C' (11 pixels wide)reuse of // @1088 'B' (11 pixels wide)reuse of //     #  #   reuse of // @1056 'A' (11 pixels wide)reuse of //    #   #   reuse of //   #        reuse of //   #  ###   reuse of //   # #  #   reuse of //   #    #   reuse of // @1024 '@' (11 pixels wide)reuse of //      ###   reuse of //        ##  reuse of // @992 '?' (11 pixels wide)reuse of LCD_OTM8009A_IDreuse of DSI_DCS_SHORT_PKT_WRITE_P1reuse of DSI_DCS_LONG_PKT_WRITEreuse of (const uint8_t *)...reuse of OTM8009A_CMD_WRDISBVreuse of 81reuse of OTM8009A_CMD_DISPOFFreuse of 40reuse of OTM8009A_CMD_DISPONreuse of 41reuse of initializer for xreuse of initializer for yreuse of initializer for errreuse of (float)...reuse of initializer for Kreuse of initializer for rad1reuse of initializer for rad2reuse of ++ ...reuse of (int16_t)...reuse of initializer for Xreuse of initializer for Yreuse of initializer for X2reuse of initializer for Y2reuse of initializer for X_centerreuse of initializer for Y_centerreuse of initializer for X_firstreuse of initializer for Y_firstreuse of initializer for pixelXreuse of initializer for pixelYreuse of initializer for counterreuse of initializer for IMAGE_LEFTreuse of initializer for IMAGE_RIGHTreuse of initializer for IMAGE_TOPreuse of initializer for IMAGE_BOTTOMreuse of POLY_X(Z)reuse of POLY_Y(Z)reuse of -- ...reuse of 120reuse of OTM8009A_FORMAT_RBG565reuse of OTM8009A_FORMAT_RGB888reuse of OTM8009A_ORIENTATION_LANDSCAPEreuse of __GNUC__reuse of __weakreuse of USE_RTOSreuse of __IEEE_LITTLE_ENDIANreuse of __OBSOLETE_MATH_DEFAULTreuse of __ARM_FPreuse of __ARMEL__reuse of __VFP_FP__reuse of __thumb__reuse of __arm__reuse of _WANT_REENT_SMALLreuse of __WCHAR_MAX__reuse of __INT_MAX__reuse of __LONG_MAX__reuse of __GNUC_MINOR__reuse of __GNUC_PREREQ(maj,min)reuse of __GNUC_STDC_INLINE__reuse of _ANSI_STDDEF_Hreuse of _STDDEF_H_reuse of _STDDEF_Hreuse of _GCC_MAX_ALIGN_Treuse of __STDC_VERSION__reuse of __WINT_TYPE__reuse of __need_wint_treuse of __wchar_t__reuse of __size_t__reuse of __need_size_treuse of _PTRDIFF_Treuse of _PTRDIFF_T_reuse of _TIMER_T_reuse of _CLOCKID_T_reuse of _TIME_T_reuse of _CLOCK_T_reuse of unsignedreuse of __SIZE_TYPE__reuse of _RETARGETABLE_LOCKINGreuse of _ATTRIBUTE(attrs)reuse of _READ_WRITE_RETURN_TYPEreuse of _ATEXIT_SIZEreuse of _REENT_GLOBAL_ATEXITreuse of __ATTRIBUTE_IMPURE_PTR__reuse of _REENT_CHECK_VERIFYreuse of _REENT_SMALLreuse of _READ_WRITE_BUFSIZE_TYPEreuse of __Longreuse of _LOCK_RECURSIVE_Treuse of __GNUC_PREREQ__(ma,mi)reuse of __CC_SUPPORTS___INLINEreuse of __STDC__reuse of __ELF__reuse of __need_NULLreuse of __SSP_FORTIFY_LEVELreuse of __END_DECLSreuse of __POSIX_VISIBLEreuse of __purereuse of __BSD_VISIBLEreuse of __pure2reuse of __XSI_VISIBLEreuse of __MISC_VISIBLEreuse of __BEGIN_DECLSreuse of _SIZE_T_DECLAREDreuse of _END_STD_Creuse of __GNU_VISIBLEreuse of __STRING(x)reuse of __XSTRING(x)reuse of __ASMNAME(cname)reuse of __USER_LABEL_PREFIX__reuse of __result_use_checkreuse of __malloc_likereuse of __restrictreuse of _BEGIN_STD_Creuse of initializer for LCD_ORIENTATION_PORTRAITreuse of initializer for LCD_ORIENTATION_LANDSCAPEreuse of initializer for LCD_ORIENTATION_INVALIDreuse of initializer for CENTER_MODEreuse of initializer for RIGHT_MODEreuse of initializer for LEFT_MODEreuse of initializer for Font24reuse of initializer for Font24_Tablereuse of initializer for Font20reuse of initializer for Font20_Tablereuse of initializer for Font16reuse of initializer for Font16_Tablereuse of initializer for Font12reuse of initializer for Font12_Tablereuse of initializer for Font8reuse of initializer for Font8_Tablereuse of DMA2D_M2M_PFCreuse of DMA2D_CR_MODE_0reuse of DMA2D_CR_MODE_Posreuse of DMA2D_OUTPUT_ARGB8888reuse of DMA2D_NO_MODIF_ALPHAreuse of MAX_DMA2D_LAYERreuse of DMA2Dreuse of DMA2D_BASEreuse of 45056reuse of (DMA2D_TypeDef *)...reuse of fmemopenreuse of dprintfreuse of putchar_unlockedreuse of putc_unlockedreuse of funlockfilereuse of ftrylockfilereuse of flockfilereuse of getchar_unlockedreuse of getc_unlockedreuse of putwreuse of getwreuse of setlinebufreuse of setbufferreuse of popenreuse of pclosereuse of filenoreuse of fdopenreuse of vsniprintfreuse of vsiscanfreuse of vsiprintfreuse of viscanfreuse of viprintfreuse of vfiscanfreuse of vfiprintfreuse of vdiprintfreuse of vasnprintfreuse of vasniprintfreuse of vasiprintfreuse of sniprintfreuse of siscanfreuse of siprintfreuse of iscanfreuse of iprintfreuse of fiscanfreuse of fiprintfreuse of diprintfreuse of asnprintfreuse of asniprintfreuse of asiprintfreuse of vsscanfreuse of vscanfreuse of vfscanfreuse of vsnprintfreuse of snprintfreuse of ftelloreuse of fseekoreuse of renamereuse of removereuse of fopenreuse of _namereuse of _typereuse of perrorreuse of ferrorreuse of feofreuse of clearerrreuse of rewindreuse of ftellreuse of fsetposreuse of fseekreuse of fgetposreuse of fpos_t *__restrict__reuse of fwritereuse of _nreuse of freadreuse of ungetcreuse of putsreuse of putcharreuse of putcreuse of getsreuse of getcharreuse of getcreuse of fputsreuse of fputcreuse of fgetsreuse of fgetcreuse of vsprintfreuse of vprintfreuse of vfprintfreuse of sscanfreuse of scanfreuse of fscanfreuse of fprintfreuse of setvbufreuse of setbufreuse of freopenreuse of fflushreuse of fclosereuse of tempnamreuse of tmpnamreuse of tmpfilereuse of ctermidreuse of va_listreuse of _LCD_LOG_linereuse of LCD_LOG_linereuse of colorreuse of uint8_t[128]reuse of unsigned char[128]reuse of LCD_LOG_ScrollForwardreuse of LCD_LOG_ScrollBackreuse of LCD_LOG_UpdateDisplayreuse of LCD_LOG_ClearTextZonereuse of LCD_LOG_SetFooterreuse of footerreuse of LCD_LOG_SetHeaderreuse of headerreuse of LCD_LOG_DeInitreuse of LCD_LOG_Initreuse of LCD_LineColorreuse of LCD_ScrollBackStepreuse of LCD_ScrollActivereuse of LCD_CacheBuffer_yptr_bottom_bakreuse of LCD_CacheBuffer_yptr_bottomreuse of LCD_CacheBuffer_yptr_top_bakreuse of LCD_CacheBuffer_yptr_topreuse of LCD_Lockreuse of LCD_Scrolledreuse of LCD_CacheBufferreuse of LCD_LOG_line[117]reuse of _LCD_LOG_line[117]reuse of LCD_LOG_line *reuse of _LCD_LOG_line *reuse of LCD_CacheBuffer_xptrreuse of LCD_CacheBuffer_yptr_invertreuse of DMA2D_R2Mreuse of DMA2D_CR_MODEreuse of DMA2D_CR_MODE_Mskreuse of initializer for deltaxreuse of initializer for deltayreuse of initializer for xinc1reuse of initializer for xinc2reuse of initializer for yinc1reuse of initializer for yinc2reuse of initializer for denreuse of initializer for numreuse of initializer for numaddreuse of initializer for numpixelsreuse of initializer for curpixelreuse of ABS(X)reuse of //          ##   reuse of //    ########   reuse of //     ######    reuse of //               reuse of // @2600 'a' (14 pixels wide)reuse of //         #     reuse of //       ##      reuse of //      #        reuse of // @2560 '`' (14 pixels wide)reuse of // ##############reuse of // @2520 '_' (14 pixels wide)reuse of //   #       #   reuse of //   ##     ##   reuse of //    ##   ##    reuse of //     ## ##     reuse of //      ###      reuse of //       #       reuse of // @2480 '^' (14 pixels wide)reuse of //     ####      reuse of // @2440 ']' (14 pixels wide)reuse of //         ##    reuse of //        ##     reuse of //      ##       reuse of //     ##        reuse of //    ##         reuse of // @2400 '\' (14 pixels wide)reuse of //       ####    reuse of // @2360 '[' (14 pixels wide)reuse of //    ##    ##   reuse of //     ##   ##   reuse of // @2320 'Z' (14 pixels wide)reuse of //      ####     reuse of //     ##  ##    reuse of //   ####  ####  reuse of // @2280 'Y' (14 pixels wide)reuse of //  ####   ####  reuse of // @2240 'X' (14 pixels wide)reuse of //    ##     ##  reuse of //    ###   ###  reuse of //    # ## ## #  reuse of //   ## ## ## ## reuse of //   ##  ###  ## reuse of //   ##       ## reuse of //  #####   #####reuse of // @2200 'W' (14 pixels wide)reuse of // @2160 'V' (14 pixels wide)reuse of //    ###  ###   reuse of // @2120 'U' (14 pixels wide)reuse of //   ##  ##  ##  reuse of //   ##########  reuse of // @2080 'T' (14 pixels wide)reuse of //   ## #####    reuse of //   #########   reuse of //   ###    ###  reuse of //   ##      ##  reuse of //          ###  reuse of //      ######   reuse of //    ######     reuse of //   ###         reuse of //    #########  reuse of //     ##### ##  reuse of // @2040 'S' (14 pixels wide)reuse of //   #####    ## reuse of //   #####   ### reuse of //    ##    ###  reuse of //    ##   ###   reuse of //    #######    reuse of //   ########    reuse of // @2000 'R' (14 pixels wide)reuse of //     ##  ###   reuse of //     ########  reuse of //      #### ##  reuse of // @1960 'Q' (14 pixels wide)reuse of //   ######      reuse of // @1920 'P' (14 pixels wide)reuse of // @1880 'O' (14 pixels wide)reuse of //   #####  ##   reuse of //   ##### ###   reuse of //    ##  ####   reuse of //    ## ## ##   reuse of //    ####  ##   reuse of //    ###   ##   reuse of //   #### #####  reuse of //   ###  #####  reuse of // @1840 'N' (14 pixels wide)reuse of //  #####  ##### reuse of //   ## #### ##  reuse of //   ## #  # ##  reuse of //  ####    #### reuse of // @1800 'M' (14 pixels wide)reuse of //     ##    ##  reuse of // @1760 'L' (14 pixels wide)reuse of //   #####  #### reuse of //    ### ##     reuse of //    #####      reuse of //    ## ##      reuse of //    ##  ##     reuse of //   ##### ##### reuse of // @1720 'K' (14 pixels wide)reuse of //     #####     reuse of //   ##    ###   reuse of //       ####### reuse of // @1680 'J' (14 pixels wide)reuse of __HAL_RCC_HSE_CONFIG(__STATE__)reuse of HSE_TIMEOUT_VALUEreuse of HSE_STARTUP_TIMEOUTreuse of GPIO_AF7_USART1reuse of initializer for COM_RX_AFreuse of EVAL_COM1_TX_AFreuse of initializer for COM_TX_AFreuse of EVAL_COM1_RX_PINreuse of GPIO_PIN_10reuse of 1024reuse of initializer for COM_RX_PINreuse of EVAL_COM1_TX_PINreuse of initializer for COM_TX_PINreuse of EVAL_COM1_RX_GPIO_PORTreuse of initializer for COM_RX_PORTreuse of EVAL_COM1_TX_GPIO_PORTreuse of initializer for COM_TX_PORTreuse of EVAL_COM1reuse of USART1reuse of USART1_BASEreuse of APB2PERIPH_BASEreuse of 65536reuse of (USART_TypeDef *)...reuse of initializer for COM_USARTreuse of WAKEUP_BUTTON_EXTI_IRQnreuse of TAMPER_BUTTON_EXTI_IRQnreuse of KEY_BUTTON_EXTI_IRQnreuse of initializer for BUTTON_IRQnreuse of WAKEUP_BUTTON_PINreuse of GPIO_PIN_13reuse of TAMPER_BUTTON_PINreuse of KEY_BUTTON_PINreuse of initializer for BUTTON_PINreuse of WAKEUP_BUTTON_GPIO_PORTreuse of TAMPER_BUTTON_GPIO_PORTreuse of KEY_BUTTON_GPIO_PORTreuse of initializer for BUTTON_PORTreuse of LED1_PINreuse of GPIO_PIN_15reuse of LED2_PINreuse of GPIO_PIN_0reuse of LED3_PINreuse of GPIO_PIN_1reuse of LED4_PINreuse of GPIO_PIN_3reuse of initializer for GPIO_PINreuse of LED1_GPIO_PORTreuse of GPIOIreuse of GPIOI_BASEreuse of LED2_GPIO_PORTreuse of GPIOJreuse of GPIOJ_BASEreuse of LED3_GPIO_PORTreuse of LED4_GPIO_PORTreuse of 9216reuse of initializer for GPIO_PORTreuse of USE_IOEXPANDERreuse of IO_I2C_ADDRESSreuse of MFXSTM32L152_ID_1reuse of MFXSTM32L152_ID_2reuse of 123reuse of 121reuse of MFXSTM32L152_GPIO_PINS_ALLreuse of (IO_DrvTypeDef *)...reuse of IO_PIN_ALLreuse of initializer for IoDrvreuse of initializer for HAL_UNLOCKEDreuse of initializer for HAL_LOCKEDreuse of initializer for HAL_OKreuse of initializer for HAL_ERRORreuse of initializer for HAL_BUSYreuse of initializer for HAL_TIMEOUTreuse of /* ADC an GPIO Periph clock enable */reuse of /**
  * @brief  Init Potentiometer.
  * @retval None
  */reuse of /* GPIO pins clock, DMA clock can be shut down in the application 
     by surcharging this __weak function */reuse of /* DeInit GPIO pins can be done in the application 
     (by surcharging this __weak function) */reuse of /* Enable USART clock */reuse of /* USART configuration */reuse of /**
  * @brief  DeInit COM port.
  * @param  COM: COM port to be configured.
  *          This parameter can be one of the following values:
  *            @arg  COM1 
  *            @arg  COM2 
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  * @retval None
  */reuse of /* Configure USART Rx as alternate function */reuse of /* Configure USART Tx as alternate function */reuse of /**
  * @brief  Configures COM port.
  * @param  COM: COM port to be configured.
  *          This parameter can be one of the following values:
  *            @arg  COM1 
  *            @arg  COM2 
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  * @retval None
  */reuse of /**
  * @brief  Returns the selected button state.
  * @param  Button: Button to be checked
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_WAKEUP: Wakeup Push Button 
  *            @arg  BUTTON_TAMPER: Tamper Push Button 
  *            @arg  BUTTON_KEY: Key Push Button
  * @note On STM32F769I-EVAL evaluation board, the three buttons (Wakeup, Tamper
  *       and key buttons) are mapped on the same push button named "Wakeup/Tamper"
  *       on the board serigraphy.
  * @retval The Button GPIO pin value
  */reuse of /**
  * @brief  Push Button DeInit.
  * @param  Button: Button to be configured
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_WAKEUP: Wakeup Push Button 
  *            @arg  BUTTON_TAMPER: Tamper Push Button  
  *            @arg  BUTTON_KEY: Key Push Button
  * @note On STM32F769I-EVAL evaluation board, the three buttons (Wakeup, Tamper
  *       and key buttons) are mapped on the same push button named "Wakeup/Tamper"
  *       on the board serigraphy.
  * @note PB DeInit does not disable the GPIO clock
  * @retval None
  */reuse of /* Enable and set Button EXTI Interrupt to the lowest priority */reuse of /* Configure Button pin as input with External interrupt */reuse of /* Configure Button pin as input */reuse of /* Enable the BUTTON clock */reuse of /**
  * @brief  Configures button GPIO and EXTI Line.
  * @param  Button: Button to be configured
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_WAKEUP: Wakeup Push Button 
  *            @arg  BUTTON_TAMPER: Tamper Push Button  
  *            @arg  BUTTON_KEY: Key Push Button
  * @param  ButtonMode: Button mode
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line 
  *                                    with interrupt generation capability
  * @note On STM32F769I-EVAL evaluation board, the three buttons (Wakeup, Tamper
  *       and key buttons) are mapped on the same push button named "Wakeup/Tamper"
  *       on the board serigraphy.
  * @retval None
  */reuse of /**
  * @brief  Toggles the selected LED.
  * @param  Led: LED to be toggled
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  */reuse of /**
  * @brief  Turns selected LED Off. 
  * @param  Led: LED to be set off
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  */reuse of /**
  * @brief  Turns selected LED On.
  * @param  Led: LED to be set on 
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  */reuse of /* Configure the GPIO_LED pin */reuse of /* Turn off LED */reuse of /**
  * @brief  DeInit LEDs.
  * @param  Led: LED to be configured. 
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @note Led DeInit does not disable the GPIO clock nor disable the Mfx 
  * @retval None
  */reuse of /* By default, turn off LED */reuse of /* Enable the GPIO_LED clock */reuse of /**
  * @brief  Configures LED on GPIO and/or on MFX.
  * @param  Led: LED to be configured. 
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  */reuse of /**
  * @brief  This method returns the STM32F769I EVAL BSP Driver revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Functions STM32F769I_EVAL LOW LEVEL Private Functions
  * @{
  */reuse of /* HDMI IO functions */reuse of /* TouchScreen (TS) IO functions */reuse of /* I2C EEPROM IO function */reuse of /* CAMERA IO functions */reuse of /* AUDIO IO functions */reuse of /* MFX IO functions */reuse of /* IOExpander IO functions */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_FunctionPrototypes  STM32F769I_EVAL LOW LEVEL Private Function Prototypes
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Variables STM32F769I-EVAL LOW LEVEL Private Variables
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Macros STM32F769I-EVAL LOW LEVEL Private Macros
  * @{
  */reuse of /*!< [7:0]  release candidate */reuse of /*!< [15:8]  sub2 version */reuse of /*!< [23:16] sub1 version */reuse of /*!< [31:24] main version */reuse of /**
 * @brief STM32F769I EVAL BSP Driver version number V2.1.1
   */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Defines STM32F769I-EVAL LOW LEVEL Private Defines
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_TypesDefinitions STM32F769I-EVAL LOW LEVEL Private Types Definitions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_LOW_LEVEL STM32F769I_EVAL LOW LEVEL
  * @{
  */reuse of /* Dependencies
- stm32f769i_eval_io.c
- stm32f7xx_hal_cortex.c
- stm32f7xx_hal_gpio.c
- stm32f7xx_hal_uart.c
- stm32f7xx_hal_i2c.c
- stm32f7xx_hal_adc.c
EndDependencies */reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval.c
  * @author  MCD Application Team
  * @brief   This file provides a set of firmware functions to manage LEDs, 
  *          push-buttons and COM ports available on STM32F769I-EVAL 
  *          evaluation board(MB1219) from STMicroelectronics.
  *
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  @verbatim
            This driver requires the stm32f769i_eval_io.c/.h files to manage the 
            IO module resources mapped on the MFX IO expander.
            These resources are mainly LEDs, Joystick push buttons, SD detect pin, 
            USB OTG power switch/over current drive pins, Camera plug pin, Audio
            INT pin
  @endverbatim
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_io.creuse of definition of BSP_IO_TogglePinreuse of definition of IoPinreuse of definition of BSP_IO_ReadPinreuse of definition of BSP_IO_WritePinreuse of definition of BSP_IO_ConfigIrqOutPinreuse of definition of IoIrqOutPinPolarityreuse of definition of IoIrqOutPinTypereuse of definition of BSP_IO_ConfigPinreuse of definition of IoModereuse of definition of BSP_IO_ITClearPinreuse of definition of IO_Pins_To_Clearreuse of definition of BSP_IO_ITClearreuse of definition of BSP_IO_ITGetStatusreuse of definition of BSP_IO_DeInitreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/include/stddef.hreuse of #define NULL ((void *)0)reuse of definition of BSP_IO_Initreuse of definition of mfxstm32l152Identifierreuse of definition of IoDrvreuse of /* Set */reuse of /* Reset */reuse of /* Toggle the current pin state */reuse of /**
  * @brief  Toggles the selected pins state.
  * @param  IoPin: Selected pins to toggle. 
  *          This parameter can be any combination of the IO pins.  
  * @note   This function is only used to toggle one pin in the same time  
  * @retval None
  */reuse of /**
  * @brief  Gets the selected pins current state.
  * @param  IoPin: Selected pins to read. 
  *          This parameter can be any combination of the IO pins. 
  * @retval The current pins state 
  */reuse of /* Set the Pin state */reuse of /**
  * @brief  Sets the selected pins state.
  * @param  IoPin: Selected pins to write. 
  *          This parameter can be any combination of the IO pins. 
  * @param  PinState: New pins state to write  
  * @retval None
  */reuse of /* Initialize the IO driver structure */reuse of /**
  * @brief  Sets the IRQ_OUT pin polarity and type
  * @param  IoIrqOutPinPolarity: High/Low
  * @param  IoIrqOutPinType:     OpenDrain/PushPull 
  * @retval OK
  */reuse of /* Configure the selected IO pin(s) mode */reuse of /**
  * @brief  Configures the IO pin(s) according to IO mode structure value.
  * @param  IoPin: IO pin(s) to be configured. 
  *          This parameter can be one of the following values:
  *            @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param  IoMode: IO pin mode to configure
  *          This parameter can be one of the following values:
  *            @arg  IO_MODE_INPUT
  *            @arg  IO_MODE_OUTPUT
  *            @arg  IO_MODE_IT_RISING_EDGE
  *            @arg  IO_MODE_IT_FALLING_EDGE
  *            @arg  IO_MODE_IT_LOW_LEVEL
  *            @arg  IO_MODE_IT_HIGH_LEVEL            
  *            @arg  IO_MODE_ANALOG
  *            @arg  IO_MODE_OFF
  *            @arg  IO_MODE_INPUT_PU,
  *            @arg  IO_MODE_INPUT_PD,
  *            @arg  IO_MODE_OUTPUT_OD,
  *            @arg  IO_MODE_OUTPUT_OD_PU,
  *            @arg  IO_MODE_OUTPUT_OD_PD,
  *            @arg  IO_MODE_OUTPUT_PP,
  *            @arg  IO_MODE_OUTPUT_PP_PU,
  *            @arg  IO_MODE_OUTPUT_PP_PD,
  *            @arg  IO_MODE_IT_RISING_EDGE_PU
  *            @arg  IO_MODE_IT_FALLING_EDGE_PU
  *            @arg  IO_MODE_IT_LOW_LEVEL_PU
  *            @arg  IO_MODE_IT_HIGH_LEVEL_PU
  *            @arg  IO_MODE_IT_RISING_EDGE_PD
  *            @arg  IO_MODE_IT_FALLING_EDGE_PD
  *            @arg  IO_MODE_IT_LOW_LEVEL_PD
  *            @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval IO_OK if all initializations are OK. Other value if error.  
  */reuse of /* Clear only the selected list of IO IT pending bits */reuse of /**
  * @brief  Clear only one or a selection of IO IT pending bits.
  * @param  IO_Pins_To_Clear : MFX IRQ status IO pin to clear (or combination of several IOs)
  */reuse of /* Clear all IO IT pending bits */reuse of /**
  * @brief  Clears all the IO IT pending bits.
  * @retval None
  */reuse of /* Return the IO Pin IT status */reuse of /**
  * @brief  Gets the selected pins IT status.
  * @param  IoPin: Selected pins to check the status. 
  *          This parameter can be any combination of the IO pins.  
  * @retval IO_OK if read status OK. Other value if error.
  */reuse of /**
  * @brief  DeInit allows Mfx Initialization to be executed again
  * @note   BSP_IO_Init() has no effect if the IoDrv is already initialized
  *         BSP_IO_DeInit() allows to erase the pointer such to allow init to be effective 
  * @retval IO_OK 
  */reuse of /* MFX initialization already done : do nothing */reuse of /* Initialize MFX */reuse of /* Read ID and verify the MFX is ready */reuse of /* Checks if MFX initialization never done */reuse of /**
  * @brief  Initializes and configures the IO functionalities and configures all
  *         necessary hardware resources (MFX, ...).
  * @note   BSP_IO_Init() is using HAL_Delay() function to ensure that MFXSTM32L152
  *         IO Expander is correctly reset. HAL_Delay() function provides accurate
  *         delay (in milliseconds) based on variable incremented in SysTick ISR. 
  *         This implies that if BSP_IO_Init() is called from a peripheral ISR process,
  *         then the SysTick interrupt must have higher priority (numerically lower)
  *         than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
  * @retval IO_OK if all initializations are OK. Other value if error.
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Private_Functions IO Private Functions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Private_Functions_Prototypes IO Private Functions Prototypes
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Private_Variables IO Private Variables
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Private_Macros IO Private Macros
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Private_Defines IO Private Defines
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO_Private_Types_Definitions IO Private Types Definitions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_IO STM32F769I_EVAL IO
  * @{
  */reuse of /* Dependencies
- stm32f769i_eval.h
- mfxstm32l152.c
EndDependencies */reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval_io.c
  * @author  MCD Application Team
  * @brief   This file provides a set of functions needed to manage the IO pins
  *          on STM32F769I-EVAL evaluation board.
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  @verbatim
  How To use this driver:
  -----------------------
   - This driver is used to drive the IO module of the STM32F769I-EVAL evaluation
     board.
   - The MFXSTM32L152 IO expander device component driver must be included with this
     driver in order to run the IO functionalities commanded by the IO expander (MFX)
     device mounted on the evaluation board.

  Driver description:
  -------------------
  + Initialization steps:
     o Initialize the IO module using the BSP_IO_Init() function. This 
       function includes the MSP layer hardware resources initialization and the
       communication layer configuration to start the IO functionalities use.    
  
  + IO functionalities use
     o The IO pin mode is configured when calling the function BSP_IO_ConfigPin(), you 
       must specify the desired IO mode by choosing the "IO_ModeTypedef" parameter 
       predefined value.
     o If an IO pin is used in interrupt mode, the function BSP_IO_ITGetStatus() is 
       needed to get the interrupt status. To clear the IT pending bits, you should 
       call the function BSP_IO_ITClear() with specifying the IO pending bit to clear.
     o The IT is handled using the corresponding external interrupt IRQ handler,
       the user IT callback treatment is implemented on the same external interrupt
       callback.
     o The IRQ_OUT pin (common for all functionalities: JOY, SD, LEDs, etc)  can be  
       configured using the function BSP_IO_ConfigIrqOutPin()
     o To get/set an IO pin combination state you can use the functions 
       BSP_IO_ReadPin()/BSP_IO_WritePin() or the function BSP_IO_TogglePin() to toggle the pin 
       state.  
  @endverbatim
  ******************************************************************************
  */reuse of #define OTM8009A_480X800_FREQUENCY_DIVIDER 2reuse of #define OTM8009A_CMD_ID3 0xDCreuse of #define OTM8009A_CMD_ID2 0xDBreuse of #define OTM8009A_CMD_RDSCNL 0x45reuse of #define OTM8009A_CMD_WRTESCN 0x44reuse of #define OTM8009A_CMD_RAMRDC 0x3Ereuse of #define OTM8009A_CMD_RAMWRC 0x3Creuse of #define OTM8009A_CMD_IDMON 0x39reuse of #define OTM8009A_CMD_IDMOFF 0x38reuse of #define OTM8009A_MADCTR_MODE_PORTRAIT 0x00reuse of #define OTM8009A_TEEON_TELOM_VBLANKING_AND_HBLANKING_INFO 0x01reuse of #define OTM8009A_TEEON_TELOM_VBLANKING_INFO_ONLY 0x00reuse of #define OTM8009A_CMD_TEEON 0x35reuse of #define OTM8009A_CMD_TEOFF 0x34reuse of #define OTM8009A_CMD_PLTAR 0x30reuse of #define OTM8009A_CMD_RAMRD 0x2Ereuse of #define OTM8009A_CMD_DISPOFF 0x28reuse of #define OTM8009A_CMD_PTLON 0x12reuse of #define OTM8009A_CMD_SLPIN 0x10reuse of #define OTM8009A_CMD_RDDCOLMOD 0x0Creuse of #define OTM8009A_CMD_RDDMADCTL 0x0Breuse of #define OTM8009A_CMD_SWRESET 0x01reuse of #define OTM8009A_800X480_VFP OTM8009A_480X800_HFPreuse of #define OTM8009A_800X480_VBP OTM8009A_480X800_HBPreuse of #define OTM8009A_800X480_VSYNC OTM8009A_480X800_HSYNCreuse of #define OTM8009A_800X480_HFP OTM8009A_480X800_VFPreuse of #define OTM8009A_800X480_HBP OTM8009A_480X800_VBPreuse of #define OTM8009A_800X480_HSYNC OTM8009A_480X800_VSYNCreuse of #define OTM8009A_480X800_VFP ((uint16_t)16)reuse of #define OTM8009A_480X800_VBP ((uint16_t)15)reuse of #define OTM8009A_480X800_VSYNC ((uint16_t)1)reuse of #define OTM8009A_480X800_HFP ((uint16_t)34)reuse of #define OTM8009A_480X800_HBP ((uint16_t)34)reuse of #define OTM8009A_480X800_HSYNC ((uint16_t)2)reuse of #define OTM8009A_800X480_HEIGHT ((uint16_t)480)reuse of #define OTM8009A_800X480_WIDTH ((uint16_t)800)reuse of #define OTM8009A_480X800_HEIGHT ((uint16_t)800)reuse of #define OTM8009A_480X800_WIDTH ((uint16_t)480)reuse of #define OTM8009A_ORIENTATION_PORTRAIT ((uint32_t)0x00)reuse of #define OTM8009A_ID 0x40reuse of #define __OTM8009A_Hreuse of #ifndef __OTM8009A_Hreuse of #if defined ( __GNUC__ ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))reuse of #ifndef __weakreuse of declaration of OTM8009A_ReadIDreuse of declaration of OTM8009A_Initreuse of declaration of ColorCodingreuse of declaration of orientationreuse of declaration of DSI_IO_ReadCmdreuse of declaration of pDatareuse of declaration of Sizereuse of declaration of DSI_IO_WriteCmdreuse of declaration of NbrParamsreuse of declaration of pParamsreuse of #define __GNUC__ 10reuse of /* __OTM8009A_480X800_H */reuse of /** @addtogroup OTM8009A_Exported_Functions
  * @{
  */reuse of /** @defgroup OTM8009A_Exported_Macros OTM8009A Exported Macros
  * @{
  */reuse of /* LCD Frequency divider      */reuse of /**
  * @brief  OTM8009A_480X800 frequency divider
  */reuse of /* Read ID3 command      */reuse of /* Read ID2 command      */reuse of /* Read ID1 command      */reuse of /* Write CABC Minimum Brightness command     */reuse of /* Write Content Adaptive Brightness command */reuse of /* Write CTRL Display command                */reuse of /* Write Display Brightness command          */reuse of /* CABC Management : ie : Content Adaptive Back light Control in IC OTM8009a */reuse of /* Read  Tearing Effect Scan line command */reuse of /* Write Tearing Effect Scan line command */reuse of /* Memory read continue command  */reuse of /* Memory write continue command */reuse of /* Possible values of COLMOD parameter corresponding to used pixel formats */reuse of /* Interface Pixel format command */reuse of /* Idle mode On command  */reuse of /* Idle mode Off command */reuse of /* MY = 0, MX = 1, MV = 1, ML = 0, RGB = 0 */reuse of /* Possible used values of MADCTR */reuse of /* Memory Access write control command  */reuse of /* Parameter TELOM : Tearing Effect Line Output Mode : possible values */reuse of /* Tearing Effect Line On command : command with 1 parameter 'TELOM' */reuse of /* Tearing Effect Line Off command : command with no parameter */reuse of /* Partial area command (4 parameters) */reuse of /* Memory (GRAM) read command  */reuse of /* Memory (GRAM) write command */reuse of /* Page address set command */reuse of /* Column address set command */reuse of /* Display On command */reuse of /* Display Off command */reuse of /* Partial mode On command */reuse of /* Sleep Out command */reuse of /* Sleep In command */reuse of /* Read Display pixel format */reuse of /* Read Display MADCTR command : read memory display access ctrl */reuse of /* Sw reset command */reuse of /* NOP command      */reuse of /* Version of 14 June 2012                                         */reuse of /* Detailed in OTM8009A Data Sheet 'DATA_SHEET_OTM8009A_V0 92.pdf' */reuse of /* List of OTM8009A used commands                                  */reuse of /* Vertical front porch       */reuse of /* Vertical back porch        */reuse of /* Vertical synchronization   */reuse of /* Horizontal front porch     */reuse of /* Horizontal back porch      */reuse of /* Horizontal synchronization */reuse of /**
  * @brief  OTM8009A_800X480 Timing parameters for Landscape orientation mode
  *         Same values as for Portrait mode in fact.
  */reuse of /**
  * @brief  OTM8009A_480X800 Timing parameters for Portrait orientation mode
  */reuse of /* LCD PIXEL HEIGHT  */reuse of /* LCD PIXEL WIDTH   */reuse of /* Width and Height in Landscape mode */reuse of /* Width and Height in Portrait mode */reuse of /**
  * @brief  otm8009a_480x800 Size
  */reuse of /* Pixel format chosen is RGB565 : 16 bpp */reuse of /* Pixel format chosen is RGB888 : 24 bpp */reuse of /**
 *  @brief  Possible values of
 *  pixel data format (ie color coding) transmitted on DSI Data lane in DSI packets
 */reuse of /* Landscape orientation choice of LCD screen */reuse of /* Portrait orientation choice of LCD screen  */reuse of /**
 *  @brief LCD_OrientationTypeDef
 *  Possible values of Display Orientation
 */reuse of /* __GNUC__ || (__ARMCC_VERSION && (__ARMCC_VERSION >= 6010050)) */reuse of /* __weak */reuse of /* GNU and ARM Compiler 6 compilers */reuse of /* OTM8009A ID */reuse of /** @addtogroup OTM8009A_Exported_Variables
  * @{
  */reuse of /** @addtogroup otm8009a
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    otm8009a.h
  * @author  MCD Application Team
  * @brief   This file contains all the constants parameters for the OTM8009A
  *          which is the LCD Driver for KoD KM-040TMP-02-0621 (WVGA)
  *          DSI LCD Display.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of #include <stddef.h>reuse of #include "Legacy/stm32_hal_legacy.h"reuse of #include "stm32f7xx.h"reuse of declaration of HAL_LockTypeDefreuse of declaration of HAL_StatusTypeDefreuse of #define __NOINLINE __attribute__ ( (noinline) )reuse of #define __RAM_FUNC __attribute__((section(".RamFunc")))reuse of #define ALIGN_32BYTES(buf) buf __attribute__ ((aligned (32)))reuse of #define __ALIGN_BEGINreuse of #define __ALIGN_END __attribute__ ((aligned (4)))reuse of #define __packed __attribute__((__packed__))reuse of #define __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U)reuse of #define __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U)reuse of #define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)reuse of #define __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0)reuse of #define HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U)reuse of #define HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT))reuse of #define HAL_MAX_DELAY 0xFFFFFFFFUreuse of #define __STM32F7xx_HAL_DEFreuse of #ifndef __STM32F7xx_HAL_DEFreuse of #if !defined(UNUSED)reuse of #if (USE_RTOS == 1U)reuse of #if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)reuse of #ifndef __packedreuse of #elif defined ( __GNUC__ ) && !defined (__CC_ARM)reuse of #ifndef __ALIGN_BEGINreuse of #ifndef __ALIGN_ENDreuse of #if defined   (__CC_ARM)reuse of #elif defined (__ICCARM__)reuse of #if defined   (__GNUC__)reuse of #elif defined (__CC_ARM)reuse of #if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))reuse of #elif defined ( __ICCARM__ )reuse of #elif defined   (  __GNUC__  )reuse of #if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined   (  __GNUC__  )reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/stm32f7xx_hal_conf.hreuse of #define USE_RTOS 0Ureuse of /* ___STM32F7xx_HAL_DEF */reuse of /* ICCARM Compiler
   ---------------
*/reuse of /* ARM V4/V5 and V6 & GNU Compiler
   -------------------------------
*/reuse of /** 
  * @brief  __NOINLINE definition
  */reuse of /* GNU Compiler
   ------------
  RAM functions are defined using a specific toolchain attribute 
   "__attribute__((section(".RamFunc")))".
*/reuse of /* ICCARM Compiler
   ---------------
   RAM functions are defined using a specific toolchain keyword "__ramfunc". 
*/reuse of /* ARM Compiler V4/V5 and V6
   --------------------------
   RAM functions are defined using the toolchain options. 
   Functions that are executed in RAM should reside in a separate source module.
   Using the 'Options for File' dialog you can simply change the 'Code / Const' 
   area of a module to a memory space in physical RAM.
   Available memory areas are declared in the 'Target' tab of the 'Options for Target'
   dialog. 
*/reuse of /**
  * @brief  __RAM_FUNC definition
  */reuse of /* ARM Compiler */reuse of /* IAR Compiler */reuse of /* Macro to get variable aligned on 32-bytes,needed for cache maintenance purpose */reuse of /* __GNUC__ */reuse of /* __ALIGN_BEGIN */reuse of /* __CC_ARM */reuse of /* ARM Compiler V5*/reuse of /* __ALIGN_END */reuse of /* ARM Compiler V6 */reuse of /* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */reuse of /* __packed */reuse of /* USE_RTOS */reuse of /* Reserved for future use */reuse of /** @brief Reset the Handle's State field.
  * @param __HANDLE__ specifies the Peripheral Handle.
  * @note  This macro can be used for the following purpose: 
  *          - When the Handle is declared as local variable; before passing it as parameter
  *            to HAL_PPP_Init() for the first time, it is mandatory to use this macro 
  *            to set to 0 the Handle's "State" field.
  *            Otherwise, "State" field may have any random value and the first time the function 
  *            HAL_PPP_Init() is called, the low level hardware initialization will be missed
  *            (i.e. HAL_PPP_MspInit() will not be executed).
  *          - When there is a need to reconfigure the low level hardware: instead of calling
  *            HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init().
  *            In this later function, when the Handle's "State" field is set to 0, it will execute the function
  *            HAL_PPP_MspInit() which will reconfigure the low level hardware.
  * @retval None
  */reuse of /* UNUSED */reuse of /* To avoid gcc/g++ warnings */reuse of /** 
  * @brief  HAL Lock structures definition  
  */reuse of /** 
  * @brief  HAL Status structures definition  
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_def.h
  * @author  MCD Application Team
  * @brief   This file contains HAL common defines, enumeration, macros and 
  *          structures definitions.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Increuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driverreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_sdram.hreuse of #define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE ((uint16_t)0x0200)reuse of #define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED ((uint16_t)0x0000)reuse of #define SDRAM_MODEREG_OPERATING_MODE_STANDARD ((uint16_t)0x0000)reuse of #define SDRAM_MODEREG_CAS_LATENCY_3 ((uint16_t)0x0030)reuse of #define SDRAM_MODEREG_CAS_LATENCY_2 ((uint16_t)0x0020)reuse of #define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED ((uint16_t)0x0008)reuse of #define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL ((uint16_t)0x0000)reuse of #define SDRAM_MODEREG_BURST_LENGTH_8 ((uint16_t)0x0004)reuse of #define SDRAM_MODEREG_BURST_LENGTH_4 ((uint16_t)0x0002)reuse of #define SDRAM_MODEREG_BURST_LENGTH_2 ((uint16_t)0x0001)reuse of #define SDRAM_MODEREG_BURST_LENGTH_1 ((uint16_t)0x0000)reuse of #define BSP_SDRAM_DMA_IRQHandler DMA2_Stream0_IRQHandlerreuse of #define SDRAM_DMAx_IRQn DMA2_Stream0_IRQnreuse of #define SDRAM_DMAx_STREAM DMA2_Stream0reuse of #define SDRAM_DMAx_CHANNEL DMA_CHANNEL_0reuse of #define __DMAx_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLEreuse of #define __DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLEreuse of #define SDRAM_TIMEOUT ((uint32_t)0xFFFF)reuse of #define REFRESH_COUNT ((uint32_t)0x0603)reuse of #define SDCLOCK_PERIOD FMC_SDRAM_CLOCK_PERIOD_2reuse of #define SDRAM_MEMORY_WIDTH FMC_SDRAM_MEM_BUS_WIDTH_32reuse of #define SDRAM_DEVICE_SIZE ((uint32_t)0x2000000)reuse of #define SDRAM_DEVICE_ADDR ((uint32_t)0xC0000000)reuse of #define SDRAM_ERROR ((uint8_t)0x01)reuse of #define SDRAM_OK ((uint8_t)0x00)reuse of #define __STM32F769I_EVAL_SDRAM_Hreuse of #ifndef __STM32F769I_EVAL_SDRAM_Hreuse of declaration of BSP_SDRAM_MspDeInitreuse of declaration of hsdramreuse of declaration of BSP_SDRAM_MspInitreuse of resolutionreuse of s5k5cag_drvreuse of OV5640_GetResolutionreuse of OV5640_ZoomConfigreuse of Zoomreuse of OV5640_MirrorFlipConfigreuse of OV5640_SetHueDegreereuse of Degreereuse of OV5640_SetContrastreuse of Levelreuse of OV5640_SetSaturationreuse of OV5640_SetBrightnessreuse of OV5640_SetEffectreuse of Effectreuse of OV5640_SetLightModereuse of LightModereuse of ov5640_ReadIDreuse of ov5640_Configreuse of featurereuse of BR_valuereuse of ov5640_Initreuse of ov5640_drvreuse of BSP_CAMERA_GetRotationreuse of BSP_CAMERA_SetRotationreuse of rotationreuse of BSP_CAMERA_MspDeInitreuse of BSP_CAMERA_MspInitreuse of BSP_CAMERA_ColorEffectConfigreuse of BSP_CAMERA_BlackWhiteConfigreuse of BSP_CAMERA_ContrastBrightnessConfigreuse of contrast_levelreuse of brightness_levelreuse of BSP_CAMERA_ErrorCallbackreuse of BSP_CAMERA_VsyncEventCallbackreuse of BSP_CAMERA_LineEventCallbackreuse of BSP_CAMERA_PwrDownreuse of BSP_CAMERA_HwResetreuse of BSP_CAMERA_Stopreuse of BSP_CAMERA_Resumereuse of BSP_CAMERA_Suspendreuse of BSP_CAMERA_SnapshotStartreuse of BSP_CAMERA_ContinuousStartreuse of BSP_CAMERA_DeInitreuse of BSP_CAMERA_Initreuse of in6_addrreuse of unreuse of u8_addrreuse of u32_addrreuse of in_addrreuse of s_addrreuse of u8_t[16]reuse of u32_t[4]reuse of in6addr_anyreuse of const in6_addrreuse of socklen_treuse of nfds_treuse of pollfdreuse of fd_setreuse of iovecreuse of sockaddrreuse of msghdrreuse of sa_family_treuse of lwip_inet_ptonreuse of afreuse of lwip_inet_ntopreuse of lwip_fcntlreuse of sreuse of cmdreuse of lwip_ioctlreuse of argpreuse of lwip_pollreuse of pollfd *reuse of fdsreuse of nfdsreuse of lwip_selectreuse of maxfdp1reuse of fd_set *reuse of readsetreuse of writesetreuse of exceptsetreuse of lwip_writevreuse of const iovecreuse of const iovec *reuse of iovec *reuse of iovreuse of iovcntreuse of lwip_writereuse of dataptrreuse of lwip_socketreuse of domainreuse of typereuse of protocolreuse of lwip_sendtoreuse of flagsreuse of const sockaddrreuse of const sockaddr *reuse of sockaddr *reuse of toreuse of tolenreuse of lwip_sendmsgreuse of const msghdrreuse of const msghdr *reuse of msghdr *reuse of messagereuse of lwip_sendreuse of lwip_recvmsgreuse of lwip_recvfromreuse of memreuse of fromreuse of socklen_t *reuse of fromlenreuse of lwip_readvreuse of lwip_readreuse of lwip_recvreuse of lwip_listenreuse of backlogreuse of lwip_connectreuse of namereuse of namelenreuse of lwip_closereuse of lwip_setsockoptreuse of levelreuse of optnamereuse of optvalreuse of optlenreuse of lwip_getsockoptreuse of lwip_getsocknamereuse of lwip_getpeernamereuse of lwip_shutdownreuse of howreuse of lwip_bindreuse of lwip_acceptreuse of addrlenreuse of lwip_socket_thread_cleanupreuse of lwip_socket_thread_initreuse of reventsreuse of eventsreuse of fdreuse of in_pktinforeuse of ipi_addrreuse of ipi_ifindexreuse of lingerreuse of l_lingerreuse of l_onoffreuse of ifreqreuse of ifr_namereuse of cmsghdrreuse of cmsg_typereuse of cmsg_levelreuse of cmsg_lenreuse of msg_flagsreuse of msg_controllenreuse of msg_controlreuse of msg_iovlenreuse of msg_iovreuse of msg_namelenreuse of msg_namereuse of iov_lenreuse of iov_basereuse of sockaddr_storagereuse of s2_data2reuse of s2_data1reuse of ss_familyreuse of s2_lenreuse of sa_datareuse of sa_familyreuse of sa_lenreuse of sockaddr_inreuse of sin_zeroreuse of sin_addrreuse of sin_portreuse of sin_familyreuse of sin_lenreuse of u32_t[3]reuse of RTP_HandleTypeDefreuse of RTP_StatusTypeDefreuse of RTP_Stopreuse of RTP_GetStatereuse of RTP_HandleTypeDef *reuse of RTP_struct_ptrreuse of RTP_Close_Connectionreuse of Send_Semreuse of argreuse of RTP_Initreuse of rtp_hdr_treuse of ssrcreuse of tsreuse of seqreuse of ptreuse of versionreuse of sock_idreuse of rtp_send_packetreuse of rtp_datareuse of net_destreuse of RTP_STATE_IDLEreuse of RTP_STATE_READYreuse of RTP_STATE_STARTreuse of RTP_STATE_SENDreuse of RTP_STATE_ERRORreuse of RTP_STATE_STOPPEDreuse of RTP_STATE_UNKNOWNreuse of Connection_StatusTypeDefreuse of CONNECT_OKreuse of CONNECT_CLOSEDreuse of CONNECT_ERRORreuse of uint8_t[1500]reuse of unsigned char[1500]reuse of volatile RTP_StatusTypeDefreuse of RTSP_HandleTypeDefreuse of RTSP_StatusTypeDefreuse of RTSP_SessionStatusTypeDefreuse of RTSP_GetStatereuse of RTSP_HandleTypeDef *reuse of RTSP_struct_ptrreuse of RTSP_Stopreuse of RTSP_Initreuse of rtsp_req_headerreuse of rtsp_transp_typereuse of rtsp_seqreuse of rtsp_respreuse of conn_sock_idreuse of Session_Statereuse of RTSP_STATE_IDLEreuse of RTSP_STATE_CREATEreuse of RTSP_STATE_STARTreuse of RTSP_STATE_SETUPreuse of RTSP_STATE_PLAYreuse of RTSP_STATE_TEARDOWNreuse of RTSP_STATE_INVALIDreuse of RTSP_STATE_STOPPEDreuse of RTSP_STATE_ERRORreuse of RTSP_STATE_UNKNOWNreuse of SESSION_ALIVEreuse of SESSION_TEARDOWNreuse of volatile RTSP_SessionStatusTypeDefreuse of volatile RTSP_StatusTypeDefreuse of Encoding_jpg_Semaphorereuse of CPU_CACHE_Enablereuse of SystemClock_Configreuse of MPU_Configreuse of Encode_jpg_Semreuse of RGB_bufferreuse of unsigned char[57600]reuse of JPEG_bufferreuse of unsigned char[7168]reuse of RTP_SendSemaphorereuse of Netif_Configreuse of ip_addr_t *reuse of gnetifreuse of LCD_Configreuse of char[38]reuse of char[21]reuse of char[37]reuse of char[41]reuse of char[30]reuse of StartThreadreuse of argumentreuse of char[27]reuse of Thr_Encode_Semreuse of mainreuse of Netif_LinkSemaphorereuse of RTP_structreuse of rtp_send_packetsreuse of sockaddr_in *reuse of rtp_hdr_t *reuse of jpegRTP_headerreuse of const char[8]reuse of char[4]reuse of char[13]reuse of Thr_Send_Semreuse of Sending_Semaphorereuse of rtsp_structreuse of RTSP_SetSequencereuse of reqreuse of respreuse of char[5]reuse of char[3]reuse of RTSP_NotValidMethodreuse of responsereuse of rtsp_versionreuse of RTSP_ResponseTeardownreuse of RTSP_RequireHeaderreuse of RTSP_SessionCheckreuse of char[22]reuse of RTSP_ResponsePlayreuse of char[24]reuse of RTSP_ResponseSetupreuse of char[23]reuse of char[10]reuse of RTSP_TransportCheckreuse of requestreuse of transportreuse of char[12]reuse of char[28]reuse of char[20]reuse of RTSP_ResponseDescribereuse of char[9]reuse of RTSP_ResponseURLreuse of char[95]reuse of char[112]reuse of RTSP_ResponseOptionsreuse of char[44]reuse of require_hdrreuse of char[16]reuse of req_headerreuse of rtsp_threadreuse of char[350]reuse of s5k5cag_ConvertValuereuse of S5K5CAG_Commonreuse of const uint16_t[2619][2]reuse of unsigned short[2619][2]reuse of const uint16_t(*)[2]reuse of unsigned short(*)[2]reuse of S5K5CAG_QQVGAreuse of const uint16_t[40][2]reuse of unsigned short[40][2]reuse of S5K5CAG_QVGAreuse of S5K5CAG_480x272reuse of S5K5CAG_VGAreuse of unsigned short[][2]reuse of GetSizereuse of CameraDrvreuse of CAMERA_DrvTypeDef *reuse of CameraHwAddressreuse of hDcmiEvalreuse of CameraCurrentResolutionreuse of CameraRotationreuse of TIM6_DAC_IRQHandlerreuse of TimHandlereuse of (IRQn_Type)...reuse of LEDnreuse of LED1_GPIO_CLK_ENABLE()reuse of LEDx_GPIO_CLK_ENABLE(__INDEX__)reuse of __HAL_RCC_GPIOI_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOIENreuse of RCC_AHB1ENR_GPIOIEN_Mskreuse of RCC_AHB1ENR_GPIOIEN_Posreuse of LED2_GPIO_CLK_ENABLE()reuse of __HAL_RCC_GPIOJ_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOJENreuse of RCC_AHB1ENR_GPIOJEN_Mskreuse of RCC_AHB1ENR_GPIOJEN_Posreuse of LED3_GPIO_CLK_ENABLE()reuse of LED4_GPIO_CLK_ENABLE()reuse of GPIO_SPEED_FREQ_HIGHreuse of __STM32F769I_EVAL_BSP_VERSIONreuse of __STM32F769I_EVAL_BSP_VERSION_MAINreuse of __STM32F769I_EVAL_BSP_VERSION_SUB1reuse of __STM32F769I_EVAL_BSP_VERSION_SUB2reuse of __STM32F769I_EVAL_BSP_VERSION_RCreuse of EVAL_COM1_RX_AFreuse of /* #TVAR_afit_pBaseVals[244] */reuse of /* #TVAR_afit_pBaseVals[243] */reuse of /* #TVAR_afit_pBaseVals[242] */reuse of /* #TVAR_afit_pBaseVals[241] */reuse of /* #TVAR_afit_pBaseVals[240] */reuse of /* #TVAR_afit_pBaseVals[239] */reuse of /* #TVAR_afit_pBaseVals[238] */reuse of /* #TVAR_afit_pBaseVals[237] */reuse of /* #TVAR_afit_pBaseVals[236] */reuse of /* #TVAR_afit_pBaseVals[235] */reuse of /* #TVAR_afit_pBaseVals[234] */reuse of /* #TVAR_afit_pBaseVals[233] */reuse of /* #TVAR_afit_pBaseVals[232] */reuse of /* #TVAR_afit_pBaseVals[231] */reuse of /* #TVAR_afit_pBaseVals[230] */reuse of /* #TVAR_afit_pBaseVals[229] */reuse of /* #TVAR_afit_pBaseVals[228] */reuse of /* #TVAR_afit_pBaseVals[227] */reuse of /* #TVAR_afit_pBaseVals[226] */reuse of /* #TVAR_afit_pBaseVals[225] */reuse of /* #TVAR_afit_pBaseVals[224] */reuse of /* #TVAR_afit_pBaseVals[223] */reuse of /* #TVAR_afit_pBaseVals[222] */reuse of /* #TVAR_afit_pBaseVals[221] */reuse of /* #TVAR_afit_pBaseVals[220] */reuse of /* #TVAR_afit_pBaseVals[219] */reuse of /* #TVAR_afit_pBaseVals[218] */reuse of /* #TVAR_afit_pBaseVals[217] */reuse of /* #TVAR_afit_pBaseVals[216] */reuse of /* #TVAR_afit_pBaseVals[215] */reuse of /* #TVAR_afit_pBaseVals[214] */reuse of /* #TVAR_afit_pBaseVals[213] */reuse of /* #TVAR_afit_pBaseVals[212] */reuse of /* #TVAR_afit_pBaseVals[211] */reuse of /* #TVAR_afit_pBaseVals[210] */reuse of /* #TVAR_afit_pBaseVals[209] */reuse of /* #TVAR_afit_pBaseVals[208] */reuse of /* #TVAR_afit_pBaseVals[207] */reuse of /* #TVAR_afit_pBaseVals[206] */reuse of /* #TVAR_afit_pBaseVals[205] */reuse of /* #TVAR_afit_pBaseVals[204] */reuse of /* #TVAR_afit_pBaseVals[203] */reuse of /* #TVAR_afit_pBaseVals[202] */reuse of /* #TVAR_afit_pBaseVals[201] */reuse of /* #TVAR_afit_pBaseVals[200] */reuse of /* #TVAR_afit_pBaseVals[199] */reuse of /* #TVAR_afit_pBaseVals[198] */reuse of /* #TVAR_afit_pBaseVals[197] */reuse of /* #TVAR_afit_pBaseVals[196] */reuse of /* #TVAR_afit_pBaseVals[195] */reuse of /* #TVAR_afit_pBaseVals[194] */reuse of /* #TVAR_afit_pBaseVals[193] */reuse of /* #TVAR_afit_pBaseVals[192] */reuse of /* #TVAR_afit_pBaseVals[191] */reuse of /* #TVAR_afit_pBaseVals[190] */reuse of /* #TVAR_afit_pBaseVals[189] */reuse of /* #TVAR_afit_pBaseVals[188] */reuse of /* #TVAR_afit_pBaseVals[187] */reuse of /* #TVAR_afit_pBaseVals[186] */reuse of /* #TVAR_afit_pBaseVals[185] */reuse of /* #TVAR_afit_pBaseVals[184] */reuse of /* #TVAR_afit_pBaseVals[183] */reuse of /* #TVAR_afit_pBaseVals[182] */reuse of /* #TVAR_afit_pBaseVals[181] */reuse of /* #TVAR_afit_pBaseVals[180] */reuse of /* #TVAR_afit_pBaseVals[179] */reuse of /* #TVAR_afit_pBaseVals[178] */reuse of /* #TVAR_afit_pBaseVals[177] */reuse of /* #TVAR_afit_pBaseVals[176] */reuse of /* #TVAR_afit_pBaseVals[175] */reuse of /* #TVAR_afit_pBaseVals[174] */reuse of /* #TVAR_afit_pBaseVals[173] */reuse of /* #TVAR_afit_pBaseVals[172] */reuse of /* #TVAR_afit_pBaseVals[171] */reuse of /* #TVAR_afit_pBaseVals[170] */reuse of /* #TVAR_afit_pBaseVals[169] */reuse of /* #TVAR_afit_pBaseVals[168] */reuse of /* #TVAR_afit_pBaseVals[167] */reuse of /* #TVAR_afit_pBaseVals[166] */reuse of /* #TVAR_afit_pBaseVals[165] */reuse of /* #TVAR_afit_pBaseVals[164] */reuse of /* #TVAR_afit_pBaseVals[163] */reuse of /* #TVAR_afit_pBaseVals[162] */reuse of /* #TVAR_afit_pBaseVals[161] */reuse of /* #TVAR_afit_pBaseVals[160] */reuse of /* #TVAR_afit_pBaseVals[159] */reuse of /* #TVAR_afit_pBaseVals[158] */reuse of /* #TVAR_afit_pBaseVals[157] */reuse of /* #TVAR_afit_pBaseVals[156] */reuse of /* #TVAR_afit_pBaseVals[155] */reuse of /* #TVAR_afit_pBaseVals[154] */reuse of /* #TVAR_afit_pBaseVals[153] */reuse of /* #TVAR_afit_pBaseVals[152] */reuse of /* #TVAR_afit_pBaseVals[151] */reuse of /* #TVAR_afit_pBaseVals[150] */reuse of /* #TVAR_afit_pBaseVals[149] */reuse of /* #TVAR_afit_pBaseVals[148] */reuse of /* #TVAR_afit_pBaseVals[147] */reuse of /* #TVAR_afit_pBaseVals[146] */reuse of /* #TVAR_afit_pBaseVals[145] */reuse of /* #TVAR_afit_pBaseVals[144] */reuse of /* #TVAR_afit_pBaseVals[143] */reuse of /* #TVAR_afit_pBaseVals[142] */reuse of /* #TVAR_afit_pBaseVals[141] */reuse of /* #TVAR_afit_pBaseVals[140] */reuse of /* #TVAR_afit_pBaseVals[139] */reuse of /* #TVAR_afit_pBaseVals[138] */reuse of /* #TVAR_afit_pBaseVals[137] */reuse of /* #TVAR_afit_pBaseVals[136] */reuse of /* #TVAR_afit_pBaseVals[135] */reuse of /* #TVAR_afit_pBaseVals[134] */reuse of /* #TVAR_afit_pBaseVals[133] */reuse of /* #TVAR_afit_pBaseVals[132] */reuse of /* #TVAR_afit_pBaseVals[131] */reuse of /* #TVAR_afit_pBaseVals[130] */reuse of /* #TVAR_afit_pBaseVals[129] */reuse of /* #TVAR_afit_pBaseVals[128] */reuse of /* #TVAR_afit_pBaseVals[127] */reuse of /* #TVAR_afit_pBaseVals[126] */reuse of /* #TVAR_afit_pBaseVals[125] */reuse of /* #TVAR_afit_pBaseVals[124] */reuse of /* #TVAR_afit_pBaseVals[123] */reuse of /* #TVAR_afit_pBaseVals[122] */reuse of /* #TVAR_afit_pBaseVals[121] */reuse of /* #TVAR_afit_pBaseVals[120] */reuse of /* #TVAR_afit_pBaseVals[119] */reuse of /* #TVAR_afit_pBaseVals[118] */reuse of /* #TVAR_afit_pBaseVals[117] */reuse of /* #TVAR_afit_pBaseVals[116] */reuse of /* #TVAR_afit_pBaseVals[115] */reuse of /* #TVAR_afit_pBaseVals[114] */reuse of /* #TVAR_afit_pBaseVals[113] */reuse of /* #TVAR_afit_pBaseVals[112] */reuse of /* #TVAR_afit_pBaseVals[111] */reuse of /* #TVAR_afit_pBaseVals[110] */reuse of /* #TVAR_afit_pBaseVals[109] */reuse of /* #TVAR_afit_pBaseVals[108] */reuse of /* #TVAR_afit_pBaseVals[107] */reuse of /* #TVAR_afit_pBaseVals[106] */reuse of /* #TVAR_afit_pBaseVals[105] */reuse of /* #TVAR_afit_pBaseVals[104] */reuse of /* #TVAR_afit_pBaseVals[103] */reuse of /* #TVAR_afit_pBaseVals[102] */reuse of /* #TVAR_afit_pBaseVals[101] */reuse of /* #TVAR_afit_pBaseVals[100] */reuse of /* #TVAR_afit_pBaseVals[99]  */reuse of /* #TVAR_afit_pBaseVals[98]  */reuse of /* #TVAR_afit_pBaseVals[97]  */reuse of /* #TVAR_afit_pBaseVals[96]  */reuse of /* #TVAR_afit_pBaseVals[95]  */reuse of /* #TVAR_afit_pBaseVals[94]  */reuse of /* #TVAR_afit_pBaseVals[93]  */reuse of /* #TVAR_afit_pBaseVals[92]  */reuse of /* #TVAR_afit_pBaseVals[91]  */reuse of /* #TVAR_afit_pBaseVals[90]  */reuse of /* #TVAR_afit_pBaseVals[89]  */reuse of /* #TVAR_afit_pBaseVals[88]  */reuse of /* #TVAR_afit_pBaseVals[87]  */reuse of /* #TVAR_afit_pBaseVals[86]  */reuse of /* #TVAR_afit_pBaseVals[85]  */reuse of /* #TVAR_afit_pBaseVals[84]  */reuse of /* #TVAR_afit_pBaseVals[83]  */reuse of /* #TVAR_afit_pBaseVals[82]  */reuse of /* #TVAR_afit_pBaseVals[81]  */reuse of /* #TVAR_afit_pBaseVals[80]  */reuse of /* #TVAR_afit_pBaseVals[79]  */reuse of /* #TVAR_afit_pBaseVals[78]  */reuse of /* #TVAR_afit_pBaseVals[77]  */reuse of /* #TVAR_afit_pBaseVals[76]  */reuse of /* #TVAR_afit_pBaseVals[75]  */reuse of /* #TVAR_afit_pBaseVals[74]  */reuse of /* #TVAR_afit_pBaseVals[73]  */reuse of /* #TVAR_afit_pBaseVals[72]  */reuse of /* #TVAR_afit_pBaseVals[71]  */reuse of /* #TVAR_afit_pBaseVals[70]  */reuse of /* #TVAR_afit_pBaseVals[69]  */reuse of /* #TVAR_afit_pBaseVals[68]  */reuse of /* #TVAR_afit_pBaseVals[67]  */reuse of /* #TVAR_afit_pBaseVals[66]  */reuse of /* #TVAR_afit_pBaseVals[65]  */reuse of /* #TVAR_afit_pBaseVals[64]  */reuse of /* #TVAR_afit_pBaseVals[63]  */reuse of /* #TVAR_afit_pBaseVals[62]  */reuse of /* #TVAR_afit_pBaseVals[61]  */reuse of /* #TVAR_afit_pBaseVals[60]  */reuse of /* #TVAR_afit_pBaseVals[59]  */reuse of /* #TVAR_afit_pBaseVals[58]  */reuse of /* #TVAR_afit_pBaseVals[57]  */reuse of /* #TVAR_afit_pBaseVals[56]  */reuse of /* #TVAR_afit_pBaseVals[55]  */reuse of /* #TVAR_afit_pBaseVals[54]  */reuse of /* #TVAR_afit_pBaseVals[53]  */reuse of /* #TVAR_afit_pBaseVals[52]  */reuse of /* #TVAR_afit_pBaseVals[51]  */reuse of /* #TVAR_afit_pBaseVals[50]  */reuse of /* #TVAR_afit_pBaseVals[49]  */reuse of /* #TVAR_afit_pBaseVals[48]  */reuse of /* #TVAR_afit_pBaseVals[47]  */reuse of /* #TVAR_afit_pBaseVals[46]  */reuse of /* #TVAR_afit_pBaseVals[45]  */reuse of /* #TVAR_afit_pBaseVals[44]  */reuse of /* #TVAR_afit_pBaseVals[43]  */reuse of /* #TVAR_afit_pBaseVals[42]  */reuse of /* #TVAR_afit_pBaseVals[41]  */reuse of /* #TVAR_afit_pBaseVals[40]  */reuse of /* #TVAR_afit_pBaseVals[39]  */reuse of /* #TVAR_afit_pBaseVals[38]  */reuse of /* #TVAR_afit_pBaseVals[37]  */reuse of /* #TVAR_afit_pBaseVals[36]  */reuse of /* #TVAR_afit_pBaseVals[35]  */reuse of /* #TVAR_afit_pBaseVals[34]  */reuse of /* #TVAR_afit_pBaseVals[33]  */reuse of /* #TVAR_afit_pBaseVals[32]  */reuse of /* #TVAR_afit_pBaseVals[31]  */reuse of /* #TVAR_afit_pBaseVals[30]  */reuse of /* #TVAR_afit_pBaseVals[29]  */reuse of /* #TVAR_afit_pBaseVals[28]  */reuse of /* #TVAR_afit_pBaseVals[27]  */reuse of /* #TVAR_afit_pBaseVals[26]  */reuse of /* #TVAR_afit_pBaseVals[25]  */reuse of /* #TVAR_afit_pBaseVals[24]  */reuse of /* #TVAR_afit_pBaseVals[23]  */reuse of /* #TVAR_afit_pBaseVals[22]  */reuse of /* #TVAR_afit_pBaseVals[21]  */reuse of /* #TVAR_afit_pBaseVals[20]  */reuse of /* #TVAR_afit_pBaseVals[19]  */reuse of /* #TVAR_afit_pBaseVals[18]  */reuse of /* #TVAR_afit_pBaseVals[17]  */reuse of /* #TVAR_afit_pBaseVals[16]  */reuse of /* #TVAR_afit_pBaseVals[15]  */reuse of /* #TVAR_afit_pBaseVals[14]  */reuse of /* #TVAR_afit_pBaseVals[13]  */reuse of /* #TVAR_afit_pBaseVals[12]  */reuse of /* #TVAR_afit_pBaseVals[11]  */reuse of /* #TVAR_afit_pBaseVals[10]  */reuse of /* #TVAR_afit_pBaseVals[9]   */reuse of /* #TVAR_afit_pBaseVals[8]   */reuse of /* #TVAR_afit_pBaseVals[7]   */reuse of /* #TVAR_afit_pBaseVals[6]   */reuse of /* #TVAR_afit_pBaseVals[5]   */reuse of /* #TVAR_afit_pBaseVals[4]   */reuse of /* #TVAR_afit_pBaseVals[3]   */reuse of /* #TVAR_afit_pBaseVals[2]   */reuse of /* #TVAR_afit_pBaseVals[1]   */reuse of /* #TVAR_afit_pBaseVals[0]   */reuse of /* AFIT table (Variables) */reuse of /* AFIT table start address 7000_07C4 */reuse of /* #afit_uNoiseIndInDoor[4] */reuse of /* #afit_uNoiseIndInDoor[3] */reuse of /* #afit_uNoiseIndInDoor[2] */reuse of /* #afit_uNoiseIndInDoor[1] */reuse of /* #afit_uNoiseIndInDoor[0] */reuse of /* Noise index */reuse of /* Set AFIT */reuse of /* #SARR_AwbCcmCord_5_ */reuse of /* #SARR_AwbCcmCord_4_ */reuse of /* #SARR_AwbCcmCord_3_ */reuse of /* #SARR_AwbCcmCord_2_ */reuse of /* #SARR_AwbCcmCord_1_ */reuse of /* #SARR_AwbCcmCord_0_ */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__19_0x70003376 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__18_0x70003374 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__17_0x70003372 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__16_0x70003370 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__15_0x7000336E */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__14_0x7000336C */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__13_0x7000336A */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__12_0x70003368 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__11_0x70003366 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__10_0x70003364 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__9_ 0x70003362 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__8_ 0x70003360 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__7_ 0x7000335E */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__6_ 0x7000335C */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__5_ 0x7000335A */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__4_ 0x70003358 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__3_ 0x70003356 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__2_ 0x70003354 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__1_ 0x70003352 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_2__0_ 0x70003350 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__19_0x7000334E */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__18_0x7000334C */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__17_0x7000334A */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__16_0x70003348 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__15_0x70003346 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__14_0x70003344 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__13_0x70003342 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__12_0x70003340 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__11_0x7000333E */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__10_0x7000333C */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__9_ 0x7000333A */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__8_ 0x70003338 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__7_ 0x70003336 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__6_ 0x70003334 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__5_ 0x70003332 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__4_ 0x70003330 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__3_ 0x7000332E */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__2_ 0x7000332C */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__1_ 0x7000332A */reuse of /* #SARR_usDualGammaLutRGBOutdoor_1__0_ 0x70003328 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__19_0x70003326 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__18_0x70003324 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__17_0x70003322 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__16_0x70003320 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__15_0x7000331E */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__14_0x7000331C */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__13_0x7000331A */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__12_0x70003318 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__11_0x70003316 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__10_0x70003314 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__9_ 0x70003312 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__8_ 0x70003310 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__7_ 0x7000330E */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__6_ 0x7000330C */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__5_ 0x7000330A */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__4_ 0x70003308 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__3_ 0x70003306 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__2_ 0x70003304 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__1_ 0x70003302 */reuse of /* #SARR_usDualGammaLutRGBOutdoor_0__0_ 0x70003300 */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__19_ 0x700032FE */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__18_ 0x700032FC */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__17_ 0x700032FA */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__16_ 0x700032F8 */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__15_ 0x700032F6 */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__14_ 0x700032F4 */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__13_ 0x700032F2 */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__12_ 0x700032F0 */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__11_ 0x700032EE */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__10_ 0x700032EC */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__9_ 0x700032EA  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__8_ 0x700032E8  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__7_ 0x700032E6  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__6_ 0x700032E4  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__5_ 0x700032E2  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__4_ 0x700032E0  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__3_ 0x700032DE  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__2_ 0x700032DC  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__1_ 0x700032DA  */reuse of /* #SARR_usDualGammaLutRGBIndoor_2__0_ 0x700032D8  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__19_ 0x700032D6 */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__18_ 0x700032D4 */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__17_ 0x700032D2 */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__16_ 0x700032D0 */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__15_ 0x700032CE */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__14_ 0x700032CC */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__13_ 0x700032CA */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__12_ 0x700032C8 */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__11_ 0x700032C6 */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__10_ 0x700032C4 */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__9_ 0x700032C2  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__8_ 0x700032C0  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__7_ 0x700032BE  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__6_ 0x700032BC  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__5_ 0x700032BA  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__4_ 0x700032B8  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__3_ 0x700032B6  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__2_ 0x700032B4  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__1_ 0x700032B2  */reuse of /* #SARR_usDualGammaLutRGBIndoor_1__0_ 0x700032B0  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__19_ 0x700032AE */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__18_ 0x700032AC */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__17_ 0x700032AA */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__16_ 0x700032A8 */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__15_ 0x700032A6 */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__14_ 0x700032A4 */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__13_ 0x700032A2 */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__12_ 0x700032A0 */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__11_ 0x7000329E */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__10_ 0x7000329C */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__9_ 0x7000329A  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__8_ 0x70003298  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__7_ 0x70003296  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__6_ 0x70003294  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__5_ 0x70003292  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__4_ 0x70003290  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__3_ 0x7000328E  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__2_ 0x7000328C  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__1_ 0x7000328A  */reuse of /* #SARR_usDualGammaLutRGBIndoor_0__0_ 0x70003288  */reuse of /* Set GAMMA */reuse of /* Grid offset enable */reuse of /* awbb_MvEq_RBthresh */reuse of /* awbb_LowTempRB */reuse of /* awbb_IntcB */reuse of /* awbb_IntcR */reuse of /* awbb_CrclLowT_Rad_c */reuse of /* awbb_CrclLowT_B_c */reuse of /* awbb_CrclLowT_R_c */reuse of /* awbb_LowBrGrZones_m_Boffs */reuse of /* awbb_LowBrGrZones_m_GridStep */reuse of /* awbb_LowBrGrZones_m_BGrid[23]     */reuse of /* awbb_LowBrGrZones_m_BGrid[22]     */reuse of /* awbb_LowBrGrZones_m_BGrid[21]     */reuse of /* awbb_LowBrGrZones_m_BGrid[20]     */reuse of /* awbb_LowBrGrZones_m_BGrid[19]     */reuse of /* awbb_LowBrGrZones_m_BGrid[18]     */reuse of /* awbb_LowBrGrZones_m_BGrid[17]     */reuse of /* awbb_LowBrGrZones_m_BGrid[16]     */reuse of /* awbb_LowBrGrZones_m_BGrid[15]     */reuse of /* awbb_LowBrGrZones_m_BGrid[14]     */reuse of /* awbb_LowBrGrZones_m_BGrid[13]     */reuse of /* awbb_LowBrGrZones_m_BGrid[12]     */reuse of /* awbb_LowBrGrZones_m_BGrid[11]     */reuse of /* awbb_L0CA4owBrGrZones_m_BGrid[10] */reuse of /* awbb_LowBrGrZones_m_BGrid[9]      */reuse of /* awbb_LowBrGrZones_m_BGrid[8]      */reuse of /* awbb_LowBrGrZones_m_BGrid[7]      */reuse of /* awbb_LowBrGrZones_m_BGrid[6]      */reuse of /* awbb_LowBrGrZones_m_BGrid[5]      */reuse of /* awbb_LowBrGrZones_m_BGrid[4]      */reuse of /* awbb_LowBrGrZones_m_BGrid[3]      */reuse of /* awbb_LowBrGrZones_m_BGrid[2]      */reuse of /* awbb_LowBrGrZones_m_BGrid[1]      */reuse of /* awbb_LowBrGrZones_m_BGrid[0]      */reuse of /* awbb_OutdoorDetectionZone_ZInfo_m_NBoffs      */reuse of /* awbb_OutdoorDetectionZone_ZInfo_m_MaxNB       */reuse of /* awbb_OutdoorDetectionZone_ZInfo_m_AbsGridStep */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[9]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[8]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[7]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[6]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[5]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[4]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[3]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[2]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[1]          */reuse of /* awbb_OutdoorDetectionZone_m_BGrid[0]          */reuse of /* awbb_OutdoorGrZones_m_Boffs */reuse of /* awbb_OutdoorGrZones_m_GridStep */reuse of /* awbb_OutdoorGrZones_m_BGrid[23] */reuse of /* awbb_OutdoorGrZones_m_BGrid[22] */reuse of /* awbb_OutdoorGrZones_m_BGrid[21] */reuse of /* awbb_OutdoorGrZones_m_BGrid[20] */reuse of /* awbb_OutdoorGrZones_m_BGrid[19] */reuse of /* awbb_OutdoorGrZones_m_BGrid[18] */reuse of /* awbb_OutdoorGrZones_m_BGrid[17] */reuse of /* awbb_OutdoorGrZones_m_BGrid[16] */reuse of /* awbb_OutdoorGrZones_m_BGrid[15] */reuse of /* awbb_OutdoorGrZones_m_BGrid[14] */reuse of /* awbb_OutdoorGrZones_m_BGrid[13] */reuse of /* awbb_OutdoorGrZones_m_BGrid[12] */reuse of /* awbb_OutdoorGrZones_m_BGrid[11] */reuse of /* awbb_OutdoorGrZones_m_BGrid[10] */reuse of /* awbb_OutdoorGrZones_m_BGrid[9]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[8]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[7]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[6]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[5]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[4]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[3]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[2]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[1]  */reuse of /* awbb_OutdoorGrZones_m_BGrid[0]  */reuse of /* awbb_IndoorGrZones_m_Boffs */reuse of /* awbb_IndoorGrZones_m_GridStep */reuse of /* awbb_IndoorGrZones_m_BGrid[39] */reuse of /* awbb_IndoorGrZones_m_BGrid[38] */reuse of /* awbb_IndoorGrZones_m_BGrid[37] */reuse of /* awbb_IndoorGrZones_m_BGrid[36] */reuse of /* awbb_IndoorGrZones_m_BGrid[35] */reuse of /* awbb_IndoorGrZones_m_BGrid[34] */reuse of /* awbb_IndoorGrZones_m_BGrid[33] */reuse of /* awbb_IndoorGrZones_m_BGrid[32] */reuse of /* awbb_IndoorGrZones_m_BGrid[31] */reuse of /* awbb_IndoorGrZones_m_BGrid[30] */reuse of /* awbb_IndoorGrZones_m_BGrid[29] */reuse of /* awbb_IndoorGrZones_m_BGrid[28] */reuse of /* awbb_IndoorGrZones_m_BGrid[27] */reuse of /* awbb_IndoorGrZones_m_BGrid[26] */reuse of /* awbb_IndoorGrZones_m_BGrid[25] */reuse of /* awbb_IndoorGrZones_m_BGrid[24] */reuse of /* awbb_IndoorGrZones_m_BGrid[23] */reuse of /* awbb_IndoorGrZones_m_BGrid[22] */reuse of /* awbb_IndoorGrZones_m_BGrid[21] */reuse of /* awbb_IndoorGrZones_m_BGrid[20] */reuse of /* awbb_IndoorGrZones_m_BGrid[19] */reuse of /* awbb_IndoorGrZones_m_BGrid[18] */reuse of /* awbb_IndoorGrZones_m_BGrid[17] */reuse of /* awbb_IndoorGrZones_m_BGrid[16] */reuse of /* awbb_IndoorGrZones_m_BGrid[15] */reuse of /* awbb_IndoorGrZones_m_BGrid[14] */reuse of /* awbb_IndoorGrZones_m_BGrid[13] */reuse of /* awbb_IndoorGrZones_m_BGrid[12] */reuse of /* awbb_IndoorGrZones_m_BGrid[11] */reuse of /* awbb_IndoorGrZones_m_BGrid[10] */reuse of /* awbb_IndoorGrZones_m_BGrid[9]  */reuse of /* awbb_IndoorGrZones_m_BGrid[8]  */reuse of /* awbb_IndoorGrZones_m_BGrid[7]  */reuse of /* awbb_IndoorGrZones_m_BGrid[6]  */reuse of /* awbb_IndoorGrZones_m_BGrid[5]  */reuse of /* awbb_IndoorGrZones_m_BGrid[4]  */reuse of /* awbb_IndoorGrZones_m_BGrid[3]  */reuse of /* awbb_IndoorGrZones_m_BGrid[2]  */reuse of /* awbb_IndoorGrZones_m_BGrid[1]  */reuse of /* awbb_IndoorGrZones_m_BGrid[0]  */reuse of /* White balance */reuse of /* #TVAR_wbt_pOutdoorCcm[17] */reuse of /* #TVAR_wbt_pOutdoorCcm[16] */reuse of /* #TVAR_wbt_pOutdoorCcm[15] */reuse of vTaskPlaceOnUnorderedEventListreuse of pxEventListreuse of xItemValuereuse of xTicksToWaitreuse of vTaskPlaceOnEventListreuse of xTaskIncrementTickreuse of xTaskNotifyStateClearreuse of xTaskreuse of ulTaskNotifyTakereuse of xClearCountOnExitreuse of vTaskNotifyGiveFromISRreuse of xTaskToNotifyreuse of BaseType_t *reuse of long *reuse of pxHigherPriorityTaskWokenreuse of xTaskNotifyWaitreuse of ulBitsToClearOnEntryreuse of ulBitsToClearOnExitreuse of pulNotificationValuereuse of xTaskGenericNotifyFromISRreuse of ulValuereuse of eActionreuse of pulPreviousNotificationValuereuse of xTaskGenericNotifyreuse of xTaskGetIdleRunTimeCounterreuse of vTaskGetRunTimeStatsreuse of pcWriteBufferreuse of vTaskListreuse of uxTaskGetSystemStatereuse of TaskStatus_t *reuse of TaskStatus_t *constreuse of xTASK_STATUS *reuse of pxTaskStatusArrayreuse of uxArraySizereuse of pulTotalRunTimereuse of xTaskGetIdleTaskHandlereuse of xTaskCallApplicationTaskHookreuse of pvParameterreuse of uxTaskGetStackHighWaterMark2reuse of uxTaskGetStackHighWaterMarkreuse of xTaskGetHandlereuse of pcNameToQueryreuse of pcTaskGetNamereuse of xTaskToQueryreuse of uxTaskGetNumberOfTasksreuse of xTaskGetTickCountFromISRreuse of xTaskGetTickCountreuse of xTaskResumeAllreuse of vTaskSuspendAllreuse of vTaskEndSchedulerreuse of vTaskStartSchedulerreuse of xTaskResumeFromISRreuse of xTaskToResumereuse of vTaskResumereuse of vTaskSuspendreuse of xTaskToSuspendreuse of vTaskPrioritySetreuse of uxNewPriorityreuse of vTaskGetInforeuse of pxTaskStatusreuse of xGetFreeStackSpacereuse of eStatereuse of eTaskGetStatereuse of uxTaskPriorityGetFromISRreuse of uxTaskPriorityGetreuse of xTaskAbortDelayreuse of vTaskDelayUntilreuse of pxPreviousWakeTimereuse of xTimeIncrementreuse of vTaskDelayreuse of xTicksToDelayreuse of vTaskDeletereuse of xTaskToDeletereuse of vTaskAllocateMPURegionsreuse of const MemoryRegion_treuse of const MemoryRegion_t *reuse of const MemoryRegion_t *constreuse of xMEMORY_REGION *reuse of pxRegionsreuse of xTaskCreatereuse of pxTaskCodereuse of pcNamereuse of usStackDepthreuse of void *constreuse of pvParametersreuse of uxPriorityreuse of TaskHandle_t *reuse of TaskHandle_t *constreuse of tskTaskControlBlock **reuse of pxCreatedTaskreuse of eAbortSleepreuse of eStandardSleepreuse of eNoTasksWaitingTimeoutreuse of usStackHighWaterMarkreuse of pxStackBasereuse of ulRunTimeCounterreuse of uxBasePriorityreuse of uxCurrentPriorityreuse of eCurrentStatereuse of xTaskNumberreuse of pcTaskNamereuse of xHandlereuse of xTASK_PARAMETERSreuse of TaskParameters_treuse of xRegionsreuse of puxStackBufferreuse of pvTaskCodereuse of ulParametersreuse of ulLengthInBytesreuse of pvBaseAddressreuse of xTimeOnEnteringreuse of xOverflowCountreuse of eNoActionreuse of eSetBitsreuse of eIncrementreuse of eSetValueWithOverwritereuse of eSetValueWithoutOverwritereuse of eRunningreuse of eReadyreuse of eBlockedreuse of eSuspendedreuse of eDeletedreuse of eInvalidreuse of TaskHookFunction_treuse of MemoryRegion_t[1]reuse of xMEMORY_REGION[1]reuse of tmrTimerControlreuse of tmrTimerControl *reuse of TimerHandle_treuse of PendedFunction_treuse of TimerCallbackFunction_treuse of uxTimerGetTimerNumberreuse of xTimerreuse of vTimerSetTimerNumberreuse of uxTimerNumberreuse of xTimerGenericCommandreuse of xCommandIDreuse of xOptionalValuereuse of BaseType_t *constreuse of xTimerCreateTimerTaskreuse of xTimerGetExpiryTimereuse of xTimerGetPeriodreuse of vTimerSetReloadModereuse of uxAutoReloadreuse of pcTimerGetNamereuse of xTimerPendFunctionCallreuse of xFunctionToPendreuse of pvParameter1reuse of ulParameter2reuse of xTimerPendFunctionCallFromISRreuse of xTimerGetTimerDaemonTaskHandlereuse of xTimerIsTimerActivereuse of vTimerSetTimerIDreuse of pvNewIDreuse of pvTimerGetTimerIDreuse of const TimerHandle_treuse of xTimerCreatereuse of pcTimerNamereuse of xTimerPeriodInTicksreuse of pvTimerIDreuse of pxCallbackFunctionreuse of QueueDefinitionreuse of QueueDefinition *reuse of QueueHandle_treuse of QueueSetHandle_treuse of QueueSetMemberHandle_treuse of ucQueueGetQueueTypereuse of xQueuereuse of uxQueueGetQueueNumberreuse of vQueueSetQueueNumberreuse of uxQueueNumberreuse of xQueueGenericResetreuse of xNewQueuereuse of vQueueWaitForMessageRestrictedreuse of xWaitIndefinitelyreuse of xQueueSelectFromSetFromISRreuse of xQueueSetreuse of xQueueSelectFromSetreuse of xQueueRemoveFromSetreuse of xQueueOrSemaphorereuse of xQueueAddToSetreuse of xQueueCreateSetreuse of uxEventQueueLengthreuse of xQueueGenericCreatereuse of uxQueueLengthreuse of uxItemSizereuse of ucQueueTypereuse of pcQueueGetNamereuse of vQueueUnregisterQueuereuse of vQueueAddToRegistryreuse of pcQueueNamereuse of xQueueGiveMutexRecursivereuse of xMutexreuse of xQueueTakeMutexRecursivereuse of xQueueGetMutexHolderFromISRreuse of xSemaphorereuse of xQueueGetMutexHolderreuse of xQueueSemaphoreTakereuse of xQueueCreateCountingSemaphoreStaticreuse of uxMaxCountreuse of uxInitialCountreuse of StaticQueue_t *reuse of xSTATIC_QUEUE *reuse of pxStaticQueuereuse of xQueueCreateCountingSemaphorereuse of xQueueCreateMutexStaticreuse of xQueueCreateMutexreuse of xQueueCRReceivereuse of pvBufferreuse of xQueueCRSendreuse of pvItemToQueuereuse of xQueueCRReceiveFromISRreuse of pxTaskWokenreuse of xQueueCRSendFromISRreuse of xCoRoutinePreviouslyWokenreuse of uxQueueMessagesWaitingFromISRreuse of const QueueHandle_treuse of xQueueIsQueueFullFromISRreuse of xQueueIsQueueEmptyFromISRreuse of xQueueReceiveFromISRreuse of xQueueGiveFromISRreuse of xQueueGenericSendFromISRreuse of const void *constreuse of xCopyPositionreuse of vQueueDeletereuse of uxQueueSpacesAvailablereuse of uxQueueMessagesWaitingreuse of xQueueReceivereuse of xQueuePeekFromISRreuse of xQueuePeekreuse of xQueueGenericSendreuse of SemaphoreHandle_treuse of EventGroupDef_treuse of EventGroupDef_t *reuse of EventGroupHandle_treuse of EventBits_treuse of vEventGroupSetNumberreuse of xEventGroupreuse of uxEventGroupNumberreuse of uxEventGroupGetNumberreuse of vEventGroupClearBitsCallbackreuse of pvEventGroupreuse of ulBitsToClearreuse of vEventGroupSetBitsCallbackreuse of ulBitsToSetreuse of vEventGroupDeletereuse of xEventGroupGetBitsFromISRreuse of xEventGroupSyncreuse of const EventBits_treuse of uxBitsToSetreuse of uxBitsToWaitForreuse of xEventGroupSetBitsFromISRreuse of xEventGroupSetBitsreuse of xEventGroupClearBitsFromISRreuse of uxBitsToClearreuse of xEventGroupClearBitsreuse of xEventGroupWaitBitsreuse of xClearOnExitreuse of xWaitForAllBitsreuse of xEventGroupCreatereuse of osSemaphoreIdreuse of osMutexIdreuse of osStatusreuse of os_mutex_defreuse of osMutexDef_treuse of osMessageQIdreuse of osEventreuse of osThreadIdreuse of os_mailQ_cbreuse of os_mailQ_cb *reuse of osMailQIdreuse of os_mailQ_defreuse of osMailQDef_treuse of os_messageQ_defreuse of osMessageQDef_treuse of os_pool_cbreuse of os_pool_cb *reuse of osPoolIdreuse of os_pool_defreuse of osPoolDef_treuse of os_semaphore_defreuse of osSemaphoreDef_treuse of osTimerIdreuse of os_timer_typereuse of os_timer_defreuse of osTimerDef_treuse of osPriorityreuse of os_thread_defreuse of osThreadDef_treuse of os_ptimerreuse of os_pthreadreuse of osSemaphoreGetCountreuse of semaphore_idreuse of osRecursiveMutexWaitreuse of mutex_idreuse of millisecreuse of osRecursiveMutexReleasereuse of osRecursiveMutexCreatereuse of const osMutexDef_treuse of const osMutexDef_t *reuse of os_mutex_def *reuse of mutex_defreuse of osMessageDeletereuse of queue_idreuse of osMessageAvailableSpacereuse of osMessageWaitingreuse of osMessagePeekreuse of osThreadListreuse of osAbortDelayreuse of thread_idreuse of osDelayUntilreuse of PreviousWakeTimereuse of osThreadResumeAllreuse of osThreadSuspendAllreuse of osThreadResumereuse of osThreadSuspendreuse of osSystickHandlerreuse of osMailFreereuse of mailreuse of osMailGetreuse of osMailPutreuse of osMailCAllocreuse of osMailAllocreuse of osMailCreatereuse of const osMailQDef_treuse of const osMailQDef_t *reuse of os_mailQ_def *reuse of queue_defreuse of osMessageGetreuse of osMessagePutreuse of inforeuse of osMessageCreatereuse of const osMessageQDef_treuse of const osMessageQDef_t *reuse of os_messageQ_def *reuse of osPoolFreereuse of pool_idreuse of blockreuse of osPoolCAllocreuse of osPoolAllocreuse of osPoolCreatereuse of const osPoolDef_treuse of const osPoolDef_t *reuse of os_pool_def *reuse of pool_defreuse of osSemaphoreDeletereuse of osSemaphoreReleasereuse of HAL_SDRAM_WriteProtection_Disablereuse of HAL_SDRAM_WriteProtection_Enablereuse of HAL_SDRAM_Write_16breuse of HAL_SDRAM_Read_16breuse of HAL_SDRAM_Write_8breuse of HAL_SDRAM_Read_8breuse of HAL_SDRAM_DMA_XferErrorCallbackreuse of HAL_SDRAM_DMA_XferCpltCallbackreuse of HAL_SDRAM_RefreshErrorCallbackreuse of HAL_SDRAM_IRQHandlerreuse of HAL_SDRAM_MspDeInitreuse of HAL_SDRAM_MspInitreuse of HAL_SDRAM_STATE_RESETreuse of volatile HAL_SDRAM_StateTypeDefreuse of HAL_I2CEx_DisableFastModePlusreuse of ConfigFastModePlusreuse of HAL_I2CEx_EnableFastModePlusreuse of HAL_I2CEx_ConfigDigitalFilterreuse of DigitalFilterreuse of HAL_I2CEx_ConfigAnalogFilterreuse of AnalogFilterreuse of HAL_I2C_ModeTypeDefreuse of HAL_I2C_GetErrorreuse of HAL_I2C_GetModereuse of HAL_I2C_AbortCpltCallbackreuse of HAL_I2C_ErrorCallbackreuse of HAL_I2C_MemRxCpltCallbackreuse of HAL_I2C_MemTxCpltCallbackreuse of HAL_I2C_ListenCpltCallbackreuse of HAL_I2C_AddrCallbackreuse of TransferDirectionreuse of AddrMatchCodereuse of HAL_I2C_SlaveRxCpltCallbackreuse of HAL_I2C_SlaveTxCpltCallbackreuse of HAL_I2C_MasterRxCpltCallbackreuse of HAL_I2C_MasterTxCpltCallbackreuse of HAL_I2C_ER_IRQHandlerreuse of HAL_I2C_EV_IRQHandlerreuse of HAL_I2C_Slave_Seq_Receive_DMAreuse of XferOptionsreuse of HAL_I2C_Slave_Seq_Transmit_DMAreuse of HAL_I2C_Master_Seq_Receive_DMAreuse of HAL_I2C_Master_Seq_Transmit_DMAreuse of HAL_I2C_Mem_Read_DMAreuse of MemAddSizereuse of HAL_I2C_Mem_Write_DMAreuse of HAL_I2C_Slave_Receive_DMAreuse of HAL_I2C_Slave_Transmit_DMAreuse of HAL_I2C_Master_Receive_DMAreuse of HAL_I2C_Master_Transmit_DMAreuse of HAL_I2C_Master_Abort_ITreuse of HAL_I2C_DisableListen_ITreuse of HAL_I2C_EnableListen_ITreuse of HAL_I2C_Slave_Seq_Receive_ITreuse of HAL_I2C_Slave_Seq_Transmit_ITreuse of HAL_I2C_Master_Seq_Receive_ITreuse of HAL_I2C_Master_Seq_Transmit_ITreuse of HAL_I2C_Mem_Read_ITreuse of HAL_I2C_Mem_Write_ITreuse of HAL_I2C_Slave_Receive_ITreuse of HAL_I2C_Slave_Transmit_ITreuse of HAL_I2C_Master_Receive_ITreuse of HAL_I2C_Master_Transmit_ITreuse of HAL_I2C_Slave_Receivereuse of HAL_I2C_Slave_Transmitreuse of HAL_I2C_Master_Receivereuse of HAL_I2C_Master_Transmitreuse of HAL_I2C_MspDeInitreuse of HAL_I2C_MspInitreuse of Memaddressreuse of Devaddressreuse of AddrEventCountreuse of XferISRreuse of PreviousStatereuse of HAL_I2C_MODE_NONEreuse of HAL_I2C_MODE_MASTERreuse of HAL_I2C_MODE_SLAVEreuse of HAL_I2C_MODE_MEMreuse of HAL_I2C_STATE_READYreuse of HAL_I2C_STATE_BUSYreuse of HAL_I2C_STATE_BUSY_TXreuse of HAL_I2C_STATE_BUSY_RXreuse of HAL_I2C_STATE_LISTENreuse of HAL_I2C_STATE_BUSY_TX_LISTENreuse of HAL_I2C_STATE_BUSY_RX_LISTENreuse of HAL_I2C_STATE_ABORTreuse of OwnAddress2Masksreuse of volatile HAL_I2C_ModeTypeDefreuse of volatile HAL_I2C_StateTypeDefreuse of HAL_DSI_StateTypeDefreuse of DSI_HOST_TimeoutTypeDefreuse of DSI_PHY_TimerTypeDefreuse of DSI_LPCmdTypeDefreuse of DSI_CmdCfgTypeDefreuse of HAL_DSI_GetStatereuse of const DSI_HandleTypeDefreuse of const DSI_HandleTypeDef *reuse of hdsireuse of HAL_DSI_GetErrorreuse of HAL_DSI_SetContentionDetectionOffreuse of HAL_DSI_SetPullDownreuse of HAL_DSI_ForceDataLanesInRXreuse of HAL_DSI_ForceRXLowPowerreuse of HAL_DSI_ForceTXStopModereuse of Lanereuse of HAL_DSI_SetPHYTimingsreuse of HAL_DSI_SetLanePinsConfigurationreuse of CustomLanereuse of HAL_DSI_SetSDDreuse of HAL_DSI_SetLowPowerRXFilterreuse of Frequencyreuse of HAL_DSI_SetSlewRateAndDelayTuningreuse of CommDelayreuse of HAL_DSI_PatternGeneratorStopreuse of HAL_DSI_PatternGeneratorStartreuse of Orientationreuse of HAL_DSI_ExitULPMreuse of HAL_DSI_EnterULPMreuse of HAL_DSI_ExitULPMDatareuse of HAL_DSI_EnterULPMDatareuse of HAL_DSI_Readreuse of ChannelNbrreuse of Arrayreuse of DCSCmdreuse of ParametersTablereuse of ChannelIDreuse of NbParamsreuse of Param1reuse of Param2reuse of HAL_DSI_Shutdownreuse of Shutdownreuse of HAL_DSI_ColorModereuse of HAL_DSI_Refreshreuse of HAL_DSI_Stopreuse of HAL_DSI_ConfigHostTimeoutsreuse of DSI_HOST_TimeoutTypeDef *reuse of HostTimeoutsreuse of HAL_DSI_ConfigPhyTimerreuse of DSI_PHY_TimerTypeDef *reuse of PhyTimersreuse of HAL_DSI_ConfigFlowControlreuse of FlowControlreuse of HAL_DSI_ConfigCommandreuse of DSI_LPCmdTypeDef *reuse of LPCmdreuse of HAL_DSI_ConfigAdaptedCommandModereuse of DSI_CmdCfgTypeDef *reuse of CmdCfgreuse of VidCfgreuse of HAL_DSI_SetGenericVCIDreuse of HAL_DSI_ErrorCallbackreuse of HAL_DSI_EndOfRefreshCallbackreuse of HAL_DSI_TearingEffectCallbackreuse of HAL_DSI_IRQHandlerreuse of HAL_DSI_ConfigErrorMonitorreuse of ActiveErrorsreuse of HAL_DSI_MspDeInitreuse of HAL_DSI_MspInitreuse of PLLInitreuse of ErrorMskreuse of HAL_DSI_STATE_RESETreuse of HAL_DSI_STATE_READYreuse of HAL_DSI_STATE_ERRORreuse of HAL_DSI_STATE_BUSYreuse of HAL_DSI_STATE_TIMEOUTreuse of BTATimeoutreuse of LowPowerWriteTimeoutreuse of HighSpeedWritePrespModereuse of HighSpeedWriteTimeoutreuse of LowPowerReadTimeoutreuse of HighSpeedReadTimeoutreuse of LowPowerReceptionTimeoutreuse of HighSpeedTransmissionTimeoutreuse of TimeoutCkdivreuse of StopWaitTimereuse of DataLaneMaxReadTimereuse of DataLaneLP2HSTimereuse of DataLaneHS2LPTimereuse of ClockLaneLP2HSTimereuse of ClockLaneHS2LPTimereuse of AcknowledgeRequestreuse of LPMaxReadPacketreuse of LPDcsLongWritereuse of LPDcsShortReadNoPreuse of LPDcsShortWriteOnePreuse of LPDcsShortWriteNoPreuse of LPGenLongWritereuse of LPGenShortReadTwoPreuse of LPGenShortReadOnePreuse of LPGenShortReadNoPreuse of LPGenShortWriteTwoPreuse of LPGenShortWriteOnePreuse of LPGenShortWriteNoPreuse of TEAcknowledgeRequestreuse of AutomaticRefreshreuse of VSyncPolreuse of TearingEffectPolarityreuse of TearingEffectSourcereuse of CommandSizereuse of FrameBTAAcknowledgeEnablereuse of LooselyPackedreuse of AutomaticClockLaneControlreuse of volatile HAL_DSI_StateTypeDefreuse of HAL_LTDCEx_StructInitFromAdaptedCommandConfigreuse of hltdcreuse of 12288000reuse of initializer for tempregreuse of RCC_PERIPHCLK_I2Sreuse of RCC_PERIPHCLK_LPTIM1reuse of RCC_PERIPHCLK_SAI1reuse of RCC_PERIPHCLK_SAI2reuse of RCC_PERIPHCLK_RTCreuse of RCC_PERIPHCLK_CECreuse of RCC_PERIPHCLK_I2C4reuse of RCC_PERIPHCLK_USART1reuse of RCC_PERIPHCLK_USART2reuse of RCC_PERIPHCLK_USART3reuse of RCC_PERIPHCLK_UART4reuse of RCC_PERIPHCLK_UART5reuse of RCC_PERIPHCLK_USART6reuse of RCC_PERIPHCLK_UART7reuse of RCC_PERIPHCLK_UART8reuse of RCC_PERIPHCLK_SDMMC1reuse of RCC_PERIPHCLK_CLK48reuse of RCC_PERIPHCLK_SDMMC2reuse of RCC_PERIPHCLK_DFSDM1reuse of RCC_PERIPHCLK_DFSDM1_AUDIOreuse of 262144reuse of 524288reuse of 1048576reuse of 4194304reuse of /* #TVAR_wbt_pOutdoorCcm[14] */reuse of /* #TVAR_wbt_pOutdoorCcm[13] */reuse of /* #TVAR_wbt_pOutdoorCcm[12] */reuse of /* #TVAR_wbt_pOutdoorCcm[11] */reuse of /* #TVAR_wbt_pOutdoorCcm[10] */reuse of /* #TVAR_wbt_pOutdoorCcm[9]  */reuse of /* #TVAR_wbt_pOutdoorCcm[8]  */reuse of /* #TVAR_wbt_pOutdoorCcm[7]  */reuse of /* #TVAR_wbt_pOutdoorCcm[6]  */reuse of /* #TVAR_wbt_pOutdoorCcm[5]  */reuse of /* #TVAR_wbt_pOutdoorCcm[4]  */reuse of /* #TVAR_wbt_pOutdoorCcm[3]  */reuse of /* #TVAR_wbt_pOutdoorCcm[2]  */reuse of /* #TVAR_wbt_pOutdoorCcm[1]  */reuse of /* #TVAR_wbt_pOutdoorCcm[0]  */reuse of /* Outdoor CCM */reuse of /* Outdoor CCM address 7000_3380 */reuse of /* #TVAR_wbt_pBaseCcms[107] */reuse of /* #TVAR_wbt_pBaseCcms[106] */reuse of /* #TVAR_wbt_pBaseCcms[105] */reuse of /* #TVAR_wbt_pBaseCcms[104] */reuse of /* #TVAR_wbt_pBaseCcms[103] */reuse of /* #TVAR_wbt_pBaseCcms[102] */reuse of /* #TVAR_wbt_pBaseCcms[101] */reuse of /* #TVAR_wbt_pBaseCcms[100] */reuse of /* #TVAR_wbt_pBaseCcms[99] */reuse of /* #TVAR_wbt_pBaseCcms[98] */reuse of /* #TVAR_wbt_pBaseCcms[97] */reuse of /* #TVAR_wbt_pBaseCcms[96] */reuse of /* #TVAR_wbt_pBaseCcms[95] */reuse of /* #TVAR_wbt_pBaseCcms[94] */reuse of /* #TVAR_wbt_pBaseCcms[93] */reuse of /* #TVAR_wbt_pBaseCcms[92] */reuse of /* #TVAR_wbt_pBaseCcms[91] */reuse of /* #TVAR_wbt_pBaseCcms[90]  D65*/reuse of /* #TVAR_wbt_pBaseCcms[89] */reuse of /* #TVAR_wbt_pBaseCcms[88] */reuse of /* #TVAR_wbt_pBaseCcms[87] */reuse of /* #TVAR_wbt_pBaseCcms[86] */reuse of /* #TVAR_wbt_pBaseCcms[85] */reuse of /* #TVAR_wbt_pBaseCcms[84] */reuse of /* #TVAR_wbt_pBaseCcms[83] */reuse of /* #TVAR_wbt_pBaseCcms[82] */reuse of /* #TVAR_wbt_pBaseCcms[81] */reuse of /* #TVAR_wbt_pBaseCcms[80] */reuse of /* #TVAR_wbt_pBaseCcms[79] */reuse of /* #TVAR_wbt_pBaseCcms[78] */reuse of /* #TVAR_wbt_pBaseCcms[77] */reuse of /* #TVAR_wbt_pBaseCcms[76] */reuse of /* #TVAR_wbt_pBaseCcms[75] */reuse of /* #TVAR_wbt_pBaseCcms[74] */reuse of /* #TVAR_wbt_pBaseCcms[73] */reuse of /* #TVAR_wbt_pBaseCcms[72]  D50 */reuse of /* #TVAR_wbt_pBaseCcms[71] */reuse of /* #TVAR_wbt_pBaseCcms[70] */reuse of /* #TVAR_wbt_pBaseCcms[69] */reuse of /* #TVAR_wbt_pBaseCcms[68] */reuse of /* #TVAR_wbt_pBaseCcms[67] */reuse of /* #TVAR_wbt_pBaseCcms[66] */reuse of /* #TVAR_wbt_pBaseCcms[65] */reuse of /* #TVAR_wbt_pBaseCcms[64] */reuse of /* #TVAR_wbt_pBaseCcms[63] */reuse of /* #TVAR_wbt_pBaseCcms[62] */reuse of /* #TVAR_wbt_pBaseCcms[61] */reuse of /* #TVAR_wbt_pBaseCcms[60] */reuse of /* #TVAR_wbt_pBaseCcms[59] */reuse of /* #TVAR_wbt_pBaseCcms[58] */reuse of /* #TVAR_wbt_pBaseCcms[57] */reuse of /* #TVAR_wbt_pBaseCcms[56] */reuse of /* #TVAR_wbt_pBaseCcms[55] */reuse of /* #TVAR_wbt_pBaseCcms[54]  CWF */reuse of /* #TVAR_wbt_pBaseCcms[53] */reuse of /* #TVAR_wbt_pBaseCcms[52] */reuse of /* #TVAR_wbt_pBaseCcms[51] */reuse of /* #TVAR_wbt_pBaseCcms[50] */reuse of /* #TVAR_wbt_pBaseCcms[49] */reuse of /* #TVAR_wbt_pBaseCcms[48] */reuse of /* #TVAR_wbt_pBaseCcms[47] */reuse of /* #TVAR_wbt_pBaseCcms[46] */reuse of /* #TVAR_wbt_pBaseCcms[45] */reuse of /* #TVAR_wbt_pBaseCcms[44] */reuse of /* #TVAR_wbt_pBaseCcms[43] */reuse of /* #TVAR_wbt_pBaseCcms[42] */reuse of /* #TVAR_wbt_pBaseCcms[41] */reuse of /* #TVAR_wbt_pBaseCcms[40] */reuse of /* #TVAR_wbt_pBaseCcms[39] */reuse of /* #TVAR_wbt_pBaseCcms[38] */reuse of /* #TVAR_wbt_pBaseCcms[37] */reuse of /* #TVAR_wbt_pBaseCcms[36]  WW */reuse of /* #TVAR_wbt_pBaseCcms[35] */reuse of /* #TVAR_wbt_pBaseCcms[34] */reuse of /* #TVAR_wbt_pBaseCcms[33] */reuse of /* #TVAR_wbt_pBaseCcms[32] */reuse of /* #TVAR_wbt_pBaseCcms[31] */reuse of /* #TVAR_wbt_pBaseCcms[30] */reuse of /* #TVAR_wbt_pBaseCcms[29] */reuse of /* #TVAR_wbt_pBaseCcms[28] */reuse of /* #TVAR_wbt_pBaseCcms[27] */reuse of /* #TVAR_wbt_pBaseCcms[26] */reuse of /* #TVAR_wbt_pBaseCcms[25] */reuse of /* #TVAR_wbt_pBaseCcms[24] */reuse of /* #TVAR_wbt_pBaseCcms[23] */reuse of /* #TVAR_wbt_pBaseCcms[22] */reuse of /* #TVAR_wbt_pBaseCcms[21] */reuse of /* #TVAR_wbt_pBaseCcms[20] */reuse of /* #TVAR_wbt_pBaseCcms[19] */reuse of /* #TVAR_wbt_pBaseCcms[18]  Inca */reuse of /* #TVAR_wbt_pBaseCcms[17] */reuse of /* #TVAR_wbt_pBaseCcms[16] */reuse of /* #TVAR_wbt_pBaseCcms[15] */reuse of /* #TVAR_wbt_pBaseCcms[14] */reuse of /* #TVAR_wbt_pBaseCcms[13] */reuse of /* #TVAR_wbt_pBaseCcms[12] */reuse of /* #TVAR_wbt_pBaseCcms[11] */reuse of /* #TVAR_wbt_pBaseCcms[10] */reuse of /* #TVAR_wbt_pBaseCcms[9] */reuse of /* #TVAR_wbt_pBaseCcms[8] */reuse of /* #TVAR_wbt_pBaseCcms[7] */reuse of /* #TVAR_wbt_pBaseCcms[6] */reuse of /* #TVAR_wbt_pBaseCcms[5] */reuse of /* #TVAR_wbt_pBaseCcms[4] */reuse of /* #TVAR_wbt_pBaseCcms[3] */reuse of /* #TVAR_wbt_pBaseCcms[2] */reuse of /* #TVAR_wbt_pBaseCcms[1] */reuse of /* #TVAR_wbt_pBaseCcms[0]  Horizon */reuse of /* CCM start address 7000_33A4 */reuse of /* Set CCM */reuse of /* #TVAR_ash_AwbAshCord_6_ */reuse of /* #TVAR_ash_AwbAshCord_5_ */reuse of /* #TVAR_ash_AwbAshCord_4_ */reuse of /* #TVAR_ash_AwbAshCord_3_ */reuse of /* #TVAR_ash_AwbAshCord_2_ */reuse of /* #TVAR_ash_AwbAshCord_1_ */reuse of /* #TVAR_ash_AwbAshCord_0_ */reuse of /* #awbb_GLocusB */reuse of /* #awbb_GLocusR */reuse of /* #TVAR_ash_pGAS[571] */reuse of /* #TVAR_ash_pGAS[570] */reuse of /* #TVAR_ash_pGAS[569] */reuse of /* #TVAR_ash_pGAS[568] */reuse of /* #TVAR_ash_pGAS[567] */reuse of /* #TVAR_ash_pGAS[566] */reuse of /* #TVAR_ash_pGAS[565] */reuse of /* #TVAR_ash_pGAS[564] */reuse of /* #TVAR_ash_pGAS[563] */reuse of /* #TVAR_ash_pGAS[562] */reuse of /* #TVAR_ash_pGAS[561] */reuse of /* #TVAR_ash_pGAS[560] */reuse of /* #TVAR_ash_pGAS[559] */reuse of /* #TVAR_ash_pGAS[558] */reuse of /* #TVAR_ash_pGAS[557] */reuse of /* #TVAR_ash_pGAS[556] */reuse of /* #TVAR_ash_pGAS[555] */reuse of /* #TVAR_ash_pGAS[554] */reuse of /* #TVAR_ash_pGAS[553] */reuse of /* #TVAR_ash_pGAS[552] */reuse of /* #TVAR_ash_pGAS[551] */reuse of /* #TVAR_ash_pGAS[550] */reuse of /* #TVAR_ash_pGAS[549] */reuse of /* #TVAR_ash_pGAS[548] */reuse of /* #TVAR_ash_pGAS[547] */reuse of /* #TVAR_ash_pGAS[546] */reuse of /* #TVAR_ash_pGAS[545] */reuse of /* #TVAR_ash_pGAS[544] */reuse of /* #TVAR_ash_pGAS[543] */reuse of /* #TVAR_ash_pGAS[542] */reuse of /* #TVAR_ash_pGAS[541] */reuse of /* #TVAR_ash_pGAS[540] */reuse of /* #TVAR_ash_pGAS[539] */reuse of /* #TVAR_ash_pGAS[538] */reuse of /* #TVAR_ash_pGAS[537] */reuse of /* #TVAR_ash_pGAS[536] */reuse of /* #TVAR_ash_pGAS[535] */reuse of /* #TVAR_ash_pGAS[534] */reuse of /* #TVAR_ash_pGAS[533] */reuse of /* #TVAR_ash_pGAS[532] */reuse of /* #TVAR_ash_pGAS[531] */reuse of /* #TVAR_ash_pGAS[530] */reuse of /* #TVAR_ash_pGAS[529] */reuse of /* #TVAR_ash_pGAS[528] */reuse of /* #TVAR_ash_pGAS[527] */reuse of /* #TVAR_ash_pGAS[526] */reuse of /* #TVAR_ash_pGAS[525] */reuse of /* #TVAR_ash_pGAS[524] */reuse of /* #TVAR_ash_pGAS[523] */reuse of /* #TVAR_ash_pGAS[522] */reuse of /* #TVAR_ash_pGAS[521] */reuse of /* #TVAR_ash_pGAS[520] */reuse of /* #TVAR_ash_pGAS[519] */reuse of /* #TVAR_ash_pGAS[518] */reuse of /* #TVAR_ash_pGAS[517] */reuse of /* #TVAR_ash_pGAS[516] */reuse of /* #TVAR_ash_pGAS[515] */reuse of /* #TVAR_ash_pGAS[514] */reuse of /* #TVAR_ash_pGAS[513] */reuse of /* #TVAR_ash_pGAS[512] */reuse of /* #TVAR_ash_pGAS[511] */reuse of /* #TVAR_ash_pGAS[510] */reuse of /* #TVAR_ash_pGAS[509] */reuse of /* #TVAR_ash_pGAS[508] */reuse of /* #TVAR_ash_pGAS[507] */reuse of /* #TVAR_ash_pGAS[506] */reuse of /* #TVAR_ash_pGAS[505] */reuse of /* #TVAR_ash_pGAS[504] */reuse of /* #TVAR_ash_pGAS[503] */reuse of /* #TVAR_ash_pGAS[502] */reuse of /* #TVAR_ash_pGAS[501] */reuse of /* #TVAR_ash_pGAS[500] */reuse of /* #TVAR_ash_pGAS[499] */reuse of /* #TVAR_ash_pGAS[498] */reuse of /* #TVAR_ash_pGAS[497] */reuse of /* #TVAR_ash_pGAS[496] */reuse of /* #TVAR_ash_pGAS[495] */reuse of /* #TVAR_ash_pGAS[494] */reuse of /* #TVAR_ash_pGAS[493] */reuse of /* #TVAR_ash_pGAS[492] */reuse of /* #TVAR_ash_pGAS[491] */reuse of /* #TVAR_ash_pGAS[490] */reuse of /* #TVAR_ash_pGAS[489] */reuse of /* #TVAR_ash_pGAS[488] */reuse of /* #TVAR_ash_pGAS[487] */reuse of /* #TVAR_ash_pGAS[486] */reuse of /* #TVAR_ash_pGAS[485] */reuse of /* #TVAR_ash_pGAS[484] */reuse of /* #TVAR_ash_pGAS[483] */reuse of /* #TVAR_ash_pGAS[482] */reuse of /* #TVAR_ash_pGAS[481] */reuse of /* #TVAR_ash_pGAS[480] */reuse of /* #TVAR_ash_pGAS[479] */reuse of /* #TVAR_ash_pGAS[478] */reuse of /* #TVAR_ash_pGAS[477] */reuse of /* #TVAR_ash_pGAS[476] */reuse of /* #TVAR_ash_pGAS[475] */reuse of /* #TVAR_ash_pGAS[474] */reuse of /* #TVAR_ash_pGAS[473] */reuse of /* #TVAR_ash_pGAS[472] */reuse of /* #TVAR_ash_pGAS[471] */reuse of /* #TVAR_ash_pGAS[470] */reuse of /* #TVAR_ash_pGAS[469] */reuse of /* #TVAR_ash_pGAS[468] */reuse of /* #TVAR_ash_pGAS[467] */reuse of /* #TVAR_ash_pGAS[466] */reuse of /* #TVAR_ash_pGAS[465] */reuse of /* #TVAR_ash_pGAS[464] */reuse of /* #TVAR_ash_pGAS[463] */reuse of /* #TVAR_ash_pGAS[462] */reuse of /* #TVAR_ash_pGAS[461] */reuse of /* #TVAR_ash_pGAS[460] */reuse of /* #TVAR_ash_pGAS[459] */reuse of /* #TVAR_ash_pGAS[458] */reuse of /* #TVAR_ash_pGAS[457] */reuse of /* #TVAR_ash_pGAS[456] */reuse of /* #TVAR_ash_pGAS[455] */reuse of /* #TVAR_ash_pGAS[454] */reuse of /* #TVAR_ash_pGAS[453] */reuse of /* #TVAR_ash_pGAS[452] */reuse of /* #TVAR_ash_pGAS[451] */reuse of /* #TVAR_ash_pGAS[450] */reuse of /* #TVAR_ash_pGAS[449] */reuse of /* #TVAR_ash_pGAS[448] */reuse of /* #TVAR_ash_pGAS[447] */reuse of /* #TVAR_ash_pGAS[446] */reuse of /* #TVAR_ash_pGAS[445] */reuse of /* #TVAR_ash_pGAS[444] */reuse of /* #TVAR_ash_pGAS[443] */reuse of /* #TVAR_ash_pGAS[442] */reuse of /* #TVAR_ash_pGAS[441] */reuse of /* #TVAR_ash_pGAS[440] */reuse of /* #TVAR_ash_pGAS[439] */reuse of /* #TVAR_ash_pGAS[438] */reuse of /* #TVAR_ash_pGAS[437] */reuse of /* #TVAR_ash_pGAS[436] */reuse of /* #TVAR_ash_pGAS[435] */reuse of /* #TVAR_ash_pGAS[434] */reuse of /* #TVAR_ash_pGAS[433] */reuse of /* #TVAR_ash_pGAS[432] */reuse of /* #TVAR_ash_pGAS[431] */reuse of /* #TVAR_ash_pGAS[430] */reuse of /* #TVAR_ash_pGAS[429] */reuse of /* #TVAR_ash_pGAS[428] */reuse of /* #TVAR_ash_pGAS[427] */reuse of /* #TVAR_ash_pGAS[426] */reuse of /* #TVAR_ash_pGAS[425] */reuse of /* #TVAR_ash_pGAS[424] */reuse of /* #TVAR_ash_pGAS[423] */reuse of /* #TVAR_ash_pGAS[422] */reuse of /* #TVAR_ash_pGAS[421] */reuse of /* #TVAR_ash_pGAS[420] */reuse of /* #TVAR_ash_pGAS[419] */reuse of /* #TVAR_ash_pGAS[418] */reuse of /* #TVAR_ash_pGAS[417] */reuse of /* #TVAR_ash_pGAS[416] */reuse of /* #TVAR_ash_pGAS[415] */reuse of /* #TVAR_ash_pGAS[414] */reuse of /* #TVAR_ash_pGAS[413] */reuse of /* #TVAR_ash_pGAS[412] */reuse of /* #TVAR_ash_pGAS[411] */reuse of /* #TVAR_ash_pGAS[410] */reuse of /* #TVAR_ash_pGAS[409] */reuse of /* #TVAR_ash_pGAS[408] */reuse of /* #TVAR_ash_pGAS[407] */reuse of /* #TVAR_ash_pGAS[406] */reuse of /* #TVAR_ash_pGAS[405] */reuse of /* #TVAR_ash_pGAS[404] */reuse of /* #TVAR_ash_pGAS[403] */reuse of /* #TVAR_ash_pGAS[402] */reuse of /* #TVAR_ash_pGAS[401] */reuse of /* #TVAR_ash_pGAS[400] */reuse of /* #TVAR_ash_pGAS[399] */reuse of /* #TVAR_ash_pGAS[398] */reuse of /* #TVAR_ash_pGAS[397] */reuse of /* #TVAR_ash_pGAS[396] */reuse of /* #TVAR_ash_pGAS[395] */reuse of /* #TVAR_ash_pGAS[394] */reuse of /* #TVAR_ash_pGAS[393] */reuse of /* #TVAR_ash_pGAS[392] */reuse of /* #TVAR_ash_pGAS[391] */reuse of /* #TVAR_ash_pGAS[390] */reuse of /* #TVAR_ash_pGAS[389] */reuse of /* #TVAR_ash_pGAS[388] */reuse of /* #TVAR_ash_pGAS[387] */reuse of /* #TVAR_ash_pGAS[386] */reuse of /* #TVAR_ash_pGAS[385] */reuse of /* #TVAR_ash_pGAS[384] */reuse of /* #TVAR_ash_pGAS[383] */reuse of /* #TVAR_ash_pGAS[382] */reuse of /* #TVAR_ash_pGAS[381] */reuse of /* #TVAR_ash_pGAS[380] */reuse of /* #TVAR_ash_pGAS[379] */reuse of /* #TVAR_ash_pGAS[378] */reuse of /* #TVAR_ash_pGAS[377] */reuse of /* #TVAR_ash_pGAS[376] */reuse of /* #TVAR_ash_pGAS[375] */reuse of /* #TVAR_ash_pGAS[374] */reuse of /* #TVAR_ash_pGAS[373] */reuse of /* #TVAR_ash_pGAS[372] */reuse of /* #TVAR_ash_pGAS[371] */reuse of /* #TVAR_ash_pGAS[370] */reuse of /* #TVAR_ash_pGAS[369] */reuse of /* #TVAR_ash_pGAS[368] */reuse of /* #TVAR_ash_pGAS[367] */reuse of /* #TVAR_ash_pGAS[366] */reuse of /* #TVAR_ash_pGAS[365] */reuse of /* #TVAR_ash_pGAS[364] */reuse of /* #TVAR_ash_pGAS[363] */reuse of /* #TVAR_ash_pGAS[362] */reuse of /* #TVAR_ash_pGAS[361] */reuse of /* #TVAR_ash_pGAS[360] */reuse of /* #TVAR_ash_pGAS[359] */reuse of /* #TVAR_ash_pGAS[358] */reuse of /* #TVAR_ash_pGAS[357] */reuse of /* #TVAR_ash_pGAS[356] */reuse of /* #TVAR_ash_pGAS[355] */reuse of /* #TVAR_ash_pGAS[354] */reuse of /* #TVAR_ash_pGAS[353] */reuse of /* #TVAR_ash_pGAS[352] */reuse of /* #TVAR_ash_pGAS[351] */reuse of /* #TVAR_ash_pGAS[350] */reuse of /* #TVAR_ash_pGAS[349] */reuse of /* #TVAR_ash_pGAS[348] */reuse of /* #TVAR_ash_pGAS[347] */reuse of /* #TVAR_ash_pGAS[346] */reuse of /* #TVAR_ash_pGAS[345] */reuse of /* #TVAR_ash_pGAS[344] */reuse of /* #TVAR_ash_pGAS[343] */reuse of /* #TVAR_ash_pGAS[342] */reuse of /* #TVAR_ash_pGAS[341] */reuse of /* #TVAR_ash_pGAS[340] */reuse of /* #TVAR_ash_pGAS[339] */reuse of /* #TVAR_ash_pGAS[338] */reuse of /* #TVAR_ash_pGAS[337] */reuse of /* #TVAR_ash_pGAS[336] */reuse of /* #TVAR_ash_pGAS[335] */reuse of /* #TVAR_ash_pGAS[334] */reuse of /* #TVAR_ash_pGAS[333] */reuse of /* #TVAR_ash_pGAS[332] */reuse of /* #TVAR_ash_pGAS[331] */reuse of /* #TVAR_ash_pGAS[330] */reuse of /* #TVAR_ash_pGAS[329] */reuse of /* #TVAR_ash_pGAS[328] */reuse of /* #TVAR_ash_pGAS[327] */reuse of /* #TVAR_ash_pGAS[326] */reuse of /* #TVAR_ash_pGAS[325] */reuse of /* #TVAR_ash_pGAS[324] */reuse of /* #TVAR_ash_pGAS[323] */reuse of /* #TVAR_ash_pGAS[322] */reuse of /* #TVAR_ash_pGAS[321] */reuse of /* #TVAR_ash_pGAS[320] */reuse of /* #TVAR_ash_pGAS[319] */reuse of /* #TVAR_ash_pGAS[318] */reuse of /* #TVAR_ash_pGAS[317] */reuse of /* #TVAR_ash_pGAS[316] */reuse of /* #TVAR_ash_pGAS[315] */reuse of /* #TVAR_ash_pGAS[314] */reuse of /* #TVAR_ash_pGAS[313] */reuse of /* #TVAR_ash_pGAS[312] */reuse of /* #TVAR_ash_pGAS[311] */reuse of /* #TVAR_ash_pGAS[310] */reuse of /* #TVAR_ash_pGAS[309] */reuse of /* #TVAR_ash_pGAS[308] */reuse of /* #TVAR_ash_pGAS[307] */reuse of /* #TVAR_ash_pGAS[306] */reuse of /* #TVAR_ash_pGAS[305] */reuse of /* #TVAR_ash_pGAS[304] */reuse of /* #TVAR_ash_pGAS[303] */reuse of /* #TVAR_ash_pGAS[302] */reuse of /* #TVAR_ash_pGAS[301] */reuse of /* #TVAR_ash_pGAS[300] */reuse of /* #TVAR_ash_pGAS[299] */reuse of /* #TVAR_ash_pGAS[298] */reuse of /* #TVAR_ash_pGAS[297] */reuse of /* #TVAR_ash_pGAS[296] */reuse of /* #TVAR_ash_pGAS[295] */reuse of /* #TVAR_ash_pGAS[294] */reuse of /* #TVAR_ash_pGAS[293] */reuse of /* #TVAR_ash_pGAS[292] */reuse of /* #TVAR_ash_pGAS[291] */reuse of /* #TVAR_ash_pGAS[290] */reuse of /* #TVAR_ash_pGAS[289] */reuse of /* #TVAR_ash_pGAS[288] */reuse of /* #TVAR_ash_pGAS[287] */reuse of /* #TVAR_ash_pGAS[286] */reuse of /* #TVAR_ash_pGAS[285] */reuse of /* #TVAR_ash_pGAS[284] */reuse of /* #TVAR_ash_pGAS[283] */reuse of /* #TVAR_ash_pGAS[282] */reuse of /* #TVAR_ash_pGAS[281] */reuse of /* #TVAR_ash_pGAS[280] */reuse of /* #TVAR_ash_pGAS[279] */reuse of /* #TVAR_ash_pGAS[278] */reuse of /* #TVAR_ash_pGAS[277] */reuse of /* #TVAR_ash_pGAS[276] */reuse of /* #TVAR_ash_pGAS[275] */reuse of /* #TVAR_ash_pGAS[274] */reuse of /* #TVAR_ash_pGAS[273] */reuse of /* #TVAR_ash_pGAS[272] */reuse of /* #TVAR_ash_pGAS[271] */reuse of /* #TVAR_ash_pGAS[270] */reuse of /* #TVAR_ash_pGAS[269] */reuse of /* #TVAR_ash_pGAS[268] */reuse of /* #TVAR_ash_pGAS[267] */reuse of /* #TVAR_ash_pGAS[266] */reuse of /* #TVAR_ash_pGAS[265] */reuse of /* #TVAR_ash_pGAS[264] */reuse of /* #TVAR_ash_pGAS[263] */reuse of /* #TVAR_ash_pGAS[262] */reuse of /* #TVAR_ash_pGAS[261] */reuse of /* #TVAR_ash_pGAS[260] */reuse of /* #TVAR_ash_pGAS[259] */reuse of /* #TVAR_ash_pGAS[258] */reuse of /* #TVAR_ash_pGAS[257] */reuse of /* #TVAR_ash_pGAS[256] */reuse of /* #TVAR_ash_pGAS[255] */reuse of /* #TVAR_ash_pGAS[254] */reuse of /* #TVAR_ash_pGAS[253] */reuse of /* #TVAR_ash_pGAS[252] */reuse of /* #TVAR_ash_pGAS[251] */reuse of /* #TVAR_ash_pGAS[250] */reuse of /* #TVAR_ash_pGAS[249] */reuse of /* #TVAR_ash_pGAS[248] */reuse of /* #TVAR_ash_pGAS[247] */reuse of /* #TVAR_ash_pGAS[246] */reuse of /* #TVAR_ash_pGAS[245] */reuse of /* #TVAR_ash_pGAS[244] */reuse of /* #TVAR_ash_pGAS[243] */reuse of /* #TVAR_ash_pGAS[242] */reuse of /* #TVAR_ash_pGAS[241] */reuse of /* #TVAR_ash_pGAS[240] */reuse of /* #TVAR_ash_pGAS[239] */reuse of /* #TVAR_ash_pGAS[238] */reuse of /* #TVAR_ash_pGAS[237] */reuse of /* #TVAR_ash_pGAS[236] */reuse of /* #TVAR_ash_pGAS[235] */reuse of /* #TVAR_ash_pGAS[234] */reuse of /* #TVAR_ash_pGAS[233] */reuse of /* #TVAR_ash_pGAS[232] */reuse of /* #TVAR_ash_pGAS[231] */reuse of /* #TVAR_ash_pGAS[230] */reuse of /* #TVAR_ash_pGAS[229] */reuse of /* #TVAR_ash_pGAS[228] */reuse of /* #TVAR_ash_pGAS[227] */reuse of /* #TVAR_ash_pGAS[226] */reuse of /* #TVAR_ash_pGAS[225] */reuse of /* #TVAR_ash_pGAS[224] */reuse of /* #TVAR_ash_pGAS[223] */reuse of /* #TVAR_ash_pGAS[222] */reuse of /* #TVAR_ash_pGAS[221] */reuse of /* #TVAR_ash_pGAS[220] */reuse of /* #TVAR_ash_pGAS[219] */reuse of /* #TVAR_ash_pGAS[218] */reuse of /* #TVAR_ash_pGAS[217] */reuse of /* #TVAR_ash_pGAS[216] */reuse of /* #TVAR_ash_pGAS[215] */reuse of /* #TVAR_ash_pGAS[214] */reuse of /* #TVAR_ash_pGAS[213] */reuse of /* #TVAR_ash_pGAS[212] */reuse of /* #TVAR_ash_pGAS[211] */reuse of /* #TVAR_ash_pGAS[210] */reuse of /* #TVAR_ash_pGAS[209] */reuse of /* #TVAR_ash_pGAS[208] */reuse of 198reuse of initializer for ShortRegData51reuse of OTM8009A_CMD_NOPreuse of 177reuse of initializer for ShortRegData50reuse of 245reuse of initializer for ShortRegData49reuse of 182reuse of initializer for ShortRegData48reuse of 197reuse of 102reuse of initializer for ShortRegData47reuse of 207reuse of initializer for ShortRegData46reuse of OTM8009A_CMD_RAMWRreuse of 44reuse of initializer for ShortRegData45reuse of initializer for ShortRegData44reuse of OTM8009A_CMD_WRCABCMBreuse of 94reuse of initializer for ShortRegData43reuse of OTM8009A_CMD_WRCABCreuse of initializer for ShortRegData42reuse of OTM8009A_CMD_WRCTRLDreuse of 83reuse of initializer for ShortRegData41reuse of initializer for ShortRegData40reuse of OTM8009A_CMD_MADCTRreuse of OTM8009A_MADCTR_MODE_LANDSCAPEreuse of 54reuse of initializer for ShortRegData39reuse of OTM8009A_CMD_COLMODreuse of OTM8009A_COLMOD_RGB888reuse of 58reuse of 119reuse of initializer for ShortRegData38reuse of OTM8009A_COLMOD_RGB565reuse of initializer for ShortRegData37reuse of OTM8009A_CMD_SLPOUTreuse of initializer for ShortRegData36reuse of 240reuse of initializer for ShortRegData35reuse of 224reuse of initializer for ShortRegData34reuse of initializer for ShortRegData33reuse of 208reuse of initializer for ShortRegData32reuse of 192reuse of initializer for ShortRegData31reuse of 176reuse of initializer for ShortRegData30reuse of initializer for ShortRegData29reuse of 166reuse of initializer for ShortRegData28reuse of 193reuse of initializer for ShortRegData27reuse of 196reuse of initializer for ShortRegData26reuse of initializer for ShortRegData25reuse of initializer for ShortRegData24reuse of initializer for ShortRegData23reuse of initializer for ShortRegData22reuse of 51reuse of initializer for ShortRegData21reuse of initializer for ShortRegData20reuse of 149reuse of initializer for ShortRegData19reuse of initializer for ShortRegData18reuse of initializer for ShortRegData17reuse of initializer for ShortRegData16reuse of initializer for ShortRegData15reuse of initializer for ShortRegData14reuse of initializer for ShortRegData13reuse of 217reuse of 78reuse of initializer for ShortRegData12reuse of initializer for ShortRegData11reuse of 180reuse of initializer for ShortRegData10reuse of 52reuse of initializer for ShortRegData9reuse of initializer for ShortRegData8reuse of 169reuse of initializer for ShortRegData7reuse of initializer for ShortRegData6reuse of initializer for ShortRegData5reuse of initializer for ShortRegData4reuse of 48reuse of initializer for ShortRegData3reuse of initializer for ShortRegData2reuse of initializer for ShortRegData1reuse of OTM8009A_CMD_PASETreuse of 223reuse of 43reuse of initializer for lcdRegData28reuse of OTM8009A_CMD_CASETreuse of 42reuse of initializer for lcdRegData27reuse of initializer for lcdRegData25reuse of 38reuse of 204reuse of initializer for lcdRegData24reuse of 37reuse of initializer for lcdRegData23reuse of initializer for lcdRegData22reuse of RCC_DCKCFGR1_SAI2SELreuse of RCC_DCKCFGR1_SAI2SEL_Mskreuse of RCC_DCKCFGR1_SAI2SEL_Posreuse of RCC_PLLSOURCE_HSIreuse of RCC_PLLSAICFGR_PLLSAIQreuse of RCC_PLLSAICFGR_PLLSAIQ_Mskreuse of RCC_PLLSAICFGR_PLLSAIQ_Posreuse of RCC_PLLSAICFGR_PLLSAINreuse of RCC_PLLSAICFGR_PLLSAIN_Mskreuse of RCC_PLLSAICFGR_PLLSAIN_Posreuse of RCC_DCKCFGR1_PLLSAIDIVQreuse of RCC_DCKCFGR1_PLLSAIDIVQ_Mskreuse of RCC_DCKCFGR1_PLLSAIDIVQ_Posreuse of RCC_DCKCFGR1_SAI2SEL_0reuse of RCC_PLLI2SCFGR_PLLI2SQreuse of RCC_PLLI2SCFGR_PLLI2SQ_Mskreuse of RCC_PLLI2SCFGR_PLLI2SQ_Posreuse of RCC_PLLI2SCFGR_PLLI2SNreuse of RCC_PLLI2SCFGR_PLLI2SN_Mskreuse of RCC_PLLI2SCFGR_PLLI2SN_Posreuse of RCC_DCKCFGR1_PLLI2SDIVQreuse of RCC_DCKCFGR1_PLLI2SDIVQ_Mskreuse of RCC_DCKCFGR1_PLLI2SDIVQ_Posreuse of RCC_DCKCFGR1_SAI2SEL_1reuse of EXTERNAL_CLOCK_VALUEreuse of structsizereuse of jpeg_CreateCompressreuse of cinforeuse of jpeg_std_errorreuse of jpeg_error_mgrreuse of jpeg_error_mgr *reuse of cquantizereuse of cconvertreuse of upsamplereuse of idctreuse of entropyreuse of markerreuse of inputctlreuse of postreuse of coefreuse of masterreuse of unread_markerreuse of lim_Sereuse of natural_orderreuse of block_sizereuse of Alreuse of Ahreuse of Sereuse of Ssreuse of MCU_membershipreuse of blocks_in_MCUreuse of MCU_rows_in_scanreuse of MCUs_per_rowreuse of cur_comp_inforeuse of comps_in_scanreuse of sample_range_limitreuse of total_iMCU_rowsreuse of min_DCT_v_scaled_sizereuse of min_DCT_h_scaled_sizereuse of max_v_samp_factorreuse of max_h_samp_factorreuse of marker_listreuse of CCIR601_samplingreuse of Adobe_transformreuse of saw_Adobe_markerreuse of Y_densityreuse of X_densityreuse of density_unitreuse of JFIF_minor_versionreuse of JFIF_major_versionreuse of saw_JFIF_markerreuse of restart_intervalreuse of arith_ac_Kreuse of arith_dc_Ureuse of arith_dc_Lreuse of arith_codereuse of progressive_modereuse of is_baselinereuse of comp_inforeuse of data_precisionreuse of ac_huff_tbl_ptrsreuse of dc_huff_tbl_ptrsreuse of quant_tbl_ptrsreuse of coef_bitsreuse of output_iMCU_rowreuse of output_scan_numberreuse of input_iMCU_rowreuse of input_scan_numberreuse of output_scanlinereuse of colormapreuse of actual_number_of_colorsreuse of rec_outbuf_heightreuse of output_componentsreuse of out_color_componentsreuse of output_heightreuse of output_widthreuse of enable_2pass_quantreuse of enable_external_quantreuse of enable_1pass_quantreuse of desired_number_of_colorsreuse of two_pass_quantizereuse of dither_modereuse of quantize_colorsreuse of do_block_smoothingreuse of do_fancy_upsamplingreuse of dct_methodreuse of raw_data_outreuse of buffered_imagereuse of output_gammareuse of scale_denomreuse of scale_numreuse of out_color_spacereuse of jpeg_color_spacereuse of num_componentsreuse of image_heightreuse of image_widthreuse of global_statereuse of is_decompressorreuse of client_datareuse of progressreuse of jpeg_color_quantizerreuse of jpeg_color_deconverterreuse of jpeg_upsamplerreuse of jpeg_inverse_dctreuse of jpeg_entropy_decoderreuse of jpeg_marker_readerreuse of jpeg_input_controllerreuse of jpeg_d_post_controllerreuse of jpeg_d_coef_controllerreuse of jpeg_d_main_controllerreuse of jpeg_decomp_masterreuse of jpeg_source_mgrreuse of term_sourcereuse of resync_to_restartreuse of skip_input_datareuse of fill_input_bufferreuse of init_sourcereuse of bytes_in_bufferreuse of next_input_bytereuse of script_space_sizereuse of script_spacereuse of fdctreuse of downsamplereuse of prepreuse of next_scanlinereuse of write_Adobe_markerreuse of write_JFIF_headerreuse of restart_in_rowsreuse of smoothing_factorreuse of do_fancy_downsamplingreuse of optimize_codingreuse of raw_data_inreuse of scan_inforeuse of num_scansreuse of q_scale_factorreuse of jpeg_heightreuse of jpeg_widthreuse of input_gammareuse of in_color_spacereuse of input_componentsreuse of destreuse of jpeg_entropy_encoderreuse of jpeg_forward_dctreuse of jpeg_downsamplerreuse of jpeg_color_converterreuse of jpeg_marker_writerreuse of jpeg_c_coef_controllerreuse of jpeg_c_prep_controllerreuse of jpeg_c_main_controllerreuse of jpeg_comp_masterreuse of jpeg_destination_mgrreuse of term_destinationreuse of empty_output_bufferreuse of init_destinationreuse of free_in_bufferreuse of next_output_bytereuse of jpeg_progress_mgrreuse of total_passesreuse of completed_passesreuse of pass_limitreuse of pass_counterreuse of progress_monitorreuse of jpeg_memory_mgrreuse of max_alloc_chunkreuse of max_memory_to_usereuse of self_destructreuse of free_poolreuse of access_virt_barrayreuse of access_virt_sarrayreuse of realize_virt_arraysreuse of request_virt_barrayreuse of request_virt_sarrayreuse of alloc_barrayreuse of alloc_sarrayreuse of alloc_largereuse of alloc_smallreuse of jvirt_sarray_controlreuse of jvirt_sarray_control *reuse of jvirt_sarray_ptrreuse of last_addon_messagereuse of first_addon_messagereuse of addon_message_tablereuse of last_jpeg_messagereuse of jpeg_message_tablereuse of num_warningsreuse of trace_levelreuse of msg_parmreuse of msg_codereuse of reset_error_mgrreuse of format_messagereuse of output_messagereuse of emit_messagereuse of error_exitreuse of JDITHER_NONEreuse of JDITHER_ORDEREDreuse of JDITHER_FSreuse of JDCT_ISLOWreuse of JDCT_IFASTreuse of JDCT_FLOATreuse of JCS_UNKNOWNreuse of JCS_GRAYSCALEreuse of JCS_RGBreuse of JCS_YCbCrreuse of JCS_CMYKreuse of JCS_YCCKreuse of data_lengthreuse of original_lengthreuse of component_indexreuse of dct_tablereuse of quant_tablereuse of last_row_heightreuse of last_col_widthreuse of MCU_sample_widthreuse of MCU_blocksreuse of MCU_heightreuse of MCU_widthreuse of component_neededreuse of downsampled_heightreuse of downsampled_widthreuse of DCT_v_scaled_sizereuse of DCT_h_scaled_sizereuse of height_in_blocksreuse of width_in_blocksreuse of ac_tbl_noreuse of dc_tbl_noreuse of quant_tbl_noreuse of v_samp_factorreuse of h_samp_factorreuse of component_idreuse of sent_tablereuse of huffvalreuse of bitsreuse of quantvalreuse of JCOEF *reuse of JCOEFPTRreuse of short *reuse of JBLOCKARRAY *reuse of JBLOCKIMAGEreuse of short[64]reuse of short(*)[64]reuse of short(**)[64]reuse of short(***)[64]reuse of unsigned char ***reuse of jpeg_color_quantizer *reuse of jpeg_color_deconverter *reuse of jpeg_upsampler *reuse of jpeg_inverse_dct *reuse of jpeg_entropy_decoder *reuse of jpeg_marker_reader *reuse of jpeg_input_controller *reuse of jpeg_d_post_controller *reuse of jpeg_d_coef_controller *reuse of jpeg_d_main_controller *reuse of jpeg_decomp_master *reuse of const intreuse of const int *reuse of int[10]reuse of jpeg_component_info *reuse of jpeg_component_info *[4]reuse of UINT8[16]reuse of JHUFF_TBL *[4]reuse of JQUANT_TBL *[4]reuse of int[64]reuse of int(*)[64]reuse of jpeg_source_mgr *reuse of jpeg_progress_mgr *reuse of jpeg_memory_mgr *reuse of jpeg_scan_info *reuse of jpeg_entropy_encoder *reuse of jpeg_forward_dct *reuse of jpeg_downsampler *reuse of jpeg_color_converter *reuse of jpeg_marker_writer *reuse of jpeg_c_coef_controller *reuse of jpeg_c_prep_controller *reuse of jpeg_c_main_controller *reuse of jpeg_comp_master *reuse of const jpeg_scan_inforeuse of const jpeg_scan_info *reuse of int[4]reuse of jpeg_destination_mgr *reuse of JOCTET *reuse of const char *constreuse of const char *const *reuse of char[80]reuse of int[8]reuse of UINT8[256]reuse of unsigned char[256]reuse of UINT8[17]reuse of UINT16[64]reuse of unsigned short[64]reuse of jpeg_encodereuse of image_qualityreuse of Error_Handlerreuse of err_treuse of err_to_errnoreuse of err_enum_treuse of ERR_OKreuse of ERR_MEMreuse of ERR_BUFreuse of ERR_TIMEOUTreuse of ERR_RTEreuse of ERR_INPROGRESSreuse of ERR_VALreuse of ERR_WOULDBLOCKreuse of ERR_USEreuse of ERR_ALREADYreuse of ERR_ISCONNreuse of ERR_CONNreuse of ERR_IFreuse of ERR_ABRTreuse of ERR_RSTreuse of ERR_CLSDreuse of ERR_ARGreuse of lwip_strnstrreuse of tokenreuse of nreuse of lwip_stricmpreuse of str1reuse of str2reuse of lwip_strnicmpreuse of lwip_itoareuse of bufsizereuse of numberreuse of lwip_htonlreuse of lwip_htonsreuse of ip4_addrreuse of ip4_addr_treuse of ip4addr_ntoa_rreuse of const ip4_addr_treuse of const ip4_addr_t *reuse of ip4_addr *reuse of bufreuse of buflenreuse of ip4addr_ntoareuse of ip4addr_atonreuse of cpreuse of ip4_addr_t *reuse of ipaddr_addrreuse of ip4_addr_netmask_validreuse of ip4_addr_isbroadcast_u32reuse of const netifreuse of const netif *reuse of netif *reuse of ip_addr_treuse of lwip_ip_addr_typereuse of IPADDR_TYPE_V4reuse of IPADDR_TYPE_V6reuse of IPADDR_TYPE_ANYreuse of ip_addr_broadcastreuse of const ip_addr_treuse of ip_addr_anyreuse of pbufreuse of pbuf_typereuse of pbuf_layerreuse of pbuf_customreuse of pbuf *reuse of pbuf_free_custom_fnreuse of pbuf_strstrreuse of const pbufreuse of const pbuf *reuse of substrreuse of pbuf_memfindreuse of mem_lenreuse of start_offsetreuse of pbuf_memcmpreuse of s2reuse of pbuf_put_atreuse of pbuf_try_get_atreuse of __HAL_RCC_PLLSAI_GET_FLAG()reuse of RCC_CR_PLLSAIRDYreuse of RCC_CR_PLLSAIRDY_Mskreuse of RCC_CR_PLLSAIRDY_Posreuse of PLLSAI_TIMEOUT_VALUEreuse of __HAL_RCC_PLLSAI_DISABLE()reuse of RCC_CR_PLLSAIONreuse of RCC_CR_PLLSAION_Mskreuse of RCC_CR_PLLSAION_Posreuse of __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__,__PLLSAIP__,__PLLSAIQ__,__PLLSAIR__)reuse of RCC_PLLSAICFGR_PLLSAIP_Posreuse of RCC_PLLSAICFGR_PLLSAIR_Posreuse of __HAL_RCC_PLLSAI_ENABLE()reuse of RCC_PLLSAICFGR_PLLSAIRreuse of __HAL_RCC_PLLI2S_DISABLE()reuse of RCC_CR_PLLI2SONreuse of RCC_CR_PLLI2SON_Mskreuse of RCC_CR_PLLI2SON_Posreuse of RCC_CR_PLLI2SRDYreuse of RCC_CR_PLLI2SRDY_Mskreuse of RCC_CR_PLLI2SRDY_Posreuse of PLLI2S_TIMEOUT_VALUEreuse of RCC_FLAG_PLLI2SRDYreuse of 59reuse of CAMERA_I2C_ADDRESS_2reuse of I2C_MEMADD_SIZE_16BITreuse of initializer for read_valuereuse of I2C_MEMADD_SIZE_8BITreuse of __HAL_RCC_SYSCFG_CLK_ENABLE()reuse of RCC_APB2ENR_SYSCFGENreuse of RCC_APB2ENR_SYSCFGEN_Mskreuse of RCC_APB2ENR_SYSCFGEN_Posreuse of GPIO_SPEED_FREQ_LOWreuse of GPIO_MODE_IT_RISINGreuse of MODE_INPUTreuse of EXTI_ITreuse of EXTI_MODE_Posreuse of TRIGGER_RISINGreuse of TRIGGER_MODE_Posreuse of fstatatreuse of stat *reuse of stat *__restrict__reuse of fchmodatreuse of umaskreuse of __maskreuse of statreuse of __pathreuse of mkfiforeuse of __modereuse of mkdirreuse of _pathreuse of fstatreuse of __fdreuse of fchmodreuse of __fildesreuse of chmodreuse of st_spare4reuse of st_blocksreuse of st_blksizereuse of st_ctimreuse of st_mtimreuse of st_atimreuse of st_sizereuse of st_rdevreuse of st_gidreuse of st_uidreuse of st_nlinkreuse of st_modereuse of st_inoreuse of st_devreuse of long[2]reuse of flockreuse of fcntlreuse of creatreuse of openatreuse of openreuse of eflockreuse of l_rsysreuse of l_rpidreuse of l_xxxreuse of l_pidreuse of l_lenreuse of l_startreuse of l_whencereuse of l_typereuse of itimervalreuse of timezonereuse of sbintime_treuse of bintimereuse of u_intreuse of gettimeofdayreuse of timeval *reuse of timeval *__restrict__reuse of __preuse of __tzreuse of setitimerreuse of __whichreuse of const itimervalreuse of const itimerval *reuse of const itimerval *__restrict__reuse of itimerval *reuse of itimerval *__restrict__reuse of __ovaluereuse of getitimerreuse of settimeofdayreuse of const timevalreuse of const timeval *reuse of const timezonereuse of const timezone *reuse of timezone *reuse of lutimesreuse of const timeval[2]reuse of timeval[2]reuse of futimesreuse of adjtimereuse of utimesreuse of tvtosbtreuse of ustosbtreuse of sbttotvreuse of _sbtreuse of sbttousreuse of tstosbtreuse of tv_secreuse of nstosbtreuse of tv_nsecreuse of sbttotsreuse of sbttonsreuse of timeval2bintimereuse of bintime *reuse of secreuse of fracreuse of bintime2timevalreuse of const bintimereuse of const bintime *reuse of timespec2bintimereuse of const timespec *reuse of timespec *reuse of bintime2timespecreuse of mstosbtreuse of _msreuse of sbttomsreuse of _usreuse of _nsreuse of sbttobtreuse of bttosbtreuse of sbintime_getsecreuse of bintime_shiftreuse of _expreuse of bintime_mulreuse of bintime_subreuse of _bt2reuse of bintime_addreuse of bintime_addxreuse of it_valuereuse of it_intervalreuse of tz_dsttimereuse of tz_minuteswestreuse of tmsreuse of clock_treuse of timesreuse of tms *reuse of tms_cstimereuse of tms_cutimereuse of tms_stimereuse of tms_utimereuse of mem_ptr_treuse of s64_treuse of u64_treuse of s32_treuse of u32_treuse of s16_treuse of u16_treuse of s8_treuse of ssize_treuse of _gettimeofday_rreuse of __tpreuse of __tzpreuse of _write_rreuse of _wait_rreuse of _unlink_rreuse of _times_rreuse of _stat_rreuse of _sbrk_rreuse of _read_rreuse of _open_rreuse of _mkdir_rreuse of _lseek_rreuse of _link_rreuse of _kill_rreuse of _isatty_rreuse of _getpid_rreuse of _fstat_rreuse of _fork_rreuse of _fcntl_rreuse of _execve_rreuse of char *constreuse of char *const *reuse of _close_rreuse of _rename_rreuse of _oldreuse of _newreuse of useconds_treuse of pid_treuse of unlinkatreuse of symlinkatreuse of readlinkatreuse of __dirfd1reuse of __bufreuse of __buflenreuse of symlinkreuse of __name1reuse of __name2reuse of readlinkreuse of syncreuse of setdtablesizereuse of gethostnamereuse of __namereuse of __lenreuse of ualarmreuse of __usecondsreuse of __intervalreuse of getdtablesizereuse of truncatereuse of __lengthreuse of ftruncatereuse of vforkreuse of getoptreuse of char *const[]reuse of char *[]reuse of writereuse of __nbytereuse of vhangupreuse of usleepreuse of unlinkreuse of ttyname_rreuse of ttynamereuse of tcsetpgrpreuse of __pgrp_idreuse of tcgetpgrpreuse of sysconfreuse of sleepreuse of __secondsreuse of setusershellreuse of setuidreuse of __uidreuse of setsidreuse of setreuidreuse of __ruidreuse of __euidreuse of setregidreuse of __rgidreuse of __egidreuse of setpgrpreuse of setpgidreuse of __pidreuse of __pgidreuse of sethostnamereuse of setgroupsreuse of ngroupsreuse of const gid_treuse of const gid_t *reuse of grouplistreuse of setgidreuse of __gidreuse of seteuidreuse of setegidreuse of sbrkreuse of __incrreuse of ruserokreuse of rhostreuse of superuserreuse of ruserreuse of luserreuse of rmdirreuse of revokereuse of rresvportreuse of __alportreuse of readreuse of pwritereuse of __nbytesreuse of __offsetreuse of preadreuse of pipereuse of int[2]reuse of pthread_atforkreuse of pausereuse of pathconfreuse of lockfreuse of __cmdreuse of lseekreuse of __whencereuse of nicereuse of __nice_valuereuse of linkatreuse of __path1reuse of __dirfd2reuse of __path2reuse of __flagsreuse of linkreuse of lchownreuse of __ownerreuse of __groupreuse of issetugidreuse of isattyreuse of iruserokreuse of raddrreuse of getwdreuse of getusershellreuse of getuidreuse of getsidreuse of getppidreuse of getpidreuse of getpgrpreuse of getpgidreuse of getpeereidreuse of uid_t *reuse of gid_t *reuse of getpagesizereuse of getpassreuse of __promptreuse of getloginreuse of gethostidreuse of getgroupsreuse of __gidsetsizereuse of gid_t[]reuse of unsigned short[]reuse of __grouplistreuse of getgidreuse of geteuidreuse of getegidreuse of getentropyreuse of getdomainnamereuse of getcwdreuse of __sizereuse of fdatasyncreuse of __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__)reuse of __HAL_RCC_HSI_ENABLE()reuse of HSI_TIMEOUT_VALUEreuse of __HAL_RCC_HSI_DISABLE()reuse of STMPE811_REG_INT_CTRLreuse of STMPE811_REG_INT_ENreuse of STMPE811_GIT_ENreuse of STMPE811_REG_CHP_ID_LSBreuse of STMPE811_REG_CHP_ID_MSBreuse of STMPE811_REG_SYS_CTRL1reuse of STMPE811_MAX_INSTANCEreuse of initializer for stmpe811reuse of initializer for stmpe811_io_drvreuse of initializer for stmpe811_ts_drvreuse of initializer for COM1reuse of initializer for COM2reuse of initializer for JOY_NONEreuse of initializer for JOY_SELreuse of initializer for JOY_DOWNreuse of initializer for JOY_LEFTreuse of initializer for JOY_RIGHTreuse of initializer for JOY_UPreuse of initializer for JOY_MODE_GPIOreuse of initializer for JOY_MODE_EXTIreuse of initializer for BUTTON_MODE_GPIOreuse of initializer for BUTTON_MODE_EXTIreuse of initializer for BUTTON_WAKEUPreuse of initializer for BUTTON_TAMPERreuse of initializer for BUTTON_KEYreuse of initializer for LED1reuse of initializer for LED_GREENreuse of initializer for LED2reuse of initializer for LED_ORANGEreuse of initializer for LED3reuse of initializer for LED_REDreuse of initializer for LED4reuse of initializer for LED_BLUEreuse of USE_STM32F769I_EVALreuse of initializer for IO_MODE_INPUTreuse of initializer for IO_MODE_OUTPUTreuse of initializer for IO_MODE_IT_RISING_EDGEreuse of initializer for IO_MODE_IT_FALLING_EDGEreuse of initializer for IO_MODE_IT_LOW_LEVELreuse of initializer for IO_MODE_IT_HIGH_LEVELreuse of initializer for IO_MODE_ANALOGreuse of initializer for IO_MODE_OFFreuse of initializer for IO_MODE_INPUT_PUreuse of initializer for IO_MODE_INPUT_PDreuse of initializer for IO_MODE_OUTPUT_ODreuse of initializer for IO_MODE_OUTPUT_OD_PUreuse of initializer for IO_MODE_OUTPUT_OD_PDreuse of initializer for IO_MODE_OUTPUT_PPreuse of initializer for IO_MODE_OUTPUT_PP_PUreuse of initializer for IO_MODE_OUTPUT_PP_PDreuse of initializer for IO_MODE_IT_RISING_EDGE_PUreuse of initializer for IO_MODE_IT_RISING_EDGE_PDreuse of initializer for IO_MODE_IT_FALLING_EDGE_PUreuse of initializer for IO_MODE_IT_FALLING_EDGE_PDreuse of initializer for IO_MODE_IT_LOW_LEVEL_PUreuse of initializer for IO_MODE_IT_LOW_LEVEL_PDreuse of initializer for IO_MODE_IT_HIGH_LEVEL_PUreuse of 23reuse of initializer for IO_MODE_IT_HIGH_LEVEL_PDreuse of initializer for IO_PIN_RESETreuse of initializer for IO_PIN_SETreuse of initializer for IO_OKreuse of initializer for IO_ERRORreuse of initializer for IO_TIMEOUTreuse of initializer for BSP_IO_PIN_RESETreuse of initializer for BSP_IO_PIN_SETreuse of declaration of BSP_SDRAM_Sendcmdreuse of declaration of SdramCmdreuse of declaration of BSP_SDRAM_WriteData_DMAreuse of declaration of uwStartAddressreuse of declaration of uwDataSizereuse of declaration of BSP_SDRAM_WriteDatareuse of declaration of BSP_SDRAM_ReadData_DMAreuse of declaration of BSP_SDRAM_ReadDatareuse of declaration of BSP_SDRAM_Initialization_sequencereuse of declaration of RefreshCountreuse of declaration of BSP_SDRAM_DeInitreuse of declaration of BSP_SDRAM_Initreuse of /* __STM32F769I_EVAL_SDRAM_H */reuse of /** @defgroup STM32F769I_EVAL_SDRAM_Exported_Functions SDRAM Exported Functions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_SDRAM_Exported_Macro SDRAM Exported Macro
  * @{
  */reuse of /**
  * @brief  FMC SDRAM Mode definition register defines
  */reuse of /* DMA definitions for SDRAM DMA transfer */reuse of /* SDRAM refresh counter (100Mhz SD clock) */reuse of /* #define SDCLOCK_PERIOD                FMC_SDRAM_CLOCK_PERIOD_3 */reuse of /* #define SDRAM_MEMORY_WIDTH            FMC_SDRAM_MEM_BUS_WIDTH_16 */reuse of /* #define SDRAM_MEMORY_WIDTH            FMC_SDRAM_MEM_BUS_WIDTH_8  */reuse of /* SDRAM device size in MBytes */reuse of /** @defgroup STM32F769I_EVAL_SDRAM_Exported_Constants SDRAM Exported Constants
  * @{
  */reuse of /** 
  * @brief  SDRAM status structure definition  
  */reuse of /** @defgroup STM32F769I_EVAL_SDRAM_Exported_Types SDRAM Exported Types
  * @{
  */reuse of /** @addtogroup STM32F769I_EVAL_SDRAM
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval_sdram.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_sdram.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/fonts.hreuse of declaration of sFONTreuse of definition of _tFontreuse of definition of Heightreuse of definition of Widthreuse of definition of tablereuse of #define LINE(x) ((x) * (((sFONT *)BSP_LCD_GetFont())->Height))reuse of #define __FONTS_Hreuse of #ifndef __FONTS_Hreuse of declaration of Font8reuse of declaration of Font12reuse of declaration of Font16reuse of declaration of Font20reuse of declaration of Font24reuse of /* __FONTS_H */reuse of /** @defgroup FONTS_Exported_Functions
  * @{
  */reuse of /** @defgroup FONTS_Exported_Macros
  * @{
  */reuse of /** @defgroup FONTS_Exported_Constants
  * @{
  */reuse of /** @defgroup FONTS_Exported_Types
  * @{
  */reuse of /** @addtogroup FONTS
  * @{
  */reuse of /** @addtogroup Common
  * @{
  */reuse of /** @addtogroup STM32_EVAL
  * @{
  */reuse of /** @addtogroup Utilities
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    fonts.h
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   Header for fonts.c file
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fontsreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilitiesreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/newlib-nano/newlib.hreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/_newlib_version.hreuse of #include <_newlib_version.h>reuse of #define _RETARGETABLE_LOCKING 1reuse of #define _NANO_FORMATTED_IO 1reuse of #define _REENT_GLOBAL_ATEXIT 1reuse of #define _LITE_EXIT 1reuse of #define _LDBL_EQ_DBL 1reuse of #define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1reuse of #define _HAVE_LONG_DOUBLE 1reuse of #define _ATEXIT_DYNAMIC_ALLOC 1reuse of #define HAVE_INITFINI_ARRAY 1reuse of #define _MB_LEN_MAX 1reuse of #define _REENT_CHECK_VERIFY 1reuse of #define _WANT_REENT_SMALL 1reuse of #define __NEWLIB_H__ 1reuse of #ifndef __NEWLIB_H__reuse of /* !__NEWLIB_H__ */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1258 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1257 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1256 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1255 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1254 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1253 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1252 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1251 */reuse of /* #undef _ICONV_FROM_ENCODING_WIN_1250 */reuse of /* #undef _ICONV_FROM_ENCODING_UTF_8 */reuse of /* #undef _ICONV_FROM_ENCODING_UTF_16LE */reuse of /* #undef _ICONV_FROM_ENCODING_UTF_16BE */reuse of /* #undef _ICONV_FROM_ENCODING_UTF_16 */reuse of /* #undef _ICONV_FROM_ENCODING_US_ASCII */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_4LE */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_4BE */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_4_INTERNAL */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_4 */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_2LE */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_2BE */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_2_INTERNAL */reuse of /* #undef _ICONV_FROM_ENCODING_UCS_2 */reuse of /* #undef _ICONV_FROM_ENCODING_KOI8_UNI */reuse of /* #undef _ICONV_FROM_ENCODING_KOI8_U */reuse of /* #undef _ICONV_FROM_ENCODING_KOI8_RU */reuse of /* #undef _ICONV_FROM_ENCODING_KOI8_R */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_IR_111 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_9 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_8 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_7 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_6 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_5 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_4 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_3 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_2 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_15 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_14 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_13 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_11 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_10 */reuse of /* #undef _ICONV_FROM_ENCODING_ISO_8859_1 */reuse of /* #undef _ICONV_FROM_ENCODING_EUC_KR */reuse of /* #undef _ICONV_FROM_ENCODING_EUC_TW */reuse of /* #undef _ICONV_FROM_ENCODING_EUC_JP */reuse of /* #undef _ICONV_FROM_ENCODING_CP866 */reuse of /* #undef _ICONV_FROM_ENCODING_CP855 */reuse of /* #undef _ICONV_FROM_ENCODING_CP852 */reuse of /* #undef _ICONV_FROM_ENCODING_CP850 */reuse of /* #undef _ICONV_FROM_ENCODING_CP775 */reuse of /* #undef _ICONV_FROM_ENCODING_BIG5 */reuse of /*
 * Iconv encodings enabled ("from" direction)
 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1258 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1257 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1256 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1255 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1254 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1253 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1252 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1251 */reuse of /* #undef _ICONV_TO_ENCODING_WIN_1250 */reuse of /* #undef _ICONV_TO_ENCODING_UTF_8 */reuse of /* #undef _ICONV_TO_ENCODING_UTF_16LE */reuse of /* #undef _ICONV_TO_ENCODING_UTF_16BE */reuse of /* #undef _ICONV_TO_ENCODING_UTF_16 */reuse of /* #undef _ICONV_TO_ENCODING_US_ASCII */reuse of /* #undef _ICONV_TO_ENCODING_UCS_4LE */reuse of /* #undef _ICONV_TO_ENCODING_UCS_4BE */reuse of /* #undef _ICONV_TO_ENCODING_UCS_4_INTERNAL */reuse of /* #undef _ICONV_TO_ENCODING_UCS_4 */reuse of /* #undef _ICONV_TO_ENCODING_UCS_2LE */reuse of /* #undef _ICONV_TO_ENCODING_UCS_2BE */reuse of /* #undef _ICONV_TO_ENCODING_UCS_2_INTERNAL */reuse of /* #undef _ICONV_TO_ENCODING_UCS_2 */reuse of /* #undef _ICONV_TO_ENCODING_KOI8_UNI */reuse of /* #undef _ICONV_TO_ENCODING_KOI8_U */reuse of /* #undef _ICONV_TO_ENCODING_KOI8_RU */reuse of /* #undef _ICONV_TO_ENCODING_KOI8_R */reuse of /* #undef _ICONV_TO_ENCODING_ISO_IR_111 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_9 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_8 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_7 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_6 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_5 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_4 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_3 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_2 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_15 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_14 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_13 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_11 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_10 */reuse of /* #undef _ICONV_TO_ENCODING_ISO_8859_1 */reuse of /* #undef _ICONV_TO_ENCODING_EUC_KR */reuse of /* #undef _ICONV_TO_ENCODING_EUC_TW */reuse of /* #undef _ICONV_TO_ENCODING_EUC_JP */reuse of /* #undef _ICONV_TO_ENCODING_CP866 */reuse of /* #undef _ICONV_TO_ENCODING_CP855 */reuse of /* #undef _ICONV_TO_ENCODING_CP852 */reuse of /* #undef _ICONV_TO_ENCODING_CP850 */reuse of /* #undef _ICONV_TO_ENCODING_CP775 */reuse of /* #undef _ICONV_TO_ENCODING_BIG5 */reuse of /*
 * Iconv encodings enabled ("to" direction)
 */reuse of /* #undef _WANT_USE_LONG_TIME_T */reuse of /* Define to use type long for time_t.  */reuse of /* Define if using retargetable functions for default lock routines.  */reuse of /* Define if small footprint nano-formatted-IO implementation used.  */reuse of /* #undef _WANT_REENT_GLOBAL_STDIO_STREAMS */reuse of /* Define to move the stdio stream FILE objects out of struct _reent and make
   them global.  The stdio stream pointers of struct _reent are initialized to
   point to the global stdio FILE stream objects. */reuse of /* Define if declare atexit data as global.  */reuse of /* Define if lite version of exit supported.  */reuse of /* #undef _UNBUF_STREAM_OPT */reuse of /* Define if unbuffered stream file optimization is supported.  */reuse of /* #undef _WIDE_ORIENT */reuse of /* Define if wide char orientation is supported.  */reuse of /* #undef _FSEEK_OPTIMIZATION */reuse of /* Define if fseek functions support seek optimization.  */reuse of /* #undef _FVWRITE_IN_STREAMIO */reuse of /* Define if ivo supported in streamio.  */reuse of /* True if long double supported and it is equal to double.  */reuse of /* Define if compiler supports -fno-tree-loop-distribute-patterns. */reuse of /* True if long double supported.  */reuse of /* True if atexit() may dynamically allocate space for cleanup
   functions.  */reuse of /* Define if the linker supports .preinit_array/.init_array/.fini_array
 * sections.  */reuse of /* #undef _ICONV_ENABLE_EXTERNAL_CCS */reuse of /* Enable ICONV external CCS files loading capabilities */reuse of /* #undef _ICONV_ENABLED */reuse of /* ICONV enabled */reuse of /* MB_LEN_MAX */reuse of /* #undef _MB_CAPABLE */reuse of /* Multibyte supported */reuse of /* Verify _REENT_CHECK macros allocate memory successfully. */reuse of /* Optional reentrant struct support.  Used mostly on platforms with
   very restricted storage.  */reuse of /* #undef _WANT_IO_POS_ARGS */reuse of /* Positional argument support in printf functions enabled.  */reuse of /* #undef _WANT_IO_LONG_DOUBLE */reuse of /* long double type support in IO functions like printf/scanf enabled */reuse of /* #undef _WANT_REGISTER_FINI */reuse of /* Register application finalization function using atexit. */reuse of /* #undef _WANT_IO_LONG_LONG */reuse of /* long long type support in IO functions like printf/scanf enabled */reuse of /* #undef _WANT_IO_C99_FORMATS */reuse of /* C99 formats support (such as %a, %zu, ...) in IO functions like
 * printf/scanf enabled */reuse of /* Newlib version */reuse of /* #undef _ELIX_LEVEL */reuse of /* EL/IX level */reuse of /* newlib.hin.  Manually edited from the output of autoheader to
   remove all PACKAGE_ macros which will collide with any user
   package using newlib header files and having its own package name,
   version, etc...  */reuse of /* newlib.h.  Generated from newlib.hin by configure.  */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/newlib-nanoreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/includereuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabireuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10reuse of /usr/libreuse of /usrreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/ieeefp.hreuse of #define __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULTreuse of #define _SUPPORTS_ERREXCEPTreuse of #define __OBSOLETE_MATH_DEFAULT 0reuse of #define __IEEE_LITTLE_ENDIANreuse of #ifndef __IEEE_BIG_ENDIANreuse of #ifndef __IEEE_LITTLE_ENDIANreuse of #if (defined(__arm__) || defined(__thumb__)) && !defined(__MAVERICK__)reuse of #ifdef __VFP_FP__reuse of #ifdef __ARMEL__reuse of #if __ARM_FP & 0x8reuse of #ifndef __SOFTFP__reuse of #if defined (__aarch64__)reuse of #if defined (__AARCH64EL__)reuse of #ifdef __ARM_FPreuse of #ifdef __epiphany__reuse of #ifdef __hppa__reuse of #ifdef __nds32__reuse of #ifdef __big_endian__reuse of #ifdef __SPU__reuse of #ifdef __sparc__reuse of #ifdef __LITTLE_ENDIAN_DATA__reuse of #if defined(__m68k__) || defined(__mc68000__)reuse of #if defined(__mc68hc11__) || defined(__mc68hc12__) || defined(__mc68hc1x__)reuse of #ifdef __HAVE_SHORT_DOUBLE__reuse of #if defined (__H8300__) || defined (__H8300H__) || defined (__H8300S__) || defined (__H8500__) || defined (__H8300SX__)reuse of #if defined (__xc16x__) || defined (__xc16xL__) || defined (__xc16xS__)reuse of #ifdef __sh__reuse of #ifdef __LITTLE_ENDIAN__reuse of #if defined(__SH2E__) || defined(__SH3E__) || defined(__SH4_SINGLE_ONLY__) || defined(__SH2A_SINGLE_ONLY__)reuse of #ifdef _AM29Kreuse of #ifdef _WIN32reuse of #ifdef __i386__reuse of #ifdef __riscvreuse of #if defined(__BYTE_ORDER__) && (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)reuse of #ifdef __riscv_flenreuse of #ifdef __i960__reuse of #ifdef __lm32__reuse of #ifdef __M32R__reuse of #ifdef __nvptx__reuse of #if defined(_C4x) || defined(_C3x)reuse of #ifdef __TMS320C6X__reuse of #ifdef _BIG_ENDIANreuse of #ifdef __TIC80__reuse of #ifdef __MIPSEL__reuse of #ifdef __MIPSEB__reuse of #ifdef __MMIX__reuse of #ifdef __D30V__reuse of #ifdef __W65__reuse of #if defined(__Z8001__) || defined(__Z8002__)reuse of #ifdef __m88k__reuse of #ifdef __mn10300__reuse of #ifdef __mn10200__reuse of #ifdef __v800reuse of #ifdef __v850reuse of #ifdef __D10V__reuse of #if __DOUBLE__ == 32reuse of #ifdef __PPC__reuse of #if (defined(_BIG_ENDIAN) && _BIG_ENDIAN) || (defined(_AIX) && _AIX)reuse of #if (defined(_LITTLE_ENDIAN) && _LITTLE_ENDIAN) || (defined(__sun__) && __sun__) || (defined(_WIN32) && _WIN32)reuse of #ifdef __xstormy16__reuse of #ifdef __arc__reuse of #ifdef __CRX__reuse of #ifdef __CSKY__reuse of #ifdef __CSKYBE__reuse of #ifdef __fr30__reuse of #ifdef __FT32__reuse of #ifdef __mcore__reuse of #ifdef __mt__reuse of #ifdef __frv__reuse of #ifdef __moxie__reuse of #ifdef __MOXIE_BIG_ENDIAN__reuse of #ifdef __ia64__reuse of #ifdef __BIG_ENDIAN__reuse of #ifdef __AVR__reuse of #if defined(__or1k__) || defined(__OR1K__) || defined(__OR1KND__)reuse of #ifdef __IP2K__reuse of #ifdef __iq2000__reuse of #ifdef __MAVERICK__reuse of #ifdef __m32c__reuse of #ifdef __CRIS__reuse of #ifdef __BFIN__reuse of #ifdef __x86_64__reuse of #ifdef __mep__reuse of #ifdef __MICROBLAZE__reuse of #ifndef __MICROBLAZEEL__reuse of #ifdef __MSP430__reuse of #ifdef __PRU__reuse of #ifdef __RL78__reuse of #ifndef __RL78_64BIT_DOUBLES__reuse of #ifdef __RX__reuse of #ifdef __RX_BIG_ENDIAN__reuse of #ifndef __RX_64BIT_DOUBLES__reuse of #ifdef __RX_16BIT_INTS__reuse of #if (defined(__CR16__) || defined(__CR16C__) ||defined(__CR16CP__))reuse of #ifdef __NIOS2__reuse of #ifdef __nios2_big_endian__reuse of #ifdef __VISIUM__reuse of #ifdef __AMDGCN__reuse of #ifdef __XTENSA_EL__reuse of #ifdef __CYGWIN__reuse of #ifndef __OBSOLETE_MATH_DEFAULTreuse of #ifndef __OBSOLETE_MATHreuse of PreambleCheckreuse of PortAddressreuse of HAL_MDIOS_STATE_RESETreuse of HAL_MDIOS_STATE_READYreuse of HAL_MDIOS_STATE_BUSYreuse of HAL_MDIOS_STATE_ERRORreuse of volatile HAL_MDIOS_StateTypeDefreuse of MDIOS_TypeDef *reuse of HAL_TickFreqTypeDefreuse of HAL_DisableMemorySwappingBankreuse of HAL_EnableMemorySwappingBankreuse of HAL_DisableFMCMemorySwappingreuse of HAL_EnableFMCMemorySwappingreuse of HAL_DisableCompensationCellreuse of HAL_EnableCompensationCellreuse of HAL_DBGMCU_DisableDBGStandbyModereuse of HAL_DBGMCU_EnableDBGStandbyModereuse of HAL_DBGMCU_DisableDBGStopModereuse of HAL_DBGMCU_EnableDBGStopModereuse of HAL_DBGMCU_DisableDBGSleepModereuse of HAL_DBGMCU_EnableDBGSleepModereuse of HAL_GetUIDw2reuse of HAL_GetUIDw1reuse of HAL_GetUIDw0reuse of HAL_GetDEVIDreuse of HAL_GetREVIDreuse of HAL_GetHalVersionreuse of HAL_ResumeTickreuse of HAL_SuspendTickreuse of HAL_GetTickFreqreuse of HAL_SetTickFreqreuse of Freqreuse of HAL_GetTickPrioreuse of HAL_GetTickreuse of HAL_IncTickreuse of HAL_InitTickreuse of TickPriorityreuse of HAL_MspDeInitreuse of HAL_MspInitreuse of HAL_DeInitreuse of HAL_Initreuse of HAL_TICK_FREQ_10HZreuse of HAL_TICK_FREQ_100HZreuse of HAL_TICK_FREQ_1KHZreuse of HAL_TICK_FREQ_DEFAULTreuse of uwTickFreqreuse of uwTickreuse of DMA_Base_Registersreuse of DMA_CheckFifoParamreuse of DMA_CalcBaseAndBitshiftreuse of DMA_SetConfigreuse of DMA_Base_Registers *reuse of Reserved0reuse of DMA2D_SetConfigreuse of const volatile uint32_t *reuse of DMA_MultiBufferSetConfigreuse of DMA_TypeDef *reuse of DSI_ShortWritereuse of DSI_ConfigPacketHeaderreuse of DSIxreuse of DataTypereuse of Data0reuse of Data1reuse of ETH_Prepare_Tx_Descriptorsreuse of const ETH_TxPacketConfigTypeDefreuse of const ETH_TxPacketConfigTypeDef *reuse of ETH_TxDescListTypeDef *reuse of uint32_t **reuse of unsigned long **reuse of ETH_DMARxDescListInitreuse of ETH_DMATxDescListInitreuse of ETH_MACAddressConfigreuse of MacAddrreuse of ETH_MACDMAConfigreuse of ETH_SetMACConfigreuse of const ETH_MACConfigTypeDefreuse of const ETH_MACConfigTypeDef *reuse of ETH_SetDMAConfigreuse of const ETH_DMAConfigTypeDefreuse of const ETH_DMAConfigTypeDef *reuse of ETH_FlushTransmitFIFOreuse of EXTI_TypeDef *reuse of ETH_UpdateDescriptorreuse of SYSCFG_TypeDef *reuse of FLASH_SetErrorCodereuse of FLASH_TypeDef *reuse of pFlashreuse of FLASH_Program_Bytereuse of FLASH_Program_HalfWordreuse of FLASH_Program_Wordreuse of FLASH_Program_DoubleWordreuse of FLASH_ProcessTypeDef *reuse of FLASH_OB_GetBootAddressreuse of BootOptionreuse of FLASH_OB_GetBORreuse of FLASH_OB_GetRDPreuse of FLASH_OB_BootAddressConfigreuse of FLASH_OB_BOR_LevelConfigreuse of FLASH_OB_RDP_LevelConfigreuse of FLASH_OB_DisableWRPreuse of FLASH_OB_EnableWRPreuse of FLASH_OB_GetUserreuse of FLASH_OB_UserConfigreuse of Wwdgreuse of Iwdgreuse of Stopreuse of Stdbyreuse of Iwdgstopreuse of Iwdgstdbyreuse of NDBankreuse of NDBootreuse of FLASH_OB_GetWRPreuse of FLASH_MassErasereuse of I2C_ConvertOtherXferOptionsreuse of I2C_Disable_IRQreuse of InterruptRequestreuse of I2C_Enable_IRQreuse of I2C_Master_ISR_DMAreuse of I2C_Slave_ISR_DMAreuse of I2C_Mem_ISR_DMAreuse of I2C_TransferConfigreuse of Requestreuse of I2C_IsErrorOccurredreuse of Tickstartreuse of I2C_Flush_TXDRreuse of I2C_WaitOnRXNEFlagUntilTimeoutreuse of I2C_WaitOnSTOPFlagUntilTimeoutreuse of I2C_WaitOnTXISFlagUntilTimeoutreuse of I2C_WaitOnFlagUntilTimeoutreuse of Flagreuse of Statusreuse of I2C_DMAAbortreuse of I2C_TreatErrorCallbackreuse of I2C_DMAErrorreuse of I2C_ITErrorreuse of I2C_DMASlaveReceiveCpltreuse of I2C_ITSlaveSeqCpltreuse of I2C_DMAMasterReceiveCpltreuse of I2C_DMASlaveTransmitCpltreuse of I2C_DMAMasterTransmitCpltreuse of I2C_Slave_ISR_ITreuse of I2C_ITListenCpltreuse of ITFlagsreuse of I2C_ITSlaveCpltreuse of I2C_ITMasterCpltreuse of I2C_ITMasterSeqCpltreuse of I2C_ITAddrCpltreuse of I2C_RequestMemoryReadreuse of I2C_RequestMemoryWritereuse of ITSourcesreuse of I2C_Mem_ISR_ITreuse of I2C_Master_ISR_ITreuse of LTDC_SetConfigreuse of PWR_TypeDef *reuse of __builtin_clzreuse of SDRAM_DMAErrorreuse of SDRAM_DMACpltProtreuse of SDRAM_DMACpltreuse of TIM_ITRx_SetConfigreuse of TIMxreuse of InputTriggerSourcereuse of TIM_TI4_SetConfigreuse of TIM_ICPolarityreuse of TIM_ICSelectionreuse of TIM_ICFilterreuse of TIM_TI3_SetConfigreuse of TIM_TI2_ConfigInputStagereuse of TIM_TI2_SetConfigreuse of TIM_TI1_ConfigInputStagereuse of TIM_SlaveTimer_SetConfigreuse of sSlaveConfigreuse of TIM_OC6_SetConfigreuse of TIM_OC5_SetConfigreuse of TIM_OC4_SetConfigreuse of TIM_OC3_SetConfigreuse of TIM_OC1_SetConfigreuse of TIM_DMATriggerHalfCpltreuse of TIM_DMATriggerCpltreuse of DMA_HandleTypeDef **reuse of __DMA_HandleTypeDef **reuse of TIM_DMAPeriodElapsedHalfCpltreuse of TIM_DMAPeriodElapsedCpltreuse of volatile HAL_TIM_ChannelStateTypeDef *reuse of enum <unnamed> *reuse of TIM_DMADelayPulseCpltreuse of const volatile HAL_TIM_ChannelStateTypeDefreuse of const volatile HAL_TIM_ChannelStateTypeDef *reuse of TIM_OC_InitTypeDef *reuse of TIM_Base_InitTypeDef *reuse of TIM_CCxNChannelCmdreuse of ChannelNStatereuse of TIM_DMAErrorCCxNreuse of TIM_DMADelayPulseNCpltreuse of UART_RxISR_16BITreuse of UART_RxISR_8BITreuse of UART_EndTransmit_ITreuse of UART_TxISR_16BITreuse of UART_TxISR_8BITreuse of UART_DMARxOnlyAbortCallbackreuse of UART_DMATxOnlyAbortCallbackreuse of UART_DMARxAbortCallbackreuse of UART_DMATxAbortCallbackreuse of UART_DMAAbortOnErrorreuse of UART_DMAErrorreuse of const HAL_UART_StateTypeDefreuse of UART_EndTxTransferreuse of UART_EndRxTransferreuse of UART_DMARxHalfCpltreuse of UART_DMAReceiveCpltreuse of UART_DMATxHalfCpltreuse of UART_DMATransmitCpltreuse of suseconds_treuse of time_treuse of timevalreuse of tv_usecreuse of timespecreuse of dev_treuse of mode_treuse of blkcnt_treuse of blksize_treuse of off_treuse of gid_treuse of uid_treuse of nlink_treuse of ino_treuse of futimensreuse of const timespecreuse of const timespec[2]reuse of timespec[2]reuse of utimensatreuse of mknodatreuse of mkfifoatreuse of mkdiratreuse of RCC_FLAG_LSERDYreuse of RCC_LSE_TIMEOUT_VALUEreuse of LSE_STARTUP_TIMEOUTreuse of __HAL_RCC_PWR_CLK_DISABLE()reuse of /**
  * @brief  Configures the camera contrast and brightness.
  * @param  contrast_level: Contrast level
  *          This parameter can be one of the following values:
  *            @arg  CAMERA_CONTRAST_LEVEL4: for contrast +2
  *            @arg  CAMERA_CONTRAST_LEVEL3: for contrast +1
  *            @arg  CAMERA_CONTRAST_LEVEL2: for contrast  0
  *            @arg  CAMERA_CONTRAST_LEVEL1: for contrast -1
  *            @arg  CAMERA_CONTRAST_LEVEL0: for contrast -2
  * @param  brightness_level: Contrast level
  *          This parameter can be one of the following values:
  *            @arg  CAMERA_BRIGHTNESS_LEVEL4: for brightness +2
  *            @arg  CAMERA_BRIGHTNESS_LEVEL3: for brightness +1
  *            @arg  CAMERA_BRIGHTNESS_LEVEL2: for brightness  0
  *            @arg  CAMERA_BRIGHTNESS_LEVEL1: for brightness -1
  *            @arg  CAMERA_BRIGHTNESS_LEVEL0: for brightness -2
  */reuse of /* Assert the camera RSTI pin (active low) */reuse of /* De-assert the camera STANDBY pin (active high) */reuse of /* Camera power down sequence */reuse of /**
  * @brief  CAMERA power down
  */reuse of /* RST de-asserted during 3ms */reuse of /* De-assert the camera RSTI pin (active low) */reuse of /* RST de-asserted and XSDN asserted during 3ms */reuse of /* RST and XSDN signals asserted during 100ms */reuse of /* Assert the camera STANDBY pin (active high)  */reuse of /* Camera sensor RESET sequence */reuse of /**
  * @brief  CANERA hardware reset
  */reuse of /* Set Camera in Power Down */reuse of /**
  * @brief  Stop the CAMERA capture
  * @retval Camera status
  */reuse of /* Start the Camera Capture */reuse of /**
  * @brief Resume the CAMERA capture
  */reuse of /* Suspend the Camera Capture */reuse of /**
  * @brief Suspend the CAMERA capture
  */reuse of /* Start the camera capture */reuse of /**
  * @brief  Starts the camera capture in snapshot mode.
  * @param  buff: pointer to the camera output buffer
  */reuse of /**
  * @brief  Starts the camera capture in continuous mode.
  * @param  buff: pointer to the camera output buffer
  */reuse of /**
  * @brief  DeInitializes the camera.
  * @retval Camera status
  */reuse of /* Return CAMERA_NOT_SUPPORTED status */reuse of /* Return CAMERA_OK status */reuse of /* Camera Module Initialization via I2C to the wanted 'Resolution' */reuse of /* DCMI Initialization */reuse of /* Initialize the camera driver structure */reuse of /* Read ID of Camera module via I2C */reuse of /* Exit with error */reuse of /* Check if the CAMERA Module is plugged on board */reuse of /* Apply Camera Module hardware reset */reuse of /* Configure IO functionalities for CAMERA detect pin */reuse of /* DCMI configuration */reuse of /*** Configures the DCMI to interface with the camera module ***/reuse of /* Get the DCMI handle structure */reuse of /**
  * @brief  Initializes the camera.
  * @param  Resolution : camera sensor requested resolution (x, y) : standard resolution
  *         naming QQVGA, QVGA, VGA ...
  * @retval Camera status
  */reuse of /**
  * @brief  Get Camera image rotation on LCD Displayed frame buffer.
  * @retval rotation : uint32_t value of type Camera_ImageRotationTypeDef
  */reuse of /* Set Camera image rotation on LCD Displayed frame buffer */reuse of /**
  * @brief  Set Camera image rotation on LCD Displayed frame buffer.
  * @param  rotation : uint32_t rotation of camera image in preview buffer sent to LCD
  *         need to be of type Camera_ImageRotationTypeDef
  * @retval Camera status
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Public_Functions STM32F769I Eval Camera Public Functions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Private_FunctionPrototypes STM32F769I Eval Camera Private Prototypes
  * @{
  */reuse of /* Camera image rotation on LCD Displayed frame buffer */reuse of /* Camera current resolution naming (QQVGA, VGA, ...) */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Private_Variables STM32F769I Eval Camera Private Variables
  * @{
  */reuse of /**
  * @brief  DMA2D handle variable
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Imported_Variables STM32F769I Eval Camera Imported Variables
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Private_Macros STM32F769I Eval Camera Private Macros
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Private_Defines STM32F769I Eval Camera Private Defines
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA_Private_TypesDefinitions STM32F769I Eval Camera Private TypesDef
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_CAMERA STM32F769I_EVAL CAMERA
  * @{
  */reuse of /* Dependencies
- stm32f769i_eval.c
- stm32f7xx_hal_dcmi.c
- stm32f7xx_hal_dma.c
- stm32f7xx_hal_gpio.c
- stm32f7xx_hal_cortex.c
- stm32f7xx_hal_rcc_ex.h
- s5k5cag.c
EndDependencies */reuse of /* File Info: ------------------------------------------------------------------
                                   User NOTES
1. How to use this driver:
--------------------------
   - This driver is used to drive the camera.
   - The S5K5CAG component driver MUST be included with this driver.

2. Driver description:
---------------------
  + Initialization steps:
     o Initialize the camera using the BSP_CAMERA_Init() function.
     o Start the camera capture/snapshot using the CAMERA_Start() function.
     o Suspend, resume or stop the camera capture using the following functions:
      - BSP_CAMERA_Suspend()
      - BSP_CAMERA_Resume()
      - BSP_CAMERA_Stop()

  + Options
     o Increase or decrease on the fly the brightness and/or contrast
       using the following function:
       - BSP_CAMERA_ContrastBrightnessConfig
     o Add a special effect on the fly using the following functions:
       - BSP_CAMERA_BlackWhiteConfig()
       - BSP_CAMERA_ColorEffectConfig()

Note: this file is the stm32f769i_eval_camera.c modified to support RGB888 format.
      (Modification of GetSize(uint32_t Resolution) function)
      
------------------------------------------------------------------------------*/reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval_camera.c
  * @author  MCD Application Team
  * @brief   This file includes the driver for Camera modules mounted on
  *          STM32F769I-EVAL evaluation board.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/stm32f7xx_hal_timebase_tim.creuse of definition of TIM6_DAC_IRQHandlerreuse of definition of HAL_TIM_PeriodElapsedCallbackreuse of definition of htimreuse of definition of HAL_ResumeTickreuse of definition of HAL_SuspendTickreuse of definition of HAL_InitTickreuse of definition of TickPriorityreuse of definition of clkconfigreuse of definition of uwTimclockreuse of definition of uwAPB1Prescalerreuse of definition of uwPrescalerValuereuse of definition of pFLatencyreuse of definition of TimHandlereuse of declaration of TIM6_DAC_IRQHandlerreuse of /**
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */reuse of /**
  * @brief  Period elapsed callback in non blocking mode
  * @note   This function is called  when TIM6 interrupt took place, inside
  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */reuse of /* Enable TIM6 Update interrupt */reuse of /**
  * @brief  Resume Tick increment.
  * @note   Enable the tick increment by Enabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */reuse of /* Disable TIM6 update Interrupt */reuse of /**
  * @brief  Suspend Tick increment.
  * @note   Disable the tick increment by disabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */reuse of /* Return function status */reuse of /* Start the TIM time Base generation in interrupt mode */reuse of /* Initialize TIMx peripheral as follow:
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */reuse of /* Initialize TIM6 */reuse of /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */reuse of /* Compute TIM6 clock */reuse of /* Get APB1 prescaler */reuse of /* Get clock configuration */reuse of /* Enable TIM6 clock */reuse of /* Enable the TIM6 global Interrupt */reuse of /*Configure the TIM6 IRQ priority */reuse of /**
  * @brief  This function configures the TIM6 as a time base source. 
  *         The time source is configured to have 1ms time base with a dedicated 
  *         Tick interrupt priority. 
  * @note   This function is called  automatically at the beginning of program after
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */reuse of /** @addtogroup HAL_TimeBase_TIM
  * @{
  */reuse of /** @addtogroup STM32F7xx_HAL_Driver
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_timebase_tim.c 
  * @author  MCD Application Team
  * @brief   HAL time base based on the hardware TIM Template.
  *    
  *          This file overrides the native HAL time base functions (defined as weak)
  *          the TIM time base:
  *           + Initializes the TIM peripheral generate a Period elapsed Event each 1ms
  *           + HAL_IncTick is called inside HAL_TIM_PeriodElapsedCallback ie each 1ms
  * 
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/stm32f7xx_it.hreuse of #define __STM32F7xx_IT_Hreuse of #ifndef __STM32F7xx_IT_Hreuse of declaration of ETH_IRQHandlerreuse of declaration of SysTick_Handlerreuse of declaration of PendSV_Handlerreuse of declaration of DebugMon_Handlerreuse of declaration of SVC_Handlerreuse of declaration of UsageFault_Handlerreuse of declaration of BusFault_Handlerreuse of declaration of MemManage_Handlerreuse of declaration of HardFault_Handlerreuse of declaration of NMI_Handlerreuse of /* __STM32F7xx_IT_H */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Inc/stm32f7xx_it.h 
  * @author  MCD Application Team
  * @brief   This file contains the headers of the interrupt handlers.    
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/stm32f7xx_it.creuse of #include "stm32f7xx_it.h"reuse of definition of DCMI_IRQHandlerreuse of definition of DMA2_Stream1_IRQHandlerreuse of definition of ETH_IRQHandlerreuse of definition of SysTick_Handlerreuse of definition of DebugMon_Handlerreuse of definition of UsageFault_Handlerreuse of definition of BusFault_Handlerreuse of definition of MemManage_Handlerreuse of definition of HardFault_Handlerreuse of definition of NMI_Handlerreuse of declaration of hdsi_evalreuse of declaration of hdma2d_evalreuse of declaration of hDcmiEvalreuse of declaration of EthHandlereuse of /*void PPP_IRQHandler(void)
{
}*/reuse of /**
  * @brief  This function handles PPP interrupt request.
  * @param  None
  * @retval None
  */reuse of /**
  * @brief  DCMI interrupt handler.
  * @param  None
  * @retval None
  */reuse of /**
  * @brief  DMA interrupt handler.
  * @param  None
  * @retval None
  */reuse of /**
  * @brief  This function handles Ethernet interrupt request.
  * @param  None
  * @retval None
  */reuse of /******************************************************************************/reuse of /*  file (startup_stm32f7xx.s).                                               */reuse of /*  available peripheral interrupt handler's name please refer to the startup */reuse of /*  Add here the Interrupt Handler for the used peripheral(s) (PPP), for the  */reuse of /*                 STM32F7xx Peripherals Interrupt Handlers                   */reuse of /**
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */reuse of /**
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */reuse of /* Go to infinite loop when Usage Fault exception occurs */reuse of /**
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */reuse of /* Go to infinite loop when Bus Fault exception occurs */reuse of /**
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */reuse of /* Go to infinite loop when Memory Manage exception occurs */reuse of /**
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */reuse of /* Go to infinite loop when Hard Fault exception occurs */reuse of /**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */reuse of /**
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */reuse of /*            Cortex-M7 Processor Exceptions Handlers                         */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/stm32f7xx_it.c 
  * @author  MCD Application Team
  * @brief   Main Interrupt Service Routines.
  *          This file provides template for all exceptions handler and 
  *          peripherals interrupt service routine.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/system_stm32f7xx.creuse of definition of SystemCoreClockUpdatereuse of definition of pllvcoreuse of definition of pllpreuse of definition of pllsourcereuse of definition of pllmreuse of definition of SystemInitreuse of #define VECT_TAB_OFFSET 0x00reuse of definition of APBPrescTablereuse of definition of AHBPrescTablereuse of definition of SystemCoreClockreuse of #if !defined  (HSE_VALUE)reuse of #if !defined  (HSI_VALUE)reuse of #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)reuse of #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)reuse of #ifdef VECT_TAB_SRAMreuse of #if defined (DATA_IN_ExtSDRAM) && defined (DATA_IN_ExtSRAM)reuse of #elif defined (DATA_IN_ExtSDRAM)reuse of #elif defined(DATA_IN_ExtSRAM)reuse of /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */reuse of /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */reuse of /* DATA_IN_ExtSRAM */reuse of /* Configure and enable Bank1_SRAM3 */reuse of /* Delay after an RCC peripheral clock enabling */reuse of /* Enable the FMC/FSMC interface clock */reuse of /*-- FMC/FSMC Configuration --------------------------------------------------*/reuse of /* No pull-up, pull-down for PGx pins */reuse of /* Configure PGx pins Output type to push-pull */reuse of /* Configure PGx pins speed to 100 MHz */reuse of /* Configure PGx pins in Alternate function mode */reuse of /* Connect PGx pins to FMC Alternate function */reuse of /* No pull-up, pull-down for PFx pins */reuse of /* Configure PFx pins Output type to push-pull */reuse of /* Configure PFx pins speed to 100 MHz */reuse of /* Configure PFx pins in Alternate function mode */reuse of /* Connect PFx pins to FMC Alternate function */reuse of /* No pull-up, pull-down for PEx pins */reuse of /* Configure PEx pins Output type to push-pull */reuse of /* Configure PEx pins speed to 100 MHz */reuse of /* Configure PEx pins in Alternate function mode */reuse of /* Connect PEx pins to FMC Alternate function */reuse of /* No pull-up, pull-down for PDx pins */reuse of /* Configure PDx pins Output type to push-pull */reuse of /* Configure PDx pins speed to 100 MHz */reuse of /* Configure PDx pins in Alternate function mode */reuse of /* Connect PDx pins to FMC Alternate function */reuse of /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */reuse of /*-- GPIOs Configuration -----------------------------------------------------*/reuse of /* Disable write protection */reuse of /* Set refresh count */reuse of /* MRD register program */reuse of /* Auto refresh command */reuse of /* PALL command */reuse of /* Delay */reuse of /* Clock enable command */reuse of /* SDRAM initialization sequence */reuse of /* Configure and enable SDRAM bank1 */reuse of /* Enable the FMC interface clock */reuse of /*-- FMC Configuration ------------------------------------------------------*/reuse of /* No pull-up, pull-down for PIx pins */reuse of /* Configure PIx pins Output type to push-pull */reuse of /* Configure PIx pins speed to 100 MHz */reuse of /* Configure PIx pins in Alternate function mode */reuse of /* Connect PIx pins to FMC Alternate function */reuse of /* No pull-up, pull-down for PHx pins */reuse of /* Configure PHx pins Output type to push-pull */reuse of /* Configure PHx pins speed to 100 MHz */reuse of /* Configure PHx pins in Alternate function mode */reuse of /* Connect PHx pins to FMC Alternate function */reuse of /* Enable GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface 
      clock */reuse of /* Configure and enable Bank1_SRAM2 */reuse of /**
  * @brief  Setup the external memory controller.
  *         Called in startup_stm32f7xx.s before jump to main.
  *         This function configures the external memories (SRAM/SDRAM)
  *         This SRAM/SDRAM will be used as program data memory (including heap and stack).
  * @param  None
  * @retval None
  */reuse of /* HCLK frequency */reuse of /* Get HCLK prescaler */reuse of /* Compute HCLK frequency --------------------------------------------------*/reuse of /* HSI used as PLL clock source */reuse of /* HSE used as PLL clock source */reuse of /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */reuse of /* PLL used as system clock source */reuse of /* HSE used as system clock source */reuse of /* HSI used as system clock source */reuse of /* Get SYSCLK source -------------------------------------------------------*/reuse of /**
   * @brief  Update SystemCoreClock variable according to Clock Register Values.
  *         The SystemCoreClock variable contains the core clock (HCLK), it can
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  *           
  * @note   Each time the core clock (HCLK) changes, this function must be called
  *         to update SystemCoreClock variable value. Otherwise, any configuration
  *         based on this variable will be incorrect.         
  *     
  * @note   - The system frequency computed by this function is not the real 
  *           frequency in the chip. It is calculated based on the predefined 
  *           constant and the selected clock source:
  *             
  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
  *                                              
  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
  *                          
  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
  *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
  *         
  *         (*) HSI_VALUE is a constant defined in stm32f7xx.h file (default value
  *             16 MHz) but the real value may vary depending on the variations
  *             in voltage and temperature.   
  *    
  *         (**) HSE_VALUE is a constant defined in stm32f7xx.h file (default value
  *              25 MHz), user has to ensure that HSE_VALUE is same as the real
  *              frequency of the crystal used. Otherwise, this function may
  *              have wrong result.
  *                
  *         - The result of this function could be not correct when using fractional
  *           value for HSE crystal.
  *     
  * @param  None
  * @retval None
  */reuse of /* Vector Table Relocation in Internal FLASH */reuse of /* Vector Table Relocation in Internal SRAM */reuse of /* Configure the Vector Table location add offset address ------------------*/reuse of /* Disable all interrupts */reuse of /* Reset HSEBYP bit */reuse of /* Reset PLLCFGR register */reuse of /* Reset HSEON, CSSON and PLLON bits */reuse of /* Reset CFGR register */reuse of /* Set HSION bit */reuse of /* Reset the RCC clock configuration to the default reset state ------------*/reuse of /* set CP10 and CP11 Full Access */reuse of /* FPU settings ------------------------------------------------------------*/reuse of /**
  * @brief  Setup the microcontroller system
  *         Initialize the Embedded Flash Interface, the PLL and update the 
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */reuse of /** @addtogroup STM32F7xx_System_Private_Functions
  * @{
  */reuse of /** @addtogroup STM32F7xx_System_Private_FunctionPrototypes
  * @{
  */reuse of /* This variable is updated in three ways:
      1) by calling CMSIS function SystemCoreClockUpdate()
      2) by calling HAL API function HAL_RCC_GetHCLKFreq()
      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
         Note: If you use this function to configure the system clock; then there
               is no need to call the 2 first functions listed above, since SystemCoreClock
               variable is updated automatically.
  */reuse of /** @addtogroup STM32F7xx_System_Private_Variables
  * @{
  */reuse of /** @addtogroup STM32F7xx_System_Private_Macros
  * @{
  */reuse of /*!< Vector Table base offset field. 
                                   This value must be a multiple of 0x200. */reuse of /* #define VECT_TAB_SRAM */reuse of /*!< Uncomment the following line if you need to relocate your vector Table in
     Internal SRAM. */reuse of /* #define DATA_IN_ExtSDRAM */reuse of /* #define DATA_IN_ExtSRAM */reuse of /*!< In case of EVAL/Discoverys LCD use in application code, the DATA_IN_ExtSDRAM define
     need to be added  in the project preprocessor to avoid SDRAM multiple configuration
     (the LCD uses SDRAM as frame buffer, and its configuration is done by the BSP_SDRAM_Init()) */reuse of /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
     on STMicroelectronics EVAL/Discovery boards as data memory  */reuse of /************************* Miscellaneous Configuration ************************/reuse of /** @addtogroup STM32F7xx_System_Private_Defines
  * @{
  */reuse of /** @addtogroup STM32F7xx_System_Private_TypesDefinitions
  * @{
  */reuse of /* HSI_VALUE */reuse of /*!< Value of the Internal oscillator in Hz*/reuse of /* HSE_VALUE */reuse of /*!< Default value of the External oscillator in Hz */reuse of /** @addtogroup STM32F7xx_System_Private_Includes
  * @{
  */reuse of /** @addtogroup stm32f7xx_system
  * @{
  */reuse of /** @addtogroup CMSIS
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    system_stm32f7xx.c
  * @author  MCD Application Team
  * @brief   CMSIS Cortex-M7 Device Peripheral Access Layer System Source File.
  *
  *   This file provides two functions and one global variable to be called from 
  *   user application:
  *      - SystemInit(): This function is called at startup just after reset and 
  *                      before branch to main program. This call is made inside
  *                      the "startup_stm32f7xx.s" file.
  *
  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  *                                  by the user application to setup the SysTick 
  *                                  timer or configure other parameters.
  *                                     
  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  *                                 be called whenever the core clock is changed
  *                                 during program execution.
  *
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.hreuse of declaration of __gnuc_va_listreuse of #define __GNUC_VA_LISTreuse of #undef __need___va_listreuse of #ifndef _STDARG_Hreuse of #ifndef _ANSI_STDARG_H_reuse of #ifndef __need___va_listreuse of #ifndef __GNUC_VA_LISTreuse of #ifdef _STDARG_Hreuse of #if !defined(__STRICT_ANSI__) || __STDC_VERSION__ + 0 >= 199900L \reuse of #ifdef _BSD_VA_LISTreuse of #if defined(__svr4__) || (defined(_SCO_DS) && !defined(__VA_LIST))reuse of #ifndef _VA_LIST_reuse of #ifdef __i860__reuse of #ifndef _VA_LISTreuse of #ifdef _SCO_DSreuse of #if !defined (_VA_LIST_) || defined (__BSD_NET2__) || defined (____386BSD____) || defined (__bsdi__) || defined (__sequent__) || defined (__FreeBSD__) || defined(WINNT)reuse of #ifndef _VA_LIST_DEFINEDreuse of #ifndef _VA_LIST_T_Hreuse of #ifndef __va_list__reuse of #if !(defined (__BSD_NET2__) || defined (____386BSD____) || defined (__bsdi__) || defined (__sequent__) || defined (__FreeBSD__))reuse of #define __need___va_listreuse of /* not _STDARG_H */reuse of /* not _ANSI_STDARG_H_ */reuse of /* _STDARG_H */reuse of /* not __svr4__ */reuse of /* not _VA_LIST_, except on certain systems */reuse of /* not _VA_LIST_DEFINED */reuse of /* not _VA_LIST */reuse of /* not _VA_LIST_T_H */reuse of /* not __va_list__ */reuse of /* The macro __va_list__ is used by BeOS.  */reuse of /* The macro _VA_LIST_T_H is used in the Bull dpx2  */reuse of /* The macro _VA_LIST is used in SCO Unix 3.2.  */reuse of /* The macro _VA_LIST_DEFINED is used in Windows NT 3.5  */reuse of /* The macro _VA_LIST_ is the same thing used by this file in Ultrix.
   But on BSD NET2 we must not test or define or undef it.
   (Note that the comments in NET 2's ansi.h
   are incorrect for _VA_LIST_--see stdio.h!)  */reuse of /* not __svr4__ || _SCO_DS */reuse of /* _VA_LIST_ */reuse of /* __i860__ */reuse of /* SVR4.2 uses _VA_LIST for an internal alias for va_list,
   so we must avoid testing it and setting it here.
   SVR4 uses _VA_LIST as a flag in stdarg.h, but we should
   have no conflict with that.  */reuse of /* We deliberately do not define va_list when called from
   stdio.h, because ANSI C says that stdio.h is not supposed to define
   va_list.  stdio.h needs to have access to that data type, 
   but must not use that name.  It should use the name __gnuc_va_list,
   which is safe because it is reserved for the implementation.  */reuse of /* Define va_list, if desired, from __gnuc_va_list. */reuse of /* Define the standard macros for the user,
   if this invocation was from the user program.  */reuse of /* Define __gnuc_va_list.  */reuse of /* not __need___va_list */reuse of /*
 * ISO C Standard:  7.15  Variable arguments  <stdarg.h>
 */reuse of HAL_LTDC_StateTypeDefreuse of HAL_LTDC_GetErrorreuse of HAL_LTDC_GetStatereuse of HAL_LTDC_DisableCLUT_NoReloadreuse of HAL_LTDC_EnableCLUT_NoReloadreuse of HAL_LTDC_DisableColorKeying_NoReloadreuse of HAL_LTDC_EnableColorKeying_NoReloadreuse of HAL_LTDC_ConfigColorKeying_NoReloadreuse of HAL_LTDC_SetPitch_NoReloadreuse of LinePitchInPixelsreuse of HAL_LTDC_SetAddress_NoReloadreuse of HAL_LTDC_SetAlpha_NoReloadreuse of HAL_LTDC_SetPixelFormat_NoReloadreuse of Pixelformatreuse of HAL_LTDC_SetWindowPosition_NoReloadreuse of HAL_LTDC_SetWindowSize_NoReloadreuse of HAL_LTDC_ConfigLayer_NoReloadreuse of HAL_LTDC_Reloadreuse of ReloadTypereuse of HAL_LTDC_DisableDitherreuse of HAL_LTDC_EnableDitherreuse of HAL_LTDC_ProgramLineEventreuse of HAL_LTDC_DisableCLUTreuse of HAL_LTDC_EnableCLUTreuse of HAL_LTDC_ConfigCLUTreuse of CLUTSizereuse of HAL_LTDC_SetPitchreuse of HAL_LTDC_SetPixelFormatreuse of HAL_LTDC_IRQHandlerreuse of HAL_LTDC_ReloadEventCallbackreuse of HAL_LTDC_LineEventCallbackreuse of HAL_LTDC_ErrorCallbackreuse of HAL_LTDC_MspDeInitreuse of HAL_LTDC_MspInitreuse of HAL_LTDC_DeInitreuse of HAL_LTDC_STATE_RESETreuse of HAL_LTDC_STATE_READYreuse of HAL_LTDC_STATE_BUSYreuse of HAL_LTDC_STATE_TIMEOUTreuse of HAL_LTDC_STATE_ERRORreuse of TotalHeighreuse of AccumulatedActiveHreuse of AccumulatedVBPreuse of VerticalSyncreuse of volatile HAL_LTDC_StateTypeDefreuse of HAL_PWREx_EnterUnderDriveSTOPModereuse of HAL_PWREx_DisableOverDrivereuse of HAL_PWREx_EnableOverDrivereuse of HAL_PWREx_DisableLowRegulatorLowVoltagereuse of HAL_PWREx_EnableLowRegulatorLowVoltagereuse of HAL_PWREx_DisableMainRegulatorLowVoltagereuse of HAL_PWREx_EnableMainRegulatorLowVoltagereuse of HAL_PWREx_DisableBkUpRegreuse of HAL_PWREx_EnableBkUpRegreuse of HAL_PWREx_DisableFlashPowerDownreuse of HAL_PWREx_EnableFlashPowerDownreuse of HAL_PWREx_ControlVoltageScalingreuse of VoltageScalingreuse of HAL_PWREx_GetVoltageRangereuse of PWR_PVDTypeDefreuse of HAL_PWR_DisableSEVOnPendreuse of HAL_PWR_EnableSEVOnPendreuse of HAL_PWR_DisableSleepOnExitreuse of HAL_PWR_EnableSleepOnExitreuse of HAL_PWR_PVDCallbackreuse of HAL_PWR_PVD_IRQHandlerreuse of HAL_PWR_EnterSTANDBYModereuse of HAL_PWR_EnterSLEEPModereuse of SLEEPEntryreuse of HAL_PWR_EnterSTOPModereuse of HAL_PWR_DisableWakeUpPinreuse of WakeUpPinxreuse of HAL_PWR_EnableWakeUpPinreuse of WakeUpPinPolarityreuse of HAL_PWR_DisablePVDreuse of HAL_PWR_EnablePVDreuse of HAL_PWR_ConfigPVDreuse of PWR_PVDTypeDef *reuse of sConfigPVDreuse of HAL_PWR_DisableBkUpAccessreuse of HAL_PWR_EnableBkUpAccessreuse of HAL_PWR_DeInitreuse of PVDLevelreuse of __SAI_HandleTypeDefreuse of SAI_HandleTypeDefreuse of HAL_SAI_StateTypeDefreuse of SAIcallbackreuse of SAI_SlotInitTypeDefreuse of SAI_FrameInitTypeDefreuse of SAI_InitTypeDefreuse of HAL_SAI_GetErrorreuse of const SAI_HandleTypeDefreuse of const SAI_HandleTypeDef *reuse of __SAI_HandleTypeDef *reuse of hsaireuse of HAL_SAI_GetStatereuse of HAL_SAI_ErrorCallbackreuse of SAI_HandleTypeDef *reuse of HAL_SAI_RxCpltCallbackreuse of HAL_SAI_RxHalfCpltCallbackreuse of HAL_SAI_TxCpltCallbackreuse of HAL_SAI_TxHalfCpltCallbackreuse of HAL_SAI_IRQHandlerreuse of HAL_SAI_DisableRxMuteModereuse of HAL_SAI_EnableRxMuteModereuse of callbackreuse of HAL_SAI_DisableTxMuteModereuse of HAL_SAI_EnableTxMuteModereuse of HAL_SAI_Abortreuse of HAL_SAI_DMAStopreuse of HAL_SAI_DMAResumereuse of HAL_SAI_DMAPausereuse of HAL_SAI_Receive_DMAreuse of HAL_SAI_Transmit_DMAreuse of HAL_SAI_Receive_ITreuse of HAL_SAI_Transmit_ITreuse of HAL_SAI_Receivereuse of HAL_SAI_Transmitreuse of HAL_SAI_MspDeInitreuse of HAL_SAI_MspInitreuse of HAL_SAI_DeInitreuse of HAL_SAI_Initreuse of HAL_SAI_InitProtocolreuse of nbslotreuse of InterruptServiceRoutinereuse of mutecallbackreuse of SlotInitreuse of FrameInitreuse of SlotActivereuse of SlotNumberreuse of SlotSizereuse of FirstBitOffsetreuse of FSOffsetreuse of FSPolarityreuse of FSDefinitionreuse of ActiveFrameLengthreuse of FrameLengthreuse of ClockStrobingreuse of FirstBitreuse of DataSizereuse of Protocolreuse of TriStatereuse of CompandingModereuse of MonoStereoModereuse of Mckdivreuse of AudioFrequencyreuse of NoDividerreuse of OutputDrivereuse of SynchroExtreuse of Synchroreuse of AudioModereuse of HAL_SAI_STATE_RESETreuse of HAL_SAI_STATE_READYreuse of HAL_SAI_STATE_BUSYreuse of HAL_SAI_STATE_BUSY_TXreuse of HAL_SAI_STATE_BUSY_RXreuse of volatile HAL_SAI_StateTypeDefreuse of SAI_Block_TypeDef *reuse of SDMMC_DataInitTypeDefreuse of SDMMC_CmdInitTypeDefreuse of SDMMC_GetCmdResp7reuse of SDMMCxreuse of SDMMC_GetCmdResp6reuse of SD_CMDreuse of pRCAreuse of SDMMC_GetCmdResp3reuse of SDMMC_GetCmdResp2reuse of SDMMC_GetCmdResp1reuse of SDMMC_CmdSendEXTCSDreuse of Argumentreuse of SDMMC_CmdSwitchreuse of SDMMC_CmdOpConditionreuse of SDMMC_CmdStatusRegisterreuse of SDMMC_CmdSendStatusreuse of SDMMC_CmdSetRelAddMmcreuse of RCAreuse of SDMMC_CmdSetRelAddreuse of SDMMC_CmdSendCSDreuse of SDMMC_CmdSendCIDreuse of SDMMC_CmdSendSCRreuse of SDMMC_CmdBusWidthreuse of BusWidthreuse of SDMMC_CmdAppOperCommandreuse of SDMMC_CmdAppCommandreuse of SDMMC_CmdOperCondreuse of SDMMC_CmdGoIdleStatereuse of SDMMC_CmdSelDeselreuse of SDMMC_CmdStopTransferreuse of SDMMC_CmdErasereuse of SDMMC_CmdSDEraseEndAddreuse of EndAddreuse of SDMMC_CmdEraseEndAddreuse of SDMMC_CmdSDEraseStartAddreuse of StartAddreuse of SDMMC_CmdEraseStartAddreuse of SDMMC_CmdWriteMultiBlockreuse of WriteAddreuse of SDMMC_CmdWriteSingleBlockreuse of SDMMC_CmdReadMultiBlockreuse of ReadAddreuse of SDMMC_CmdReadSingleBlockreuse of SDMMC_CmdBlockLengthreuse of BlockSizereuse of SDMMC_SetSDMMCReadWaitModereuse of SDMMC_ReadWaitModereuse of SDMMC_GetFIFOCountreuse of SDMMC_GetDataCounterreuse of SDMMC_ConfigDatareuse of SDMMC_DataInitTypeDef *reuse of SDMMC_GetResponsereuse of Responsereuse of SDMMC_GetCommandResponsereuse of SDMMC_SendCommandreuse of SDMMC_CmdInitTypeDef *reuse of SDMMC_GetPowerStatereuse of SDMMC_PowerState_OFFreuse of SDMMC_PowerState_ONreuse of SDMMC_WriteFIFOreuse of pWriteDatareuse of SDMMC_ReadFIFOreuse of SDMMC_Initreuse of DPSMreuse of TransferModereuse of TransferDirreuse of DataBlockSizereuse of DataTimeOutreuse of CPSMreuse of WaitForInterruptreuse of CmdIndexreuse of HAL_SD_StateTypeDefreuse of HAL_SD_CardStatusTypeDefreuse of HAL_SD_CardCSDTypeDefreuse of HAL_SD_CardCIDTypeDefreuse of HAL_SD_Abort_ITreuse of HAL_SD_Abortreuse of HAL_SD_GetErrorreuse of HAL_SD_GetStatereuse of pCardInforeuse of HAL_SD_GetCardStatusreuse of HAL_SD_CardStatusTypeDef *reuse of pStatusreuse of HAL_SD_GetCardCSDreuse of HAL_SD_CardCSDTypeDef *reuse of pCSDreuse of HAL_SD_GetCardCIDreuse of HAL_SD_CardCIDTypeDef *reuse of pCIDreuse of HAL_SD_SendSDStatusreuse of pSDstatusreuse of WideModereuse of /* #TVAR_ash_pGAS[207] */reuse of /* #TVAR_ash_pGAS[206] */reuse of /* #TVAR_ash_pGAS[205] */reuse of /* #TVAR_ash_pGAS[204] */reuse of /* #TVAR_ash_pGAS[203] */reuse of /* #TVAR_ash_pGAS[202] */reuse of /* #TVAR_ash_pGAS[201] */reuse of /* #TVAR_ash_pGAS[200] */reuse of /* #TVAR_ash_pGAS[199] */reuse of /* #TVAR_ash_pGAS[198] */reuse of /* #TVAR_ash_pGAS[197] */reuse of /* #TVAR_ash_pGAS[196] */reuse of /* #TVAR_ash_pGAS[195] */reuse of /* #TVAR_ash_pGAS[194] */reuse of /* #TVAR_ash_pGAS[193] */reuse of /* #TVAR_ash_pGAS[192] */reuse of /* #TVAR_ash_pGAS[191] */reuse of /* #TVAR_ash_pGAS[190] */reuse of /* #TVAR_ash_pGAS[189] */reuse of /* #TVAR_ash_pGAS[188] */reuse of /* #TVAR_ash_pGAS[187] */reuse of /* #TVAR_ash_pGAS[186] */reuse of /* #TVAR_ash_pGAS[185] */reuse of /* #TVAR_ash_pGAS[184] */reuse of /* #TVAR_ash_pGAS[183] */reuse of /* #TVAR_ash_pGAS[182] */reuse of /* #TVAR_ash_pGAS[181] */reuse of /* #TVAR_ash_pGAS[180] */reuse of /* #TVAR_ash_pGAS[179] */reuse of /* #TVAR_ash_pGAS[178] */reuse of /* #TVAR_ash_pGAS[177] */reuse of /* #TVAR_ash_pGAS[176] */reuse of /* #TVAR_ash_pGAS[175] */reuse of /* #TVAR_ash_pGAS[174] */reuse of /* #TVAR_ash_pGAS[173] */reuse of /* #TVAR_ash_pGAS[172] */reuse of /* #TVAR_ash_pGAS[171] */reuse of /* #TVAR_ash_pGAS[170] */reuse of /* #TVAR_ash_pGAS[169] */reuse of /* #TVAR_ash_pGAS[168] */reuse of /* #TVAR_ash_pGAS[167] */reuse of /* #TVAR_ash_pGAS[166] */reuse of /* #TVAR_ash_pGAS[165] */reuse of /* #TVAR_ash_pGAS[164] */reuse of /* #TVAR_ash_pGAS[163] */reuse of /* #TVAR_ash_pGAS[162] */reuse of /* #TVAR_ash_pGAS[161] */reuse of /* #TVAR_ash_pGAS[160] */reuse of /* #TVAR_ash_pGAS[159] */reuse of /* #TVAR_ash_pGAS[158] */reuse of /* #TVAR_ash_pGAS[157] */reuse of /* #TVAR_ash_pGAS[156] */reuse of /* #TVAR_ash_pGAS[155] */reuse of /* #TVAR_ash_pGAS[154] */reuse of /* #TVAR_ash_pGAS[153] */reuse of /* #TVAR_ash_pGAS[152] */reuse of /* #TVAR_ash_pGAS[151] */reuse of /* #TVAR_ash_pGAS[150] */reuse of /* #TVAR_ash_pGAS[149] */reuse of /* #TVAR_ash_pGAS[148] */reuse of /* #TVAR_ash_pGAS[147] */reuse of /* #TVAR_ash_pGAS[146] */reuse of /* #TVAR_ash_pGAS[145] */reuse of /* #TVAR_ash_pGAS[144] */reuse of /* #TVAR_ash_pGAS[143] */reuse of /* #TVAR_ash_pGAS[142] */reuse of /* #TVAR_ash_pGAS[141] */reuse of /* #TVAR_ash_pGAS[140] */reuse of /* #TVAR_ash_pGAS[139] */reuse of /* #TVAR_ash_pGAS[138] */reuse of /* #TVAR_ash_pGAS[137] */reuse of /* #TVAR_ash_pGAS[136] */reuse of /* #TVAR_ash_pGAS[135] */reuse of /* #TVAR_ash_pGAS[134] */reuse of /* #TVAR_ash_pGAS[133] */reuse of /* #TVAR_ash_pGAS[132] */reuse of /* #TVAR_ash_pGAS[131] */reuse of /* #TVAR_ash_pGAS[130] */reuse of /* #TVAR_ash_pGAS[129] */reuse of /* #TVAR_ash_pGAS[128] */reuse of /* #TVAR_ash_pGAS[127] */reuse of /* #TVAR_ash_pGAS[126] */reuse of /* #TVAR_ash_pGAS[125] */reuse of /* #TVAR_ash_pGAS[124] */reuse of /* #TVAR_ash_pGAS[123] */reuse of /* #TVAR_ash_pGAS[122] */reuse of /* #TVAR_ash_pGAS[121] */reuse of /* #TVAR_ash_pGAS[120] */reuse of /* #TVAR_ash_pGAS[119] */reuse of /* #TVAR_ash_pGAS[118] */reuse of /* #TVAR_ash_pGAS[117] */reuse of /* #TVAR_ash_pGAS[116] */reuse of /* #TVAR_ash_pGAS[115] */reuse of /* #TVAR_ash_pGAS[114] */reuse of /* #TVAR_ash_pGAS[113] */reuse of /* #TVAR_ash_pGAS[112] */reuse of /* #TVAR_ash_pGAS[111] */reuse of /* #TVAR_ash_pGAS[110] */reuse of /* #TVAR_ash_pGAS[109] */reuse of /* #TVAR_ash_pGAS[108] */reuse of /* #TVAR_ash_pGAS[107] */reuse of /* #TVAR_ash_pGAS[106] */reuse of /* #TVAR_ash_pGAS[105] */reuse of /* #TVAR_ash_pGAS[104] */reuse of /* #TVAR_ash_pGAS[103] */reuse of /* #TVAR_ash_pGAS[102] */reuse of /* #TVAR_ash_pGAS[101] */reuse of /* #TVAR_ash_pGAS[100] */reuse of /* #TVAR_ash_pGAS[99]  */reuse of /* #TVAR_ash_pGAS[98]  */reuse of /* #TVAR_ash_pGAS[97]  */reuse of /* #TVAR_ash_pGAS[96]  */reuse of /* #TVAR_ash_pGAS[95]  */reuse of /* #TVAR_ash_pGAS[94]  */reuse of /* #TVAR_ash_pGAS[93]  */reuse of /* #TVAR_ash_pGAS[92]  */reuse of /* #TVAR_ash_pGAS[91]  */reuse of /* #TVAR_ash_pGAS[90]  */reuse of /* #TVAR_ash_pGAS[89]  */reuse of /* #TVAR_ash_pGAS[88]  */reuse of /* #TVAR_ash_pGAS[87]  */reuse of /* #TVAR_ash_pGAS[86]  */reuse of /* #TVAR_ash_pGAS[85]  */reuse of /* #TVAR_ash_pGAS[84]  */reuse of /* #TVAR_ash_pGAS[83]  */reuse of /* #TVAR_ash_pGAS[82]  */reuse of /* #TVAR_ash_pGAS[81]  */reuse of /* #TVAR_ash_pGAS[80]  */reuse of /* #TVAR_ash_pGAS[79]  */reuse of /* #TVAR_ash_pGAS[78]  */reuse of /* #TVAR_ash_pGAS[77]  */reuse of /* #TVAR_ash_pGAS[76]  */reuse of /* #TVAR_ash_pGAS[75]  */reuse of /* #TVAR_ash_pGAS[74]  */reuse of /* #TVAR_ash_pGAS[73]  */reuse of /* #TVAR_ash_pGAS[72]  */reuse of /* #TVAR_ash_pGAS[71]  */reuse of /* #TVAR_ash_pGAS[70]  */reuse of /* #TVAR_ash_pGAS[69]  */reuse of /* #TVAR_ash_pGAS[68]  */reuse of /* #TVAR_ash_pGAS[67]  */reuse of /* #TVAR_ash_pGAS[66]  */reuse of /* #TVAR_ash_pGAS[65]  */reuse of /* #TVAR_ash_pGAS[64]  */reuse of /* #TVAR_ash_pGAS[63]  */reuse of /* #TVAR_ash_pGAS[62]  */reuse of /* #TVAR_ash_pGAS[61]  */reuse of /* #TVAR_ash_pGAS[60]  */reuse of /* #TVAR_ash_pGAS[59]  */reuse of /* #TVAR_ash_pGAS[58]  */reuse of /* #TVAR_ash_pGAS[57]  */reuse of /* #TVAR_ash_pGAS[56]  */reuse of /* #TVAR_ash_pGAS[55]  */reuse of /* #TVAR_ash_pGAS[54]  */reuse of /* #TVAR_ash_pGAS[53]  */reuse of /* #TVAR_ash_pGAS[52]  */reuse of /* #TVAR_ash_pGAS[51]  */reuse of /* #TVAR_ash_pGAS[50]  */reuse of /* #TVAR_ash_pGAS[49]  */reuse of /* #TVAR_ash_pGAS[48]  */reuse of /* #TVAR_ash_pGAS[47]  */reuse of /* #TVAR_ash_pGAS[46]  */reuse of /* #TVAR_ash_pGAS[45]  */reuse of /* #TVAR_ash_pGAS[44]  */reuse of /* #TVAR_ash_pGAS[43]  */reuse of /* #TVAR_ash_pGAS[42]  */reuse of /* #TVAR_ash_pGAS[41]  */reuse of /* #TVAR_ash_pGAS[40]  */reuse of /* #TVAR_ash_pGAS[39]  */reuse of /* #TVAR_ash_pGAS[38]  */reuse of /* #TVAR_ash_pGAS[37]  */reuse of /* #TVAR_ash_pGAS[36]  */reuse of /* #TVAR_ash_pGAS[35]  */reuse of /* #TVAR_ash_pGAS[34]  */reuse of /* #TVAR_ash_pGAS[33]  */reuse of /* #TVAR_ash_pGAS[32]  */reuse of /* #TVAR_ash_pGAS[31]  */reuse of /* #TVAR_ash_pGAS[30]  */reuse of /* #TVAR_ash_pGAS[29]  */reuse of /* #TVAR_ash_pGAS[28]  */reuse of /* #TVAR_ash_pGAS[27]  */reuse of /* #TVAR_ash_pGAS[26]  */reuse of /* #TVAR_ash_pGAS[25]  */reuse of /* #TVAR_ash_pGAS[24]  */reuse of /* #TVAR_ash_pGAS[23]  */reuse of /* #TVAR_ash_pGAS[22]  */reuse of /* #TVAR_ash_pGAS[21]  */reuse of /* #TVAR_ash_pGAS[20]  */reuse of /* #TVAR_ash_pGAS[19]  */reuse of /* #TVAR_ash_pGAS[18]  */reuse of /* #TVAR_ash_pGAS[17]  */reuse of /* #TVAR_ash_pGAS[16]  */reuse of /* #TVAR_ash_pGAS[15]  */reuse of /* #TVAR_ash_pGAS[14]  */reuse of /* #TVAR_ash_pGAS[13]  */reuse of /* #TVAR_ash_pGAS[12]  */reuse of /* #TVAR_ash_pGAS[11]  */reuse of /* #TVAR_ash_pGAS[10]  */reuse of /* #TVAR_ash_pGAS[9]   */reuse of /* #TVAR_ash_pGAS[8]   */reuse of /* #TVAR_ash_pGAS[7]   */reuse of /* #TVAR_ash_pGAS[6]   */reuse of /* #TVAR_ash_pGAS[5]   */reuse of /* #TVAR_ash_pGAS[4]   */reuse of /* #TVAR_ash_pGAS[3]   */reuse of /* #TVAR_ash_pGAS[2]   */reuse of /* #TVAR_ash_pGAS[1]   */reuse of /* #TVAR_ash_pGAS[0]   */reuse of /* GAS LUT - param_start TVAR_ash_pGAS  (Change the shading setting) */reuse of /* GAS LUT start address 7000_347C */reuse of /* #ash_bLumaMode - use Beta : 0001 not use Beta : 0000 */reuse of /* #awbb_Alpha_Comp_Mode */reuse of /* ash_CGrasAlphas_3_ */reuse of /* ash_CGrasAlphas_2_ */reuse of /* ash_CGrasAlphas_1_ */reuse of /* ash_CGrasAlphas_0_ */reuse of /* #ash_uParabolicScalingB   */reuse of /* #ash_uParabolicScalingA   */reuse of /* #ash_uParabolicCenterY    */reuse of /* #ash_uParabolicCenterX    */reuse of /* #ash_bParabolicEstimation */reuse of /* Parabolic function */reuse of /* #wbt_bUseOutdoorASH ON:1 OFF:0 */reuse of /* #ash_GASOutdoorBeta[3] */reuse of /* #ash_GASOutdoorBeta[2] */reuse of /* #ash_GASOutdoorBeta[1] */reuse of /* #ash_GASOutdoorBeta[0] Outdoor */reuse of /* #ash_GASBeta[27] */reuse of /* #ash_GASBeta[26] */reuse of /* #ash_GASBeta[25] */reuse of /* #ash_GASBeta[24] D75 */reuse of /* #ash_GASBeta[23] */reuse of /* #ash_GASBeta[22] */reuse of /* #ash_GASBeta[21] */reuse of /* #ash_GASBeta[20] D65 */reuse of /* #ash_GASBeta[19] */reuse of /* #ash_GASBeta[18] */reuse of /* #ash_GASBeta[17] */reuse of /* #ash_GASBeta[16] D50 */reuse of /* #ash_GASBeta[15] */reuse of /* #ash_GASBeta[14] */reuse of /* #ash_GASBeta[13] */reuse of /* #ash_GASBeta[12] CWF */reuse of /* #ash_GASBeta[11] */reuse of /* #ash_GASBeta[10] */reuse of /* #ash_GASBeta[9]  */reuse of /* #ash_GASBeta[8]  WW */reuse of /* #ash_GASBeta[7]  */reuse of /* #ash_GASBeta[6]  */reuse of /* #ash_GASBeta[5]  */reuse of /* #ash_GASBeta[4]  IncandA */reuse of /* #ash_GASBeta[3]  */reuse of /* #ash_GASBeta[2]  */reuse of /* #ash_GASBeta[1]  */reuse of /* #ash_GASBeta[0]  Horizon */reuse of /* GAS beta */reuse of /* #TVAR_ash_GASOutdoorAlpha[3] */reuse of /* #TVAR_ash_GASOutdoorAlpha[2] */reuse of /* #TVAR_ash_GASOutdoorAlpha[1] */reuse of /* #TVAR_ash_GASOutdoorAlpha[0] Outdoor*/reuse of /* #TVAR_ash_GASAlpha[27] */reuse of /* #TVAR_ash_GASAlpha[26] */reuse of /* #TVAR_ash_GASAlpha[25] */reuse of /* #TVAR_ash_GASAlpha[24] D75 */reuse of /* #TVAR_ash_GASAlpha[23] */reuse of /* #TVAR_ash_GASAlpha[22] */reuse of /* #TVAR_ash_GASAlpha[21] */reuse of /* #TVAR_ash_GASAlpha[20] D65 */reuse of /* #TVAR_ash_GASAlpha[19] */reuse of /* #TVAR_ash_GASAlpha[18] */reuse of /* #TVAR_ash_GASAlpha[17] */reuse of /* #TVAR_ash_GASAlpha[16] D50 */reuse of /* #TVAR_ash_GASAlpha[15] */reuse of /* #TVAR_ash_GASAlpha[14] */reuse of /* #TVAR_ash_GASAlpha[13] */reuse of /* #TVAR_ash_GASAlpha[12] CWF */reuse of /* #TVAR_ash_GASAlpha[11] */reuse of /* #TVAR_ash_GASAlpha[10] */reuse of /* #TVAR_ash_GASAlpha[9]  */reuse of /* #TVAR_ash_GASAlpha[8]  WW */reuse of /* #TVAR_ash_GASAlpha[7]  */reuse of /* #TVAR_ash_GASAlpha[6]  */reuse of /* #TVAR_ash_GASAlpha[5]  */reuse of /* #TVAR_ash_GASAlpha[4]  IncandA */reuse of /* #TVAR_ash_GASAlpha[3]  */reuse of /* #TVAR_ash_GASAlpha[2]  */reuse of /* #TVAR_ash_GASAlpha[1]  */reuse of /* #TVAR_ash_GASAlpha[0]  Horizon */reuse of /* R, Gr, Gb, B per light source */reuse of /* GAS alpha */reuse of /* Set GAS */reuse of /* Anti-flicker disabled */reuse of /* Set Flicker */reuse of /* #ae_WeightTbl_16_31 */reuse of /* #ae_WeightTbl_16_30 */reuse of /* #ae_WeightTbl_16_29 */reuse of /* #ae_WeightTbl_16_28 */reuse of /* #ae_WeightTbl_16_27 */reuse of /* #ae_WeightTbl_16_26 */reuse of /* #ae_WeightTbl_16_25 */reuse of /* #ae_WeightTbl_16_24 */reuse of /* #ae_WeightTbl_16_23 */reuse of /* #ae_WeightTbl_16_22 */reuse of /* #ae_WeightTbl_16_21 */reuse of /* #ae_WeightTbl_16_20 */reuse of /* #ae_WeightTbl_16_19 */reuse of /* #ae_WeightTbl_16_18 */reuse of /* #ae_WeightTbl_16_17 */reuse of /* #ae_WeightTbl_16_16 */reuse of /* #ae_WeightTbl_16_15 */reuse of /* #ae_WeightTbl_16_14 */reuse of /* #ae_WeightTbl_16_13 */reuse of /* #ae_WeightTbl_16_12 */reuse of /* #ae_WeightTbl_16_11 */reuse of /* #ae_WeightTbl_16_10 */reuse of /* #ae_WeightTbl_16_9_ */reuse of /* #ae_WeightTbl_16_8_ */reuse of /* #ae_WeightTbl_16_7_ */reuse of /* #ae_WeightTbl_16_6_ */reuse of /* #ae_WeightTbl_16_5_ */reuse of /* #ae_WeightTbl_16_4_ */reuse of /* #ae_WeightTbl_16_3_ */reuse of /* #ae_WeightTbl_16_2_ */reuse of /* #ae_WeightTbl_16_1_ */reuse of /* #ae_WeightTbl_16_0_ */reuse of /* AE weight */reuse of /* Disable illumination & contrast  #ae_StatMode */reuse of /* AE mode */reuse of /* #TVAR_ae_BrAve */reuse of /* AE target */reuse of /* Set Auto Exposure */reuse of /* #lt_uLimitLow */reuse of /* #lt_uLimitHigh */reuse of /* #evt1_senHal_bExpandForbid */reuse of /* #lt_uMaxTotGain */reuse of /* #lt_uMaxDigGain */reuse of /* #evt1_lt_uMaxAnGain4 */reuse of /* #evt1_lt_uMaxAnGain3 */reuse of /* #lt_uMaxAnGain2 */reuse of /* #lt_uMaxAnGain1 */reuse of /* Set gain */reuse of /* #evt1_lt_uCapMaxExp4 */reuse of /* #evt1_lt_uCapMaxExp3 */reuse of /* #lt_uCapMaxExp2 */reuse of /* #lt_uCapMaxExp1 */reuse of /* Set capture exposure time */reuse of /* #evt1_lt_uMaxExp4 */reuse of /* #evt1_lt_uMaxExp3 */reuse of /* #lt_uMaxExp2 */reuse of /* #lt_uMaxExp1 */reuse of /* Set preview exposure time */reuse of /* dec2hex((Analog gain you want) * 256d)               */reuse of /* 2. Analog Digital gain                               */reuse of /* dec2hex((1 / (frame rate you want(ms))) * 100d * 4d) */reuse of /* 1. Exposure value                                    */reuse of /* How to set                                           */reuse of /* ===== Frame rate setting =====                       */reuse of /* ISP-FE Setting END */reuse of /* #gisp_msm_sAnalogOffset[3] */reuse of /* #gisp_msm_sAnalogOffset[2] */reuse of /* #gisp_msm_sAnalogOffset[1] */reuse of /* #gisp_msm_sAnalogOffset[0] */reuse of /* Analog Offset for MSM */reuse of /* ISP-FE Setting */reuse of /* Analog Setting END */reuse of /* #senHal_pContSenModesRegsArray[79][3] 2 70001550 */reuse of /* #senHal_pContSenModesRegsArray[79][2] 2 7000154E */reuse of /* #senHal_pContSenModesRegsArray[79][1] 2 7000154C */reuse of /* #senHal_pContSenModesRegsArray[79][0] 2 7000154A */reuse of /* #senHal_pContSenModesRegsArray[78][3] 2 70001548 */reuse of /* #senHal_pContSenModesRegsArray[78][2] 2 70001546 */reuse of /* #senHal_pContSenModesRegsArray[78][1] 2 70001544 */reuse of /* #senHal_pContSenModesRegsArray[78][0] 2 70001542 */reuse of /* #senHal_pContSenModesRegsArray[77][3] 2 70001540 */reuse of /* #senHal_pContSenModesRegsArray[77][2] 2 7000153E */reuse of /* #senHal_pContSenModesRegsArray[77][1] 2 7000153C */reuse of /* #senHal_pContSenModesRegsArray[77][0] 2 7000153A */reuse of /* #senHal_pContSenModesRegsArray[76][3] 2 70001538 */reuse of /* #senHal_pContSenModesRegsArray[76][2] 2 70001536 */reuse of /* #senHal_pContSenModesRegsArray[76][1] 2 70001534 */reuse of /* #senHal_pContSenModesRegsArray[76][0] 2 70001532 */reuse of /* #senHal_pContSenModesRegsArray[75][3] 2 70001530 */reuse of /* #senHal_pContSenModesRegsArray[75][2] 2 7000152E */reuse of /* #senHal_pContSenModesRegsArray[75][1] 2 7000152C */reuse of /* #senHal_pContSenModesRegsArray[75][0] 2 7000152A */reuse of /* #senHal_pContSenModesRegsArray[74][3] 2 70001528 */reuse of /* #senHal_pContSenModesRegsArray[74][2] 2 70001526 */reuse of /* #senHal_pContSenModesRegsArray[74][1] 2 70001524 */reuse of /* #senHal_pContSenModesRegsArray[74][0] 2 70001522 */reuse of /* #senHal_pContSenModesRegsArray[73][3] 2 70001520 */reuse of /* #senHal_pContSenModesRegsArray[73][2] 2 7000151E */reuse of /* #senHal_pContSenModesRegsArray[73][1] 2 7000151C */reuse of /* #senHal_pContSenModesRegsArray[73][0] 2 7000151A */reuse of /* #senHal_pContSenModesRegsArray[72][3] 2 70001518 */reuse of /* #senHal_pContSenModesRegsArray[72][2] 2 70001516 */reuse of /* #senHal_pContSenModesRegsArray[72][1] 2 70001514 */reuse of /* #senHal_pContSenModesRegsArray[72][0] 2 70001512 */reuse of /* #senHal_pContSenModesRegsArray[71][3] 2 70001510 */reuse of /* #senHal_pContSenModesRegsArray[71][2] 2 7000150E */reuse of /* #senHal_pContSenModesRegsArray[71][1] 2 7000150C */reuse of /* #senHal_pContSenModesRegsArray[71][0] 2 7000150A */reuse of /* #senHal_pContSenModesRegsArray[70][3] 2 70001508 */reuse of /* #senHal_pContSenModesRegsArray[70][2] 2 70001506 */reuse of /* #senHal_pContSenModesRegsArray[70][1] 2 70001504 */reuse of /* #senHal_pContSenModesRegsArray[70][0] 2 70001502 */reuse of /* #senHal_pContSenModesRegsArray[69][3] 2 70001500 */reuse of /* #senHal_pContSenModesRegsArray[69][2] 2 700014FE */reuse of /* #senHal_pContSenModesRegsArray[69][1] 2 700014FC */reuse of /* #senHal_pContSenModesRegsArray[69][0] 2 700014FA */reuse of /* #senHal_pContSenModesRegsArray[68][3] 2 700014F8 */reuse of /* #senHal_pContSenModesRegsArray[68][2] 2 700014F6 */reuse of /* #senHal_pContSenModesRegsArray[68][1] 2 700014F4 */reuse of /* #senHal_pContSenModesRegsArray[68][0] 2 700014F2 */reuse of /* #senHal_pContSenModesRegsArray[67][3] 2 700014F0 */reuse of /* #senHal_pContSenModesRegsArray[67][2] 2 700014EE */reuse of /* #senHal_pContSenModesRegsArray[67][1] 2 700014EC */reuse of /* #senHal_pContSenModesRegsArray[67][0] 2 700014EA */reuse of /* #senHal_pContSenModesRegsArray[66][3] 2 700014E8 */reuse of /* #senHal_pContSenModesRegsArray[66][2] 2 700014E6 */reuse of /* #senHal_pContSenModesRegsArray[66][1] 2 700014E4 */reuse of /* #senHal_pContSenModesRegsArray[66][0] 2 700014E2 */reuse of /* #senHal_pContSenModesRegsArray[65][3] 2 700014E0 */reuse of /* #senHal_pContSenModesRegsArray[65][2] 2 700014DE */reuse of /* #senHal_pContSenModesRegsArray[65][1] 2 700014DC */reuse of /* #senHal_pContSenModesRegsArray[65][0] 2 700014DA */reuse of /* #senHal_pContSenModesRegsArray[64][3] 2 700014D8 */reuse of /* #senHal_pContSenModesRegsArray[64][2] 2 700014D6 */reuse of /* #senHal_pContSenModesRegsArray[64][1] 2 700014D4 */reuse of /* #senHal_pContSenModesRegsArray[64][0] 2 700014D2 */reuse of /* #senHal_pContSenModesRegsArray[63][3] 2 700014D0 */reuse of /* #senHal_pContSenModesRegsArray[63][2] 2 700014CE */reuse of /* #senHal_pContSenModesRegsArray[63][1] 2 700014CC */reuse of /* #senHal_pContSenModesRegsArray[63][0] 2 700014CA */reuse of /* #senHal_pContSenModesRegsArray[62][3] 2 700014C8 */reuse of /* #senHal_pContSenModesRegsArray[62][2] 2 700014C6 */reuse of /* #senHal_pContSenModesRegsArray[62][1] 2 700014C4 */reuse of /* #senHal_pContSenModesRegsArray[62][0] 2 700014C2 */reuse of /* #senHal_pContSenModesRegsArray[61][3] 2 700014C0 */reuse of /* #senHal_pContSenModesRegsArray[61][2] 2 700014BE */reuse of /* #senHal_pContSenModesRegsArray[61][1] 2 700014BC */reuse of /* #senHal_pContSenModesRegsArray[61][0] 2 700014BA */reuse of /* #senHal_pContSenModesRegsArray[60][3] 2 700014B8 */reuse of /* #senHal_pContSenModesRegsArray[60][2] 2 700014B6 */reuse of /* #senHal_pContSenModesRegsArray[60][1] 2 700014B4 */reuse of /* #senHal_pContSenModesRegsArray[60][0] 2 700014B2 */reuse of /* #senHal_pContSenModesRegsArray[59][3] 2 700014B0 */reuse of /* #senHal_pContSenModesRegsArray[59][2] 2 700014AE */reuse of /* #senHal_pContSenModesRegsArray[59][1] 2 700014AC */reuse of /* #senHal_pContSenModesRegsArray[59][0] 2 700014AA */reuse of /* #senHal_pContSenModesRegsArray[58][3] 2 700014A8 */reuse of /* #senHal_pContSenModesRegsArray[58][2] 2 700014A6 */reuse of /* #senHal_pContSenModesRegsArray[58][1] 2 700014A4 */reuse of /* #senHal_pContSenModesRegsArray[58][0] 2 700014A2 */reuse of /* #senHal_pContSenModesRegsArray[57][3] 2 700014A0 */reuse of /* #senHal_pContSenModesRegsArray[57][2] 2 7000149E */reuse of /* #senHal_pContSenModesRegsArray[57][1] 2 7000149C */reuse of /* #senHal_pContSenModesRegsArray[57][0] 2 7000149A */reuse of /* #senHal_pContSenModesRegsArray[56][3] 2 70001498 */reuse of /* #senHal_pContSenModesRegsArray[56][2] 2 70001496 */reuse of /* #senHal_pContSenModesRegsArray[56][1] 2 70001494 */reuse of /* #senHal_pContSenModesRegsArray[56][0] 2 70001492 */reuse of /* #senHal_pContSenModesRegsArray[55][3] 2 70001490 */reuse of /* #senHal_pContSenModesRegsArray[55][2] 2 7000148E */reuse of /* #senHal_pContSenModesRegsArray[55][1] 2 7000148C */reuse of /* #senHal_pContSenModesRegsArray[55][0] 2 7000148A */reuse of /* #senHal_pContSenModesRegsArray[54][3] 2 70001488 */reuse of /* #senHal_pContSenModesRegsArray[54][2] 2 70001486 */reuse of /* #senHal_pContSenModesRegsArray[54][1] 2 70001484 */reuse of /* #senHal_pContSenModesRegsArray[54][0] 2 70001482 */reuse of /* #senHal_pContSenModesRegsArray[53][3] 2 70001480 */reuse of /* #senHal_pContSenModesRegsArray[53][2] 2 7000147E */reuse of /* #senHal_pContSenModesRegsArray[53][1] 2 7000147C */reuse of /* #senHal_pContSenModesRegsArray[53][0] 2 7000147A */reuse of /* #senHal_pContSenModesRegsArray[52][3] 2 70001478 */reuse of /* #senHal_pContSenModesRegsArray[52][2] 2 70001476 */reuse of /* #senHal_pContSenModesRegsArray[52][1] 2 70001474 */reuse of /* #senHal_pContSenModesRegsArray[52][0] 2 70001472 */reuse of /* #senHal_pContSenModesRegsArray[51][3] 2 70001470 */reuse of /* #senHal_pContSenModesRegsArray[51][2] 2 7000146E */reuse of /* #senHal_pContSenModesRegsArray[51][1] 2 7000146C */reuse of /* #senHal_pContSenModesRegsArray[51][0] 2 7000146A */reuse of /* #senHal_pContSenModesRegsArray[50][3] 2 70001468 */reuse of /* #senHal_pContSenModesRegsArray[50][2] 2 70001466 */reuse of /* #senHal_pContSenModesRegsArray[50][1] 2 70001464 */reuse of /* #senHal_pContSenModesRegsArray[50][0] 2 70001462 */reuse of /* #senHal_pContSenModesRegsArray[49][3] 2 70001460 */reuse of /* #senHal_pContSenModesRegsArray[49][2] 2 7000145E */reuse of /* #senHal_pContSenModesRegsArray[49][1] 2 7000145C */reuse of /* #senHal_pContSenModesRegsArray[49][0] 2 7000145A */reuse of /* #senHal_pContSenModesRegsArray[48][3] 2 70001458 */reuse of /* #senHal_pContSenModesRegsArray[48][2] 2 70001456 */reuse of /* #senHal_pContSenModesRegsArray[48][1] 2 70001454 */reuse of /* #senHal_pContSenModesRegsArray[48][0] 2 70001452 */reuse of /* #senHal_pContSenModesRegsArray[47][3] 2 70001450 */reuse of /* #senHal_pContSenModesRegsArray[47][2] 2 7000144E */reuse of /* #senHal_pContSenModesRegsArray[47][1] 2 7000144C */reuse of /* #senHal_pContSenModesRegsArray[47][0] 2 7000144A */reuse of /* #senHal_pContSenModesRegsArray[46][3] 2 70001448 */reuse of /* #senHal_pContSenModesRegsArray[46][2] 2 70001446 */reuse of /* #senHal_pContSenModesRegsArray[46][1] 2 70001444 */reuse of initializer for lcdRegData1reuse of STMPE811_TS_ITreuse of STMPE811_GIT_TOUCHreuse of STMPE811_GIT_FTHreuse of STMPE811_GIT_FOVreuse of STMPE811_GIT_FFreuse of STMPE811_GIT_FEreuse of STMPE811_REG_TSC_DATA_NON_INCreuse of 215reuse of STMPE811_REG_FIFO_STAreuse of 75reuse of STMPE811_REG_TSC_CTRLreuse of STMPE811_TS_CTRL_STATUSreuse of STMPE811_REG_FIFO_SIZEreuse of STMPE811_REG_SYS_CTRL2reuse of STMPE811_IO_FCTreuse of STMPE811_TOUCH_IO_ALLreuse of STMPE811_TOUCH_YDreuse of STMPE811_PIN_7reuse of STMPE811_TOUCH_XDreuse of STMPE811_PIN_6reuse of STMPE811_TOUCH_YUreuse of STMPE811_PIN_5reuse of STMPE811_TOUCH_XUreuse of STMPE811_PIN_4reuse of STMPE811_TS_FCTreuse of STMPE811_ADC_FCTreuse of STMPE811_REG_ADC_CTRL1reuse of 73reuse of STMPE811_REG_ADC_CTRL2reuse of STMPE811_REG_TSC_CFGreuse of 154reuse of STMPE811_REG_FIFO_THreuse of 74reuse of STMPE811_REG_TSC_FRACT_XYZreuse of STMPE811_REG_TSC_I_DRIVEreuse of 88reuse of STMPE811_REG_INT_STAreuse of STMPE811_GIT_IOreuse of STMPE811_REG_IO_INT_STAreuse of STMPE811_REG_IO_EDreuse of STMPE811_REG_IO_REreuse of STMPE811_REG_IO_FEreuse of __HAL_RCC_LSI_ENABLE()reuse of RCC_FLAG_LSIRDYreuse of LSI_TIMEOUT_VALUEreuse of __HAL_RCC_LSI_DISABLE()reuse of 97reuse of __HAL_RCC_PWR_IS_CLK_DISABLED()reuse of HAL_IS_BIT_CLR(REG,BIT)reuse of PWR_CR1_DBPreuse of PWR_CR1_DBP_Mskreuse of PWR_CR1_DBP_Posreuse of RCC_DBP_TIMEOUT_VALUEreuse of __HAL_RCC_LSE_CONFIG(__STATE__)reuse of #define __ARM_FP 14reuse of #define __ARMEL__ 1reuse of #define __VFP_FP__ 1reuse of #define __thumb__ 1reuse of #define __arm__ 1reuse of /* not __IEEE_BIG_ENDIAN */reuse of /* not __IEEE_LITTLE_ENDIAN */reuse of /* Use old math code by default.  */reuse of /* 16 Bit INT */reuse of /* __MAVERICK__ */reuse of /* __ARMEL__ */reuse of /* must be __ARMEB__ */reuse of /* necv70 was __IEEE_LITTLE_ENDIAN. */reuse of /*
 * Macros for use in ieeefp.h. We can't just define the real ones here
 * (like those above) as we have name space issues when this is *not*
 * included via generic the ieeefp.h.
 */reuse of /* ARM traditionally used big-endian words; and within those words the
   byte ordering was big or little endian depending upon the target.
   Modern floating-point formats are naturally ordered; in this case
   __VFP_FP__ will be defined, even if soft-float.  */reuse of /* This file can define macros to choose variations of the IEEE float
   format:

   _FLT_LARGEST_EXPONENT_IS_NORMAL

	Defined if the float format uses the largest exponent for finite
	numbers rather than NaN and infinity representations.  Such a
	format cannot represent NaNs or infinities at all, but it's FLT_MAX
	is twice the IEEE value.

   _FLT_NO_DENORMALS

	Defined if the float format does not support IEEE denormals.  Every
	float with a zero exponent is taken to be a zero representation.
 
   ??? At the moment, there are no equivalent macros above for doubles and
   the macros are not fully supported by --enable-newlib-hw-fp.

   __IEEE_BIG_ENDIAN

        Defined if the float format is big endian.  This is mutually exclusive
        with __IEEE_LITTLE_ENDIAN.

   __IEEE_LITTLE_ENDIAN
 
        Defined if the float format is little endian.  This is mutually exclusive
        with __IEEE_BIG_ENDIAN.

   Note that one of __IEEE_BIG_ENDIAN or __IEEE_LITTLE_ENDIAN must be specified for a
   platform or error will occur.

   __IEEE_BYTES_LITTLE_ENDIAN

        This flag is used in conjunction with __IEEE_BIG_ENDIAN to describe a situation 
	whereby multiple words of an IEEE floating point are in big endian order, but the
	words themselves are little endian with respect to the bytes.

   _DOUBLE_IS_32BITS 

        This is used on platforms that support double by using the 32-bit IEEE
        float type.

   _FLOAT_ARG

        This represents what type a float arg is passed as.  It is used when the type is
        not promoted to double.
	

   __OBSOLETE_MATH_DEFAULT

	Default value for __OBSOLETE_MATH if that's not set by the user.
	It should be set here based on predefined feature macros.

   __OBSOLETE_MATH

	If set to 1 then some new math code will be disabled and older libm
	code will be used instead.  This is necessary because the new math
	code does not support all targets, it assumes that the toolchain has
	ISO C99 support (hexfloat literals, standard fenv semantics), the
	target has IEEE-754 conforming binary32 float and binary64 double
	(not mixed endian) representation, standard SNaN representation,
	double and single precision arithmetics has similar latency and it
	has no legacy SVID matherr support, only POSIX errno and fenv
	exception based error handling.
*/reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machinereuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/config.hreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/features.hreuse of #include <sys/features.h>reuse of #include <machine/ieeefp.h>reuse of #define _REENT_SMALLreuse of #define _READ_WRITE_BUFSIZE_TYPE intreuse of #define _READ_WRITE_RETURN_TYPE intreuse of #define __IMPORTreuse of #define __EXPORTreuse of #define __RAND_MAX 0x7fffffffreuse of #undef __RAND_MAXreuse of #define _POINTER_INT longreuse of #define __SYS_CONFIG_H__reuse of #ifndef __SYS_CONFIG_H__reuse of #ifdef __aarch64__reuse of #if defined(__H8500__) || defined(__W65__)reuse of #if defined(__Z8001__) || defined(__Z8002__) || defined(__H8500__) || defined(__W65__) || defined (__mn10200__) || defined (__AVR__) || defined (__MSP430__)reuse of #if defined (__H8300__) || defined (__H8300H__) || defined(__H8300S__) || defined (__H8300SX__)reuse of #ifndef __INT32__reuse of #if defined(__D10V__)reuse of #if defined(__m68k__) || defined(__mc68000__) || defined(__riscv)reuse of #ifdef ___AM29K__reuse of #ifndef __unix__reuse of #if defined(__linux__) || defined(__RDOS__)reuse of #if defined(__v850) && !defined(__rtems__)reuse of #if defined(__PPC__)reuse of #if defined(_CALL_SYSV)reuse of #ifdef __SPE__reuse of #if defined (__MICROBLAZE__)reuse of #ifndef _REENT_SMALLreuse of #ifdef __XMK__reuse of #if defined(__mips__) && !defined(__rtems__)reuse of #if defined __MSP430__reuse of #ifdef __MSP430X_LARGE__reuse of #if defined(__r8c_cpu__) || defined(__m16c_cpu__)reuse of #if defined(__or1k__) || defined(__or1knd__)reuse of #ifndef __INT_MAX__reuse of #ifdef INT_MAXreuse of #ifndef __LONG_MAX__reuse of #ifdef LONG_MAXreuse of #if defined (__alpha__) || (defined (__sparc__) && defined(__arch64__)) \reuse of #ifndef _POINTER_INTreuse of #if __INT_MAX__ == 32767reuse of #if defined(__CYGWIN__)reuse of #if defined(__rtems__)reuse of #ifndef __EXPORTreuse of #ifndef __IMPORTreuse of #ifndef _READ_WRITE_RETURN_TYPEreuse of #ifndef _READ_WRITE_BUFSIZE_TYPEreuse of #ifndef __WCHAR_MAX__reuse of #if __INT_MAX__ == 32767 || defined (_WIN32)reuse of #ifdef _WANT_REENT_SMALLreuse of #ifdef _WANT_REENT_GLOBAL_STDIO_STREAMSreuse of #ifndef _REENT_GLOBAL_STDIO_STREAMSreuse of #ifdef _WANT_USE_LONG_TIME_Treuse of #ifndef _USE_LONG_TIME_Treuse of #ifdef _MB_EXTENDED_CHARSETS_ALLreuse of #define __WCHAR_MAX__ 0xffffffffUreuse of #define __INT_MAX__ 0x7fffffffreuse of #define __LONG_MAX__ 0x7fffffffLreuse of /* __SYS_CONFIG_H__ */reuse of /* If _MB_EXTENDED_CHARSETS_ALL is set, we want all of the extended
   charsets.  The extended charsets add a few functions and a couple
   of tables of a few K each. */reuse of /* See if small reent asked for at configuration time and
   is not chosen by the platform by default.  */reuse of /* Define `count' parameter of read/write routines.  In POSIX, the `count'
   parameter is "size_t" but legacy newlib code has been using "int" for some
   time.  If not specified, "int" is defaulted.  */reuse of /* Define return type of read/write routines.  In POSIX, the return type
   for read()/write() is "ssize_t" but legacy newlib code has been using
   "int" for some time.  If not specified, "int" is defaulted.  */reuse of /* End of block that should be kept in sync with GCC's limits.h.  */reuse of /* __alpha__ || sparc64 */reuse of /* This block should be kept in sync with GCC's limits.h.  The point
   of having these definitions here is to not include limits.h, which
   would pollute the user namespace, while still using types of the
   the correct widths when deciding how to define __int32_t and
   __int64_t.  */reuse of /* __m32c__ */reuse of /* Xilinx XMK uses Unix98 mutex */reuse of /* Configure small REENT structure for Xilinx MicroBlaze platforms */reuse of /* For the PowerPC eabi, force the _impure_ptr to be in .sdata */reuse of /* we use some glibc header files so turn on glibc large file feature */reuse of /* we want the reentrancy structure to be returned by a function */reuse of /* in other words, go32 */reuse of /* CR16C */reuse of /* INT32 */reuse of /* 16 bit integer machines */reuse of /* ???  This conditional is true for the h8500 and the w65, defining H8300
   in those cases probably isn't the right thing to do.  */reuse of /* exceptions first */reuse of /* POSIX defs */reuse of /* floating point macros */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sysreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/_ansi.hreuse of #include <sys/config.h>reuse of #include <newlib.h>reuse of #define _NOINLINE_STATIC _NOINLINE staticreuse of #define _NOINLINE __attribute__ ((__noinline__))reuse of #define _ELIDABLE_INLINE static __inline__reuse of #define _ATTRIBUTE(attrs) __attribute__ (attrs)reuse of #define _LONG_DOUBLE long doublereuse of #define _NOTHROWreuse of #define _END_STD_Creuse of #define _BEGIN_STD_Creuse of #define _ANSIDECL_H_reuse of #ifndef _ANSIDECL_H_reuse of #if !(defined(_BEGIN_STD_C) && defined(_END_STD_C))reuse of #ifdef _HAVE_STD_CXXreuse of #if __GNUC_PREREQ (3, 3)reuse of #ifndef _LONG_DOUBLEreuse of #ifdef __GNUC__reuse of #if defined(__GNUC__) && !defined(__GNUC_STDC_INLINE__)reuse of #if __GNUC_PREREQ (3, 1)reuse of #define __GNUC_MINOR__ 3reuse of #define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))reuse of #define __GNUC_STDC_INLINE__ 1reuse of /* _ANSIDECL_H_ */reuse of /* On non-GNU compilers and GCC prior to version 3.1 the compiler can't be
   trusted not to inline if it is static. */reuse of /* We're using GCC in C99 mode, or an unknown compiler which
  we just have to hope obeys the C99 semantics of inline.  */reuse of /* We're using GCC, but without the new C99-compatible behaviour.  */reuse of /*  The traditional meaning of 'extern inline' for GCC is not
  to emit the function body unless the address is explicitly
  taken.  However this behaviour is changing to match the C99
  standard, which uses 'extern inline' to indicate that the
  function body *must* be emitted.  Likewise, a function declared
  without either 'extern' or 'static' defaults to extern linkage
  (C99 6.2.2p5), and the compiler may choose whether to use the
  inline version or call the extern linkage version (6.7.4p6).
  If we are using GCC, but do not have the new behaviour, we need
  to use extern inline; if we are using a new GCC with the
  C99-compatible behaviour, or a non-GCC compiler (which we will
  have to hope is C99, since there is no other way to achieve the
  effect of omitting the function if it isn't referenced) we use
  'static inline', which c99 defines to mean more-or-less the same
  as the Gnu C 'extern inline'.  */reuse of /* Support gcc's __attribute__ facility.  */reuse of /*  ISO C++.  */reuse of /* To get a strict ANSI C environment, define macro __STRICT_ANSI__.  This will
   "comment out" the non-ANSI parts of the ANSI header files (non-ANSI header
   files aren't affected).  */reuse of /* Provide support for both ANSI and non-ANSI environments.  */reuse of #if (!defined(_STDDEF_H) && !defined(_STDDEF_H_) && !defined(_ANSI_STDDEF_H) \reuse of #if (!defined(__need_wchar_t) && !defined(__need_size_t)	\reuse of #ifndef __sys_stdtypes_hreuse of #if defined(__NetBSD__)reuse of #if defined (__FreeBSD__)reuse of #if !defined(_SIZE_T_) && !defined(_BSD_SIZE_T_)reuse of #if !defined(_PTRDIFF_T_) && !defined(_BSD_PTRDIFF_T_)reuse of #if !defined(_WCHAR_T_) && !defined(_BSD_WCHAR_T_)reuse of #ifndef _BSD_WCHAR_T_reuse of #if defined (__need_ptrdiff_t) || defined (_STDDEF_H_)reuse of #if defined (__need_size_t) || defined (_STDDEF_H_)reuse of #if defined (__need_wchar_t) || defined (_STDDEF_H_)reuse of #if defined (__sequent__) && defined (_PTRDIFF_T_)reuse of #if defined (_TYPE_ptrdiff_t) && (defined (__need_ptrdiff_t) || defined (_STDDEF_H_))reuse of #if defined (_TYPE_size_t) && (defined (__need_size_t) || defined (_STDDEF_H_))reuse of #if defined (_TYPE_wchar_t) && (defined (__need_wchar_t) || defined (_STDDEF_H_))reuse of #if defined (_STDDEF_H) || defined (__need_ptrdiff_t)reuse of #ifndef _PTRDIFF_Treuse of #ifndef _T_PTRDIFF_reuse of #ifndef _T_PTRDIFFreuse of #ifndef __PTRDIFF_Treuse of #ifndef _PTRDIFF_T_reuse of #ifndef _BSD_PTRDIFF_T_reuse of #ifndef ___int_ptrdiff_t_hreuse of #ifndef _GCC_PTRDIFF_Treuse of #ifndef _PTRDIFF_T_DECLAREDreuse of #ifndef __PTRDIFF_TYPE__reuse of #if defined (_STDDEF_H) || defined (__need_size_t)reuse of #ifndef __size_t__reuse of #ifndef __SIZE_T__reuse of #ifndef _SIZE_Treuse of #ifndef _SYS_SIZE_T_Hreuse of #ifndef _T_SIZE_reuse of #ifndef _T_SIZEreuse of #ifndef __SIZE_Treuse of #ifndef _SIZE_T_reuse of #ifndef _BSD_SIZE_T_reuse of #ifndef _SIZE_T_DEFINED_reuse of #ifndef _SIZE_T_DEFINEDreuse of #ifndef _BSD_SIZE_T_DEFINED_reuse of #ifndef _SIZE_T_DECLAREDreuse of #ifndef ___int_size_t_hreuse of #ifndef _GCC_SIZE_Treuse of #ifndef _SIZET_reuse of #ifndef __size_treuse of #if defined (__FreeBSD__) \reuse of #ifndef __SIZE_TYPE__reuse of #if !(defined (__GNUG__) && defined (size_t))reuse of #ifdef __BEOS__reuse of #if defined (_STDDEF_H) || defined (__need_wchar_t)reuse of #ifndef __wchar_t__reuse of #ifndef __WCHAR_T__reuse of #ifndef _WCHAR_Treuse of #ifndef _T_WCHAR_reuse of #ifndef _T_WCHARreuse of #ifndef __WCHAR_Treuse of #ifndef _WCHAR_T_reuse of #ifndef _BSD_WCHAR_T_DEFINED_reuse of #ifndef _BSD_RUNE_T_DEFINED_reuse of #ifndef _WCHAR_T_DECLAREDreuse of #ifndef _WCHAR_T_DEFINED_reuse of #ifndef _WCHAR_T_DEFINEDreuse of #ifndef _WCHAR_T_Hreuse of #ifndef ___int_wchar_t_hreuse of #ifndef __INT_WCHAR_T_Hreuse of #ifndef _GCC_WCHAR_Treuse of #ifdef _BSD_WCHAR_T_reuse of #ifdef _BSD_RUNE_T_reuse of #if !defined (_ANSI_SOURCE) && !defined (_POSIX_SOURCE)reuse of #if defined (__FreeBSD__) && (__FreeBSD__ < 5)reuse of #if defined (__FreeBSD__) && (__FreeBSD__ >= 5)reuse of #if __BSD_VISIBLEreuse of #ifndef _RUNE_T_DECLAREDreuse of #ifndef __WCHAR_TYPE__reuse of #ifndef __cplusplusreuse of #if defined (__need_wint_t)reuse of #ifndef _WINT_Treuse of #ifndef __WINT_TYPE__reuse of #ifdef _GCC_PTRDIFF_T_reuse of #ifdef _GCC_SIZE_T_reuse of #ifdef _GCC_WCHAR_T_reuse of #ifdef _GCC_PTRDIFF_Treuse of #ifdef _GCC_SIZE_Treuse of #ifdef _GCC_WCHAR_Treuse of #if defined (_STDDEF_H) || defined (__need_NULL)reuse of #ifdef __GNUG__reuse of #ifdef _STDDEF_Hreuse of #if (defined (__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) \reuse of #ifndef _GCC_MAX_ALIGN_Treuse of #if defined(__cplusplus) && __cplusplus >= 201103Lreuse of #ifndef _GXX_NULLPTR_Treuse of #define _ANSI_STDDEF_Hreuse of #define _STDDEF_H_reuse of #define _STDDEF_Hreuse of /* !_STDDEF_H && !_STDDEF_H_ && !_ANSI_STDDEF_H && !__STDDEF_H__
	  || __need_XXX was not defined before */reuse of /* _STDDEF_H was defined this time */reuse of /* C++11.  */reuse of /* C11 or C++11.  */reuse of /* _Float128 is defined as a basic type, so max_align_t must be
     sufficiently aligned for it.  This code must work in C++, so we
     use __float128 here; that is only available on some
     architectures, but only on i386 is extra alignment needed for
     __float128.  */reuse of /* Type whose alignment is supported in every context and is at least
   as great as that of any standard type not using alignment
   specifiers.  */reuse of /* Offset of member MEMBER in a struct of type TYPE. */reuse of /* NULL not defined and <stddef.h> or need NULL.  */reuse of /* G++ */reuse of /* C++ */reuse of /* in case <stdio.h> has defined it. */reuse of /* A null pointer constant.  */reuse of /* __sys_stdtypes_h */reuse of /* __NetBSD__ */reuse of /*  The following ones are the real ones.  */reuse of /*  The references to _GCC_PTRDIFF_T_, _GCC_SIZE_T_, and _GCC_WCHAR_T_
    are probably typos and should be removed before 2.8 is released.  */reuse of /* _STDDEF_H or __need_wchar_t.  */reuse of /* __wchar_t__ */reuse of /* __WCHAR_T__ */reuse of /* _BSD_RUNE_T_DEFINED_ */reuse of /* _WCHAR_T_DECLARED */reuse of /* FreeBSD 5 can't be handled well using "traditional" logic above
   since it no longer defines _BSD_RUNE_T_ yet still desires to export
   rune_t in some cases... */reuse of /* Why is this file so hard to maintain properly?  In contrast to
   the comment above regarding BSD/386 1.1, on FreeBSD for as long
   as the symbol has existed, _BSD_RUNE_T_ must not stay defined or
   redundant typedefs will occur when stdlib.h is included after this file. */reuse of /* Darwin */reuse of /* On BSD/386 1.1, at least, machine/ansi.h defines _BSD_WCHAR_T_
   instead of _WCHAR_T_, and _BSD_RUNE_T_ (which, unlike the other
   symbols in the _FOO_T_ family, stays defined even after its
   corresponding type is defined).  If we define wchar_t, then we
   must undef _WCHAR_T_; for BSD/386 1.1 (and perhaps others), if
   we undef _WCHAR_T_, then we must also define rune_t, since 
   headers like runetype.h assume that if machine/ansi.h is included,
   and _BSD_WCHAR_T_ is not defined, then rune_t is available.
   machine/ansi.h says, "Note that _WCHAR_T_ and _RUNE_T_ must be of
   the same type." */reuse of /* Cray Unicos/Mk */reuse of /* BeOS */reuse of /* FreeBSD 5 */reuse of /* Define this type if we are doing the whole job,
   or if we want this type in particular.  */reuse of /* Wide character type.
   Locale-writers should change this as necessary to
   be big enough to hold unique values not between 0 and 127,
   and not (wchar_t) -1, for each defined multibyte character.  */reuse of /* _STDDEF_H or __need_size_t.  */reuse of /* __size_t__ */reuse of /* __SIZE_T__ */reuse of /* _SIZE_T */reuse of /* _SYS_SIZE_T_H */reuse of /* _T_SIZE_ */reuse of /* _T_SIZE */reuse of /* __SIZE_T */reuse of /* _SIZE_T_ */reuse of /* _BSD_SIZE_T_ */reuse of /* _SIZE_T_DEFINED_ */reuse of /* _SIZE_T_DEFINED */reuse of /* _BSD_SIZE_T_DEFINED_ */reuse of /* _SIZE_T_DECLARED */reuse of /* ___int_size_t_h */reuse of /* _GCC_SIZE_T */reuse of /* _SIZET_ */reuse of /* __size_t */reuse of /* !(defined (__GNUG__) && defined (size_t)) */reuse of /* __BEOS__ */reuse of /* __size_t is a typedef, must not trash it.  */reuse of HAL_SD_ErrorCallbackreuse of HAL_SD_IRQHandlerreuse of BlockAddreuse of NumberOfBlocksreuse of HAL_SD_WriteBlocks_ITreuse of HAL_SD_ReadBlocks_ITreuse of BlockStartAddreuse of BlockEndAddreuse of HAL_SD_MspDeInitreuse of HAL_SD_MspInitreuse of HAL_SD_InitCardreuse of EraseOffsetreuse of EraseTimeoutreuse of EraseSizereuse of AllocationUnitSizereuse of PerformanceMovereuse of SpeedClassreuse of ProtectedAreaSizereuse of CardTypereuse of SecuredModereuse of DataBusWidthreuse of Reserved2reuse of CID_CRCreuse of ManufactDatereuse of Reserved1reuse of ProdSNreuse of ProdRevreuse of ProdName2reuse of ProdName1reuse of OEM_AppliIDreuse of ManufacturerIDreuse of Reserved4reuse of CSD_CRCreuse of ECCreuse of FileFormatreuse of TempWrProtectreuse of PermWrProtectreuse of CopyFlagreuse of FileFormatGroupreuse of ContentProtectApplireuse of Reserved3reuse of WriteBlockPaPartialreuse of MaxWrBlockLenreuse of WrSpeedFactreuse of ManDeflECCreuse of WrProtectGrEnablereuse of WrProtectGrSizereuse of EraseGrMulreuse of EraseGrSizereuse of DeviceSizeMulreuse of MaxWrCurrentVDDMaxreuse of MaxWrCurrentVDDMinreuse of MaxRdCurrentVDDMaxreuse of MaxRdCurrentVDDMinreuse of DeviceSizereuse of DSRImplreuse of RdBlockMisalignreuse of WrBlockMisalignreuse of PartBlockReadreuse of RdBlockLenreuse of CardComdClassesreuse of MaxBusClkFrecreuse of NSACreuse of TAACreuse of SysSpecVersionreuse of CSDStructreuse of CSDreuse of Contextreuse of RxXferSizereuse of pRxBuffPtrreuse of TxXferSizereuse of pTxBuffPtrreuse of LogBlockSizereuse of LogBlockNbrreuse of BlockNbrreuse of RelCardAddreuse of Classreuse of CardVersionreuse of HAL_SD_STATE_RESETreuse of HAL_SD_STATE_READYreuse of HAL_SD_STATE_TIMEOUTreuse of HAL_SD_STATE_BUSYreuse of HAL_SD_STATE_PROGRAMMINGreuse of HAL_SD_STATE_RECEIVINGreuse of HAL_SD_STATE_TRANSFERreuse of HAL_SD_STATE_ERRORreuse of volatile HAL_SD_StateTypeDefreuse of TIM_HandleTypeDefreuse of HAL_TIM_ChannelStateTypeDefreuse of HAL_TIM_StateTypeDefreuse of TIMEx_BreakInputConfigTypeDefreuse of TIM_BreakDeadTimeConfigTypeDefreuse of TIM_MasterConfigTypeDefreuse of TIM_HallSensor_InitTypeDefreuse of TIMEx_DMACommutationHalfCpltreuse of TIMEx_DMACommutationCpltreuse of HAL_TIMEx_GetChannelNStatereuse of const TIM_HandleTypeDefreuse of const TIM_HandleTypeDef *reuse of ChannelNreuse of HAL_TIMEx_HallSensor_GetStatereuse of HAL_TIMEx_Break2Callbackreuse of TIM_HandleTypeDef *reuse of HAL_TIMEx_BreakCallbackreuse of HAL_TIMEx_CommutHalfCpltCallbackreuse of HAL_TIMEx_CommutCallbackreuse of HAL_TIMEx_RemapConfigreuse of Remapreuse of HAL_TIMEx_GroupChannel5reuse of Channelsreuse of HAL_TIMEx_ConfigBreakInputreuse of BreakInputreuse of const TIMEx_BreakInputConfigTypeDefreuse of const TIMEx_BreakInputConfigTypeDef *reuse of sBreakInputConfigreuse of HAL_TIMEx_ConfigBreakDeadTimereuse of const TIM_BreakDeadTimeConfigTypeDefreuse of const TIM_BreakDeadTimeConfigTypeDef *reuse of sBreakDeadTimeConfigreuse of HAL_TIMEx_MasterConfigSynchronizationreuse of const TIM_MasterConfigTypeDefreuse of const TIM_MasterConfigTypeDef *reuse of sMasterConfigreuse of HAL_TIMEx_ConfigCommutEvent_DMAreuse of InputTriggerreuse of CommutationSourcereuse of HAL_TIMEx_ConfigCommutEvent_ITreuse of HAL_TIMEx_ConfigCommutEventreuse of HAL_TIMEx_OnePulseN_Stop_ITreuse of OutputChannelreuse of HAL_TIMEx_OnePulseN_Start_ITreuse of HAL_TIMEx_OnePulseN_Stopreuse of HAL_TIMEx_OnePulseN_Startreuse of HAL_TIMEx_PWMN_Stop_DMAreuse of HAL_TIMEx_PWMN_Start_DMAreuse of HAL_TIMEx_PWMN_Stop_ITreuse of HAL_TIMEx_PWMN_Start_ITreuse of HAL_TIMEx_PWMN_Stopreuse of HAL_TIMEx_PWMN_Startreuse of HAL_TIMEx_OCN_Stop_DMAreuse of HAL_TIMEx_OCN_Start_DMAreuse of HAL_TIMEx_OCN_Stop_ITreuse of HAL_TIMEx_OCN_Start_ITreuse of HAL_TIMEx_OCN_Stopreuse of HAL_TIMEx_OCN_Startreuse of HAL_TIMEx_HallSensor_Stop_DMAreuse of HAL_TIMEx_HallSensor_Start_DMAreuse of HAL_TIMEx_HallSensor_Stop_ITreuse of HAL_TIMEx_HallSensor_Start_ITreuse of HAL_TIMEx_HallSensor_Stopreuse of HAL_TIMEx_HallSensor_Startreuse of HAL_TIMEx_HallSensor_MspDeInitreuse of HAL_TIMEx_HallSensor_MspInitreuse of HAL_TIMEx_HallSensor_DeInitreuse of HAL_TIMEx_HallSensor_Initreuse of const TIM_HallSensor_InitTypeDefreuse of const TIM_HallSensor_InitTypeDef *reuse of Commutation_Delayreuse of IC1Filterreuse of IC1Prescalerreuse of IC1Polarityreuse of TIM_OC_InitTypeDefreuse of TIM_Base_InitTypeDefreuse of HAL_TIM_DMABurstStateTypeDefreuse of HAL_TIM_ActiveChannelreuse of TIM_SlaveConfigTypeDefreuse of TIM_ClockConfigTypeDefreuse of TIM_ClearInputConfigTypeDefreuse of TIM_OnePulse_InitTypeDefreuse of TIM_IC_InitTypeDefreuse of TIM_Encoder_InitTypeDefreuse of TIM_CCxChannelCmdreuse of TIM_TypeDef *reuse of ChannelStatereuse of TIM_DMACaptureHalfCpltreuse of TIM_DMACaptureCpltreuse of TIM_DMAErrorreuse of TIM_DMADelayPulseHalfCpltreuse of TIM_ETR_SetConfigreuse of TIM_ExtTRGPrescalerreuse of TIM_ExtTRGPolarityreuse of ExtTRGFilterreuse of TIM_OC2_SetConfigreuse of const TIM_OC_InitTypeDefreuse of const TIM_OC_InitTypeDef *reuse of TIM_TI1_SetConfigreuse of TIM_Base_SetConfigreuse of const TIM_Base_InitTypeDefreuse of const TIM_Base_InitTypeDef *reuse of Structurereuse of HAL_TIM_DMABurstStatereuse of HAL_TIM_GetChannelStatereuse of HAL_TIM_GetActiveChannelreuse of HAL_TIM_Encoder_GetStatereuse of HAL_TIM_OnePulse_GetStatereuse of HAL_TIM_IC_GetStatereuse of HAL_TIM_PWM_GetStatereuse of HAL_TIM_OC_GetStatereuse of HAL_TIM_Base_GetStatereuse of HAL_TIM_ErrorCallbackreuse of HAL_TIM_TriggerHalfCpltCallbackreuse of HAL_TIM_TriggerCallbackreuse of HAL_TIM_PWM_PulseFinishedHalfCpltCallbackreuse of HAL_TIM_PWM_PulseFinishedCallbackreuse of HAL_TIM_IC_CaptureHalfCpltCallbackreuse of HAL_TIM_IC_CaptureCallbackreuse of HAL_TIM_OC_DelayElapsedCallbackreuse of HAL_TIM_PeriodElapsedHalfCpltCallbackreuse of HAL_TIM_ReadCapturedValuereuse of HAL_TIM_GenerateEventreuse of EventSourcereuse of HAL_TIM_DMABurst_ReadStopreuse of BurstRequestSrcreuse of HAL_TIM_DMABurst_MultiReadStartreuse of BurstBaseAddressreuse of BurstBufferreuse of BurstLengthreuse of HAL_TIM_DMABurst_ReadStartreuse of HAL_TIM_DMABurst_WriteStopreuse of HAL_TIM_DMABurst_MultiWriteStartreuse of HAL_TIM_DMABurst_WriteStartreuse of HAL_TIM_SlaveConfigSynchro_ITreuse of const TIM_SlaveConfigTypeDefreuse of const TIM_SlaveConfigTypeDef *reuse of HAL_TIM_SlaveConfigSynchroreuse of HAL_TIM_ConfigTI1Inputreuse of TI1_Selectionreuse of HAL_TIM_ConfigClockSourcereuse of const TIM_ClockConfigTypeDefreuse of const TIM_ClockConfigTypeDef *reuse of sClockSourceConfigreuse of HAL_TIM_ConfigOCrefClearreuse of const TIM_ClearInputConfigTypeDefreuse of const TIM_ClearInputConfigTypeDef *reuse of sClearInputConfigreuse of HAL_TIM_OnePulse_ConfigChannelreuse of TIM_OnePulse_InitTypeDef *reuse of InputChannelreuse of HAL_TIM_IC_ConfigChannelreuse of const TIM_IC_InitTypeDefreuse of const TIM_IC_InitTypeDef *reuse of HAL_TIM_PWM_ConfigChannelreuse of HAL_TIM_OC_ConfigChannelreuse of HAL_TIM_IRQHandlerreuse of HAL_TIM_Encoder_Stop_DMAreuse of HAL_TIM_Encoder_Start_DMAreuse of pData1reuse of pData2reuse of HAL_TIM_Encoder_Stop_ITreuse of HAL_TIM_Encoder_Start_ITreuse of HAL_TIM_Encoder_Stopreuse of HAL_TIM_Encoder_Startreuse of HAL_TIM_Encoder_MspDeInitreuse of HAL_TIM_Encoder_MspInitreuse of HAL_TIM_Encoder_DeInitreuse of HAL_TIM_Encoder_Initreuse of const TIM_Encoder_InitTypeDefreuse of const TIM_Encoder_InitTypeDef *reuse of HAL_TIM_OnePulse_Stop_ITreuse of /* #senHal_pContSenModesRegsArray[46][0] 2 70001442 */reuse of /* #senHal_pContSenModesRegsArray[45][3] 2 70001440 */reuse of /* #senHal_pContSenModesRegsArray[45][2] 2 7000143E */reuse of /* #senHal_pContSenModesRegsArray[45][1] 2 7000143C */reuse of /* #senHal_pContSenModesRegsArray[45][0] 2 7000143A */reuse of /* #senHal_pContSenModesRegsArray[44][3] 2 70001438 */reuse of /* #senHal_pContSenModesRegsArray[44][2] 2 70001436 */reuse of /* #senHal_pContSenModesRegsArray[44][1] 2 70001434 */reuse of /* #senHal_pContSenModesRegsArray[44][0] 2 70001432 */reuse of /* #senHal_pContSenModesRegsArray[43][3] 2 70001430 */reuse of /* #senHal_pContSenModesRegsArray[43][2] 2 7000142E */reuse of /* #senHal_pContSenModesRegsArray[43][1] 2 7000142C */reuse of /* #senHal_pContSenModesRegsArray[43][0] 2 7000142A */reuse of /* #senHal_pContSenModesRegsArray[42][3] 2 70001428 */reuse of /* #senHal_pContSenModesRegsArray[42][2] 2 70001426 */reuse of /* #senHal_pContSenModesRegsArray[42][1] 2 70001424 */reuse of /* #senHal_pContSenModesRegsArray[42][0] 2 70001422 */reuse of /* #senHal_pContSenModesRegsArray[41][3] 2 70001420 */reuse of /* #senHal_pContSenModesRegsArray[41][2] 2 7000141E */reuse of /* #senHal_pContSenModesRegsArray[41][1] 2 7000141C */reuse of /* #senHal_pContSenModesRegsArray[41][0] 2 7000141A */reuse of /* #senHal_pContSenModesRegsArray[40][3] 2 70001418 */reuse of /* #senHal_pContSenModesRegsArray[40][2] 2 70001416 */reuse of /* #senHal_pContSenModesRegsArray[40][1] 2 70001414 */reuse of /* #senHal_pContSenModesRegsArray[40][0] 2 70001412 */reuse of /* #senHal_pContSenModesRegsArray[39][3] 2 70001410 */reuse of /* #senHal_pContSenModesRegsArray[39][2] 2 7000140E */reuse of /* #senHal_pContSenModesRegsArray[39][1] 2 7000140C */reuse of /* #senHal_pContSenModesRegsArray[39][0] 2 7000140A */reuse of /* #senHal_pContSenModesRegsArray[38][3] 2 70001408 */reuse of /* #senHal_pContSenModesRegsArray[38][2] 2 70001406 */reuse of /* #senHal_pContSenModesRegsArray[38][1] 2 70001404 */reuse of /* #senHal_pContSenModesRegsArray[38][0] 2 70001402 */reuse of /* #senHal_pContSenModesRegsArray[37][3] 2 70001400 */reuse of /* #senHal_pContSenModesRegsArray[37][2] 2 700013FE */reuse of /* #senHal_pContSenModesRegsArray[37][1] 2 700013FC */reuse of /* #senHal_pContSenModesRegsArray[37][0] 2 700013FA */reuse of /* #senHal_pContSenModesRegsArray[36][3] 2 700013F8 */reuse of /* #senHal_pContSenModesRegsArray[36][2] 2 700013F6 */reuse of /* #senHal_pContSenModesRegsArray[36][1] 2 700013F4 */reuse of /* #senHal_pContSenModesRegsArray[36][0] 2 700013F2 */reuse of /* #senHal_pContSenModesRegsArray[35][3] 2 700013F0 */reuse of /* #senHal_pContSenModesRegsArray[35][2] 2 700013EE */reuse of /* #senHal_pContSenModesRegsArray[35][1] 2 700013EC */reuse of /* #senHal_pContSenModesRegsArray[35][0] 2 700013EA */reuse of /* #senHal_pContSenModesRegsArray[34][3] 2 700013E8 */reuse of /* #senHal_pContSenModesRegsArray[34][2] 2 700013E6 */reuse of /* #senHal_pContSenModesRegsArray[34][1] 2 700013E4 */reuse of /* #senHal_pContSenModesRegsArray[34][0] 2 700013E2 */reuse of /* #senHal_pContSenModesRegsArray[33][3] 2 700013E0 */reuse of /* #senHal_pContSenModesRegsArray[33][2] 2 700013DE */reuse of /* #senHal_pContSenModesRegsArray[33][1] 2 700013DC */reuse of /* #senHal_pContSenModesRegsArray[33][0] 2 700013DA */reuse of /* #senHal_pContSenModesRegsArray[32][3] 2 700013D8 */reuse of /* #senHal_pContSenModesRegsArray[32][2] 2 700013D6 */reuse of /* #senHal_pContSenModesRegsArray[32][1] 2 700013D4 */reuse of /* #senHal_pContSenModesRegsArray[32][0] 2 700013D2 */reuse of /* #senHal_pContSenModesRegsArray[31][3] 2 700013D0 */reuse of /* #senHal_pContSenModesRegsArray[31][2] 2 700013CE */reuse of /* #senHal_pContSenModesRegsArray[31][1] 2 700013CC */reuse of /* #senHal_pContSenModesRegsArray[31][0] 2 700013CA */reuse of /* #senHal_pContSenModesRegsArray[30][3] 2 700013C8 */reuse of /* #senHal_pContSenModesRegsArray[30][2] 2 700013C6 */reuse of /* #senHal_pContSenModesRegsArray[30][1] 2 700013C4 */reuse of /* #senHal_pContSenModesRegsArray[30][0] 2 700013C2 */reuse of /* #senHal_pContSenModesRegsArray[29][3] 2 700013C0 */reuse of /* #senHal_pContSenModesRegsArray[29][2] 2 700013BE */reuse of /* #senHal_pContSenModesRegsArray[29][1] 2 700013BC */reuse of /* #senHal_pContSenModesRegsArray[29][0] 2 700013BA */reuse of /* #senHal_pContSenModesRegsArray[28][3] 2 700013B8 */reuse of /* #senHal_pContSenModesRegsArray[28][2] 2 700013B6 */reuse of /* #senHal_pContSenModesRegsArray[28][1] 2 700013B4 */reuse of /* #senHal_pContSenModesRegsArray[28][0] 2 700013B2 */reuse of /* #senHal_pContSenModesRegsArray[27][3] 2 700013B0 */reuse of /* #senHal_pContSenModesRegsArray[27][2] 2 700013AE */reuse of /* #senHal_pContSenModesRegsArray[27][1] 2 700013AC */reuse of /* #senHal_pContSenModesRegsArray[27][0] 2 700013AA */reuse of /* #senHal_pContSenModesRegsArray[26][3] 2 700013A8 */reuse of /* #senHal_pContSenModesRegsArray[26][2] 2 700013A6 */reuse of /* #senHal_pContSenModesRegsArray[26][1] 2 700013A4 */reuse of /* #senHal_pContSenModesRegsArray[26][0] 2 700013A2 */reuse of /* #senHal_pContSenModesRegsArray[25][3] 2 700013A0 */reuse of /* #senHal_pContSenModesRegsArray[25][2] 2 7000139E */reuse of /* #senHal_pContSenModesRegsArray[25][1] 2 7000139C */reuse of /* #senHal_pContSenModesRegsArray[25][0] 2 7000139A */reuse of /* #senHal_pContSenModesRegsArray[24][3] 2 70001398 */reuse of /* #senHal_pContSenModesRegsArray[24][2] 2 70001396 */reuse of /* #senHal_pContSenModesRegsArray[24][1] 2 70001394 */reuse of /* #senHal_pContSenModesRegsArray[24][0] 2 70001392 */reuse of /* #senHal_pContSenModesRegsArray[23][3] 2 70001390 */reuse of /* #senHal_pContSenModesRegsArray[23][2] 2 7000138E */reuse of /* #senHal_pContSenModesRegsArray[23][1] 2 7000138C */reuse of /* #senHal_pContSenModesRegsArray[23][0] 2 7000138A */reuse of /* #senHal_pContSenModesRegsArray[22][3] 2 70001388 */reuse of /* #senHal_pContSenModesRegsArray[22][2] 2 70001386 */reuse of /* #senHal_pContSenModesRegsArray[22][1] 2 70001384 */reuse of /* #senHal_pContSenModesRegsArray[22][0] 2 70001382 */reuse of /* #senHal_pContSenModesRegsArray[21][3] 2 70001380 */reuse of /* #senHal_pContSenModesRegsArray[21][2] 2 7000137E */reuse of /* #senHal_pContSenModesRegsArray[21][1] 2 7000137C */reuse of /* #senHal_pContSenModesRegsArray[21][0] 2 7000137A */reuse of /* #senHal_pContSenModesRegsArray[20][3] 2 70001378 */reuse of /* #senHal_pContSenModesRegsArray[20][2] 2 70001376 */reuse of /* #senHal_pContSenModesRegsArray[20][1] 2 70001374 */reuse of /* #senHal_pContSenModesRegsArray[20][0] 2 70001372 */reuse of /* #senHal_pContSenModesRegsArray[19][3] 2 70001370 */reuse of /* #senHal_pContSenModesRegsArray[19][2] 2 7000136E */reuse of /* #senHal_pContSenModesRegsArray[19][1] 2 7000136C */reuse of /* #senHal_pContSenModesRegsArray[19][0] 2 7000136A */reuse of /* #senHal_pContSenModesRegsArray[18][3] 2 70001368 */reuse of /* #senHal_pContSenModesRegsArray[18][2] 2 70001366 */reuse of /* #senHal_pContSenModesRegsArray[18][1] 2 70001364 */reuse of /* #senHal_pContSenModesRegsArray[18][0] 2 70001362 */reuse of /* #senHal_pContSenModesRegsArray[17][3] 2 70001360 */reuse of /* #senHal_pContSenModesRegsArray[17][2] 2 7000135E */reuse of /* #senHal_pContSenModesRegsArray[17][1] 2 7000135C */reuse of /* #senHal_pContSenModesRegsArray[17][0] 2 7000135A */reuse of /* #senHal_pContSenModesRegsArray[16][3] 2 70001358 */reuse of /* #senHal_pContSenModesRegsArray[16][2] 2 70001356 */reuse of /* #senHal_pContSenModesRegsArray[16][1] 2 70001354 */reuse of /* #senHal_pContSenModesRegsArray[16][0] 2 70001352 */reuse of /* #senHal_pContSenModesRegsArray[15][3] 2 70001350 */reuse of /* #senHal_pContSenModesRegsArray[15][2] 2 7000134E */reuse of /* #senHal_pContSenModesRegsArray[15][1] 2 7000134C */reuse of /* #senHal_pContSenModesRegsArray[15][0] 2 7000134A */reuse of /* #senHal_pContSenModesRegsArray[14][3] 2 70001348 */reuse of /* #senHal_pContSenModesRegsArray[14][2] 2 70001346 */reuse of /* #senHal_pContSenModesRegsArray[14][1] 2 70001344 */reuse of /* #senHal_pContSenModesRegsArray[14][0] 2 70001342 */reuse of /* #senHal_pContSenModesRegsArray[13][3] 2 70001340 */reuse of /* #senHal_pContSenModesRegsArray[13][2] 2 7000133E */reuse of /* #senHal_pContSenModesRegsArray[13][1] 2 7000133C */reuse of /* #senHal_pContSenModesRegsArray[13][0] 2 7000133A */reuse of /* #senHal_pContSenModesRegsArray[12][3] 2 70001338 */reuse of /* #senHal_pContSenModesRegsArray[12][2] 2 70001336 */reuse of /* #senHal_pContSenModesRegsArray[12][1] 2 70001334 */reuse of /* #senHal_pContSenModesRegsArray[12][0] 2 70001332 */reuse of /* #senHal_pContSenModesRegsArray[11][3] 2 70001330 */reuse of /* #senHal_pContSenModesRegsArray[11][2] 2 7000132E */reuse of /* #senHal_pContSenModesRegsArray[11][1] 2 7000132C */reuse of /* #senHal_pContSenModesRegsArray[11][0] 2 7000132A */reuse of /* #senHal_pContSenModesRegsArray[10][3] 2 70001328 */reuse of /* #senHal_pContSenModesRegsArray[10][2] 2 70001326 */reuse of /* #senHal_pContSenModesRegsArray[10][1] 2 70001324 */reuse of /* #senHal_pContSenModesRegsArray[10][0] 2 70001322 */reuse of /* #senHal_pContSenModesRegsArray[9][3]2 70001320   */reuse of /* #senHal_pContSenModesRegsArray[9][2]2 7000131E   */reuse of /* #senHal_pContSenModesRegsArray[9][1]2 7000131C   */reuse of /* #senHal_pContSenModesRegsArray[9][0]2 7000131A   */reuse of /* #senHal_pContSenModesRegsArray[8][3]2 70001318   */reuse of /* #senHal_pContSenModesRegsArray[8][2]2 70001316   */reuse of /* #senHal_pContSenModesRegsArray[8][1]2 70001314   */reuse of /* #senHal_pContSenModesRegsArray[8][0]2 70001312   */reuse of /* #senHal_pContSenModesRegsArray[7][3]2 70001310   */reuse of /* #senHal_pContSenModesRegsArray[7][2]2 7000130E   */reuse of /* #senHal_pContSenModesRegsArray[7][1]2 7000130C   */reuse of /* #senHal_pContSenModesRegsArray[7][0]2 7000130A   */reuse of /* #senHal_pContSenModesRegsArray[6][3]2 70001308   */reuse of /* #senHal_pContSenModesRegsArray[6][2]2 70001306   */reuse of /* #senHal_pContSenModesRegsArray[6][1]2 70001304   */reuse of /* #senHal_pContSenModesRegsArray[6][0]2 70001302   */reuse of /* #senHal_pContSenModesRegsArray[5][3]2 70001300   */reuse of /* #senHal_pContSenModesRegsArray[5][2]2 700012FE   */reuse of /* #senHal_pContSenModesRegsArray[5][1]2 700012FC   */reuse of /* #senHal_pContSenModesRegsArray[5][0]2 700012FA   */reuse of /* #senHal_pContSenModesRegsArray[4][3]2 700012F8   */reuse of /* #senHal_pContSenModesRegsArray[4][2]2 700012F6   */reuse of /* #senHal_pContSenModesRegsArray[4][1]2 700012F4   */reuse of /* #senHal_pContSenModesRegsArray[4][0]2 700012F2   */reuse of /* #senHal_pContSenModesRegsArray[3][3]2 700012F0   */reuse of /* #senHal_pContSenModesRegsArray[3][2]2 700012EE   */reuse of /* #senHal_pContSenModesRegsArray[3][1]2 700012EC   */reuse of /* #senHal_pContSenModesRegsArray[3][0]2 700012EA   */reuse of /* #senHal_pContSenModesRegsArray[2][3]2 700012E8   */reuse of /* #senHal_pContSenModesRegsArray[2][2]2 700012E6   */reuse of /* #senHal_pContSenModesRegsArray[2][1]2 700012E4   */reuse of /* #senHal_pContSenModesRegsArray[2][0]2 700012E2   */reuse of /* #senHal_pContSenModesRegsArray[1][3]2 700012E0   */reuse of /* #senHal_pContSenModesRegsArray[1][2]2 700012DE   */reuse of /* #senHal_pContSenModesRegsArray[1][1]2 700012DC   */reuse of /* #senHal_pContSenModesRegsArray[1][0]2 700012DA   */reuse of /* #senHal_pContSenModesRegsArray[0][3]2 700012D8   */reuse of /* #senHal_pContSenModesRegsArray[0][2]2 700012D6   */reuse of /* #senHal_pContSenModesRegsArray[0][1]2 700012D4   */reuse of /* #senHal_pContSenModesRegsArray[0][0]2 700012D2   */reuse of /* Conditions: 10bit, ADC_SAT = 450mV ; ramp_del = 22 ; ramp_start = 34 */reuse of /* Asserting CDS pointers - Long exposure MS Normal */reuse of /* [11]: Add load to CDS block */reuse of /* [7:4]: Full RC-filter */reuse of /* [0]: Static RC-filter */reuse of /* [3:0]: VPIX ~2.8V */reuse of /* [11]: Enable DBLR Regulation */reuse of /* [3:0]- specifies the target (default 7)- DCLK = 64MHz instead of 116MHz */reuse of /* [7] - is used for rest-only mode (EVT0 value is 0xD and HW 0x6) */reuse of /* comp and pixel bias control 0xF40E for binning mode */reuse of /* comp and pixel bias control 0xF40E - default for EVT1 */reuse of /* when set double sampling is activated - requires different set of pointers */reuse of /* default. 1492 used for ADC dark characteristics */reuse of /* based on APS guidelines */reuse of /* 80 addition of ADC columns in Y-ave mode (default 244 0x74) */reuse of /* 2220 ADC columns in normal mode including Hold & Latch */reuse of /* 106 additional timing columns */reuse of /* reset threshold */reuse of /* 224 LSB */reuse of /* 400 Reset ramp for x1 in DCLK counts */reuse of /* 1400 Max. Reset ramp DCLK counts for x3.5 */reuse of /* 3200 Max. Reset ramp DCLK counts (default 2048 0x800) */reuse of /* ADC SAT of 450mV for 10bit default in EVT1 */reuse of /* ADC control */reuse of /* Slope calibration tolerance in units of 1/256 */reuse of /* CIS/APS/Analog setting- 400LSBSYSCLK 45M */reuse of /* End T&P part */reuse of /* Start T&P part */reuse of /* [11:10] SDA, [9:8] SCA, [7:6] PCLK, [3:2] VSYNC, [1:0] HSYNC */reuse of /* [5:4] GPIO3, [3:2] GPIO2, [1:0] GPIO1 */reuse of /* [9:8] D9, [7:6] D8, [5:4] D7, [3:2] D6, [1:0] D5 */reuse of /* [9:8] D4, [7:6] D3, [5:4] D2, [3:2] D1, [1:0] D0 */reuse of /* Set IO driving current */reuse of /* Min.10ms delay is required */reuse of /* ARM go */reuse of /* Clear host interrupt so main will wait */reuse of /* Direct mode */reuse of /* ARM GO */reuse of /* Common initialization sequence for all resolutions */reuse of /** @defgroup S5K5CAG_Private_Variables
  * @{
  */reuse of /** @defgroup S5K5CAG_Private_FunctionPrototypes
  * @{
  */reuse of /** @defgroup S5K5CAG_Private_Macros
  * @{
  */reuse of /** @defgroup S5K5CAG_Private_Defines
  * @{
  */reuse of /** @defgroup S5K5CAG_Private_TypesDefinitions
  * @{
  */reuse of /** @addtogroup S5K5CAG
  * @brief     This file provides a set of functions needed to drive the 
  *            S5K5CAG Camera module.
  * @{
  */reuse of /** Note: this file is the s5k5cag.c modified to support the RGB888 format.
          (Modification of #REG_0TC_PCFG_Format)*/reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Src/s5k5cag_RGB888.c
  * @author  MCD Application Team
  * @brief   This file provides the S5K5CAG camera driver
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/stm32f769i_camera.hreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Src/stm32f769i_camera.creuse of #include "stm32f769i_camera.h"reuse of definition of BSP_CAMERA_ErrorCallbackreuse of definition of HAL_DCMI_ErrorCallbackreuse of definition of hdcmireuse of definition of HAL_DCMI_FrameEventCallbackreuse of definition of BSP_CAMERA_VsyncEventCallbackreuse of definition of HAL_DCMI_VsyncEventCallbackreuse of definition of BSP_CAMERA_LineEventCallbackreuse of definition of HAL_DCMI_LineEventCallbackreuse of definition of BSP_CAMERA_MspDeInitreuse of definition of Paramsreuse of definition of BSP_CAMERA_MspInitreuse of definition of hdma_evalreuse of definition of GetSizereuse of definition of Resolutionreuse of definition of sizereuse of definition of BSP_CAMERA_ColorEffectConfigreuse of definition of Effectreuse of definition of BSP_CAMERA_BlackWhiteConfigreuse of definition of Modereuse of definition of BSP_CAMERA_ContrastBrightnessConfigreuse of definition of contrast_levelreuse of definition of brightness_levelreuse of definition of BSP_CAMERA_PwrDownreuse of definition of BSP_CAMERA_HwResetreuse of definition of BSP_CAMERA_Stopreuse of definition of BSP_CAMERA_Resumereuse of definition of BSP_CAMERA_Suspendreuse of definition of BSP_CAMERA_SnapshotStartreuse of definition of BSP_CAMERA_ContinuousStartreuse of definition of BSP_CAMERA_DeInitreuse of definition of BSP_CAMERA_Initreuse of definition of phdcmireuse of definition of BSP_CAMERA_GetRotationreuse of definition of BSP_CAMERA_SetRotationreuse of definition of rotationreuse of definition of CameraHwAddressreuse of definition of CameraRotationreuse of definition of CameraCurrentResolutionreuse of definition of CameraDrvreuse of definition of hDcmiEvalreuse of declaration of GetSizereuse of /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */reuse of /**
  * @brief  Error callback.
  */reuse of /**
  * @brief  Error callback
  * @param  hdcmi: pointer to the DCMI handle
  */reuse of /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */reuse of /**
  * @brief  Frame Event callback.
  */reuse of /**
  * @brief  Frame event callback
  * @param  hdcmi: pointer to the DCMI handle
  */reuse of /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */reuse of /**
  * @brief  VSYNC Event callback.
  */reuse of /**
  * @brief  VSYNC event callback
  * @param  hdcmi: pointer to the DCMI handle
  */reuse of /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */reuse of /**
  * @brief  Line Event callback.
  */reuse of /**
  * @brief  Line event callback
  * @param  hdcmi: pointer to the DCMI handle
  */reuse of /* GPIO pins clock and DMA clock can be shut down in the application
       by surcharging this __weak function */reuse of /* Disable DCMI clock */reuse of /* Configure the DMA stream */reuse of /* Disable NVIC for DMA2 transfer complete interrupt */reuse of /* Disable NVIC  for DCMI transfer complete interrupt */reuse of /**
  * @brief  DeInitializes the DCMI MSP.
  * @param  hdcmi: HDMI handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */reuse of /* NVIC configuration for DMA2D transfer complete interrupt */reuse of /* NVIC configuration for DCMI transfer complete interrupt */reuse of /*** Configure the NVIC for DCMI and DMA ***/reuse of /* Associate the initialized DMA handle to the DCMI handle */reuse of /* Set the parameters to be configured */reuse of /*** Configure the DMA ***/reuse of /* Configure DCMI GPIO as alternate function */reuse of /*** Configure the GPIO ***/reuse of /* Enable GPIO clocks */reuse of /* Enable DMA2 clock */reuse of /* Enable DCMI clock */reuse of /*** Enable peripherals and GPIO clocks ***/reuse of /**
  * @brief  Initializes the DCMI MSP.
  * @param  hdcmi: HDMI handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */reuse of /* Get capture size */reuse of /**
  * @brief  Get the capture size in pixels unit.
  * @param  Resolution: the current resolution.
  * @retval capture size in pixels unit.
  */reuse of /**
  * @brief  Configures the camera color effect.
  * @param  Effect: Color effect
  *          This parameter can be one of the following values:
  *            @arg  CAMERA_COLOR_EFFECT_NONE
  *            @arg  CAMERA_COLOR_EFFECT_BLUE
  *            @arg  CAMERA_COLOR_EFFECT_GREEN
  *            @arg  CAMERA_COLOR_EFFECT_RED
  *            @arg  CAMERA_COLOR_EFFECT_ANTIQUE
  */reuse of /**
  * @brief  Configures the camera white balance.
  * @param  Mode: black_white mode
  *          This parameter can be one of the following values:
  *            @arg  CAMERA_BLACK_WHITE_BW
  *            @arg  CAMERA_BLACK_WHITE_NEGATIVE
  *            @arg  CAMERA_BLACK_WHITE_BW_NEGATIVE
  *            @arg  CAMERA_BLACK_WHITE_NORMAL
  */reuse of /* in case <sys/types.h> has defined it. */reuse of /* Unsigned type of `sizeof' something.  */reuse of /* _STDDEF_H or __need_ptrdiff_t.  */reuse of /* If this symbol has done its job, get rid of it.  */reuse of /* _PTRDIFF_T */reuse of /* _T_PTRDIFF_ */reuse of /* _T_PTRDIFF */reuse of /* __PTRDIFF_T */reuse of /* _PTRDIFF_T_ */reuse of /* _BSD_PTRDIFF_T_ */reuse of /* ___int_ptrdiff_t_h */reuse of /* _GCC_PTRDIFF_T */reuse of /* _PTRDIFF_T_DECLARED */reuse of /* DragonFly */reuse of /* Signed type of difference of two pointers.  */reuse of /* In case nobody has defined these types, but we aren't running under
   GCC 2.00, make sure that __PTRDIFF_TYPE__, __SIZE_TYPE__, and
   __WCHAR_TYPE__ have reasonable values.  This can happen if the
   parts of GCC is compiled by an older compiler, that actually
   include gstddef.h, such as collect2.  */reuse of /* On VxWorks, <type/vxTypesBase.h> may have defined macros like
   _TYPE_size_t which will typedef size_t.  fixincludes patched the
   vxTypesBase.h so that this macro is only defined if _GCC_SIZE_T is
   not defined, and so that defining this macro defines _GCC_SIZE_T.
   If we find that the macros are still defined at this point, we must
   invoke them so that the type is defined as expected.  */reuse of /* Sequent's header files use _PTRDIFF_T_ in some conflicting way.
   Just ignore it.  */reuse of /* defined(__NetBSD__) */reuse of /* Undef _FOO_T_ if we are supposed to define foo_t.  */reuse of /* On BSD/386 1.1, at least, machine/ansi.h defines _BSD_WCHAR_T_
   instead of _WCHAR_T_. */reuse of /* This avoids lossage on SunOS but only if stdtypes.h comes first.
   There's no way to win with the other order!  Sun lossage.  */reuse of /* snaroff@next.com says the NeXT needs this.  */reuse of /* Any one of these symbols __need_* means that GNU libc
   wants us just to define one data type.  So don't define
   the symbols that indicate this file's entire job has been done.  */reuse of /*
 * ISO C Standard:  7.17  Common definitions  <stddef.h>
 */reuse of /* Copyright (C) 1989-2020 Free Software Foundation, Inc.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

Under Section 7 of GPL version 3, you are granted additional
permissions described in the GCC Runtime Library Exception, version
3.1, as published by the Free Software Foundation.

You should have received a copy of the GNU General Public License and
a copy of the GCC Runtime Library Exception along with this program;
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
<http://www.gnu.org/licenses/>.  */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/includereuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabireuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gccreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/libreuse of declaration of wint_treuse of #define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)reuse of #undef __need_NULLreuse of #undef NULLreuse of #undef __need_wint_treuse of #define _WINT_Treuse of #undef __need_wchar_treuse of #undef __need_size_treuse of #undef __need_ptrdiff_treuse of #define _GCC_MAX_ALIGN_Treuse of #define __STDC_VERSION__ 201112Lreuse of #define __WINT_TYPE__ unsigned intreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_types.hreuse of #define __need_wint_treuse of #define __wchar_t__reuse of #define __size_t__reuse of #define __need_size_treuse of #define _PTRDIFF_Treuse of #define _PTRDIFF_T_reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_types.hreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.hreuse of #include <machine/_default_types.h>reuse of #define _MACHINE__TYPES_Hreuse of #ifndef _MACHINE__TYPES_Hreuse of /*
 *  $Id$
 */reuse of #include <machine/_types.h>reuse of declaration of __va_listreuse of declaration of __useconds_treuse of declaration of __suseconds_treuse of declaration of __nlink_treuse of declaration of __nl_itemreuse of declaration of __socklen_treuse of declaration of __sa_family_treuse of declaration of __timer_treuse of declaration of __clockid_treuse of declaration of __time_treuse of declaration of __clock_treuse of declaration of _iconv_treuse of declaration of _mbstate_treuse of declaration of __ssize_treuse of declaration of _ssize_treuse of declaration of __size_treuse of declaration of _fpos_treuse of declaration of __key_treuse of declaration of __loff_treuse of declaration of __off_treuse of declaration of _off64_treuse of declaration of __mode_treuse of declaration of __ino_treuse of declaration of __id_treuse of declaration of __gid_treuse of declaration of __uid_treuse of declaration of __dev_treuse of declaration of __pid_treuse of declaration of _off_treuse of declaration of __fsfilcnt_treuse of declaration of __fsblkcnt_treuse of declaration of __blksize_treuse of declaration of __blkcnt_treuse of definition of __valuereuse of definition of __countreuse of definition of __wchbreuse of definition of __wchreuse of #define _TIMER_T_ unsigned longreuse of #define _CLOCKID_T_ unsigned longreuse of #define _TIME_T_ __int_least64_treuse of #define _CLOCK_T_ unsigned longreuse of #undef unsignedreuse of #define unsigned signedreuse of #undef __size_treuse of #define _SYS__TYPES_Hreuse of #ifndef _SYS__TYPES_Hreuse of #ifndef __machine_blkcnt_t_definedreuse of #ifndef __machine_blksize_t_definedreuse of #ifndef __machine_fsblkcnt_t_definedreuse of #ifndef __machine_fsfilcnt_t_definedreuse of #ifndef __machine_off_t_definedreuse of #if defined(__XMK__)reuse of #ifndef __machine_dev_t_definedreuse of #ifndef __machine_uid_t_definedreuse of #ifndef __machine_gid_t_definedreuse of #ifndef __machine_id_t_definedreuse of #ifndef __machine_ino_t_definedreuse of #if (defined(__i386__) && (defined(GO32) || defined(__MSDOS__))) || \reuse of #ifndef __machine_mode_t_definedreuse of #if defined(__i386__) && (defined(GO32) || defined(__MSDOS__))reuse of #if defined(__sparc__) && !defined(__sparc_v9__)reuse of #ifdef __svr4__reuse of #ifndef __machine_off64_t_definedreuse of #if defined(__CYGWIN__) && !defined(__LP64__)reuse of #ifndef __machine_key_t_definedreuse of #ifndef __machine_fpos_t_definedreuse of #ifdef __LARGE64_FILESreuse of #ifndef __machine_fpos64_t_definedreuse of #ifndef __machine_size_t_definedreuse of #ifdef __SIZE_TYPE__reuse of #if defined(__INT_MAX__) && __INT_MAX__ == 2147483647reuse of #ifndef __machine_ssize_t_definedreuse of #ifndef __machine_mbstate_t_definedreuse of #ifndef __machine_iconv_t_definedreuse of #ifndef __machine_clock_t_definedreuse of #if defined(_USE_LONG_TIME_T) || __LONG_MAX__ > 0x7fffffffLreuse of #ifndef __machine_clockid_t_definedreuse of #ifndef __machine_sa_family_t_definedreuse of #ifndef __machine_socklen_t_definedreuse of #if __GNUC_MINOR__ > 95 || __GNUC__ >= 3reuse of #define __SIZE_TYPE__ unsigned intreuse of /* _SYS__TYPES_H */reuse of /*
 * Must be identical to the __GNUCLIKE_BUILTIN_VAALIST definition in
 * <sys/cdefs.h>.  The <sys/cdefs.h> must not be included here to avoid cyclic
 * header dependencies.
 */reuse of /* microseconds (unsigned) */reuse of /* microseconds (signed) */reuse of /* clock() */reuse of /* Iconv descriptor type */reuse of /* Value so far.  */reuse of /* Conversion state information.  */reuse of /* If __SIZE_TYPE__ is defined (gcc) we define ssize_t based on size_t.
   We simply change "unsigned" to "signed" for this single definition
   to make sure ssize_t and size_t only differ by their signedness. */reuse of /* Defined by GCC provided <stddef.h> */reuse of /* (and must be `long' for now) */reuse of /* XXX must match off_t in <sys/types.h> */reuse of /*
 * We need fpos_t for the following, but it doesn't have a leading "_",
 * so we use _fpos_t instead.
 */reuse of /* This file defines various typedefs needed by the system calls that support
   the C library.  Basically, they're just the POSIX versions with an '_'
   prepended.  Targets shall use <machine/_types.h> to define their own
   internal types if desired.

   There are three define patterns used for type definitions.  Lets assume
   xyz_t is a user type.

   The internal type definition uses __machine_xyz_t_defined.  It is defined by
   <machine/_types.h> to disable a default definition in <sys/_types.h>. It
   must not be used in other files.

   User type definitions are guarded by __xyz_t_defined in glibc and
   _XYZ_T_DECLARED in BSD compatible systems.
*/reuse of /* ANSI C namespace clean utility typedefs */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/lock.hreuse of #include <_ansi.h>reuse of declaration of _LOCK_Treuse of declaration of __lockreuse of #define __lock_release_recursive(lock) __retarget_lock_release_recursive(lock)reuse of #define __lock_release(lock) __retarget_lock_release(lock)reuse of #define __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock)reuse of #define __lock_try_acquire(lock) __retarget_lock_try_acquire(lock)reuse of #define __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock)reuse of #define __lock_acquire(lock) __retarget_lock_acquire(lock)reuse of #define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)reuse of #define __lock_close(lock) __retarget_lock_close(lock)reuse of #define __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock)reuse of #define __lock_init(lock) __retarget_lock_init(&lock)reuse of #define __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock)reuse of #define __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lockreuse of #define _LOCK_RECURSIVE_T _LOCK_Treuse of #define __SYS_LOCK_H__reuse of #ifndef __SYS_LOCK_H__reuse of #if !defined(_RETARGETABLE_LOCKING)reuse of declaration of __retarget_lock_release_recursivereuse of declaration of lockreuse of declaration of __retarget_lock_releasereuse of declaration of __retarget_lock_try_acquire_recursivereuse of declaration of __retarget_lock_try_acquirereuse of declaration of __retarget_lock_acquire_recursivereuse of declaration of __retarget_lock_acquirereuse of declaration of __retarget_lock_close_recursivereuse of declaration of __retarget_lock_closereuse of declaration of __retarget_lock_init_recursivereuse of declaration of __retarget_lock_initreuse of /* __SYS_LOCK_H__ */reuse of /* !defined(_RETARGETABLE_LOCKING) */reuse of /* dummy lock routines for single-threaded aps */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/assert.hreuse of #include "_ansi.h"reuse of #define static_assert _Static_assertreuse of #define __ASSERT_FUNC __func__reuse of #define assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e))reuse of #undef assertreuse of #ifdef NDEBUGreuse of #ifndef __ASSERT_FUNCreuse of #if defined __cplusplus && defined __GNUC__reuse of #elif __STDC_VERSION__ >= 199901Lreuse of #elif __GNUC__ >= 2reuse of #if __STDC_VERSION__ >= 201112L && !defined __cplusplusreuse of declaration of __assert_funcreuse of declaration of 1st parameterreuse of declaration of 2nd parameterreuse of declaration of 3rd parameterreuse of declaration of 4th parameterreuse of declaration of __assertreuse of /* !NDEBUG */reuse of /* !__ASSERT_FUNC */reuse of /* failed to detect __func__ support.  */reuse of /* Older versions of gcc don't have __func__ but can use __FUNCTION__.  */reuse of /* C99 requires the use of __func__.  */reuse of /* Use g++'s demangled names in C++.  */reuse of /* required by ANSI standard */reuse of /*
	assert.h
*/reuse of noreturnreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/reent.hreuse of #include <assert.h>reuse of #include <sys/lock.h>reuse of #include <sys/_types.h>reuse of definition of __sFILE_fakereuse of definition of _reentreuse of definition of _misc_reentreuse of definition of _gluereuse of definition of _rand48reuse of definition of _mprecreuse of declaration of __FILEreuse of definition of __sFILEreuse of definition of __sbufreuse of definition of _atexitreuse of definition of _on_exit_argsreuse of definition of __tmreuse of definition of _Bigintreuse of declaration of __locale_treuse of declaration of _flock_treuse of declaration of __ULongreuse of definition of _datareuse of definition of _signal_bufreuse of definition of _miscreuse of definition of _wcsrtombs_statereuse of definition of _wcrtomb_statereuse of definition of _mbsrtowcs_statereuse of definition of _mbrtowc_statereuse of definition of _mbrlen_statereuse of definition of _getdate_errreuse of definition of _l64a_bufreuse of definition of _mbtowc_statereuse of definition of _wctomb_statereuse of definition of _mblen_statereuse of definition of _strtok_lastreuse of definition of __sfreuse of definition of __sgluereuse of definition of _iobsreuse of definition of _niobsreuse of definition of _nextreuse of definition of _sig_funcreuse of definition of _asctime_bufreuse of definition of _localtime_bufreuse of definition of _r48reuse of definition of _rand_nextreuse of definition of _addreuse of definition of _multreuse of definition of _seedreuse of definition of _cvtbufreuse of definition of _cvtlenreuse of definition of _gamma_signgamreuse of definition of __cleanupreuse of definition of _mpreuse of definition of _freelistreuse of definition of _p5sreuse of definition of _result_kreuse of definition of _resultreuse of definition of _localereuse of definition of _unspecified_locale_inforeuse of definition of __sdidinitreuse of definition of _emergencyreuse of definition of _increuse of definition of _stderrreuse of definition of _stdoutreuse of definition of _stdinreuse of definition of _flags2reuse of definition of _mbstatereuse of definition of _lockreuse of definition of _blksizereuse of definition of _lbreuse of definition of _nbufreuse of definition of _ubufreuse of definition of _urreuse of definition of _upreuse of definition of _ubreuse of definition of _closereuse of definition of _seekreuse of definition of _writereuse of definition of _readreuse of definition of _cookiereuse of definition of _lbfsizereuse of definition of _bfreuse of definition of _filereuse of definition of _flagsreuse of definition of _wreuse of definition of _rreuse of definition of _preuse of definition of _errnoreuse of definition of _sizereuse of definition of _basereuse of definition of _on_exit_args_ptrreuse of #define _ATEXIT_SIZE 32reuse of definition of _fnsreuse of definition of _indreuse of definition of _is_cxareuse of definition of _fntypesreuse of definition of _dso_handlereuse of definition of _fnargsreuse of definition of __tm_isdstreuse of definition of __tm_ydayreuse of definition of __tm_wdayreuse of HAL_TIM_OnePulse_Start_ITreuse of HAL_TIM_OnePulse_Stopreuse of HAL_TIM_OnePulse_Startreuse of HAL_TIM_OnePulse_MspDeInitreuse of HAL_TIM_OnePulse_MspInitreuse of HAL_TIM_OnePulse_DeInitreuse of HAL_TIM_OnePulse_Initreuse of OnePulseModereuse of HAL_TIM_IC_Stop_DMAreuse of HAL_TIM_IC_Start_DMAreuse of HAL_TIM_IC_Stop_ITreuse of HAL_TIM_IC_Start_ITreuse of HAL_TIM_IC_Stopreuse of HAL_TIM_IC_Startreuse of HAL_TIM_IC_MspDeInitreuse of HAL_TIM_IC_MspInitreuse of HAL_TIM_IC_DeInitreuse of HAL_TIM_IC_Initreuse of HAL_TIM_PWM_Stop_DMAreuse of HAL_TIM_PWM_Start_DMAreuse of HAL_TIM_PWM_Stop_ITreuse of HAL_TIM_PWM_Start_ITreuse of HAL_TIM_PWM_Stopreuse of HAL_TIM_PWM_Startreuse of HAL_TIM_PWM_MspDeInitreuse of HAL_TIM_PWM_MspInitreuse of HAL_TIM_PWM_DeInitreuse of HAL_TIM_PWM_Initreuse of HAL_TIM_OC_Stop_DMAreuse of HAL_TIM_OC_Start_DMAreuse of HAL_TIM_OC_Stop_ITreuse of HAL_TIM_OC_Start_ITreuse of HAL_TIM_OC_Stopreuse of HAL_TIM_OC_Startreuse of HAL_TIM_OC_MspDeInitreuse of HAL_TIM_OC_MspInitreuse of HAL_TIM_OC_DeInitreuse of HAL_TIM_OC_Initreuse of HAL_TIM_Base_Stop_DMAreuse of HAL_TIM_Base_Start_DMAreuse of HAL_TIM_Base_Stop_ITreuse of HAL_TIM_Base_Start_ITreuse of HAL_TIM_Base_Stopreuse of HAL_TIM_Base_Startreuse of HAL_TIM_Base_MspDeInitreuse of HAL_TIM_Base_MspInitreuse of HAL_TIM_Base_DeInitreuse of HAL_TIM_Base_Initreuse of DMABurstStatereuse of HAL_TIM_ACTIVE_CHANNEL_1reuse of HAL_TIM_ACTIVE_CHANNEL_2reuse of HAL_TIM_ACTIVE_CHANNEL_3reuse of HAL_TIM_ACTIVE_CHANNEL_4reuse of HAL_TIM_ACTIVE_CHANNEL_5reuse of HAL_TIM_ACTIVE_CHANNEL_6reuse of HAL_TIM_ACTIVE_CHANNEL_CLEAREDreuse of HAL_DMA_BURST_STATE_RESETreuse of HAL_DMA_BURST_STATE_READYreuse of HAL_DMA_BURST_STATE_BUSYreuse of HAL_TIM_CHANNEL_STATE_RESETreuse of HAL_TIM_CHANNEL_STATE_READYreuse of HAL_TIM_CHANNEL_STATE_BUSYreuse of HAL_TIM_STATE_RESETreuse of HAL_TIM_STATE_READYreuse of HAL_TIM_STATE_BUSYreuse of HAL_TIM_STATE_TIMEOUTreuse of HAL_TIM_STATE_ERRORreuse of AutomaticOutputreuse of Break2Filterreuse of Break2Polarityreuse of Break2Statereuse of BreakFilterreuse of BreakPolarityreuse of BreakStatereuse of LockLevelreuse of OffStateIDLEModereuse of OffStateRunModereuse of TriggerFilterreuse of TriggerPrescalerreuse of TriggerPolarityreuse of SlaveModereuse of MasterSlaveModereuse of MasterOutputTrigger2reuse of MasterOutputTriggerreuse of ClearInputFilterreuse of ClearInputPrescalerreuse of ClearInputPolarityreuse of ClearInputSourcereuse of ClearInputStatereuse of ClockFilterreuse of ClockPolarityreuse of ClockSourcereuse of IC2Filterreuse of IC2Prescalerreuse of IC2Selectionreuse of IC2Polarityreuse of IC1Selectionreuse of EncoderModereuse of ICFilterreuse of ICPrescalerreuse of ICSelectionreuse of ICPolarityreuse of OCNIdleStatereuse of OCIdleStatereuse of OCNPolarityreuse of OCPolarityreuse of Pulsereuse of OCModereuse of OCFastModereuse of AutoReloadPreloadreuse of RepetitionCounterreuse of ClockDivisionreuse of Periodreuse of CounterModereuse of Prescalerreuse of volatile HAL_TIM_DMABurstStateTypeDefreuse of volatile HAL_TIM_ChannelStateTypeDefreuse of volatile HAL_TIM_ChannelStateTypeDef[4]reuse of enum <unnamed>[4]reuse of volatile HAL_TIM_ChannelStateTypeDef[6]reuse of enum <unnamed>[6]reuse of volatile HAL_TIM_StateTypeDefreuse of DMA_HandleTypeDef *[7]reuse of __DMA_HandleTypeDef *[7]reuse of HAL_UART_RxEventTypeTypeDefreuse of UART_WakeUpTypeDefreuse of HAL_UARTEx_GetRxEventTypereuse of const UART_HandleTypeDefreuse of const UART_HandleTypeDef *reuse of HAL_UARTEx_ReceiveToIdle_DMAreuse of HAL_UARTEx_ReceiveToIdle_ITreuse of HAL_UARTEx_ReceiveToIdlereuse of RxLenreuse of HAL_MultiProcessorEx_AddressLength_Setreuse of AddressLengthreuse of HAL_UARTEx_DisableClockStopModereuse of HAL_UARTEx_EnableClockStopModereuse of HAL_UARTEx_DisableStopModereuse of HAL_UARTEx_EnableStopModereuse of HAL_UARTEx_StopModeWakeUpSourceConfigreuse of WakeUpSelectionreuse of HAL_UARTEx_WakeupCallbackreuse of HAL_RS485Ex_Initreuse of AssertionTimereuse of DeassertionTimereuse of WakeUpEventreuse of HAL_UART_StateTypeDefreuse of HAL_UART_RxTypeTypeDefreuse of UART_AdvFeatureInitTypeDefreuse of UART_InitTypeDefreuse of UART_Start_Receive_DMAreuse of UART_Start_Receive_ITreuse of UART_AdvFeatureConfigreuse of UART_WaitOnFlagUntilTimeoutreuse of UART_CheckIdleStatereuse of UART_SetConfigreuse of HAL_UART_GetErrorreuse of HAL_UART_GetStatereuse of HAL_HalfDuplex_EnableReceiverreuse of HAL_HalfDuplex_EnableTransmitterreuse of HAL_MultiProcessor_EnterMuteModereuse of HAL_MultiProcessor_DisableMuteModereuse of HAL_MultiProcessor_EnableMuteModereuse of HAL_LIN_SendBreakreuse of HAL_UART_DisableReceiverTimeoutreuse of HAL_UART_EnableReceiverTimeoutreuse of HAL_UART_ReceiverTimeout_Configreuse of TimeoutValuereuse of HAL_UARTEx_RxEventCallbackreuse of HAL_UART_AbortReceiveCpltCallbackreuse of HAL_UART_AbortTransmitCpltCallbackreuse of HAL_UART_AbortCpltCallbackreuse of HAL_UART_ErrorCallbackreuse of HAL_UART_RxCpltCallbackreuse of HAL_UART_RxHalfCpltCallbackreuse of HAL_UART_TxCpltCallbackreuse of HAL_UART_TxHalfCpltCallbackreuse of HAL_UART_IRQHandlerreuse of HAL_UART_AbortReceive_ITreuse of HAL_UART_AbortTransmit_ITreuse of HAL_UART_Abort_ITreuse of HAL_UART_AbortReceivereuse of HAL_UART_AbortTransmitreuse of HAL_UART_Abortreuse of HAL_UART_DMAStopreuse of HAL_UART_DMAResumereuse of HAL_UART_DMAPausereuse of HAL_UART_Receive_DMAreuse of HAL_UART_Transmit_DMAreuse of HAL_UART_Receive_ITreuse of HAL_UART_Transmit_ITreuse of HAL_UART_Receivereuse of HAL_UART_Transmitreuse of HAL_UART_MspDeInitreuse of HAL_UART_MspInitreuse of HAL_MultiProcessor_Initreuse of WakeUpMethodreuse of HAL_LIN_Initreuse of BreakDetectLengthreuse of HAL_HalfDuplex_Initreuse of RxStatereuse of TxISRreuse of RxISRreuse of RxEventTypereuse of ReceptionTypereuse of Maskreuse of RxXferCountreuse of TxXferCountreuse of AdvancedInitreuse of UART_ClockSourceTypeDefreuse of UART_CLOCKSOURCE_PCLK1reuse of UART_CLOCKSOURCE_PCLK2reuse of UART_CLOCKSOURCE_HSIreuse of UART_CLOCKSOURCE_SYSCLKreuse of UART_CLOCKSOURCE_LSEreuse of UART_CLOCKSOURCE_UNDEFINEDreuse of MSBFirstreuse of AutoBaudRateModereuse of AutoBaudRateEnablereuse of DMADisableonRxErrorreuse of OverrunDisablereuse of Swapreuse of DataInvertreuse of RxPinLevelInvertreuse of TxPinLevelInvertreuse of AdvFeatureInitreuse of OneBitSamplingreuse of OverSamplingreuse of HwFlowCtlreuse of Parityreuse of StopBitsreuse of WordLengthreuse of BaudRatereuse of volatile HAL_UART_StateTypeDefreuse of volatile HAL_UART_RxEventTypeTypeDefreuse of volatile HAL_UART_RxTypeTypeDefreuse of MDIOS_HandleTypeDefreuse of HAL_MDIOS_StateTypeDefreuse of MDIOS_InitTypeDefreuse of HAL_MDIOS_GetStatereuse of MDIOS_HandleTypeDef *reuse of hmdiosreuse of HAL_MDIOS_GetErrorreuse of HAL_MDIOS_WakeUpCallbackreuse of HAL_MDIOS_ErrorCallbackreuse of HAL_MDIOS_ReadCpltCallbackreuse of HAL_MDIOS_WriteCpltCallbackreuse of HAL_MDIOS_IRQHandlerreuse of HAL_MDIOS_EnableEventsreuse of HAL_MDIOS_ClearReadRegAddressreuse of RegNumreuse of HAL_MDIOS_ClearWriteRegAddressreuse of HAL_MDIOS_GetReadRegAddressreuse of HAL_MDIOS_GetWrittenRegAddressreuse of HAL_MDIOS_ReadRegreuse of HAL_MDIOS_WriteRegreuse of HAL_MDIOS_MspDeInitreuse of HAL_MDIOS_MspInitreuse of HAL_MDIOS_DeInitreuse of HAL_MDIOS_Initreuse of STMPE811_REG_IO_INT_ENreuse of STMPE811_REG_IO_MP_STAreuse of STMPE811_REG_IO_SET_PINreuse of STMPE811_REG_IO_CLR_PINreuse of STMPE811_EDGE_FALLINGreuse of STMPE811_EDGE_RISINGreuse of STMPE811_REG_IO_AFreuse of STMPE811_REG_IO_DIRreuse of STMPE811_DIRECTION_INreuse of STMPE811_DIRECTION_OUTreuse of STMPE811_TYPE_EDGEreuse of STMPE811_TYPE_LEVELreuse of STMPE811_POLARITY_LOWreuse of STMPE811_POLARITY_HIGHreuse of RCC_PLL_NONEreuse of __HAL_RCC_PLL_DISABLE()reuse of PLL_TIMEOUT_VALUEreuse of __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__)reuse of __HAL_RCC_PLL_ENABLE()reuse of definition of __tm_yearreuse of definition of __tm_monreuse of definition of __tm_mdayreuse of definition of __tm_hourreuse of definition of __tm_minreuse of definition of __tm_secreuse of definition of _xreuse of definition of _wdsreuse of definition of _signreuse of definition of _maxwdsreuse of definition of _kreuse of #define _GLOBAL_ATEXIT _global_atexitreuse of #define _GLOBAL_REENT _global_impure_ptrreuse of #define _REENT _impure_ptrreuse of #define __ATTRIBUTE_IMPURE_PTR__reuse of #define _Kmax (sizeof (size_t) << 3)reuse of #define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }reuse of #define _REENT_SIGNAL_BUF(ptr) ((ptr)->_signal_buf)reuse of #define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_misc->_getdate_err))reuse of #define _REENT_L64A_BUF(ptr) ((ptr)->_misc->_l64a_buf)reuse of #define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_misc->_wcsrtombs_state)reuse of #define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_misc->_wcrtomb_state)reuse of #define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_misc->_mbsrtowcs_state)reuse of #define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_misc->_mbrtowc_state)reuse of #define _REENT_MBRLEN_STATE(ptr) ((ptr)->_misc->_mbrlen_state)reuse of #define _REENT_WCTOMB_STATE(ptr) ((ptr)->_misc->_wctomb_state)reuse of #define _REENT_MBTOWC_STATE(ptr) ((ptr)->_misc->_mbtowc_state)reuse of #define _REENT_MBLEN_STATE(ptr) ((ptr)->_misc->_mblen_state)reuse of #define _REENT_STRTOK_LAST(ptr) ((ptr)->_misc->_strtok_last)reuse of #define _REENT_EMERGENCY(ptr) ((ptr)->_emergency)reuse of #define _REENT_TM(ptr) ((ptr)->_localtime_buf)reuse of #define _REENT_ASCTIME_BUF(ptr) ((ptr)->_asctime_buf)reuse of #define _REENT_MP_FREELIST(ptr) ((ptr)->_mp->_freelist)reuse of #define _REENT_MP_P5S(ptr) ((ptr)->_mp->_p5s)reuse of #define _REENT_MP_RESULT_K(ptr) ((ptr)->_mp->_result_k)reuse of #define _REENT_MP_RESULT(ptr) ((ptr)->_mp->_result)reuse of #define _REENT_RAND48_ADD(ptr) ((ptr)->_r48->_add)reuse of #define _REENT_RAND48_MULT(ptr) ((ptr)->_r48->_mult)reuse of #define _REENT_RAND48_SEED(ptr) ((ptr)->_r48->_seed)reuse of #define _REENT_RAND_NEXT(ptr) ((ptr)->_r48->_rand_next)reuse of #define _REENT_SIGNGAM(ptr) ((ptr)->_gamma_signgam)reuse of #define _REENT_CHECK_SIGNAL_BUF(var) _REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, )reuse of #define _REENT_CHECK_MISC(var) _REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var))reuse of #define _REENT_INIT_MISC(var) do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0)reuse of #define _REENT_CHECK_EMERGENCY(var) _REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, )reuse of #define _REENT_CHECK_MP(var) _REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var))reuse of #define _REENT_INIT_MP(var) do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0)reuse of #define _REENT_CHECK_RAND48(var) _REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var)))reuse of #define _REENT_INIT_RAND48(var) do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0)reuse of #define _REENT_CHECK_ASCTIME_BUF(var) _REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE))reuse of #define _REENT_CHECK_TM(var) _REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), )reuse of #define _REENT_CHECK(var,what,type,size,init) do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0)reuse of #define __reent_assert(x) ((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded"))reuse of #define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = (__FILE *)&__sf_fake_stdin; (var)->_stdout = (__FILE *)&__sf_fake_stdout; (var)->_stderr = (__FILE *)&__sf_fake_stderr; }reuse of #define _REENT_INIT(var) { 0, (__FILE *)&__sf_fake_stdin, (__FILE *)&__sf_fake_stdout, (__FILE *)&__sf_fake_stderr, 0, _NULL, 0, 0, _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_ATEXIT {_NULL, 0, _NULL}, _NULL, _NULL, _NULL }reuse of #define _REENT_SIGNAL_SIZE 24reuse of #define _REENT_ASCTIME_SIZE 26reuse of #define _REENT_EMERGENCY_SIZE 25reuse of #define _RAND48_ADD (0x000b)reuse of #define _RAND48_MULT_2 (0x0005)reuse of #define _RAND48_MULT_1 (0xdeec)reuse of #define _RAND48_MULT_0 (0xe66d)reuse of #define _RAND48_SEED_2 (0x1234)reuse of #define _RAND48_SEED_1 (0xabcd)reuse of #define _RAND48_SEED_0 (0x330e)reuse of #define _REENT_SMALL_CHECK_INIT(ptr) do { if ((ptr) && !(ptr)->__sdidinit) __sinit (ptr); } while (0)reuse of #define _REENT_INIT_ATEXITreuse of #define _ATEXIT_INIT {_NULL, 0, {_NULL}, _NULL}reuse of #define __Long longreuse of #define _NULL 0reuse of #define _SYS_REENT_H_reuse of #ifndef _SYS_REENT_H_reuse of #ifndef __Longreuse of #if __LONG_MAX__ == 2147483647Lreuse of #elif __INT_MAX__ == 2147483647reuse of #if !defined( __Long)reuse of #ifndef __machine_flock_t_definedreuse of #ifdef _REENT_SMALLreuse of #ifdef _REENT_GLOBAL_ATEXITreuse of #if defined(_REENT_SMALL) && !defined(_REENT_GLOBAL_STDIO_STREAMS)reuse of #ifndef __SINGLE_THREAD__reuse of #ifdef __CUSTOM_FILE_IO__reuse of #ifndef _REENT_GLOBAL_ATEXITreuse of #ifdef _REENT_GLOBAL_STDIO_STREAMSreuse of #ifdef _REENT_CHECK_VERIFYreuse of #ifndef __ATTRIBUTE_IMPURE_PTR__reuse of #if defined(__DYNAMIC_REENT__) && !defined(__SINGLE_THREAD__)reuse of #ifndef __getreentreuse of declaration of _global_atexitreuse of declaration of _reclaim_reentreuse of declaration of _global_impure_ptrreuse of declaration of _impure_ptrreuse of declaration of __sf_fake_stderrreuse of declaration of __sf_fake_stdoutreuse of declaration of __sf_fake_stdinreuse of declaration of __sinitreuse of declaration of _reentreuse of /* _SYS_REENT_H_ */reuse of /* points to head of LIFO stack */reuse of /* __SINGLE_THREAD__ || !__DYNAMIC_REENT__ */reuse of /* #define _REENT_ONLY define this to get only reentrant routines */reuse of /*
 * All references to struct _reent are via this pointer.
 * Internally, newlib routines that need to reference it should use _REENT.
 */reuse of /* This value is used in stdlib/misc.c.  reent/reent.c has to know it
   as well to make sure the freelist is correctly free'd.  Therefore
   we define it here, rather than in stdlib/misc.c, as before. */reuse of /* !_REENT_SMALL */reuse of /* nothing */reuse of /* first three file descriptors */reuse of /* root of glue chain */reuse of /* These are here last so that __FILE can grow without changing the offsets
     of the above members (on the off chance that future binary compatibility
     would be broken otherwise).  */reuse of /* signal info */reuse of /* one guaranteed table, required by ANSI */reuse of /* atexit stuff */reuse of /* Two next two fields were once used by malloc.  They are no longer
     used. They are used to preserve the space used before so as to
     allow addition of new reent fields and keep binary compatibility.   */reuse of /* should be size_t */reuse of /* used by some fp conversion routines */reuse of /* used by mprec routines */reuse of /* 1 means stdio has been init'd */reuse of /* per-thread locale */reuse of /* unused, reserved for locale stuff */reuse of /* TODO */reuse of /* used by tmpnam */reuse of /* FILE is a big struct and may change over time.  To try to achieve binary
     compatibility with future versions, put stdin,stdout,stderr here.
     These are pointers into member __sf defined below.  */reuse of /* local copy of errno */reuse of /* Handle the dynamically allocated rand48 structure. */reuse of /* Generic _REENT check macro.  */reuse of /* Specify how to handle reent_check malloc failures. */reuse of /* _REENT_GLOBAL_STDIO_STREAMS */reuse of /* strsignal */reuse of /* strtok, multibyte states */reuse of /* file descriptors */reuse of /* XXX */reuse of /* As an exception to the above put _errno first for binary
     compatibility with non _REENT_SMALL targets.  */reuse of /* This version of _reent is laid out with "int"s in pairs, to help
 * ports with 16-bit int's but 32-bit pointers, align nicely.  */reuse of /* miscellaneous reentrant data */reuse of /*
 * struct _reent
 *
 * This structure contains *all* globals needed by the library.
 * It's raison d'etre is to facilitate threads by making all library routines
 * reentrant.  IE: All state information is contained here.
 */reuse of /* How big the some arrays are.  */reuse of /* Put this in here as well, for good luck.  */reuse of /*
 * rand48 family support
 *
 * Copyright (c) 1993 Martin Birgmeier
 * All rights reserved.
 *
 * You may redistribute unmodified or modified versions of this source
 * code provided that the above copyright notice and this and the
 * following conditions are retained.
 *
 * This software is provided ``as is'', and comes with no warranties
 * of any kind. I shall in no event be liable for anything that happens
 * to anyone/anything when using this software.
 */reuse of /* !__CUSTOM_FILE_IO__ */reuse of /* __LARGE64_FILES */reuse of /* for wide char stdio functions. */reuse of /* for thread-safety locking */reuse of /* current lseek offset */reuse of /* for future use */reuse of /* stat.st_blksize (may be != _bf._size) */reuse of /* Unix stdio files get aligned to block boundaries on fseek() */reuse of /* buffer for fgetline() */reuse of /* separate buffer for fgetline() when line crosses buffer boundary */reuse of /* guarantee a getc() buffer */reuse of /* guarantee an ungetc() buffer */reuse of /* tricks to meet minimum requirements even when malloc() fails */reuse of /* saved _r when _r is counting ungetc data */reuse of /* saved _p when _p is doing ungetc data */reuse of /* ungetc buffer */reuse of /* separate buffer for long sequences of ungetc() */reuse of /* cookie passed to io functions */reuse of /* operations */reuse of /* 0 or -_bf._size, for inline putc */reuse of /* the buffer (at least 1 byte, if !NULL) */reuse of /* fileno, if Unix descriptor, else -1 */reuse of /* flags, below; this FILE is free if 0 */reuse of /* write space left for putc() */reuse of /* read space left for getc() */reuse of /* current position in (some) buffer */reuse of /* Get custom _FILE definition.  */reuse of /* Here for binary compatibility? Remove? */reuse of /* _REENT_SMALL && !_REENT_GLOBAL_STDIO_STREAMS */reuse of /* Following is needed both in libc/stdio and libc/stdlib so we put it
 * here instead of libc/stdio/local.h where it was previously. */reuse of /*
 * struct __sFILE_fake is the start of a struct __sFILE, with only the
 * minimal fields allocated.  In __sinit() we really allocate the 3
 * standard streams, etc., and point away from this fake.
 */reuse of /*
 * Stdio state variables.
 *
 * The following always hold:
 *
 *	if (_flags&(__SLBF|__SWR)) == (__SLBF|__SWR),
 *		_lbfsize is -_bf._size, else _lbfsize is 0
 *	if _flags&__SRD, _w is 0
 *	if _flags&__SWR, _r is 0
 *
 * This ensures that the getc and putc macros (or inline functions) never
 * try to write or read from a file that is in `read' or `write' mode.
 * (Moreover, they can, and do, automatically switch from read mode to
 * write mode, and back, on "r+" and "w+" files.)
 *
 * _lbfsize is used only to make the inline line-buffered output stream
 * code as compact as possible.
 *
 * _ub, _up, and _ur are used when ungetc() pushes back more characters
 * than fit in the current _bf, or when ungetc() pushes back a character
 * that does not match the previous one in _bf.  When this happens,
 * _ub._base becomes non-nil (i.e., a stream has ungetc() data iff
 * _ub._base!=NULL) and _up and _ur save the current values of _p and _r.
 */reuse of /*
 * Stdio buffers.
 *
 * This and __FILE are defined here because we need them for struct _reent,
 * but we don't want stdio.h included when stdlib.h is.
 */reuse of /* the table itself */reuse of /* Some entries may already have been called, and will be NULL.  */reuse of /* next index in this table */reuse of /* next in list */reuse of /* Bitmask is set if function was registered via __cxa_atexit.  */reuse of /* type of exit routine -
				   Must have at least _ATEXIT_SIZE bits */reuse of /* Bitmask is set if user function takes arguments.  */reuse of /* user fn args */reuse of /* must be at least 32 to guarantee ANSI conformance */reuse of /*
 * atexit() support.
 */reuse of /* needed by reentrant structure */reuse of /*
 * If _REENT_SMALL is defined, we make struct _reent as small as possible,
 * by having nearly everything possible allocated at first use.
 */reuse of /* WARNING: All identifiers here must begin with an underscore.  This file is
   included by stdio.h and others and we therefore must only use identifiers
   in the namespace allotted to us.  */reuse of /* This header file provides the reentrancy.  */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/cdefs.hreuse of #define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))reuse of #define __guarded_by(x) __lock_annotate(guarded_by(x))reuse of #define __nosanitizethreadreuse of #define __nosanitizeaddressreuse of #define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)reuse of #define __requires_unlocked(__VA_ARGS__...) __lock_annotate(locks_excluded(__VA_ARGS__))reuse of #define __requires_shared(__VA_ARGS__...) __lock_annotate(shared_locks_required(__VA_ARGS__))reuse of #define __requires_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))reuse of #define __asserts_shared(__VA_ARGS__...) __lock_annotate(assert_shared_lock(__VA_ARGS__))reuse of #define __asserts_exclusive(__VA_ARGS__...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))reuse of #define __unlocks(__VA_ARGS__...) __lock_annotate(unlock_function(__VA_ARGS__))reuse of #define __trylocks_shared(__VA_ARGS__...) __lock_annotate(shared_trylock_function(__VA_ARGS__))reuse of #define __trylocks_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))reuse of #define __locks_shared(__VA_ARGS__...) __lock_annotate(shared_lock_function(__VA_ARGS__))reuse of #define __locks_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))reuse of #define __lockable __lock_annotate(lockable)reuse of #define __lock_annotate(x)reuse of #define __datatype_type_tag(kind,type)reuse of #define __arg_type_tag(arg_kind,arg_idx,type_tag_idx)reuse of #define __NULLABILITY_PRAGMA_POPreuse of #define __NULLABILITY_PRAGMA_PUSHreuse of #define _Null_unspecifiedreuse of #define _Nullablereuse of #define _Nonnullreuse of #define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))reuse of #define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))reuse of #define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))reuse of #define __COPYRIGHT(s) struct __hackreuse of #define __SCCSID(s) struct __hackreuse of #define __RCSID_SOURCE(s) struct __hackreuse of #define __RCSID(s) struct __hackreuse of #define __FBSDID(s) struct __hackreuse of #define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)reuse of #define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)reuse of #define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")reuse of #define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)reuse of #define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))reuse of #define __printf0like(fmtarg,firstvararg)reuse of #define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))reuse of #define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))reuse of #define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))reuse of #define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))reuse of #define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))reuse of #define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})reuse of #define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))reuse of #define __offsetof(type,field) offsetof(type, field)reuse of #define __hidden __attribute__((__visibility__("hidden")))reuse of #define __exported __attribute__((__visibility__("default")))reuse of #define __null_sentinel __attribute__((__sentinel__))reuse of #define __predict_false(exp) __builtin_expect((exp), 0)reuse of #define __predict_true(exp) __builtin_expect((exp), 1)reuse of #define __restrict restrictreuse of #define __unreachable() __builtin_unreachable()reuse of #define __returns_twice __attribute__((__returns_twice__))reuse of #define __result_use_check __attribute__((__warn_unused_result__))reuse of #define __fastcall __attribute__((__fastcall__))reuse of #define __nonnull_all __attribute__((__nonnull__))reuse of #define __nonnull(x) __attribute__((__nonnull__ x))reuse of #define __noinline __attribute__ ((__noinline__))reuse of #define __always_inline __inline__ __attribute__((__always_inline__))reuse of #define __pure __attribute__((__pure__))reuse of #define __malloc_like __attribute__((__malloc__))reuse of #define __min_size(x) static (x)reuse of #define __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no)reuse of #define __alloc_align(x) __attribute__((__alloc_align__(x)))reuse of #define __alloc_size2(n,x) __attribute__((__alloc_size__(n, x)))reuse of #define __alloc_size(x) __attribute__((__alloc_size__(x)))reuse of #define __section(x) __attribute__((__section__(x)))reuse of #define __aligned(x) __attribute__((__aligned__(x)))reuse of #define __used __attribute__((__used__))reuse of #define __unused __attribute__((__unused__))reuse of #define __pure2 __attribute__((__const__))reuse of #define __dead2 __attribute__((__noreturn__))reuse of #define __weak_symbol __attribute__((__weak__))reuse of #define __volatile volatilereuse of #define __signed signedreuse of #define __const constreuse of #define __XSTRING(x) __STRING(x)reuse of #define __STRING(x) #xreuse of #define __CONCAT(x,y) __CONCAT1(x,y)reuse of #define __CONCAT1(x,y) x ## yreuse of #define __P(protos) protosreuse of #define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1reuse of #define __CC_SUPPORTS_VARADIC_XXX 1reuse of #define __CC_SUPPORTS_WARNING 1reuse of #define __CC_SUPPORTS___FUNC__ 1reuse of #define __CC_SUPPORTS___INLINE__ 1reuse of #define __CC_SUPPORTS___INLINE 1reuse of #define __CC_SUPPORTS_INLINE 1reuse of #define __GNUCLIKE_BUILTIN_MEMCPY 1reuse of #define __GNUCLIKE_MATH_BUILTIN_RELOPSreuse of #define __GNUCLIKE_BUILTIN_NEXT_ARG 1reuse of #define __compiler_membar() __asm __volatile(" " : : : "memory")reuse of #define __GNUC_VA_LIST_COMPATIBILITY 1reuse of #define __GNUCLIKE_BUILTIN_VAALIST 1reuse of #define __GNUCLIKE_BUILTIN_STDARG 1reuse of #define __GNUCLIKE_BUILTIN_VARARGS 1reuse of #define __GNUCLIKE_BUILTIN_CONSTANT_P 1reuse of #define __GNUCLIKE_CTOR_SECTION_HANDLING 1reuse of #define __GNUCLIKE___SECTION 1reuse of #define __GNUCLIKE___OFFSETOF 1reuse of #define __GNUCLIKE___TYPEOF 1reuse of #define __GNUCLIKE_MATH_BUILTIN_CONSTANTSreuse of #define __GNUCLIKE_ASM 3reuse of #define __END_DECLSreuse of #define __BEGIN_DECLSreuse of #define __ptrvaluereuse of #define __unboundedreuse of #define __boundedreuse of #define __flexarr [0]reuse of #define __attribute_format_strfmon__(a,b)reuse of #define __attribute_pure__reuse of #define __attribute_malloc__reuse of #define __long_double_t long doublereuse of #define __ptr_t void *reuse of #define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cnamereuse of #define __THROWreuse of #define __DOTS , ...reuse of #define __PMT(args) argsreuse of #define _SYS_CDEFS_H_reuse of #ifndef _SYS_CDEFS_H_reuse of #ifndef __BOUNDED_POINTERS__reuse of #ifndef __has_attributereuse of #ifndef __has_extensionreuse of #ifndef __has_featurereuse of #ifndef __has_includereuse of #ifndef __has_builtinreuse of #if defined(__cplusplus)reuse of #if defined(__GNUC__) || defined(__INTEL_COMPILER)reuse of #if __GNUC__ >= 3 || defined(__INTEL_COMPILER)reuse of #ifndef __INTEL_COMPILERreuse of #if defined(__INTEL_COMPILER) && defined(__cplusplus) && \reuse of #if (__GNUC_MINOR__ > 95 || __GNUC__ >= 3)reuse of #if defined(__STDC__) || defined(__cplusplus)reuse of #if !(defined(__CC_SUPPORTS___INLINE))reuse of #if !defined(__CC_SUPPORTS___INLINE)reuse of #ifndef NO_ANSI_KEYWORDSreuse of #if !__GNUC_PREREQ__(2, 5) && !defined(__INTEL_COMPILER)reuse of #if __GNUC__ == 2 && __GNUC_MINOR__ >= 5 && __GNUC_MINOR__ < 7 && !defined(__INTEL_COMPILER)reuse of #if __GNUC_PREREQ__(2, 7) || defined(__INTEL_COMPILER)reuse of #if __GNUC_PREREQ__(4, 3) || __has_attribute(__alloc_size__)reuse of #if __GNUC_PREREQ__(4, 9) || __has_attribute(__alloc_align__)reuse of #if !__GNUC_PREREQ__(2, 95)reuse of #if !defined(__STDC_VERSION__) || __STDC_VERSION__ < 201112Lreuse of #if !__has_extension(c_alignas)reuse of #if (defined(__cplusplus) && __cplusplus >= 201103L) || \reuse of #if !defined(__cplusplus) && !__has_extension(c_atomic) && \reuse of #define USB_OTG_GOTGCTL_ASVLD_Pos (18U)reuse of #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Mskreuse of #define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)reuse of #define USB_OTG_GOTGCTL_DBCT_Pos (17U)reuse of #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Mskreuse of #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)reuse of #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)reuse of #define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Mskreuse of #define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)reuse of #define USB_OTG_GOTGCTL_EHEN_Pos (12U)reuse of #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Mskreuse of #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)reuse of #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)reuse of #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Mskreuse of #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)reuse of #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)reuse of #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Mskreuse of #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)reuse of #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)reuse of #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Mskreuse of #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)reuse of #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)reuse of #define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Mskreuse of #define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)reuse of #define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)reuse of #define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Mskreuse of #define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)reuse of #define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)reuse of #define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Mskreuse of #define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)reuse of #define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)reuse of #define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Mskreuse of #define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)reuse of #define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)reuse of #define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Mskreuse of #define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)reuse of #define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)reuse of #define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Mskreuse of #define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)reuse of #define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)reuse of #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Mskreuse of #define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)reuse of #define USB_OTG_GOTGCTL_SRQ_Pos (1U)reuse of #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Mskreuse of #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)reuse of #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)reuse of #define ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Mskreuse of #define ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)reuse of #define ETH_DMACHRBAR_HRBAP_Pos (0U)reuse of #define ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Mskreuse of #define ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)reuse of #define ETH_DMACHTBAR_HTBAP_Pos (0U)reuse of #define ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Mskreuse of #define ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)reuse of #define ETH_DMACHRDR_HRDAP_Pos (0U)reuse of #define ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Mskreuse of #define ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)reuse of #define ETH_DMACHTDR_HTDAP_Pos (0U)reuse of #define ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Mskreuse of #define ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)reuse of #define ETH_DMAMFBOCR_MFC_Pos (0U)reuse of #define ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Mskreuse of #define ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)reuse of #define ETH_DMAMFBOCR_OMFC_Pos (16U)reuse of #define ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Mskreuse of #define ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)reuse of #define ETH_DMAMFBOCR_MFA_Pos (17U)reuse of #define ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Mskreuse of #define ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)reuse of #define ETH_DMAMFBOCR_OFOC_Pos (28U)reuse of #define ETH_DMAIER_TIE ETH_DMAIER_TIE_Mskreuse of #define ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos)reuse of #define ETH_DMAIER_TIE_Pos (0U)reuse of #define ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Mskreuse of #define ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos)reuse of #define ETH_DMAIER_TPSIE_Pos (1U)reuse of #define ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Mskreuse of #define ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos)reuse of #define ETH_DMAIER_TBUIE_Pos (2U)reuse of #define ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Mskreuse of #define ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos)reuse of #define ETH_DMAIER_TJTIE_Pos (3U)reuse of #define ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Mskreuse of #define ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos)reuse of #define ETH_DMAIER_ROIE_Pos (4U)reuse of #define ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Mskreuse of #define ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos)reuse of #define ETH_DMAIER_TUIE_Pos (5U)reuse of #define ETH_DMAIER_RIE ETH_DMAIER_RIE_Mskreuse of #define ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos)reuse of #define ETH_DMAIER_RIE_Pos (6U)reuse of #define ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Mskreuse of #define ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos)reuse of #define ETH_DMAIER_RBUIE_Pos (7U)reuse of #define ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Mskreuse of #define ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos)reuse of #define ETH_DMAIER_RPSIE_Pos (8U)reuse of #define ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Mskreuse of #define ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos)reuse of #define ETH_DMAIER_RWTIE_Pos (9U)reuse of #define ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Mskreuse of #define ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos)reuse of #define ETH_DMAIER_ETIE_Pos (10U)reuse of #define ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Mskreuse of #define ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos)reuse of #define ETH_DMAIER_FBEIE_Pos (13U)reuse of #define ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Mskreuse of #define ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos)reuse of #define ETH_DMAIER_ERIE_Pos (14U)reuse of #define ETH_DMAIER_AISE ETH_DMAIER_AISE_Mskreuse of #define ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos)reuse of #define ETH_DMAIER_AISE_Pos (15U)reuse of #define ETH_DMAIER_NISE ETH_DMAIER_NISE_Mskreuse of #define ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos)reuse of #define ETH_DMAIER_NISE_Pos (16U)reuse of #define ETH_DMAOMR_SR ETH_DMAOMR_SR_Mskreuse of #define ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos)reuse of #define ETH_DMAOMR_SR_Pos (1U)reuse of #define ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Mskreuse of #define ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos)reuse of #define ETH_DMAOMR_OSF_Pos (2U)reuse of #define ETH_DMAOMR_RTC_128Bytes 0x00000018Ureuse of #define ETH_DMAOMR_RTC_96Bytes 0x00000010Ureuse of #define ETH_DMAOMR_RTC_32Bytes 0x00000008Ureuse of #define ETH_DMAOMR_RTC_64Bytes 0x00000000Ureuse of #define ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Mskreuse of #define ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos)reuse of #define ETH_DMAOMR_RTC_Pos (3U)reuse of #define ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Mskreuse of #define ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos)reuse of #define ETH_DMAOMR_FUGF_Pos (6U)reuse of #define ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Mskreuse of #define ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos)reuse of #define ETH_DMAOMR_FEF_Pos (7U)reuse of #define ETH_DMAOMR_ST ETH_DMAOMR_ST_Mskreuse of #define ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos)reuse of #define ETH_DMAOMR_ST_Pos (13U)reuse of #define ETH_DMAOMR_TTC_16Bytes 0x0001C000Ureuse of #define ETH_DMAOMR_TTC_24Bytes 0x00018000Ureuse of #define ETH_DMAOMR_TTC_32Bytes 0x00014000Ureuse of #define ETH_DMAOMR_TTC_40Bytes 0x00010000Ureuse of #define ETH_DMAOMR_TTC_256Bytes 0x0000C000Ureuse of #define ETH_DMAOMR_TTC_192Bytes 0x00008000Ureuse of #define ETH_DMAOMR_TTC_128Bytes 0x00004000Ureuse of #define ETH_DMAOMR_TTC_64Bytes 0x00000000Ureuse of #define ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Mskreuse of #define ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos)reuse of #define ETH_DMAOMR_TTC_Pos (14U)reuse of #define ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Mskreuse of #define ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos)reuse of #define ETH_DMAOMR_FTF_Pos (20U)reuse of #define ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Mskreuse of #define ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos)reuse of #define ETH_DMAOMR_TSF_Pos (21U)reuse of #define ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Mskreuse of #define ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos)reuse of #define ETH_DMAOMR_DFRF_Pos (24U)reuse of #define ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Mskreuse of #define ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos)reuse of #define ETH_DMAOMR_RSF_Pos (25U)reuse of #define ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Mskreuse of #define ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos)reuse of #define ETH_DMAOMR_DTCEFD_Pos (26U)reuse of #define ETH_DMASR_TS ETH_DMASR_TS_Mskreuse of #define ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos)reuse of #define ETH_DMASR_TS_Pos (0U)reuse of #define ETH_DMASR_TPSS ETH_DMASR_TPSS_Mskreuse of #define ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos)reuse of #define ETH_DMASR_TPSS_Pos (1U)reuse of #define ETH_DMASR_TBUS ETH_DMASR_TBUS_Mskreuse of #define ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos)reuse of #define ETH_DMASR_TBUS_Pos (2U)reuse of #define ETH_DMASR_TJTS ETH_DMASR_TJTS_Mskreuse of #define ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos)reuse of #define ETH_DMASR_TJTS_Pos (3U)reuse of #define ETH_DMASR_ROS ETH_DMASR_ROS_Mskreuse of #define ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos)reuse of #define ETH_DMASR_ROS_Pos (4U)reuse of #define ETH_DMASR_TUS ETH_DMASR_TUS_Mskreuse of #define ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos)reuse of #define ETH_DMASR_TUS_Pos (5U)reuse of #define ETH_DMASR_RS ETH_DMASR_RS_Mskreuse of #define ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos)reuse of #define ETH_DMASR_RS_Pos (6U)reuse of #define ETH_DMASR_RBUS ETH_DMASR_RBUS_Mskreuse of #define ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos)reuse of #define ETH_DMASR_RBUS_Pos (7U)reuse of #define ETH_DMASR_RPSS ETH_DMASR_RPSS_Mskreuse of #define ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos)reuse of #define ETH_DMASR_RPSS_Pos (8U)reuse of #define ETH_DMASR_RWTS ETH_DMASR_RWTS_Mskreuse of #define ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos)reuse of #define ETH_DMASR_RWTS_Pos (9U)reuse of #define ETH_DMASR_ETS ETH_DMASR_ETS_Mskreuse of #define ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos)reuse of #define ETH_DMASR_ETS_Pos (10U)reuse of #define ETH_DMASR_FBES ETH_DMASR_FBES_Mskreuse of #define ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos)reuse of #define ETH_DMASR_FBES_Pos (13U)reuse of #define ETH_DMASR_ERS ETH_DMASR_ERS_Mskreuse of #define ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos)reuse of #define ETH_DMASR_ERS_Pos (14U)reuse of #define ETH_DMASR_AIS ETH_DMASR_AIS_Mskreuse of #define ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos)reuse of #define ETH_DMASR_AIS_Pos (15U)reuse of #define ETH_DMASR_NIS ETH_DMASR_NIS_Mskreuse of #define ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos)reuse of #define ETH_DMASR_NIS_Pos (16U)reuse of #define ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Mskreuse of #define ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos)reuse of #define ETH_DMASR_RPS_Queuing_Pos (17U)reuse of #define ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Mskreuse of #define ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos)reuse of #define ETH_DMASR_RPS_Closing_Pos (17U)reuse of #define ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Mskreuse of #define ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos)reuse of #define ETH_DMASR_RPS_Suspended_Pos (19U)reuse of #define ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Mskreuse of #define ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos)reuse of #define ETH_DMASR_RPS_Waiting_Pos (17U)reuse of #define ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Mskreuse of #define ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos)reuse of #define ETH_DMASR_RPS_Fetching_Pos (17U)reuse of #define ETH_DMASR_RPS_Stopped 0x00000000Ureuse of #define ETH_DMASR_RPS ETH_DMASR_RPS_Mskreuse of #define ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos)reuse of #define ETH_DMASR_RPS_Pos (17U)reuse of #define ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Mskreuse of #define ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos)reuse of #define ETH_DMASR_TPS_Closing_Pos (20U)reuse of #define ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Mskreuse of #define ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos)reuse of #define ETH_DMASR_TPS_Suspended_Pos (21U)reuse of #define ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Mskreuse of #define ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos)reuse of #define ETH_DMASR_TPS_Reading_Pos (20U)reuse of #define ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Mskreuse of #define ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos)reuse of #define ETH_DMASR_TPS_Waiting_Pos (21U)reuse of #define ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Mskreuse of #define ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos)reuse of #define ETH_DMASR_TPS_Fetching_Pos (20U)reuse of #define ETH_DMASR_TPS_Stopped 0x00000000Ureuse of #define ETH_DMASR_TPS ETH_DMASR_TPS_Mskreuse of #define ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos)reuse of #define ETH_DMASR_TPS_Pos (20U)reuse of #define ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Mskreuse of #define ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)reuse of #define ETH_DMASR_EBS_DataTransfTx_Pos (23U)reuse of #define ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Mskreuse of #define ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)reuse of #define ETH_DMASR_EBS_ReadTransf_Pos (24U)reuse of #define ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Mskreuse of #define ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)reuse of #define ETH_DMASR_EBS_DescAccess_Pos (25U)reuse of #define ETH_DMASR_EBS ETH_DMASR_EBS_Mskreuse of #define ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos)reuse of #define ETH_DMASR_EBS_Pos (23U)reuse of #define ETH_DMASR_MMCS ETH_DMASR_MMCS_Mskreuse of #define ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos)reuse of #define ETH_DMASR_MMCS_Pos (27U)reuse of #define ETH_DMASR_PMTS ETH_DMASR_PMTS_Mskreuse of #define ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos)reuse of #define ETH_DMASR_PMTS_Pos (28U)reuse of #define ETH_DMASR_TSTS ETH_DMASR_TSTS_Mskreuse of #define ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos)reuse of #define ETH_DMASR_TSTS_Pos (29U)reuse of #define ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Mskreuse of #define ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)reuse of #define ETH_DMATDLAR_STL_Pos (0U)reuse of #define ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Mskreuse of #define ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)reuse of #define ETH_DMARDLAR_SRL_Pos (0U)reuse of #define ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Mskreuse of #define ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)reuse of #define ETH_DMARPDR_RPD_Pos (0U)reuse of #define ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Mskreuse of #define ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)reuse of #define ETH_DMATPDR_TPD_Pos (0U)reuse of #define ETH_DMABMR_SR ETH_DMABMR_SR_Mskreuse of #define ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos)reuse of #define ETH_DMABMR_SR_Pos (0U)reuse of #define ETH_DMABMR_DA ETH_DMABMR_DA_Mskreuse of #define ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos)reuse of #define ETH_DMABMR_DA_Pos (1U)reuse of #define ETH_DMABMR_DSL ETH_DMABMR_DSL_Mskreuse of #define ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos)reuse of #define ETH_DMABMR_DSL_Pos (2U)reuse of #define ETH_DMABMR_EDE ETH_DMABMR_EDE_Mskreuse of #define ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos)reuse of #define ETH_DMABMR_EDE_Pos (7U)reuse of #define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000Ureuse of #define ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000Ureuse of #define ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800Ureuse of #define ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400Ureuse of #define ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200Ureuse of #define ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100Ureuse of #define ETH_DMABMR_PBL_32Beat 0x00002000Ureuse of #define ETH_DMABMR_PBL_16Beat 0x00001000Ureuse of #define ETH_DMABMR_PBL_8Beat 0x00000800Ureuse of #define ETH_DMABMR_PBL_4Beat 0x00000400Ureuse of #define ETH_DMABMR_PBL_2Beat 0x00000200Ureuse of #define ETH_DMABMR_PBL_1Beat 0x00000100Ureuse of #define ETH_DMABMR_PBL ETH_DMABMR_PBL_Mskreuse of #define ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos)reuse of #define ETH_DMABMR_PBL_Pos (8U)reuse of #define ETH_DMABMR_RTPR_4_1 0x0000C000Ureuse of #define ETH_DMABMR_RTPR_3_1 0x00008000Ureuse of #define ETH_DMABMR_RTPR_2_1 0x00004000Ureuse of #define ETH_DMABMR_RTPR_1_1 0x00000000Ureuse of #define ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Mskreuse of #define ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos)reuse of #define ETH_DMABMR_RTPR_Pos (14U)reuse of #define ETH_DMABMR_FB ETH_DMABMR_FB_Mskreuse of #define ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos)reuse of #define ETH_DMABMR_FB_Pos (16U)reuse of #define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000Ureuse of #define ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000Ureuse of #define ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000Ureuse of #define ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000Ureuse of #define ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000Ureuse of #define ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000Ureuse of #define ETH_DMABMR_RDP_32Beat 0x00400000Ureuse of #define ETH_DMABMR_RDP_16Beat 0x00200000Ureuse of #define ETH_DMABMR_RDP_8Beat 0x00100000Ureuse of #define ETH_DMABMR_RDP_4Beat 0x00080000Ureuse of #define ETH_DMABMR_RDP_2Beat 0x00040000Ureuse of #define ETH_DMABMR_RDP_1Beat 0x00020000Ureuse of #define ETH_DMABMR_RDP ETH_DMABMR_RDP_Mskreuse of #define ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos)reuse of #define ETH_DMABMR_RDP_Pos (17U)reuse of #define ETH_DMABMR_USP ETH_DMABMR_USP_Mskreuse of #define ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos)reuse of #define ETH_DMABMR_USP_Pos (23U)reuse of #define ETH_DMABMR_FPM ETH_DMABMR_FPM_Mskreuse of #define ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos)reuse of #define ETH_DMABMR_FPM_Pos (24U)reuse of #define ETH_DMABMR_AAB ETH_DMABMR_AAB_Mskreuse of #define ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos)reuse of #define ETH_DMABMR_AAB_Pos (25U)reuse of #define ETH_DMABMR_MB ETH_DMABMR_MB_Mskreuse of #define ETH_DMABMR_MB_Msk (0x1UL << ETH_DMABMR_MB_Pos)reuse of #define ETH_DMABMR_MB_Pos (26U)reuse of #define ETH_PTPPPSCR_PPSFREQ ETH_PTPPPSCR_PPSFREQ_Mskreuse of #define ETH_PTPPPSCR_PPSFREQ_Msk (0x0FUL << ETH_PTPPPSCR_PPSFREQ_Pos)reuse of #define ETH_PTPPPSCR_PPSFREQ_Pos (0U)reuse of #define ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Mskreuse of #define ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos)reuse of #define ETH_PTPTSSR_TSSO_Pos (4U)reuse of #define ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Mskreuse of #define ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos)reuse of #define ETH_PTPTSSR_TSTTR_Pos (5U)reuse of #define ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Mskreuse of #define ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)reuse of #define ETH_PTPTTLR_TTSL_Pos (0U)reuse of #define ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Mskreuse of #define ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)reuse of #define ETH_PTPTTHR_TTSH_Pos (0U)reuse of #define ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Mskreuse of #define ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)reuse of #define ETH_PTPTSAR_TSA_Pos (0U)reuse of #define ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Mskreuse of #define ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)reuse of #define ETH_PTPTSLUR_TSUSS_Pos (0U)reuse of #define ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Mskreuse of #define ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)reuse of #define ETH_PTPTSLUR_TSUPNS_Pos (31U)reuse of #define ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Mskreuse of #define ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)reuse of #define ETH_PTPTSHUR_TSUS_Pos (0U)reuse of #define ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Mskreuse of #define ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)reuse of #define ETH_PTPTSLR_STSS_Pos (0U)reuse of #define ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Mskreuse of #define ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos)reuse of #define ETH_PTPTSLR_STPNS_Pos (31U)reuse of #define ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Mskreuse of #define ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)reuse of #define ETH_PTPTSHR_STS_Pos (0U)reuse of #define ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Mskreuse of #define ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos)reuse of #define ETH_PTPSSIR_STSSI_Pos (0U)reuse of #define ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Mskreuse of #define ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos)reuse of #define ETH_PTPTSCR_TSE_Pos (0U)reuse of #define ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Mskreuse of #define ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos)reuse of #define ETH_PTPTSCR_TSFCU_Pos (1U)reuse of #define ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Mskreuse of #define ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos)reuse of #define ETH_PTPTSCR_TSSTI_Pos (2U)reuse of #define ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Mskreuse of #define ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos)reuse of #define ETH_PTPTSCR_TSSTU_Pos (3U)reuse of #define ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Mskreuse of #define ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos)reuse of #define ETH_PTPTSCR_TSITE_Pos (4U)reuse of #define ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Mskreuse of #define ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos)reuse of #define ETH_PTPTSCR_TSARU_Pos (5U)reuse of #define ETH_PTPTSCR_TSSARFE ETH_PTPTSCR_TSSARFE_Mskreuse of #define ETH_PTPTSCR_TSSARFE_Msk (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)reuse of #define ETH_PTPTSCR_TSSARFE_Pos (8U)reuse of #define ETH_PTPTSCR_TSSSR ETH_PTPTSCR_TSSSR_Mskreuse of #define ETH_PTPTSCR_TSSSR_Msk (0x1UL << ETH_PTPTSCR_TSSSR_Pos)reuse of #define ETH_PTPTSCR_TSSSR_Pos (9U)reuse of #define ETH_PTPTSCR_TSPTPPSV2E ETH_PTPTSCR_TSPTPPSV2E_Mskreuse of #define ETH_PTPTSCR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)reuse of #define ETH_PTPTSCR_TSPTPPSV2E_Pos (10U)reuse of #define ETH_PTPTSCR_TSSPTPOEFE ETH_PTPTSCR_TSSPTPOEFE_Mskreuse of #define ETH_PTPTSCR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)reuse of #define ETH_PTPTSCR_TSSPTPOEFE_Pos (11U)reuse of #define ETH_PTPTSCR_TSSIPV6FE ETH_PTPTSCR_TSSIPV6FE_Mskreuse of #define ETH_PTPTSCR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)reuse of #define ETH_PTPTSCR_TSSIPV6FE_Pos (12U)reuse of #define ETH_PTPTSCR_TSSIPV4FE ETH_PTPTSCR_TSSIPV4FE_Mskreuse of #define ETH_PTPTSCR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)reuse of #define ETH_PTPTSCR_TSSIPV4FE_Pos (13U)reuse of #define ETH_PTPTSCR_TSSEME ETH_PTPTSCR_TSSEME_Mskreuse of #define ETH_PTPTSCR_TSSEME_Msk (0x1UL << ETH_PTPTSCR_TSSEME_Pos)reuse of #define ETH_PTPTSCR_TSSEME_Pos (14U)reuse of #define ETH_PTPTSCR_TSSMRME ETH_PTPTSCR_TSSMRME_Mskreuse of #define ETH_PTPTSCR_TSSMRME_Msk (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)reuse of #define ETH_PTPTSCR_TSSMRME_Pos (15U)reuse of #define ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Mskreuse of #define ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos)reuse of #define ETH_PTPTSCR_TSCNT_Pos (16U)reuse of #define ETH_PTPTSCR_TSPFFMAE ETH_PTPTSCR_TSPFFMAE_Mskreuse of #define ETH_PTPTSCR_TSPFFMAE_Msk (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)reuse of #define ETH_PTPTSCR_TSPFFMAE_Pos (18U)reuse of #define ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Mskreuse of #define ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)reuse of #define ETH_MMCRGUFCR_RGUFC_Pos (0U)reuse of #define ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Mskreuse of #define ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)reuse of #define ETH_MMCRFAECR_RFAEC_Pos (0U)reuse of #define ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Mskreuse of #define ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)reuse of #define ETH_MMCRFCECR_RFCEC_Pos (0U)reuse of #define ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Mskreuse of #define ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)reuse of #define ETH_MMCTGFCR_TGFC_Pos (0U)reuse of #define ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Mskreuse of #define ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)reuse of #define ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U)reuse of #define ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Mskreuse of #define ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)reuse of #define ETH_MMCTGFSCCR_TGFSCC_Pos (0U)reuse of #define ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Mskreuse of #define ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)reuse of #define ETH_MMCTIMR_TGFSCM_Pos (14U)reuse of #define ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Mskreuse of #define ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)reuse of #define ETH_MMCTIMR_TGFMSCM_Pos (15U)reuse of #define ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Mskreuse of #define ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos)reuse of #define ETH_MMCTIMR_TGFM_Pos (21U)reuse of #define ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Mskreuse of #define ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos)reuse of #define ETH_MMCRIMR_RFCEM_Pos (5U)reuse of #define ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Mskreuse of #define ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos)reuse of #define ETH_MMCRIMR_RFAEM_Pos (6U)reuse of #define ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Mskreuse of #define ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos)reuse of #define ETH_MMCRIMR_RGUFM_Pos (17U)reuse of #define ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Mskreuse of #define ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos)reuse of #define ETH_MMCTIR_TGFSCS_Pos (14U)reuse of #define ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Mskreuse of #define ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)reuse of #define ETH_MMCTIR_TGFMSCS_Pos (15U)reuse of #define ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Mskreuse of #define ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos)reuse of #define ETH_MMCTIR_TGFS_Pos (21U)reuse of #define ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Mskreuse of #define ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos)reuse of #define ETH_MMCRIR_RFCES_Pos (5U)reuse of #define ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Mskreuse of #define ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos)reuse of #define ETH_MMCRIR_RFAES_Pos (6U)reuse of #define ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Mskreuse of #define ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos)reuse of #define ETH_MMCRIR_RGUFS_Pos (17U)reuse of #define ETH_MMCCR_CR ETH_MMCCR_CR_Mskreuse of #define ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos)reuse of #define ETH_MMCCR_CR_Pos (0U)reuse of #define ETH_MMCCR_CSR ETH_MMCCR_CSR_Mskreuse of #define ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos)reuse of #define ETH_MMCCR_CSR_Pos (1U)reuse of #define ETH_MMCCR_ROR ETH_MMCCR_ROR_Mskreuse of #define ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos)reuse of #define ETH_MMCCR_ROR_Pos (2U)reuse of #define ETH_MMCCR_MCF ETH_MMCCR_MCF_Mskreuse of #define ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos)reuse of #define ETH_MMCCR_MCF_Pos (3U)reuse of #define ETH_MMCCR_MCP ETH_MMCCR_MCP_Mskreuse of #define ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos)reuse of #define ETH_MMCCR_MCP_Pos (4U)reuse of #define ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Mskreuse of #define _PDP_ENDIAN 3412reuse of #ifndef __MACHINE_ENDIAN_H__reuse of #ifdef __ARMEB__reuse of #define __MACHINE_ENDIAN_H__reuse of /* !__MACHINE_ENDIAN_H__ */reuse of /* ARM configuration file.
   Copyright (c) 2015 ARM Ltd.  All rights reserved.

   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions
   are met:
   1. Redistributions of source code must retain the above copyright
      notice, this list of conditions and the following disclaimer.
   2. Redistributions in binary form must reproduce the above copyright
      notice, this list of conditions and the following disclaimer in the
      documentation and/or other materials provided with the distribution.
   3. The name of the company may not be used to endorse or promote
      products derived from this software without specific prior written
      permission.

   THIS SOFTWARE IS PROVIDED BY ARM LTD ``AS IS'' AND ANY EXPRESS OR IMPLIED
   WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
   MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
   IN NO EVENT SHALL ARM LTD BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
   TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
   PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
   LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
   NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
   SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */reuse of #include <machine/_endian.h>reuse of #include <sys/cdefs.h>reuse of #define __ntohs(_x) __bswap16(_x)reuse of #define __ntohl(_x) __bswap32(_x)reuse of #define __htons(_x) __bswap16(_x)reuse of #define __htonl(_x) __bswap32(_x)reuse of #define __bswap64(_x) __builtin_bswap64(_x)reuse of #define __bswap32(_x) __builtin_bswap32(_x)reuse of #define __bswap16(_x) __builtin_bswap16(_x)reuse of #define PDP_ENDIAN _PDP_ENDIANreuse of #define _QUAD_LOWWORD 0reuse of #define _QUAD_HIGHWORD 1reuse of #if _BYTE_ORDER == _LITTLE_ENDIANreuse of #ifndef __machine_host_to_from_network_definedreuse of /* __MACHINE_ENDIAN_H__ */reuse of /* __machine_host_to_from_network_defined */reuse of /* !__GNUC__ */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_sigset.hreuse of declaration of __sigset_treuse of #define _SYS__SIGSET_H_reuse of #ifndef _SYS__SIGSET_H_reuse of /* !_SYS__SIGSET_H_ */reuse of /*-
 * Copyright (c) 1982, 1986, 1989, 1991, 1993
 *	The Regents of the University of California.  All rights reserved.
 * (c) UNIX System Laboratories, Inc.
 * All or some portions of this file are derived from material licensed
 * to the University of California by American Telephone and Telegraph
 * Co. or Unix System Laboratories, Inc. and are reproduced herein with
 * the permission of UNIX System Laboratories, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 4. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@(#)signal.h	8.4 (Berkeley) 5/4/95
 * $FreeBSD$
 */reuse of definition of timespecreuse of definition of tv_nsecreuse of definition of tv_secreuse of #define _SYS__TIMESPEC_H_reuse of #ifndef _SYS__TIMESPEC_H_reuse of #if !defined(__time_t_defined) && !defined(_TIME_T_DECLARED)reuse of /* !_SYS__TIMESPEC_H_ */reuse of /* and nanoseconds */reuse of /*-
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Copyright (c) 1982, 1986, 1993
 *	The Regents of the University of California.  All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@(#)time.h	8.5 (Berkeley) 5/4/95
 * from: FreeBSD: src/sys/sys/time.h,v 1.43 2000/03/20 14:09:05 phk Exp
 *	$FreeBSD: head/sys/sys/_timespec.h 326023 2017-11-20 19:43:44Z pfg $
 */reuse of #include <sys/_timespec.h>reuse of definition of itimerspecreuse of definition of it_valuereuse of definition of it_intervalreuse of #define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)reuse of #define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)reuse of #define _SYS_TIMESPEC_H_reuse of #ifndef _SYS_TIMESPEC_H_reuse of /* _SYS_TIMESPEC_H_ */reuse of /*
 * Structure defined by POSIX.1b to be like a itimerval, but with
 * timespecs. Used in the timer_*() system calls.
 */reuse of /* __BSD_VISIBLE */reuse of /*-
 * Copyright (c) 1982, 1986, 1993
 *	The Regents of the University of California.  All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 4. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@(#)time.h	8.5 (Berkeley) 5/4/95
 * from: FreeBSD: src/sys/sys/time.h,v 1.43 2000/03/20 14:09:05 phk Exp
 *	$FreeBSD$
 */reuse of #include <sys/timespec.h>reuse of #include <sys/_timeval.h>reuse of #include <sys/_sigset.h>reuse of declaration of fd_setreuse of definition of fd_setreuse of declaration of fd_maskreuse of declaration of __fd_maskreuse of declaration of sigset_treuse of #define _howmany(x,y) (((x) + ((y) - 1)) / (y))reuse of #define _NFDBITS ((int)sizeof(__fd_mask) * 8)reuse of definition of __fds_bitsreuse of #define FD_ZERO(p) do { fd_set *_p; __size_t _n; _p = (p); _n = _howmany(FD_SETSIZE, _NFDBITS); while (_n > 0) _p->__fds_bits[--_n] = 0; } while (0)reuse of #define FD_ISSET(n,p) (((p)->__fds_bits[(n)/_NFDBITS] & __fdset_mask(n)) != 0)reuse of #define FD_COPY(f,t) (void)(*(t) = *(f))reuse of #define FD_CLR(n,p) ((p)->__fds_bits[(n)/_NFDBITS] &= ~__fdset_mask(n))reuse of #define __fdset_mask(n) ((__fd_mask)1 << ((n) % _NFDBITS))reuse of #define fds_bits __fds_bitsreuse of #define NFDBITS _NFDBITSreuse of #define _SYS_TYPES_FD_SETreuse of #define _SIGSET_T_DECLAREDreuse of #define _SYS_SELECT_Hreuse of #ifndef _SYS_SELECT_Hreuse of #if !(defined (_WINSOCK_H) || defined (_WINSOCKAPI_) || defined (__USE_W32_SOCKETS))reuse of #if !defined(_SIGSET_T_DECLARED)reuse of #ifndef FD_SETSIZEreuse of #ifndef _howmanyreuse of #if !defined (__INSIDE_CYGWIN_NET__)reuse of #if __POSIX_VISIBLE >= 200112reuse of declaration of pselectreuse of declaration of __nreuse of declaration of __readfdsreuse of declaration of __writefdsreuse of declaration of __exceptfdsreuse of declaration of __timeoutreuse of declaration of __setreuse of declaration of selectreuse of /* sys/select.h */reuse of /* !(_WINSOCK_H || _WINSOCKAPI_ || __USE_W32_SOCKETS) */reuse of /* !__INSIDE_CYGWIN_NET__ */reuse of /* bits per mask */reuse of /*
 * Select uses bit masks of file descriptors in longs.
 * These macros manipulate such bit fields (the filesystem macros use chars).
 * FD_SETSIZE may be defined by the user, but the default here
 * should be >= NOFILE (param.h).
 */reuse of /* We don't define fd_set and friends if we are compiling POSIX
   source, or if we have included (or may include as indicated
   by __USE_W32_SOCKETS) the W32api winsock[2].h header which
   defines Windows versions of them.   Note that a program which
   includes the W32api winsock[2].h header must know what it is doing;
   it must not call the Cygwin select function.
*/reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/sched.hreuse of definition of sched_paramreuse of definition of sched_priorityreuse of #define SCHED_RR 2reuse of #define SCHED_FIFO 1reuse of #define SCHED_OTHER 0reuse of #define _SYS_SCHED_H_reuse of #ifndef _SYS_SCHED_H_reuse of #if defined(_POSIX_SPORADIC_SERVER)reuse of #if defined(_POSIX_SPORADIC_SERVER) || defined(_POSIX_THREAD_SPORADIC_SERVER)reuse of /* end of include file */reuse of /* sporadic server */reuse of /* Maximum pending replenishments for */reuse of /* Initial budget for sporadic server */reuse of /* Replenishment period for sporadic server */reuse of /*   server */reuse of /* Low scheduling priority for sporadic */reuse of /* Process execution scheduling priority */reuse of /* Open Group Specifications Issue 6 */reuse of /* Scheduling Parameters */reuse of /* Scheduling Policies */reuse of /*
 *  Written by Joel Sherrill <joel@OARcorp.com>.
 *
 *  COPYRIGHT (c) 1989-2010.
 *  On-Line Applications Research Corporation (OAR).
 *
 *  Permission to use, copy, modify, and distribute this software for any
 *  purpose without fee is hereby granted, provided that this entire notice
 *  is included in all copies of any software which is or includes a copy
 *  or modification of this software.
 *
 *  THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED
 *  WARRANTY.  IN PARTICULAR,  THE AUTHOR MAKES NO REPRESENTATION
 *  OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS
 *  SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.
 *
 *  $Id$
 */reuse of #include <sys/sched.h>reuse of declaration of pthread_once_treuse of declaration of pthread_key_treuse of declaration of pthread_condattr_treuse of declaration of pthread_cond_treuse of declaration of pthread_mutexattr_treuse of declaration of pthread_mutex_treuse of declaration of pthread_attr_treuse of declaration of pthread_treuse of definition of init_executedreuse of definition of is_initializedreuse of definition of clockreuse of definition of recursivereuse of definition of detachstatereuse of definition of schedparamreuse of definition of schedpolicyreuse of definition of inheritschedreuse of definition of contentionscopereuse of definition of stackaddrreuse of #define _PTHREAD_ONCE_INIT { 1, 0 }reuse of #define _PTHREAD_COND_INITIALIZER ((pthread_cond_t) 0xFFFFFFFF)reuse of #define _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF)reuse of #define PTHREAD_CREATE_JOINABLE 1reuse of #define PTHREAD_CREATE_DETACHED 0reuse of #define PTHREAD_EXPLICIT_SCHED 2reuse of #define PTHREAD_INHERIT_SCHED 1reuse of #define PTHREAD_SCOPE_SYSTEM 1reuse of #define PTHREAD_SCOPE_PROCESS 0reuse of #define _SYS__PTHREADTYPES_H_reuse of #ifndef _SYS__PTHREADTYPES_H_reuse of #if defined(_POSIX_THREADS) || __POSIX_VISIBLE >= 199506reuse of #if defined(_POSIX_THREAD_CPUTIME)reuse of #if defined(_POSIX_THREAD_PROCESS_SHARED)reuse of #if defined(_POSIX_THREAD_PRIO_PROTECT)reuse of #if defined(_UNIX98_THREAD_MUTEX_ATTRIBUTES)reuse of #if defined(_POSIX_BARRIERS)reuse of #if defined(_POSIX_SPIN_LOCKS)reuse of #if defined(_POSIX_READER_WRITER_LOCKS)reuse of /* ! _SYS__PTHREADTYPES_H_ */reuse of /* defined(_POSIX_READER_WRITER_LOCKS) */reuse of /* allow this to be shared amongst processes */reuse of /* is this structure initialized? */reuse of /* POSIX RWLock Object */reuse of /* POSIX Reader/Writer Lock Types */reuse of /* defined(_POSIX_SPIN_LOCKS) */reuse of /* POSIX Spin Lock Object */reuse of /* POSIX Spin Lock Types */reuse of /* defined(_POSIX_BARRIERS) */reuse of /* POSIX Barrier Object */reuse of /* POSIX Barrier Types */reuse of /* defined(_POSIX_THREADS) || __POSIX_VISIBLE >= 199506 */reuse of /* is initialized and not run */reuse of /* dynamic package initialization */reuse of /* has the initialization routine been run? */reuse of /* thread-specific data keys */reuse of /* Keys */reuse of /* a condition attribute object */reuse of /* specifiy clock for timeouts */reuse of /* identify a condition variable */reuse of /* Condition Variables */reuse of /* !defined(__XMK__) */reuse of /* allow mutex to be shared amongst processes */reuse of /* identify a mutex */reuse of /* !defined(_UNIX98_THREAD_MUTEX_ATTRIBUTES) */reuse of /*
 * Attempting to recursively lock a mutex of this type results
 * in undefined behavior. Attempting to unlock a mutex of this type
 * which was not locked by the calling thread results in undefined
 * behavior. Attempting to unlock a mutex of this type which is not locked
 * results in undefined behavior. An implementation may map this mutex to
 * one of the other mutex types.
 */reuse of /*
 * This type of mutex provides error checking. A thread attempting
 * to relock this mutex without first unlocking it shall return with an
 * error. A thread attempting to unlock a mutex which another thread has
 * locked shall return with an error. A thread attempting to unlock an
 * unlocked mutex shall return with an error.
 */reuse of /*
 * A thread attempting to relock this mutex without first unlocking
 * it shall succeed in locking the mutex.  The relocking deadlock which
 * can occur with mutexes of type PTHREAD_MUTEX_NORMAL cannot occur with
 * this type of mutex.  Multiple locks of this mutex shall require the
 * same number of unlocks to release the mutex before another thread can
 * acquire the mutex. A thread attempting to unlock a mutex which another
 * thread has locked shall return with an error.  A thread attempting to
 * unlock an unlocked mutex shall return with an error.
 */reuse of /*
 * This type of mutex does not detect deadlock. A thread attempting to
 * relock this mutex without first unlocking it shall deadlock. Attempting
 * to unlock a mutex locked by a different thread results in undefined
 * behavior.  Attempting to unlock an unlocked mutex results in undefined
 * behavior.
 */reuse of /* The following defines are part of the X/Open System Interface (XSI). */reuse of /* Values for mutex type */reuse of /* Values for blocking protocol. */reuse of /* Mutexes */reuse of /*   located */reuse of /*   the memory where the resource is */reuse of /* visible too all processes with access to */reuse of /* visible within only the creating process */reuse of /* NOTE: P1003.1c/D10, p. 81 defines following values for process_shared.  */reuse of /* see time.h */reuse of /* P1003.4b/D8, p. 54 adds cputime_clock_allowed attribute.  */reuse of /* P1003.1c/D10, p. 141 */reuse of /* set from provided attribute object */reuse of /*   the calling thread. */reuse of /*   attributes are inherited from */reuse of /* scheduling policy and associated */reuse of /* P1003.1c/D10, p. 111 */reuse of /* P1003.1c/D10, p. 118-119 */reuse of /* identify a thread */reuse of /*
 *  2.5 Primitive System Data Types,  P1003.1c/D10, p. 19.
 */reuse of /*
 *  Written by Joel Sherrill <joel.sherrill@OARcorp.com>.
 *
 *  COPYRIGHT (c) 1989-2013, 2015.
 *  On-Line Applications Research Corporation (OAR).
 *
 *  Permission to use, copy, modify, and distribute this software for any
 *  purpose without fee is hereby granted, provided that this entire notice
 *  is included in all copies of any software which is or includes a copy
 *  or modification of this software.
 *
 *  THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED
 *  WARRANTY.  IN PARTICULAR,  THE AUTHOR MAKES NO REPRESENTATION
 *  OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS
 *  SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.
 */reuse of #ifndef _SYS_TYPES_Hreuse of #if defined(__XMK__) && defined(___int64_t_defined)reuse of /* !_SYS_TYPES_H */reuse of /*
 * Newlib targets may provide an own version of this file in their machine
 * directory to add custom user types for <sys/types.h>.
 */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/stdio.hreuse of #include <sys/reent.h>reuse of #define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))reuse of #define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))reuse of #define _NEWLIB_STDIO_Hreuse of #ifndef _NEWLIB_STDIO_Hreuse of #if !defined(_flockfile)reuse of #if !defined(_funlockfile)reuse of /* _NEWLIB_STDIO_H */reuse of /* Internal locking macros, used to protect stdio functions.  In the
   general case, expand to nothing. Use __SSTR flag in FILE _flags to
   detect if FILE is private to sprintf/sscanf class of functions; if
   set then do nothing as lock is not initialised. */reuse of #include <sys/stdio.h>reuse of #include <sys/types.h>reuse of #include <stdarg.h>reuse of #if !__has_extension(c_static_assert)reuse of #elif __GNUC_PREREQ__(4,6) && !defined(__cplusplus)reuse of #elif defined(__COUNTER__)reuse of #if !__has_extension(c_thread_local)reuse of #if (defined(__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) || \reuse of #elif __GNUC_PREREQ__(3, 1) && !defined(__cplusplus)reuse of #if !defined(__cplusplus) && \reuse of #if __GNUC_PREREQ__(2, 96)reuse of #if __GNUC_PREREQ__(3, 1) || (defined(__INTEL_COMPILER) && __INTEL_COMPILER >= 800)reuse of #if __GNUC_PREREQ__(3, 1)reuse of #if __GNUC_PREREQ__(3, 3)reuse of #if __GNUC_PREREQ__(3, 4)reuse of #if __GNUC_PREREQ__(4, 1)reuse of #if __GNUC_PREREQ__(4, 6) || __has_builtin(__builtin_unreachable)reuse of #if !__GNUC_PREREQ__(2, 7) && !defined(__INTEL_COMPILER)reuse of #if !(__GNUC__ == 2 && __GNUC_MINOR__ == 95)reuse of #if !defined(__STDC_VERSION__) || __STDC_VERSION__ < 199901reuse of #if __GNUC_PREREQ__(4, 0)reuse of #ifndef __CYGWIN__reuse of #if defined(__FreeBSD_cc_version) && __FreeBSD_cc_version >= 300001 && \reuse of #ifdef __ELF__reuse of #ifdef __STDC__reuse of #ifndef __FBSDIDreuse of #ifndef __RCSIDreuse of #ifndef __RCSID_SOURCEreuse of #ifndef __SCCSIDreuse of #ifndef __COPYRIGHTreuse of #ifndef __DECONSTreuse of #ifndef __DEVOLATILEreuse of #ifndef __DEQUALIFYreuse of #if !(defined(__clang__) && __has_feature(nullability))reuse of #if __has_attribute(__argument_with_type_tag__) && \reuse of #if __has_extension(c_thread_safety_attributes)reuse of #if __has_attribute(no_sanitize) && defined(__clang__)reuse of #define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)reuse of #define __STDC__ 1reuse of #define __ELF__ 1reuse of /* !_SYS_CDEFS_H_ */reuse of /* Guard variables and structure members by lock. */reuse of /*
 * Function or variable should not be sanitized, i.e. by AddressSanitizer.
 * GCC has the nosanitize attribute, but as a function attribute only, and
 * warns on use as a variable attribute.
 */reuse of /* Function should not be analyzed. */reuse of /* Function requires that an exclusive or shared lock is or is not held. */reuse of /* Function asserts that an exclusive or shared lock is held. */reuse of /* Function releases a lock. */reuse of /* Function attempts to acquire an exclusive or shared lock. */reuse of /* Function acquires an exclusive or shared lock. */reuse of /* FIXME: Use __lockable__, etc. to avoid colliding with user namespace macros,
 * once clang is fixed: https://bugs.llvm.org/show_bug.cgi?id=34319 */reuse of /* Structure implements a lock. */reuse of /*
 * Lock annotations.
 *
 * Clang provides support for doing basic thread-safety tests at
 * compile-time, by marking which locks will/should be held when
 * entering/leaving a functions.
 *
 * Furthermore, it is also possible to annotate variables and structure
 * members to enforce that they are only accessed when certain locks are
 * held.
 */reuse of /*
 * Type Safety Checking
 *
 * Clang provides additional attributes to enable checking type safety
 * properties that cannot be enforced by the C type system. 
 */reuse of /*
 * Nullability qualifiers: currently only supported by Clang.
 */reuse of /* __GNUC__ || __INTEL_COMPILER */reuse of /* __ELF__ */reuse of /* __STDC__ */reuse of /* !__ELF__ */reuse of /* Compiler-dependent macros that rely on FreeBSD-specific extensions. */reuse of /*
 * Compiler-dependent macros to declare that functions take printf-like
 * or scanf-like arguments.  They are null except for versions of gcc
 * that are known to support the features properly (old versions of gcc-2
 * didn't permit keeping the keywords out of the application namespace).
 */reuse of /*
 * Given the pointer x to the member m of the struct s, return
 * a pointer to the containing structure.  When using GCC, we first
 * assign pointer x to a local variable, to check that its type is
 * compatible with member m.
 */reuse of /* Only default visibility is supported on PE/COFF targets. */reuse of /*
 * GNU C version 2.96 adds explicit branch prediction so that
 * the CPU back-end can hint the processor and also so that
 * code blocks can be reordered such that the predicted path
 * sees a more linear flow, thus improving cache behavior, etc.
 *
 * The following two macros provide us with a way to utilize this
 * compiler feature.  Use __predict_true() if you expect the expression
 * to evaluate to true, and __predict_false() if you expect the
 * expression to evaluate to false.
 *
 * A few notes about usage:
 *
 *	* Generally, __predict_false() error condition checks (unless
 *	  you have some _strong_ reason to do otherwise, in which case
 *	  document it), and/or __predict_true() `no-error' condition
 *	  checks, assuming you want to optimize for the no-error case.
 *
 *	* Other than that, if you don't know the likelihood of a test
 *	  succeeding from empirical or other `hard' evidence, don't
 *	  make predictions.
 *
 *	* These are meant to be used in places that are run `a lot'.
 *	  It is wasteful to make predictions in code that is run
 *	  seldomly (e.g. at subsystem initialization time) as the
 *	  basic block reordering that this affects can often generate
 *	  larger code.
 */reuse of /*
 * GCC 2.95 provides `__restrict' as an extension to C90 to support the
 * C99-specific `restrict' type qualifier.  We happen to use `__restrict' as
 * a way to define the `restrict' type qualifier without disturbing older
 * software that is unaware of C99 keywords.
 */reuse of /* XXX: should use `#if __STDC_VERSION__ < 199901'. */reuse of /*
 * C99 Static array indices in function parameter declarations.  Syntax such as:
 * void bar(int myArray[static 10]);
 * is allowed in C99 but not in C++.  Define __min_size appropriately so
 * headers using it can be compiled in either language.  Use like this:
 * void bar(int myArray[__min_size(10)]);
 */reuse of /*
 * Emulation of C11 _Generic().  Unlike the previously defined C11
 * keywords, it is not possible to implement this using exactly the same
 * syntax.  Therefore implement something similar under the name
 * __generic().  Unlike _Generic(), this macro can only distinguish
 * between a single type, so it requires nested invocations to
 * distinguish multiple cases.
 */reuse of /* __STDC_VERSION__ || __STDC_VERSION__ < 201112L */reuse of /* (defined(__cplusplus) && __cplusplus >= 201103L) || */reuse of /*
 * XXX: Some compilers (Clang 3.3, GCC 4.7) falsely announce C++11 mode
 * without actually supporting the thread_local keyword. Don't check for
 * the presence of C++11 when defining _Thread_local.
 */reuse of /* Nothing, gcc 4.6 and higher has _Static_assert built-in */reuse of /*
 * No native support for _Atomic(). Place object in structure to prevent
 * most forms of direct non-atomic access.
 */reuse of /* XXX: Only emulates _Alignas(constant-expression); not _Alignas(type-name). */reuse of /*
 * Keywords added in C11.
 */reuse of /* XXX Find out what to do for __packed, __aligned and __section */reuse of /*
 * Compiler-dependent macros to help declare dead (non-returning) and
 * pure (no side effects) functions, and unused variables.  They are
 * null except for versions of gcc that are known to support the features
 * properly (old versions of gcc-2 supported the dead and pure features
 * in a different (wrong) way).  If we do not provide an implementation
 * for a given compiler, let the compile fail if it is told to use
 * a feature that we cannot live without.
 */reuse of /* !(__STDC__ || __cplusplus) */reuse of /* !__CC_SUPPORTS___INLINE */reuse of /* !NO_ANSI_KEYWORDS */reuse of /* delete ANSI C keywords */reuse of /*
 * In non-ANSI C environments, new programs will want ANSI-only C keywords
 * deleted from the program and old programs will want them left alone.
 * When using a compiler other than gcc, programs using the ANSI C keywords
 * const, inline etc. as normal identifiers should define -DNO_ANSI_KEYWORDS.
 * When using "gcc -traditional", we assume that this is the intent; if
 * __GNUC__ is defined but __STDC__ is not, we leave the new keywords alone.
 */reuse of /* delete pseudo-ANSI C keywords */reuse of /**/reuse of /* traditional C preprocessor */reuse of /* !__cplusplus */reuse of /* ! __CC_SUPPORTS___INLINE */reuse of /* delete GCC keyword */reuse of /* convert to C++ keyword */reuse of /* define reserved names to standard */reuse of /* expand x, then stringify */reuse of /* stringify without expanding x */reuse of /* full-blown ANSI C */reuse of /*
 * The __CONCAT macro is used to concatenate parts of symbol names, e.g.
 * with "#define OLD(foo) __CONCAT(old,foo)", OLD(foo) produces oldfoo.
 * The __CONCAT macro is a bit tricky to use if it must work in non-ANSI
 * mode -- there must be no spaces between its arguments, and for nested
 * __CONCAT's, all the __CONCAT's must be at the left.  __CONCAT can also
 * concatenate double-quoted strings produced by the __STRING macro, but
 * this only works with ANSI C.
 *
 * __XSTRING is like __STRING, but it expands any macros in its argument
 * first.  It is only available with ANSI C.
 */reuse of /* see varargs.h */reuse of /* XXX: if __GNUC__ >= 2: not tested everywhere originally, where replaced */reuse of /*
 * Compiler memory barriers, specific to gcc and clang.
 */reuse of /*
 * This code has been put in place to help reduce the addition of
 * compiler specific defines in FreeBSD code.  It helps to aid in
 * having a compiler-agnostic source tree.
 */reuse of /*
 * Testing against Clang-specific extensions.
 */reuse of /*-
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Copyright (c) 1991, 1993
 *	The Regents of the University of California.  All rights reserved.
 *
 * This code is derived from software contributed to Berkeley by
 * Berkeley Software Design, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@(#)cdefs.h	8.8 (Berkeley) 1/9/95
 * $FreeBSD$
 */reuse of /* Written 2000 by Werner Almesberger */reuse of /* libc/sys/linux/sys/cdefs.h - Helper macros for K&R vs. ANSI C compat. */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/string.hreuse of #define __need_NULLreuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_locale.hreuse of declaration of locale_treuse of #define _SYS__LOCALE_Hreuse of #ifndef _SYS__LOCALE_Hreuse of /* _SYS__LOCALE_H */reuse of /* Definition of opaque POSIX-1.2008 type locale_t for userspace. */reuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/strings.hreuse of #include <sys/_locale.h>reuse of #define _STRINGS_H_reuse of #ifndef _STRINGS_H_reuse of #if __POSIX_VISIBLE >= 200809reuse of #if __BSD_VISIBLE || __POSIX_VISIBLE <= 200112reuse of #if __MISC_VISIBLE || __POSIX_VISIBLE < 200809 || __XSI_VISIBLE >= 700reuse of #if __SSP_FORTIFY_LEVEL > 0reuse of declaration of strncasecmp_lreuse of declaration of strcasecmp_lreuse of declaration of strncasecmpreuse of declaration of strcasecmpreuse of declaration of rindexreuse of declaration of indexreuse of declaration of flsllreuse of declaration of flslreuse of declaration of flsreuse of declaration of ffsllreuse of declaration of ffslreuse of declaration of ffsreuse of declaration of explicit_bzeroreuse of declaration of bzeroreuse of declaration of bcopyreuse of declaration of bcmpreuse of #define __SSP_FORTIFY_LEVEL 0reuse of #define __POSIX_VISIBLE 200809reuse of #define __BSD_VISIBLE 1reuse of #define __XSI_VISIBLE 0reuse of #define __MISC_VISIBLE 1reuse of #define _SIZE_T_DECLAREDreuse of /* _STRINGS_H_ */reuse of /* LEGACY */reuse of /*-
 * Copyright (c) 2002 Mike Barcroft <mike@FreeBSD.org>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD: head/include/strings.h 272673 2014-10-07 04:54:11Z delphij $
 */reuse of purereuse of /usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/string.hreuse of /* This is a dummy <sys/string.h> used as a placeholder for
   systems that need to have a special header file.  */reuse of #include <sys/string.h>reuse of #include <strings.h>reuse of #define _STRING_H_reuse of #ifndef _STRING_H_reuse of #ifndef _REENT_ONLYreuse of #if __MISC_VISIBLE || __POSIX_VISIBLEreuse of #if __GNU_VISIBLEreuse of #if __MISC_VISIBLE || __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 4reuse of #elif __POSIX_VISIBLE >= 200112reuse of #ifdef __ASMNAMEreuse of #if __MISC_VISIBLEreuse of #ifndef DEFS_Hreuse of #if __GNU_VISIBLE && defined(__GNUC__)reuse of #if __GNU_VISIBLE && !defined(basename)reuse of declaration of strsignalreuse of declaration of __signoreuse of declaration of struprreuse of declaration of strlwrreuse of declaration of strnstrreuse of declaration of strsepreuse of declaration of strnlenreuse of declaration of strlcpyreuse of declaration of strlcatreuse of declaration of _strerror_rreuse of declaration of strerror_rreuse of declaration of _strndup_rreuse of declaration of strndupreuse of declaration of _strdup_rreuse of declaration of strdupreuse of declaration of stpncpyreuse of declaration of stpcpyreuse of declaration of memccpyreuse of declaration of timingsafe_memcmpreuse of declaration of timingsafe_bcmpreuse of declaration of strtok_rreuse of declaration of strxfrm_lreuse of declaration of strerror_lreuse of declaration of strcoll_lreuse of declaration of strxfrmreuse of declaration of strtokreuse of declaration of strstrreuse of declaration of strspnreuse of #define DSI_VVFPCR_VFP4 DSI_VVFPCR_VFP4_Mskreuse of #define DSI_VVFPCR_VFP4_Msk (0x1UL << DSI_VVFPCR_VFP4_Pos)reuse of #define DSI_VVFPCR_VFP4_Pos (4U)reuse of #define DSI_VVFPCR_VFP3 DSI_VVFPCR_VFP3_Mskreuse of #define DSI_VVFPCR_VFP3_Msk (0x1UL << DSI_VVFPCR_VFP3_Pos)reuse of #define DSI_VVFPCR_VFP3_Pos (3U)reuse of #define DSI_VVFPCR_VFP2 DSI_VVFPCR_VFP2_Mskreuse of #define DSI_VVFPCR_VFP2_Msk (0x1UL << DSI_VVFPCR_VFP2_Pos)reuse of #define DSI_VVFPCR_VFP2_Pos (2U)reuse of #define DSI_VVFPCR_VFP1 DSI_VVFPCR_VFP1_Mskreuse of #define DSI_VVFPCR_VFP1_Msk (0x1UL << DSI_VVFPCR_VFP1_Pos)reuse of #define DSI_VVFPCR_VFP1_Pos (1U)reuse of #define DSI_VVFPCR_VFP0 DSI_VVFPCR_VFP0_Mskreuse of #define DSI_VVFPCR_VFP0_Msk (0x1UL << DSI_VVFPCR_VFP0_Pos)reuse of #define DSI_VVFPCR_VFP0_Pos (0U)reuse of #define DSI_VVFPCR_VFP DSI_VVFPCR_VFP_Mskreuse of #define DSI_VVFPCR_VFP_Msk (0x3FFUL << DSI_VVFPCR_VFP_Pos)reuse of #define DSI_VVFPCR_VFP_Pos (0U)reuse of #define DSI_VVBPCR_VBP9 DSI_VVBPCR_VBP9_Mskreuse of #define DSI_VVBPCR_VBP9_Msk (0x1UL << DSI_VVBPCR_VBP9_Pos)reuse of #define DSI_VVBPCR_VBP9_Pos (9U)reuse of #define DSI_VVBPCR_VBP8 DSI_VVBPCR_VBP8_Mskreuse of #define DSI_VVBPCR_VBP8_Msk (0x1UL << DSI_VVBPCR_VBP8_Pos)reuse of #define DSI_VVBPCR_VBP8_Pos (8U)reuse of #define DSI_VVBPCR_VBP7 DSI_VVBPCR_VBP7_Mskreuse of #define DSI_VVBPCR_VBP7_Msk (0x1UL << DSI_VVBPCR_VBP7_Pos)reuse of #define DSI_VVBPCR_VBP7_Pos (7U)reuse of #define DSI_VVBPCR_VBP6 DSI_VVBPCR_VBP6_Mskreuse of #define DSI_VVBPCR_VBP6_Msk (0x1UL << DSI_VVBPCR_VBP6_Pos)reuse of #define DSI_VVBPCR_VBP6_Pos (6U)reuse of #define DSI_VVBPCR_VBP5 DSI_VVBPCR_VBP5_Mskreuse of #define DSI_VVBPCR_VBP5_Msk (0x1UL << DSI_VVBPCR_VBP5_Pos)reuse of #define DSI_VVBPCR_VBP5_Pos (5U)reuse of #define DSI_VVBPCR_VBP4 DSI_VVBPCR_VBP4_Mskreuse of #define DSI_VVBPCR_VBP4_Msk (0x1UL << DSI_VVBPCR_VBP4_Pos)reuse of #define DSI_VVBPCR_VBP4_Pos (4U)reuse of #define DSI_VVBPCR_VBP3 DSI_VVBPCR_VBP3_Mskreuse of #define DSI_VVBPCR_VBP3_Msk (0x1UL << DSI_VVBPCR_VBP3_Pos)reuse of #define DSI_VVBPCR_VBP3_Pos (3U)reuse of #define DSI_VVBPCR_VBP2 DSI_VVBPCR_VBP2_Mskreuse of #define DSI_VVBPCR_VBP2_Msk (0x1UL << DSI_VVBPCR_VBP2_Pos)reuse of #define DSI_VVBPCR_VBP2_Pos (2U)reuse of #define DSI_VVBPCR_VBP1 DSI_VVBPCR_VBP1_Mskreuse of #define DSI_VVBPCR_VBP1_Msk (0x1UL << DSI_VVBPCR_VBP1_Pos)reuse of #define DSI_VVBPCR_VBP1_Pos (1U)reuse of #define DSI_VVBPCR_VBP0 DSI_VVBPCR_VBP0_Mskreuse of #define DSI_VVBPCR_VBP0_Msk (0x1UL << DSI_VVBPCR_VBP0_Pos)reuse of #define DSI_VVBPCR_VBP0_Pos (0U)reuse of #define DSI_VVBPCR_VBP DSI_VVBPCR_VBP_Mskreuse of #define DSI_VVBPCR_VBP_Msk (0x3FFUL << DSI_VVBPCR_VBP_Pos)reuse of #define DSI_VVBPCR_VBP_Pos (0U)reuse of #define DSI_VVSACR_VSA9 DSI_VVSACR_VSA9_Mskreuse of #define DSI_VVSACR_VSA9_Msk (0x1UL << DSI_VVSACR_VSA9_Pos)reuse of #define DSI_VVSACR_VSA9_Pos (9U)reuse of #define DSI_VVSACR_VSA8 DSI_VVSACR_VSA8_Mskreuse of #define DSI_VVSACR_VSA8_Msk (0x1UL << DSI_VVSACR_VSA8_Pos)reuse of #define DSI_VVSACR_VSA8_Pos (8U)reuse of #define DSI_VVSACR_VSA7 DSI_VVSACR_VSA7_Mskreuse of #define DSI_VVSACR_VSA7_Msk (0x1UL << DSI_VVSACR_VSA7_Pos)reuse of #define DSI_VVSACR_VSA7_Pos (7U)reuse of #define DSI_VVSACR_VSA6 DSI_VVSACR_VSA6_Mskreuse of #define DSI_VVSACR_VSA6_Msk (0x1UL << DSI_VVSACR_VSA6_Pos)reuse of #define DSI_VVSACR_VSA6_Pos (6U)reuse of #define DSI_VVSACR_VSA5 DSI_VVSACR_VSA5_Mskreuse of #define DSI_VVSACR_VSA5_Msk (0x1UL << DSI_VVSACR_VSA5_Pos)reuse of #define DSI_VVSACR_VSA5_Pos (5U)reuse of #define DSI_VVSACR_VSA4 DSI_VVSACR_VSA4_Mskreuse of #define DSI_VVSACR_VSA4_Msk (0x1UL << DSI_VVSACR_VSA4_Pos)reuse of #define DSI_VVSACR_VSA4_Pos (4U)reuse of #define DSI_VVSACR_VSA3 DSI_VVSACR_VSA3_Mskreuse of #define DSI_VVSACR_VSA3_Msk (0x1UL << DSI_VVSACR_VSA3_Pos)reuse of #define DSI_VVSACR_VSA3_Pos (3U)reuse of #define DSI_VVSACR_VSA2 DSI_VVSACR_VSA2_Mskreuse of #define DSI_VVSACR_VSA2_Msk (0x1UL << DSI_VVSACR_VSA2_Pos)reuse of #define DSI_VVSACR_VSA2_Pos (2U)reuse of #define DSI_VVSACR_VSA1 DSI_VVSACR_VSA1_Mskreuse of #define DSI_VVSACR_VSA1_Msk (0x1UL << DSI_VVSACR_VSA1_Pos)reuse of #define DSI_VVSACR_VSA1_Pos (1U)reuse of #define DSI_VVSACR_VSA0 DSI_VVSACR_VSA0_Mskreuse of #define DSI_VVSACR_VSA0_Msk (0x1UL << DSI_VVSACR_VSA0_Pos)reuse of #define DSI_VVSACR_VSA0_Pos (0U)reuse of #define DSI_VVSACR_VSA DSI_VVSACR_VSA_Mskreuse of #define DSI_VVSACR_VSA_Msk (0x3FFUL << DSI_VVSACR_VSA_Pos)reuse of #define DSI_VVSACR_VSA_Pos (0U)reuse of #define DSI_VLCR_HLINE14 DSI_VLCR_HLINE14_Mskreuse of #define DSI_VLCR_HLINE14_Msk (0x1UL << DSI_VLCR_HLINE14_Pos)reuse of #define DSI_VLCR_HLINE14_Pos (14U)reuse of #define DSI_VLCR_HLINE13 DSI_VLCR_HLINE13_Mskreuse of #define DSI_VLCR_HLINE13_Msk (0x1UL << DSI_VLCR_HLINE13_Pos)reuse of #define DSI_VLCR_HLINE13_Pos (13U)reuse of #define DSI_VLCR_HLINE12 DSI_VLCR_HLINE12_Mskreuse of #define DSI_VLCR_HLINE12_Msk (0x1UL << DSI_VLCR_HLINE12_Pos)reuse of #define DSI_VLCR_HLINE12_Pos (12U)reuse of #define DSI_VLCR_HLINE11 DSI_VLCR_HLINE11_Mskreuse of #define DSI_VLCR_HLINE11_Msk (0x1UL << DSI_VLCR_HLINE11_Pos)reuse of #define DSI_VLCR_HLINE11_Pos (11U)reuse of #define DSI_VLCR_HLINE10 DSI_VLCR_HLINE10_Mskreuse of #define DSI_VLCR_HLINE10_Msk (0x1UL << DSI_VLCR_HLINE10_Pos)reuse of #define DSI_VLCR_HLINE10_Pos (10U)reuse of #define DSI_VLCR_HLINE9 DSI_VLCR_HLINE9_Mskreuse of #define DSI_VLCR_HLINE9_Msk (0x1UL << DSI_VLCR_HLINE9_Pos)reuse of #define DSI_VLCR_HLINE9_Pos (9U)reuse of #define DSI_VLCR_HLINE8 DSI_VLCR_HLINE8_Mskreuse of #define DSI_VLCR_HLINE8_Msk (0x1UL << DSI_VLCR_HLINE8_Pos)reuse of #define DSI_VLCR_HLINE8_Pos (8U)reuse of #define DSI_VLCR_HLINE7 DSI_VLCR_HLINE7_Mskreuse of #define DSI_VLCR_HLINE7_Msk (0x1UL << DSI_VLCR_HLINE7_Pos)reuse of #define DSI_VLCR_HLINE7_Pos (7U)reuse of #define DSI_VLCR_HLINE6 DSI_VLCR_HLINE6_Mskreuse of #define DSI_VLCR_HLINE6_Msk (0x1UL << DSI_VLCR_HLINE6_Pos)reuse of #define DSI_VLCR_HLINE6_Pos (6U)reuse of #define DSI_VLCR_HLINE5 DSI_VLCR_HLINE5_Mskreuse of #define DSI_VLCR_HLINE5_Msk (0x1UL << DSI_VLCR_HLINE5_Pos)reuse of #define DSI_VLCR_HLINE5_Pos (5U)reuse of #define DSI_VLCR_HLINE4 DSI_VLCR_HLINE4_Mskreuse of #define DSI_VLCR_HLINE4_Msk (0x1UL << DSI_VLCR_HLINE4_Pos)reuse of #define DSI_VLCR_HLINE4_Pos (4U)reuse of #define DSI_VLCR_HLINE3 DSI_VLCR_HLINE3_Mskreuse of #define DSI_VLCR_HLINE3_Msk (0x1UL << DSI_VLCR_HLINE3_Pos)reuse of #define DSI_VLCR_HLINE3_Pos (3U)reuse of #define DSI_VLCR_HLINE2 DSI_VLCR_HLINE2_Mskreuse of #define DSI_VLCR_HLINE2_Msk (0x1UL << DSI_VLCR_HLINE2_Pos)reuse of #define DSI_VLCR_HLINE2_Pos (2U)reuse of #define DSI_VLCR_HLINE1 DSI_VLCR_HLINE1_Mskreuse of #define DSI_VLCR_HLINE1_Msk (0x1UL << DSI_VLCR_HLINE1_Pos)reuse of #define DSI_VLCR_HLINE1_Pos (1U)reuse of #define DSI_VLCR_HLINE0 DSI_VLCR_HLINE0_Mskreuse of #define DSI_VLCR_HLINE0_Msk (0x1UL << DSI_VLCR_HLINE0_Pos)reuse of #define DSI_VLCR_HLINE0_Pos (0U)reuse of #define DSI_VLCR_HLINE DSI_VLCR_HLINE_Mskreuse of #define DSI_VLCR_HLINE_Msk (0x7FFFUL << DSI_VLCR_HLINE_Pos)reuse of #define DSI_VLCR_HLINE_Pos (0U)reuse of #define DSI_VHBPCR_HBP11 DSI_VHBPCR_HBP11_Mskreuse of #define DSI_VHBPCR_HBP11_Msk (0x1UL << DSI_VHBPCR_HBP11_Pos)reuse of #define DSI_VHBPCR_HBP11_Pos (11U)reuse of #define DSI_VHBPCR_HBP10 DSI_VHBPCR_HBP10_Mskreuse of #define DSI_VHBPCR_HBP10_Msk (0x1UL << DSI_VHBPCR_HBP10_Pos)reuse of #define DSI_VHBPCR_HBP10_Pos (10U)reuse of #define DSI_VHBPCR_HBP9 DSI_VHBPCR_HBP9_Mskreuse of #define DSI_VHBPCR_HBP9_Msk (0x1UL << DSI_VHBPCR_HBP9_Pos)reuse of #define DSI_VHBPCR_HBP9_Pos (9U)reuse of #define DSI_VHBPCR_HBP8 DSI_VHBPCR_HBP8_Mskreuse of #define DSI_VHBPCR_HBP8_Msk (0x1UL << DSI_VHBPCR_HBP8_Pos)reuse of #define DSI_VHBPCR_HBP8_Pos (8U)reuse of #define DSI_VHBPCR_HBP7 DSI_VHBPCR_HBP7_Mskreuse of #define DSI_VHBPCR_HBP7_Msk (0x1UL << DSI_VHBPCR_HBP7_Pos)reuse of #define DSI_VHBPCR_HBP7_Pos (7U)reuse of #define DSI_VHBPCR_HBP6 DSI_VHBPCR_HBP6_Mskreuse of #define DSI_VHBPCR_HBP6_Msk (0x1UL << DSI_VHBPCR_HBP6_Pos)reuse of #define DSI_VHBPCR_HBP6_Pos (6U)reuse of #define DSI_VHBPCR_HBP5 DSI_VHBPCR_HBP5_Mskreuse of #define DSI_VHBPCR_HBP5_Msk (0x1UL << DSI_VHBPCR_HBP5_Pos)reuse of #define DSI_VHBPCR_HBP5_Pos (5U)reuse of #define DSI_VHBPCR_HBP4 DSI_VHBPCR_HBP4_Mskreuse of #define DSI_VHBPCR_HBP4_Msk (0x1UL << DSI_VHBPCR_HBP4_Pos)reuse of #define DSI_VHBPCR_HBP4_Pos (4U)reuse of #define DSI_VHBPCR_HBP3 DSI_VHBPCR_HBP3_Mskreuse of #define DSI_VHBPCR_HBP3_Msk (0x1UL << DSI_VHBPCR_HBP3_Pos)reuse of #define DSI_VHBPCR_HBP3_Pos (3U)reuse of #define DSI_VHBPCR_HBP2 DSI_VHBPCR_HBP2_Mskreuse of #define DSI_VHBPCR_HBP2_Msk (0x1UL << DSI_VHBPCR_HBP2_Pos)reuse of #define DSI_VHBPCR_HBP2_Pos (2U)reuse of #define DSI_VHBPCR_HBP1 DSI_VHBPCR_HBP1_Mskreuse of #define DSI_VHBPCR_HBP1_Msk (0x1UL << DSI_VHBPCR_HBP1_Pos)reuse of #define DSI_VHBPCR_HBP1_Pos (1U)reuse of #define DSI_VHBPCR_HBP0 DSI_VHBPCR_HBP0_Mskreuse of #define DSI_VHBPCR_HBP0_Msk (0x1UL << DSI_VHBPCR_HBP0_Pos)reuse of #define DSI_VHBPCR_HBP0_Pos (0U)reuse of #define DSI_VHBPCR_HBP DSI_VHBPCR_HBP_Mskreuse of #define DSI_VHBPCR_HBP_Msk (0xFFFUL << DSI_VHBPCR_HBP_Pos)reuse of #define DSI_VHBPCR_HBP_Pos (0U)reuse of #define DSI_VHSACR_HSA11 DSI_VHSACR_HSA11_Mskreuse of #define DSI_VHSACR_HSA11_Msk (0x1UL << DSI_VHSACR_HSA11_Pos)reuse of #define DSI_VHSACR_HSA11_Pos (11U)reuse of #define DSI_VHSACR_HSA10 DSI_VHSACR_HSA10_Mskreuse of #define DSI_VHSACR_HSA10_Msk (0x1UL << DSI_VHSACR_HSA10_Pos)reuse of #define DSI_VHSACR_HSA10_Pos (10U)reuse of #define DSI_VHSACR_HSA9 DSI_VHSACR_HSA9_Mskreuse of #define DSI_VHSACR_HSA9_Msk (0x1UL << DSI_VHSACR_HSA9_Pos)reuse of #define DSI_VHSACR_HSA9_Pos (9U)reuse of #define DSI_VHSACR_HSA8 DSI_VHSACR_HSA8_Mskreuse of #define DSI_VHSACR_HSA8_Msk (0x1UL << DSI_VHSACR_HSA8_Pos)reuse of #define DSI_VHSACR_HSA8_Pos (8U)reuse of #define DSI_VHSACR_HSA7 DSI_VHSACR_HSA7_Mskreuse of #define DSI_VHSACR_HSA7_Msk (0x1UL << DSI_VHSACR_HSA7_Pos)reuse of #define DSI_VHSACR_HSA7_Pos (7U)reuse of #define DSI_VHSACR_HSA6 DSI_VHSACR_HSA6_Mskreuse of #define DSI_VHSACR_HSA6_Msk (0x1UL << DSI_VHSACR_HSA6_Pos)reuse of #define DSI_VHSACR_HSA6_Pos (6U)reuse of #define DSI_VHSACR_HSA5 DSI_VHSACR_HSA5_Mskreuse of #define DSI_VHSACR_HSA5_Msk (0x1UL << DSI_VHSACR_HSA5_Pos)reuse of #define DSI_VHSACR_HSA5_Pos (5U)reuse of #define DSI_VHSACR_HSA4 DSI_VHSACR_HSA4_Mskreuse of #define DSI_VHSACR_HSA4_Msk (0x1UL << DSI_VHSACR_HSA4_Pos)reuse of #define DSI_VHSACR_HSA4_Pos (4U)reuse of #define DSI_VHSACR_HSA3 DSI_VHSACR_HSA3_Mskreuse of #define DSI_VHSACR_HSA3_Msk (0x1UL << DSI_VHSACR_HSA3_Pos)reuse of #define DSI_VHSACR_HSA3_Pos (3U)reuse of #define DSI_VHSACR_HSA2 DSI_VHSACR_HSA2_Mskreuse of #define DSI_VHSACR_HSA2_Msk (0x1UL << DSI_VHSACR_HSA2_Pos)reuse of #define DSI_VHSACR_HSA2_Pos (2U)reuse of #define DSI_VHSACR_HSA1 DSI_VHSACR_HSA1_Mskreuse of #define DSI_VHSACR_HSA1_Msk (0x1UL << DSI_VHSACR_HSA1_Pos)reuse of #define DSI_VHSACR_HSA1_Pos (1U)reuse of #define DSI_VHSACR_HSA0 DSI_VHSACR_HSA0_Mskreuse of #define DSI_VHSACR_HSA0_Msk (0x1UL << DSI_VHSACR_HSA0_Pos)reuse of #define DSI_VHSACR_HSA0_Pos (0U)reuse of #define DSI_VHSACR_HSA DSI_VHSACR_HSA_Mskreuse of #define DSI_VHSACR_HSA_Msk (0xFFFUL << DSI_VHSACR_HSA_Pos)reuse of #define DSI_VHSACR_HSA_Pos (0U)reuse of #define DSI_VNPCR_NPSIZE12 DSI_VNPCR_NPSIZE12_Mskreuse of #define DSI_VNPCR_NPSIZE12_Msk (0x1UL << DSI_VNPCR_NPSIZE12_Pos)reuse of #define DSI_VNPCR_NPSIZE12_Pos (12U)reuse of #define DSI_VNPCR_NPSIZE11 DSI_VNPCR_NPSIZE11_Mskreuse of #define DSI_VNPCR_NPSIZE11_Msk (0x1UL << DSI_VNPCR_NPSIZE11_Pos)reuse of #define DSI_VNPCR_NPSIZE11_Pos (11U)reuse of #define DSI_VNPCR_NPSIZE10 DSI_VNPCR_NPSIZE10_Mskreuse of #define DSI_VNPCR_NPSIZE10_Msk (0x1UL << DSI_VNPCR_NPSIZE10_Pos)reuse of #define DSI_VNPCR_NPSIZE10_Pos (10U)reuse of #define DSI_VNPCR_NPSIZE9 DSI_VNPCR_NPSIZE9_Mskreuse of #define DSI_VNPCR_NPSIZE9_Msk (0x1UL << DSI_VNPCR_NPSIZE9_Pos)reuse of #define DSI_VNPCR_NPSIZE9_Pos (9U)reuse of #define DSI_VNPCR_NPSIZE8 DSI_VNPCR_NPSIZE8_Mskreuse of #define DSI_VNPCR_NPSIZE8_Msk (0x1UL << DSI_VNPCR_NPSIZE8_Pos)reuse of #define DSI_VNPCR_NPSIZE8_Pos (8U)reuse of #define DSI_VNPCR_NPSIZE7 DSI_VNPCR_NPSIZE7_Mskreuse of #define DSI_VNPCR_NPSIZE7_Msk (0x1UL << DSI_VNPCR_NPSIZE7_Pos)reuse of #define DSI_VNPCR_NPSIZE7_Pos (7U)reuse of #define DSI_VNPCR_NPSIZE6 DSI_VNPCR_NPSIZE6_Mskreuse of #define DSI_VNPCR_NPSIZE6_Msk (0x1UL << DSI_VNPCR_NPSIZE6_Pos)reuse of #define DSI_VNPCR_NPSIZE6_Pos (6U)reuse of #define DSI_VNPCR_NPSIZE5 DSI_VNPCR_NPSIZE5_Mskreuse of #define DSI_VNPCR_NPSIZE5_Msk (0x1UL << DSI_VNPCR_NPSIZE5_Pos)reuse of #define DSI_VNPCR_NPSIZE5_Pos (5U)reuse of #define DSI_VNPCR_NPSIZE4 DSI_VNPCR_NPSIZE4_Mskreuse of #define DSI_VNPCR_NPSIZE4_Msk (0x1UL << DSI_VNPCR_NPSIZE4_Pos)reuse of #define DSI_VNPCR_NPSIZE4_Pos (4U)reuse of #define DSI_VNPCR_NPSIZE3 DSI_VNPCR_NPSIZE3_Mskreuse of #define DSI_VNPCR_NPSIZE3_Msk (0x1UL << DSI_VNPCR_NPSIZE3_Pos)reuse of #define DSI_VNPCR_NPSIZE3_Pos (3U)reuse of #define DSI_VNPCR_NPSIZE2 DSI_VNPCR_NPSIZE2_Mskreuse of #define DSI_VNPCR_NPSIZE2_Msk (0x1UL << DSI_VNPCR_NPSIZE2_Pos)reuse of #define DSI_VNPCR_NPSIZE2_Pos (2U)reuse of #define DSI_VNPCR_NPSIZE1 DSI_VNPCR_NPSIZE1_Mskreuse of #define DSI_VNPCR_NPSIZE1_Msk (0x1UL << DSI_VNPCR_NPSIZE1_Pos)reuse of #define DSI_VNPCR_NPSIZE1_Pos (1U)reuse of #define DSI_VNPCR_NPSIZE0 DSI_VNPCR_NPSIZE0_Mskreuse of #define DSI_VNPCR_NPSIZE0_Msk (0x1UL << DSI_VNPCR_NPSIZE0_Pos)reuse of #define DSI_VNPCR_NPSIZE0_Pos (0U)reuse of #define DSI_VNPCR_NPSIZE DSI_VNPCR_NPSIZE_Mskreuse of #define DSI_VNPCR_NPSIZE_Msk (0x1FFFUL << DSI_VNPCR_NPSIZE_Pos)reuse of #define DSI_VNPCR_NPSIZE_Pos (0U)reuse of #define DSI_VCCR_NUMC12 DSI_VCCR_NUMC12_Mskreuse of #define DSI_VCCR_NUMC12_Msk (0x1UL << DSI_VCCR_NUMC12_Pos)reuse of #define DSI_VCCR_NUMC12_Pos (12U)reuse of #define DSI_VCCR_NUMC11 DSI_VCCR_NUMC11_Mskreuse of #define DSI_VCCR_NUMC11_Msk (0x1UL << DSI_VCCR_NUMC11_Pos)reuse of #define DSI_VCCR_NUMC11_Pos (11U)reuse of #define DSI_VCCR_NUMC10 DSI_VCCR_NUMC10_Mskreuse of #define DSI_VCCR_NUMC10_Msk (0x1UL << DSI_VCCR_NUMC10_Pos)reuse of #define DSI_VCCR_NUMC10_Pos (10U)reuse of #define DSI_VCCR_NUMC9 DSI_VCCR_NUMC9_Mskreuse of #define DSI_VCCR_NUMC9_Msk (0x1UL << DSI_VCCR_NUMC9_Pos)reuse of #define DSI_VCCR_NUMC9_Pos (9U)reuse of #define DSI_VCCR_NUMC8 DSI_VCCR_NUMC8_Mskreuse of #define DSI_VCCR_NUMC8_Msk (0x1UL << DSI_VCCR_NUMC8_Pos)reuse of #define DSI_VCCR_NUMC8_Pos (8U)reuse of #define DSI_VCCR_NUMC7 DSI_VCCR_NUMC7_Mskreuse of #define DSI_VCCR_NUMC7_Msk (0x1UL << DSI_VCCR_NUMC7_Pos)reuse of #define DSI_VCCR_NUMC7_Pos (7U)reuse of #define DSI_VCCR_NUMC6 DSI_VCCR_NUMC6_Mskreuse of #define DSI_VCCR_NUMC6_Msk (0x1UL << DSI_VCCR_NUMC6_Pos)reuse of #define DSI_VCCR_NUMC6_Pos (6U)reuse of #define DSI_VCCR_NUMC5 DSI_VCCR_NUMC5_Mskreuse of #define DSI_VCCR_NUMC5_Msk (0x1UL << DSI_VCCR_NUMC5_Pos)reuse of #define DSI_VCCR_NUMC5_Pos (5U)reuse of #define DSI_VCCR_NUMC4 DSI_VCCR_NUMC4_Mskreuse of #define DSI_VCCR_NUMC4_Msk (0x1UL << DSI_VCCR_NUMC4_Pos)reuse of #define DSI_VCCR_NUMC4_Pos (4U)reuse of #define DSI_VCCR_NUMC3 DSI_VCCR_NUMC3_Mskreuse of #define DSI_VCCR_NUMC3_Msk (0x1UL << DSI_VCCR_NUMC3_Pos)reuse of #define DSI_VCCR_NUMC3_Pos (3U)reuse of #define DSI_VCCR_NUMC2 DSI_VCCR_NUMC2_Mskreuse of #define DSI_VCCR_NUMC2_Msk (0x1UL << DSI_VCCR_NUMC2_Pos)reuse of #define DSI_VCCR_NUMC2_Pos (2U)reuse of #define DSI_VCCR_NUMC1 DSI_VCCR_NUMC1_Mskreuse of #define DSI_VCCR_NUMC1_Msk (0x1UL << DSI_VCCR_NUMC1_Pos)reuse of #define DSI_VCCR_NUMC1_Pos (1U)reuse of #define DSI_VCCR_NUMC0 DSI_VCCR_NUMC0_Mskreuse of #define DSI_VCCR_NUMC0_Msk (0x1UL << DSI_VCCR_NUMC0_Pos)reuse of #define DSI_VCCR_NUMC0_Pos (0U)reuse of #define DSI_VCCR_NUMC DSI_VCCR_NUMC_Mskreuse of #define DSI_VCCR_NUMC_Msk (0x1FFFUL << DSI_VCCR_NUMC_Pos)reuse of #define DSI_VCCR_NUMC_Pos (0U)reuse of #define DSI_VPCR_VPSIZE13 DSI_VPCR_VPSIZE13_Mskreuse of #define DSI_VPCR_VPSIZE13_Msk (0x1UL << DSI_VPCR_VPSIZE13_Pos)reuse of #define DSI_VPCR_VPSIZE13_Pos (13U)reuse of #define DSI_VPCR_VPSIZE12 DSI_VPCR_VPSIZE12_Mskreuse of #define DSI_VPCR_VPSIZE12_Msk (0x1UL << DSI_VPCR_VPSIZE12_Pos)reuse of #define DSI_VPCR_VPSIZE12_Pos (12U)reuse of #define DSI_VPCR_VPSIZE11 DSI_VPCR_VPSIZE11_Mskreuse of #define DSI_VPCR_VPSIZE11_Msk (0x1UL << DSI_VPCR_VPSIZE11_Pos)reuse of #define DSI_VPCR_VPSIZE11_Pos (11U)reuse of #define DSI_VPCR_VPSIZE10 DSI_VPCR_VPSIZE10_Mskreuse of #define DSI_VPCR_VPSIZE10_Msk (0x1UL << DSI_VPCR_VPSIZE10_Pos)reuse of #define DSI_VPCR_VPSIZE10_Pos (10U)reuse of #define DSI_VPCR_VPSIZE9 DSI_VPCR_VPSIZE9_Mskreuse of #define DSI_VPCR_VPSIZE9_Msk (0x1UL << DSI_VPCR_VPSIZE9_Pos)reuse of #define DSI_VPCR_VPSIZE9_Pos (9U)reuse of #define DSI_VPCR_VPSIZE8 DSI_VPCR_VPSIZE8_Mskreuse of #define DSI_VPCR_VPSIZE8_Msk (0x1UL << DSI_VPCR_VPSIZE8_Pos)reuse of #define DSI_VPCR_VPSIZE8_Pos (8U)reuse of #define DSI_VPCR_VPSIZE7 DSI_VPCR_VPSIZE7_Mskreuse of #define DSI_VPCR_VPSIZE7_Msk (0x1UL << DSI_VPCR_VPSIZE7_Pos)reuse of #define DSI_VPCR_VPSIZE7_Pos (7U)reuse of #define DSI_VPCR_VPSIZE6 DSI_VPCR_VPSIZE6_Mskreuse of #define DSI_VPCR_VPSIZE6_Msk (0x1UL << DSI_VPCR_VPSIZE6_Pos)reuse of #define DSI_VPCR_VPSIZE6_Pos (6U)reuse of #define DSI_VPCR_VPSIZE5 DSI_VPCR_VPSIZE5_Mskreuse of #define DSI_VPCR_VPSIZE5_Msk (0x1UL << DSI_VPCR_VPSIZE5_Pos)reuse of #define DSI_VPCR_VPSIZE5_Pos (5U)reuse of #define DSI_VPCR_VPSIZE4 DSI_VPCR_VPSIZE4_Mskreuse of #define DSI_VPCR_VPSIZE4_Msk (0x1UL << DSI_VPCR_VPSIZE4_Pos)reuse of #define DSI_VPCR_VPSIZE4_Pos (4U)reuse of #define DSI_VPCR_VPSIZE3 DSI_VPCR_VPSIZE3_Mskreuse of #define DSI_VPCR_VPSIZE3_Msk (0x1UL << DSI_VPCR_VPSIZE3_Pos)reuse of #define DSI_VPCR_VPSIZE3_Pos (3U)reuse of #define DSI_VPCR_VPSIZE2 DSI_VPCR_VPSIZE2_Mskreuse of #define DSI_VPCR_VPSIZE2_Msk (0x1UL << DSI_VPCR_VPSIZE2_Pos)reuse of #define DSI_VPCR_VPSIZE2_Pos (2U)reuse of #define DSI_VPCR_VPSIZE1 DSI_VPCR_VPSIZE1_Mskreuse of #define DSI_VPCR_VPSIZE1_Msk (0x1UL << DSI_VPCR_VPSIZE1_Pos)reuse of #define DSI_VPCR_VPSIZE1_Pos (1U)reuse of #define DSI_VPCR_VPSIZE0 DSI_VPCR_VPSIZE0_Mskreuse of #define DSI_VPCR_VPSIZE0_Msk (0x1UL << DSI_VPCR_VPSIZE0_Pos)reuse of #define DSI_VPCR_VPSIZE0_Pos (0U)reuse of #define DSI_VPCR_VPSIZE DSI_VPCR_VPSIZE_Mskreuse of #define DSI_VPCR_VPSIZE_Msk (0x3FFFUL << DSI_VPCR_VPSIZE_Pos)reuse of #define DSI_VPCR_VPSIZE_Pos (0U)reuse of #define DSI_VMCR_PGO DSI_VMCR_PGO_Mskreuse of #define DSI_VMCR_PGO_Msk (0x1UL << DSI_VMCR_PGO_Pos)reuse of #define DSI_VMCR_PGO_Pos (24U)reuse of #define DSI_VMCR_PGM DSI_VMCR_PGM_Mskreuse of #define DSI_VMCR_PGM_Msk (0x1UL << DSI_VMCR_PGM_Pos)reuse of #define DSI_VMCR_PGM_Pos (20U)reuse of #define DSI_VMCR_PGE DSI_VMCR_PGE_Mskreuse of #define DSI_VMCR_PGE_Msk (0x1UL << DSI_VMCR_PGE_Pos)reuse of #define DSI_VMCR_PGE_Pos (16U)reuse of #define DSI_VMCR_FBTAAE DSI_VMCR_FBTAAE_Mskreuse of #define DSI_VMCR_FBTAAE_Msk (0x1UL << DSI_VMCR_FBTAAE_Pos)reuse of #define DSI_VMCR_FBTAAE_Pos (14U)reuse of #define DSI_VMCR_VMT1 DSI_VMCR_VMT1_Mskreuse of #define DSI_VMCR_VMT1_Msk (0x1UL << DSI_VMCR_VMT1_Pos)reuse of #define DSI_VMCR_VMT1_Pos (1U)reuse of #define DSI_VMCR_VMT0 DSI_VMCR_VMT0_Mskreuse of #define DSI_VMCR_VMT0_Msk (0x1UL << DSI_VMCR_VMT0_Pos)reuse of #define DSI_VMCR_VMT0_Pos (0U)reuse of #define DSI_VMCR_VMT DSI_VMCR_VMT_Mskreuse of #define DSI_VMCR_VMT_Msk (0x3UL << DSI_VMCR_VMT_Pos)reuse of #define DSI_VMCR_VMT_Pos (0U)reuse of #define DSI_MCR_CMDM DSI_MCR_CMDM_Mskreuse of #define DSI_MCR_CMDM_Msk (0x1UL << DSI_MCR_CMDM_Pos)reuse of #define DSI_MCR_CMDM_Pos (0U)reuse of #define DSI_GVCIDR_VCID1 DSI_GVCIDR_VCID1_Mskreuse of #define DSI_GVCIDR_VCID1_Msk (0x1UL << DSI_GVCIDR_VCID1_Pos)reuse of #define DSI_GVCIDR_VCID1_Pos (1U)reuse of #define DSI_GVCIDR_VCID0 DSI_GVCIDR_VCID0_Mskreuse of #define DSI_GVCIDR_VCID0_Msk (0x1UL << DSI_GVCIDR_VCID0_Pos)reuse of #define DSI_GVCIDR_VCID0_Pos (0U)reuse of #define DSI_GVCIDR_VCID DSI_GVCIDR_VCID_Mskreuse of #define DSI_GVCIDR_VCID_Msk (0x3UL << DSI_GVCIDR_VCID_Pos)reuse of #define DSI_GVCIDR_VCID_Pos (0U)reuse of #define DSI_PCR_CRCRXE DSI_PCR_CRCRXE_Mskreuse of #define DSI_PCR_CRCRXE_Msk (0x1UL << DSI_PCR_CRCRXE_Pos)reuse of #define DSI_PCR_CRCRXE_Pos (4U)reuse of #define DSI_PCR_ECCRXE DSI_PCR_ECCRXE_Mskreuse of #define DSI_PCR_ECCRXE_Msk (0x1UL << DSI_PCR_ECCRXE_Pos)reuse of #define DSI_PCR_ECCRXE_Pos (3U)reuse of #define DSI_PCR_BTAE DSI_PCR_BTAE_Mskreuse of #define DSI_PCR_BTAE_Msk (0x1UL << DSI_PCR_BTAE_Pos)reuse of #define DSI_PCR_BTAE_Pos (2U)reuse of #define DSI_PCR_ETRXE DSI_PCR_ETRXE_Mskreuse of #define DSI_PCR_ETRXE_Msk (0x1UL << DSI_PCR_ETRXE_Pos)reuse of #define DSI_PCR_ETRXE_Pos (1U)reuse of #define DSI_PCR_ETTXE DSI_PCR_ETTXE_Mskreuse of #define DSI_PCR_ETTXE_Msk (0x1UL << DSI_PCR_ETTXE_Pos)reuse of #define DSI_PCR_ETTXE_Pos (0U)reuse of #define DSI_LPMCR_LPSIZE7 DSI_LPMCR_LPSIZE7_Mskreuse of #define DSI_LPMCR_LPSIZE7_Msk (0x1UL << DSI_LPMCR_LPSIZE7_Pos)reuse of #define DSI_LPMCR_LPSIZE7_Pos (23U)reuse of #define DSI_LPMCR_LPSIZE6 DSI_LPMCR_LPSIZE6_Mskreuse of #define DSI_LPMCR_LPSIZE6_Msk (0x1UL << DSI_LPMCR_LPSIZE6_Pos)reuse of #define DSI_LPMCR_LPSIZE6_Pos (22U)reuse of #define DSI_LPMCR_LPSIZE5 DSI_LPMCR_LPSIZE5_Mskreuse of #define DSI_LPMCR_LPSIZE5_Msk (0x1UL << DSI_LPMCR_LPSIZE5_Pos)reuse of #define DSI_LPMCR_LPSIZE5_Pos (21U)reuse of #define DSI_LPMCR_LPSIZE4 DSI_LPMCR_LPSIZE4_Mskreuse of #define DSI_LPMCR_LPSIZE4_Msk (0x1UL << DSI_LPMCR_LPSIZE4_Pos)reuse of #define DSI_LPMCR_LPSIZE4_Pos (20U)reuse of #define DSI_LPMCR_LPSIZE3 DSI_LPMCR_LPSIZE3_Mskreuse of #define DSI_LPMCR_LPSIZE3_Msk (0x1UL << DSI_LPMCR_LPSIZE3_Pos)reuse of #define DSI_LPMCR_LPSIZE3_Pos (19U)reuse of #define DSI_LPMCR_LPSIZE2 DSI_LPMCR_LPSIZE2_Mskreuse of #define DSI_LPMCR_LPSIZE2_Msk (0x1UL << DSI_LPMCR_LPSIZE2_Pos)reuse of #define DSI_LPMCR_LPSIZE2_Pos (18U)reuse of #define DSI_LPMCR_LPSIZE1 DSI_LPMCR_LPSIZE1_Mskreuse of #define DSI_LPMCR_LPSIZE1_Msk (0x1UL << DSI_LPMCR_LPSIZE1_Pos)reuse of #define DSI_LPMCR_LPSIZE1_Pos (17U)reuse of #define DSI_LPMCR_LPSIZE0 DSI_LPMCR_LPSIZE0_Mskreuse of #define DSI_LPMCR_LPSIZE0_Msk (0x1UL << DSI_LPMCR_LPSIZE0_Pos)reuse of #define DSI_LPMCR_LPSIZE0_Pos (16U)reuse of #define DSI_LPMCR_LPSIZE DSI_LPMCR_LPSIZE_Mskreuse of #define DSI_LPMCR_LPSIZE_Msk (0xFFUL << DSI_LPMCR_LPSIZE_Pos)reuse of #define DSI_LPMCR_LPSIZE_Pos (16U)reuse of #define DSI_LPMCR_VLPSIZE7 DSI_LPMCR_VLPSIZE7_Mskreuse of #define DSI_LPMCR_VLPSIZE7_Msk (0x1UL << DSI_LPMCR_VLPSIZE7_Pos)reuse of #define DSI_LPMCR_VLPSIZE7_Pos (7U)reuse of #define DSI_LPMCR_VLPSIZE6 DSI_LPMCR_VLPSIZE6_Mskreuse of #define DSI_LPMCR_VLPSIZE6_Msk (0x1UL << DSI_LPMCR_VLPSIZE6_Pos)reuse of #define DSI_LPMCR_VLPSIZE6_Pos (6U)reuse of #define DSI_LPMCR_VLPSIZE5 DSI_LPMCR_VLPSIZE5_Mskreuse of #define DSI_LPMCR_VLPSIZE5_Msk (0x1UL << DSI_LPMCR_VLPSIZE5_Pos)reuse of #define DSI_LPMCR_VLPSIZE5_Pos (5U)reuse of #define DSI_LPMCR_VLPSIZE4 DSI_LPMCR_VLPSIZE4_Mskreuse of #define DSI_LPMCR_VLPSIZE4_Msk (0x1UL << DSI_LPMCR_VLPSIZE4_Pos)reuse of #define DSI_LPMCR_VLPSIZE4_Pos (4U)reuse of #define DSI_LPMCR_VLPSIZE3 DSI_LPMCR_VLPSIZE3_Mskreuse of #define DSI_LPMCR_VLPSIZE3_Msk (0x1UL << DSI_LPMCR_VLPSIZE3_Pos)reuse of #define DSI_LPMCR_VLPSIZE3_Pos (3U)reuse of #define DSI_LPMCR_VLPSIZE2 DSI_LPMCR_VLPSIZE2_Mskreuse of #define DSI_LPMCR_VLPSIZE2_Msk (0x1UL << DSI_LPMCR_VLPSIZE2_Pos)reuse of #define DSI_LPMCR_VLPSIZE2_Pos (2U)reuse of #define DSI_LPMCR_VLPSIZE1 DSI_LPMCR_VLPSIZE1_Mskreuse of #define DSI_LPMCR_VLPSIZE1_Msk (0x1UL << DSI_LPMCR_VLPSIZE1_Pos)reuse of #define DSI_LPMCR_VLPSIZE1_Pos (1U)reuse of #define DSI_LPMCR_VLPSIZE0 DSI_LPMCR_VLPSIZE0_Mskreuse of #define DSI_LPMCR_VLPSIZE0_Msk (0x1UL << DSI_LPMCR_VLPSIZE0_Pos)reuse of #define DSI_LPMCR_VLPSIZE0_Pos (0U)reuse of #define DSI_LPMCR_VLPSIZE DSI_LPMCR_VLPSIZE_Mskreuse of #define DSI_LPMCR_VLPSIZE_Msk (0xFFUL << DSI_LPMCR_VLPSIZE_Pos)reuse of #define DSI_LPMCR_VLPSIZE_Pos (0U)reuse of #define DSI_LPCR_HSP DSI_LPCR_HSP_Mskreuse of #define DSI_LPCR_HSP_Msk (0x1UL << DSI_LPCR_HSP_Pos)reuse of #define DSI_LPCR_HSP_Pos (2U)reuse of #define DSI_LPCR_VSP DSI_LPCR_VSP_Mskreuse of #define DSI_LPCR_VSP_Msk (0x1UL << DSI_LPCR_VSP_Pos)reuse of #define DSI_LPCR_VSP_Pos (1U)reuse of #define DSI_LPCR_DEP DSI_LPCR_DEP_Mskreuse of #define DSI_LPCR_DEP_Msk (0x1UL << DSI_LPCR_DEP_Pos)reuse of #define DSI_LPCR_DEP_Pos (0U)reuse of #define DSI_LCOLCR_LPE DSI_LCOLCR_LPE_Mskreuse of #define DSI_LCOLCR_LPE_Msk (0x1UL << DSI_LCOLCR_LPE_Pos)reuse of #define DSI_LCOLCR_LPE_Pos (8U)reuse of #define DSI_LCOLCR_COLC3 DSI_LCOLCR_COLC3_Mskreuse of #define DSI_LCOLCR_COLC3_Msk (0x1UL << DSI_LCOLCR_COLC3_Pos)reuse of #define DSI_LCOLCR_COLC3_Pos (7U)reuse of #define DSI_LCOLCR_COLC2 DSI_LCOLCR_COLC2_Mskreuse of #define DSI_LCOLCR_COLC2_Msk (0x1UL << DSI_LCOLCR_COLC2_Pos)reuse of #define DSI_LCOLCR_COLC2_Pos (6U)reuse of #define DSI_LCOLCR_COLC1 DSI_LCOLCR_COLC1_Mskreuse of #define DSI_LCOLCR_COLC1_Msk (0x1UL << DSI_LCOLCR_COLC1_Pos)reuse of #define DSI_LCOLCR_COLC1_Pos (5U)reuse of #define DSI_LCOLCR_COLC0 DSI_LCOLCR_COLC0_Mskreuse of #define DSI_LCOLCR_COLC0_Msk (0x1UL << DSI_LCOLCR_COLC0_Pos)reuse of #define DSI_LCOLCR_COLC0_Pos (0U)reuse of #define DSI_LCOLCR_COLC DSI_LCOLCR_COLC_Mskreuse of #define DSI_LCOLCR_COLC_Msk (0xFUL << DSI_LCOLCR_COLC_Pos)reuse of #define DSI_LCOLCR_COLC_Pos (0U)reuse of #define DSI_LVCIDR_VCID1 DSI_LVCIDR_VCID1_Mskreuse of #define DSI_LVCIDR_VCID1_Msk (0x1UL << DSI_LVCIDR_VCID1_Pos)reuse of #define DSI_LVCIDR_VCID1_Pos (1U)reuse of #define DSI_LVCIDR_VCID0 DSI_LVCIDR_VCID0_Mskreuse of #define DSI_LVCIDR_VCID0_Msk (0x1UL << DSI_LVCIDR_VCID0_Pos)reuse of #define DSI_LVCIDR_VCID0_Pos (0U)reuse of #define DSI_LVCIDR_VCID DSI_LVCIDR_VCID_Mskreuse of #define DSI_LVCIDR_VCID_Msk (0x3UL << DSI_LVCIDR_VCID_Pos)reuse of #define DSI_LVCIDR_VCID_Pos (0U)reuse of #define DSI_CCR_TOCKDIV7 DSI_CCR_TOCKDIV7_Mskreuse of #define DSI_CCR_TOCKDIV7_Msk (0x1UL << DSI_CCR_TOCKDIV7_Pos)reuse of #define DSI_CCR_TOCKDIV7_Pos (15U)reuse of #define DSI_CCR_TOCKDIV6 DSI_CCR_TOCKDIV6_Mskreuse of #define DSI_CCR_TOCKDIV6_Msk (0x1UL << DSI_CCR_TOCKDIV6_Pos)reuse of #define DSI_CCR_TOCKDIV6_Pos (14U)reuse of #define DSI_CCR_TOCKDIV5 DSI_CCR_TOCKDIV5_Mskreuse of #define DSI_CCR_TOCKDIV5_Msk (0x1UL << DSI_CCR_TOCKDIV5_Pos)reuse of #define DSI_CCR_TOCKDIV5_Pos (13U)reuse of #define DSI_CCR_TOCKDIV4 DSI_CCR_TOCKDIV4_Mskreuse of #define DSI_CCR_TOCKDIV4_Msk (0x1UL << DSI_CCR_TOCKDIV4_Pos)reuse of #define DSI_CCR_TOCKDIV4_Pos (12U)reuse of #define DSI_CCR_TOCKDIV3 DSI_CCR_TOCKDIV3_Mskreuse of #define DSI_CCR_TOCKDIV3_Msk (0x1UL << DSI_CCR_TOCKDIV3_Pos)reuse of #define DSI_CCR_TOCKDIV3_Pos (11U)reuse of #define DSI_CCR_TOCKDIV2 DSI_CCR_TOCKDIV2_Mskreuse of #define DSI_CCR_TOCKDIV2_Msk (0x1UL << DSI_CCR_TOCKDIV2_Pos)reuse of #define DSI_CCR_TOCKDIV2_Pos (10U)reuse of #define DSI_CCR_TOCKDIV1 DSI_CCR_TOCKDIV1_Mskreuse of #define DSI_CCR_TOCKDIV1_Msk (0x1UL << DSI_CCR_TOCKDIV1_Pos)reuse of #define DSI_CCR_TOCKDIV1_Pos (9U)reuse of #define DSI_CCR_TOCKDIV0 DSI_CCR_TOCKDIV0_Mskreuse of #define DSI_CCR_TOCKDIV0_Msk (0x1UL << DSI_CCR_TOCKDIV0_Pos)reuse of definition of _putchar_unlockedreuse of definition of _creuse of definition of _ptrreuse of #define _stdout_r(x) ((x)->_stdout)reuse of definition of _getchar_unlockedreuse of #define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)reuse of #define _stdin_r(x) ((x)->_stdin)reuse of #define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))reuse of definition of __sputc_rreuse of declaration of fpos_treuse of declaration of FILEreuse of declaration of va_listreuse of #define L_ctermid 16reuse of #define fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0))reuse of #define putchar_unlocked(_c) _putchar_unlocked(_c)reuse of #define getchar_unlocked() _getchar_unlocked()reuse of #define __sfileno(p) ((p)->_file)reuse of #define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))reuse of #define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))reuse of #define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))reuse of #define fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0)reuse of #define fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0)reuse of #define __VALIST __gnuc_va_listreuse of #define _stderr_r(x) ((x)->_stderr)reuse of #define stderr (_REENT->_stderr)reuse of #define stdout (_REENT->_stdout)reuse of #define stdin (_REENT->_stdin)reuse of #define TMP_MAX 26reuse of #define SEEK_END 2reuse of #define SEEK_CUR 1reuse of #define SEEK_SET 0reuse of #define P_tmpdir "/tmp"reuse of #define L_tmpnam FILENAME_MAXreuse of #define FILENAME_MAX 1024reuse of #define FOPEN_MAX 20reuse of #define BUFSIZ 1024reuse of #define EOF (-1)reuse of #define _IONBF 2reuse of #define _IOLBF 1reuse of #define _IOFBF 0reuse of #define __SWID 0x2000reuse of #define __SNLK 0x0001reuse of #define __SL64 0x8000reuse of #define __SORD 0x2000reuse of #define __SOFF 0x1000reuse of #define __SNPT 0x0800reuse of #define __SOPT 0x0400reuse of #define __SSTR 0x0200reuse of #define __SAPP 0x0100reuse of #define __SMBF 0x0080reuse of #define __SERR 0x0040reuse of #define __SEOF 0x0020reuse of #define __SRW 0x0010reuse of #define __SWR 0x0008reuse of #define __SRD 0x0004reuse of #define __SNBF 0x0002reuse of #define __SLBF 0x0001reuse of #define __FILE_definedreuse of #define _VA_LIST_DEFINEDreuse of #define _FSTDIOreuse of #define _STDIO_H_reuse of #ifndef _STDIO_H_reuse of #if __POSIX_VISIBLE >= 200809 || __XSI_VISIBLEreuse of #if !defined(__FILE_defined)reuse of #ifdef __BUFSIZ__reuse of #ifdef __FOPEN_MAX__reuse of #ifdef __FILENAME_MAX__reuse of #ifdef __L_tmpnam__reuse of #if __BSD_VISIBLE || __XSI_VISIBLEreuse of #ifndef SEEK_SETreuse of #ifndef SEEK_CURreuse of #ifndef SEEK_ENDreuse of #ifndef __VALISTreuse of #if __POSIX_VISIBLEreuse of #if __GNU_VISIBLE || (__XSI_VISIBLE && __XSI_VISIBLE < 600)reuse of #if __BSD_VISIBLE || __XSI_VISIBLE || __POSIX_VISIBLE >= 200112reuse of #ifdef _COMPILING_NEWLIBreuse of #if __LARGEFILE_VISIBLE || __POSIX_VISIBLE >= 200112reuse of #if __ISO_C_VISIBLE >= 1999reuse of #ifndef diprintfreuse of #if __MISC_VISIBLE || __POSIX_VISIBLE >= 199209reuse of #if __MISC_VISIBLE || (__XSI_VISIBLE && __POSIX_VISIBLE < 200112)reuse of #ifndef dprintfreuse of #if __ATFILE_VISIBLEreuse of #if !defined(__CYGWIN__) || defined(_COMPILING_NEWLIB)reuse of #ifndef __CUSTOM_FILE_IO__reuse of #ifdef __SCLEreuse of #if 0reuse of #ifdef __SINGLE_THREAD__reuse of declaration of _funopen_rreuse of declaration of __cookiereuse of declaration of __readfnreuse of declaration of __writefnreuse of declaration of __seekfnreuse of declaration of __closefnreuse of declaration of funopenreuse of declaration of __swbuf_rreuse of declaration of __srget_rreuse of declaration of fwrite_unlockedreuse of declaration of _sizereuse of declaration of _nreuse of declaration of fread_unlockedreuse of declaration of fputc_unlockedreuse of declaration of fgetc_unlockedreuse of declaration of fflush_unlockedreuse of declaration of fileno_unlockedreuse of declaration of ferror_unlockedreuse of declaration of feof_unlockedreuse of declaration of clearerr_unlockedreuse of declaration of __getlinereuse of declaration of __getdelimreuse of declaration of fpurgereuse of declaration of _vsscanf_rreuse of declaration of _vsprintf_rreuse of declaration of _vsnprintf_rreuse of declaration of 5th parameterreuse of declaration of _vsniprintf_rreuse of declaration of _vsiscanf_rreuse of declaration of _vsiprintf_rreuse of declaration of _vscanf_rreuse of declaration of _vprintf_rreuse of declaration of _viscanf_rreuse of declaration of _viprintf_rreuse of declaration of _vfscanf_rreuse of declaration of _vfprintf_rreuse of declaration of _vfiscanf_rreuse of declaration of _vfiprintf_rreuse of declaration of _vdprintf_rreuse of declaration of _vdiprintf_rreuse of formatreuse of declaration of _vasprintf_rreuse of #define DSI_TCCR2_LPRD_TOCNT13 DSI_TCCR2_LPRD_TOCNT13_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT13_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT13_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT13_Pos (13U)reuse of #define DSI_TCCR2_LPRD_TOCNT12 DSI_TCCR2_LPRD_TOCNT12_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT12_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT12_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT12_Pos (12U)reuse of #define DSI_TCCR2_LPRD_TOCNT11 DSI_TCCR2_LPRD_TOCNT11_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT11_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT11_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT11_Pos (11U)reuse of #define DSI_TCCR2_LPRD_TOCNT10 DSI_TCCR2_LPRD_TOCNT10_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT10_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT10_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT10_Pos (10U)reuse of #define DSI_TCCR2_LPRD_TOCNT9 DSI_TCCR2_LPRD_TOCNT9_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT9_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT9_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT9_Pos (9U)reuse of #define DSI_TCCR2_LPRD_TOCNT8 DSI_TCCR2_LPRD_TOCNT8_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT8_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT8_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT8_Pos (8U)reuse of #define DSI_TCCR2_LPRD_TOCNT7 DSI_TCCR2_LPRD_TOCNT7_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT7_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT7_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT7_Pos (7U)reuse of #define DSI_TCCR2_LPRD_TOCNT6 DSI_TCCR2_LPRD_TOCNT6_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT6_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT6_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT6_Pos (6U)reuse of #define DSI_TCCR2_LPRD_TOCNT5 DSI_TCCR2_LPRD_TOCNT5_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT5_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT5_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT5_Pos (5U)reuse of #define DSI_TCCR2_LPRD_TOCNT4 DSI_TCCR2_LPRD_TOCNT4_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT4_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT4_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT4_Pos (4U)reuse of #define DSI_TCCR2_LPRD_TOCNT3 DSI_TCCR2_LPRD_TOCNT3_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT3_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT3_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT3_Pos (3U)reuse of #define DSI_TCCR2_LPRD_TOCNT2 DSI_TCCR2_LPRD_TOCNT2_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT2_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT2_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT2_Pos (2U)reuse of #define DSI_TCCR2_LPRD_TOCNT1 DSI_TCCR2_LPRD_TOCNT1_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT1_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT1_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT1_Pos (1U)reuse of #define DSI_TCCR2_LPRD_TOCNT0 DSI_TCCR2_LPRD_TOCNT0_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT0_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT0_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT0_Pos (0U)reuse of #define DSI_TCCR2_LPRD_TOCNT DSI_TCCR2_LPRD_TOCNT_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR2_LPRD_TOCNT_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT_Pos (0U)reuse of #define DSI_TCCR1_HSRD_TOCNT15 DSI_TCCR1_HSRD_TOCNT15_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT15_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT15_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT15_Pos (15U)reuse of #define DSI_TCCR1_HSRD_TOCNT14 DSI_TCCR1_HSRD_TOCNT14_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT14_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT14_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT14_Pos (14U)reuse of #define DSI_TCCR1_HSRD_TOCNT13 DSI_TCCR1_HSRD_TOCNT13_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT13_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT13_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT13_Pos (13U)reuse of #define DSI_TCCR1_HSRD_TOCNT12 DSI_TCCR1_HSRD_TOCNT12_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT12_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT12_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT12_Pos (12U)reuse of #define DSI_TCCR1_HSRD_TOCNT11 DSI_TCCR1_HSRD_TOCNT11_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT11_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT11_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT11_Pos (11U)reuse of #define DSI_TCCR1_HSRD_TOCNT10 DSI_TCCR1_HSRD_TOCNT10_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT10_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT10_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT10_Pos (10U)reuse of #define DSI_TCCR1_HSRD_TOCNT9 DSI_TCCR1_HSRD_TOCNT9_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT9_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT9_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT9_Pos (9U)reuse of #define DSI_TCCR1_HSRD_TOCNT8 DSI_TCCR1_HSRD_TOCNT8_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT8_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT8_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT8_Pos (8U)reuse of #define DSI_TCCR1_HSRD_TOCNT7 DSI_TCCR1_HSRD_TOCNT7_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT7_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT7_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT7_Pos (7U)reuse of #define DSI_TCCR1_HSRD_TOCNT6 DSI_TCCR1_HSRD_TOCNT6_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT6_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT6_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT6_Pos (6U)reuse of #define DSI_TCCR1_HSRD_TOCNT5 DSI_TCCR1_HSRD_TOCNT5_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT5_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT5_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT5_Pos (5U)reuse of #define DSI_TCCR1_HSRD_TOCNT4 DSI_TCCR1_HSRD_TOCNT4_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT4_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT4_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT4_Pos (4U)reuse of #define DSI_TCCR1_HSRD_TOCNT3 DSI_TCCR1_HSRD_TOCNT3_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT3_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT3_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT3_Pos (3U)reuse of #define DSI_TCCR1_HSRD_TOCNT2 DSI_TCCR1_HSRD_TOCNT2_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT2_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT2_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT2_Pos (2U)reuse of #define DSI_TCCR1_HSRD_TOCNT1 DSI_TCCR1_HSRD_TOCNT1_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT1_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT1_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT1_Pos (1U)reuse of #define DSI_TCCR1_HSRD_TOCNT0 DSI_TCCR1_HSRD_TOCNT0_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT0_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT0_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT0_Pos (0U)reuse of #define DSI_TCCR1_HSRD_TOCNT DSI_TCCR1_HSRD_TOCNT_Mskreuse of #define DSI_TCCR1_HSRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR1_HSRD_TOCNT_Pos)reuse of #define DSI_TCCR1_HSRD_TOCNT_Pos (0U)reuse of #define DSI_TCCR0_HSTX_TOCNT15 DSI_TCCR0_HSTX_TOCNT15_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT15_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT15_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT15_Pos (31U)reuse of #define DSI_TCCR0_HSTX_TOCNT14 DSI_TCCR0_HSTX_TOCNT14_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT14_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT14_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT14_Pos (30U)reuse of #define DSI_TCCR0_HSTX_TOCNT13 DSI_TCCR0_HSTX_TOCNT13_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT13_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT13_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT13_Pos (29U)reuse of #define DSI_TCCR0_HSTX_TOCNT12 DSI_TCCR0_HSTX_TOCNT12_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT12_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT12_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT12_Pos (28U)reuse of #define DSI_TCCR0_HSTX_TOCNT11 DSI_TCCR0_HSTX_TOCNT11_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT11_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT11_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT11_Pos (27U)reuse of #define DSI_TCCR0_HSTX_TOCNT10 DSI_TCCR0_HSTX_TOCNT10_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT10_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT10_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT10_Pos (26U)reuse of #define DSI_TCCR0_HSTX_TOCNT9 DSI_TCCR0_HSTX_TOCNT9_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT9_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT9_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT9_Pos (25U)reuse of #define DSI_TCCR0_HSTX_TOCNT8 DSI_TCCR0_HSTX_TOCNT8_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT8_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT8_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT8_Pos (24U)reuse of #define DSI_TCCR0_HSTX_TOCNT7 DSI_TCCR0_HSTX_TOCNT7_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT7_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT7_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT7_Pos (23U)reuse of #define DSI_TCCR0_HSTX_TOCNT6 DSI_TCCR0_HSTX_TOCNT6_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT6_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT6_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT6_Pos (22U)reuse of #define DSI_TCCR0_HSTX_TOCNT5 DSI_TCCR0_HSTX_TOCNT5_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT5_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT5_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT5_Pos (21U)reuse of #define DSI_TCCR0_HSTX_TOCNT4 DSI_TCCR0_HSTX_TOCNT4_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT4_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT4_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT4_Pos (20U)reuse of #define DSI_TCCR0_HSTX_TOCNT3 DSI_TCCR0_HSTX_TOCNT3_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT3_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT3_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT3_Pos (19U)reuse of #define DSI_TCCR0_HSTX_TOCNT2 DSI_TCCR0_HSTX_TOCNT2_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT2_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT2_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT2_Pos (18U)reuse of #define DSI_TCCR0_HSTX_TOCNT1 DSI_TCCR0_HSTX_TOCNT1_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT1_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT1_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT1_Pos (17U)reuse of #define DSI_TCCR0_HSTX_TOCNT0 DSI_TCCR0_HSTX_TOCNT0_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT0_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT0_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT0_Pos (16U)reuse of #define DSI_TCCR0_HSTX_TOCNT DSI_TCCR0_HSTX_TOCNT_Mskreuse of #define DSI_TCCR0_HSTX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_HSTX_TOCNT_Pos)reuse of #define DSI_TCCR0_HSTX_TOCNT_Pos (16U)reuse of #define DSI_TCCR0_LPRX_TOCNT15 DSI_TCCR0_LPRX_TOCNT15_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT15_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT15_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT15_Pos (15U)reuse of #define DSI_TCCR0_LPRX_TOCNT14 DSI_TCCR0_LPRX_TOCNT14_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT14_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT14_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT14_Pos (14U)reuse of #define DSI_TCCR0_LPRX_TOCNT13 DSI_TCCR0_LPRX_TOCNT13_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT13_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT13_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT13_Pos (13U)reuse of #define DSI_TCCR0_LPRX_TOCNT12 DSI_TCCR0_LPRX_TOCNT12_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT12_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT12_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT12_Pos (12U)reuse of #define DSI_TCCR0_LPRX_TOCNT11 DSI_TCCR0_LPRX_TOCNT11_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT11_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT11_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT11_Pos (11U)reuse of #define DSI_TCCR0_LPRX_TOCNT10 DSI_TCCR0_LPRX_TOCNT10_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT10_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT10_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT10_Pos (10U)reuse of #define DSI_TCCR0_LPRX_TOCNT9 DSI_TCCR0_LPRX_TOCNT9_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT9_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT9_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT9_Pos (9U)reuse of #define DSI_TCCR0_LPRX_TOCNT8 DSI_TCCR0_LPRX_TOCNT8_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT8_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT8_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT8_Pos (8U)reuse of #define DSI_TCCR0_LPRX_TOCNT7 DSI_TCCR0_LPRX_TOCNT7_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT7_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT7_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT7_Pos (7U)reuse of #define DSI_TCCR0_LPRX_TOCNT6 DSI_TCCR0_LPRX_TOCNT6_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT6_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT6_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT6_Pos (6U)reuse of #define DSI_TCCR0_LPRX_TOCNT5 DSI_TCCR0_LPRX_TOCNT5_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT5_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT5_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT5_Pos (5U)reuse of #define DSI_TCCR0_LPRX_TOCNT4 DSI_TCCR0_LPRX_TOCNT4_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT4_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT4_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT4_Pos (4U)reuse of #define DSI_TCCR0_LPRX_TOCNT3 DSI_TCCR0_LPRX_TOCNT3_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT3_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT3_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT3_Pos (3U)reuse of #define DSI_TCCR0_LPRX_TOCNT2 DSI_TCCR0_LPRX_TOCNT2_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT2_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT2_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT2_Pos (2U)reuse of #define DSI_TCCR0_LPRX_TOCNT1 DSI_TCCR0_LPRX_TOCNT1_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT1_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT1_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT1_Pos (1U)reuse of #define DSI_TCCR0_LPRX_TOCNT0 DSI_TCCR0_LPRX_TOCNT0_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT0_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT0_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT0_Pos (0U)reuse of #define DSI_TCCR0_LPRX_TOCNT DSI_TCCR0_LPRX_TOCNT_Mskreuse of #define DSI_TCCR0_LPRX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_LPRX_TOCNT_Pos)reuse of #define DSI_TCCR0_LPRX_TOCNT_Pos (0U)reuse of #define DSI_GPSR_RCB DSI_GPSR_RCB_Mskreuse of #define DSI_GPSR_RCB_Msk (0x1UL << DSI_GPSR_RCB_Pos)reuse of #define DSI_GPSR_RCB_Pos (6U)reuse of #define DSI_GPSR_PRDFF DSI_GPSR_PRDFF_Mskreuse of #define DSI_GPSR_PRDFF_Msk (0x1UL << DSI_GPSR_PRDFF_Pos)reuse of #define DSI_GPSR_PRDFF_Pos (5U)reuse of #define DSI_GPSR_PRDFE DSI_GPSR_PRDFE_Mskreuse of #define DSI_GPSR_PRDFE_Msk (0x1UL << DSI_GPSR_PRDFE_Pos)reuse of #define DSI_GPSR_PRDFE_Pos (4U)reuse of #define DSI_GPSR_PWRFF DSI_GPSR_PWRFF_Mskreuse of #define DSI_GPSR_PWRFF_Msk (0x1UL << DSI_GPSR_PWRFF_Pos)reuse of #define DSI_GPSR_PWRFF_Pos (3U)reuse of #define DSI_GPSR_PWRFE DSI_GPSR_PWRFE_Mskreuse of #define DSI_GPSR_PWRFE_Msk (0x1UL << DSI_GPSR_PWRFE_Pos)reuse of #define DSI_GPSR_PWRFE_Pos (2U)reuse of #define DSI_GPSR_CMDFF DSI_GPSR_CMDFF_Mskreuse of #define DSI_GPSR_CMDFF_Msk (0x1UL << DSI_GPSR_CMDFF_Pos)reuse of #define DSI_GPSR_CMDFF_Pos (1U)reuse of #define DSI_GPSR_CMDFE DSI_GPSR_CMDFE_Mskreuse of #define DSI_GPSR_CMDFE_Msk (0x1UL << DSI_GPSR_CMDFE_Pos)reuse of #define DSI_GPSR_CMDFE_Pos (0U)reuse of #define DSI_GPDR_DATA4_7 (0x80UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_6 (0x40UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_5 (0x20UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_4 (0x10UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_3 (0x08UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_2 (0x04UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_1 (0x02UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_0 (0x01UL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4 DSI_GPDR_DATA4_Mskreuse of #define DSI_GPDR_DATA4_Msk (0xFFUL << DSI_GPDR_DATA4_Pos)reuse of #define DSI_GPDR_DATA4_Pos (24U)reuse of #define DSI_GPDR_DATA3_7 (0x80UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_6 (0x40UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_5 (0x20UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_4 (0x10UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_3 (0x08UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_2 (0x04UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_1 (0x02UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_0 (0x01UL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3 DSI_GPDR_DATA3_Mskreuse of #define DSI_GPDR_DATA3_Msk (0xFFUL << DSI_GPDR_DATA3_Pos)reuse of #define DSI_GPDR_DATA3_Pos (16U)reuse of #define DSI_GPDR_DATA2_7 (0x80UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_6 (0x40UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_5 (0x20UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_4 (0x10UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_3 (0x08UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_2 (0x04UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_1 (0x02UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_0 (0x01UL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2 DSI_GPDR_DATA2_Mskreuse of #define DSI_GPDR_DATA2_Msk (0xFFUL << DSI_GPDR_DATA2_Pos)reuse of #define DSI_GPDR_DATA2_Pos (8U)reuse of #define DSI_GPDR_DATA1_7 (0x80UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_6 (0x40UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_5 (0x20UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_4 (0x10UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_3 (0x08UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_2 (0x04UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_1 (0x02UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_0 (0x01UL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1 DSI_GPDR_DATA1_Mskreuse of #define DSI_GPDR_DATA1_Msk (0xFFUL << DSI_GPDR_DATA1_Pos)reuse of #define DSI_GPDR_DATA1_Pos (0U)reuse of #define DSI_GHCR_WCMSB7 DSI_GHCR_WCMSB7_Mskreuse of #define DSI_GHCR_WCMSB7_Msk (0x1UL << DSI_GHCR_WCMSB7_Pos)reuse of #define DSI_GHCR_WCMSB7_Pos (23U)reuse of #define DSI_GHCR_WCMSB6 DSI_GHCR_WCMSB6_Mskreuse of #define DSI_GHCR_WCMSB6_Msk (0x1UL << DSI_GHCR_WCMSB6_Pos)reuse of #define DSI_GHCR_WCMSB6_Pos (22U)reuse of #define DSI_GHCR_WCMSB5 DSI_GHCR_WCMSB5_Mskreuse of #define DSI_GHCR_WCMSB5_Msk (0x1UL << DSI_GHCR_WCMSB5_Pos)reuse of #define DSI_GHCR_WCMSB5_Pos (21U)reuse of #define DSI_GHCR_WCMSB4 DSI_GHCR_WCMSB4_Mskreuse of #define DSI_GHCR_WCMSB4_Msk (0x1UL << DSI_GHCR_WCMSB4_Pos)reuse of #define DSI_GHCR_WCMSB4_Pos (20U)reuse of #define DSI_GHCR_WCMSB3 DSI_GHCR_WCMSB3_Mskreuse of #define DSI_GHCR_WCMSB3_Msk (0x1UL << DSI_GHCR_WCMSB3_Pos)reuse of #define DSI_GHCR_WCMSB3_Pos (19U)reuse of #define DSI_GHCR_WCMSB2 DSI_GHCR_WCMSB2_Mskreuse of #define DSI_GHCR_WCMSB2_Msk (0x1UL << DSI_GHCR_WCMSB2_Pos)reuse of #define DSI_GHCR_WCMSB2_Pos (18U)reuse of #define DSI_GHCR_WCMSB1 DSI_GHCR_WCMSB1_Mskreuse of #define DSI_GHCR_WCMSB1_Msk (0x1UL << DSI_GHCR_WCMSB1_Pos)reuse of #define DSI_GHCR_WCMSB1_Pos (17U)reuse of #define DSI_GHCR_WCMSB0 DSI_GHCR_WCMSB0_Mskreuse of #define DSI_GHCR_WCMSB0_Msk (0x1UL << DSI_GHCR_WCMSB0_Pos)reuse of #define DSI_GHCR_WCMSB0_Pos (16U)reuse of #define DSI_GHCR_WCMSB DSI_GHCR_WCMSB_Mskreuse of #define DSI_GHCR_WCMSB_Msk (0xFFUL << DSI_GHCR_WCMSB_Pos)reuse of #define DSI_GHCR_WCMSB_Pos (16U)reuse of #define DSI_GHCR_WCLSB7 DSI_GHCR_WCLSB7_Mskreuse of #define DSI_GHCR_WCLSB7_Msk (0x1UL << DSI_GHCR_WCLSB7_Pos)reuse of #define DSI_GHCR_WCLSB7_Pos (15U)reuse of #define DSI_GHCR_WCLSB6 DSI_GHCR_WCLSB6_Mskreuse of #define DSI_GHCR_WCLSB6_Msk (0x1UL << DSI_GHCR_WCLSB6_Pos)reuse of #define DSI_GHCR_WCLSB6_Pos (14U)reuse of #define DSI_GHCR_WCLSB5 DSI_GHCR_WCLSB5_Mskreuse of #define DSI_GHCR_WCLSB5_Msk (0x1UL << DSI_GHCR_WCLSB5_Pos)reuse of #define DSI_GHCR_WCLSB5_Pos (13U)reuse of #define DSI_GHCR_WCLSB4 DSI_GHCR_WCLSB4_Mskreuse of #define DSI_GHCR_WCLSB4_Msk (0x1UL << DSI_GHCR_WCLSB4_Pos)reuse of #define DSI_GHCR_WCLSB4_Pos (12U)reuse of #define DSI_GHCR_WCLSB3 DSI_GHCR_WCLSB3_Mskreuse of #define DSI_GHCR_WCLSB3_Msk (0x1UL << DSI_GHCR_WCLSB3_Pos)reuse of #define DSI_GHCR_WCLSB3_Pos (11U)reuse of #define DSI_GHCR_WCLSB2 DSI_GHCR_WCLSB2_Mskreuse of #define DSI_GHCR_WCLSB2_Msk (0x1UL << DSI_GHCR_WCLSB2_Pos)reuse of #define DSI_GHCR_WCLSB2_Pos (10U)reuse of #define DSI_GHCR_WCLSB1 DSI_GHCR_WCLSB1_Mskreuse of #define DSI_GHCR_WCLSB1_Msk (0x1UL << DSI_GHCR_WCLSB1_Pos)reuse of #define DSI_GHCR_WCLSB1_Pos (9U)reuse of #define DSI_GHCR_WCLSB0 DSI_GHCR_WCLSB0_Mskreuse of #define DSI_GHCR_WCLSB0_Msk (0x1UL << DSI_GHCR_WCLSB0_Pos)reuse of #define DSI_GHCR_WCLSB0_Pos (8U)reuse of #define DSI_GHCR_WCLSB DSI_GHCR_WCLSB_Mskreuse of #define DSI_GHCR_WCLSB_Msk (0xFFUL << DSI_GHCR_WCLSB_Pos)reuse of #define DSI_GHCR_WCLSB_Pos (8U)reuse of #define DSI_GHCR_VCID1 DSI_GHCR_VCID1_Mskreuse of #define DSI_GHCR_VCID1_Msk (0x1UL << DSI_GHCR_VCID1_Pos)reuse of #define DSI_GHCR_VCID1_Pos (7U)reuse of #define DSI_GHCR_VCID0 DSI_GHCR_VCID0_Mskreuse of #define DSI_GHCR_VCID0_Msk (0x1UL << DSI_GHCR_VCID0_Pos)reuse of #define DSI_GHCR_VCID0_Pos (6U)reuse of #define DSI_GHCR_VCID DSI_GHCR_VCID_Mskreuse of #define DSI_GHCR_VCID_Msk (0x3UL << DSI_GHCR_VCID_Pos)reuse of #define DSI_GHCR_VCID_Pos (6U)reuse of #define DSI_GHCR_DT5 DSI_GHCR_DT5_Mskreuse of #define DSI_GHCR_DT5_Msk (0x1UL << DSI_GHCR_DT5_Pos)reuse of #define DSI_GHCR_DT5_Pos (5U)reuse of #define DSI_GHCR_DT4 DSI_GHCR_DT4_Mskreuse of #define DSI_GHCR_DT4_Msk (0x1UL << DSI_GHCR_DT4_Pos)reuse of #define DSI_GHCR_DT4_Pos (4U)reuse of #define DSI_GHCR_DT3 DSI_GHCR_DT3_Mskreuse of #define DSI_GHCR_DT3_Msk (0x1UL << DSI_GHCR_DT3_Pos)reuse of #define DSI_GHCR_DT3_Pos (3U)reuse of #define DSI_GHCR_DT2 DSI_GHCR_DT2_Mskreuse of #define DSI_GHCR_DT2_Msk (0x1UL << DSI_GHCR_DT2_Pos)reuse of #define DSI_GHCR_DT2_Pos (2U)reuse of #define DSI_GHCR_DT1 DSI_GHCR_DT1_Mskreuse of #define DSI_GHCR_DT1_Msk (0x1UL << DSI_GHCR_DT1_Pos)reuse of #define DSI_GHCR_DT1_Pos (1U)reuse of #define DSI_GHCR_DT0 DSI_GHCR_DT0_Mskreuse of #define DSI_GHCR_DT0_Msk (0x1UL << DSI_GHCR_DT0_Pos)reuse of #define DSI_GHCR_DT0_Pos (0U)reuse of #define DSI_GHCR_DT DSI_GHCR_DT_Mskreuse of #define DSI_GHCR_DT_Msk (0x3FUL << DSI_GHCR_DT_Pos)reuse of #define DSI_GHCR_DT_Pos (0U)reuse of #define DSI_CMCR_MRDPS DSI_CMCR_MRDPS_Mskreuse of #define DSI_CMCR_MRDPS_Msk (0x1UL << DSI_CMCR_MRDPS_Pos)reuse of #define DSI_CMCR_MRDPS_Pos (24U)reuse of #define DSI_CMCR_DLWTX DSI_CMCR_DLWTX_Mskreuse of #define DSI_CMCR_DLWTX_Msk (0x1UL << DSI_CMCR_DLWTX_Pos)reuse of #define DSI_CMCR_DLWTX_Pos (19U)reuse of #define DSI_CMCR_DSR0TX DSI_CMCR_DSR0TX_Mskreuse of #define DSI_CMCR_DSR0TX_Msk (0x1UL << DSI_CMCR_DSR0TX_Pos)reuse of #define DSI_CMCR_DSR0TX_Pos (18U)reuse of #define DSI_CMCR_DSW1TX DSI_CMCR_DSW1TX_Mskreuse of #define DSI_CMCR_DSW1TX_Msk (0x1UL << DSI_CMCR_DSW1TX_Pos)reuse of #define DSI_CMCR_DSW1TX_Pos (17U)reuse of #define DSI_CMCR_DSW0TX DSI_CMCR_DSW0TX_Mskreuse of #define DSI_CMCR_DSW0TX_Msk (0x1UL << DSI_CMCR_DSW0TX_Pos)reuse of #define DSI_CMCR_DSW0TX_Pos (16U)reuse of #define DSI_CMCR_GLWTX DSI_CMCR_GLWTX_Mskreuse of #define DSI_CMCR_GLWTX_Msk (0x1UL << DSI_CMCR_GLWTX_Pos)reuse of #define DSI_CMCR_GLWTX_Pos (14U)reuse of #define DSI_CMCR_GSR2TX DSI_CMCR_GSR2TX_Mskreuse of #define DSI_CMCR_GSR2TX_Msk (0x1UL << DSI_CMCR_GSR2TX_Pos)reuse of #define DSI_CMCR_GSR2TX_Pos (13U)reuse of #define DSI_CMCR_GSR1TX DSI_CMCR_GSR1TX_Mskreuse of #define DSI_CMCR_GSR1TX_Msk (0x1UL << DSI_CMCR_GSR1TX_Pos)reuse of #define DSI_CMCR_GSR1TX_Pos (12U)reuse of #define DSI_CMCR_GSR0TX DSI_CMCR_GSR0TX_Mskreuse of #define DSI_CMCR_GSR0TX_Msk (0x1UL << DSI_CMCR_GSR0TX_Pos)reuse of #define DSI_CMCR_GSR0TX_Pos (11U)reuse of #define DSI_CMCR_GSW2TX DSI_CMCR_GSW2TX_Mskreuse of #define DSI_CMCR_GSW2TX_Msk (0x1UL << DSI_CMCR_GSW2TX_Pos)reuse of #define DSI_CMCR_GSW2TX_Pos (10U)reuse of #define DSI_CMCR_GSW1TX DSI_CMCR_GSW1TX_Mskreuse of #define DSI_CMCR_GSW1TX_Msk (0x1UL << DSI_CMCR_GSW1TX_Pos)reuse of #define DSI_CMCR_GSW1TX_Pos (9U)reuse of #define DSI_CMCR_GSW0TX DSI_CMCR_GSW0TX_Mskreuse of #define DSI_CMCR_GSW0TX_Msk (0x1UL << DSI_CMCR_GSW0TX_Pos)reuse of #define DSI_CMCR_GSW0TX_Pos (8U)reuse of #define DSI_CMCR_ARE DSI_CMCR_ARE_Mskreuse of #define DSI_CMCR_ARE_Msk (0x1UL << DSI_CMCR_ARE_Pos)reuse of #define DSI_CMCR_ARE_Pos (1U)reuse of #define DSI_CMCR_TEARE DSI_CMCR_TEARE_Mskreuse of #define DSI_CMCR_TEARE_Msk (0x1UL << DSI_CMCR_TEARE_Pos)reuse of #define DSI_CMCR_TEARE_Pos (0U)reuse of #define DSI_LCCR_CMDSIZE15 DSI_LCCR_CMDSIZE15_Mskreuse of #define DSI_LCCR_CMDSIZE15_Msk (0x1UL << DSI_LCCR_CMDSIZE15_Pos)reuse of #define DSI_LCCR_CMDSIZE15_Pos (15U)reuse of #define DSI_LCCR_CMDSIZE14 DSI_LCCR_CMDSIZE14_Mskreuse of #define DSI_LCCR_CMDSIZE14_Msk (0x1UL << DSI_LCCR_CMDSIZE14_Pos)reuse of #define DSI_LCCR_CMDSIZE14_Pos (14U)reuse of #define DSI_LCCR_CMDSIZE13 DSI_LCCR_CMDSIZE13_Mskreuse of #define DSI_LCCR_CMDSIZE13_Msk (0x1UL << DSI_LCCR_CMDSIZE13_Pos)reuse of #define DSI_LCCR_CMDSIZE13_Pos (13U)reuse of #define DSI_LCCR_CMDSIZE12 DSI_LCCR_CMDSIZE12_Mskreuse of #define DSI_LCCR_CMDSIZE12_Msk (0x1UL << DSI_LCCR_CMDSIZE12_Pos)reuse of #define DSI_LCCR_CMDSIZE12_Pos (12U)reuse of #define DSI_LCCR_CMDSIZE11 DSI_LCCR_CMDSIZE11_Mskreuse of #define DSI_LCCR_CMDSIZE11_Msk (0x1UL << DSI_LCCR_CMDSIZE11_Pos)reuse of #define DSI_LCCR_CMDSIZE11_Pos (11U)reuse of #define DSI_LCCR_CMDSIZE10 DSI_LCCR_CMDSIZE10_Mskreuse of #define DSI_LCCR_CMDSIZE10_Msk (0x1UL << DSI_LCCR_CMDSIZE10_Pos)reuse of #define DSI_LCCR_CMDSIZE10_Pos (10U)reuse of #define DSI_LCCR_CMDSIZE9 DSI_LCCR_CMDSIZE9_Mskreuse of #define DSI_LCCR_CMDSIZE9_Msk (0x1UL << DSI_LCCR_CMDSIZE9_Pos)reuse of #define DSI_LCCR_CMDSIZE9_Pos (9U)reuse of #define DSI_LCCR_CMDSIZE8 DSI_LCCR_CMDSIZE8_Mskreuse of #define DSI_LCCR_CMDSIZE8_Msk (0x1UL << DSI_LCCR_CMDSIZE8_Pos)reuse of #define DSI_LCCR_CMDSIZE8_Pos (8U)reuse of #define DSI_LCCR_CMDSIZE7 DSI_LCCR_CMDSIZE7_Mskreuse of #define DSI_LCCR_CMDSIZE7_Msk (0x1UL << DSI_LCCR_CMDSIZE7_Pos)reuse of #define DSI_LCCR_CMDSIZE7_Pos (7U)reuse of #define DSI_LCCR_CMDSIZE6 DSI_LCCR_CMDSIZE6_Mskreuse of #define DSI_LCCR_CMDSIZE6_Msk (0x1UL << DSI_LCCR_CMDSIZE6_Pos)reuse of #define DSI_LCCR_CMDSIZE6_Pos (6U)reuse of #define DSI_LCCR_CMDSIZE5 DSI_LCCR_CMDSIZE5_Mskreuse of #define DSI_LCCR_CMDSIZE5_Msk (0x1UL << DSI_LCCR_CMDSIZE5_Pos)reuse of #define DSI_LCCR_CMDSIZE5_Pos (5U)reuse of #define DSI_LCCR_CMDSIZE4 DSI_LCCR_CMDSIZE4_Mskreuse of #define DSI_LCCR_CMDSIZE4_Msk (0x1UL << DSI_LCCR_CMDSIZE4_Pos)reuse of #define DSI_LCCR_CMDSIZE4_Pos (4U)reuse of #define DSI_LCCR_CMDSIZE3 DSI_LCCR_CMDSIZE3_Mskreuse of #define DSI_LCCR_CMDSIZE3_Msk (0x1UL << DSI_LCCR_CMDSIZE3_Pos)reuse of #define DSI_LCCR_CMDSIZE3_Pos (3U)reuse of #define DSI_LCCR_CMDSIZE2 DSI_LCCR_CMDSIZE2_Mskreuse of #define DSI_LCCR_CMDSIZE2_Msk (0x1UL << DSI_LCCR_CMDSIZE2_Pos)reuse of #define DSI_LCCR_CMDSIZE2_Pos (2U)reuse of #define DSI_LCCR_CMDSIZE1 DSI_LCCR_CMDSIZE1_Mskreuse of #define DSI_LCCR_CMDSIZE1_Msk (0x1UL << DSI_LCCR_CMDSIZE1_Pos)reuse of #define DSI_LCCR_CMDSIZE1_Pos (1U)reuse of #define DSI_LCCR_CMDSIZE0 DSI_LCCR_CMDSIZE0_Mskreuse of #define DSI_LCCR_CMDSIZE0_Msk (0x1UL << DSI_LCCR_CMDSIZE0_Pos)reuse of #define DSI_LCCR_CMDSIZE0_Pos (0U)reuse of #define DSI_LCCR_CMDSIZE DSI_LCCR_CMDSIZE_Mskreuse of #define DSI_LCCR_CMDSIZE_Msk (0xFFFFUL << DSI_LCCR_CMDSIZE_Pos)reuse of #define DSI_LCCR_CMDSIZE_Pos (0U)reuse of #define DSI_VVACR_VA13 DSI_VVACR_VA13_Mskreuse of #define DSI_VVACR_VA13_Msk (0x1UL << DSI_VVACR_VA13_Pos)reuse of #define DSI_VVACR_VA13_Pos (13U)reuse of #define DSI_VVACR_VA12 DSI_VVACR_VA12_Mskreuse of #define DSI_VVACR_VA12_Msk (0x1UL << DSI_VVACR_VA12_Pos)reuse of #define DSI_VVACR_VA12_Pos (12U)reuse of #define DSI_VVACR_VA11 DSI_VVACR_VA11_Mskreuse of #define DSI_VVACR_VA11_Msk (0x1UL << DSI_VVACR_VA11_Pos)reuse of #define DSI_VVACR_VA11_Pos (11U)reuse of #define DSI_VVACR_VA10 DSI_VVACR_VA10_Mskreuse of #define DSI_VVACR_VA10_Msk (0x1UL << DSI_VVACR_VA10_Pos)reuse of #define DSI_VVACR_VA10_Pos (10U)reuse of #define DSI_VVACR_VA9 DSI_VVACR_VA9_Mskreuse of #define DSI_VVACR_VA9_Msk (0x1UL << DSI_VVACR_VA9_Pos)reuse of #define DSI_VVACR_VA9_Pos (9U)reuse of #define DSI_VVACR_VA8 DSI_VVACR_VA8_Mskreuse of #define DSI_VVACR_VA8_Msk (0x1UL << DSI_VVACR_VA8_Pos)reuse of #define DSI_VVACR_VA8_Pos (8U)reuse of #define DSI_VVACR_VA7 DSI_VVACR_VA7_Mskreuse of #define DSI_VVACR_VA7_Msk (0x1UL << DSI_VVACR_VA7_Pos)reuse of #define DSI_VVACR_VA7_Pos (7U)reuse of #define DSI_VVACR_VA6 DSI_VVACR_VA6_Mskreuse of #define DSI_VVACR_VA6_Msk (0x1UL << DSI_VVACR_VA6_Pos)reuse of #define DSI_VVACR_VA6_Pos (6U)reuse of #define DSI_VVACR_VA5 DSI_VVACR_VA5_Mskreuse of #define DSI_VVACR_VA5_Msk (0x1UL << DSI_VVACR_VA5_Pos)reuse of #define DSI_VVACR_VA5_Pos (5U)reuse of #define DSI_VVACR_VA4 DSI_VVACR_VA4_Mskreuse of #define DSI_VVACR_VA4_Msk (0x1UL << DSI_VVACR_VA4_Pos)reuse of #define DSI_VVACR_VA4_Pos (4U)reuse of #define DSI_VVACR_VA3 DSI_VVACR_VA3_Mskreuse of #define DSI_VVACR_VA3_Msk (0x1UL << DSI_VVACR_VA3_Pos)reuse of #define DSI_VVACR_VA3_Pos (3U)reuse of #define DSI_VVACR_VA2 DSI_VVACR_VA2_Mskreuse of #define DSI_VVACR_VA2_Msk (0x1UL << DSI_VVACR_VA2_Pos)reuse of #define DSI_VVACR_VA2_Pos (2U)reuse of #define DSI_VVACR_VA1 DSI_VVACR_VA1_Mskreuse of #define DSI_VVACR_VA1_Msk (0x1UL << DSI_VVACR_VA1_Pos)reuse of #define DSI_VVACR_VA1_Pos (1U)reuse of #define DSI_VVACR_VA0 DSI_VVACR_VA0_Mskreuse of #define DSI_VVACR_VA0_Msk (0x1UL << DSI_VVACR_VA0_Pos)reuse of #define DSI_VVACR_VA0_Pos (0U)reuse of #define DSI_VVACR_VA DSI_VVACR_VA_Mskreuse of #define DSI_VVACR_VA_Msk (0x3FFFUL << DSI_VVACR_VA_Pos)reuse of #define DSI_VVACR_VA_Pos (0U)reuse of #define DSI_VVFPCR_VFP9 DSI_VVFPCR_VFP9_Mskreuse of #define DSI_VVFPCR_VFP9_Msk (0x1UL << DSI_VVFPCR_VFP9_Pos)reuse of #define DSI_VVFPCR_VFP9_Pos (9U)reuse of #define DSI_VVFPCR_VFP8 DSI_VVFPCR_VFP8_Mskreuse of #define DSI_VVFPCR_VFP8_Msk (0x1UL << DSI_VVFPCR_VFP8_Pos)reuse of #define DSI_VVFPCR_VFP8_Pos (8U)reuse of #define DSI_VVFPCR_VFP7 DSI_VVFPCR_VFP7_Mskreuse of #define DSI_VVFPCR_VFP7_Msk (0x1UL << DSI_VVFPCR_VFP7_Pos)reuse of #define DSI_VVFPCR_VFP7_Pos (7U)reuse of #define DSI_VVFPCR_VFP6 DSI_VVFPCR_VFP6_Mskreuse of #define DSI_VVFPCR_VFP6_Msk (0x1UL << DSI_VVFPCR_VFP6_Pos)reuse of #define DSI_VVFPCR_VFP6_Pos (6U)reuse of #define DSI_VVFPCR_VFP5 DSI_VVFPCR_VFP5_Mskreuse of #define DSI_VVFPCR_VFP5_Msk (0x1UL << DSI_VVFPCR_VFP5_Pos)reuse of #define DSI_VVFPCR_VFP5_Pos (5U)reuse of RCC_CR_HSIRDYreuse of RCC_CR_HSIRDY_Mskreuse of RCC_CR_HSIRDY_Posreuse of RCC_CR_HSITRIM_4reuse of CLEAR_REG(REG)reuse of RCC_CR_HSERDYreuse of RCC_CR_HSERDY_Mskreuse of RCC_CR_HSERDY_Posreuse of RCC_CR_PLLRDYreuse of RCC_CR_PLLRDY_Mskreuse of RCC_CR_PLLRDY_Posreuse of declaration of strrchrreuse of declaration of strpbrkreuse of declaration of strncpyreuse of declaration of strncmpreuse of declaration of strncatreuse of declaration of strlenreuse of declaration of strerrorreuse of declaration of strcspnreuse of declaration of strcpyreuse of declaration of strcollreuse of declaration of strcmpreuse of declaration of strchrreuse of declaration of strcatreuse of declaration of memsetreuse of declaration of memmovereuse of declaration of memcpyreuse of declaration of memcmpreuse of declaration of memchrreuse of #define __GNU_VISIBLE 0reuse of #define __USER_LABEL_PREFIX__reuse of /* _STRING_H_ */reuse of /* There are two common basename variants.  If you do NOT #include <libgen.h>
   and you do

     #define _GNU_SOURCE
     #include <string.h>

   you get the GNU version.  Otherwise you get the POSIX versionfor which you
   should #include <libgen.h>i for the function prototype.  POSIX requires that
   #undef basename will still let you invoke the underlying function.  However,
   this also implies that the POSIX version is used in this case.  That's made
   sure here. */reuse of /* __GNU_VISIBLE && __GNUC__ */reuse of /* Kludge to work around problem compiling in gdb */reuse of /* Reentrant version of strerror.  */reuse of /* There are two common strerror_r variants.  If you request
   _GNU_SOURCE, you get the GNU version; otherwise you get the POSIX
   version.  POSIX requires that #undef strerror_r will still let you
   invoke the underlying function, but that requires gcc support.  */reuse of /*
 * string.h
 *
 * Definitions for memory and string functions.
 */reuse of restrictreuse of mallocreuse of warn_unused_resultreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_lcd.hreuse of #include "../../../Utilities/Fonts/fonts.h"reuse of #include "stm32f769i_eval_sdram.h"reuse of #include "../Components/otm8009a/otm8009a.h"reuse of declaration of LCD_OrientationTypeDefreuse of declaration of Text_AlignModeTypdefreuse of declaration of pPointreuse of declaration of Pointreuse of declaration of LCD_DrawPropTypeDefreuse of definition of pFontreuse of definition of BackColorreuse of definition of TextColorreuse of #define LCD_DSI_PIXEL_DATA_FMT_RBG565 DSI_RGB565reuse of #define LCD_DSI_PIXEL_DATA_FMT_RBG888 DSI_RGB888reuse of #define LCD_DEFAULT_FONT Font24reuse of #define LCD_COLOR_TRANSPARENT ((uint32_t) 0xFF000000)reuse of #define LCD_COLOR_ORANGE ((uint32_t) 0xFFFFA500)reuse of #define LCD_COLOR_BROWN ((uint32_t) 0xFFA52A2A)reuse of #define LCD_COLOR_BLACK ((uint32_t) 0xFF000000)reuse of #define LCD_COLOR_DARKGRAY ((uint32_t) 0xFF404040)reuse of #define LCD_COLOR_GRAY ((uint32_t) 0xFF808080)reuse of #define LCD_COLOR_LIGHTGRAY ((uint32_t) 0xFFD3D3D3)reuse of #define LCD_COLOR_WHITE ((uint32_t) 0xFFFFFFFF)reuse of #define LCD_COLOR_DARKYELLOW ((uint32_t) 0xFF808000)reuse of #define LCD_COLOR_DARKMAGENTA ((uint32_t) 0xFF800080)reuse of #define LCD_COLOR_DARKCYAN ((uint32_t) 0xFF008080)reuse of #define LCD_COLOR_DARKRED ((uint32_t) 0xFF800000)reuse of #define LCD_COLOR_DARKGREEN ((uint32_t) 0xFF008000)reuse of #define LCD_COLOR_DARKBLUE ((uint32_t) 0xFF000080)reuse of #define LCD_COLOR_LIGHTYELLOW ((uint32_t) 0xFFFFFF80)reuse of #define LCD_COLOR_LIGHTMAGENTA ((uint32_t) 0xFFFF80FF)reuse of #define LCD_COLOR_LIGHTCYAN ((uint32_t) 0xFF80FFFF)reuse of #define LCD_COLOR_LIGHTRED ((uint32_t) 0xFFFF8080)reuse of #define LCD_COLOR_LIGHTGREEN ((uint32_t) 0xFF80FF80)reuse of #define LCD_COLOR_LIGHTBLUE ((uint32_t) 0xFF8080FF)reuse of #define LCD_COLOR_YELLOW ((uint32_t) 0xFFFFFF00)reuse of #define LCD_COLOR_MAGENTA ((uint32_t) 0xFFFF00FF)reuse of #define LCD_COLOR_CYAN ((uint32_t) 0xFF00FFFF)reuse of #define LCD_COLOR_RED ((uint32_t) 0xFFFF0000)reuse of #define LCD_COLOR_GREEN ((uint32_t) 0xFF00FF00)reuse of #define LCD_COLOR_BLUE ((uint32_t) 0xFF0000FF)reuse of #define LCD_OTM8009A_ID ((uint32_t) 0)reuse of #define LCD_TIMEOUT 0x02reuse of #define LCD_ERROR 0x01reuse of #define LCD_OK 0x00reuse of #define LTDC_DEFAULT_ACTIVE_LAYER LTDC_ACTIVE_LAYER_FOREGROUNDreuse of #define LTDC_NB_OF_LAYERS ((uint32_t) 2)reuse of #define LTDC_ACTIVE_LAYER_FOREGROUND ((uint32_t) 1)reuse of #define LTDC_ACTIVE_LAYER_BACKGROUND ((uint32_t) 0)reuse of #define LTDC_MAX_LAYER_NUMBER ((uint32_t) 2)reuse of #define LCD_FB_START_ADDRESS ((uint32_t)0xC0000000)reuse of #define LCD_LayerCfgTypeDef LTDC_LayerCfgTypeDefreuse of #define BSP_LCD_LTDC_ER_IRQHandler LTDC_ER_IRQHandlerreuse of #define BSP_LCD_LTDC_IRQHandler LTDC_IRQHandlerreuse of #define BSP_LCD_DSI_IRQHandler DSI_IRQHandlerreuse of #define BSP_LCD_DMA2D_IRQHandler DMA2D_IRQHandlerreuse of #define __STM32F769I_EVAL_LCD_Hreuse of #ifndef __STM32F769I_EVAL_LCD_Hreuse of declaration of BSP_LCD_SetBrightnessreuse of declaration of BrightnessValuereuse of declaration of BSP_LCD_DisplayOnreuse of declaration of BSP_LCD_DisplayOffreuse of declaration of BSP_LCD_FillEllipsereuse of declaration of Xposreuse of declaration of Yposreuse of declaration of XRadiusreuse of declaration of YRadiusreuse of declaration of BSP_LCD_FillPolygonreuse of declaration of Pointsreuse of declaration of PointCountreuse of declaration of BSP_LCD_FillCirclereuse of declaration of Radiusreuse of declaration of BSP_LCD_FillRectreuse of declaration of Widthreuse of declaration of Heightreuse of declaration of BSP_LCD_DrawBitmapreuse of declaration of pbmpreuse of declaration of BSP_LCD_DrawEllipsereuse of declaration of BSP_LCD_DrawPolygonreuse of declaration of BSP_LCD_DrawCirclereuse of declaration of BSP_LCD_DrawRectreuse of declaration of BSP_LCD_DrawLinereuse of declaration of x1reuse of declaration of y1reuse of declaration of x2reuse of declaration of y2reuse of declaration of BSP_LCD_DrawVLinereuse of declaration of BSP_LCD_DrawHLinereuse of declaration of BSP_LCD_DisplayCharreuse of declaration of Asciireuse of declaration of BSP_LCD_DisplayStringAtreuse of declaration of Textreuse of declaration of BSP_LCD_DisplayStringAtLinereuse of declaration of Linereuse of declaration of ptrreuse of declaration of BSP_LCD_ClearStringLinereuse of declaration of BSP_LCD_Clearreuse of declaration of Colorreuse of declaration of BSP_LCD_DrawPixelreuse of declaration of RGB_Code as pixelreuse of declaration of BSP_LCD_ReadPixelreuse of declaration of BSP_LCD_GetFontreuse of declaration of BSP_LCD_SetFontreuse of declaration of fontsreuse of declaration of BSP_LCD_GetBackColorreuse of declaration of BSP_LCD_SetBackColorreuse of declaration of BSP_LCD_GetTextColorreuse of declaration of BSP_LCD_SetTextColorreuse of declaration of BSP_LCD_SetLayerVisiblereuse of declaration of LayerIndexreuse of declaration of Statereuse of declaration of BSP_LCD_SelectLayerreuse of declaration of BSP_LCD_SetLayerWindowreuse of declaration of BSP_LCD_ResetColorKeyingreuse of declaration of BSP_LCD_SetColorKeyingreuse of declaration of RGBValuereuse of declaration of BSP_LCD_SetLayerAddressreuse of declaration of Addressreuse of declaration of BSP_LCD_SetTransparencyreuse of declaration of Transparencyreuse of declaration of BSP_LCD_LayerDefaultInitreuse of declaration of FB_Addressreuse of declaration of BSP_LCD_SetYSizereuse of declaration of imageHeightPixelsreuse of declaration of BSP_LCD_SetXSizereuse of declaration of imageWidthPixelsreuse of declaration of BSP_LCD_GetYSizereuse of declaration of BSP_LCD_GetXSizereuse of declaration of BSP_LCD_Resetreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_lcd.creuse of declaration of BSP_LCD_MspInitreuse of declaration of BSP_LCD_MspDeInitreuse of declaration of BSP_LCD_InitExreuse of declaration of BSP_LCD_Initreuse of /* __STM32F769I_EVAL_LCD_H */reuse of /* @brief DMA2D handle variable */reuse of /** @defgroup STM32F769I_EVAL_LCD_Exported_Variables STM32F769I EVAL LCD Exported Variables
  * @{
  */reuse of /** @addtogroup STM32F769I_EVAL_LCD_Exported_Functions
  * @{
  */reuse of /** @defgroup STM32F769I_EVAL_LCD_Exported_Macro STM32F769I EVAL LCD Exported Macro
  * @{
  */reuse of /*!< Invalid orientation choice of LCD screen   */reuse of /*!< Landscape orientation choice of LCD screen */reuse of /*!< Portrait orientation choice of LCD screen  */reuse of /*!< Left mode   */reuse of /*!< Right mode  */reuse of /*!< Center mode */reuse of /**
  * @brief  LCD drawing Line alignment mode definitions
  */reuse of /**
  * @brief  Pointer on LCD Drawing point (pixel) geometric definition
  */reuse of /*!< geometric Y position of drawing */reuse of /*!< geometric X position of drawing */reuse of /**
  * @brief  LCD Drawing point (pixel) geometric definition
  */reuse of /*!< Specifies the font used for the text */reuse of /*!< Specifies the background color below the text */reuse of /*!< Specifies the color of text */reuse of /**
* @brief  LCD Drawing main properties
*/reuse of /** @defgroup STM32F769I_EVAL_LCD_Exported_Types STM32F769I EVAL LCD Exported Types
  * @{
  */reuse of /*!< DSI packet pixel format chosen is RGB565 : 16 bpp */reuse of /*!< DSI packet pixel format chosen is RGB888 : 24 bpp */reuse of /**
  * @brief LCD default font
  */reuse of /** @brief Transparent value in ARGB8888 format
 */reuse of /** @brief Orange value in ARGB8888 format
 */reuse of /** @brief Brown value in ARGB8888 format
 */reuse of /** @brief Black value in ARGB8888 format
 */reuse of /** @brief Dark Gray value in ARGB8888 format
 */reuse of /** @brief Gray value in ARGB8888 format
 */reuse of /** @brief Light Gray value in ARGB8888 format
 */reuse of /** @brief White value in ARGB8888 format
 */reuse of /** @brief Dark Yellow value in ARGB8888 format
 */reuse of /** @brief Dark Magenta value in ARGB8888 format
 */reuse of /** @brief Dark Cyan value in ARGB8888 format
 */reuse of /** @brief Light Dark Red value in ARGB8888 format
 */reuse of /** @brief Light Dark Green value in ARGB8888 format
 */reuse of /** @brief Dark Blue value in ARGB8888 format
 */reuse of /** @brief Light Yellow value in ARGB8888 format
 */reuse of /** @brief Light Magenta value in ARGB8888 format
 */reuse of /** @brief Light Cyan value in ARGB8888 format
 */reuse of /** @brief Light Red value in ARGB8888 format
 */reuse of /** @brief Light Green value in ARGB8888 format
 */reuse of /** @brief Light Blue value in ARGB8888 format
 */reuse of /** @brief Yellow value in ARGB8888 format
 */reuse of /** @brief Magenta value in ARGB8888 format
 */reuse of /** @brief Cyan value in ARGB8888 format
 */reuse of /** @brief Red value in ARGB8888 format
 */reuse of /** @brief Green value in ARGB8888 format
 */reuse of /** @brief Blue value in ARGB8888 format
 */reuse of /**
  * @brief  LCD color definitions values
  * in ARGB8888 format.
  */reuse of /*720_576 format choice of HDMI display*/reuse of /*720_480 format choice of HDMI display */reuse of /** 
  * @brief  HDMI Foramt   
  */reuse of /** 
  * @brief  HDMI ADV7533 DSI Virtual Channel  ID  
  */reuse of /** 
  * @brief  LCD Display OTM8009A DSI Virtual Channel  ID 
  */reuse of /** 
  * @brief  LCD status structure definition  
  */reuse of /** @brief LTDC Default used layer index
 */reuse of /** @brief Number of LTDC layers
 */reuse of /** @brief LTDC Foreground layer index
 */reuse of /** @brief LTDC Background layer index
 */reuse of /** @brief Maximum number of LTDC layers
 */reuse of /** 
  * @brief  LCD FB_StartAddress  
  */reuse of /** @defgroup STM32F769I_EVAL_LCD_Exported_Constants STM32F769I EVAL LCD Exported Constants
  * @{
  */reuse of /** @addtogroup STM32F769I_EVAL_LCD
  * @{
  */reuse of /* use of memset() */reuse of /* Include SDRAM Driver */reuse of /* Include ADV7533 HDMI Driver IC driver code */reuse of /* Include OTM8009A LCD Driver IC driver code */reuse of /* Include LCD component Driver */reuse of /**
  ******************************************************************************
  * @file    stm32f769i_eval_lcd.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_lcd.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font24.creuse of #include "fonts.h"reuse of definition of Font24reuse of definition of Font24_Tablereuse of /** @defgroup FONTS_Private_Functions
  * @{
  */reuse of /** @defgroup FONTS_Private_Function_Prototypes
  * @{
  */reuse of /* Height */reuse of /* Width */reuse of //                  reuse of //         ###      reuse of //   ##   #####     reuse of //   ### ### ###    reuse of //    #####   ##    reuse of //     ###          reuse of // @6768 '~' (17 pixels wide)reuse of fsyncreuse of fpathconfreuse of forkreuse of fexecvereuse of __argvreuse of __envpreuse of fchownatreuse of __dirfdreuse of fchownreuse of fchdirreuse of faccessatreuse of execvpreuse of __filereuse of execvereuse of execvreuse of execlpereuse of execlpreuse of execlereuse of execlreuse of endusershellreuse of dup2reuse of __fildes2reuse of dupreuse of daemonreuse of nochdirreuse of noclosereuse of confstrreuse of closereuse of chrootreuse of chownreuse of chdirreuse of alarmreuse of __secsreuse of accessreuse of __amodereuse of optresetreuse of optoptreuse of opterrreuse of optindreuse of optargreuse of environreuse of _exitreuse of _killreuse of waitpidreuse of waitreuse of _waitreuse of caddr_treuse of _execvereuse of argvreuse of envreuse of errnoreuse of _forkreuse of _linkreuse of oldreuse of newreuse of _statreuse of filereuse of streuse of _timesreuse of _unlinkreuse of _openreuse of pathreuse of __io_getcharreuse of _lseekreuse of dirreuse of _isattyreuse of _fstatreuse of __io_putcharreuse of pidreuse of sigreuse of _getpidreuse of initialise_monitor_handlesreuse of _gettimeofdayreuse of tpreuse of tzpreuse of _sbrkreuse of incrreuse of endreuse of unsigned int *reuse of lldiv_treuse of __compar_fn_treuse of ldiv_treuse of div_treuse of quick_exitreuse of at_quick_exitreuse of aligned_allocreuse of strtoldreuse of _strtold_rreuse of qsort_rreuse of __basereuse of __nmembreuse of __thunkreuse of _comparreuse of __eprintfreuse of _system_rreuse of _mstats_rreuse of _realloc_rreuse of _free_rreuse of _calloc_rreuse of _malloc_rreuse of _dtoa_rreuse of (unnamed parameter 4)reuse of (unnamed parameter 5)reuse of (unnamed parameter 6)reuse of posix_memalignreuse of _unsetenv_rreuse of __stringreuse of unsetenvreuse of cfreereuse of _strtoull_rreuse of __nreuse of __end_PTRreuse of strtoullreuse of _strtoll_rreuse of strtollreuse of lldivreuse of __numerreuse of __denomreuse of llabsreuse of _atoll_rreuse of __nptrreuse of atollreuse of srandomreuse of setstatereuse of randomreuse of initstatereuse of _srand48_rreuse of srand48reuse of _seed48_rreuse of seed48reuse of _nrand48_rreuse of nrand48reuse of _mrand48_rreuse of mrand48reuse of _lrand48_rreuse of lrand48reuse of _lcong48_rreuse of unsigned short[7]reuse of lcong48reuse of _jrand48_rreuse of jrand48reuse of _erand48_rreuse of erand48reuse of _drand48_rreuse of drand48reuse of rand_rreuse of __seedreuse of utoareuse of itoareuse of __utoareuse of __itoareuse of _setenv_rreuse of __overwritereuse of setenvreuse of _reallocf_rreuse of _putenv_rreuse of putenvreuse of _Exitreuse of __statusreuse of on_exitreuse of __funcreuse of __argreuse of _l64a_rreuse of __inputreuse of l64areuse of a64lreuse of systemreuse of _strtoul_rreuse of strtoulreuse of _strtol_rreuse of strtolreuse of strtofreuse of _strtod_rreuse of strtodreuse of srandreuse of rpmatchreuse of realpathreuse of resolved_pathreuse of reallocfreuse of reallocarrayreuse of reallocreuse of randreuse of qsortreuse of _mktemp_rreuse of _mkstemps_rreuse of _mkstemp_rreuse of _mkostemps_rreuse of _mkostemp_rreuse of _mkdtemp_rreuse of mktempreuse of mkstempsreuse of mkstempreuse of mkdtempreuse of _wcstombs_rreuse of const wchar_treuse of const wchar_t *reuse of const wchar_t *__restrict__reuse of _mbstate_t *reuse of wcstombsreuse of _mbstowcs_rreuse of wchar_t *reuse of wchar_t *__restrict__reuse of mbstowcsreuse of _wctomb_rreuse of wctombreuse of _mbtowc_rreuse of mbtowcreuse of _mblen_rreuse of mblenreuse of ldivreuse of labsreuse of getsuboptreuse of _findenv_rreuse of declaration of _vasnprintf_rreuse of declaration of _vasniprintf_rreuse of declaration of _vasiprintf_rreuse of declaration of _ungetc_rreuse of declaration of _tmpnam_rreuse of declaration of _tmpfile_rreuse of declaration of _tempnam_rreuse of declaration of _sscanf_rreuse of declaration of _sprintf_rreuse of declaration of _snprintf_rreuse of declaration of _sniprintf_rreuse of declaration of _siscanf_rreuse of declaration of _siprintf_rreuse of declaration of _scanf_rreuse of declaration of _rename_rreuse of declaration of _oldreuse of declaration of _newreuse of declaration of _remove_rreuse of declaration of _puts_rreuse of declaration of _putchar_rreuse of declaration of _putchar_unlocked_rreuse of declaration of _putc_unlocked_rreuse of declaration of _putc_rreuse of declaration of _printf_rreuse of declaration of _perror_rreuse of declaration of _open_memstream_rreuse of declaration of _iscanf_rreuse of declaration of _iprintf_rreuse of declaration of _gets_rreuse of declaration of _getchar_unlocked_rreuse of declaration of _getchar_rreuse of declaration of _getc_unlocked_rreuse of declaration of _getc_rreuse of declaration of _fwrite_unlocked_rreuse of declaration of _fwrite_rreuse of declaration of _rewind_rreuse of declaration of _ftello_rreuse of declaration of _ftell_rreuse of declaration of _fseeko_rreuse of declaration of _fseek_rreuse of declaration of _fscanf_rreuse of declaration of _fread_unlocked_rreuse of declaration of _fread_rreuse of declaration of _fputs_unlocked_rreuse of declaration of _fputs_rreuse of declaration of _fputc_unlocked_rreuse of declaration of _fputc_rreuse of declaration of _fpurge_rreuse of declaration of _fprintf_rreuse of declaration of _freopen_rreuse of declaration of _fopen_rreuse of declaration of _fmemopen_rreuse of declaration of _fiscanf_rreuse of declaration of _fiprintf_rreuse of declaration of _fsetpos_rreuse of declaration of _fgetpos_rreuse of declaration of _fgets_unlocked_rreuse of declaration of _fgets_rreuse of declaration of _fgetc_unlocked_rreuse of declaration of _fgetc_rreuse of declaration of _fflush_rreuse of declaration of _fdopen_rreuse of declaration of _fcloseall_rreuse of declaration of _fclose_rreuse of declaration of _dprintf_rreuse of declaration of _diprintf_rreuse of declaration of _asprintf_rreuse of declaration of _asnprintf_rreuse of declaration of _asniprintf_rreuse of declaration of _asiprintf_rreuse of declaration of renameatreuse of declaration of vdprintfreuse of declaration of open_memstreamreuse of declaration of fmemopenreuse of declaration of dprintfreuse of declaration of putchar_unlockedreuse of declaration of putc_unlockedreuse of declaration of funlockfilereuse of declaration of ftrylockfilereuse of declaration of flockfilereuse of declaration of getchar_unlockedreuse of declaration of getc_unlockedreuse of declaration of putwreuse of declaration of getwreuse of declaration of setlinebufreuse of declaration of setbufferreuse of declaration of popenreuse of declaration of pclosereuse of declaration of filenoreuse of declaration of fdopenreuse of declaration of vsniprintfreuse of declaration of vsiscanfreuse of declaration of vsiprintfreuse of declaration of viscanfreuse of declaration of viprintfreuse of declaration of vfiscanfreuse of declaration of vfiprintfreuse of declaration of vdiprintfreuse of declaration of vasnprintfreuse of declaration of vasniprintfreuse of declaration of vasiprintfreuse of declaration of sniprintfreuse of declaration of siscanfreuse of declaration of siprintfreuse of declaration of iscanfreuse of declaration of iprintfreuse of declaration of fiscanfreuse of declaration of fiprintfreuse of declaration of diprintfreuse of declaration of asnprintfreuse of declaration of asniprintfreuse of declaration of asiprintfreuse of declaration of vsscanfreuse of declaration of vscanfreuse of declaration of vfscanfreuse of declaration of vsnprintfreuse of declaration of snprintfreuse of declaration of ftelloreuse of declaration of fseekoreuse of declaration of renamereuse of declaration of removereuse of declaration of sprintfreuse of declaration of fopenreuse of declaration of _namereuse of declaration of _typereuse of declaration of perrorreuse of declaration of ferrorreuse of declaration of feofreuse of declaration of clearerrreuse of declaration of rewindreuse of declaration of ftellreuse of declaration of fsetposreuse of declaration of fseekreuse of initializer for mfx_io_it_enabledreuse of initializer for Valuereuse of EVAL_I2Cxreuse of I2C1reuse of I2C1_BASEreuse of EVAL_I2Cx_TIMINGreuse of I2C_ADDRESSINGMODE_7BITreuse of I2C_DUALADDRESS_DISABLEreuse of I2C_GENERALCALL_DISABLEreuse of I2C_NOSTRETCH_DISABLEreuse of (const I2C_HandleTypeDef *)...reuse of 21504reuse of (I2C_TypeDef *)...reuse of 1083254578reuse of __HAL_RCC_GPIOB_CLK_ENABLE()reuse of EVAL_I2Cx_SCL_SDA_GPIO_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOBENreuse of RCC_AHB1ENR_GPIOBEN_Mskreuse of RCC_AHB1ENR_GPIOBEN_Posreuse of EVAL_I2Cx_SCL_PINreuse of GPIO_MODE_AF_ODreuse of OUTPUT_ODreuse of EVAL_I2Cx_SCL_SDA_AFreuse of GPIO_AF4_I2C1reuse of EVAL_I2Cx_SCL_SDA_GPIO_PORTreuse of GPIOBreuse of GPIOB_BASEreuse of EVAL_I2Cx_SDA_PINreuse of __HAL_RCC_I2C1_CLK_ENABLE()reuse of EVAL_I2Cx_CLK_ENABLE()reuse of RCC_APB1ENR_I2C1ENreuse of RCC_APB1ENR_I2C1EN_Mskreuse of RCC_APB1ENR_I2C1EN_Posreuse of RCC_PLLCFGR_PLLM_4reuse of RCC_PLLCFGR_PLLN_6reuse of RCC_PLLCFGR_PLLN_7reuse of RCC_PLLCFGR_PLLQ_2reuse of 536870912reuse of RCC_PLLI2SCFGR_PLLI2SN_6reuse of RCC_PLLI2SCFGR_PLLI2SN_7reuse of RCC_PLLI2SCFGR_PLLI2SQ_2reuse of RCC_PLLI2SCFGR_PLLI2SR_1reuse of RCC_PLLI2SCFGR_PLLI2SR_Posreuse of RCC_PLLSAICFGR_PLLSAIN_6reuse of RCC_PLLSAICFGR_PLLSAIN_7reuse of RCC_PLLSAICFGR_PLLSAIQ_2reuse of RCC_CIR_LSIRDYIE_Mskreuse of RCC_CIR_LSIRDYIEreuse of RCC_CIR_LSIRDYIE_Posreuse of RCC_CIR_LSERDYIE_Mskreuse of RCC_CIR_LSERDYIEreuse of RCC_CIR_LSERDYIE_Posreuse of RCC_CIR_HSIRDYIE_Mskreuse of RCC_CIR_HSIRDYIEreuse of RCC_CIR_HSIRDYIE_Posreuse of RCC_CIR_HSERDYIE_Mskreuse of RCC_CIR_HSERDYIEreuse of RCC_CIR_HSERDYIE_Posreuse of RCC_CIR_PLLRDYIE_Mskreuse of RCC_CIR_PLLRDYIEreuse of RCC_CIR_PLLRDYIE_Posreuse of RCC_CIR_PLLI2SRDYIE_Mskreuse of RCC_CIR_PLLI2SRDYIEreuse of RCC_CIR_PLLI2SRDYIE_Posreuse of RCC_CIR_PLLSAIRDYIE_Mskreuse of RCC_CIR_PLLSAIRDYIEreuse of RCC_CIR_PLLSAIRDYIE_Posreuse of RCC_CIR_LSIRDYC_Mskreuse of RCC_CIR_LSIRDYCreuse of RCC_CIR_LSIRDYC_Posreuse of RCC_CIR_LSERDYC_Mskreuse of RCC_CIR_LSERDYCreuse of RCC_CIR_LSERDYC_Posreuse of RCC_CIR_HSIRDYC_Mskreuse of RCC_CIR_HSIRDYCreuse of RCC_CIR_HSIRDYC_Posreuse of RCC_CIR_HSERDYC_Mskreuse of RCC_CIR_HSERDYCreuse of RCC_CIR_HSERDYC_Posreuse of RCC_CIR_PLLRDYC_Mskreuse of RCC_CIR_PLLRDYCreuse of RCC_CIR_PLLRDYC_Posreuse of RCC_CIR_PLLI2SRDYC_Mskreuse of RCC_CIR_PLLI2SRDYCreuse of RCC_CIR_PLLI2SRDYC_Posreuse of RCC_CIR_PLLSAIRDYC_Mskreuse of RCC_CIR_PLLSAIRDYCreuse of RCC_CIR_PLLSAIRDYC_Posreuse of RCC_CIR_CSSC_Mskreuse of RCC_CIR_CSSCreuse of RCC_CIR_CSSC_Posreuse of RCC_CSR_RMVF_Mskreuse of RCC_CSR_RMVFreuse of RCC_CSR_RMVF_Posreuse of //      ###         reuse of //      ####        reuse of //        ##        reuse of //        ###       reuse of // @6696 '}' (17 pixels wide)reuse of // @6624 '|' (17 pixels wide)reuse of //        ####      reuse of //       ###        reuse of // @6552 '{' (17 pixels wide)reuse of //    ##########    reuse of //     ##     ##    reuse of //      ##    ##    reuse of //       ##         reuse of //         ##       reuse of //    ##    ##      reuse of //    ##     ##     reuse of // @6480 'z' (17 pixels wide)reuse of //   ########       reuse of //       #####      reuse of //       ## ##      reuse of //      ##   ##     reuse of //    ##       ##   reuse of //  ######    ##### reuse of // @6408 'y' (17 pixels wide)reuse of //   #####  #####   reuse of //     ##    ##     reuse of //      ##  ##      reuse of //       ####       reuse of // @6336 'x' (17 pixels wide)reuse of //     ##   ##      reuse of //    ###   ##      reuse of //    #### ####     reuse of //    ## # # ##     reuse of //   ##  ###  ##    reuse of //   ##   #   ##    reuse of //  ####     ####   reuse of // @6264 'w' (17 pixels wide)reuse of //      ######      reuse of //    ##      ##    reuse of //  #####    #####  reuse of // @6192 'v' (17 pixels wide)reuse of //      ##### ####  reuse of //     ###########  reuse of //    ##     ###    reuse of //  ####    ####    reuse of // @6120 'u' (17 pixels wide)reuse of //       ######     reuse of //      #########   reuse of //     ##     ###   reuse of //     ##           reuse of //   ##########     reuse of // @6048 't' (17 pixels wide)reuse of //    ########      reuse of //    #########     reuse of //         #####    reuse of //     ########     reuse of //    ######        reuse of //     #########    reuse of //      ########    reuse of // @5976 's' (17 pixels wide)reuse of //      ##          reuse of //      #####  ##   reuse of //   ##### ######   reuse of //   #####  ####    reuse of // @5904 'r' (17 pixels wide)reuse of //         #######  reuse of //            ##    reuse of //      ##### ##    reuse of //   ##       ##    reuse of //    ############  reuse of // @5832 'q' (17 pixels wide)reuse of //  #######         reuse of //    ##            reuse of //    ## #####      reuse of //    ###     ##    reuse of //  ############    reuse of //  #### #####      reuse of // @5760 'p' (17 pixels wide)reuse of //    ###    ###    reuse of //   ###      ###   reuse of //   ##        ##   reuse of // @5688 'o' (17 pixels wide)reuse of //  ######  ######  reuse of //  ###########     reuse of // @5616 'n' (17 pixels wide)reuse of // ###### #### #### reuse of //   ##   ##   ##   reuse of //   ###  ###  ##   reuse of // ##############   reuse of // #### ### ####    reuse of // @5544 'm' (17 pixels wide)reuse of //   ############   reuse of // @5472 'l' (17 pixels wide)reuse of //   ####   #####   reuse of //     ##  ###      reuse of //     ## ###       reuse of //     #####        reuse of //     ####         reuse of //     ## ##        reuse of //     ##  ##       reuse of //     ##  #####    reuse of //   ####           reuse of // @5400 'k' (17 pixels wide)reuse of //          ###     reuse of //           ##     reuse of // @5328 'j' (17 pixels wide)reuse of _findenvreuse of _getenv_rreuse of getenvreuse of freereuse of exitreuse of divreuse of callocreuse of bsearchreuse of __keyreuse of _atol_rreuse of atolreuse of _atoi_rreuse of atoireuse of atoffreuse of atofreuse of atexitreuse of arc4random_bufreuse of arc4random_uniformreuse of arc4randomreuse of absreuse of abortreuse of __locale_mb_cur_maxreuse of remreuse of quotreuse of suboptargreuse of char[56]reuse of timer_treuse of clockid_treuse of key_treuse of id_treuse of fsfilcnt_treuse of fsblkcnt_treuse of daddr_treuse of ulongreuse of uintreuse of ushortreuse of u_longreuse of u_shortreuse of u_charreuse of u_register_treuse of in_port_treuse of in_addr_treuse of register_treuse of u_int64_treuse of u_int32_treuse of u_int16_treuse of u_int8_treuse of tmreuse of _tzset_rreuse of tzsetreuse of localtime_rreuse of tm *reuse of const time_treuse of const time_t *reuse of const time_t *__restrict__reuse of long long *reuse of tm *__restrict__reuse of gmtime_rreuse of ctime_rreuse of asctime_rreuse of const tmreuse of const tm *reuse of const tm *__restrict__reuse of strftime_lreuse of _sreuse of _maxsizereuse of _fmtreuse of _treuse of _lreuse of strftimereuse of localtimereuse of _timerreuse of gmtimereuse of ctimereuse of _timereuse of asctimereuse of _tblockreuse of timereuse of time_t *reuse of mktimereuse of _timeptrreuse of difftimereuse of _time2reuse of _time1reuse of clockreuse of tm_isdstreuse of tm_ydayreuse of tm_wdayreuse of tm_yearreuse of tm_monreuse of tm_mdayreuse of tm_hourreuse of tm_minreuse of tm_secreuse of char *[2]reuse of _tznamereuse of _daylightreuse of _timezonereuse of sys_prot_treuse of imaxdiv_treuse of wcstoumax_lreuse of wchar_t **reuse of unsigned int **reuse of _restrictreuse of wcstoimax_lreuse of strtoumax_lreuse of strtoimax_lreuse of _wcstoumax_rreuse of wchar_t **__restrict__reuse of wcstoumaxreuse of _wcstoimax_rreuse of wcstoimaxreuse of _strtoumax_rreuse of strtoumaxreuse of _strtoimax_rreuse of strtoimaxreuse of imaxdivreuse of numerreuse of denomerreuse of imaxabsreuse of __locale_ctype_ptr_lreuse of _ctype_reuse of char[]reuse of toascii_lreuse of __creuse of __lreuse of isascii_lreuse of toupper_lreuse of tolower_lreuse of isxdigit_lreuse of isupper_lreuse of isspace_lreuse of ispunct_lreuse of isprint_lreuse of islower_lreuse of isgraph_lreuse of isdigit_lreuse of iscntrl_lreuse of isblank_lreuse of isalpha_lreuse of isalnum_lreuse of toasciireuse of isasciireuse of isblankreuse of toupperreuse of tolowerreuse of isxdigitreuse of isupperreuse of isspacereuse of ispunctreuse of isprintreuse of islowerreuse of isgraphreuse of isdigitreuse of iscntrlreuse of isalphareuse of isalnumreuse of booleanreuse of JDIMENSIONreuse of INT32reuse of INT16reuse of UINT16reuse of UINT8reuse of JOCTETreuse of JCOEFreuse of JSAMPLEreuse of jpeg_component_inforeuse of jpeg_marker_structreuse of jpeg_marker_struct *reuse of jpeg_saved_marker_ptrreuse of JHUFF_TBLreuse of JQUANT_TBLreuse of JSAMPLE *reuse of JSAMPROWreuse of JSAMPROW *reuse of JSAMPARRAYreuse of J_DITHER_MODEreuse of J_DCT_METHODreuse of J_COLOR_SPACEreuse of jpeg_scan_inforeuse of jpeg_common_structreuse of JCOEF[64]reuse of JBLOCKreuse of JBLOCK *reuse of JBLOCKROWreuse of JBLOCKROW *reuse of JBLOCKARRAYreuse of jpeg_resync_to_restartreuse of jpeg_decompress_structreuse of jpeg_decompress_struct *reuse of j_decompress_ptrreuse of desiredreuse of jpeg_destroyreuse of jpeg_common_struct *reuse of j_common_ptrreuse of jpeg_abortreuse of jpeg_abort_decompressreuse of jpeg_abort_compressreuse of jpeg_compress_structreuse of jpeg_compress_struct *reuse of j_compress_ptrreuse of jpeg_copy_critical_parametersreuse of srcinforeuse of dstinforeuse of jpeg_write_coefficientsreuse of jvirt_barray_controlreuse of jvirt_barray_control *reuse of jvirt_barray_ptrreuse of jvirt_barray_ptr *reuse of jvirt_barray_control **reuse of coef_arraysreuse of jpeg_read_coefficientsreuse of jpeg_set_marker_processorreuse of marker_codereuse of jpeg_marker_parser_methodreuse of routinereuse of jpeg_save_markersreuse of length_limitreuse of jpeg_calc_output_dimensionsreuse of jpeg_core_output_dimensionsreuse of jpeg_consume_inputreuse of jpeg_new_colormapreuse of jpeg_input_completereuse of jpeg_finish_outputreuse of jpeg_start_outputreuse of scan_numberreuse of jpeg_has_multiple_scansreuse of jpeg_read_raw_datareuse of JSAMPARRAY *reuse of JSAMPIMAGEreuse of max_linesreuse of jpeg_finish_decompressreuse of jpeg_read_scanlinesreuse of scanlinesreuse of jpeg_start_decompressreuse of jpeg_read_headerreuse of require_imagereuse of jpeg_write_tablesreuse of jpeg_write_m_bytereuse of jpeg_write_m_headerreuse of datalenreuse of jpeg_write_markerreuse of const JOCTETreuse of const JOCTET *reuse of jpeg_write_raw_datareuse of num_linesreuse of jpeg_calc_jpeg_dimensionsreuse of jpeg_finish_compressreuse of jpeg_write_scanlinesreuse of jpeg_start_compressreuse of write_all_tablesreuse of jpeg_alloc_huff_tablereuse of JHUFF_TBL *reuse of jpeg_alloc_quant_tablereuse of JQUANT_TBL *reuse of jpeg_suppress_tablesreuse of suppressreuse of jpeg_simple_progressionreuse of jpeg_quality_scalingreuse of qualityreuse of jpeg_add_quant_tablereuse of which_tblreuse of const unsigned intreuse of const unsigned int *reuse of basic_tablereuse of scale_factorreuse of force_baselinereuse of jpeg_default_qtablesreuse of jpeg_set_linear_qualityreuse of jpeg_set_qualityreuse of jpeg_default_colorspacereuse of jpeg_set_colorspacereuse of colorspacereuse of jpeg_set_defaultsreuse of jpeg_mem_srcreuse of inbufferreuse of insizereuse of jpeg_mem_destreuse of jpeg_destroy_decompressreuse of jpeg_destroy_compressreuse of jpeg_CreateDecompressreuse of declaration of fgetposreuse of declaration of fwritereuse of declaration of freadreuse of declaration of ungetcreuse of declaration of putsreuse of declaration of putcharreuse of declaration of putcreuse of declaration of getsreuse of declaration of getcharreuse of declaration of getcreuse of declaration of fputsreuse of declaration of fputcreuse of declaration of fgetsreuse of declaration of fgetcreuse of declaration of vsprintfreuse of declaration of vprintfreuse of declaration of vfprintfreuse of declaration of sscanfreuse of declaration of scanfreuse of declaration of printfreuse of declaration of fscanfreuse of declaration of fprintfreuse of declaration of setvbufreuse of declaration of setbufreuse of declaration of freopenreuse of declaration of fflushreuse of declaration of fclosereuse of declaration of tempnamreuse of declaration of tmpnamreuse of declaration of tmpfilereuse of declaration of ctermidreuse of /* _STDIO_H_ */reuse of /* __CUSTOM_FILE_IO__ */reuse of /* posix says it goes in stdio.h :( */reuse of /* fast always-buffered version, true iff error */reuse of /* __cplusplus */reuse of /* __SINGLE_THREAD__ */reuse of /* __POSIX_VISIBLE - FIXME: must initialize stdio first, use fn */reuse of /* _REENT_SMALL */reuse of /* __MISC_VISIBLE */reuse of /*
 * This has been tuned to generate reasonable code on the vax using pcc
 */reuse of /*  For a platform with CR/LF, additional logic is required by
  __sgetc_r which would otherwise simply be a macro; therefore we
  use an inlined function.  The function is only meant to be inlined
  in place as used and the function body should never be emitted.  

  There are two possible means to this end when compiling with GCC,
  one when compiling with a standard C99 compiler, and for other
  compilers we're just stuck.  At the moment, this issue only
  affects the Cygwin target, so we'll most likely be using GCC. */reuse of /*
 * The __sfoo macros are here so that we can 
 * define function versions in the C library.
 */reuse of /* __GNU_VISIBLE */reuse of /* These four struct member names are dictated by Linux; hopefully,
     they don't conflict with any macros.  */reuse of /* !__LARGE64_FILES */reuse of /*
 * Stdio function-access interface.
 */reuse of /*
 * Routines internal to the implementation.
 */reuse of /* !__CYGWIN__ */reuse of /* Other extensions.  */reuse of /*
 * Recursive versions of the above.
 */reuse of /* getline - see __getline for now */reuse of /* getdelim - see __getdelim for now */reuse of /*
 * Routines in POSIX 1003.1:200x.
 */reuse of /*
 * Routines in POSIX 1003.1:2001.
 */reuse of /* !_REENT_ONLY */reuse of /* Newlib-specific */reuse of /*
 * Functions defined in ANSI C standard.
 */reuse of /* set file offset to EOF plus offset */reuse of /* set file offset to current plus offset */reuse of /* set file offset to offset */reuse of /* setvbuf should set unbuffered */reuse of /* setvbuf should set line buffered */reuse of /* setvbuf should set fully buffered */reuse of /*
 * The following three definitions are for ANSI C, which took them
 * from System V, which stupidly took internal interface macros and
 * made them official arguments to setvbuf(), without renaming them.
 * Hence, these ugly _IOxxx names are *supposed* to appear in user code.
 *
 * Although these happen to match their counterparts above, the
 * implementation does not rely on that (so these could be renumbered).
 */reuse of /* true => stream orientation wide, false => byte, only valid if __SORD in _flags is true */reuse of /* stdio functions do not lock streams themselves */reuse of /* _flags2 flags */reuse of /* is 64-bit offset large file */reuse of /* convert line endings CR/LF <-> NL */reuse of /* true => stream orientation (byte/wide) decided */reuse of /* set iff _offset is in fact correct */reuse of /* do not do fseek() optimisation */reuse of /* do fseek() optimisation */reuse of /* this is an sprintf/snprintf string */reuse of /* fdopen()ed in append mode - so must  write to end */reuse of /* _buf is from malloc */reuse of /* found error */reuse of /* found EOF */reuse of /* open for reading & writing */reuse of /* RD and WR are never simultaneously asserted */reuse of /* OK to write */reuse of /* OK to read */reuse of /* unbuffered */reuse of /* line buffered */reuse of /*
 * <sys/reent.h> defines __FILE, _fpos_t.
 * They must be defined there because struct _reent needs them (and we don't
 * want reent.h to include this file.
 */reuse of /* __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE */reuse of /* typedef va_list only when required */reuse of /* typedef only __gnuc_va_list, used throughout the header */reuse of /* ``function stdio'' */reuse of /*
 * NB: to fit things in six character monocase externals, the
 * stdio code uses the prefix `__s' for stdio objects, typically
 * followed by a three-character attempt at a mnemonic.
 */reuse of /*
 * Copyright (c) 1990 The Regents of the University of California.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms are permitted
 * provided that the above copyright notice and this paragraph are
 * duplicated in all such forms and that any documentation,
 * and/or other materials related to such
 * distribution and use acknowledge that the software was developed
 * by the University of California, Berkeley.  The name of the
 * University may not be used to endorse or promote products derived
 * from this software without specific prior written permission.
 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 *
 *	@(#)stdio.h	5.3 (Berkeley) 3/15/86
 */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/lcd_log_conf.hreuse of #include <stdio.h>reuse of #include "stm32f769i_eval_lcd.h"reuse of #define LCD_LOG_PUTCHAR int __io_putchar(int ch)reuse of #define YWINDOW_SIZE 17reuse of #define CACHE_SIZE 100reuse of #define LCD_LOG_SOLID_TEXT_COLOR LCD_COLOR_WHITEreuse of #define LCD_LOG_SOLID_BACKGROUND_COLOR LCD_COLOR_BLUEreuse of #define LCD_LOG_DEFAULT_COLOR LCD_COLOR_DARKBLUEreuse of #define LCD_LOG_TEXT_COLOR LCD_COLOR_DARKBLUEreuse of #define LCD_LOG_BACKGROUND_COLOR LCD_COLOR_WHITEreuse of #define LCD_LOG_TEXT_FONT Font12reuse of #define LCD_LOG_FOOTER_FONT Font12reuse of #define LCD_LOG_HEADER_FONT Font16reuse of #define LCD_SCROLL_ENABLED 1reuse of #define __LCD_LOG_CONF_Hreuse of #ifndef __LCD_LOG_CONF_Hreuse of #if (YWINDOW_SIZE > 17)reuse of /* __LCD_LOG_CONF_H */reuse of /** @defgroup LCD_LOG_CONF_Exported_FunctionsPrototype
  * @{
  */reuse of /** @defgroup LCD_LOG_CONF_Exported_Variables
  * @{
  */reuse of /** @defgroup LCD_LOG_Exported_Macros
  * @{
  */reuse of /** @defgroup LCD_LOG_CONF_Exported_TypesDefinitions
  * @{
  */reuse of /* With GCC/RAISONANCE, small printf (option LD Linker->Libraries->Small printf
   set to 'Yes') calls __io_putchar() */reuse of /* Redirect the printf to the LCD */reuse of /* Define the cache depth */reuse of /* Define the LCD LOG Color  */reuse of /* Define the Fonts  */reuse of /* Comment the line below to disable the scroll back and forward features */reuse of /** @defgroup LCD_LOG_CONF_Exported_Defines
  * @{
  */reuse of /** @defgroup LCD_LOG
  * @brief This file is the 
  * @{
  */reuse of /** @addtogroup LCD_LOG
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    LwIP/LwIP_StreamingServer/Inc/lcd_log_conf.h
  * @author  MCD Application Team
  * @brief   LCD Log configuration file.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of #include "lcd_log_conf.h"reuse of declaration of LCD_LOG_linereuse of definition of _LCD_LOG_linereuse of definition of colorreuse of definition of linereuse of #define LCD_DbgLog(__VA_ARGS__...) do { LCD_LineColor = LCD_COLOR_CYAN; printf(__VA_ARGS__); LCD_LineColor = LCD_LOG_DEFAULT_COLOR; }while (0)reuse of #define LCD_UsrLog(__VA_ARGS__...) do { LCD_LineColor = LCD_LOG_TEXT_COLOR; printf(__VA_ARGS__); } while (0)reuse of #define LCD_ErrLog(__VA_ARGS__...) do { LCD_LineColor = LCD_COLOR_RED; printf("ERROR: ") ; printf(__VA_ARGS__); LCD_LineColor = LCD_LOG_DEFAULT_COLOR; }while (0)reuse of #define LCD_CACHE_DEPTH (YWINDOW_SIZE + CACHE_SIZE)reuse of #define __LCD_LOG_H__reuse of #ifndef __LCD_LOG_H__reuse of #if (LCD_SCROLL_ENABLED == 1)reuse of declaration of LCD_LOG_ScrollForwardreuse of declaration of LCD_LOG_ScrollBackreuse of declaration of LCD_LOG_UpdateDisplayreuse of declaration of LCD_LOG_ClearTextZonereuse of declaration of LCD_LOG_SetFooterreuse of declaration of footer as Statusreuse of declaration of LCD_LOG_SetHeaderreuse of declaration of header as Titlereuse of declaration of LCD_LOG_DeInitreuse of declaration of LCD_LOG_Initreuse of declaration of LCD_LineColorreuse of /* __LCD_LOG_H__ */reuse of /** @defgroup LCD_LOG_Exported_FunctionsPrototype
  * @{
  */reuse of /** @defgroup LCD_LOG_Exported_Variables
  * @{
  */reuse of /** @defgroup LCD_LOG_Exported_Types
  * @{
  */reuse of /** @defgroup LCD_LOG_Exported_Defines
  * @{
  */reuse of /** @defgroup LCD_LOG
  * @brief 
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    lcd_log.h
  * @author  MCD Application Team
  * @version V1.0.1
  * @date    18-November-2016
  * @brief   header for the lcd_log.c file
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Logreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Log/lcd_log.creuse of definition of LCD_LOG_ScrollForwardreuse of definition of LCD_LOG_ScrollBackreuse of definition of LCD_LOG_UpdateDisplayreuse of definition of cntreuse of definition of lengthreuse of definition of ptrreuse of #define YWINDOW_MIN 4reuse of definition of __io_putcharreuse of definition of chreuse of definition of cFontreuse of definition of LCD_LOG_ClearTextZonereuse of definition of LCD_LOG_SetFooterreuse of definition of footerreuse of definition of LCD_LOG_SetHeaderreuse of definition of headerreuse of definition of LCD_LOG_DeInitreuse of definition of LCD_LOG_Initreuse of definition of LCD_ScrollBackStepreuse of definition of LCD_Scrolledreuse of definition of LCD_Lockreuse of definition of LCD_ScrollActivereuse of definition of LCD_CacheBuffer_yptr_invertreuse of definition of LCD_CacheBuffer_yptr_bottom_bakreuse of definition of LCD_CacheBuffer_yptr_top_bakreuse of definition of LCD_CacheBuffer_yptr_bottomreuse of definition of LCD_CacheBuffer_yptr_topreuse of definition of LCD_CacheBuffer_xptrreuse of definition of LCD_LineColorreuse of definition of LCD_CacheBufferreuse of #if ( LCD_SCROLL_ENABLED == 1)reuse of /* LCD_SCROLL_ENABLED */reuse of // LCD_ScrollBackStep == 0 reuse of /**
  * @brief  Display next text frame
  * @param  None
  * @retval Status
  */reuse of /**
  * @brief  Display previous text frame
  * @param  None
  * @retval Status
  */reuse of /* Virtual length for rolling */reuse of /**
  * @brief  Update the text area display
  * @param  None
  * @retval None
  */reuse of /**
  * @brief  Redirect the printf to the LCD
  * @param  c: character to be displayed
  * @param  f: output file pointer
  * @retval None
 */reuse of /**
  * @brief  Clear the Text Zone 
  * @param  None 
  * @retval None
  */reuse of /* Set the LCD Text Color */reuse of /* Set the LCD Font */reuse of /**
  * @brief  Display the application footer on the LCD screen 
  * @param  footer: pointer to the string to be displayed
  * @retval None
  */reuse of /**
  * @brief  Display the application header on the LCD screen 
  * @param  header: pointer to the string to be displayed
  * @retval None
  */reuse of /**
  * @brief DeInitializes the LCD Log module. 
  * @param  None
  * @retval None
  */reuse of /* Deinit LCD cache */reuse of /**
  * @brief  Initializes the LCD Log module 
  * @param  None
  * @retval None
  */reuse of /** @defgroup LCD_LOG_Private_Functions
* @{
*/reuse of /**
* @}
*/reuse of /** @defgroup LCD_LOG_Private_FunctionPrototypes
* @{
*/reuse of /** @defgroup LCD_LOG_Private_Variables
* @{
*/reuse of /** @defgroup LCD_LOG_Private_Macros
* @{
*/reuse of /* Define the display window settings */reuse of /** @defgroup LCD_LOG_Private_Defines
* @{
*/reuse of /** @defgroup LCD_LOG_Private_Types
* @{
*/reuse of /** @defgroup LCD_LOG 
* @brief LCD Log LCD_Application module
* @{
*/reuse of /** @addtogroup STM32_EVAL
* @{
*/reuse of /**
  ******************************************************************************
  * @file    lcd_log.c
  * @author  MCD Application Team
  * @version V1.0.1
  * @date    18-November-2016
  * @brief   This file provides all the LCD Log firmware functions.
  *          
  *          The LCD Log module allows to automatically set a header and footer
  *          on any application using the LCD display and allows to dump user,
  *          debug and error messages by using the following macros: LCD_ErrLog(),
  *          LCD_UsrLog() and LCD_DbgLog().
  *         
  *          It supports also the scroll feature by embedding an internal software
  *          cache for display. This feature allows to dump message sequentially
  *          on the display even if the number of displayed lines is bigger than
  *          the total number of line allowed by the display.
  *      
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/SW4STM32/STM32F769I_EVAL/build/LwIP_StreamingServer.elfreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/SW4STM32/STM32F769I_EVAL/buildreuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/SW4STM32/STM32F769I_EVALreuse of __HAL_RCC_I2C1_FORCE_RESET()reuse of EVAL_I2Cx_FORCE_RESET()reuse of RCC_APB1RSTR_I2C1RSTreuse of RCC_APB1RSTR_I2C1RST_Mskreuse of RCC_APB1RSTR_I2C1RST_Posreuse of __HAL_RCC_I2C1_RELEASE_RESET()reuse of EVAL_I2Cx_RELEASE_RESET()reuse of EVAL_I2Cx_EV_IRQnreuse of EVAL_I2Cx_ER_IRQnreuse of #define DSI_ISR0_PE2_Msk (0x1UL << DSI_ISR0_PE2_Pos)reuse of #define DSI_ISR0_PE2_Pos (18U)reuse of #define DSI_ISR0_PE1 DSI_ISR0_PE1_Mskreuse of #define DSI_ISR0_PE1_Msk (0x1UL << DSI_ISR0_PE1_Pos)reuse of #define DSI_ISR0_PE1_Pos (17U)reuse of #define DSI_ISR0_PE0 DSI_ISR0_PE0_Mskreuse of #define DSI_ISR0_PE0_Msk (0x1UL << DSI_ISR0_PE0_Pos)reuse of #define DSI_ISR0_PE0_Pos (16U)reuse of #define DSI_ISR0_AE15 DSI_ISR0_AE15_Mskreuse of #define DSI_ISR0_AE15_Msk (0x1UL << DSI_ISR0_AE15_Pos)reuse of #define DSI_ISR0_AE15_Pos (15U)reuse of #define DSI_ISR0_AE14 DSI_ISR0_AE14_Mskreuse of #define DSI_ISR0_AE14_Msk (0x1UL << DSI_ISR0_AE14_Pos)reuse of #define DSI_ISR0_AE14_Pos (14U)reuse of #define DSI_ISR0_AE13 DSI_ISR0_AE13_Mskreuse of #define DSI_ISR0_AE13_Msk (0x1UL << DSI_ISR0_AE13_Pos)reuse of #define DSI_ISR0_AE13_Pos (13U)reuse of #define DSI_ISR0_AE12 DSI_ISR0_AE12_Mskreuse of #define DSI_ISR0_AE12_Msk (0x1UL << DSI_ISR0_AE12_Pos)reuse of #define DSI_ISR0_AE12_Pos (12U)reuse of #define DSI_ISR0_AE11 DSI_ISR0_AE11_Mskreuse of #define DSI_ISR0_AE11_Msk (0x1UL << DSI_ISR0_AE11_Pos)reuse of #define DSI_ISR0_AE11_Pos (11U)reuse of #define DSI_ISR0_AE10 DSI_ISR0_AE10_Mskreuse of #define DSI_ISR0_AE10_Msk (0x1UL << DSI_ISR0_AE10_Pos)reuse of #define DSI_ISR0_AE10_Pos (10U)reuse of #define DSI_ISR0_AE9 DSI_ISR0_AE9_Mskreuse of #define DSI_ISR0_AE9_Msk (0x1UL << DSI_ISR0_AE9_Pos)reuse of #define DSI_ISR0_AE9_Pos (9U)reuse of #define DSI_ISR0_AE8 DSI_ISR0_AE8_Mskreuse of #define DSI_ISR0_AE8_Msk (0x1UL << DSI_ISR0_AE8_Pos)reuse of #define DSI_ISR0_AE8_Pos (8U)reuse of #define DSI_ISR0_AE7 DSI_ISR0_AE7_Mskreuse of #define DSI_ISR0_AE7_Msk (0x1UL << DSI_ISR0_AE7_Pos)reuse of #define DSI_ISR0_AE7_Pos (7U)reuse of #define DSI_ISR0_AE6 DSI_ISR0_AE6_Mskreuse of #define DSI_ISR0_AE6_Msk (0x1UL << DSI_ISR0_AE6_Pos)reuse of #define DSI_ISR0_AE6_Pos (6U)reuse of #define DSI_ISR0_AE5 DSI_ISR0_AE5_Mskreuse of #define DSI_ISR0_AE5_Msk (0x1UL << DSI_ISR0_AE5_Pos)reuse of #define DSI_ISR0_AE5_Pos (5U)reuse of #define DSI_ISR0_AE4 DSI_ISR0_AE4_Mskreuse of #define DSI_ISR0_AE4_Msk (0x1UL << DSI_ISR0_AE4_Pos)reuse of #define DSI_ISR0_AE4_Pos (4U)reuse of #define DSI_ISR0_AE3 DSI_ISR0_AE3_Mskreuse of #define DSI_ISR0_AE3_Msk (0x1UL << DSI_ISR0_AE3_Pos)reuse of #define DSI_ISR0_AE3_Pos (3U)reuse of #define DSI_ISR0_AE2 DSI_ISR0_AE2_Mskreuse of #define DSI_ISR0_AE2_Msk (0x1UL << DSI_ISR0_AE2_Pos)reuse of #define DSI_ISR0_AE2_Pos (2U)reuse of #define DSI_ISR0_AE1 DSI_ISR0_AE1_Mskreuse of #define DSI_ISR0_AE1_Msk (0x1UL << DSI_ISR0_AE1_Pos)reuse of #define DSI_ISR0_AE1_Pos (1U)reuse of #define DSI_ISR0_AE0 DSI_ISR0_AE0_Mskreuse of #define DSI_ISR0_AE0_Msk (0x1UL << DSI_ISR0_AE0_Pos)reuse of #define DSI_ISR0_AE0_Pos (0U)reuse of #define DSI_PSR_UAN1 DSI_PSR_UAN1_Mskreuse of #define DSI_PSR_UAN1_Msk (0x1UL << DSI_PSR_UAN1_Pos)reuse of #define DSI_PSR_UAN1_Pos (8U)reuse of #define DSI_PSR_PSS1 DSI_PSR_PSS1_Mskreuse of #define DSI_PSR_PSS1_Msk (0x1UL << DSI_PSR_PSS1_Pos)reuse of #define DSI_PSR_PSS1_Pos (7U)reuse of #define DSI_PSR_RUE0 DSI_PSR_RUE0_Mskreuse of #define DSI_PSR_RUE0_Msk (0x1UL << DSI_PSR_RUE0_Pos)reuse of #define DSI_PSR_RUE0_Pos (6U)reuse of #define DSI_PSR_UAN0 DSI_PSR_UAN0_Mskreuse of #define DSI_PSR_UAN0_Msk (0x1UL << DSI_PSR_UAN0_Pos)reuse of #define DSI_PSR_UAN0_Pos (5U)reuse of #define DSI_PSR_PSS0 DSI_PSR_PSS0_Mskreuse of #define DSI_PSR_PSS0_Msk (0x1UL << DSI_PSR_PSS0_Pos)reuse of #define DSI_PSR_PSS0_Pos (4U)reuse of #define DSI_PSR_UANC DSI_PSR_UANC_Mskreuse of #define DSI_PSR_UANC_Msk (0x1UL << DSI_PSR_UANC_Pos)reuse of #define DSI_PSR_UANC_Pos (3U)reuse of #define DSI_PSR_PSSC DSI_PSR_PSSC_Mskreuse of #define DSI_PSR_PSSC_Msk (0x1UL << DSI_PSR_PSSC_Pos)reuse of #define DSI_PSR_PSSC_Pos (2U)reuse of #define DSI_PSR_PD DSI_PSR_PD_Mskreuse of #define DSI_PSR_PD_Msk (0x1UL << DSI_PSR_PD_Pos)reuse of #define DSI_PSR_PD_Pos (1U)reuse of #define DSI_PTTCR_TX_TRIG3 DSI_PTTCR_TX_TRIG3_Mskreuse of #define DSI_PTTCR_TX_TRIG3_Msk (0x1UL << DSI_PTTCR_TX_TRIG3_Pos)reuse of #define DSI_PTTCR_TX_TRIG3_Pos (3U)reuse of #define DSI_PTTCR_TX_TRIG2 DSI_PTTCR_TX_TRIG2_Mskreuse of #define DSI_PTTCR_TX_TRIG2_Msk (0x1UL << DSI_PTTCR_TX_TRIG2_Pos)reuse of #define DSI_PTTCR_TX_TRIG2_Pos (2U)reuse of #define DSI_PTTCR_TX_TRIG1 DSI_PTTCR_TX_TRIG1_Mskreuse of #define DSI_PTTCR_TX_TRIG1_Msk (0x1UL << DSI_PTTCR_TX_TRIG1_Pos)reuse of #define DSI_PTTCR_TX_TRIG1_Pos (1U)reuse of #define DSI_PTTCR_TX_TRIG0 DSI_PTTCR_TX_TRIG0_Mskreuse of #define DSI_PTTCR_TX_TRIG0_Msk (0x1UL << DSI_PTTCR_TX_TRIG0_Pos)reuse of #define DSI_PTTCR_TX_TRIG0_Pos (0U)reuse of #define DSI_PTTCR_TX_TRIG DSI_PTTCR_TX_TRIG_Mskreuse of #define DSI_PTTCR_TX_TRIG_Msk (0xFUL << DSI_PTTCR_TX_TRIG_Pos)reuse of #define DSI_PTTCR_TX_TRIG_Pos (0U)reuse of #define DSI_PUCR_UEDL DSI_PUCR_UEDL_Mskreuse of #define DSI_PUCR_UEDL_Msk (0x1UL << DSI_PUCR_UEDL_Pos)reuse of #define DSI_PUCR_UEDL_Pos (3U)reuse of #define DSI_PUCR_URDL DSI_PUCR_URDL_Mskreuse of #define DSI_PUCR_URDL_Msk (0x1UL << DSI_PUCR_URDL_Pos)reuse of #define DSI_PUCR_URDL_Pos (2U)reuse of #define DSI_PUCR_UECL DSI_PUCR_UECL_Mskreuse of #define DSI_PUCR_UECL_Msk (0x1UL << DSI_PUCR_UECL_Pos)reuse of #define DSI_PUCR_UECL_Pos (1U)reuse of #define DSI_PUCR_URCL DSI_PUCR_URCL_Mskreuse of #define DSI_PUCR_URCL_Msk (0x1UL << DSI_PUCR_URCL_Pos)reuse of #define DSI_PUCR_URCL_Pos (0U)reuse of #define DSI_PCONFR_SW_TIME7 DSI_PCONFR_SW_TIME7_Mskreuse of #define DSI_PCONFR_SW_TIME7_Msk (0x1UL << DSI_PCONFR_SW_TIME7_Pos)reuse of #define DSI_PCONFR_SW_TIME7_Pos (15U)reuse of #define DSI_PCONFR_SW_TIME6 DSI_PCONFR_SW_TIME6_Mskreuse of #define DSI_PCONFR_SW_TIME6_Msk (0x1UL << DSI_PCONFR_SW_TIME6_Pos)reuse of #define DSI_PCONFR_SW_TIME6_Pos (14U)reuse of #define DSI_PCONFR_SW_TIME5 DSI_PCONFR_SW_TIME5_Mskreuse of #define DSI_PCONFR_SW_TIME5_Msk (0x1UL << DSI_PCONFR_SW_TIME5_Pos)reuse of #define DSI_PCONFR_SW_TIME5_Pos (13U)reuse of #define DSI_PCONFR_SW_TIME4 DSI_PCONFR_SW_TIME4_Mskreuse of #define DSI_PCONFR_SW_TIME4_Msk (0x1UL << DSI_PCONFR_SW_TIME4_Pos)reuse of #define DSI_PCONFR_SW_TIME4_Pos (12U)reuse of #define DSI_PCONFR_SW_TIME3 DSI_PCONFR_SW_TIME3_Mskreuse of #define DSI_PCONFR_SW_TIME3_Msk (0x1UL << DSI_PCONFR_SW_TIME3_Pos)reuse of #define DSI_PCONFR_SW_TIME3_Pos (11U)reuse of #define DSI_PCONFR_SW_TIME2 DSI_PCONFR_SW_TIME2_Mskreuse of #define DSI_PCONFR_SW_TIME2_Msk (0x1UL << DSI_PCONFR_SW_TIME2_Pos)reuse of #define DSI_PCONFR_SW_TIME2_Pos (10U)reuse of #define DSI_PCONFR_SW_TIME1 DSI_PCONFR_SW_TIME1_Mskreuse of #define DSI_PCONFR_SW_TIME1_Msk (0x1UL << DSI_PCONFR_SW_TIME1_Pos)reuse of #define DSI_PCONFR_SW_TIME1_Pos (9U)reuse of #define DSI_PCONFR_SW_TIME0 DSI_PCONFR_SW_TIME0_Mskreuse of #define DSI_PCONFR_SW_TIME0_Msk (0x1UL << DSI_PCONFR_SW_TIME0_Pos)reuse of #define DSI_PCONFR_SW_TIME0_Pos (8U)reuse of #define DSI_PCONFR_SW_TIME DSI_PCONFR_SW_TIME_Mskreuse of #define DSI_PCONFR_SW_TIME_Msk (0xFFUL << DSI_PCONFR_SW_TIME_Pos)reuse of #define DSI_PCONFR_SW_TIME_Pos (8U)reuse of #define DSI_PCONFR_NL1 DSI_PCONFR_NL1_Mskreuse of #define DSI_PCONFR_NL1_Msk (0x1UL << DSI_PCONFR_NL1_Pos)reuse of #define DSI_PCONFR_NL1_Pos (1U)reuse of #define DSI_PCONFR_NL0 DSI_PCONFR_NL0_Mskreuse of #define DSI_PCONFR_NL0_Msk (0x1UL << DSI_PCONFR_NL0_Pos)reuse of #define DSI_PCONFR_NL0_Pos (0U)reuse of #define DSI_PCONFR_NL DSI_PCONFR_NL_Mskreuse of #define DSI_PCONFR_NL_Msk (0x3UL << DSI_PCONFR_NL_Pos)reuse of #define DSI_PCONFR_NL_Pos (0U)reuse of #define DSI_PCTLR_CKE DSI_PCTLR_CKE_Mskreuse of #define DSI_PCTLR_CKE_Msk (0x1UL << DSI_PCTLR_CKE_Pos)reuse of #define DSI_PCTLR_CKE_Pos (2U)reuse of #define DSI_PCTLR_DEN DSI_PCTLR_DEN_Mskreuse of #define DSI_PCTLR_DEN_Msk (0x1UL << DSI_PCTLR_DEN_Pos)reuse of #define DSI_PCTLR_DEN_Pos (1U)reuse of #define DSI_DLTCR_HS2LP_TIME7 DSI_DLTCR_HS2LP_TIME7_Mskreuse of #define DSI_DLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME7_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME7_Pos (31U)reuse of #define DSI_DLTCR_HS2LP_TIME6 DSI_DLTCR_HS2LP_TIME6_Mskreuse of #define DSI_DLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME6_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME6_Pos (30U)reuse of #define DSI_DLTCR_HS2LP_TIME5 DSI_DLTCR_HS2LP_TIME5_Mskreuse of #define DSI_DLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME5_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME5_Pos (29U)reuse of #define DSI_DLTCR_HS2LP_TIME4 DSI_DLTCR_HS2LP_TIME4_Mskreuse of #define DSI_DLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME4_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME4_Pos (28U)reuse of #define DSI_DLTCR_HS2LP_TIME3 DSI_DLTCR_HS2LP_TIME3_Mskreuse of #define DSI_DLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME3_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME3_Pos (27U)reuse of #define DSI_DLTCR_HS2LP_TIME2 DSI_DLTCR_HS2LP_TIME2_Mskreuse of #define DSI_DLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME2_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME2_Pos (26U)reuse of #define DSI_DLTCR_HS2LP_TIME1 DSI_DLTCR_HS2LP_TIME1_Mskreuse of #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME1_Pos (25U)reuse of #define DSI_DLTCR_HS2LP_TIME0 DSI_DLTCR_HS2LP_TIME0_Mskreuse of #define DSI_DLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME0_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME0_Pos (24U)reuse of #define DSI_DLTCR_HS2LP_TIME DSI_DLTCR_HS2LP_TIME_Mskreuse of #define DSI_DLTCR_HS2LP_TIME_Msk (0xFFUL << DSI_DLTCR_HS2LP_TIME_Pos)reuse of #define DSI_DLTCR_HS2LP_TIME_Pos (24U)reuse of #define DSI_DLTCR_LP2HS_TIME7 DSI_DLTCR_LP2HS_TIME7_Mskreuse of #define DSI_DLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME7_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME7_Pos (23U)reuse of #define DSI_DLTCR_LP2HS_TIME6 DSI_DLTCR_LP2HS_TIME6_Mskreuse of #define DSI_DLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME6_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME6_Pos (22U)reuse of #define DSI_DLTCR_LP2HS_TIME5 DSI_DLTCR_LP2HS_TIME5_Mskreuse of #define DSI_DLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME5_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME5_Pos (21U)reuse of #define DSI_DLTCR_LP2HS_TIME4 DSI_DLTCR_LP2HS_TIME4_Mskreuse of #define DSI_DLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME4_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME4_Pos (20U)reuse of #define DSI_DLTCR_LP2HS_TIME3 DSI_DLTCR_LP2HS_TIME3_Mskreuse of #define DSI_DLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME3_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME3_Pos (19U)reuse of #define DSI_DLTCR_LP2HS_TIME2 DSI_DLTCR_LP2HS_TIME2_Mskreuse of #define DSI_DLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME2_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME2_Pos (18U)reuse of #define DSI_DLTCR_LP2HS_TIME1 DSI_DLTCR_LP2HS_TIME1_Mskreuse of #define DSI_DLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME1_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME1_Pos (17U)reuse of #define DSI_DLTCR_LP2HS_TIME0 DSI_DLTCR_LP2HS_TIME0_Mskreuse of #define DSI_DLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME0_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME0_Pos (16U)reuse of #define DSI_DLTCR_LP2HS_TIME DSI_DLTCR_LP2HS_TIME_Mskreuse of #define DSI_DLTCR_LP2HS_TIME_Msk (0xFFUL << DSI_DLTCR_LP2HS_TIME_Pos)reuse of #define DSI_DLTCR_LP2HS_TIME_Pos (16U)reuse of #define DSI_DLTCR_MRD_TIME14 DSI_DLTCR_MRD_TIME14_Mskreuse of #define DSI_DLTCR_MRD_TIME14_Msk (0x1UL << DSI_DLTCR_MRD_TIME14_Pos)reuse of #define DSI_DLTCR_MRD_TIME14_Pos (14U)reuse of #define DSI_DLTCR_MRD_TIME13 DSI_DLTCR_MRD_TIME13_Mskreuse of #define DSI_DLTCR_MRD_TIME13_Msk (0x1UL << DSI_DLTCR_MRD_TIME13_Pos)reuse of #define DSI_DLTCR_MRD_TIME13_Pos (13U)reuse of #define DSI_DLTCR_MRD_TIME12 DSI_DLTCR_MRD_TIME12_Mskreuse of #define DSI_DLTCR_MRD_TIME12_Msk (0x1UL << DSI_DLTCR_MRD_TIME12_Pos)reuse of #define DSI_DLTCR_MRD_TIME12_Pos (12U)reuse of #define DSI_DLTCR_MRD_TIME11 DSI_DLTCR_MRD_TIME11_Mskreuse of #define DSI_DLTCR_MRD_TIME11_Msk (0x1UL << DSI_DLTCR_MRD_TIME11_Pos)reuse of #define DSI_DLTCR_MRD_TIME11_Pos (11U)reuse of #define DSI_DLTCR_MRD_TIME10 DSI_DLTCR_MRD_TIME10_Mskreuse of #define DSI_DLTCR_MRD_TIME10_Msk (0x1UL << DSI_DLTCR_MRD_TIME10_Pos)reuse of #define DSI_DLTCR_MRD_TIME10_Pos (10U)reuse of #define DSI_DLTCR_MRD_TIME9 DSI_DLTCR_MRD_TIME9_Mskreuse of #define DSI_DLTCR_MRD_TIME9_Msk (0x1UL << DSI_DLTCR_MRD_TIME9_Pos)reuse of #define DSI_DLTCR_MRD_TIME9_Pos (9U)reuse of #define DSI_DLTCR_MRD_TIME8 DSI_DLTCR_MRD_TIME8_Mskreuse of #define DSI_DLTCR_MRD_TIME8_Msk (0x1UL << DSI_DLTCR_MRD_TIME8_Pos)reuse of #define DSI_DLTCR_MRD_TIME8_Pos (8U)reuse of #define DSI_DLTCR_MRD_TIME7 DSI_DLTCR_MRD_TIME7_Mskreuse of #define DSI_DLTCR_MRD_TIME7_Msk (0x1UL << DSI_DLTCR_MRD_TIME7_Pos)reuse of #define DSI_DLTCR_MRD_TIME7_Pos (7U)reuse of #define DSI_DLTCR_MRD_TIME6 DSI_DLTCR_MRD_TIME6_Mskreuse of #define DSI_DLTCR_MRD_TIME6_Msk (0x1UL << DSI_DLTCR_MRD_TIME6_Pos)reuse of #define DSI_DLTCR_MRD_TIME6_Pos (6U)reuse of #define DSI_DLTCR_MRD_TIME5 DSI_DLTCR_MRD_TIME5_Mskreuse of #define DSI_DLTCR_MRD_TIME5_Msk (0x1UL << DSI_DLTCR_MRD_TIME5_Pos)reuse of #define DSI_DLTCR_MRD_TIME5_Pos (5U)reuse of #define DSI_DLTCR_MRD_TIME4 DSI_DLTCR_MRD_TIME4_Mskreuse of #define DSI_DLTCR_MRD_TIME4_Msk (0x1UL << DSI_DLTCR_MRD_TIME4_Pos)reuse of #define DSI_DLTCR_MRD_TIME4_Pos (4U)reuse of #define DSI_DLTCR_MRD_TIME3 DSI_DLTCR_MRD_TIME3_Mskreuse of #define DSI_DLTCR_MRD_TIME3_Msk (0x1UL << DSI_DLTCR_MRD_TIME3_Pos)reuse of #define DSI_DLTCR_MRD_TIME3_Pos (3U)reuse of #define DSI_DLTCR_MRD_TIME2 DSI_DLTCR_MRD_TIME2_Mskreuse of #define DSI_DLTCR_MRD_TIME2_Msk (0x1UL << DSI_DLTCR_MRD_TIME2_Pos)reuse of #define DSI_DLTCR_MRD_TIME2_Pos (2U)reuse of #define DSI_DLTCR_MRD_TIME1 DSI_DLTCR_MRD_TIME1_Mskreuse of #define DSI_DLTCR_MRD_TIME1_Msk (0x1UL << DSI_DLTCR_MRD_TIME1_Pos)reuse of #define DSI_DLTCR_MRD_TIME1_Pos (1U)reuse of #define DSI_DLTCR_MRD_TIME0 DSI_DLTCR_MRD_TIME0_Mskreuse of #define DSI_DLTCR_MRD_TIME0_Msk (0x1UL << DSI_DLTCR_MRD_TIME0_Pos)reuse of #define DSI_DLTCR_MRD_TIME0_Pos (0U)reuse of #define DSI_DLTCR_MRD_TIME DSI_DLTCR_MRD_TIME_Mskreuse of #define DSI_DLTCR_MRD_TIME_Msk (0x7FFFUL << DSI_DLTCR_MRD_TIME_Pos)reuse of #define DSI_DLTCR_MRD_TIME_Pos (0U)reuse of #define DSI_CLTCR_HS2LP_TIME9 DSI_CLTCR_HS2LP_TIME9_Mskreuse of #define DSI_CLTCR_HS2LP_TIME9_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME9_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME9_Pos (25U)reuse of #define DSI_CLTCR_HS2LP_TIME8 DSI_CLTCR_HS2LP_TIME8_Mskreuse of #define DSI_CLTCR_HS2LP_TIME8_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME8_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME8_Pos (24U)reuse of #define DSI_CLTCR_HS2LP_TIME7 DSI_CLTCR_HS2LP_TIME7_Mskreuse of #define DSI_CLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME7_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME7_Pos (23U)reuse of #define DSI_CLTCR_HS2LP_TIME6 DSI_CLTCR_HS2LP_TIME6_Mskreuse of #define DSI_CLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME6_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME6_Pos (22U)reuse of #define DSI_CLTCR_HS2LP_TIME5 DSI_CLTCR_HS2LP_TIME5_Mskreuse of #define DSI_CLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME5_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME5_Pos (21U)reuse of #define DSI_CLTCR_HS2LP_TIME4 DSI_CLTCR_HS2LP_TIME4_Mskreuse of #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME4_Pos (20U)reuse of #define DSI_CLTCR_HS2LP_TIME3 DSI_CLTCR_HS2LP_TIME3_Mskreuse of #define DSI_CLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME3_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME3_Pos (19U)reuse of #define DSI_CLTCR_HS2LP_TIME2 DSI_CLTCR_HS2LP_TIME2_Mskreuse of #define DSI_CLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME2_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME2_Pos (18U)reuse of #define DSI_CLTCR_HS2LP_TIME1 DSI_CLTCR_HS2LP_TIME1_Mskreuse of #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME1_Pos (17U)reuse of #define DSI_CLTCR_HS2LP_TIME0 DSI_CLTCR_HS2LP_TIME0_Mskreuse of #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME0_Pos (16U)reuse of #define DSI_CLTCR_HS2LP_TIME DSI_CLTCR_HS2LP_TIME_Mskreuse of #define DSI_CLTCR_HS2LP_TIME_Msk (0x3FFUL << DSI_CLTCR_HS2LP_TIME_Pos)reuse of #define DSI_CLTCR_HS2LP_TIME_Pos (16U)reuse of #define DSI_CLTCR_LP2HS_TIME9 DSI_CLTCR_LP2HS_TIME9_Mskreuse of #define DSI_CLTCR_LP2HS_TIME9_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME9_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME9_Pos (9U)reuse of #define DSI_CLTCR_LP2HS_TIME8 DSI_CLTCR_LP2HS_TIME8_Mskreuse of #define DSI_CLTCR_LP2HS_TIME8_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME8_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME8_Pos (8U)reuse of #define DSI_CLTCR_LP2HS_TIME7 DSI_CLTCR_LP2HS_TIME7_Mskreuse of #define DSI_CLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME7_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME7_Pos (7U)reuse of #define DSI_CLTCR_LP2HS_TIME6 DSI_CLTCR_LP2HS_TIME6_Mskreuse of #define DSI_CLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME6_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME6_Pos (6U)reuse of #define DSI_CLTCR_LP2HS_TIME5 DSI_CLTCR_LP2HS_TIME5_Mskreuse of #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME5_Pos (5U)reuse of #define DSI_CLTCR_LP2HS_TIME4 DSI_CLTCR_LP2HS_TIME4_Mskreuse of #define DSI_CLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME4_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME4_Pos (4U)reuse of #define DSI_CLTCR_LP2HS_TIME3 DSI_CLTCR_LP2HS_TIME3_Mskreuse of #define DSI_CLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME3_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME3_Pos (3U)reuse of #define DSI_CLTCR_LP2HS_TIME2 DSI_CLTCR_LP2HS_TIME2_Mskreuse of #define DSI_CLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME2_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME2_Pos (2U)reuse of #define DSI_CLTCR_LP2HS_TIME1 DSI_CLTCR_LP2HS_TIME1_Mskreuse of #define DSI_CLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME1_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME1_Pos (1U)reuse of #define DSI_CLTCR_LP2HS_TIME0 DSI_CLTCR_LP2HS_TIME0_Mskreuse of #define DSI_CLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME0_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME0_Pos (0U)reuse of #define DSI_CLTCR_LP2HS_TIME DSI_CLTCR_LP2HS_TIME_Mskreuse of #define DSI_CLTCR_LP2HS_TIME_Msk (0x3FFUL << DSI_CLTCR_LP2HS_TIME_Pos)reuse of #define DSI_CLTCR_LP2HS_TIME_Pos (0U)reuse of #define DSI_CLCR_ACR DSI_CLCR_ACR_Mskreuse of #define DSI_CLCR_ACR_Msk (0x1UL << DSI_CLCR_ACR_Pos)reuse of #define DSI_CLCR_ACR_Pos (1U)reuse of #define DSI_CLCR_DPCC DSI_CLCR_DPCC_Mskreuse of #define DSI_CLCR_DPCC_Msk (0x1UL << DSI_CLCR_DPCC_Pos)reuse of #define DSI_CLCR_DPCC_Pos (0U)reuse of #define DSI_TDCR_S3DC DSI_TDCR_S3DC_Mskreuse of #define DSI_TDCR_S3DC_Msk (0x1UL << DSI_TDCR_S3DC_Pos)reuse of #define DSI_TDCR_S3DC_Pos (16U)reuse of #define DSI_TDCR_RF DSI_TDCR_RF_Mskreuse of #define DSI_TDCR_RF_Msk (0x1UL << DSI_TDCR_RF_Pos)reuse of #define DSI_TDCR_RF_Pos (5U)reuse of #define DSI_TDCR_SVS DSI_TDCR_SVS_Mskreuse of #define DSI_TDCR_SVS_Msk (0x1UL << DSI_TDCR_SVS_Pos)reuse of #define DSI_TDCR_SVS_Pos (4U)reuse of #define DSI_TDCR_3DF1 0x00000008Ureuse of #define DSI_TDCR_3DF0 0x00000004Ureuse of #define DSI_TDCR_3DF 0x0000000CUreuse of #define DSI_TDCR_3DM1 0x00000002Ureuse of #define DSI_TDCR_3DM0 0x00000001Ureuse of #define DSI_TDCR_3DM 0x00000003Ureuse of #define DSI_TCCR5_BTA_TOCNT15 DSI_TCCR5_BTA_TOCNT15_Mskreuse of #define DSI_TCCR5_BTA_TOCNT15_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT15_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT15_Pos (15U)reuse of #define DSI_TCCR5_BTA_TOCNT14 DSI_TCCR5_BTA_TOCNT14_Mskreuse of #define DSI_TCCR5_BTA_TOCNT14_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT14_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT14_Pos (14U)reuse of #define DSI_TCCR5_BTA_TOCNT13 DSI_TCCR5_BTA_TOCNT13_Mskreuse of #define DSI_TCCR5_BTA_TOCNT13_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT13_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT13_Pos (13U)reuse of #define DSI_TCCR5_BTA_TOCNT12 DSI_TCCR5_BTA_TOCNT12_Mskreuse of #define DSI_TCCR5_BTA_TOCNT12_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT12_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT12_Pos (12U)reuse of #define DSI_TCCR5_BTA_TOCNT11 DSI_TCCR5_BTA_TOCNT11_Mskreuse of #define DSI_TCCR5_BTA_TOCNT11_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT11_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT11_Pos (11U)reuse of #define DSI_TCCR5_BTA_TOCNT10 DSI_TCCR5_BTA_TOCNT10_Mskreuse of #define DSI_TCCR5_BTA_TOCNT10_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT10_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT10_Pos (10U)reuse of #define DSI_TCCR5_BTA_TOCNT9 DSI_TCCR5_BTA_TOCNT9_Mskreuse of #define DSI_TCCR5_BTA_TOCNT9_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT9_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT9_Pos (9U)reuse of #define DSI_TCCR5_BTA_TOCNT8 DSI_TCCR5_BTA_TOCNT8_Mskreuse of #define DSI_TCCR5_BTA_TOCNT8_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT8_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT8_Pos (8U)reuse of #define DSI_TCCR5_BTA_TOCNT7 DSI_TCCR5_BTA_TOCNT7_Mskreuse of #define DSI_TCCR5_BTA_TOCNT7_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT7_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT7_Pos (7U)reuse of #define DSI_TCCR5_BTA_TOCNT6 DSI_TCCR5_BTA_TOCNT6_Mskreuse of #define DSI_TCCR5_BTA_TOCNT6_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT6_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT6_Pos (6U)reuse of #define DSI_TCCR5_BTA_TOCNT5 DSI_TCCR5_BTA_TOCNT5_Mskreuse of #define DSI_TCCR5_BTA_TOCNT5_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT5_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT5_Pos (5U)reuse of #define DSI_TCCR5_BTA_TOCNT4 DSI_TCCR5_BTA_TOCNT4_Mskreuse of #define DSI_TCCR5_BTA_TOCNT4_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT4_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT4_Pos (4U)reuse of #define DSI_TCCR5_BTA_TOCNT3 DSI_TCCR5_BTA_TOCNT3_Mskreuse of #define DSI_TCCR5_BTA_TOCNT3_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT3_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT3_Pos (3U)reuse of #define DSI_TCCR5_BTA_TOCNT2 DSI_TCCR5_BTA_TOCNT2_Mskreuse of #define DSI_TCCR5_BTA_TOCNT2_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT2_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT2_Pos (2U)reuse of #define DSI_TCCR5_BTA_TOCNT1 DSI_TCCR5_BTA_TOCNT1_Mskreuse of #define DSI_TCCR5_BTA_TOCNT1_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT1_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT1_Pos (1U)reuse of #define DSI_TCCR5_BTA_TOCNT0 DSI_TCCR5_BTA_TOCNT0_Mskreuse of #define DSI_TCCR5_BTA_TOCNT0_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT0_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT0_Pos (0U)reuse of #define DSI_TCCR5_BTA_TOCNT DSI_TCCR5_BTA_TOCNT_Mskreuse of #define DSI_TCCR5_BTA_TOCNT_Msk (0xFFFFUL << DSI_TCCR5_BTA_TOCNT_Pos)reuse of #define DSI_TCCR5_BTA_TOCNT_Pos (0U)reuse of #define DSI_TCCR4_LPWR_TOCNT15 DSI_TCCR4_LPWR_TOCNT15_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT15_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT15_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT15_Pos (15U)reuse of #define DSI_TCCR4_LPWR_TOCNT14 DSI_TCCR4_LPWR_TOCNT14_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT14_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT14_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT14_Pos (14U)reuse of #define DSI_TCCR4_LPWR_TOCNT13 DSI_TCCR4_LPWR_TOCNT13_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT13_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT13_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT13_Pos (13U)reuse of #define DSI_TCCR4_LPWR_TOCNT12 DSI_TCCR4_LPWR_TOCNT12_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT12_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT12_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT12_Pos (12U)reuse of #define DSI_TCCR4_LPWR_TOCNT11 DSI_TCCR4_LPWR_TOCNT11_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT11_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT11_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT11_Pos (11U)reuse of #define DSI_TCCR4_LPWR_TOCNT10 DSI_TCCR4_LPWR_TOCNT10_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT10_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT10_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT10_Pos (10U)reuse of #define DSI_TCCR4_LPWR_TOCNT9 DSI_TCCR4_LPWR_TOCNT9_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT9_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT9_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT9_Pos (9U)reuse of #define DSI_TCCR4_LPWR_TOCNT8 DSI_TCCR4_LPWR_TOCNT8_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT8_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT8_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT8_Pos (8U)reuse of #define DSI_TCCR4_LPWR_TOCNT7 DSI_TCCR4_LPWR_TOCNT7_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT7_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT7_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT7_Pos (7U)reuse of #define DSI_TCCR4_LPWR_TOCNT6 DSI_TCCR4_LPWR_TOCNT6_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT6_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT6_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT6_Pos (6U)reuse of #define DSI_TCCR4_LPWR_TOCNT5 DSI_TCCR4_LPWR_TOCNT5_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT5_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT5_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT5_Pos (5U)reuse of #define DSI_TCCR4_LPWR_TOCNT4 DSI_TCCR4_LPWR_TOCNT4_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT4_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT4_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT4_Pos (4U)reuse of #define DSI_TCCR4_LPWR_TOCNT3 DSI_TCCR4_LPWR_TOCNT3_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT3_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT3_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT3_Pos (3U)reuse of #define DSI_TCCR4_LPWR_TOCNT2 DSI_TCCR4_LPWR_TOCNT2_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT2_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT2_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT2_Pos (2U)reuse of #define DSI_TCCR4_LPWR_TOCNT1 DSI_TCCR4_LPWR_TOCNT1_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT1_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT1_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT1_Pos (1U)reuse of #define DSI_TCCR4_LPWR_TOCNT0 DSI_TCCR4_LPWR_TOCNT0_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT0_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT0_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT0_Pos (0U)reuse of #define DSI_TCCR4_LPWR_TOCNT DSI_TCCR4_LPWR_TOCNT_Mskreuse of #define DSI_TCCR4_LPWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR4_LPWR_TOCNT_Pos)reuse of #define DSI_TCCR4_LPWR_TOCNT_Pos (0U)reuse of #define DSI_TCCR3_PM DSI_TCCR3_PM_Mskreuse of #define DSI_TCCR3_PM_Msk (0x1UL << DSI_TCCR3_PM_Pos)reuse of #define DSI_TCCR3_PM_Pos (24U)reuse of #define DSI_TCCR3_HSWR_TOCNT15 DSI_TCCR3_HSWR_TOCNT15_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT15_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT15_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT15_Pos (15U)reuse of #define DSI_TCCR3_HSWR_TOCNT14 DSI_TCCR3_HSWR_TOCNT14_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT14_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT14_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT14_Pos (14U)reuse of #define DSI_TCCR3_HSWR_TOCNT13 DSI_TCCR3_HSWR_TOCNT13_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT13_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT13_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT13_Pos (13U)reuse of #define DSI_TCCR3_HSWR_TOCNT12 DSI_TCCR3_HSWR_TOCNT12_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT12_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT12_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT12_Pos (12U)reuse of #define DSI_TCCR3_HSWR_TOCNT11 DSI_TCCR3_HSWR_TOCNT11_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT11_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT11_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT11_Pos (11U)reuse of #define DSI_TCCR3_HSWR_TOCNT10 DSI_TCCR3_HSWR_TOCNT10_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT10_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT10_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT10_Pos (10U)reuse of #define DSI_TCCR3_HSWR_TOCNT9 DSI_TCCR3_HSWR_TOCNT9_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT9_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT9_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT9_Pos (9U)reuse of #define DSI_TCCR3_HSWR_TOCNT8 DSI_TCCR3_HSWR_TOCNT8_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT8_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT8_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT8_Pos (8U)reuse of #define DSI_TCCR3_HSWR_TOCNT7 DSI_TCCR3_HSWR_TOCNT7_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT7_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT7_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT7_Pos (7U)reuse of #define DSI_TCCR3_HSWR_TOCNT6 DSI_TCCR3_HSWR_TOCNT6_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT6_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT6_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT6_Pos (6U)reuse of #define DSI_TCCR3_HSWR_TOCNT5 DSI_TCCR3_HSWR_TOCNT5_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U)reuse of #define DSI_TCCR3_HSWR_TOCNT4 DSI_TCCR3_HSWR_TOCNT4_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT4_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT4_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT4_Pos (4U)reuse of #define DSI_TCCR3_HSWR_TOCNT3 DSI_TCCR3_HSWR_TOCNT3_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT3_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT3_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT3_Pos (3U)reuse of #define DSI_TCCR3_HSWR_TOCNT2 DSI_TCCR3_HSWR_TOCNT2_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT2_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT2_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT2_Pos (2U)reuse of #define DSI_TCCR3_HSWR_TOCNT1 DSI_TCCR3_HSWR_TOCNT1_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT1_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT1_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT1_Pos (1U)reuse of #define DSI_TCCR3_HSWR_TOCNT0 DSI_TCCR3_HSWR_TOCNT0_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT0_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT0_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT0_Pos (0U)reuse of #define DSI_TCCR3_HSWR_TOCNT DSI_TCCR3_HSWR_TOCNT_Mskreuse of #define DSI_TCCR3_HSWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR3_HSWR_TOCNT_Pos)reuse of #define DSI_TCCR3_HSWR_TOCNT_Pos (0U)reuse of #define DSI_TCCR2_LPRD_TOCNT15 DSI_TCCR2_LPRD_TOCNT15_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT15_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT15_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT15_Pos (15U)reuse of #define DSI_TCCR2_LPRD_TOCNT14 DSI_TCCR2_LPRD_TOCNT14_Mskreuse of #define DSI_TCCR2_LPRD_TOCNT14_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT14_Pos)reuse of #define DSI_TCCR2_LPRD_TOCNT14_Pos (14U)reuse of // @5256 'i' (17 pixels wide)reuse of //  ####            reuse of // @5184 'h' (17 pixels wide)reuse of //     ######       reuse of //           ###    reuse of // @5112 'g' (17 pixels wide)reuse of //   ###########    reuse of //       ########   reuse of //        #######   reuse of // @5040 'f' (17 pixels wide)reuse of //      #######     reuse of //    ###########   reuse of //   ##             reuse of // @4968 'e' (17 pixels wide)reuse of //          ####    reuse of // @4896 'd' (17 pixels wide)reuse of //    ###     ###   reuse of //   ###       ##   reuse of //     ##########   reuse of //       ##### ##   reuse of // @4824 'c' (17 pixels wide)reuse of // @4752 'b' (17 pixels wide)reuse of //     ##### ####   reuse of //   ##     ###     reuse of //   ##      ##     reuse of //   ###     ##     reuse of // @4680 'a' (17 pixels wide)reuse of //          ##      reuse of // @4608 '`' (17 pixels wide)reuse of // ################ reuse of // @4536 '_' (17 pixels wide)reuse of //    #         #   reuse of //      ### ###     reuse of //         #        reuse of // @4464 '^' (17 pixels wide)reuse of // @4392 ']' (17 pixels wide)reuse of //    ###           reuse of // @4320 '\' (17 pixels wide)reuse of //        #####     reuse of // @4248 '[' (17 pixels wide)reuse of //    ##   ##       reuse of // @4176 'Z' (17 pixels wide)reuse of //  #####   ######  reuse of // @4104 'Y' (17 pixels wide)reuse of // @4032 'X' (17 pixels wide)reuse of //     ###   ###    reuse of //    ####  #####   reuse of //    ## ## ## ##   reuse of //    ##  ###  ##   reuse of //   ##    #    ##  reuse of //   ##         ##  reuse of // #######   #######reuse of // @3960 'W' (17 pixels wide)reuse of //  ####### ####### reuse of // @3888 'V' (17 pixels wide)reuse of __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__,__PLLI2SP__,__PLLI2SQ__,__PLLI2SR__)reuse of RCC_PLLI2SCFGR_PLLI2SP_Posreuse of __HAL_RCC_PLLI2S_ENABLE()reuse of RCC_PLLI2SCFGR_PLLI2SPreuse of initializer for tmpregreuse of initializer for frequencyreuse of initializer for vcoinputreuse of initializer for saiclocksourcereuse of RCC_DCKCFGR1_SAI1SELreuse of RCC_DCKCFGR1_SAI1SEL_Mskreuse of RCC_DCKCFGR1_SAI1SEL_Posreuse of RCC_DCKCFGR1_SAI1SEL_0reuse of RCC_DCKCFGR1_SAI1SEL_1reuse of initializer for pin_statusreuse of JOY_ALL_PINSreuse of IO_PIN_0reuse of IO_PIN_1reuse of IO_PIN_2reuse of IO_PIN_3reuse of IO_PIN_4reuse of JOY_NONE_PINreuse of JOY_SEL_PINreuse of JOY_DOWN_PINreuse of JOY_LEFT_PINreuse of JOY_RIGHT_PINreuse of JOY_UP_PINreuse of (JOYState_TypeDef)...reuse of ADCx_POLL_TIMEOUTreuse of __HAL_RCC_ADC3_CLK_ENABLE()reuse of ADCx_CLK_ENABLE()reuse of RCC_APB2ENR_ADC3ENreuse of RCC_APB2ENR_ADC3EN_Mskreuse of RCC_APB2ENR_ADC3EN_Posreuse of __HAL_RCC_GPIOF_CLK_ENABLE()reuse of ADCx_CHANNEL_GPIO_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOFENreuse of RCC_AHB1ENR_GPIOFEN_Mskreuse of RCC_AHB1ENR_GPIOFEN_Posreuse of ADCx_CHANNEL_PINreuse of GPIO_MODE_ANALOGreuse of MODE_ANALOGreuse of ADCx_CHANNEL_GPIO_PORTreuse of GPIOFreuse of GPIOF_BASEreuse of 5120reuse of ADCxreuse of ADC3reuse of ADC3_BASEreuse of 8704reuse of (ADC_TypeDef *)...reuse of ADC_CLOCKPRESCALER_PCLK_DIV4reuse of ADC_CLOCK_SYNC_PCLK_DIV4reuse of // @3816 'U' (17 pixels wide)reuse of // @3744 'T' (17 pixels wide)reuse of //    ####          reuse of // @3672 'S' (17 pixels wide)reuse of //  #######    ###  reuse of //  #######   ####  reuse of //    ##    ###     reuse of //    ##   ###      reuse of //    #######       reuse of //  ##########      reuse of // @3600 'R' (17 pixels wide)reuse of //     ##    ###    reuse of //      #####       reuse of // @3528 'Q' (17 pixels wide)reuse of //     #######      reuse of //     ##      ##   reuse of // @3456 'P' (17 pixels wide)reuse of // @3384 'O' (17 pixels wide)reuse of //  #######   ##    reuse of //    ##    ####    reuse of //    ##   #####    reuse of //    ##   ## ##    reuse of //    ##  ### ##    reuse of //    ## ###  ##    reuse of //    ## ##   ##    reuse of //    ####    ##    reuse of //  ####   #######  reuse of // @3312 'N' (17 pixels wide)reuse of // #######  ####### reuse of //   ##  ####  ##   reuse of //   ## ##  ## ##   reuse of //   ####    ####   reuse of // #####      ##### reuse of // ####        #### reuse of // @3240 'M' (17 pixels wide)reuse of //  #############   reuse of //  ########        reuse of // @3168 'L' (17 pixels wide)reuse of //  #######   ##### reuse of //    ###  ###      reuse of //    ## ###        reuse of //    ##  ##        reuse of //  #######  #####  reuse of // @3096 'K' (17 pixels wide)reuse of //   #########      reuse of //   ##     ##      reuse of //      ##########  reuse of // @3024 'J' (17 pixels wide)reuse of // @2952 'I' (17 pixels wide)reuse of // @2880 'H' (17 pixels wide)reuse of //   ##    #######  reuse of // @2808 'G' (17 pixels wide)reuse of //     ##  ##  ##   reuse of // @2736 'F' (17 pixels wide)reuse of //    ##  ##  ##    reuse of // @2664 'E' (17 pixels wide)reuse of //  #########       reuse of // @2592 'D' (17 pixels wide)reuse of // @2520 'C' (17 pixels wide)reuse of //    ##      ###   reuse of // @2448 'B' (17 pixels wide)reuse of pbuf_get_atreuse of pbuf_clonereuse of lreuse of pbuf_coalescereuse of layerreuse of pbuf_skipreuse of inreuse of in_offsetreuse of u16_t *reuse of out_offsetreuse of pbuf_take_atreuse of pbuf_takereuse of pbuf_get_contiguousreuse of pbuf_copy_partialreuse of pbuf_copyreuse of p_toreuse of p_fromreuse of pbuf_dechainreuse of pbuf_chainreuse of headreuse of tailreuse of pbuf_catreuse of pbuf_clenreuse of pbuf_freereuse of pbuf_refreuse of pbuf_free_headerreuse of pbuf_remove_headerreuse of header_sizereuse of pbuf_add_header_forcereuse of header_size_incrementreuse of pbuf_add_headerreuse of pbuf_header_forcereuse of pbuf_headerreuse of pbuf_reallocreuse of pbuf_alloced_customreuse of pbuf_custom *reuse of payload_memreuse of payload_mem_lenreuse of pbuf_alloc_referencereuse of payloadreuse of pbuf_allocreuse of custom_free_functionreuse of pbuf_romreuse of if_idxreuse of refreuse of type_internalreuse of tot_lenreuse of PBUF_RAMreuse of PBUF_ROMreuse of PBUF_REFreuse of PBUF_POOLreuse of PBUF_TRANSPORTreuse of PBUF_IPreuse of PBUF_LINKreuse of PBUF_RAW_TXreuse of PBUF_RAWreuse of mem_size_treuse of mem_freereuse of mem_callocreuse of mem_mallocreuse of mem_trimreuse of mem_initreuse of memp_descreuse of mempreuse of memp_free_poolreuse of const memp_descreuse of const memp_desc *reuse of memp_desc *reuse of descreuse of memp_malloc_poolreuse of memp_init_poolreuse of tabreuse of basereuse of memp *reuse of memp **reuse of u8_t *reuse of memp_treuse of memp_freereuse of memp_mallocreuse of memp_initreuse of MEMP_UDP_PCBreuse of MEMP_TCP_PCBreuse of MEMP_TCP_PCB_LISTENreuse of MEMP_TCP_SEGreuse of MEMP_REASSDATAreuse of MEMP_FRAG_PBUFreuse of MEMP_NETBUFreuse of MEMP_NETCONNreuse of MEMP_TCPIP_MSG_APIreuse of MEMP_TCPIP_MSG_INPKTreuse of MEMP_SYS_TIMEOUTreuse of MEMP_PBUFreuse of MEMP_PBUF_POOLreuse of MEMP_MAXreuse of memp_poolsreuse of const memp_desc *constreuse of const memp_desc *const[13]reuse of memp_desc *[13]reuse of netif_ext_callback_args_treuse of netif_nsc_reason_treuse of netif_status_callback_fnreuse of netif_input_fnreuse of netif_init_fnreuse of netif_linkoutput_fnreuse of netif_output_fnreuse of netif_get_by_indexreuse of netif_index_to_namereuse of netif_name_to_indexreuse of netif_inputreuse of inpreuse of netif_set_link_callbackreuse of link_callbackreuse of netif_set_link_downreuse of netif_set_link_upreuse of netif_set_downreuse of netif_set_upreuse of netif_set_gwreuse of netif_set_netmaskreuse of netif_set_ipaddrreuse of netif_set_defaultreuse of netif_findreuse of netif_removereuse of netif_set_addrreuse of netif_addreuse of initreuse of inputreuse of netif_add_noaddrreuse of netif_initreuse of const netif_ext_callback_args_treuse of const netif_ext_callback_args_t *reuse of netif_ext_callback_fnreuse of ipv6_addr_state_changedreuse of ipv6_setreuse of ipv4_changedreuse of status_changedreuse of link_changedreuse of ipv6_addr_state_changed_sreuse of addressreuse of old_statereuse of addr_indexreuse of ipv6_set_sreuse of old_addressreuse of ipv4_changed_sreuse of old_gwreuse of old_netmaskreuse of status_changed_sreuse of link_changed_sreuse of netif_addr_idx_treuse of rs_countreuse of hwaddr_lenreuse of hwaddrreuse of mtureuse of linkoutputreuse of outputreuse of ip_addrreuse of netif_mac_filter_actionreuse of NETIF_DEL_MAC_FILTERreuse of NETIF_ADD_MAC_FILTERreuse of lwip_internal_netif_client_data_indexreuse of LWIP_NETIF_CLIENT_DATA_INDEX_MAXreuse of const ip_addr_t *reuse of char[2]reuse of u8_t[6]reuse of unsigned char[6]reuse of netif_defaultreuse of netif_listreuse of ethernet_link_status_updatedreuse of TaskFunction_treuse of TickType_treuse of vPortSuppressTicksAndSleepreuse of xExpectedIdleTimereuse of vClearInterruptMaskFromISRreuse of ulMaskreuse of ulSetInterruptMaskFromISRreuse of vPortExitCriticalreuse of vPortEnterCriticalreuse of vPortYieldreuse of UBaseType_treuse of BaseType_treuse of StackType_treuse of HeapRegionreuse of HeapRegion_treuse of vPortEndSchedulerreuse of xPortStartSchedulerreuse of xPortGetMinimumEverFreeHeapSizereuse of xPortGetFreeHeapSizereuse of vPortInitialiseBlocksreuse of vPortFreereuse of pvreuse of pvPortMallocreuse of vPortDefineHeapRegionsreuse of const HeapRegion_treuse of const HeapRegion_t *reuse of const HeapRegion_t *constreuse of HeapRegion *reuse of pxHeapRegionsreuse of pxPortInitialiseStackreuse of StackType_t *reuse of pxTopOfStackreuse of pxCodereuse of xSizeInBytesreuse of pucStartAddressreuse of xSTATIC_STREAM_BUFFERreuse of StaticStreamBuffer_treuse of xSTATIC_LIST_ITEMreuse of StaticListItem_treuse of xSTATIC_LISTreuse of StaticList_treuse of xSTATIC_QUEUEreuse of StaticQueue_treuse of xSTATIC_MINI_LIST_ITEMreuse of StaticMiniListItem_treuse of StaticMessageBuffer_treuse of uxDummy4reuse of ucDummy3reuse of pvDummy2reuse of uxDummy1reuse of xSTATIC_TIMERreuse of StaticTimer_treuse of ucDummy8reuse of uxDummy7reuse of pvDummy6reuse of pvDummy5reuse of xDummy3reuse of xDummy2reuse of pvDummy1reuse of xSTATIC_EVENT_GROUPreuse of StaticEventGroup_treuse of uxDummy3reuse of xDummy1reuse of StaticSemaphore_treuse of ucDummy9reuse of uxDummy8reuse of ucDummy5reuse of ureuse of uxDummy2reuse of xSTATIC_TCBreuse of StaticTask_treuse of ucDummy19reuse of ulDummy18reuse of uxDummy12reuse of uxDummy10reuse of ucDummy7reuse of pxDummy6reuse of uxDummy5reuse of pxDummy1reuse of xDummy4reuse of pvDummy3reuse of void *[3]reuse of size_t[4]reuse of unsigned int[4]reuse of UBaseType_t[3]reuse of StaticList_t[2]reuse of xSTATIC_LIST[2]reuse of UBaseType_t[2]reuse of uint8_t[16]reuse of StaticListItem_t[2]reuse of xSTATIC_LIST_ITEM[2]reuse of void *[2]reuse of void *[4]reuse of xLIST_ITEMreuse of ListItem_treuse of xLISTreuse of List_treuse of xMINI_LIST_ITEMreuse of MiniListItem_treuse of uxListRemovereuse of ListItem_t *reuse of ListItem_t *constreuse of xLIST_ITEM *reuse of pxItemToRemovereuse of vListInsertEndreuse of List_t *reuse of List_t *constreuse of xLIST *reuse of pxListreuse of pxNewListItemreuse of vListInsertreuse of vListInitialiseItemreuse of pxItemreuse of vListInitialisereuse of pvContainerreuse of pvOwnerreuse of pxPreviousreuse of pxNextreuse of xListEndreuse of pxIndexreuse of uxNumberOfItemsreuse of volatile UBaseType_treuse of xTIME_OUTreuse of TimeOut_treuse of tskTaskControlBlockreuse of tskTaskControlBlock *reuse of TaskHandle_treuse of eSleepModeStatusreuse of eNotifyActionreuse of xTASK_STATUSreuse of TaskStatus_treuse of eTaskStatereuse of xMEMORY_REGIONreuse of MemoryRegion_treuse of vTaskInternalSetTimeOutStatereuse of TimeOut_t *reuse of TimeOut_t *constreuse of xTIME_OUT *reuse of pxTimeOutreuse of pvTaskIncrementMutexHeldCountreuse of eTaskConfirmSleepModeStatusreuse of vTaskStepTickreuse of const TickType_treuse of xTicksToJumpreuse of vTaskSetTaskNumberreuse of const UBaseType_treuse of uxHandlereuse of uxTaskGetTaskNumberreuse of vTaskPriorityDisinheritAfterTimeoutreuse of const TaskHandle_treuse of pxMutexHolderreuse of uxHighestPriorityWaitingTaskreuse of xTaskPriorityDisinheritreuse of xTaskPriorityInheritreuse of xTaskGetSchedulerStatereuse of vTaskMissedYieldreuse of xTaskCheckForTimeOutreuse of TickType_t *reuse of TickType_t *constreuse of pxTicksToWaitreuse of vTaskSetTimeOutStatereuse of xTaskGetCurrentTaskHandlereuse of uxTaskResetEventItemValuereuse of vTaskSwitchContextreuse of vTaskRemoveFromUnorderedEventListreuse of pxEventListItemreuse of xTaskRemoveFromEventListreuse of const List_treuse of const List_t *reuse of const List_t *constreuse of vTaskPlaceOnEventListRestrictedreuse of const BaseType_treuse of definition of QMEM3reuse of definition of QMEM2reuse of definition of QMEM1reuse of definition of QMEM0reuse of definition of Reserved48reuse of definition of DORreuse of definition of DIRreuse of definition of Reserved3creuse of definition of CFRreuse of definition of SRreuse of definition of CRreuse of definition of Reserved20reuse of definition of CONFR7reuse of definition of CONFR6reuse of definition of CONFR5reuse of definition of CONFR4reuse of definition of CONFR3reuse of definition of CONFR2reuse of definition of CONFR1reuse of definition of CONFR0reuse of definition of Reservedreuse of definition of HCDMAreuse of definition of HCTSIZreuse of definition of HCINTMSKreuse of definition of HCINTreuse of definition of HCSPLTreuse of definition of HCCHARreuse of definition of HAINTMSKreuse of definition of HAINTreuse of definition of HPTXSTSreuse of definition of Reserved40Creuse of definition of HFNUMreuse of definition of HFIRreuse of definition of HCFGreuse of definition of Reserved18reuse of definition of DOEPDMAreuse of definition of DOEPTSIZreuse of definition of Reserved0Creuse of definition of DOEPINTreuse of definition of Reserved04reuse of definition of DOEPCTLreuse of definition of DTXFSTSreuse of definition of DIEPDMAreuse of definition of DIEPTSIZreuse of definition of DIEPINTreuse of definition of DIEPCTLreuse of definition of DOUTEP1MSKreuse of definition of Reserved44reuse of definition of DINEP1MSKreuse of definition of Reserved40reuse of definition of DEACHMSKreuse of definition of DEACHINTreuse of definition of DIEPEMPMSKreuse of definition of DTHRCTLreuse of definition of DVBUSPULSEreuse of definition of DVBUSDISreuse of definition of Reserved9reuse of definition of DAINTMSKreuse of definition of DAINTreuse of definition of DOEPMSKreuse of definition of DIEPMSKreuse of definition of DSTSreuse of definition of DCTLreuse of definition of DCFGreuse of definition of DIEPTXFreuse of definition of HPTXFSIZreuse of definition of Reserved43reuse of definition of GDFIFOCFGreuse of definition of Reserved7reuse of definition of GLPMCFGreuse of definition of Reserved6reuse of definition of GHWCFG3reuse of definition of Reserved5reuse of definition of CIDreuse of definition of GCCFGreuse of definition of Reserved30reuse of definition of HNPTXSTSreuse of definition of DIEPTXF0_HNPTXFSIZreuse of definition of GRXFSIZreuse of definition of GRXSTSPreuse of definition of GRXSTSRreuse of definition of GINTMSKreuse of definition of GINTSTSreuse of definition of GRSTCTLreuse of definition of GUSBCFGreuse of definition of GAHBCFGreuse of definition of GOTGINTreuse of definition of GOTGCTLreuse of definition of DRreuse of definition of TDRreuse of definition of RDRreuse of definition of ICRreuse of definition of ISRreuse of definition of RQRreuse of definition of RTORreuse of definition of GTPRreuse of definition of BRRreuse of definition of CR3reuse of definition of CR2reuse of definition of CR1reuse of definition of CNTreuse of definition of ARRreuse of definition of CMPreuse of definition of CFGRreuse of definition of IERreuse of definition of AF2reuse of definition of AF1reuse of definition of CCR6reuse of definition of CCR5reuse of definition of CCMR3reuse of definition of ORreuse of definition of DMARreuse of definition of DCRreuse of definition of BDTRreuse of definition of CCR4reuse of definition of CCR3reuse of definition of CCR2reuse of definition of CCR1reuse of definition of RCRreuse of definition of PSCreuse of definition of CCERreuse of definition of CCMR2reuse of definition of CCMR1reuse of definition of EGRreuse of definition of DIERreuse of definition of SMCRreuse of definition of LPTRreuse of definition of PIRreuse of definition of PSMARreuse of definition of PSMKRreuse of definition of ABRreuse of definition of ARreuse of definition of CCRreuse of definition of DLRreuse of definition of FCRreuse of definition of I2SPRreuse of definition of I2SCFGRreuse of definition of TXCRCRreuse of definition of RXCRCRreuse of definition of CRCPRreuse of definition of FIFOreuse of definition of RESERVED1reuse of definition of FIFOCNTreuse of definition of RESERVED0reuse of definition of MASKreuse of definition of STAreuse of definition of DCOUNTreuse of definition of DCTRLreuse of definition of DLENreuse of definition of DTIMERreuse of definition of RESP4reuse of definition of RESP3reuse of definition of RESP2reuse of definition of RESP1reuse of definition of RESPCMDreuse of definition of CMDreuse of definition of ARGreuse of definition of CLKCRreuse of definition of POWERreuse of definition of CSRreuse of definition of IFCRreuse of definition of IMRreuse of definition of CLRFRreuse of definition of SLOTRreuse of definition of FRCRreuse of definition of GCRreuse of definition of BKP31Rreuse of definition of BKP30Rreuse of definition of BKP29Rreuse of definition of BKP28Rreuse of definition of BKP27Rreuse of definition of BKP26Rreuse of definition of BKP25Rreuse of definition of BKP24Rreuse of definition of BKP23Rreuse of definition of BKP22Rreuse of definition of BKP21Rreuse of definition of BKP20Rreuse of definition of BKP19Rreuse of definition of BKP18Rreuse of definition of BKP17Rreuse of definition of BKP16Rreuse of definition of BKP15Rreuse of definition of BKP14Rreuse of definition of BKP13Rreuse of definition of BKP12Rreuse of definition of BKP11Rreuse of definition of BKP10Rreuse of definition of BKP9Rreuse of definition of BKP8Rreuse of definition of BKP7Rreuse of definition of BKP6Rreuse of definition of BKP5Rreuse of definition of BKP4Rreuse of definition of BKP3Rreuse of definition of BKP2Rreuse of definition of BKP1Rreuse of definition of BKP0Rreuse of definition of ALRMBSSRreuse of definition of ALRMASSRreuse of definition of TAMPCRreuse of definition of CALRreuse of definition of TSSSRreuse of definition of TSDRreuse of definition of TSTRreuse of definition of SHIFTRreuse of definition of SSRreuse of definition of WPRreuse of definition of ALRMBRreuse of definition of ALRMARreuse of definition of reservedreuse of definition of WUTRreuse of definition of PRERreuse of definition of TRreuse of definition of DCKCFGR2reuse of definition of DCKCFGR1reuse of definition of PLLSAICFGRreuse of definition of PLLI2SCFGRreuse of definition of SSCGRreuse of definition of RESERVED6reuse of definition of BDCRreuse of definition of RESERVED5reuse of definition of APB2LPENRreuse of definition of APB1LPENRreuse of definition of RESERVED4reuse of definition of AHB3LPENRreuse of definition of AHB2LPENRreuse of definition of AHB1LPENRreuse of definition of RESERVED3reuse of definition of APB2ENRreuse of definition of APB1ENRreuse of definition of RESERVED2reuse of definition of AHB3ENRreuse of definition of AHB2ENRreuse of definition of AHB1ENRreuse of definition of APB2RSTRreuse of definition of APB1RSTRreuse of definition of AHB3RSTRreuse of definition of AHB2RSTRreuse of definition of AHB1RSTRreuse of definition of CIRreuse of definition of PLLCFGRreuse of definition of CSR2reuse of definition of CSR1reuse of definition of CLUTWRreuse of definition of CFBLNRreuse of definition of CFBLRreuse of definition of CFBARreuse of definition of BFCRreuse of definition of DCCRreuse of definition of CACRreuse of definition of PFCRreuse of definition of CKCRreuse of definition of WVPCRreuse of definition of WHPCRreuse of definition of CDSRreuse of definition of CPSRreuse of definition of LIPCRreuse of definition of BCCRreuse of definition of SRCRreuse of definition of TWCRreuse of definition of AWCRreuse of definition of BPCRreuse of definition of SSCRreuse of definition of WINRreuse of definition of RLRreuse of definition of PRreuse of definition of KRreuse of definition of TXDRreuse of definition of RXDRreuse of definition of PECRreuse of definition of TIMEOUTRreuse of definition of TIMINGRreuse of definition of OAR2reuse of definition of OAR1reuse of definition of CMPCRreuse of definition of CBRreuse of definition of RESERVEDreuse of definition of EXTICRreuse of definition of PMCreuse of definition of MEMRMPreuse of definition of AFRreuse of definition of LCKRreuse of definition of BSRRreuse of definition of ODRreuse of definition of IDRreuse of definition of PUPDRreuse of definition of OSPEEDRreuse of definition of OTYPERreuse of definition of MODERreuse of definition of SDSRreuse of definition of SDRTRreuse of definition of SDCMRreuse of definition of SDTRreuse of definition of SDCRreuse of definition of ECCRreuse of definition of PATTreuse of definition of PMEMreuse of definition of PCRreuse of definition of BWTRreuse of definition of BTCRreuse of definition of OPTCR1reuse of definition of OPTCRreuse of definition of OPTKEYRreuse of definition of KEYRreuse of definition of ACRreuse of definition of SWIERreuse of definition of FTSRreuse of definition of RTSRreuse of definition of EMRreuse of definition of DMACHRBARreuse of definition of DMACHTBARreuse of definition of DMACHRDRreuse of definition of DMACHTDRreuse of definition of RESERVED10reuse of definition of DMARSWTRreuse of definition of DMAMFBOCRreuse of definition of DMAIERreuse of definition of DMAOMRreuse of definition of DMASRreuse of definition of DMATDLARreuse of definition of DMARDLARreuse of definition of DMARPDRreuse of definition of DMATPDRreuse of definition of DMABMRreuse of definition of RESERVED9reuse of definition of PTPPPSCRreuse of definition of PTPTSSRreuse of definition of RESERVED8reuse of definition of PTPTTLRreuse of definition of PTPTTHRreuse of definition of PTPTSARreuse of definition of PTPTSLURreuse of definition of PTPTSHURreuse of definition of PTPTSLRreuse of definition of PTPTSHRreuse of definition of PTPSSIRreuse of definition of PTPTSCRreuse of definition of RESERVED7reuse of definition of MMCRGUFCRreuse of definition of MMCRFAECRreuse of definition of MMCRFCECRreuse of definition of MMCTGFCRreuse of definition of MMCTGFMSCCRreuse of definition of MMCTGFSCCRreuse of definition of MMCTIMRreuse of definition of MMCRIMRreuse of definition of MMCTIRreuse of definition of MMCRIRreuse of definition of MMCCRreuse of definition of MACA3LRreuse of definition of MACA3HRreuse of definition of MACA2LRreuse of definition of MACA2HRreuse of definition of MACA1LRreuse of definition of MACA1HRreuse of definition of MACA0LRreuse of definition of MACA0HRreuse of definition of MACIMRreuse of definition of MACSRreuse of definition of MACDBGRreuse of definition of MACPMTCSRreuse of definition of MACRWUFFRreuse of definition of MACVLANTRreuse of definition of MACFCRreuse of definition of MACMIIDRreuse of definition of MACMIIARreuse of definition of MACHTLRreuse of definition of MACHTHRreuse of definition of MACFFRreuse of definition of MACCRreuse of definition of BGCLUTreuse of definition of FGCLUTreuse of definition of AMTCRreuse of definition of LWRreuse of definition of NLRreuse of definition of OORreuse of definition of OMARreuse of definition of OCOLRreuse of definition of OPFCCRreuse of definition of BGCMARreuse of definition of FGCMARreuse of definition of BGCOLRreuse of definition of BGPFCCRreuse of definition of FGCOLRreuse of definition of FGPFCCRreuse of definition of BGORreuse of definition of BGMARreuse of definition of FGORreuse of definition of FGMARreuse of definition of HIFCRreuse of definition of LIFCRreuse of definition of HISRreuse of definition of LISRreuse of definition of M1ARreuse of definition of M0ARreuse of definition of PARreuse of definition of NDTRreuse of definition of CWSIZERreuse of definition of CWSTRTRreuse of definition of ESURreuse of definition of ESCRreuse of definition of MISRreuse of definition of RISRreuse of definition of APB2FZreuse of definition of APB1FZreuse of definition of IDCODEreuse of definition of CHDATINRreuse of definition of CHWDATARreuse of definition of CHAWSCDRreuse of definition of CHCFGR2reuse of definition of CHCFGR1reuse of ADC_CCR_ADCPRE_0reuse of ADC_CCR_ADCPRE_Posreuse of ADC_RESOLUTION_12Breuse of ADC_DATAALIGN_RIGHTreuse of (FunctionalState)...reuse of ADC_EXTERNALTRIGCONV_T1_CC1reuse of ADC_EXTERNALTRIGCONVEDGE_NONEreuse of ADCx_CHANNELreuse of ADC_CHANNEL_8reuse of ADC_CR1_AWDCH_3reuse of ADC_CR1_AWDCH_Posreuse of ADC_SAMPLETIME_3CYCLESreuse of COMnreuse of EVAL_COM1_CLK_DISABLE()reuse of EVAL_COMx_CLK_DISABLE(__INDEX__)reuse of __HAL_RCC_USART1_CLK_DISABLE()reuse of RCC_APB2ENR_USART1ENreuse of RCC_APB2ENR_USART1EN_Mskreuse of RCC_APB2ENR_USART1EN_Posreuse of EVAL_COM1_TX_GPIO_CLK_ENABLE()reuse of EVAL_COMx_TX_GPIO_CLK_ENABLE(__INDEX__)reuse of EVAL_COM1_RX_GPIO_CLK_ENABLE()reuse of EVAL_COMx_RX_GPIO_CLK_ENABLE(__INDEX__)reuse of EVAL_COM1_CLK_ENABLE()reuse of EVAL_COMx_CLK_ENABLE(__INDEX__)reuse of __HAL_RCC_USART1_CLK_ENABLE()reuse of declaration of DSI_TypeDefreuse of declaration of MDIOS_TypeDefreuse of declaration of JPEG_TypeDefreuse of declaration of USB_OTG_HostChannelTypeDefreuse of declaration of USB_OTG_HostTypeDefreuse of declaration of USB_OTG_OUTEndpointTypeDefreuse of declaration of USB_OTG_INEndpointTypeDefreuse of declaration of USB_OTG_DeviceTypeDefreuse of declaration of USB_OTG_GlobalTypeDefreuse of declaration of RNG_TypeDefreuse of declaration of WWDG_TypeDefreuse of declaration of USART_TypeDefreuse of declaration of LPTIM_TypeDefreuse of declaration of TIM_TypeDefreuse of declaration of QUADSPI_TypeDefreuse of declaration of SPI_TypeDefreuse of declaration of SDMMC_TypeDefreuse of declaration of SPDIFRX_TypeDefreuse of declaration of SAI_Block_TypeDefreuse of declaration of SAI_TypeDefreuse of declaration of RTC_TypeDefreuse of declaration of RCC_TypeDefreuse of declaration of PWR_TypeDefreuse of declaration of LTDC_Layer_TypeDefreuse of declaration of LTDC_TypeDefreuse of declaration of IWDG_TypeDefreuse of declaration of I2C_TypeDefreuse of declaration of SYSCFG_TypeDefreuse of declaration of GPIO_TypeDefreuse of declaration of FMC_Bank5_6_TypeDefreuse of declaration of FMC_Bank3_TypeDefreuse of declaration of FMC_Bank1E_TypeDefreuse of declaration of FMC_Bank1_TypeDefreuse of declaration of FLASH_TypeDefreuse of declaration of EXTI_TypeDefreuse of declaration of ETH_TypeDefreuse of declaration of DMA2D_TypeDefreuse of declaration of DMA_TypeDefreuse of declaration of DMA_Stream_TypeDefreuse of declaration of DCMI_TypeDefreuse of declaration of DBGMCU_TypeDefreuse of declaration of DFSDM_Channel_TypeDefreuse of declaration of DFSDM_Filter_TypeDefreuse of declaration of DAC_TypeDefreuse of declaration of CRC_TypeDefreuse of declaration of CEC_TypeDefreuse of declaration of CAN_TypeDefreuse of declaration of CAN_FilterRegister_TypeDefreuse of declaration of CAN_FIFOMailBox_TypeDefreuse of declaration of CAN_TxMailBox_TypeDefreuse of declaration of ADC_Common_TypeDefreuse of declaration of ADC_TypeDefreuse of declaration of IRQn_Typereuse of definition of WRPCRreuse of definition of WPCRreuse of definition of WIFCRreuse of definition of WISRreuse of definition of WIERreuse of definition of WCRreuse of definition of WCFGRreuse of definition of TDCCRreuse of definition of VVACCRreuse of definition of VVFPCCRreuse of definition of VVBPCCRreuse of definition of VVSACCRreuse of definition of VLCCRreuse of definition of VHBPCCRreuse of definition of VHSACCRreuse of definition of VNPCCRreuse of definition of VCCCRreuse of definition of VPCCRreuse of definition of VMCCRreuse of definition of LPMCCRreuse of definition of LCCCRreuse of definition of LCVCIDRreuse of definition of VSCRreuse of definition of FIRreuse of definition of PSRreuse of definition of PTTCRreuse of definition of PUCRreuse of definition of PCONFRreuse of definition of PCTLRreuse of definition of DLTCRreuse of definition of CLTCRreuse of definition of CLCRreuse of definition of TDCRreuse of definition of TCCRreuse of definition of GPSRreuse of definition of GPDRreuse of definition of GHCRreuse of definition of CMCRreuse of definition of LCCRreuse of definition of VVACRreuse of definition of VVFPCRreuse of definition of VVBPCRreuse of definition of VVSACRreuse of definition of VLCRreuse of definition of VHBPCRreuse of definition of VHSACRreuse of definition of VNPCRreuse of definition of VCCRreuse of definition of VPCRreuse of definition of VMCRreuse of definition of MCRreuse of definition of GVCIDRreuse of definition of LPMCRreuse of definition of LPCRreuse of definition of LCOLCRreuse of definition of LVCIDRreuse of definition of VRreuse of definition of DOUTR31reuse of definition of DOUTR30reuse of definition of DOUTR29reuse of definition of DOUTR28reuse of definition of DOUTR27reuse of definition of DOUTR26reuse of definition of DOUTR25reuse of definition of DOUTR24reuse of definition of DOUTR23reuse of definition of DOUTR22reuse of definition of DOUTR21reuse of definition of DOUTR20reuse of definition of DOUTR19reuse of definition of DOUTR18reuse of definition of DOUTR17reuse of definition of DOUTR16reuse of definition of DOUTR15reuse of definition of DOUTR14reuse of definition of DOUTR13reuse of definition of DOUTR12reuse of definition of DOUTR11reuse of definition of DOUTR10reuse of definition of DOUTR9reuse of definition of DOUTR8reuse of definition of DOUTR7reuse of definition of DOUTR6reuse of definition of DOUTR5reuse of definition of DOUTR4reuse of definition of DOUTR3reuse of definition of DOUTR2reuse of definition of DOUTR1reuse of definition of DOUTR0reuse of definition of DINR31reuse of definition of DINR30reuse of definition of DINR29reuse of definition of DINR28reuse of definition of DINR27reuse of definition of DINR26reuse of definition of DINR25reuse of definition of DINR24reuse of definition of DINR23reuse of definition of DINR22reuse of definition of DINR21reuse of definition of DINR20reuse of definition of DINR19reuse of definition of DINR18reuse of definition of DINR17reuse of definition of DINR16reuse of definition of DINR15reuse of definition of DINR14reuse of definition of DINR13reuse of definition of DINR12reuse of definition of DINR11reuse of definition of DINR10reuse of definition of DINR9reuse of definition of DINR8reuse of definition of DINR7reuse of definition of DINR6reuse of definition of DINR5reuse of definition of DINR4reuse of definition of DINR3reuse of definition of DINR2reuse of definition of DINR1reuse of definition of DINR0reuse of definition of CRDFRreuse of definition of RDFRreuse of definition of CWRFRreuse of definition of WRFRreuse of definition of HUFFENC_DC1reuse of definition of HUFFENC_DC0reuse of definition of HUFFENC_AC1reuse of definition of HUFFENC_AC0reuse of definition of Reserved4FCreuse of definition of DHTMEMreuse of definition of HUFFSYMBreuse of definition of HUFFBASEreuse of definition of HUFFMINreuse of /*!< Clear Standby Flag                  */reuse of /*!< 0x00000008 */reuse of /*!< Power Down Deepsleep                */reuse of /*!< 0x00000002 */reuse of /*!< Low-Power Deepsleep                 */reuse of /*!< 0x00000001 */reuse of /********************  Bit definition for PWR_CR1 register  ********************/reuse of /*                                                                            */reuse of /*                             Power Control                                  */reuse of /*!< CLUT address */reuse of /*!< 0xFF000000 */reuse of /*!< Red value    */reuse of /*!< 0x00FF0000 */reuse of /*!< Green value  */reuse of /*!< 0x0000FF00 */reuse of /*!< Blue value   */reuse of /*!< 0x000000FF */reuse of /********************  Bit definition for LTDC_LxCLUTWR register  *************/reuse of /*!< Frame Buffer Line Number */reuse of /*!< 0x000007FF */reuse of /********************  Bit definition for LTDC_LxCFBLNR register  *************/reuse of /*!< Color Frame Buffer Pitch in bytes */reuse of /*!< 0x1FFF0000 */reuse of /*!< Color Frame Buffer Line Length    */reuse of /*!< 0x00001FFF */reuse of /********************  Bit definition for LTDC_LxCFBLR register  **************/reuse of /*!< Color Frame Buffer Start Address */reuse of /*!< 0xFFFFFFFF */reuse of /********************  Bit definition for LTDC_LxCFBAR register  **************/reuse of /*!< Blending Factor 1 */reuse of /*!< 0x00000700 */reuse of /*!< Blending Factor 2 */reuse of /*!< 0x00000007 */reuse of /********************  Bit definition for LTDC_LxBFCR register  ***************/reuse of /*!< Default Color Alpha */reuse of /*!< Default Color Red   */reuse of /*!< Default Color Green */reuse of /*!< Default Color Blue  */reuse of /********************  Bit definition for LTDC_LxDCCR register  ***************/reuse of /*!< Constant Alpha */reuse of /********************  Bit definition for LTDC_LxCACR register  ***************/reuse of /*!< Pixel Format */reuse of /********************  Bit definition for LTDC_LxPFCR register  ***************/reuse of /*!< Color Key Red value   */reuse of /*!< Color Key Green value */reuse of /*!< Color Key Blue value  */reuse of /********************  Bit definition for LTDC_LxCKCR register  ***************/reuse of /*!< Window Vertical Stop Position  */reuse of /*!< 0xFFFF0000 */reuse of /*!< Window Vertical Start Position */reuse of /*!< 0x00000FFF */reuse of /********************  Bit definition for LTDC_LxWVPCR register  **************/reuse of /*!< Window Horizontal Stop Position  */reuse of /*!< Window Horizontal Start Position */reuse of /********************  Bit definition for LTDC_LxWHPCR register  **************/reuse of /*!< Color Lockup Table Enable */reuse of /*!< 0x00000010 */reuse of /*!< Color Keying Enable       */reuse of /*!< Layer Enable              */reuse of /********************  Bit definition for LTDC_LxCR register  *****************/reuse of /*!< Horizontal Synchronization Status */reuse of /*!< Vertical Synchronization Status   */reuse of /*!< 0x00000004 */reuse of /*!< Horizontal Data Enable Status     */reuse of /*!< Vertical Data Enable Status       */reuse of /********************  Bit definition for LTDC_CDSR register  *****************/reuse of /*!< Current X Position */reuse of /*!< Current Y Position */reuse of /*!< 0x0000FFFF */reuse of /********************  Bit definition for LTDC_CPSR register  *****************/reuse of /*!< Line Interrupt Position */reuse of /********************  Bit definition for LTDC_LIPCR register  ****************/reuse of /*!< Clears Register Reload interrupt Flag */reuse of /*!< Clears the Transfer Error Interrupt Flag */reuse of /*!< Clears the FIFO Underrun Interrupt Flag */reuse of /*!< Clears the Line Interrupt Flag */reuse of /********************  Bit definition for LTDC_ICR register  ******************/reuse of /*!< Register Reload interrupt Flag */reuse of /*!< Transfer Error Interrupt Flag */reuse of /*!< FIFO Underrun Interrupt Flag */reuse of /*!< Line Interrupt Flag */reuse of /********************  Bit definition for LTDC_ISR register  ******************/reuse of /*!< Register Reload interrupt enable */reuse of /*!< Transfer Error Interrupt Enable  */reuse of /*!< FIFO Underrun Interrupt Enable   */reuse of /*!< Line Interrupt Enable            */reuse of /********************  Bit definition for LTDC_IER register  ******************/reuse of /*!< Background Red value   */reuse of /*!< Background Green value */reuse of /*!< Background Blue value  */reuse of /********************  Bit definition for LTDC_BCCR register  *****************/reuse of /*!< Vertical Blanking Reload */reuse of /*!< Immediate Reload         */reuse of /********************  Bit definition for LTDC_SRCR register  *****************/reuse of /*!< Horizontal Synchronization Polarity */reuse of /*!< 0x80000000 */reuse of /*!< Vertical Synchronization Polarity   */reuse of /*!< 0x40000000 */reuse of /*!< Data Enable Polarity                */reuse of /*!< 0x20000000 */reuse of /*!< Pixel Clock Polarity                */reuse of /*!< 0x10000000 */reuse of /*!< Dither Enable                       */reuse of /*!< 0x00010000 */reuse of /*!< Dither Red Width                    */reuse of /*!< 0x00007000 */reuse of /*!< Dither Green Width                  */reuse of /*!< Dither Blue Width                   */reuse of /*!< 0x00000070 */reuse of /*!< LCD-TFT controller enable bit       */reuse of /********************  Bit definition for LTDC_GCR register  ******************/reuse of /*!< Total Width */reuse of /*!< 0x0FFF0000 */reuse of /*!< Total Heigh */reuse of /********************  Bit definition for LTDC_TWCR register  *****************/reuse of /*!< Accumulated Active Width */reuse of /*!< Accumulated Active height */reuse of /********************  Bit definition for LTDC_AWCR register  *****************/reuse of /*!< Accumulated Horizontal Back Porch */reuse of /*!< Accumulated Vertical Back Porch   */reuse of /********************  Bit definition for LTDC_BPCR register  *****************/reuse of /*!< Horizontal Synchronization Width */reuse of /*!< Vertical Synchronization Height  */reuse of /********************  Bit definition for LTDC_SSCR register  *****************/reuse of /*                      LCD-TFT Display Controller (LTDC)                     */reuse of /*!< Watchdog counter window value */reuse of /*******************  Bit definition for IWDG_KR register  ********************/reuse of /*!< Watchdog counter window value update */reuse of /*!< Watchdog counter reload value update */reuse of /*!< Watchdog prescaler value update */reuse of /*******************  Bit definition for IWDG_SR register  ********************/reuse of /*!<Watchdog counter reload value        */reuse of /*******************  Bit definition for IWDG_RLR register  *******************/reuse of /*!< 0x04 */reuse of /*!< 0x02 */reuse of /*!< 0x01 */reuse of /*!<PR[2:0] (Prescaler divider)         */reuse of /*******************  Bit definition for IWDG_PR register  ********************/reuse of /*!<Key value (write only, read 0000h)  */reuse of /*                           Independent WATCHDOG                             */reuse of /*!< 8-bit transmit data */reuse of /******************  Bit definition for I2C_TXDR register  *********************/reuse of /*!< 8-bit receive data  */reuse of /******************  Bit definition for I2C_RXDR register  *********************/reuse of /*!< PEC register        */reuse of /******************  Bit definition for I2C_PECR register  *********************/reuse of /*!< Alert clear flag                */reuse of /*!< 0x00002000 */reuse of /*!< Timeout clear flag              */reuse of /*!< 0x00001000 */reuse of /*!< PAC error clear flag            */reuse of /*!< 0x00000800 */reuse of /*!< Overrun/Underrun clear flag     */reuse of /*!< 0x00000400 */reuse of /*!< Arbitration lost clear flag     */reuse of /*!< 0x00000200 */reuse of /*!< Bus error clear flag            */reuse of /*!< 0x00000100 */reuse of /*!< STOP detection clear flag       */reuse of /*!< 0x00000020 */reuse of /*!< NACK clear flag                 */reuse of /*!< Address matched clear flag      */reuse of /******************  Bit definition for I2C_ICR register  *********************/reuse of /*!< Address match code (slave mode) */reuse of /*!< 0x00FE0000 */reuse of /*!< Transfer direction (slave mode) */reuse of /*!< Bus busy                        */reuse of /*!< 0x00008000 */reuse of /*!< SMBus alert                     */reuse of /*!< Timeout or Tlow detection flag  */reuse of /*!< PEC error in reception          */reuse of /*!< Overrun/Underrun                */reuse of /*!< Arbitration lost                */reuse of /*!< Bus error                       */reuse of /*!< Transfer complete reload        */reuse of /*!< 0x00000080 */reuse of /*!< Transfer complete (master mode) */reuse of /*!< 0x00000040 */reuse of /*!< STOP detection flag             */reuse of /*!< NACK received flag              */reuse of /*!< Address matched (slave mode)    */reuse of /*!< Receive data register not empty */reuse of /*!< Transmit interrupt status       */reuse of /*!< Transmit data register empty    */reuse of /******************  Bit definition for I2C_ISR register  *********************/reuse of /*!< Extended clock timeout enable */reuse of /*!< Bus timeout B                 */reuse of /*!< Clock timeout enable          */reuse of /*!< Idle clock timeout detection  */reuse of /*!< Bus timeout A                 */reuse of /******************* Bit definition for I2C_TIMEOUTR register *******************/reuse of /*!< Timings prescaler             */reuse of /*!< 0xF0000000 */reuse of /*!< Data setup time               */reuse of /*!< 0x00F00000 */reuse of /*!< Data hold time                */reuse of /*!< 0x000F0000 */reuse of /*!< SCL high period (master mode) */reuse of /*!< SCL low period (master mode)  */reuse of /*******************  Bit definition for I2C_TIMINGR register *******************/reuse of /*!< Own address 2 enable    */reuse of /*!< OA2[7:1] is masked, No comparison is done */reuse of /*!< OA2[6:1] is masked, Only OA2[7] are compared */reuse of /*!< 0x00000600 */reuse of /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */reuse of /*!< 0x00000500 */reuse of /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */reuse of /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */reuse of /*!< 0x00000300 */reuse of /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */reuse of /*!< OA2[1] is masked, Only OA2[7:2] are compared */reuse of /*!< No mask */reuse of /*!< Own address 2 masks     */reuse of /*!< Interface own address 2 */reuse of /*!< 0x000000FE */reuse of /*******************  Bit definition for I2C_OAR2 register  ******************/reuse of /*!< Own address 1 enable      */reuse of /*!< Own address 1 10-bit mode */reuse of /*!< Interface own address 1   */reuse of /*!< 0x000003FF */reuse of /*******************  Bit definition for I2C_OAR1 register  ******************/reuse of /*!< Packet error checking byte                              */reuse of /*!< 0x04000000 */reuse of /*!< Automatic end mode (master mode)                        */reuse of /*!< 0x02000000 */reuse of /*!< NBYTES reload mode                                      */reuse of /*!< 0x01000000 */reuse of /*!< Number of bytes                                         */reuse of /*!< NACK generation (slave mode)                            */reuse of /*!< STOP generation (master mode)                           */reuse of /*!< 0x00004000 */reuse of /*!< START generation                                        */reuse of /*!< 10-bit address header only read direction (master mode) */reuse of /*!< 10-bit addressing mode (master mode)                    */reuse of /*!< Transfer direction (master mode)                        */reuse of /*!< Slave address (master mode)                             */reuse of /******************  Bit definition for I2C_CR2 register  ********************/reuse of /*!< PEC enable                          */reuse of /*!< 0x00800000 */reuse of /*!< SMBus alert enable                  */reuse of /*!< 0x00400000 */reuse of /*!< SMBus device default address enable */reuse of /*!< 0x00200000 */reuse of /*!< SMBus host address enable           */reuse of /*!< 0x00100000 */reuse of /*!< General call enable                 */reuse of /*!< 0x00080000 */reuse of /*!< Clock stretching disable            */reuse of /*!< 0x00020000 */reuse of /*!< Slave byte control                  */reuse of /*!< DMA reception requests enable       */reuse of /*!< DMA transmission requests enable    */reuse of /*!< Analog noise filter OFF             */reuse of /*!< Digital noise filter                */reuse of /*!< 0x00000F00 */reuse of /*!< Errors interrupt enable             */reuse of /*!< Transfer complete interrupt enable  */reuse of /*!< STOP detection interrupt enable     */reuse of /*!< NACK received interrupt enable      */reuse of /*!< Address match interrupt enable      */reuse of /*!< RX interrupt enable                 */reuse of /*!< TX interrupt enable                 */reuse of /*!< Peripheral enable                   */reuse of /*******************  Bit definition for I2C_CR1 register  *******************/reuse of /*                      Inter-integrated Circuit Interface (I2C)              */reuse of /*!< 0x08000000 */reuse of /*!< 0x0F000000 */reuse of /*!< 0x00040000 */reuse of /*!< 0x0000F000 */reuse of /*!< 0x000000F0 */reuse of /*!< 0x0000000F */reuse of /****************** Bit definition for GPIO_AFRH register *********************/reuse of /****************** Bit definition for GPIO_AFRL register *********************/reuse of /****************** Bit definition for GPIO_LCKR register *********************/reuse of /* Legacy defines */reuse of // ######   ####### reuse of // @2376 'A' (17 pixels wide)reuse of //     ###    ##    reuse of // @2304 '@' (17 pixels wide)reuse of // @2232 '?' (17 pixels wide)reuse of //  ###             reuse of //            ####  reuse of // @2160 '>' (17 pixels wide)reuse of // @2088 '=' (17 pixels wide)reuse of //            ###   reuse of //           ####   reuse of //         ####     reuse of // ####             reuse of // @2016 '<' (17 pixels wide)reuse of //       #          reuse of // @1944 ';' (17 pixels wide)reuse of // @1872 ':' (17 pixels wide)reuse of //    #####         reuse of //       #### ##    reuse of //    ###    ##     reuse of // @1800 '9' (17 pixels wide)reuse of // @1728 '8' (17 pixels wide)reuse of // @1656 '7' (17 pixels wide)reuse of //    ## ####       reuse of //       #######    reuse of // @1584 '6' (17 pixels wide)reuse of // @1512 '5' (17 pixels wide)reuse of // @1440 '4' (17 pixels wide)reuse of //     ##   ###     reuse of // @1368 '3' (17 pixels wide)reuse of // @1296 '2' (17 pixels wide)reuse of //    ### ##        reuse of // @1224 '1' (17 pixels wide)reuse of // @1152 '0' (17 pixels wide)reuse of // @1080 '/' (17 pixels wide)reuse of // @1008 '.' (17 pixels wide)reuse of BUTTONnreuse of WAKEUP_BUTTON_GPIO_CLK_ENABLE()reuse of BUTTONx_GPIO_CLK_ENABLE(__INDEX__)reuse of TAMPER_BUTTON_GPIO_CLK_ENABLE()reuse of KEY_BUTTON_GPIO_CLK_ENABLE()reuse of GPIO_MODE_INPUTreuse of GPIO_MODE_IT_FALLINGreuse of TRIGGER_FALLINGreuse of 8388608reuse of 2097152reuse of 67108864reuse of 134217728reuse of 268435456reuse of RCC_PLLI2SCFGR_PLLI2SP_Mskreuse of RCC_PLLI2SCFGR_PLLI2SRreuse of RCC_PLLI2SCFGR_PLLI2SR_Mskreuse of RCC_PLLSAICFGR_PLLSAIPreuse of RCC_PLLSAICFGR_PLLSAIP_Mskreuse of RCC_PLLSAICFGR_PLLSAIR_Mskreuse of RCC_DCKCFGR1_PLLSAIDIVRreuse of RCC_DCKCFGR1_PLLSAIDIVR_Mskreuse of RCC_DCKCFGR1_PLLSAIDIVR_Posreuse of __HAL_RCC_GET_SAI1_SOURCE()reuse of __HAL_RCC_GET_SAI2_SOURCE()reuse of __HAL_RCC_GET_I2SCLKSOURCE()reuse of RCC_CFGR_I2SSRCreuse of RCC_CFGR_I2SSRC_Mskreuse of RCC_CFGR_I2SSRC_Posreuse of // @936 '-' (17 pixels wide)reuse of // @864 ',' (17 pixels wide)reuse of // @792 '+' (17 pixels wide)reuse of //    ### ## ###    reuse of // @720 '*' (17 pixels wide)reuse of // @648 ')' (17 pixels wide)reuse of // @576 '(' (17 pixels wide)reuse of //        #         reuse of // @504 ''' (17 pixels wide)reuse of //      ##### ###   reuse of //    ##   ####     reuse of //    ### #######   reuse of //     #####  ###   reuse of // @432 '&' (17 pixels wide)reuse of //      ###  ###    reuse of // @360 '%' (17 pixels wide)reuse of //    ###   ###     reuse of //      #### ##     reuse of // @288 '$' (17 pixels wide)reuse of // @216 '#' (17 pixels wide)reuse of //      #    #      reuse of //     ###  ###     reuse of // @144 '"' (17 pixels wide)reuse of // @72 '!' (17 pixels wide)reuse of // @0 ' ' (17 pixels wide)reuse of /** @defgroup FONTS_Private_Variables
  * @{
  */reuse of /** @defgroup FONTS_Private_Macros
  * @{
  */reuse of /** @defgroup FONTS_Private_Defines
  * @{
  */reuse of /** @defgroup FONTS_Private_Types
  * @{
  */reuse of /** @addtogroup FONTS
  * @brief      This file provides text font24 for STM32xx-EVAL's LCD driver.
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    font24.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text font24 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font20.creuse of definition of Font20reuse of definition of Font20_Tablereuse of //        ####   reuse of //   ##  ######  reuse of //   ######  ##  reuse of //     ###       reuse of // @3760 '~' (14 pixels wide)reuse of //    ###        reuse of //    ####       reuse of //       ###     reuse of // @3720 '}' (14 pixels wide)reuse of // @3680 '|' (14 pixels wide)reuse of //        ###    reuse of // @3640 '{' (14 pixels wide)reuse of // @3600 'z' (14 pixels wide)reuse of //  #######      reuse of osSemaphoreWaitreuse of osSemaphoreCreatereuse of const osSemaphoreDef_treuse of const osSemaphoreDef_t *reuse of os_semaphore_def *reuse of semaphore_defreuse of osMutexDeletereuse of osMutexReleasereuse of osMutexWaitreuse of osMutexCreatereuse of osSignalWaitreuse of signalsreuse of osSignalClearreuse of osSignalSetreuse of osTimerDeletereuse of timer_idreuse of osTimerStopreuse of osTimerStartreuse of osTimerCreatereuse of const osTimerDef_treuse of const osTimerDef_t *reuse of os_timer_def *reuse of timer_defreuse of osDelayreuse of osThreadGetPriorityreuse of osThreadSetPriorityreuse of osThreadYieldreuse of osThreadTerminatereuse of osThreadGetIdreuse of osThreadCreatereuse of const osThreadDef_treuse of const osThreadDef_t *reuse of os_thread_def *reuse of thread_defreuse of osKernelSysTickreuse of osKernelRunningreuse of osKernelStartreuse of osKernelInitializereuse of defreuse of message_idreuse of mail_idreuse of cbreuse of item_szreuse of queue_szreuse of poolreuse of pool_szreuse of dummyreuse of ptimerreuse of stacksizereuse of instancesreuse of tpriorityreuse of pthreadreuse of osTimerOncereuse of osTimerPeriodicreuse of osOKreuse of osEventSignalreuse of osEventMessagereuse of osEventMailreuse of osEventTimeoutreuse of osErrorParameterreuse of osErrorResourcereuse of osErrorTimeoutResourcereuse of osErrorISRreuse of osErrorISRRecursivereuse of osErrorPriorityreuse of osErrorNoMemoryreuse of osErrorValuereuse of osErrorOSreuse of os_status_reservedreuse of osPriorityIdlereuse of osPriorityLowreuse of osPriorityBelowNormalreuse of osPriorityNormalreuse of osPriorityAboveNormalreuse of osPriorityHighreuse of osPriorityRealtimereuse of osPriorityErrorreuse of os_mailQ_cb **reuse of ethernet_link_threadreuse of ethernetif_initreuse of uint8_t[34]reuse of unsigned char[34]reuse of sprintfreuse of char[15]reuse of char[18]reuse of char[35]reuse of jerrreuse of JPEG_ImgSizereuse of sys_thread_treuse of sys_mbox_treuse of sys_mutex_treuse of sys_sem_treuse of lwip_thread_fnreuse of sys_arch_unprotectreuse of pvalreuse of sys_arch_protectreuse of sys_jiffiesreuse of sys_initreuse of sys_thread_newreuse of threadreuse of prioreuse of sys_mbox_set_invalidreuse of sys_mbox_t *reuse of QueueDefinition **reuse of mboxreuse of sys_mbox_validreuse of sys_mbox_freereuse of sys_arch_mbox_tryfetchreuse of msgreuse of sys_arch_mbox_fetchreuse of sys_mbox_trypost_fromisrreuse of sys_mbox_trypostreuse of sys_mbox_postreuse of sys_mbox_newreuse of sys_msleepreuse of msreuse of sys_sem_set_invalidreuse of sys_sem_t *reuse of semreuse of sys_sem_validreuse of sys_sem_freereuse of sys_arch_sem_waitreuse of sys_sem_signalreuse of sys_sem_newreuse of sys_mutex_set_invalidreuse of sys_mutex_t *reuse of mutexreuse of sys_mutex_validreuse of sys_mutex_freereuse of sys_mutex_unlockreuse of sys_mutex_lockreuse of sys_mutex_newreuse of sys_nowreuse of sys_timeout_handlerreuse of sys_timeoreuse of lwip_cyclic_timerreuse of lwip_cyclic_timer_handlerreuse of sys_timeouts_sleeptimereuse of sys_check_timeoutsreuse of sys_restart_timeoutsreuse of sys_untimeoutreuse of handlerreuse of sys_timeoutreuse of msecsreuse of sys_timeouts_initreuse of hreuse of interval_msreuse of sys_timeo *reuse of lwip_num_cyclic_timersreuse of lwip_cyclic_timersreuse of const lwip_cyclic_timerreuse of const lwip_cyclic_timer[]reuse of lwip_cyclic_timer[]reuse of lwip_ieee_eth_typereuse of ETHTYPE_IPreuse of ETHTYPE_ARPreuse of ETHTYPE_WOLreuse of ETHTYPE_RARPreuse of ETHTYPE_VLANreuse of ETHTYPE_IPV6reuse of ETHTYPE_PPPOEDISCreuse of ETHTYPE_PPPOEreuse of ETHTYPE_JUMBOreuse of ETHTYPE_PROFINETreuse of ETHTYPE_ETHERCATreuse of ETHTYPE_LLDPreuse of ETHTYPE_SERCOSreuse of ETHTYPE_MRPreuse of ETHTYPE_PTPreuse of ETHTYPE_QINQreuse of eth_vlan_hdrreuse of tpidreuse of prio_vidreuse of eth_hdrreuse of eth_addrreuse of ethernet_outputreuse of const eth_addrreuse of const eth_addr *reuse of eth_addr *reuse of eth_typereuse of ethernet_inputreuse of ethzeroreuse of ethbroadcastreuse of ip4_addr_packedreuse of ip_hdrreuse of _chksumreuse of _protoreuse of _ttlreuse of _idreuse of _lenreuse of _tosreuse of _v_hlreuse of ip4_addr_p_treuse of ip4_output_if_srcreuse of ttlreuse of tosreuse of protoreuse of ip4_output_ifreuse of ip4_outputreuse of ip4_inputreuse of ip4_routereuse of etharp_opcodereuse of ARP_REQUESTreuse of ARP_REPLYreuse of etharp_hdrreuse of dipaddrreuse of dhwaddrreuse of sipaddrreuse of shwaddrreuse of opcodereuse of protolenreuse of hwlenreuse of hwtypereuse of ip4_addr_wordalignedreuse of addrwreuse of u16_t[2]reuse of unsigned short[2]reuse of etharp_inputreuse of etharp_cleanup_netifreuse of etharp_requestreuse of etharp_queryreuse of etharp_outputreuse of etharp_get_entryreuse of ip4_addr_t **reuse of ip4_addr **reuse of netif **reuse of eth_addr **reuse of eth_retreuse of etharp_find_addrreuse of const ip4_addr_t **reuse of ip_retreuse of etharp_tmrreuse of udp_pcbreuse of tcpip_callback_msgreuse of tcpip_callback_fnreuse of tcpip_init_done_fnreuse of mem_free_callbackreuse of mreuse of pbuf_free_callbackreuse of tcpip_callbackmsg_trycallback_fromisrreuse of tcpip_callback_msg *reuse of tcpip_callbackmsg_trycallbackreuse of tcpip_callbackmsg_deletereuse of tcpip_callbackmsg_newreuse of functionreuse of ctxreuse of tcpip_callbackreuse of tcpip_try_callbackreuse of tcpip_inputreuse of tcpip_inpktreuse of input_fnreuse of tcpip_initreuse of tcpip_init_donereuse of lock_tcpip_corereuse of pbuf **reuse of RxBuff_treuse of RxBuff_t *reuse of uint8_t[1536]reuse of unsigned char[1536]reuse of memp_RX_POOLreuse of pbuf_free_customreuse of RxAllocStatusreuse of RX_ALLOC_ERRORreuse of DP83848reuse of EthHandlereuse of ETH_PHY_IO_GetTickreuse of ETH_PHY_IO_WriteRegreuse of RegValreuse of ETH_PHY_IO_ReadRegreuse of pRegValreuse of ETH_PHY_IO_DeInitreuse of ETH_PHY_IO_Initreuse of RxPktSemaphorereuse of TxPktSemaphorereuse of RX_ALLOC_OKreuse of printfreuse of char[40]reuse of char[14]reuse of char[26]reuse of low_level_outputreuse of low_level_initreuse of ethernetif_inputreuse of low_level_inputreuse of ETH_BufferTypeDef[4]reuse of __ETH_BufferTypeDef[4]reuse of TxConfigreuse of uint8_t[6]reuse of DMARxDscrTabreuse of ETH_DMADescTypeDef[4]reuse of struct <unnamed>[4]reuse of DMATxDscrTabreuse of char[6]reuse of DP83848_IOCtxreuse of RxAllocStatusTypeDefreuse of EthIfThreadreuse of memp_memory_RX_POOL_basereuse of unsigned char[6227]reuse of memp_tab_RX_POOLreuse of char[17]reuse of CAMERA_DrvTypeDefreuse of s5k5cag_ReadIDreuse of s5k5cag_Configreuse of brightness_valuereuse of s5k5cag_Initreuse of __HAL_RCC_GET_I2C1_SOURCE()reuse of __HAL_RCC_GET_I2C2_SOURCE()reuse of __HAL_RCC_GET_I2C3_SOURCE()reuse of RCC_DCKCFGR2_I2C3SELreuse of RCC_DCKCFGR2_I2C3SEL_Mskreuse of RCC_DCKCFGR2_I2C3SEL_Posreuse of __HAL_RCC_GET_I2C4_SOURCE()reuse of RCC_DCKCFGR2_I2C4SELreuse of RCC_DCKCFGR2_I2C4SEL_Mskreuse of RCC_DCKCFGR2_I2C4SEL_Posreuse of __HAL_RCC_GET_USART1_SOURCE()reuse of RCC_DCKCFGR2_USART1SELreuse of RCC_DCKCFGR2_USART1SEL_Mskreuse of RCC_DCKCFGR2_USART1SEL_Posreuse of __HAL_RCC_GET_USART2_SOURCE()reuse of RCC_DCKCFGR2_USART2SELreuse of RCC_DCKCFGR2_USART2SEL_Mskreuse of RCC_DCKCFGR2_USART2SEL_Posreuse of __HAL_RCC_GET_USART3_SOURCE()reuse of RCC_DCKCFGR2_USART3SELreuse of RCC_DCKCFGR2_USART3SEL_Mskreuse of RCC_DCKCFGR2_USART3SEL_Posreuse of __HAL_RCC_GET_UART4_SOURCE()reuse of RCC_DCKCFGR2_UART4SELreuse of RCC_DCKCFGR2_UART4SEL_Mskreuse of RCC_DCKCFGR2_UART4SEL_Posreuse of __HAL_RCC_GET_UART5_SOURCE()reuse of RCC_DCKCFGR2_UART5SELreuse of RCC_DCKCFGR2_UART5SEL_Mskreuse of RCC_DCKCFGR2_UART5SEL_Posreuse of __HAL_RCC_GET_USART6_SOURCE()reuse of RCC_DCKCFGR2_USART6SELreuse of RCC_DCKCFGR2_USART6SEL_Mskreuse of RCC_DCKCFGR2_USART6SEL_Posreuse of __HAL_RCC_GET_UART7_SOURCE()reuse of RCC_DCKCFGR2_UART7SELreuse of RCC_DCKCFGR2_UART7SEL_Mskreuse of RCC_DCKCFGR2_UART7SEL_Posreuse of __HAL_RCC_GET_UART8_SOURCE()reuse of RCC_DCKCFGR2_UART8SELreuse of RCC_DCKCFGR2_UART8SEL_Mskreuse of RCC_DCKCFGR2_UART8SEL_Posreuse of __HAL_RCC_GET_LPTIM1_SOURCE()reuse of RCC_DCKCFGR2_LPTIM1SELreuse of RCC_DCKCFGR2_LPTIM1SEL_Mskreuse of RCC_DCKCFGR2_LPTIM1SEL_Posreuse of __HAL_RCC_GET_CEC_SOURCE()reuse of RCC_DCKCFGR2_CECSELreuse of RCC_DCKCFGR2_CECSEL_Mskreuse of RCC_DCKCFGR2_CECSEL_Posreuse of // @3560 'y' (14 pixels wide)reuse of // @3520 'x' (14 pixels wide)reuse of //    ### ###    reuse of //   ## ######   reuse of //   ##  #  ##   reuse of // @3480 'w' (14 pixels wide)reuse of // @3440 'v' (14 pixels wide)reuse of //     #### ###  reuse of //   ###   ###   reuse of // @3400 'u' (14 pixels wide)reuse of //      #####    reuse of // @3360 't' (14 pixels wide)reuse of // @3320 's' (14 pixels wide)reuse of //     ####  ##  reuse of //   ####  ###   reuse of // @3280 'r' (14 pixels wide)reuse of //         ##### reuse of //           ##  reuse of //    ########## reuse of //      #### ### reuse of // @3240 'q' (14 pixels wide)reuse of //  #####        reuse of //   ##          reuse of //   ## ####     reuse of //   ###    ##   reuse of //  ##########   reuse of //  ### ####     reuse of // @3200 'p' (14 pixels wide)reuse of // @3160 'o' (14 pixels wide)reuse of //   ### ####    reuse of // @3120 'n' (14 pixels wide)reuse of //  #### ### ### reuse of //  ###########  reuse of //  ###### ###   reuse of // @3080 'm' (14 pixels wide)reuse of // @3040 'l' (14 pixels wide)reuse of //    ## #####   reuse of // @3000 'k' (14 pixels wide)reuse of //   #######     reuse of // @2960 'j' (14 pixels wide)reuse of // @2920 'i' (14 pixels wide)reuse of //    ## ####    reuse of // @2880 'h' (14 pixels wide)reuse of //     #######   reuse of // @2840 'g' (14 pixels wide)reuse of //      #######  reuse of //       ######  reuse of // @2800 'f' (14 pixels wide)reuse of // @2760 'e' (14 pixels wide)reuse of // @2720 'd' (14 pixels wide)reuse of //   ###     ##  reuse of // @2680 'c' (14 pixels wide)reuse of //  ###          reuse of // @2640 'b' (14 pixels wide)reuse of //    ##### ###  reuse of __HAL_RCC_GET_CLK48_SOURCE()reuse of RCC_DCKCFGR2_CK48MSELreuse of RCC_DCKCFGR2_CK48MSEL_Mskreuse of RCC_DCKCFGR2_CK48MSEL_Posreuse of __HAL_RCC_GET_SDMMC1_SOURCE()reuse of RCC_DCKCFGR2_SDMMC1SELreuse of RCC_DCKCFGR2_SDMMC1SEL_Mskreuse of RCC_DCKCFGR2_SDMMC1SEL_Posreuse of __HAL_RCC_GET_SDMMC2_SOURCE()reuse of RCC_DCKCFGR2_SDMMC2SELreuse of RCC_DCKCFGR2_SDMMC2SEL_Mskreuse of RCC_DCKCFGR2_SDMMC2SEL_Posreuse of __HAL_RCC_GET_DFSDM1_SOURCE()reuse of RCC_DCKCFGR1_DFSDM1SELreuse of RCC_DCKCFGR1_DFSDM1SEL_Mskreuse of RCC_DCKCFGR1_DFSDM1SEL_Posreuse of __HAL_RCC_GET_DFSDM1AUDIO_SOURCE()reuse of RCC_DCKCFGR1_ADFSDM1SELreuse of RCC_DCKCFGR1_ADFSDM1SEL_Mskreuse of RCC_DCKCFGR1_ADFSDM1SEL_Posreuse of RCC_CFGR_RTCPREreuse of RCC_CFGR_RTCPRE_Mskreuse of RCC_CFGR_RTCPRE_Posreuse of RCC_BDCR_RTCSELreuse of RCC_BDCR_RTCSEL_Mskreuse of RCC_BDCR_RTCSEL_Posreuse of RCC_TIMPRES_DESACTIVATEDreuse of RCC_TIMPRES_ACTIVATEDreuse of initializer for tmpreg0reuse of initializer for tmpreg1reuse of initializer for plli2susedreuse of initializer for pllsaiusedreuse of __HAL_RCC_I2S_CONFIG(__SOURCE__)reuse of RCC_I2SCLKSOURCE_PLLI2Sreuse of __HAL_RCC_SAI1_CONFIG(__SOURCE__)reuse of RCC_SAI1CLKSOURCE_PLLI2Sreuse of RCC_SAI1CLKSOURCE_PLLSAIreuse of PendSV_Handlerreuse of SVC_Handlerreuse of ETH_IRQHandlerreuse of SysTick_Handlerreuse of DebugMon_Handlerreuse of UsageFault_Handlerreuse of BusFault_Handlerreuse of MemManage_Handlerreuse of HardFault_Handlerreuse of NMI_Handlerreuse of DCMI_IRQHandlerreuse of DMA2_Stream1_IRQHandlerreuse of __gnuc_va_listreuse of __sigset_treuse of itimerspecreuse of __fd_maskreuse of pselectreuse of __readfdsreuse of __writefdsreuse of __exceptfdsreuse of __timeoutreuse of sigset_treuse of const sigset_treuse of const sigset_t *reuse of __setreuse of selectreuse of __fds_bitsreuse of fd_maskreuse of __fd_mask[2]reuse of sched_paramreuse of sched_priorityreuse of pthread_once_treuse of init_executedreuse of is_initializedreuse of pthread_key_treuse of pthread_condattr_treuse of pthread_cond_treuse of pthread_mutexattr_treuse of recursivereuse of pthread_mutex_treuse of pthread_attr_treuse of detachstatereuse of schedparamreuse of schedpolicyreuse of inheritschedreuse of contentionscopereuse of stackaddrreuse of pthread_treuse of FILEreuse of fpos_treuse of _putchar_unlockedreuse of _creuse of __sputc_rreuse of FILE *reuse of _getchar_unlockedreuse of __srget_rreuse of __swbuf_rreuse of _funopen_rreuse of __cookiereuse of __readfnreuse of __writefnreuse of __seekfnreuse of __closefnreuse of funopenreuse of fwrite_unlockedreuse of fread_unlockedreuse of FILE *__restrict__reuse of fputc_unlockedreuse of fgetc_unlockedreuse of fflush_unlockedreuse of fileno_unlockedreuse of ferror_unlockedreuse of feof_unlockedreuse of clearerr_unlockedreuse of __getlinereuse of size_t *reuse of __getdelimreuse of fpurgereuse of _vsscanf_rreuse of _vsprintf_rreuse of _vsnprintf_rreuse of _vsniprintf_rreuse of _vsiscanf_rreuse of _vsiprintf_rreuse of _vscanf_rreuse of _vprintf_rreuse of _viscanf_rreuse of _viprintf_rreuse of _vfscanf_rreuse of _vfprintf_rreuse of _vfiscanf_rreuse of _vfiprintf_rreuse of _vdprintf_rreuse of _vdiprintf_rreuse of _vasprintf_rreuse of _vasnprintf_rreuse of _vasniprintf_rreuse of _vasiprintf_rreuse of _ungetc_rreuse of _tmpnam_rreuse of _tmpfile_rreuse of _tempnam_rreuse of _sscanf_rreuse of _sprintf_rreuse of _snprintf_rreuse of _sniprintf_rreuse of _siscanf_rreuse of _siprintf_rreuse of _scanf_rreuse of _remove_rreuse of _puts_rreuse of _putchar_rreuse of _putchar_unlocked_rreuse of _putc_unlocked_rreuse of _putc_rreuse of _printf_rreuse of _perror_rreuse of _open_memstream_rreuse of _iscanf_rreuse of _iprintf_rreuse of _gets_rreuse of _getchar_unlocked_rreuse of _getchar_rreuse of _getc_unlocked_rreuse of _getc_rreuse of _fwrite_unlocked_rreuse of _fwrite_rreuse of _rewind_rreuse of _ftello_rreuse of _ftell_rreuse of _fseeko_rreuse of _fseek_rreuse of _fscanf_rreuse of _fread_unlocked_rreuse of _fread_rreuse of _fputs_unlocked_rreuse of _fputs_rreuse of _fputc_unlocked_rreuse of _fputc_rreuse of _fpurge_rreuse of _fprintf_rreuse of _freopen_rreuse of _fopen_rreuse of _fmemopen_rreuse of _fiscanf_rreuse of _fiprintf_rreuse of _fsetpos_rreuse of const fpos_treuse of const fpos_t *reuse of _fgetpos_rreuse of fpos_t *reuse of _fgets_unlocked_rreuse of _fgets_rreuse of _fgetc_unlocked_rreuse of _fgetc_rreuse of _fflush_rreuse of _fdopen_rreuse of _fcloseall_rreuse of _fclose_rreuse of _dprintf_rreuse of _diprintf_rreuse of _asprintf_rreuse of _asnprintf_rreuse of size_t *__restrict__reuse of _asniprintf_rreuse of _asiprintf_rreuse of renameatreuse of vdprintfreuse of open_memstreamreuse of __HAL_RCC_SAI2_CONFIG(__SOURCE__)reuse of RCC_SAI2CLKSOURCE_PLLI2Sreuse of RCC_SAI2CLKSOURCE_PLLSAIreuse of RCC_PERIPHCLK_SPDIFRXreuse of 16777216reuse of __HAL_RCC_BACKUPRESET_FORCE()reuse of RCC_BDCR_BDRSTreuse of RCC_BDCR_BDRST_Mskreuse of RCC_BDCR_BDRST_Posreuse of __HAL_RCC_BACKUPRESET_RELEASE()reuse of HAL_IS_BIT_SET(REG,BIT)reuse of __HAL_RCC_RTC_CONFIG(__RTCCLKSource__)reuse of __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__)reuse of // @1640 'I' (14 pixels wide)reuse of // @1600 'H' (14 pixels wide)reuse of //   ##   ###### reuse of // @1560 'G' (14 pixels wide)reuse of // @1520 'F' (14 pixels wide)reuse of // @1480 'E' (14 pixels wide)reuse of //  ########     reuse of //  #########    reuse of //   ##     ###  reuse of // @1440 'D' (14 pixels wide)reuse of // @1400 'C' (14 pixels wide)reuse of // @1360 'B' (14 pixels wide)reuse of //      ## ##    reuse of // @1320 'A' (14 pixels wide)reuse of //     #    #    reuse of //     #         reuse of //    #          reuse of //    #   ###    reuse of //    #  #  #    reuse of //    #     #    reuse of //     ##  #     reuse of // @1280 '@' (14 pixels wide)reuse of // @1240 '?' (14 pixels wide)reuse of //   ####        reuse of //         ###   reuse of //          #### reuse of // @1200 '>' (14 pixels wide)reuse of // @1160 '=' (14 pixels wide)reuse of //         ####  reuse of //  ####         reuse of // @1120 '<' (14 pixels wide)reuse of // @1080 ';' (14 pixels wide)reuse of // @1040 ':' (14 pixels wide)reuse of //   #####       reuse of //     #### ##   reuse of //   ###   ##    reuse of // @1000 '9' (14 pixels wide)reuse of // @960 '8' (14 pixels wide)reuse of // @920 '7' (14 pixels wide)reuse of //       #####   reuse of // @880 '6' (14 pixels wide)reuse of // @840 '5' (14 pixels wide)reuse of //   ##    ##    reuse of // @800 '4' (14 pixels wide)reuse of //  ##     ###   reuse of // @760 '3' (14 pixels wide)reuse of // @720 '2' (14 pixels wide)reuse of // @680 '1' (14 pixels wide)reuse of // @640 '0' (14 pixels wide)reuse of // @600 '/' (14 pixels wide)reuse of // @560 '.' (14 pixels wide)reuse of // @520 '-' (14 pixels wide)reuse of // @480 ',' (14 pixels wide)reuse of // @440 '+' (14 pixels wide)reuse of // @400 '*' (14 pixels wide)reuse of // @360 ')' (14 pixels wide)reuse of // @320 '(' (14 pixels wide)reuse of //        #      reuse of // @280 ''' (14 pixels wide)reuse of // @240 '&' (14 pixels wide)reuse of //       #   #   reuse of //   ##   ###    reuse of //   #   #       reuse of // @200 '%' (14 pixels wide)reuse of // @160 '$' (14 pixels wide)reuse of // @120 '#' (14 pixels wide)reuse of // @80 '"' (14 pixels wide)reuse of // @40 '!' (14 pixels wide)reuse of // @0 ' ' (14 pixels wide)reuse of // Character bitmaps for Courier New 15ptreuse of /** @addtogroup FONTS
  * @brief      This file provides text font20 for STM32xx-EVAL's LCD driver.
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    font20.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text font20 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font16.creuse of definition of Font16reuse of definition of Font16_Tablereuse of //   #  #  #  reuse of // @3008 '~' (11 pixels wide)reuse of // @2976 '}' (11 pixels wide)reuse of // @2944 '|' (11 pixels wide)reuse of // @2912 '{' (11 pixels wide)reuse of // @2880 'z' (11 pixels wide)reuse of //     # ##   reuse of ... -= ...reuse of initializer for ireuse of initializer for jreuse of LTDC_MAX_LAYER_NUMBERreuse of MAX_LAYERreuse of __HAL_RCC_LTDC_CLK_ENABLE()reuse of RCC_APB2ENR_LTDCENreuse of RCC_APB2ENR_LTDCEN_Mskreuse of RCC_APB2ENR_LTDCEN_Posreuse of __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__)reuse of __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__)reuse of __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__)reuse of __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__)reuse of __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__)reuse of __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__)reuse of __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__)reuse of // @2848 'y' (11 pixels wide)reuse of // @2816 'x' (11 pixels wide)reuse of // ####   ####reuse of // @2784 'w' (11 pixels wide)reuse of // @2752 'v' (11 pixels wide)reuse of //    ### ### reuse of //  ###  ###  reuse of // @2720 'u' (11 pixels wide)reuse of // @2688 't' (11 pixels wide)reuse of // @2656 's' (11 pixels wide)reuse of //    ###  ## reuse of //  #### ###  reuse of // @2624 'r' (11 pixels wide)reuse of //      ##### reuse of //    ### ##  reuse of // @2592 'q' (11 pixels wide)reuse of //   ## ###   reuse of //  ### ###   reuse of // @2560 'p' (11 pixels wide)reuse of // @2528 'o' (11 pixels wide)reuse of // @2496 'n' (11 pixels wide)reuse of //  ### ## ###reuse of //   ## ## ## reuse of // @2464 'm' (11 pixels wide)reuse of //    ####    reuse of // @2432 'l' (11 pixels wide)reuse of //  ### ##### reuse of //  ###       reuse of // @2400 'k' (11 pixels wide)reuse of // @2368 'j' (11 pixels wide)reuse of // @2336 'i' (11 pixels wide)reuse of // @2304 'h' (11 pixels wide)reuse of // @2272 'g' (11 pixels wide)reuse of //      ######reuse of // @2240 'f' (11 pixels wide)reuse of // @2208 'e' (11 pixels wide)reuse of // @2176 'd' (11 pixels wide)reuse of // @2144 'c' (11 pixels wide)reuse of // @2112 'b' (11 pixels wide)reuse of // @2080 'a' (11 pixels wide)reuse of //       #    reuse of //     #      reuse of // @2048 '`' (11 pixels wide)reuse of // ###########reuse of // @2016 '_' (11 pixels wide)reuse of //   #     #  reuse of // @1984 '^' (11 pixels wide)reuse of // @1952 ']' (11 pixels wide)reuse of //         ## reuse of __HAL_RCC_LTDC_FORCE_RESET()reuse of RCC_APB2RSTR_LTDCRSTreuse of RCC_APB2RSTR_LTDCRST_Mskreuse of RCC_APB2RSTR_LTDCRST_Posreuse of __HAL_RCC_LTDC_RELEASE_RESET()reuse of __HAL_RCC_DMA2D_CLK_ENABLE()reuse of RCC_AHB1ENR_DMA2DENreuse of RCC_AHB1ENR_DMA2DEN_Mskreuse of RCC_AHB1ENR_DMA2DEN_Posreuse of __HAL_RCC_DMA2D_FORCE_RESET()reuse of RCC_AHB1RSTR_DMA2DRSTreuse of RCC_AHB1RSTR_DMA2DRST_Mskreuse of RCC_AHB1RSTR_DMA2DRST_Posreuse of __HAL_RCC_DMA2D_RELEASE_RESET()reuse of __HAL_RCC_DSI_CLK_ENABLE()reuse of RCC_APB2ENR_DSIENreuse of RCC_APB2ENR_DSIEN_Mskreuse of RCC_APB2ENR_DSIEN_Posreuse of __HAL_RCC_DSI_FORCE_RESET()reuse of RCC_APB2RSTR_DSIRSTreuse of RCC_APB2RSTR_DSIRST_Mskreuse of RCC_APB2RSTR_DSIRST_Posreuse of __HAL_RCC_DSI_RELEASE_RESET()reuse of __HAL_RCC_LTDC_CLK_DISABLE()reuse of __HAL_RCC_DMA2D_CLK_DISABLE()reuse of __HAL_RCC_DSI_CLK_DISABLE()reuse of __HAL_RCC_USART6_CONFIG(__USART6_CLKSOURCE__)reuse of __HAL_RCC_UART7_CONFIG(__UART7_CLKSOURCE__)reuse of __HAL_RCC_UART8_CONFIG(__UART8_CLKSOURCE__)reuse of __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__)reuse of __HAL_RCC_CLK48_CONFIG(__CLK48_SOURCE__)reuse of RCC_CLK48SOURCE_PLLSAIPreuse of RCC_PERIPHCLK_LTDCreuse of __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__)reuse of __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__)reuse of __HAL_RCC_SDMMC2_CONFIG(__SDMMC2_CLKSOURCE__)reuse of __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__)reuse of __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__)reuse of RCC_PERIPHCLK_PLLI2Sreuse of __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__)reuse of 33554432reuse of // @960 '>' (11 pixels wide)reuse of // @928 '=' (11 pixels wide)reuse of // @896 '<' (11 pixels wide)reuse of // @864 ';' (11 pixels wide)reuse of // @832 ':' (11 pixels wide)reuse of // @800 '9' (11 pixels wide)reuse of // @768 '8' (11 pixels wide)reuse of //  #    ##   reuse of // @736 '7' (11 pixels wide)reuse of //    ###     reuse of // @704 '6' (11 pixels wide)reuse of //    #   ##  reuse of // @672 '5' (11 pixels wide)reuse of //     #####  reuse of //    #  ##   reuse of // @640 '4' (11 pixels wide)reuse of // @608 '3' (11 pixels wide)reuse of // @576 '2' (11 pixels wide)reuse of // @544 '1' (11 pixels wide)reuse of // @512 '0' (11 pixels wide)reuse of // @480 '/' (11 pixels wide)reuse of // @448 '.' (11 pixels wide)reuse of // @416 '-' (11 pixels wide)reuse of // @384 ',' (11 pixels wide)reuse of // @352 '+' (11 pixels wide)reuse of // @320 '*' (11 pixels wide)reuse of // @288 ')' (11 pixels wide)reuse of // @256 '(' (11 pixels wide)reuse of // @224 ''' (11 pixels wide)reuse of // @192 '&' (11 pixels wide)reuse of //       #  # reuse of //    ##   ## reuse of //   #  #     reuse of // @160 '%' (11 pixels wide)reuse of // @128 '$' (11 pixels wide)reuse of //     ## ##  reuse of // @96 '#' (11 pixels wide)reuse of //     #   #  reuse of // @64 '"' (11 pixels wide)reuse of __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__)reuse of TIM_DMA_UPDATEreuse of TIM_DIER_UDEreuse of TIM_DIER_UDE_Mskreuse of TIM_DIER_UDE_Posreuse of TIM_DMA_ID_UPDATEreuse of TIM_DMA_CC1reuse of TIM_DIER_CC1DEreuse of TIM_DIER_CC1DE_Mskreuse of TIM_DIER_CC1DE_Posreuse of TIM_DMA_ID_CC1reuse of TIM_DMA_CC2reuse of TIM_DIER_CC2DEreuse of TIM_DIER_CC2DE_Mskreuse of TIM_DIER_CC2DE_Posreuse of TIM_DMA_ID_CC2reuse of TIM_DMA_CC3reuse of TIM_DIER_CC3DEreuse of TIM_DIER_CC3DE_Mskreuse of TIM_DIER_CC3DE_Posreuse of TIM_DMA_ID_CC3reuse of TIM_DMA_CC4reuse of TIM_DIER_CC4DEreuse of TIM_DIER_CC4DE_Mskreuse of TIM_DIER_CC4DE_Posreuse of TIM_DMA_ID_CC4reuse of TIM_DMA_COMreuse of TIM_DIER_COMDEreuse of TIM_DIER_COMDE_Mskreuse of TIM_DIER_COMDE_Posreuse of TIM_DMA_ID_COMMUTATIONreuse of TIM_DMA_TRIGGERreuse of TIM_DIER_TDEreuse of TIM_DIER_TDE_Mskreuse of TIM_DIER_TDE_Posreuse of TIM_DMA_ID_TRIGGERreuse of __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__)reuse of (HAL_TIM_DMABurstStateTypeDef)...reuse of (const uint32_t *)...reuse of ... --reuse of initializer for Xaddressreuse of initializer for indexreuse of initializer for widthreuse of initializer for heightreuse of initializer for bit_pixelreuse of initializer for InputColorModereuse of DMA2D_INPUT_ARGB8888reuse of DMA2D_INPUT_RGB565reuse of DMA2D_INPUT_RGB888reuse of __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__)reuse of __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__)reuse of // @32 '!' (11 pixels wide)reuse of // @0 ' ' (11 pixels wide)reuse of // reuse of //  Font data for Courier New 12ptreuse of /** @addtogroup FONTS
  * @brief      This file provides text font16 for STM32xx-EVAL's LCD driver.
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    font16.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text font16 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font12.creuse of definition of Font12reuse of definition of Font12_Tablereuse of //        reuse of //  # ##  reuse of //   #  # reuse of // @1128 '~' (7 pixels wide)reuse of //   #    reuse of //    #   reuse of //     #  reuse of // @1116 '}' (7 pixels wide)reuse of // @1104 '|' (7 pixels wide)reuse of // @1092 '{' (7 pixels wide)reuse of //  ##### reuse of //  #   # reuse of //  #  #  reuse of // @1080 'z' (7 pixels wide)reuse of //  ####  reuse of //    ##  reuse of //   # #  reuse of // ### ###reuse of // @1068 'y' (7 pixels wide)reuse of // ##  ## reuse of //   ##   reuse of // @1056 'x' (7 pixels wide)reuse of //  # # # reuse of // @1044 'w' (7 pixels wide)reuse of // @1032 'v' (7 pixels wide)reuse of //   ## ##reuse of //  #  ## reuse of // @1020 'u' (7 pixels wide)reuse of //    ### reuse of //   #   #reuse of // @1008 't' (7 pixels wide)reuse of //      # reuse of //   ###  reuse of //   #### reuse of // @996 's' (7 pixels wide)reuse of //  ## ## reuse of // @984 'r' (7 pixels wide)reuse of //     ###reuse of // @972 'q' (7 pixels wide)reuse of // ###    reuse of //  #     reuse of //  ##  # reuse of // ## ##  reuse of // @960 'p' (7 pixels wide)reuse of // @948 'o' (7 pixels wide)reuse of // @936 'n' (7 pixels wide)reuse of // #######reuse of // ### #  reuse of // @924 'm' (7 pixels wide)reuse of // @912 'l' (7 pixels wide)reuse of // ## ### reuse of //  # #   reuse of //  ###   reuse of //  # ### reuse of // ##     reuse of // @900 'k' (7 pixels wide)reuse of // @888 'j' (7 pixels wide)reuse of // @876 'i' (7 pixels wide)reuse of // @864 'h' (7 pixels wide)reuse of // @852 'g' (7 pixels wide)reuse of // @840 'f' (7 pixels wide)reuse of // @828 'e' (7 pixels wide)reuse of //   #####reuse of //   ## # reuse of //     ## reuse of // @816 'd' (7 pixels wide)reuse of // @804 'c' (7 pixels wide)reuse of // #####  reuse of // @792 'b' (7 pixels wide)reuse of // @780 'a' (7 pixels wide)reuse of // @768 '`' (7 pixels wide)reuse of // @756 '_' (7 pixels wide)reuse of // @744 '^' (7 pixels wide)reuse of // @732 ']' (7 pixels wide)reuse of // @720 '\' (7 pixels wide)reuse of // @708 '[' (7 pixels wide)reuse of // @696 'Z' (7 pixels wide)reuse of // @684 'Y' (7 pixels wide)reuse of // ##   ##reuse of // @672 'X' (7 pixels wide)reuse of // @660 'W' (7 pixels wide)reuse of // @648 'V' (7 pixels wide)reuse of // @636 'U' (7 pixels wide)reuse of // #  #  #reuse of // @624 'T' (7 pixels wide)reuse of // @612 'S' (7 pixels wide)reuse of // ###   #reuse of // @600 'R' (7 pixels wide)reuse of // @588 'Q' (7 pixels wide)reuse of // @576 'P' (7 pixels wide)reuse of // @564 'O' (7 pixels wide)reuse of // ### ## reuse of // @552 'N' (7 pixels wide)reuse of // @540 'M' (7 pixels wide)reuse of // @528 'L' (7 pixels wide)reuse of // ###  ##reuse of // @516 'K' (7 pixels wide)reuse of // @504 'J' (7 pixels wide)reuse of // @492 'I' (7 pixels wide)reuse of // @480 'H' (7 pixels wide)reuse of //  #  ###reuse of // @468 'G' (7 pixels wide)reuse of //  ######reuse of // @456 'F' (7 pixels wide)reuse of // ###### reuse of // @444 'E' (7 pixels wide)reuse of // ####   reuse of // @432 'D' (7 pixels wide)reuse of // @420 'C' (7 pixels wide)reuse of // @408 'B' (7 pixels wide)reuse of // @396 'A' (7 pixels wide)reuse of // @384 '@' (7 pixels wide)reuse of // @372 '?' (7 pixels wide)reuse of // @360 '>' (7 pixels wide)reuse of // @348 '=' (7 pixels wide)reuse of //  ##    reuse of // #      reuse of // @336 '<' (7 pixels wide)reuse of // @324 ';' (7 pixels wide)reuse of // @312 ':' (7 pixels wide)reuse of // @300 '9' (7 pixels wide)reuse of // @288 '8' (7 pixels wide)reuse of // @276 '7' (7 pixels wide)reuse of LINE(x)reuse of (sFONT *)...reuse of initializer for refcolumnreuse of initializer for sizereuse of initializer for xsizereuse of initializer for ptrreuse of // @264 '6' (7 pixels wide)reuse of // @252 '5' (7 pixels wide)reuse of //    # # reuse of // @240 '4' (7 pixels wide)reuse of // @228 '3' (7 pixels wide)reuse of // @216 '2' (7 pixels wide)reuse of // @204 '1' (7 pixels wide)reuse of // @192 '0' (7 pixels wide)reuse of // @180 '/' (7 pixels wide)reuse of // @168 '.' (7 pixels wide)reuse of // @156 '-' (7 pixels wide)reuse of // @144 ',' (7 pixels wide)reuse of // @132 '+' (7 pixels wide)reuse of // @120 '*' (7 pixels wide)reuse of // @108 ')' (7 pixels wide)reuse of // @96 '(' (7 pixels wide)reuse of // @84 ''' (7 pixels wide)reuse of // @72 '&' (7 pixels wide)reuse of // @60 '%' (7 pixels wide)reuse of // @48 '$' (7 pixels wide)reuse of // @36 '#' (7 pixels wide)reuse of // @24 '"' (7 pixels wide)reuse of // @12 '!' (7 pixels wide)reuse of // @0 ' ' (7 pixels wide)reuse of /** @addtogroup FONTS
  * @brief      This file provides text Font12 for STM32xx-EVAL's LCD driver.
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    Font12.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text Font12 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font8.creuse of definition of Font8reuse of definition of Font8_Tablereuse of //   # #reuse of // @752 '~' (5 pixels wide)reuse of // @744 '}' (5 pixels wide)reuse of // @736 '|' (5 pixels wide)reuse of // @728 '{' (5 pixels wide)reuse of // @720 'z' (5 pixels wide)reuse of // @712 'y' (5 pixels wide)reuse of // @704 'x' (5 pixels wide)reuse of // @696 'w' (5 pixels wide)reuse of // ##  #reuse of // @688 'v' (5 pixels wide)reuse of // @680 'u' (5 pixels wide)reuse of // @672 't' (5 pixels wide)reuse of // @664 's' (5 pixels wide)reuse of // @656 'r' (5 pixels wide)reuse of // @648 'q' (5 pixels wide)reuse of // @640 'p' (5 pixels wide)reuse of // @632 'o' (5 pixels wide)reuse of // @624 'n' (5 pixels wide)reuse of // ## # reuse of // @616 'm' (5 pixels wide)reuse of // @608 'l' (5 pixels wide)reuse of 25600reuse of (DMA_Stream_TypeDef *)...reuse of 369098752reuse of initializer for sd_statereuse of SD_CARD1reuse of MSD_OKreuse of MSD_ERRORreuse of RCC_APB2ENR_SDMMC1ENreuse of RCC_APB2ENR_SDMMC1EN_Mskreuse of RCC_APB2ENR_SDMMC1EN_Posreuse of __DMAx_TxRx_CLK_ENABLEreuse of __HAL_RCC_DMA2_CLK_ENABLE()reuse of RCC_AHB1ENR_DMA2ENreuse of RCC_AHB1ENR_DMA2EN_Mskreuse of RCC_AHB1ENR_DMA2EN_Posreuse of __HAL_RCC_GPIOD_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIODENreuse of RCC_AHB1ENR_GPIODEN_Mskreuse of RCC_AHB1ENR_GPIODEN_Posreuse of GPIO_AF12_SDMMC1reuse of GPIO_PIN_11reuse of GPIO_PIN_12reuse of GPIO_PIN_2reuse of GPIODreuse of GPIOD_BASEreuse of SD1_DMAx_Rx_CHANNELreuse of DMA_CHANNEL_4reuse of DMA_PERIPH_TO_MEMORYreuse of DMA_PINC_DISABLEreuse of DMA_MINC_ENABLEreuse of DMA_SxCR_MINCreuse of DMA_SxCR_MINC_Mskreuse of DMA_SxCR_MINC_Posreuse of DMA_PDATAALIGN_WORDreuse of DMA_SxCR_PSIZE_1reuse of DMA_SxCR_PSIZE_Posreuse of DMA_MDATAALIGN_WORDreuse of DMA_SxCR_MSIZE_1reuse of DMA_SxCR_MSIZE_Posreuse of DMA_PFCTRLreuse of DMA_SxCR_PFCTRLreuse of DMA_SxCR_PFCTRL_Mskreuse of DMA_SxCR_PFCTRL_Posreuse of DMA_PRIORITY_VERY_HIGHreuse of DMA_SxCR_PLreuse of DMA_SxCR_PL_Mskreuse of DMA_SxCR_PL_Posreuse of DMA_FIFOMODE_ENABLEreuse of DMA_SxFCR_DMDISreuse of DMA_SxFCR_DMDIS_Mskreuse of DMA_SxFCR_DMDIS_Posreuse of DMA_FIFO_THRESHOLD_FULLreuse of DMA_SxFCR_FTHreuse of DMA_SxFCR_FTH_Mskreuse of DMA_SxFCR_FTH_Posreuse of DMA_MBURST_INC4reuse of DMA_SxCR_MBURST_0reuse of DMA_SxCR_MBURST_Posreuse of DMA_PBURST_INC4reuse of DMA_SxCR_PBURST_0reuse of DMA_SxCR_PBURST_Posreuse of SD1_DMAx_Rx_STREAMreuse of DMA2_Stream3reuse of DMA2_Stream3_BASEreuse of DMA2_BASEreuse of __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__)reuse of SD1_DMAx_Tx_CHANNELreuse of DMA_MEMORY_TO_PERIPHreuse of DMA_SxCR_DIR_0reuse of DMA_SxCR_DIR_Posreuse of SD1_DMAx_Tx_STREAMreuse of DMA2_Stream6reuse of DMA2_Stream6_BASEreuse of SD1_DMAx_Rx_IRQnreuse of SD1_DMAx_Tx_IRQnreuse of __HAL_RCC_SDMMC2_CLK_ENABLE()reuse of RCC_APB2ENR_SDMMC2ENreuse of RCC_APB2ENR_SDMMC2EN_Mskreuse of RCC_APB2ENR_SDMMC2EN_Posreuse of __HAL_RCC_GPIOG_CLK_ENABLE()reuse of RCC_AHB1ENR_GPIOGENreuse of RCC_AHB1ENR_GPIOGEN_Mskreuse of RCC_AHB1ENR_GPIOGEN_Posreuse of GPIO_AF10_SDMMC2reuse of GPIO_PIN_4reuse of GPIO_PIN_6reuse of GPIO_AF11_SDMMC2reuse of GPIOGreuse of GPIOG_BASEreuse of SD2_DMAx_Rx_CHANNELreuse of DMA_CHANNEL_11reuse of DMA_MDATAALIGN_BYTEreuse of DMA_MBURST_INC16reuse of DMA_SxCR_MBURSTreuse of DMA_SxCR_MBURST_Mskreuse of SD2_DMAx_Rx_STREAMreuse of DMA2_Stream0reuse of DMA2_Stream0_BASEreuse of SD2_DMAx_Tx_CHANNELreuse of SD2_DMAx_Tx_STREAMreuse of DMA2_Stream5reuse of DMA2_Stream5_BASEreuse of SD2_DMAx_Rx_IRQnreuse of SD2_DMAx_Tx_IRQnreuse of 11264reuse of (SDMMC_TypeDef *)...reuse of __HAL_LOCK(__HANDLE__)reuse of __HAL_UNLOCK(__HANDLE__)reuse of (HAL_LockTypeDef)...reuse of initializer for pSdramAddressreuse of initializer for psrcbuffreuse of initializer for pdestbuffreuse of initializer for psdramaddressreuse of (HAL_TIM_StateTypeDef)...reuse of TIM_CLEARINPUTSOURCE_NONEreuse of TIM_SMCR_ETFreuse of TIM_SMCR_ETF_Mskreuse of TIM_SMCR_ETF_Posreuse of TIM_SMCR_ETPSreuse of TIM_SMCR_ETPS_Mskreuse of TIM_SMCR_ETPS_Posreuse of TIM_SMCR_ECEreuse of TIM_SMCR_ECE_Mskreuse of TIM_SMCR_ECE_Posreuse of TIM_SMCR_ETPreuse of TIM_SMCR_ETP_Mskreuse of TIM_SMCR_ETP_Posreuse of TIM_CLEARINPUTSOURCE_ETRreuse of TIM_CLEARINPUTPRESCALER_DIV1reuse of TIM_ETRPRESCALER_DIV1reuse of TIM_CHANNEL_1reuse of TIM_CCMR1_OC1CEreuse of TIM_CCMR1_OC1CE_Mskreuse of TIM_CCMR1_OC1CE_Posreuse of TIM_CHANNEL_2reuse of TIM_CCMR1_OC2CEreuse of TIM_CCMR1_OC2CE_Mskreuse of TIM_CCMR1_OC2CE_Posreuse of TIM_CHANNEL_3reuse of TIM_CCMR2_OC3CEreuse of TIM_CCMR2_OC3CE_Mskreuse of TIM_CCMR2_OC3CE_Posreuse of TIM_CHANNEL_4reuse of TIM_CCMR2_OC4CEreuse of TIM_CCMR2_OC4CE_Mskreuse of TIM_CCMR2_OC4CE_Posreuse of TIM_CHANNEL_5reuse of TIM_CCMR3_OC5CEreuse of TIM_CCMR3_OC5CE_Mskreuse of TIM_CCMR3_OC5CE_Posreuse of TIM_CHANNEL_6reuse of TIM_CCMR3_OC6CEreuse of TIM_CCMR3_OC6CE_Mskreuse of TIM_CCMR3_OC6CE_Posreuse of __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__)reuse of TIM_DIER_TIE_Mskreuse of TIM_DIER_TIEreuse of TIM_IT_TRIGGERreuse of TIM_DIER_TIE_Posreuse of TIM_CR2_TI1Sreuse of TIM_CR2_TI1S_Mskreuse of TIM_CR2_TI1S_Posreuse of TIM_SMCR_SMSreuse of TIM_SMCR_SMS_Mskreuse of TIM_SMCR_SMS_Posreuse of TIM_SMCR_TSreuse of TIM_SMCR_TS_Mskreuse of TIM_SMCR_TS_Posreuse of 65543reuse of TIM_CLOCKSOURCE_INTERNALreuse of TIM_SMCR_ETPS_0reuse of TIM_CLOCKSOURCE_ETRMODE1reuse of TIM_TS_ETRFreuse of TIM_SMCR_TS_0reuse of TIM_SMCR_TS_1reuse of TIM_SMCR_TS_2reuse of TIM_SLAVEMODE_EXTERNAL1reuse of TIM_SMCR_SMS_2reuse of TIM_SMCR_SMS_1reuse of TIM_SMCR_SMS_0reuse of TIM_CLOCKSOURCE_ETRMODE2reuse of TIM_SMCR_ETPS_1reuse of TIM_CLOCKSOURCE_TI1reuse of TIM_TS_TI1FP1reuse of TIM_CLOCKSOURCE_TI2reuse of TIM_TS_TI2FP2reuse of TIM_CLOCKSOURCE_TI1EDreuse of TIM_TS_TI1F_EDreuse of TIM_CLOCKSOURCE_ITR0reuse of TIM_TS_ITR0reuse of TIM_CLOCKSOURCE_ITR1reuse of TIM_TS_ITR1reuse of TIM_CLOCKSOURCE_ITR2reuse of TIM_TS_ITR2reuse of TIM_CLOCKSOURCE_ITR3reuse of TIM_TS_ITR3reuse of (HAL_TIM_ChannelStateTypeDef)...reuse of (HAL_TIM_ActiveChannel)...reuse of USE_HAL_TIM_REGISTER_CALLBACKSreuse of TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__)reuse of __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__)reuse of (DMA_HandleTypeDef *)...reuse of (TIM_HandleTypeDef *)...reuse of initializer for htimreuse of TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__)reuse of DMA_NORMALreuse of TIM_CCER_CC3Ereuse of TIM_CCER_CC3E_Mskreuse of TIM_CCER_CC3E_Posreuse of TIM_CCMR2_OC3Mreuse of TIM_CCMR2_OC3M_Mskreuse of TIM_CCMR2_OC3M_Posreuse of 4103reuse of TIM_CCMR2_CC3Sreuse of TIM_CCMR2_CC3S_Mskreuse of TIM_CCMR2_CC3S_Posreuse of TIM_CCER_CC3Preuse of TIM_CCER_CC3P_Mskreuse of TIM_CCER_CC3P_Posreuse of IS_TIM_CCXN_INSTANCE(__INSTANCE__,__CHANNEL__)reuse of TIM1reuse of TIM1_BASEreuse of TIM8reuse of TIM8_BASEreuse of TIM_CCER_CC3NPreuse of TIM_CCER_CC3NP_Mskreuse of TIM_CCER_CC3NP_Posreuse of TIM_CCER_CC3NEreuse of TIM_CCER_CC3NE_Mskreuse of TIM_CCER_CC3NE_Posreuse of (TIM_TypeDef *)...reuse of IS_TIM_BREAK_INSTANCE(INSTANCE)reuse of TIM_CR2_OIS3reuse of TIM_CR2_OIS3_Mskreuse of TIM_CR2_OIS3_Posreuse of TIM_CR2_OIS3Nreuse of TIM_CR2_OIS3N_Mskreuse of TIM_CR2_OIS3N_Posreuse of TIM_CCER_CC2Ereuse of TIM_CCER_CC2E_Mskreuse of TIM_CCER_CC2E_Posreuse of TIM_CCMR1_OC2Mreuse of TIM_CCMR1_OC2M_Mskreuse of TIM_CCMR1_OC2M_Posreuse of TIM_CCMR1_CC2Sreuse of TIM_CCMR1_CC2S_Mskreuse of TIM_CCMR1_CC2S_Posreuse of TIM_CCER_CC2Preuse of TIM_CCER_CC2P_Mskreuse of TIM_CCER_CC2P_Posreuse of TIM_CCER_CC2NPreuse of TIM_CCER_CC2NP_Mskreuse of TIM_CCER_CC2NP_Posreuse of TIM_CCER_CC2NEreuse of TIM_CCER_CC2NE_Mskreuse of TIM_CCER_CC2NE_Posreuse of TIM_CCER_CC6Ereuse of TIM_CCER_CC6E_Mskreuse of TIM_CCER_CC6E_Posreuse of TIM_CCMR3_OC6Mreuse of TIM_CCMR3_OC6M_Mskreuse of TIM_CCMR3_OC6M_Posreuse of TIM_CCER_CC6Preuse of TIM_CCER_CC6P_Mskreuse of TIM_CCER_CC6P_Posreuse of TIM_CR2_OIS6reuse of TIM_CR2_OIS6_Mskreuse of TIM_CR2_OIS6_Posreuse of TIM_CCER_CC5Ereuse of TIM_CCER_CC5E_Mskreuse of TIM_CCER_CC5E_Posreuse of TIM_CCMR3_OC5Mreuse of TIM_CCMR3_OC5M_Mskreuse of TIM_CCMR3_OC5M_Posreuse of TIM_CCER_CC5Preuse of TIM_CCER_CC5P_Mskreuse of TIM_CCER_CC5P_Posreuse of TIM_CR2_OIS5reuse of TIM_CR2_OIS5_Mskreuse of TIM_CR2_OIS5_Posreuse of TIM_CCER_CC4Ereuse of TIM_CCER_CC4E_Mskreuse of TIM_CCER_CC4E_Posreuse of TIM_CCMR2_OC4Mreuse of TIM_CCMR2_OC4M_Mskreuse of TIM_CCMR2_OC4M_Posreuse of TIM_CCMR2_CC4Sreuse of TIM_CCMR2_CC4S_Mskreuse of TIM_CCMR2_CC4S_Posreuse of TIM_CCER_CC4Preuse of TIM_CCER_CC4P_Mskreuse of TIM_CCER_CC4P_Posreuse of TIM_CR2_OIS4reuse of TIM_CR2_OIS4_Mskreuse of TIM_CR2_OIS4_Posreuse of 3072reuse of 6144reuse of TIM_CCMR1_IC1Freuse of TIM_CCMR1_IC1F_Mskreuse of TIM_CCMR1_IC1F_Posreuse of TIM_CCER_CC1Preuse of TIM_CCER_CC1P_Mskreuse of TIM_CCER_CC1P_Posreuse of TIM_CCER_CC1NPreuse of TIM_CCER_CC1NP_Mskreuse of TIM_CCER_CC1NP_Posreuse of TIM_SLAVEMODE_GATEDreuse of TIM_CCER_CC1Ereuse of TIM_CCER_CC1E_Mskreuse of TIM_CCER_CC1E_Posreuse of // @152 '3' (5 pixels wide)reuse of // @144 '2' (5 pixels wide)reuse of // @136 '1' (5 pixels wide)reuse of // @128 '0' (5 pixels wide)reuse of // @120 '/' (5 pixels wide)reuse of // @112 '.' (5 pixels wide)reuse of // @104 '-' (5 pixels wide)reuse of // @96 ',' (5 pixels wide)reuse of // @88 '+' (5 pixels wide)reuse of // @80 '*' (5 pixels wide)reuse of // @72 ')' (5 pixels wide)reuse of // @64 '(' (5 pixels wide)reuse of // @56 ''' (5 pixels wide)reuse of // @48 '&' (5 pixels wide)reuse of // @40 '%' (5 pixels wide)reuse of // @32 '$' (5 pixels wide)reuse of // # #  reuse of // @24 '#' (5 pixels wide)reuse of // @16 '"' (5 pixels wide)reuse of // @8 '!' (5 pixels wide)reuse of // @0 ' ' (5 pixels wide)reuse of /** @addtogroup FONTS
  * @brief      This file provides text Font8 for STM32xx-EVAL's LCD driver. 
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    Font8.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text Font8 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */reuse of #include "../../../Utilities/Fonts/font8.c"reuse of #include "../../../Utilities/Fonts/font12.c"reuse of #include "../../../Utilities/Fonts/font16.c"reuse of #include "../../../Utilities/Fonts/font20.c"reuse of #include "../../../Utilities/Fonts/font24.c"reuse of definition of LL_ConvertLineToARGB8888reuse of definition of pSrcreuse of definition of pDstreuse of definition of xSizereuse of definition of ColorModereuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.hreuse of #define DMA2D_M2M_PFC DMA2D_CR_MODE_0reuse of #define DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos)reuse of #define DMA2D_CR_MODE_Pos (16U)reuse of #define DMA2D_OUTPUT_ARGB8888 0x00000000Ureuse of #define DMA2D_NO_MODIF_ALPHA 0x00000000Ureuse of #define MAX_DMA2D_LAYER 2Ureuse of #define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)reuse of #define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000UL)reuse of definition of LL_FillBufferreuse of definition of LayerIndexreuse of definition of ySizereuse of definition of OffLinereuse of definition of ColorIndexreuse of #define DMA2D_R2M DMA2D_CR_MODEreuse of #define DMA2D_CR_MODE DMA2D_CR_MODE_Mskreuse of #define DMA2D_CR_MODE_Msk (0x3UL << DMA2D_CR_MODE_Pos)reuse of definition of FillTrianglereuse of definition of x1reuse of definition of x2reuse of definition of x3reuse of definition of y1reuse of definition of y2reuse of definition of y3reuse of definition of deltaxreuse of definition of deltayreuse of definition of xreuse of definition of yreuse of definition of xinc1reuse of definition of xinc2reuse of definition of yinc1reuse of definition of yinc2reuse of definition of denreuse of definition of numreuse of definition of numaddreuse of definition of numpixelsreuse of definition of curpixelreuse of #define ABS(X) ((X) > 0 ? (X) : -(X))reuse of definition of DrawCharreuse of definition of Xposreuse of definition of Yposreuse of definition of creuse of definition of jreuse of definition of pcharreuse of definition of BSP_LCD_DrawPixelreuse of definition of RGB_Codereuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.hreuse of #define MAX_LAYER 2Ureuse of definition of BSP_LCD_MspInitreuse of #define __HAL_RCC_LTDC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Mskreuse of #define RCC_APB2ENR_LTDCEN_Msk (0x1UL << RCC_APB2ENR_LTDCEN_Pos)reuse of #define RCC_APB2ENR_LTDCEN_Pos (26U)reuse of #define __HAL_RCC_LTDC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_LTDCRST))reuse of #define RCC_APB2RSTR_LTDCRST RCC_APB2RSTR_LTDCRST_Mskreuse of #define RCC_APB2RSTR_LTDCRST_Msk (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)reuse of #define RCC_APB2RSTR_LTDCRST_Pos (26U)reuse of #define __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_LTDCRST))reuse of #define __HAL_RCC_DMA2D_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_AHB1ENR_DMA2DEN RCC_AHB1ENR_DMA2DEN_Mskreuse of #define RCC_AHB1ENR_DMA2DEN_Msk (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)reuse of #define RCC_AHB1ENR_DMA2DEN_Pos (23U)reuse of #define __HAL_RCC_DMA2D_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))reuse of #define RCC_AHB1RSTR_DMA2DRST RCC_AHB1RSTR_DMA2DRST_Mskreuse of #define RCC_AHB1RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)reuse of #define RCC_AHB1RSTR_DMA2DRST_Pos (23U)reuse of #define __HAL_RCC_DMA2D_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2DRST))reuse of #define __HAL_RCC_DSI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_APB2ENR_DSIEN RCC_APB2ENR_DSIEN_Mskreuse of #define RCC_APB2ENR_DSIEN_Msk (0x1UL << RCC_APB2ENR_DSIEN_Pos)reuse of #define RCC_APB2ENR_DSIEN_Pos (27U)reuse of #define __HAL_RCC_DSI_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_DSIRST))reuse of #define RCC_APB2RSTR_DSIRST RCC_APB2RSTR_DSIRST_Mskreuse of #define RCC_APB2RSTR_DSIRST_Msk (0x1UL << RCC_APB2RSTR_DSIRST_Pos)reuse of #define RCC_APB2RSTR_DSIRST_Pos (27U)reuse of #define __HAL_RCC_DSI_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DSIRST))reuse of definition of BSP_LCD_MspDeInitreuse of #define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))reuse of #define __HAL_RCC_DMA2D_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2DEN))reuse of #define __HAL_RCC_DSI_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DSIEN))reuse of definition of LCD_IO_GetIDreuse of #define LCD_DSI_ID 0x11reuse of /home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dsi.hreuse of #define DSI_DCS_SHORT_PKT_WRITE_P1 0x00000015Ureuse of __FMC_SDRAM_GET_FLAG(__INSTANCE__,__FLAG__)reuse of FMC_SDRAM_FLAG_REFRESH_ITreuse of FMC_SDSR_REreuse of FMC_SDSR_RE_Mskreuse of FMC_SDSR_RE_Posreuse of __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__,__FLAG__)reuse of FMC_SDRAM_FLAG_REFRESH_ERRORreuse of FMC_SDRTR_CREreuse of FMC_SDRTR_CRE_Mskreuse of FMC_SDRTR_CRE_Posreuse of HAL_SDRAM_MODULE_ENABLEDreuse of TIM_CCMR2_IC4Freuse of TIM_CCMR2_IC4F_Mskreuse of TIM_CCMR2_IC4F_Posreuse of TIM_CCER_CC4NPreuse of TIM_CCER_CC4NP_Mskreuse of TIM_CCER_CC4NP_Posreuse of DSIreuse of DSI_BASEreuse of 27648reuse of (DSI_TypeDef *)...reuse of DSI_PLL_IN_DIV5reuse of DSI_PLL_OUT_DIV1reuse of 62500reuse of DSI_TWO_DATA_LANESreuse of 15620reuse of OTM8009A_480X800_WIDTHreuse of OTM8009A_480X800_HEIGHTreuse of OTM8009A_800X480_WIDTHreuse of OTM8009A_800X480_HEIGHTreuse of 480reuse of 800reuse of OTM8009A_480X800_VSYNCreuse of OTM8009A_480X800_VBPreuse of OTM8009A_480X800_VFPreuse of OTM8009A_480X800_HSYNCreuse of OTM8009A_480X800_HBPreuse of 34reuse of OTM8009A_480X800_HFPreuse of LCD_DSI_PIXEL_DATA_FMT_RBG888reuse of DSI_RGB888reuse of DSI_VSYNC_ACTIVE_HIGHreuse of DSI_HSYNC_ACTIVE_HIGHreuse of DSI_DATA_ENABLE_ACTIVE_HIGHreuse of DSI_VID_MODE_BURSTreuse of DSI_LP_COMMAND_ENABLEreuse of DSI_VMCR_LPCEreuse of DSI_VMCR_LPCE_Mskreuse of DSI_VMCR_LPCE_Posreuse of DSI_LP_HFP_ENABLEreuse of DSI_VMCR_LPHFPEreuse of DSI_VMCR_LPHFPE_Mskreuse of DSI_VMCR_LPHFPE_Posreuse of DSI_LP_HBP_ENABLEreuse of DSI_VMCR_LPHBPEreuse of DSI_VMCR_LPHBPE_Mskreuse of DSI_VMCR_LPHBPE_Posreuse of DSI_LP_VACT_ENABLEreuse of DSI_VMCR_LPVAEreuse of DSI_VMCR_LPVAE_Mskreuse of DSI_VMCR_LPVAE_Posreuse of DSI_LP_VFP_ENABLEreuse of DSI_VMCR_LPVFPEreuse of DSI_VMCR_LPVFPE_Mskreuse of DSI_VMCR_LPVFPE_Posreuse of DSI_LP_VBP_ENABLEreuse of DSI_VMCR_LPVBPEreuse of DSI_VMCR_LPVBPE_Mskreuse of DSI_VMCR_LPVBPE_Posreuse of DSI_LP_VSYNC_ENABLEreuse of DSI_VMCR_LPVSAEreuse of DSI_VMCR_LPVSAE_Mskreuse of DSI_VMCR_LPVSAE_Posreuse of 384reuse of RCC_PLLSAIDIVR_2reuse of TIM_CCMR2_IC3Freuse of TIM_CCMR2_IC3F_Mskreuse of TIM_CCMR2_IC3F_Posreuse of TIM_CCMR1_IC2Freuse of TIM_CCMR1_IC2F_Mskreuse of TIM_CCMR1_IC2F_Posreuse of IS_TIM_CC2_INSTANCE(__INSTANCE__)reuse of TIM2reuse of TIM2_BASEreuse of TIM3reuse of TIM3_BASEreuse of TIM4reuse of TIM4_BASEreuse of TIM5reuse of TIM5_BASEreuse of TIM9reuse of TIM9_BASEreuse of TIM12reuse of TIM12_BASEreuse of TIM_CCMR1_CC1Sreuse of TIM_CCMR1_CC1S_Mskreuse of TIM_CCMR1_CC1S_Posreuse of TIM_CCMR1_CC1S_0reuse of declaration of DSI_HandleTypeDefreuse of declaration of HAL_DSI_StateTypeDefreuse of declaration of DSI_HOST_TimeoutTypeDefreuse of declaration of DSI_PHY_TimerTypeDefreuse of declaration of DSI_LPCmdTypeDefreuse of declaration of DSI_CmdCfgTypeDefreuse of declaration of DSI_VidCfgTypeDefreuse of declaration of DSI_PLLInitTypeDefreuse of declaration of DSI_InitTypeDefreuse of definition of ErrorMskreuse of definition of ErrorCodereuse of definition of Lockreuse of definition of Instancereuse of definition of BTATimeoutreuse of definition of LowPowerWriteTimeoutreuse of definition of HighSpeedWritePrespModereuse of definition of HighSpeedWriteTimeoutreuse of definition of LowPowerReadTimeoutreuse of definition of HighSpeedReadTimeoutreuse of definition of LowPowerReceptionTimeoutreuse of definition of HighSpeedTransmissionTimeoutreuse of definition of TimeoutCkdivreuse of definition of StopWaitTimereuse of definition of DataLaneMaxReadTimereuse of definition of DataLaneLP2HSTimereuse o                