/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [24:0] _01_;
  wire [12:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[98] | in_data[182]) & (celloutsig_1_0z[1] | celloutsig_1_0z[2]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_3z) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_9z = ~((in_data[102] | celloutsig_1_3z) & (celloutsig_1_0z[3] | celloutsig_1_7z));
  assign celloutsig_0_11z = _00_ | celloutsig_0_2z;
  assign celloutsig_1_10z = in_data[190:173] + { in_data[119:107], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z };
  reg [24:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 25'h0000000;
    else _07_ <= { celloutsig_0_1z[5:0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z };
  assign { _01_[24:4], _00_, _01_[2:0] } = _07_;
  assign celloutsig_0_12z = { in_data[52:46], celloutsig_0_4z } & { celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_4z = { in_data[142:140], celloutsig_1_2z } == { celloutsig_1_0z[4:3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = in_data[41:30] >= { celloutsig_0_1z[5:1], celloutsig_0_1z };
  assign celloutsig_0_17z = _01_[21:16] > { celloutsig_0_12z[7:3], celloutsig_0_7z };
  assign celloutsig_1_2z = celloutsig_1_0z[4:2] && { celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_15z = ! { celloutsig_1_11z[5], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_6z[9:1] = celloutsig_1_2z ? { celloutsig_1_0z[2:0], celloutsig_1_0z, 1'h1 } : { in_data[153:147], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_2z ? { celloutsig_1_0z[2:0], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } : { celloutsig_1_0z[4:2], celloutsig_1_7z, celloutsig_1_3z, 1'h0, celloutsig_1_4z };
  assign out_data[128] = celloutsig_1_15z ? celloutsig_1_4z : celloutsig_1_11z[0];
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_1z[4:2] : celloutsig_0_0z[2:0];
  assign celloutsig_0_13z = celloutsig_0_12z[6] ? { in_data[78:60], celloutsig_0_7z } : { _01_[6:4], celloutsig_0_9z, celloutsig_0_12z[7], 1'h0, celloutsig_0_12z[5:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_35z = celloutsig_0_1z[4:1] != { celloutsig_0_6z[1], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_27z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2:1], celloutsig_1_5z } != celloutsig_1_6z[7:5];
  assign celloutsig_0_4z = celloutsig_0_0z[10:0] != { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_22z[10:1], celloutsig_0_4z } != celloutsig_0_0z[10:0];
  assign celloutsig_1_0z = - in_data[183:179];
  assign celloutsig_0_5z = - { celloutsig_0_1z[4:2], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_34z = celloutsig_0_13z[4] & celloutsig_0_11z;
  assign celloutsig_0_7z = celloutsig_0_2z & celloutsig_0_3z;
  assign celloutsig_0_2z = in_data[21] & in_data[63];
  assign celloutsig_1_3z = | in_data[187:184];
  assign celloutsig_1_13z = | celloutsig_1_10z[13:2];
  assign celloutsig_1_17z = ^ { celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_5z[3:0] >>> { celloutsig_0_1z[5:3], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[55:49] >>> celloutsig_0_0z[12:6];
  assign celloutsig_0_0z = in_data[32:20] - in_data[55:43];
  assign celloutsig_1_19z = celloutsig_1_0z[3:0] - { celloutsig_1_11z[2], celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_17z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_6z } - { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_22z = { _01_[0], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_5z } ^ { celloutsig_0_12z[4:3], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z[4] & in_data[7]) | (celloutsig_0_0z[2] & celloutsig_0_2z));
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_2z) | (celloutsig_1_10z[3] & celloutsig_1_2z));
  assign celloutsig_0_27z = ~((celloutsig_0_19z[0] & celloutsig_0_13z[8]) | (celloutsig_0_25z & celloutsig_0_12z[4]));
  assign _01_[3] = _00_;
  assign celloutsig_1_6z[0] = celloutsig_1_1z;
  assign { out_data[134:129], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_11z[6:1], celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
