Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/fibus/fs3/18/c00cds01/.cadence/rc.gui'.

                                                                      Cadence Encounter(R) RTL Compiler
                                                              Version v11.20-s017_1 (64-bit), built Jul 19 2012


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 6807651; 6832357; 7007247; 8127260 

WARNING: This version of RC is 1460 days old.
         Visit downloads.cadence.com for the latest release of RC.


=============================================================================================================================================================================
                                                                Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

               object  attribute
               ------  ---------
               design  dp_perform_rewriting_operations
               design  lp_map_to_srpg_cells
               design  lp_optimize_dynamic_power_first
               design  lp_srpg_pg_driver
             instance  black_box
             instance  dft_inherited_dont_scan
             instance  inherited_default_power_domain
             instance  lp_map_to_srpg_cells
             instance  lp_map_to_srpg_type
             instance  lp_srpg_pg_driver
              libcell  black_box
              libcell  location
                  net  logic0_driven
                  net  logic1_driven
    nominal_condition  operating_condition
                  pin  inherited_default_power_domain
                 port  inherited_default_power_domain
                 root  auto_ungroup_min_effort
                 root  degenerate_complex_seqs
                 root  dp_area_mode
                 root  dp_perform_csa_operations
                 root  dp_perform_rewriting_operations
                 root  dp_perform_sharing_operations
                 root  dp_perform_speculation_operations
                 root  exact_match_seqs_async_controls
                 root  hdl_flatten_array
                 root  hdl_old_reg_naming
                 root  hdl_reg_naming_style_scalar
                 root  hdl_reg_naming_style_vector
                 root  hdl_trim_target_index
                 root  ignore_unknown_embedded_commands
                 root  lbr_async_clr_pre_seqs_interchangable
                 root  ple_parameter_source_priority
                 root  pqos_virtual_buffer
                 root  retime_preserve_state_points
                 root  wlec_env_var
                 root  wlec_flat_r2n
                 root  wlec_no_exit
                 root  wlec_old_lp_ec_flow
                 root  wlec_save_ssion
                 root  wlec_sim_lib
                 root  wlec_sim_plus_lib
                 root  wlec_skip_iso_check_hier_compare
                 root  wlec_skip_lvl_check_hier_compare
                 root  wlec_verbose
            subdesign  allow_csa_subdesign
            subdesign  allow_sharing_subdesign
            subdesign  allow_speculation_subdesign
            subdesign  auto_ungroup_ok
            subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
=============================================================================================================================================================================

Sourcing './asy_fifo_input_rtlscript.g' (Mon Jul 18 16:12:49 +0200 2016)...
  Setting attribute of root '/': 'lib_search_path' = . /designtools/cds/cadence/kits/AMS4.10/liberty/c35_3.3V
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'c35_CORELIB_TYP.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library c35_CORELIB_TYP.lib:
  ************************************************
  An unsupported construct was detected in this library. [LBR-40]: 3
  Found 'statetable' group in cell. [LBR-83]: 1
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'c35_IOLIB_TYP.lib'.

  Message Summary for Library c35_IOLIB_TYP.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Library Information. [LBR-415]
        : Library: 'c35_CORELIB_TYP.lib', Total cells: '248', Usable cells: '233', Unusable cells: '15'.
	List of unusable cells: 'DLSG1 DLY12 DLY22 DLY32 DLY42 BUSHD TIE0 TIE1 TIELOW TIEHIGH ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Library Information. [LBR-415]
        : Library: 'c35_IOLIB_TYP.lib', Total cells: '181', Usable cells: '0', Unusable cells: '181'.
	List of unusable cells: 'BBCD1P BBCD4P BBCD4SMP BBCD8P BBCD8SMP BBCD8SP BBCD16P BBCD16SMP BBCD16SP BBCD24P ... and others.'
  Setting attribute of root '/': 'library' = c35_CORELIB_TYP.lib c35_IOLIB_TYP.lib
Info    : Library Information. [LBR-415]
        : Library: 'c35_CORELIB_TYP.lib', Total cells: '248', Usable cells: '233', Unusable cells: '15'.
	List of unusable cells: 'DLSG1 DLY12 DLY22 DLY32 DLY42 BUSHD TIE0 TIE1 TIELOW TIEHIGH ... and others.'
Info    : Library Information. [LBR-415]
        : Library: 'c35_IOLIB_TYP.lib', Total cells: '181', Usable cells: '0', Unusable cells: '181'.
	List of unusable cells: 'BBCD1P BBCD4P BBCD4SMP BBCD8P BBCD8SMP BBCD8SP BBCD16P BBCD16SMP BBCD16SP BBCD24P ... and others.'
  Libraries have 143 usable logic and 88 usable sequential lib-cells.
  Elaborating top-level block 'asy_fifo_input' from file 'asy_fifo_input.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'asy_fifo_input' with default parameters value.
  Done elaborating 'asy_fifo_input'.
  Setting attribute of root '/': 'information_level' = 6
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 18 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_data_en_25_4', 'mux_data_en_31_31', 'mux_data_to_mosi_132_5', 
'mux_r_empty_132_5', 'mux_r_empty_143_16', 'mux_r_pointer_132_5', 
'mux_r_pointer_143_16', 'mux_rdata_132_5', 'mux_rinc_62_5', 
'mux_rinc_69_33', 'mux_rinc_75_33', 'mux_spi_cs_43_4', 'mux_spi_cs_49_34', 
'mux_w_full_97_12', 'mux_w_full_105_37', 'mux_w_pointer_97_12', 
'mux_winc_62_5', 'mux_winc_69_33'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'asy_fifo_input_csa_cluster_50'...
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'asy_fifo_input_csa_cluster_50'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'asy_fifo_input_csa_cluster'...
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'asy_fifo_input_csa_cluster'... Accepted.
      Timing increment_unsigned_8...
      Removing temporary intermediate hierarchies under asy_fifo_input
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ex_mem_reg[15][0]', 'ex_mem_reg[15][1]', 'ex_mem_reg[15][2]', 
'ex_mem_reg[15][3]', 'ex_mem_reg[15][4]', 'ex_mem_reg[15][5]', 
'ex_mem_reg[15][6]', 'ex_mem_reg[15][7]'.
Mapping asy_fifo_input to gates.
      Mapping 'asy_fifo_input'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
Info    : Automatically enabling super-threading. [ST-121]
        : Host 'l11p33.rz.tu-harburg.de' has 4 processors available.
        : RC is entering super-threading mode because it is running on a multi-processor machine.  Two super-thread servers will be running on 'localhost' and no super-thread licenses will be checked out.  This is enabled by the root attribute 'auto_super_thread'.
Info    : Launching a super-threading server. [ST-120]
        : Launching server 1 of 2.
        : RC is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Launching a super-threading server. [ST-120]
        : Launching server 2 of 2.
Info    : Connection established with super-threading server. [ST-110]
        : The server is process '16582' in this host.
        : RC is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server is process '16584' in this host.
          Structuring (delay-based) asy_fifo_input...
            Starting partial collapsing (xors only) asy_fifo_input
            Finished partial collapsing.
            Starting partial collapsing  asy_fifo_input
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) asy_fifo_input
 
Global mapping target info
==========================
Cost Group 'default' target slack:  1500 ps
Target path end-point (Pin: w_pointer_reg[3]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'asy_fifo_input'.
        : Use 'report timing -lint' for more information.
        Pin                    Type          Fanout  Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)          <<<  launch                                0 R 
w_pointer_reg[0]/clk                                                
w_pointer_reg[0]/q   (u)  unmapped_d_flop         6 113.4           
g1949/in_1                                                          
g1949/z              (u)  unmapped_nand2          5  94.5           
g2040/in_1                                                          
g2040/z              (u)  unmapped_complex2       4  75.6           
g3688/in_1                                                          
g3688/z              (u)  unmapped_complex2       1  18.9           
g3670/in_0                                                          
g3670/z              (u)  unmapped_complex2       2  37.8           
g3003/in_1                                                          
g3003/z              (u)  unmapped_complex2       1  18.9           
g3466/in_0                                                          
g3466/z              (u)  unmapped_nand2          4  75.6           
g3408/in_1                                                          
g3408/z              (u)  unmapped_complex2       1  18.9           
g3391/in_1                                                          
g3391/z              (u)  unmapped_nand2          1  18.9           
w_pointer_reg[3]/d   <<<  unmapped_d_flop                           
w_pointer_reg[3]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)               capture                           50000 R 
--------------------------------------------------------------------
Start-point  : w_pointer_reg[0]/clk
End-point    : w_pointer_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 33598ps.
 
          Restructuring (delay-based) asy_fifo_input...
          Done restructuring (delay-based) asy_fifo_input
        Optimizing component asy_fifo_input...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'asy_fifo_input'.
       Pin              Type     Fanout  Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)             launch                                 0 R 
w_full_reg/C                                     0             0 R 
w_full_reg/Q            DFEC1         5  87.8 1240  +956     956 R 
g5936/A                                               +0     956   
g5936/Q                 INV3          3  49.5  391  +140    1096 F 
g5891/A                                               +0    1096   
g5891/Q                 NAND31        4  95.7 1572  +670    1767 R 
g5890/A                                               +0    1767   
g5890/Q                 INV3          3  50.5  451  +146    1913 F 
g5869/A                                               +0    1913   
g5869/Q                 NAND22        2  34.3  378  +220    2133 R 
g5801/A                                               +0    2133   
g5801/Q                 NOR21         3  64.5  628  +348    2482 F 
g5796/B                                               +0    2482   
g5796/Q                 NAND22        4  68.7  631  +369    2851 R 
g5772/A                                               +0    2851   
g5772/Q                 NOR21         8 129.3 1104  +600    3452 F 
ex_mem_reg[0][7]/E <<<  DFE1                          +0    3452   
ex_mem_reg[0][7]/C      setup                    0  +345    3796 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                            50000 R 
-------------------------------------------------------------------
Timing slack :   46204ps 
Start-point  : w_full_reg/C
End-point    : ex_mem_reg[0][7]/E

 
 
Global mapping status
=====================
                          Worst 
                 Total  Weighted
Operation         Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map      69361        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack:   993 ps
Target path end-point (Pin: ex_mem_reg[10][3]/E (DFE1/E))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'asy_fifo_input'.
       Pin               Type     Fanout  Load Arrival   
                                          (fF)   (ps)    
---------------------------------------------------------
(clock clk)         <<<  launch                      0 R 
w_full_reg/C                                             
w_full_reg/Q             DFEC1         5  87.8           
g5936/A                                                  
g5936/Q                  INV3          3  49.5           
g5891/A                                                  
g5891/Q                  NAND31        4  95.7           
g5890/A                                                  
g5890/Q                  INV3          3  50.5           
g5869/A                                                  
g5869/Q                  NAND22        2  34.3           
g5803/A                                                  
g5803/Q                  NOR21         2  46.3           
g5798/B                                                  
g5798/Q                  NAND22        4  68.7           
g5783/A                                                  
g5783/Q                  NOR21         8 129.3           
ex_mem_reg[10][3]/E <<<  DFE1                            
ex_mem_reg[10][3]/C      setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                 50000 R 
---------------------------------------------------------
Start-point  : w_full_reg/C
End-point    : ex_mem_reg[10][3]/E

The global mapper estimates a slack for this path of 33244ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'asy_fifo_input'.
       Pin              Type     Fanout  Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)             launch                                 0 R 
w_full_reg/C                                     0             0 R 
w_full_reg/Q            DFEC1         5  87.8 1240  +956     956 R 
g5936/A                                               +0     956   
g5936/Q                 INV3          3  49.5  391  +140    1096 F 
g5891/A                                               +0    1096   
g5891/Q                 NAND31        4  95.7 1572  +670    1767 R 
g5890/A                                               +0    1767   
g5890/Q                 INV3          3  50.5  451  +146    1913 F 
g5869/A                                               +0    1913   
g5869/Q                 NAND22        2  34.3  378  +220    2133 R 
g5801/A                                               +0    2133   
g5801/Q                 NOR21         3  64.5  628  +348    2482 F 
g5796/B                                               +0    2482   
g5796/Q                 NAND22        4  68.7  631  +369    2851 R 
g5770/A                                               +0    2851   
g5770/Q                 NOR21         8 129.3 1104  +600    3452 F 
ex_mem_reg[3][2]/E <<<  DFE1                          +0    3452   
ex_mem_reg[3][2]/C      setup                    0  +345    3796 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                            50000 R 
-------------------------------------------------------------------
Timing slack :   46204ps 
Start-point  : w_full_reg/C
End-point    : ex_mem_reg[3][2]/E

 
 
Global incremental optimization status
======================================
                          Worst 
                 Total  Weighted
Operation         Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_inc      69361        0  N/A

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server was process '16584' in this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server was process '16582' in this host.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 1.80 sec
          foreground process active time          : 1.80 sec
          background processes total active time  : 0.00 sec
          approximate speedup                     : 1.00X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost localhost
          memory_usage (Mb) : 79.04 79.05
        ------------------------------------------------------------
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC11.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'asy_fifo_input' in file 'fv/asy_fifo_input/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'asy_fifo_input' in file 'fv/asy_fifo_input/rtl_to_g1_withoutovf.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt       69361        0         0        0
 
Incremental optimization status (pre-loop)
==========================================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_in      69298        0         0        0
 hi_fo_buf       69298        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      69298        0         0        0
 init_drc        69298        0         0        0
 init_area       69298        0         0        0
 rem_inv_qb      68753        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      68753        0         0        0
 init_drc        68753        0         0        0
 init_area       68753        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      68753        0         0        0
 init_drc        68753        0         0        0

  Done mapping asy_fifo_input
  Synthesis succeeded.
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'asy_fifo_input'.
        Initializing DRC engine.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
rc:/> exit
Normal exit.