

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        6 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 1
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 1
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
53fd4f16359c6acfadd8d03d62702d10  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS "
Parsing file _cuobjdump_complete_output_7Ay1Qb
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403f40, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9ckfrE"
Running: cat _ptx_9ckfrE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TmBh36
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TmBh36 --output-file  /dev/null 2> _ptx_9ckfrEinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9ckfrE _ptx2_TmBh36 _ptx_9ckfrEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: graph4096.txt
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 01:08:48 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1553,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1553,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(1554,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(1555,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(1556,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1560,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(1561,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1584,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(1585,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2021,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2022,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2087,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(2088,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2176,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(2177,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2293,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(2294,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2408,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(2409,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(14,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2586,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2686,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2761,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2876,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2946,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6694,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6695
gpu_sim_insn = 110833
gpu_ipc =      16.5546
gpu_tot_sim_cycle = 6695
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.5546
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=55416

========= Core RFC stats =========
	Total RFC Accesses     = 5195
	Total RFC Misses       = 2298
	Total RFC Read Misses  = 1023
	Total RFC Write Misses = 1275
	Total RFC Evictions    = 2147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0477
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 212, Miss = 66, Miss_rate = 0.311, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 66
	L1D_total_cache_miss_rate = 0.3113
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1957
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
282, 28, 28, 28, 28, 28, 28, 28, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:749	W0_Idle:4935	W0_Scoreboard:3868	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 286 
averagemflatency = 232 
max_icnt2mem_latency = 11 
max_icnt2sh_latency = 6694 
mrq_lat_table:67 	0 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40 	6 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:        138    none      none      none         236       206    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         228       193       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         296       318    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         206       264    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         296       265    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         356       305       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       276       268         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       268       269         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       268       279         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       278         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       273       286       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8802 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005884
n_activity=388 dram_eff=0.134
bk0: 8a 8737i bk1: 0a 8834i bk2: 0a 8838i bk3: 0a 8838i bk4: 8a 8799i bk5: 8a 8796i bk6: 0a 8834i bk7: 0a 8834i bk8: 0a 8835i bk9: 0a 8837i bk10: 0a 8838i bk11: 0a 8838i bk12: 0a 8838i bk13: 0a 8838i bk14: 0a 8838i bk15: 0a 8838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7f371c1292b0 :  mf: uid=  3811, sid00:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6692), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8805 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006111
n_activity=315 dram_eff=0.1714
bk0: 4a 8817i bk1: 0a 8837i bk2: 0a 8839i bk3: 0a 8839i bk4: 6a 8803i bk5: 6a 8801i bk6: 4a 8798i bk7: 2a 8812i bk8: 0a 8833i bk9: 0a 8835i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8838i bk13: 0a 8838i bk14: 0a 8838i bk15: 0a 8838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00147109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8807 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005658
n_activity=275 dram_eff=0.1818
bk0: 2a 8822i bk1: 2a 8821i bk2: 0a 8837i bk3: 0a 8837i bk4: 8a 8808i bk5: 10a 8801i bk6: 0a 8834i bk7: 2a 8812i bk8: 0a 8835i bk9: 0a 8835i bk10: 0a 8836i bk11: 0a 8838i bk12: 0a 8838i bk13: 0a 8839i bk14: 0a 8839i bk15: 0a 8839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00169741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8814 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004753
n_activity=194 dram_eff=0.2165
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 8a 8799i bk5: 12a 8798i bk6: 0a 8835i bk7: 0a 8835i bk8: 0a 8836i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00124477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8816 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.0043
n_activity=175 dram_eff=0.2171
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 8a 8810i bk5: 10a 8791i bk6: 0a 8835i bk7: 0a 8835i bk8: 0a 8836i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00135793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8814 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004526
n_activity=206 dram_eff=0.1942
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 6a 8814i bk5: 8a 8807i bk6: 4a 8799i bk7: 0a 8834i bk8: 0a 8835i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00192373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 83
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.7590
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=285
icnt_total_pkts_simt_to_mem=115
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.87952
	minimum = 6
	maximum = 28
Network latency average = 7.86145
	minimum = 6
	maximum = 27
Slowest packet = 25
Flit latency average = 6.825
	minimum = 6
	maximum = 23
Slowest flit = 63
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000918319
	minimum = 0 (at node 13)
	maximum = 0.0123973 (at node 0)
Accepted packet rate average = 0.000918319
	minimum = 0 (at node 13)
	maximum = 0.0123973 (at node 0)
Injected flit rate average = 0.00221282
	minimum = 0 (at node 13)
	maximum = 0.017177 (at node 0)
Accepted flit rate average= 0.00221282
	minimum = 0 (at node 13)
	maximum = 0.0425691 (at node 0)
Injected packet length average = 2.40964
Accepted packet length average = 2.40964
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 55416 (inst/sec)
gpgpu_simulation_rate = 3347 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6695
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.5546
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=55416

========= Core RFC stats =========
	Total RFC Accesses     = 5195
	Total RFC Misses       = 2298
	Total RFC Read Misses  = 1023
	Total RFC Write Misses = 1275
	Total RFC Evictions    = 2147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0477
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 212, Miss = 66, Miss_rate = 0.311, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 66
	L1D_total_cache_miss_rate = 0.3113
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1957
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
282, 28, 28, 28, 28, 28, 28, 28, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:749	W0_Idle:4935	W0_Scoreboard:3868	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 286 
averagemflatency = 230 
max_icnt2mem_latency = 11 
max_icnt2sh_latency = 6694 
mrq_lat_table:67 	0 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40 	6 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:        138    none      none      none         236       206    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         228       193       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         296       318    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         206       264    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         296       265    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         356       305       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       276       268         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       268       269         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       268       279         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       278         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       273       286       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8802 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005884
n_activity=388 dram_eff=0.134
bk0: 8a 8737i bk1: 0a 8834i bk2: 0a 8838i bk3: 0a 8838i bk4: 8a 8799i bk5: 8a 8796i bk6: 0a 8834i bk7: 0a 8834i bk8: 0a 8835i bk9: 0a 8837i bk10: 0a 8838i bk11: 0a 8838i bk12: 0a 8838i bk13: 0a 8838i bk14: 0a 8838i bk15: 0a 8838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7f371c1292b0 :  mf: uid=  3811, sid00:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6692), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8805 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006111
n_activity=315 dram_eff=0.1714
bk0: 4a 8817i bk1: 0a 8837i bk2: 0a 8839i bk3: 0a 8839i bk4: 6a 8803i bk5: 6a 8801i bk6: 4a 8798i bk7: 2a 8812i bk8: 0a 8833i bk9: 0a 8835i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8838i bk13: 0a 8838i bk14: 0a 8838i bk15: 0a 8838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00147109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8807 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005658
n_activity=275 dram_eff=0.1818
bk0: 2a 8822i bk1: 2a 8821i bk2: 0a 8837i bk3: 0a 8837i bk4: 8a 8808i bk5: 10a 8801i bk6: 0a 8834i bk7: 2a 8812i bk8: 0a 8835i bk9: 0a 8835i bk10: 0a 8836i bk11: 0a 8838i bk12: 0a 8838i bk13: 0a 8839i bk14: 0a 8839i bk15: 0a 8839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00169741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8814 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004753
n_activity=194 dram_eff=0.2165
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 8a 8799i bk5: 12a 8798i bk6: 0a 8835i bk7: 0a 8835i bk8: 0a 8836i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00124477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8816 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.0043
n_activity=175 dram_eff=0.2171
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 8a 8810i bk5: 10a 8791i bk6: 0a 8835i bk7: 0a 8835i bk8: 0a 8836i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00135793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8814 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004526
n_activity=206 dram_eff=0.1942
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 6a 8814i bk5: 8a 8807i bk6: 4a 8799i bk7: 0a 8834i bk8: 0a 8835i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00192373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 83
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.7590
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=285
icnt_total_pkts_simt_to_mem=115
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6695
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.5546
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=55416

========= Core RFC stats =========
	Total RFC Accesses     = 5195
	Total RFC Misses       = 2298
	Total RFC Read Misses  = 1023
	Total RFC Write Misses = 1275
	Total RFC Evictions    = 2147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0477
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 212, Miss = 66, Miss_rate = 0.311, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 66
	L1D_total_cache_miss_rate = 0.3113
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1957
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
282, 28, 28, 28, 28, 28, 28, 28, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:749	W0_Idle:4935	W0_Scoreboard:3868	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 286 
averagemflatency = 230 
max_icnt2mem_latency = 11 
max_icnt2sh_latency = 6694 
mrq_lat_table:67 	0 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40 	6 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:        138    none      none      none         236       206    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         228       193       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         296       318    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         206       264    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         296       265    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         356       305       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       276       268         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       268       269         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       268       279         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       278         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       273       286       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8802 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005884
n_activity=388 dram_eff=0.134
bk0: 8a 8737i bk1: 0a 8834i bk2: 0a 8838i bk3: 0a 8838i bk4: 8a 8799i bk5: 8a 8796i bk6: 0a 8834i bk7: 0a 8834i bk8: 0a 8835i bk9: 0a 8837i bk10: 0a 8838i bk11: 0a 8838i bk12: 0a 8838i bk13: 0a 8838i bk14: 0a 8838i bk15: 0a 8838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7f371c1292b0 :  mf: uid=  3811, sid00:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6692), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8805 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006111
n_activity=315 dram_eff=0.1714
bk0: 4a 8817i bk1: 0a 8837i bk2: 0a 8839i bk3: 0a 8839i bk4: 6a 8803i bk5: 6a 8801i bk6: 4a 8798i bk7: 2a 8812i bk8: 0a 8833i bk9: 0a 8835i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8838i bk13: 0a 8838i bk14: 0a 8838i bk15: 0a 8838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00147109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8807 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005658
n_activity=275 dram_eff=0.1818
bk0: 2a 8822i bk1: 2a 8821i bk2: 0a 8837i bk3: 0a 8837i bk4: 8a 8808i bk5: 10a 8801i bk6: 0a 8834i bk7: 2a 8812i bk8: 0a 8835i bk9: 0a 8835i bk10: 0a 8836i bk11: 0a 8838i bk12: 0a 8838i bk13: 0a 8839i bk14: 0a 8839i bk15: 0a 8839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00169741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8814 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004753
n_activity=194 dram_eff=0.2165
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 8a 8799i bk5: 12a 8798i bk6: 0a 8835i bk7: 0a 8835i bk8: 0a 8836i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00124477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8816 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.0043
n_activity=175 dram_eff=0.2171
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 8a 8810i bk5: 10a 8791i bk6: 0a 8835i bk7: 0a 8835i bk8: 0a 8836i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00135793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8837 n_nop=8814 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004526
n_activity=206 dram_eff=0.1942
bk0: 0a 8837i bk1: 0a 8838i bk2: 0a 8839i bk3: 0a 8839i bk4: 6a 8814i bk5: 8a 8807i bk6: 4a 8799i bk7: 0a 8834i bk8: 0a 8835i bk9: 0a 8836i bk10: 0a 8836i bk11: 0a 8837i bk12: 0a 8837i bk13: 0a 8837i bk14: 0a 8837i bk15: 0a 8837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00192373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 83
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.7590
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=285
icnt_total_pkts_simt_to_mem=115
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6695)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,6695)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,6695)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,6695)
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(5,6695)
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(6,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (378,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(379,6695)
GPGPU-Sim uArch: cycles simulated: 7195  inst.: 137244 (ipc=52.8) sim_rate=68622 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 01:08:49 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (626,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(627,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1108,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(1109,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2850,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(2851,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3017,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(3018,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3308,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(3309,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3440,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(3441,6695)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(11,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3489,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(3490,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3946,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3947,6695)
GPGPU-Sim uArch: cycles simulated: 10695  inst.: 210456 (ipc=24.9) sim_rate=70152 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 01:08:50 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4031,6695), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(4032,6695)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5730,6695), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6461,6695), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6506,6695), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6549,6695), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6559,6695), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6764,6695), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6765
gpu_sim_insn = 114506
gpu_ipc =      16.9262
gpu_tot_sim_cycle = 13460
gpu_tot_sim_insn = 225339
gpu_tot_ipc =      16.7414
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=75113

========= Core RFC stats =========
	Total RFC Accesses     = 16839
	Total RFC Misses       = 8350
	Total RFC Read Misses  = 3981
	Total RFC Write Misses = 4369
	Total RFC Evictions    = 6614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5958
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 1613, Miss = 586, Miss_rate = 0.363, Pending_hits = 175, Reservation_fails = 0
	L1D_total_cache_accesses = 1613
	L1D_total_cache_misses = 586
	L1D_total_cache_miss_rate = 0.3633
	L1D_total_cache_pending_hits = 175
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0179
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1760
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5860
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
366, 112, 112, 112, 382, 112, 310, 112, 270, 168, 398, 168, 540, 168, 168, 168, 140, 140, 410, 266, 140, 338, 140, 314, 490, 196, 322, 196, 196, 196, 196, 394, 140, 140, 140, 346, 338, 290, 140, 314, 362, 218, 140, 140, 140, 140, 266, 140, 
gpgpu_n_tot_thrd_icount = 356288
gpgpu_n_tot_w_icount = 11134
gpgpu_n_stall_shd_mem = 316
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 179
gpgpu_n_mem_write_global = 485
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 9098
gpgpu_n_store_insn = 506
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 73
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1158	W0_Idle:5755	W0_Scoreboard:8873	W1:3550	W2:416	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1432 {8:179,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19496 {40:484,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24344 {136:179,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3880 {8:485,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 286 
averagemflatency = 179 
max_icnt2mem_latency = 26 
max_icnt2sh_latency = 13459 
mrq_lat_table:291 	2 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	627 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156 	24 	0 	0 	0 	0 	0 	2 	9 	31 	443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.500000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 311/8 = 38.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         3         0         3         9        13         5         6         0         0         0         0         0         0         0         0 
dram[1]:         3         3         1         1         9         8         5         4         0         0         0         0         0         0         0         0 
dram[2]:         5         3         1         1         9        11         5         5         0         0         0         0         0         0         0         0 
dram[3]:         1         2         0         1        11        14         2         3         0         0         0         0         0         0         0         0 
dram[4]:         3         1         0         0         7        16         6         2         0         0         0         0         0         0         0         0 
dram[5]:         0         2         3         1         8        10         4         1         0         0         0         0         0         0         0         0 
total reads: 217
min_bank_accesses = 0!
chip skew: 45/29 = 1.55
number of total write accesses:
dram[0]:         0         0         0         0         3         5         5         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         5         4         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         4         5         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         5         2         3         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         5         6         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         4         1         0         0         0         0         0         0         0         0 
total reads: 94
min_bank_accesses = 0!
chip skew: 19/12 = 1.58
average mf latency per bank:
dram[0]:        179       261    none         264       406       335       166       174    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268       268       374       314       152       248    none      none      none      none      none      none      none      none  
dram[2]:        244       262       268       269       548       455       225      2198    none      none      none      none      none      none      none      none  
dram[3]:        270       265    none         273       352       408       305       175    none      none      none      none      none      none      none      none  
dram[4]:        262       268    none      none         466       426       175       161    none      none      none      none      none      none      none      none  
dram[5]:     none         276       262       267       458       448       233       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       268         0       268       276       268       251       261         0         0         0         0         0         0         0         0
dram[1]:        277       268       268       268       268       268       251       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       269       271       269       252       252         0         0         0         0         0         0         0         0
dram[3]:        270       271         0       273       268       279       256       263         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       268       278       267       258         0         0         0         0         0         0         0         0
dram[5]:          0       285       268       267       273       286       259       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17644 n_act=10 n_pre=3 n_req=64 n_rd=90 n_write=19 bw_util=0.01227
n_activity=1125 dram_eff=0.1938
bk0: 12a 17660i bk1: 6a 17740i bk2: 0a 17767i bk3: 6a 17741i bk4: 18a 17684i bk5: 26a 17643i bk6: 10a 17680i bk7: 12a 17659i bk8: 0a 17762i bk9: 0a 17764i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17768i bk13: 0a 17769i bk14: 0a 17769i bk15: 0a 17769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000956884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17670 n_act=9 n_pre=1 n_req=52 n_rd=68 n_write=18 bw_util=0.009681
n_activity=913 dram_eff=0.1884
bk0: 6a 17720i bk1: 6a 17742i bk2: 2a 17750i bk3: 2a 17749i bk4: 18a 17671i bk5: 16a 17676i bk6: 10a 17681i bk7: 8a 17695i bk8: 0a 17761i bk9: 0a 17763i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17768i bk13: 0a 17769i bk14: 0a 17769i bk15: 0a 17769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000731735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17659 n_act=9 n_pre=1 n_req=56 n_rd=80 n_write=17 bw_util=0.01092
n_activity=950 dram_eff=0.2042
bk0: 10a 17710i bk1: 6a 17742i bk2: 2a 17750i bk3: 2a 17749i bk4: 18a 17696i bk5: 22a 17664i bk6: 10a 17677i bk7: 10a 17680i bk8: 0a 17762i bk9: 0a 17762i bk10: 0a 17764i bk11: 0a 17766i bk12: 0a 17768i bk13: 0a 17770i bk14: 0a 17770i bk15: 0a 17770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00140718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17677 n_act=7 n_pre=0 n_req=48 n_rd=68 n_write=14 bw_util=0.009231
n_activity=788 dram_eff=0.2081
bk0: 2a 17752i bk1: 4a 17747i bk2: 0a 17767i bk3: 2a 17750i bk4: 22a 17657i bk5: 28a 17634i bk6: 4a 17726i bk7: 6a 17711i bk8: 0a 17763i bk9: 0a 17763i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17767i bk13: 0a 17767i bk14: 0a 17768i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00135089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17675 n_act=6 n_pre=0 n_req=50 n_rd=70 n_write=15 bw_util=0.009569
n_activity=784 dram_eff=0.2168
bk0: 6a 17743i bk1: 2a 17750i bk2: 0a 17767i bk3: 0a 17768i bk4: 14a 17706i bk5: 32a 17634i bk6: 12a 17644i bk7: 4a 17727i bk8: 0a 17763i bk9: 0a 17764i bk10: 0a 17764i bk11: 0a 17765i bk12: 0a 17766i bk13: 0a 17767i bk14: 0a 17767i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00197006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17689 n_act=7 n_pre=0 n_req=41 n_rd=58 n_write=12 bw_util=0.00788
n_activity=680 dram_eff=0.2059
bk0: 0a 17768i bk1: 4a 17747i bk2: 6a 17745i bk3: 2a 17751i bk4: 16a 17678i bk5: 20a 17670i bk6: 8a 17693i bk7: 2a 17740i bk8: 0a 17762i bk9: 0a 17763i bk10: 0a 17763i bk11: 0a 17765i bk12: 0a 17765i bk13: 0a 17767i bk14: 0a 17768i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00208263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41, Miss = 20, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 25, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 18, Miss_rate = 0.450, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 20, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 20, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 36, Miss = 14, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 20, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 37, Miss = 16, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 19, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 42, Miss = 15, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 670
L2_total_cache_misses = 217
L2_total_cache_miss_rate = 0.3239
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1408
icnt_total_pkts_simt_to_mem=1158
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.16354
	minimum = 6
	maximum = 27
Network latency average = 7.91738
	minimum = 6
	maximum = 27
Slowest packet = 804
Flit latency average = 7.09464
	minimum = 6
	maximum = 27
Slowest flit = 1694
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00642742
	minimum = 0 (at node 13)
	maximum = 0.0867701 (at node 0)
Accepted packet rate average = 0.00642742
	minimum = 0 (at node 13)
	maximum = 0.0867701 (at node 0)
Injected flit rate average = 0.0118584
	minimum = 0 (at node 13)
	maximum = 0.154176 (at node 0)
Accepted flit rate average= 0.0118584
	minimum = 0 (at node 13)
	maximum = 0.166001 (at node 0)
Injected packet length average = 1.84497
Accepted packet length average = 1.84497
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 75113 (inst/sec)
gpgpu_simulation_rate = 4486 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 13460
gpu_tot_sim_insn = 225339
gpu_tot_ipc =      16.7414
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=75113

========= Core RFC stats =========
	Total RFC Accesses     = 16839
	Total RFC Misses       = 8350
	Total RFC Read Misses  = 3981
	Total RFC Write Misses = 4369
	Total RFC Evictions    = 6614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5958
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 1613, Miss = 586, Miss_rate = 0.363, Pending_hits = 175, Reservation_fails = 0
	L1D_total_cache_accesses = 1613
	L1D_total_cache_misses = 586
	L1D_total_cache_miss_rate = 0.3633
	L1D_total_cache_pending_hits = 175
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0179
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1760
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5860
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
366, 112, 112, 112, 382, 112, 310, 112, 270, 168, 398, 168, 540, 168, 168, 168, 140, 140, 410, 266, 140, 338, 140, 314, 490, 196, 322, 196, 196, 196, 196, 394, 140, 140, 140, 346, 338, 290, 140, 314, 362, 218, 140, 140, 140, 140, 266, 140, 
gpgpu_n_tot_thrd_icount = 356288
gpgpu_n_tot_w_icount = 11134
gpgpu_n_stall_shd_mem = 316
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 179
gpgpu_n_mem_write_global = 485
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 9098
gpgpu_n_store_insn = 506
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 73
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1158	W0_Idle:5755	W0_Scoreboard:8873	W1:3550	W2:416	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1432 {8:179,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19496 {40:484,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24344 {136:179,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3880 {8:485,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 286 
averagemflatency = 179 
max_icnt2mem_latency = 26 
max_icnt2sh_latency = 13459 
mrq_lat_table:291 	2 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	627 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156 	24 	0 	0 	0 	0 	0 	2 	9 	31 	443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.500000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 311/8 = 38.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         3         0         3         9        13         5         6         0         0         0         0         0         0         0         0 
dram[1]:         3         3         1         1         9         8         5         4         0         0         0         0         0         0         0         0 
dram[2]:         5         3         1         1         9        11         5         5         0         0         0         0         0         0         0         0 
dram[3]:         1         2         0         1        11        14         2         3         0         0         0         0         0         0         0         0 
dram[4]:         3         1         0         0         7        16         6         2         0         0         0         0         0         0         0         0 
dram[5]:         0         2         3         1         8        10         4         1         0         0         0         0         0         0         0         0 
total reads: 217
min_bank_accesses = 0!
chip skew: 45/29 = 1.55
number of total write accesses:
dram[0]:         0         0         0         0         3         5         5         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         5         4         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         4         5         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         5         2         3         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         5         6         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         4         1         0         0         0         0         0         0         0         0 
total reads: 94
min_bank_accesses = 0!
chip skew: 19/12 = 1.58
average mf latency per bank:
dram[0]:        179       261    none         264       406       335       166       174    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268       268       374       314       152       248    none      none      none      none      none      none      none      none  
dram[2]:        244       262       268       269       548       455       225      2198    none      none      none      none      none      none      none      none  
dram[3]:        270       265    none         273       352       408       305       175    none      none      none      none      none      none      none      none  
dram[4]:        262       268    none      none         466       426       175       161    none      none      none      none      none      none      none      none  
dram[5]:     none         276       262       267       458       448       233       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       268         0       268       276       268       251       261         0         0         0         0         0         0         0         0
dram[1]:        277       268       268       268       268       268       251       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       269       271       269       252       252         0         0         0         0         0         0         0         0
dram[3]:        270       271         0       273       268       279       256       263         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       268       278       267       258         0         0         0         0         0         0         0         0
dram[5]:          0       285       268       267       273       286       259       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17644 n_act=10 n_pre=3 n_req=64 n_rd=90 n_write=19 bw_util=0.01227
n_activity=1125 dram_eff=0.1938
bk0: 12a 17660i bk1: 6a 17740i bk2: 0a 17767i bk3: 6a 17741i bk4: 18a 17684i bk5: 26a 17643i bk6: 10a 17680i bk7: 12a 17659i bk8: 0a 17762i bk9: 0a 17764i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17768i bk13: 0a 17769i bk14: 0a 17769i bk15: 0a 17769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000956884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17670 n_act=9 n_pre=1 n_req=52 n_rd=68 n_write=18 bw_util=0.009681
n_activity=913 dram_eff=0.1884
bk0: 6a 17720i bk1: 6a 17742i bk2: 2a 17750i bk3: 2a 17749i bk4: 18a 17671i bk5: 16a 17676i bk6: 10a 17681i bk7: 8a 17695i bk8: 0a 17761i bk9: 0a 17763i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17768i bk13: 0a 17769i bk14: 0a 17769i bk15: 0a 17769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000731735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17659 n_act=9 n_pre=1 n_req=56 n_rd=80 n_write=17 bw_util=0.01092
n_activity=950 dram_eff=0.2042
bk0: 10a 17710i bk1: 6a 17742i bk2: 2a 17750i bk3: 2a 17749i bk4: 18a 17696i bk5: 22a 17664i bk6: 10a 17677i bk7: 10a 17680i bk8: 0a 17762i bk9: 0a 17762i bk10: 0a 17764i bk11: 0a 17766i bk12: 0a 17768i bk13: 0a 17770i bk14: 0a 17770i bk15: 0a 17770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00140718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17677 n_act=7 n_pre=0 n_req=48 n_rd=68 n_write=14 bw_util=0.009231
n_activity=788 dram_eff=0.2081
bk0: 2a 17752i bk1: 4a 17747i bk2: 0a 17767i bk3: 2a 17750i bk4: 22a 17657i bk5: 28a 17634i bk6: 4a 17726i bk7: 6a 17711i bk8: 0a 17763i bk9: 0a 17763i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17767i bk13: 0a 17767i bk14: 0a 17768i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00135089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17675 n_act=6 n_pre=0 n_req=50 n_rd=70 n_write=15 bw_util=0.009569
n_activity=784 dram_eff=0.2168
bk0: 6a 17743i bk1: 2a 17750i bk2: 0a 17767i bk3: 0a 17768i bk4: 14a 17706i bk5: 32a 17634i bk6: 12a 17644i bk7: 4a 17727i bk8: 0a 17763i bk9: 0a 17764i bk10: 0a 17764i bk11: 0a 17765i bk12: 0a 17766i bk13: 0a 17767i bk14: 0a 17767i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00197006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17689 n_act=7 n_pre=0 n_req=41 n_rd=58 n_write=12 bw_util=0.00788
n_activity=680 dram_eff=0.2059
bk0: 0a 17768i bk1: 4a 17747i bk2: 6a 17745i bk3: 2a 17751i bk4: 16a 17678i bk5: 20a 17670i bk6: 8a 17693i bk7: 2a 17740i bk8: 0a 17762i bk9: 0a 17763i bk10: 0a 17763i bk11: 0a 17765i bk12: 0a 17765i bk13: 0a 17767i bk14: 0a 17768i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00208263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41, Miss = 20, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 25, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 18, Miss_rate = 0.450, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 20, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 20, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 36, Miss = 14, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 20, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 37, Miss = 16, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 19, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 42, Miss = 15, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 670
L2_total_cache_misses = 217
L2_total_cache_miss_rate = 0.3239
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1408
icnt_total_pkts_simt_to_mem=1158
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 13460
gpu_tot_sim_insn = 225339
gpu_tot_ipc =      16.7414
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=75113

========= Core RFC stats =========
	Total RFC Accesses     = 16839
	Total RFC Misses       = 8350
	Total RFC Read Misses  = 3981
	Total RFC Write Misses = 4369
	Total RFC Evictions    = 6614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5958
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 1613, Miss = 586, Miss_rate = 0.363, Pending_hits = 175, Reservation_fails = 0
	L1D_total_cache_accesses = 1613
	L1D_total_cache_misses = 586
	L1D_total_cache_miss_rate = 0.3633
	L1D_total_cache_pending_hits = 175
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0179
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1760
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5860
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
366, 112, 112, 112, 382, 112, 310, 112, 270, 168, 398, 168, 540, 168, 168, 168, 140, 140, 410, 266, 140, 338, 140, 314, 490, 196, 322, 196, 196, 196, 196, 394, 140, 140, 140, 346, 338, 290, 140, 314, 362, 218, 140, 140, 140, 140, 266, 140, 
gpgpu_n_tot_thrd_icount = 356288
gpgpu_n_tot_w_icount = 11134
gpgpu_n_stall_shd_mem = 316
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 179
gpgpu_n_mem_write_global = 485
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 9098
gpgpu_n_store_insn = 506
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 73
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1158	W0_Idle:5755	W0_Scoreboard:8873	W1:3550	W2:416	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1432 {8:179,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19496 {40:484,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24344 {136:179,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3880 {8:485,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 286 
averagemflatency = 179 
max_icnt2mem_latency = 26 
max_icnt2sh_latency = 13459 
mrq_lat_table:291 	2 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	627 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156 	24 	0 	0 	0 	0 	0 	2 	9 	31 	443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.500000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 311/8 = 38.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         3         0         3         9        13         5         6         0         0         0         0         0         0         0         0 
dram[1]:         3         3         1         1         9         8         5         4         0         0         0         0         0         0         0         0 
dram[2]:         5         3         1         1         9        11         5         5         0         0         0         0         0         0         0         0 
dram[3]:         1         2         0         1        11        14         2         3         0         0         0         0         0         0         0         0 
dram[4]:         3         1         0         0         7        16         6         2         0         0         0         0         0         0         0         0 
dram[5]:         0         2         3         1         8        10         4         1         0         0         0         0         0         0         0         0 
total reads: 217
min_bank_accesses = 0!
chip skew: 45/29 = 1.55
number of total write accesses:
dram[0]:         0         0         0         0         3         5         5         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         5         4         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         4         5         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         5         2         3         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         5         6         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         4         1         0         0         0         0         0         0         0         0 
total reads: 94
min_bank_accesses = 0!
chip skew: 19/12 = 1.58
average mf latency per bank:
dram[0]:        179       261    none         264       406       335       166       174    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268       268       374       314       152       248    none      none      none      none      none      none      none      none  
dram[2]:        244       262       268       269       548       455       225      2198    none      none      none      none      none      none      none      none  
dram[3]:        270       265    none         273       352       408       305       175    none      none      none      none      none      none      none      none  
dram[4]:        262       268    none      none         466       426       175       161    none      none      none      none      none      none      none      none  
dram[5]:     none         276       262       267       458       448       233       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       268         0       268       276       268       251       261         0         0         0         0         0         0         0         0
dram[1]:        277       268       268       268       268       268       251       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       269       271       269       252       252         0         0         0         0         0         0         0         0
dram[3]:        270       271         0       273       268       279       256       263         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       268       278       267       258         0         0         0         0         0         0         0         0
dram[5]:          0       285       268       267       273       286       259       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17644 n_act=10 n_pre=3 n_req=64 n_rd=90 n_write=19 bw_util=0.01227
n_activity=1125 dram_eff=0.1938
bk0: 12a 17660i bk1: 6a 17740i bk2: 0a 17767i bk3: 6a 17741i bk4: 18a 17684i bk5: 26a 17643i bk6: 10a 17680i bk7: 12a 17659i bk8: 0a 17762i bk9: 0a 17764i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17768i bk13: 0a 17769i bk14: 0a 17769i bk15: 0a 17769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000956884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17670 n_act=9 n_pre=1 n_req=52 n_rd=68 n_write=18 bw_util=0.009681
n_activity=913 dram_eff=0.1884
bk0: 6a 17720i bk1: 6a 17742i bk2: 2a 17750i bk3: 2a 17749i bk4: 18a 17671i bk5: 16a 17676i bk6: 10a 17681i bk7: 8a 17695i bk8: 0a 17761i bk9: 0a 17763i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17768i bk13: 0a 17769i bk14: 0a 17769i bk15: 0a 17769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000731735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17659 n_act=9 n_pre=1 n_req=56 n_rd=80 n_write=17 bw_util=0.01092
n_activity=950 dram_eff=0.2042
bk0: 10a 17710i bk1: 6a 17742i bk2: 2a 17750i bk3: 2a 17749i bk4: 18a 17696i bk5: 22a 17664i bk6: 10a 17677i bk7: 10a 17680i bk8: 0a 17762i bk9: 0a 17762i bk10: 0a 17764i bk11: 0a 17766i bk12: 0a 17768i bk13: 0a 17770i bk14: 0a 17770i bk15: 0a 17770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00140718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17677 n_act=7 n_pre=0 n_req=48 n_rd=68 n_write=14 bw_util=0.009231
n_activity=788 dram_eff=0.2081
bk0: 2a 17752i bk1: 4a 17747i bk2: 0a 17767i bk3: 2a 17750i bk4: 22a 17657i bk5: 28a 17634i bk6: 4a 17726i bk7: 6a 17711i bk8: 0a 17763i bk9: 0a 17763i bk10: 0a 17766i bk11: 0a 17767i bk12: 0a 17767i bk13: 0a 17767i bk14: 0a 17768i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00135089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17675 n_act=6 n_pre=0 n_req=50 n_rd=70 n_write=15 bw_util=0.009569
n_activity=784 dram_eff=0.2168
bk0: 6a 17743i bk1: 2a 17750i bk2: 0a 17767i bk3: 0a 17768i bk4: 14a 17706i bk5: 32a 17634i bk6: 12a 17644i bk7: 4a 17727i bk8: 0a 17763i bk9: 0a 17764i bk10: 0a 17764i bk11: 0a 17765i bk12: 0a 17766i bk13: 0a 17767i bk14: 0a 17767i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00197006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17766 n_nop=17689 n_act=7 n_pre=0 n_req=41 n_rd=58 n_write=12 bw_util=0.00788
n_activity=680 dram_eff=0.2059
bk0: 0a 17768i bk1: 4a 17747i bk2: 6a 17745i bk3: 2a 17751i bk4: 16a 17678i bk5: 20a 17670i bk6: 8a 17693i bk7: 2a 17740i bk8: 0a 17762i bk9: 0a 17763i bk10: 0a 17763i bk11: 0a 17765i bk12: 0a 17765i bk13: 0a 17767i bk14: 0a 17768i bk15: 0a 17768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00208263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41, Miss = 20, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 25, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 18, Miss_rate = 0.450, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 20, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 20, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 36, Miss = 14, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 20, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 37, Miss = 16, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 19, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 42, Miss = 15, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 670
L2_total_cache_misses = 217
L2_total_cache_miss_rate = 0.3239
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1408
icnt_total_pkts_simt_to_mem=1158
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,13460)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,13460)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,13460)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,13460)
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(5,13460)
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(6,13460)
GPGPU-Sim uArch: cycles simulated: 15960  inst.: 268925 (ipc=17.4) sim_rate=67231 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 01:08:51 2018
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4792,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(4793,13460)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5288,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(5289,13460)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5450,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(5451,13460)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5511,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(5512,13460)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6395,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(6396,13460)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6617,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(6618,13460)
GPGPU-Sim uArch: cycles simulated: 21960  inst.: 311102 (ipc=10.1) sim_rate=62220 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 01:08:52 2018
GPGPU-Sim uArch: cycles simulated: 28460  inst.: 328595 (ipc= 6.9) sim_rate=54765 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 01:08:53 2018
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18800,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(18801,13460)
GPGPU-Sim uArch: cycles simulated: 34460  inst.: 350373 (ipc= 6.0) sim_rate=50053 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 01:08:54 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21473,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(21474,13460)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21717,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(21718,13460)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23973,13460), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(23974,13460)
GPGPU-Sim uArch: cycles simulated: 40460  inst.: 377627 (ipc= 5.6) sim_rate=47203 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 01:08:55 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(15,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30572,13460), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 45960  inst.: 394474 (ipc= 5.2) sim_rate=43830 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 01:08:56 2018
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34938,13460), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36452,13460), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 52460  inst.: 415809 (ipc= 4.9) sim_rate=41580 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 01:08:57 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40926,13460), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41101,13460), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42981,13460), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 42982
gpu_sim_insn = 198762
gpu_ipc =       4.6243
gpu_tot_sim_cycle = 56442
gpu_tot_sim_insn = 424101
gpu_tot_ipc =       7.5139
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 4224
gpu_stall_icnt2sh    = 24097
gpu_total_sim_rate=42410

========= Core RFC stats =========
	Total RFC Accesses     = 75296
	Total RFC Misses       = 39267
	Total RFC Read Misses  = 18232
	Total RFC Write Misses = 21035
	Total RFC Evictions    = 29320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 19922, Miss = 11428, Miss_rate = 0.574, Pending_hits = 1698, Reservation_fails = 18002
	L1D_total_cache_accesses = 19922
	L1D_total_cache_misses = 11428
	L1D_total_cache_miss_rate = 0.5736
	L1D_total_cache_pending_hits = 1698
	L1D_total_cache_reservation_fails = 18002
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0119
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2656
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21602
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
910, 832, 648, 720, 1070, 822, 1084, 744, 1316, 808, 814, 1014, 1338, 998, 902, 1014, 796, 858, 1040, 1040, 732, 960, 922, 976, 918, 530, 806, 506, 632, 712, 608, 648, 778, 962, 946, 1056, 1002, 1008, 708, 1024, 664, 750, 600, 776, 544, 626, 774, 696, 
gpgpu_n_tot_thrd_icount = 1300224
gpgpu_n_tot_w_icount = 40632
gpgpu_n_stall_shd_mem = 28007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4270
gpgpu_n_mem_write_global = 7638
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 32547
gpgpu_n_store_insn = 10705
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38271	W0_Idle:8963	W0_Scoreboard:25018	W1:13008	W2:4204	W3:3364	W4:2192	W5:1598	W6:1300	W7:1260	W8:670	W9:390	W10:558	W11:316	W12:338	W13:102	W14:182	W15:86	W16:126	W17:140	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34160 {8:4270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 308368 {40:7601,72:11,136:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 580720 {136:4270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61104 {8:7638,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 237 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 56441 
mrq_lat_table:839 	69 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8927 	2411 	562 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3691 	2420 	5640 	48 	73 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	656 	1061 	1220 	970 	320 	44 	0 	2 	9 	31 	773 	2487 	4336 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 927/8 = 115.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        21        15        11        26        31         6         6         0         0         0         0         0         0         0         0 
dram[1]:        21        17        14        11        29        29         6         6         0         0         0         0         0         0         0         0 
dram[2]:        21        17        14        17        30        26         6         5         0         0         0         0         0         0         0         0 
dram[3]:        17        16        14        17        27        28         6         4         0         0         0         0         0         0         0         0 
dram[4]:        18        16         9        13        30        31         6         4         0         0         0         0         0         0         0         0 
dram[5]:        21        18        11        13        29        31         6         4         0         0         0         0         0         0         0         0 
total reads: 797
min_bank_accesses = 0!
chip skew: 139/127 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       1060       921      1135       656      3044      2718      3340      2937    none      none      none      none      none      none      none      none  
dram[1]:       1164      1265       989      1095      3030      3098      3012      2746    none      none      none      none      none      none      none      none  
dram[2]:        967      2899       765      1750      2893      8822      2666     44692    none      none      none      none      none      none      none      none  
dram[3]:       1230      1472       669      1482      3278      5034      2913      3334    none      none      none      none      none      none      none      none  
dram[4]:       1641       982       884      1045      2951      4103      2729      2628    none      none      none      none      none      none      none      none  
dram[5]:       1089      1088       832      1081      2878      3920      3082      2963    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        339       404       407       345       366       392       323       346         0         0         0         0         0         0         0         0
dram[1]:        367       379       365       360       396       462       359       298         0         0         0         0         0         0         0         0
dram[2]:        389       921       426       841       374      1064       349      1069         0         0         0         0         0         0         0         0
dram[3]:        366       542       353       417       418       520       344       420         0         0         0         0         0         0         0         0
dram[4]:        433       381       417       425       437       471       396       380         0         0         0         0         0         0         0         0
dram[5]:        370       405       372       365       407       486       351       425         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74186 n_act=11 n_pre=3 n_req=162 n_rd=278 n_write=23 bw_util=0.00808
n_activity=2391 dram_eff=0.2518
bk0: 46a 74318i bk1: 42a 74396i bk2: 30a 74422i bk3: 22a 74443i bk4: 52a 74325i bk5: 62a 74288i bk6: 12a 74399i bk7: 12a 74393i bk8: 0a 74496i bk9: 0a 74498i bk10: 0a 74500i bk11: 0a 74503i bk12: 0a 74504i bk13: 0a 74505i bk14: 0a 74505i bk15: 0a 74505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000644287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74202 n_act=9 n_pre=1 n_req=156 n_rd=266 n_write=23 bw_util=0.007758
n_activity=2286 dram_eff=0.2528
bk0: 42a 74372i bk1: 34a 74417i bk2: 28a 74427i bk3: 22a 74442i bk4: 58a 74322i bk5: 58a 74303i bk6: 12a 74402i bk7: 12a 74401i bk8: 0a 74496i bk9: 0a 74498i bk10: 0a 74501i bk11: 0a 74502i bk12: 0a 74503i bk13: 0a 74504i bk14: 0a 74504i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000429524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74197 n_act=9 n_pre=1 n_req=157 n_rd=272 n_write=22 bw_util=0.007893
n_activity=2252 dram_eff=0.2611
bk0: 42a 74373i bk1: 34a 74413i bk2: 28a 74433i bk3: 34a 74409i bk4: 60a 74322i bk5: 52a 74309i bk6: 12a 74397i bk7: 10a 74415i bk8: 0a 74497i bk9: 0a 74497i bk10: 0a 74499i bk11: 0a 74501i bk12: 0a 74503i bk13: 0a 74505i bk14: 0a 74505i bk15: 0a 74505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000590596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74215 n_act=8 n_pre=0 n_req=149 n_rd=258 n_write=20 bw_util=0.007463
n_activity=2140 dram_eff=0.2598
bk0: 34a 74411i bk1: 32a 74420i bk2: 28a 74434i bk3: 34a 74417i bk4: 54a 74328i bk5: 56a 74298i bk6: 12a 74403i bk7: 8a 74431i bk8: 0a 74498i bk9: 0a 74498i bk10: 0a 74501i bk11: 0a 74502i bk12: 0a 74502i bk13: 0a 74502i bk14: 0a 74503i bk15: 0a 74503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000550328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74218 n_act=8 n_pre=0 n_req=148 n_rd=254 n_write=21 bw_util=0.007382
n_activity=2119 dram_eff=0.2596
bk0: 36a 74409i bk1: 32a 74420i bk2: 18a 74452i bk3: 26a 74436i bk4: 60a 74306i bk5: 62a 74295i bk6: 12a 74378i bk7: 8a 74434i bk8: 0a 74498i bk9: 0a 74499i bk10: 0a 74499i bk11: 0a 74500i bk12: 0a 74501i bk13: 0a 74502i bk14: 0a 74502i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00076509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74205 n_act=8 n_pre=0 n_req=155 n_rd=266 n_write=22 bw_util=0.007731
n_activity=2110 dram_eff=0.273
bk0: 42a 74399i bk1: 36a 74411i bk2: 22a 74447i bk3: 26a 74433i bk4: 58a 74289i bk5: 62a 74262i bk6: 12a 74397i bk7: 8a 74430i bk8: 0a 74497i bk9: 0a 74498i bk10: 0a 74499i bk11: 0a 74501i bk12: 0a 74501i bk13: 0a 74503i bk14: 0a 74504i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000818781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 867, Miss = 70, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 812, Miss = 69, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 873, Miss = 70, Miss_rate = 0.080, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 884, Miss = 63, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 797, Miss = 71, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2147, Miss = 65, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 827, Miss = 64, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1082, Miss = 65, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 840, Miss = 63, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 966, Miss = 64, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 829, Miss = 67, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 990, Miss = 66, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11914
L2_total_cache_misses = 797
L2_total_cache_miss_rate = 0.0669
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=29016
icnt_total_pkts_simt_to_mem=19641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.4888
	minimum = 6
	maximum = 558
Network latency average = 29.7824
	minimum = 6
	maximum = 323
Slowest packet = 1931
Flit latency average = 29.8084
	minimum = 6
	maximum = 319
Slowest flit = 9593
Fragmentation average = 0.00916044
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0193776
	minimum = 0 (at node 13)
	maximum = 0.261598 (at node 0)
Accepted packet rate average = 0.0193776
	minimum = 0 (at node 13)
	maximum = 0.261598 (at node 0)
Injected flit rate average = 0.039716
	minimum = 0 (at node 13)
	maximum = 0.430017 (at node 0)
Accepted flit rate average= 0.039716
	minimum = 0 (at node 13)
	maximum = 0.642315 (at node 0)
Injected packet length average = 2.04958
Accepted packet length average = 2.04958
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 42410 (inst/sec)
gpgpu_simulation_rate = 5644 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 56442
gpu_tot_sim_insn = 424101
gpu_tot_ipc =       7.5139
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 4224
gpu_stall_icnt2sh    = 24097
gpu_total_sim_rate=42410

========= Core RFC stats =========
	Total RFC Accesses     = 75296
	Total RFC Misses       = 39267
	Total RFC Read Misses  = 18232
	Total RFC Write Misses = 21035
	Total RFC Evictions    = 29320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 19922, Miss = 11428, Miss_rate = 0.574, Pending_hits = 1698, Reservation_fails = 18002
	L1D_total_cache_accesses = 19922
	L1D_total_cache_misses = 11428
	L1D_total_cache_miss_rate = 0.5736
	L1D_total_cache_pending_hits = 1698
	L1D_total_cache_reservation_fails = 18002
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0119
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2656
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21602
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
910, 832, 648, 720, 1070, 822, 1084, 744, 1316, 808, 814, 1014, 1338, 998, 902, 1014, 796, 858, 1040, 1040, 732, 960, 922, 976, 918, 530, 806, 506, 632, 712, 608, 648, 778, 962, 946, 1056, 1002, 1008, 708, 1024, 664, 750, 600, 776, 544, 626, 774, 696, 
gpgpu_n_tot_thrd_icount = 1300224
gpgpu_n_tot_w_icount = 40632
gpgpu_n_stall_shd_mem = 28007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4270
gpgpu_n_mem_write_global = 7638
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 32547
gpgpu_n_store_insn = 10705
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38271	W0_Idle:8963	W0_Scoreboard:25018	W1:13008	W2:4204	W3:3364	W4:2192	W5:1598	W6:1300	W7:1260	W8:670	W9:390	W10:558	W11:316	W12:338	W13:102	W14:182	W15:86	W16:126	W17:140	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34160 {8:4270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 308368 {40:7601,72:11,136:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 580720 {136:4270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61104 {8:7638,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 236 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 56441 
mrq_lat_table:839 	69 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8927 	2411 	562 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3691 	2420 	5640 	48 	73 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	656 	1061 	1220 	970 	320 	44 	0 	2 	9 	31 	773 	2487 	4336 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 927/8 = 115.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        21        15        11        26        31         6         6         0         0         0         0         0         0         0         0 
dram[1]:        21        17        14        11        29        29         6         6         0         0         0         0         0         0         0         0 
dram[2]:        21        17        14        17        30        26         6         5         0         0         0         0         0         0         0         0 
dram[3]:        17        16        14        17        27        28         6         4         0         0         0         0         0         0         0         0 
dram[4]:        18        16         9        13        30        31         6         4         0         0         0         0         0         0         0         0 
dram[5]:        21        18        11        13        29        31         6         4         0         0         0         0         0         0         0         0 
total reads: 797
min_bank_accesses = 0!
chip skew: 139/127 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       1060       921      1135       656      3044      2718      3340      2937    none      none      none      none      none      none      none      none  
dram[1]:       1164      1265       989      1095      3030      3098      3012      2746    none      none      none      none      none      none      none      none  
dram[2]:        967      2899       765      1750      2893      8822      2666     44692    none      none      none      none      none      none      none      none  
dram[3]:       1230      1472       669      1482      3278      5034      2913      3334    none      none      none      none      none      none      none      none  
dram[4]:       1641       982       884      1045      2951      4103      2729      2628    none      none      none      none      none      none      none      none  
dram[5]:       1089      1088       832      1081      2878      3920      3082      2963    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        339       404       407       345       366       392       323       346         0         0         0         0         0         0         0         0
dram[1]:        367       379       365       360       396       462       359       298         0         0         0         0         0         0         0         0
dram[2]:        389       921       426       841       374      1064       349      1069         0         0         0         0         0         0         0         0
dram[3]:        366       542       353       417       418       520       344       420         0         0         0         0         0         0         0         0
dram[4]:        433       381       417       425       437       471       396       380         0         0         0         0         0         0         0         0
dram[5]:        370       405       372       365       407       486       351       425         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74186 n_act=11 n_pre=3 n_req=162 n_rd=278 n_write=23 bw_util=0.00808
n_activity=2391 dram_eff=0.2518
bk0: 46a 74318i bk1: 42a 74396i bk2: 30a 74422i bk3: 22a 74443i bk4: 52a 74325i bk5: 62a 74288i bk6: 12a 74399i bk7: 12a 74393i bk8: 0a 74496i bk9: 0a 74498i bk10: 0a 74500i bk11: 0a 74503i bk12: 0a 74504i bk13: 0a 74505i bk14: 0a 74505i bk15: 0a 74505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000644287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74202 n_act=9 n_pre=1 n_req=156 n_rd=266 n_write=23 bw_util=0.007758
n_activity=2286 dram_eff=0.2528
bk0: 42a 74372i bk1: 34a 74417i bk2: 28a 74427i bk3: 22a 74442i bk4: 58a 74322i bk5: 58a 74303i bk6: 12a 74402i bk7: 12a 74401i bk8: 0a 74496i bk9: 0a 74498i bk10: 0a 74501i bk11: 0a 74502i bk12: 0a 74503i bk13: 0a 74504i bk14: 0a 74504i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000429524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74197 n_act=9 n_pre=1 n_req=157 n_rd=272 n_write=22 bw_util=0.007893
n_activity=2252 dram_eff=0.2611
bk0: 42a 74373i bk1: 34a 74413i bk2: 28a 74433i bk3: 34a 74409i bk4: 60a 74322i bk5: 52a 74309i bk6: 12a 74397i bk7: 10a 74415i bk8: 0a 74497i bk9: 0a 74497i bk10: 0a 74499i bk11: 0a 74501i bk12: 0a 74503i bk13: 0a 74505i bk14: 0a 74505i bk15: 0a 74505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000590596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74215 n_act=8 n_pre=0 n_req=149 n_rd=258 n_write=20 bw_util=0.007463
n_activity=2140 dram_eff=0.2598
bk0: 34a 74411i bk1: 32a 74420i bk2: 28a 74434i bk3: 34a 74417i bk4: 54a 74328i bk5: 56a 74298i bk6: 12a 74403i bk7: 8a 74431i bk8: 0a 74498i bk9: 0a 74498i bk10: 0a 74501i bk11: 0a 74502i bk12: 0a 74502i bk13: 0a 74502i bk14: 0a 74503i bk15: 0a 74503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000550328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74218 n_act=8 n_pre=0 n_req=148 n_rd=254 n_write=21 bw_util=0.007382
n_activity=2119 dram_eff=0.2596
bk0: 36a 74409i bk1: 32a 74420i bk2: 18a 74452i bk3: 26a 74436i bk4: 60a 74306i bk5: 62a 74295i bk6: 12a 74378i bk7: 8a 74434i bk8: 0a 74498i bk9: 0a 74499i bk10: 0a 74499i bk11: 0a 74500i bk12: 0a 74501i bk13: 0a 74502i bk14: 0a 74502i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00076509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74205 n_act=8 n_pre=0 n_req=155 n_rd=266 n_write=22 bw_util=0.007731
n_activity=2110 dram_eff=0.273
bk0: 42a 74399i bk1: 36a 74411i bk2: 22a 74447i bk3: 26a 74433i bk4: 58a 74289i bk5: 62a 74262i bk6: 12a 74397i bk7: 8a 74430i bk8: 0a 74497i bk9: 0a 74498i bk10: 0a 74499i bk11: 0a 74501i bk12: 0a 74501i bk13: 0a 74503i bk14: 0a 74504i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000818781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 867, Miss = 70, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 812, Miss = 69, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 873, Miss = 70, Miss_rate = 0.080, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 884, Miss = 63, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 797, Miss = 71, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2147, Miss = 65, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 827, Miss = 64, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1082, Miss = 65, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 840, Miss = 63, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 966, Miss = 64, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 829, Miss = 67, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 990, Miss = 66, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11914
L2_total_cache_misses = 797
L2_total_cache_miss_rate = 0.0669
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=29016
icnt_total_pkts_simt_to_mem=19641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 56442
gpu_tot_sim_insn = 424101
gpu_tot_ipc =       7.5139
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 4224
gpu_stall_icnt2sh    = 24097
gpu_total_sim_rate=42410

========= Core RFC stats =========
	Total RFC Accesses     = 75296
	Total RFC Misses       = 39267
	Total RFC Read Misses  = 18232
	Total RFC Write Misses = 21035
	Total RFC Evictions    = 29320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 19922, Miss = 11428, Miss_rate = 0.574, Pending_hits = 1698, Reservation_fails = 18002
	L1D_total_cache_accesses = 19922
	L1D_total_cache_misses = 11428
	L1D_total_cache_miss_rate = 0.5736
	L1D_total_cache_pending_hits = 1698
	L1D_total_cache_reservation_fails = 18002
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0119
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2656
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21602
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
910, 832, 648, 720, 1070, 822, 1084, 744, 1316, 808, 814, 1014, 1338, 998, 902, 1014, 796, 858, 1040, 1040, 732, 960, 922, 976, 918, 530, 806, 506, 632, 712, 608, 648, 778, 962, 946, 1056, 1002, 1008, 708, 1024, 664, 750, 600, 776, 544, 626, 774, 696, 
gpgpu_n_tot_thrd_icount = 1300224
gpgpu_n_tot_w_icount = 40632
gpgpu_n_stall_shd_mem = 28007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4270
gpgpu_n_mem_write_global = 7638
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 32547
gpgpu_n_store_insn = 10705
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38271	W0_Idle:8963	W0_Scoreboard:25018	W1:13008	W2:4204	W3:3364	W4:2192	W5:1598	W6:1300	W7:1260	W8:670	W9:390	W10:558	W11:316	W12:338	W13:102	W14:182	W15:86	W16:126	W17:140	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34160 {8:4270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 308368 {40:7601,72:11,136:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 580720 {136:4270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61104 {8:7638,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 236 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 56441 
mrq_lat_table:839 	69 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8927 	2411 	562 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3691 	2420 	5640 	48 	73 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	656 	1061 	1220 	970 	320 	44 	0 	2 	9 	31 	773 	2487 	4336 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 927/8 = 115.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        21        15        11        26        31         6         6         0         0         0         0         0         0         0         0 
dram[1]:        21        17        14        11        29        29         6         6         0         0         0         0         0         0         0         0 
dram[2]:        21        17        14        17        30        26         6         5         0         0         0         0         0         0         0         0 
dram[3]:        17        16        14        17        27        28         6         4         0         0         0         0         0         0         0         0 
dram[4]:        18        16         9        13        30        31         6         4         0         0         0         0         0         0         0         0 
dram[5]:        21        18        11        13        29        31         6         4         0         0         0         0         0         0         0         0 
total reads: 797
min_bank_accesses = 0!
chip skew: 139/127 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       1060       921      1135       656      3044      2718      3340      2937    none      none      none      none      none      none      none      none  
dram[1]:       1164      1265       989      1095      3030      3098      3012      2746    none      none      none      none      none      none      none      none  
dram[2]:        967      2899       765      1750      2893      8822      2666     44692    none      none      none      none      none      none      none      none  
dram[3]:       1230      1472       669      1482      3278      5034      2913      3334    none      none      none      none      none      none      none      none  
dram[4]:       1641       982       884      1045      2951      4103      2729      2628    none      none      none      none      none      none      none      none  
dram[5]:       1089      1088       832      1081      2878      3920      3082      2963    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        339       404       407       345       366       392       323       346         0         0         0         0         0         0         0         0
dram[1]:        367       379       365       360       396       462       359       298         0         0         0         0         0         0         0         0
dram[2]:        389       921       426       841       374      1064       349      1069         0         0         0         0         0         0         0         0
dram[3]:        366       542       353       417       418       520       344       420         0         0         0         0         0         0         0         0
dram[4]:        433       381       417       425       437       471       396       380         0         0         0         0         0         0         0         0
dram[5]:        370       405       372       365       407       486       351       425         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74186 n_act=11 n_pre=3 n_req=162 n_rd=278 n_write=23 bw_util=0.00808
n_activity=2391 dram_eff=0.2518
bk0: 46a 74318i bk1: 42a 74396i bk2: 30a 74422i bk3: 22a 74443i bk4: 52a 74325i bk5: 62a 74288i bk6: 12a 74399i bk7: 12a 74393i bk8: 0a 74496i bk9: 0a 74498i bk10: 0a 74500i bk11: 0a 74503i bk12: 0a 74504i bk13: 0a 74505i bk14: 0a 74505i bk15: 0a 74505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000644287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74202 n_act=9 n_pre=1 n_req=156 n_rd=266 n_write=23 bw_util=0.007758
n_activity=2286 dram_eff=0.2528
bk0: 42a 74372i bk1: 34a 74417i bk2: 28a 74427i bk3: 22a 74442i bk4: 58a 74322i bk5: 58a 74303i bk6: 12a 74402i bk7: 12a 74401i bk8: 0a 74496i bk9: 0a 74498i bk10: 0a 74501i bk11: 0a 74502i bk12: 0a 74503i bk13: 0a 74504i bk14: 0a 74504i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000429524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74197 n_act=9 n_pre=1 n_req=157 n_rd=272 n_write=22 bw_util=0.007893
n_activity=2252 dram_eff=0.2611
bk0: 42a 74373i bk1: 34a 74413i bk2: 28a 74433i bk3: 34a 74409i bk4: 60a 74322i bk5: 52a 74309i bk6: 12a 74397i bk7: 10a 74415i bk8: 0a 74497i bk9: 0a 74497i bk10: 0a 74499i bk11: 0a 74501i bk12: 0a 74503i bk13: 0a 74505i bk14: 0a 74505i bk15: 0a 74505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000590596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74215 n_act=8 n_pre=0 n_req=149 n_rd=258 n_write=20 bw_util=0.007463
n_activity=2140 dram_eff=0.2598
bk0: 34a 74411i bk1: 32a 74420i bk2: 28a 74434i bk3: 34a 74417i bk4: 54a 74328i bk5: 56a 74298i bk6: 12a 74403i bk7: 8a 74431i bk8: 0a 74498i bk9: 0a 74498i bk10: 0a 74501i bk11: 0a 74502i bk12: 0a 74502i bk13: 0a 74502i bk14: 0a 74503i bk15: 0a 74503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000550328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74218 n_act=8 n_pre=0 n_req=148 n_rd=254 n_write=21 bw_util=0.007382
n_activity=2119 dram_eff=0.2596
bk0: 36a 74409i bk1: 32a 74420i bk2: 18a 74452i bk3: 26a 74436i bk4: 60a 74306i bk5: 62a 74295i bk6: 12a 74378i bk7: 8a 74434i bk8: 0a 74498i bk9: 0a 74499i bk10: 0a 74499i bk11: 0a 74500i bk12: 0a 74501i bk13: 0a 74502i bk14: 0a 74502i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00076509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74501 n_nop=74205 n_act=8 n_pre=0 n_req=155 n_rd=266 n_write=22 bw_util=0.007731
n_activity=2110 dram_eff=0.273
bk0: 42a 74399i bk1: 36a 74411i bk2: 22a 74447i bk3: 26a 74433i bk4: 58a 74289i bk5: 62a 74262i bk6: 12a 74397i bk7: 8a 74430i bk8: 0a 74497i bk9: 0a 74498i bk10: 0a 74499i bk11: 0a 74501i bk12: 0a 74501i bk13: 0a 74503i bk14: 0a 74504i bk15: 0a 74504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000818781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 867, Miss = 70, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 812, Miss = 69, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 873, Miss = 70, Miss_rate = 0.080, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 884, Miss = 63, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 797, Miss = 71, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2147, Miss = 65, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 827, Miss = 64, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1082, Miss = 65, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 840, Miss = 63, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 966, Miss = 64, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 829, Miss = 67, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 990, Miss = 66, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11914
L2_total_cache_misses = 797
L2_total_cache_miss_rate = 0.0669
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=29016
icnt_total_pkts_simt_to_mem=19641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,56442)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,56442)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,56442)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,56442)
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(5,56442)
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(6,56442)
GPGPU-Sim uArch: cycles simulated: 59442  inst.: 460723 (ipc=12.2) sim_rate=41883 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 01:08:58 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 65942  inst.: 486844 (ipc= 6.6) sim_rate=40570 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 01:08:59 2018
GPGPU-Sim uArch: cycles simulated: 72442  inst.: 507963 (ipc= 5.2) sim_rate=39074 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 01:09:00 2018
GPGPU-Sim uArch: cycles simulated: 78942  inst.: 529663 (ipc= 4.7) sim_rate=37833 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 01:09:01 2018
GPGPU-Sim uArch: cycles simulated: 85442  inst.: 562258 (ipc= 4.8) sim_rate=37483 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 01:09:02 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30382,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(30383,56442)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 91442  inst.: 591864 (ipc= 4.8) sim_rate=36991 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 01:09:03 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35121,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(35122,56442)
GPGPU-Sim uArch: cycles simulated: 98442  inst.: 623431 (ipc= 4.7) sim_rate=36672 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 01:09:04 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (43183,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(43184,56442)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45353,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(45354,56442)
GPGPU-Sim uArch: cycles simulated: 104942  inst.: 659838 (ipc= 4.9) sim_rate=36657 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 01:09:05 2018
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49727,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(49728,56442)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(10,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 111442  inst.: 692523 (ipc= 4.9) sim_rate=36448 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 01:09:06 2018
GPGPU-Sim uArch: cycles simulated: 116942  inst.: 721188 (ipc= 4.9) sim_rate=36059 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 01:09:07 2018
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61364,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(61365,56442)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (64886,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(64887,56442)
GPGPU-Sim uArch: cycles simulated: 122942  inst.: 757437 (ipc= 5.0) sim_rate=36068 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 01:09:08 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (72210,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(72211,56442)
GPGPU-Sim uArch: cycles simulated: 128942  inst.: 790136 (ipc= 5.0) sim_rate=35915 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 01:09:09 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (76196,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(76197,56442)
GPGPU-Sim uArch: cycles simulated: 134442  inst.: 821855 (ipc= 5.1) sim_rate=35732 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 01:09:10 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (80446,56442), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(80447,56442)
GPGPU-Sim uArch: cycles simulated: 140942  inst.: 855994 (ipc= 5.1) sim_rate=35666 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 01:09:11 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(15,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (87247,56442), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (89982,56442), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 146942  inst.: 884780 (ipc= 5.1) sim_rate=35391 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 01:09:12 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (93550,56442), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (95381,56442), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (95751,56442), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (96119,56442), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 96120
gpu_sim_insn = 477202
gpu_ipc =       4.9646
gpu_tot_sim_cycle = 152562
gpu_tot_sim_insn = 901303
gpu_tot_ipc =       5.9078
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 100854
gpu_total_sim_rate=36052

========= Core RFC stats =========
	Total RFC Accesses     = 157859
	Total RFC Misses       = 80363
	Total RFC Read Misses  = 36515
	Total RFC Write Misses = 43848
	Total RFC Evictions    = 65107

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42456
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 66980, Miss = 37439, Miss_rate = 0.559, Pending_hits = 5118, Reservation_fails = 62989
	L1D_total_cache_accesses = 66980
	L1D_total_cache_misses = 37439
	L1D_total_cache_miss_rate = 0.5590
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 62989
	L1D_cache_data_port_util = 0.160
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44981
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3552
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42358
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1780, 1710, 1486, 1646, 1852, 1700, 1922, 1638, 2242, 1702, 1788, 1948, 2200, 1956, 1884, 1972, 1658, 1736, 1934, 1846, 1586, 1782, 1912, 1902, 1884, 1360, 1516, 1488, 1614, 1550, 1534, 1518, 1358, 1590, 1630, 1652, 1646, 1588, 1400, 1612, 1284, 1394, 1204, 1380, 1116, 1198, 1410, 1324, 
gpgpu_n_tot_thrd_icount = 2529024
gpgpu_n_tot_w_icount = 79032
gpgpu_n_stall_shd_mem = 108712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14206
gpgpu_n_mem_write_global = 24120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 120278
gpgpu_n_store_insn = 39906
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 108469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161820	W0_Idle:10990	W0_Scoreboard:53282	W1:17656	W2:6900	W3:5396	W4:3976	W5:2966	W6:2756	W7:2660	W8:1750	W9:1582	W10:1686	W11:1562	W12:1354	W13:884	W14:1406	W15:980	W16:1386	W17:854	W18:782	W19:822	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 113648 {8:14206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 986272 {40:23849,72:71,136:200,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1932016 {136:14206,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 192960 {8:24120,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 246 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 152317 
mrq_lat_table:1219 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27705 	8676 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9119 	7576 	21379 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1438 	2917 	4217 	4017 	1430 	188 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2250 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1351/8 = 168.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        31        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        31        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1221
min_bank_accesses = 0!
chip skew: 207/201 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       2312      2482      2117      1943      7820      8756     10678     10162    none      none      none      none      none      none      none      none  
dram[1]:       2620      2569      2251      2399      7940      9244     10732     10774    none      none      none      none      none      none      none      none  
dram[2]:       2543      5683      2144      4382      7678     25611     10819    109676    none      none      none      none      none      none      none      none  
dram[3]:       2485      2600      1694      2231      7976     14505     10482     10850    none      none      none      none      none      none      none      none  
dram[4]:       3057      2355      2182      2277      9390     13438     10955     11773    none      none      none      none      none      none      none      none  
dram[5]:       2723      2965      2337      2556      8380     13068      9641     12906    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        441       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200928 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.00434
n_activity=3259 dram_eff=0.2682
bk0: 70a 201144i bk1: 64a 201230i bk2: 64a 201226i bk3: 64a 201227i bk4: 64a 201179i bk5: 64a 201162i bk6: 12a 201277i bk7: 12a 201271i bk8: 0a 201374i bk9: 0a 201376i bk10: 0a 201378i bk11: 0a 201381i bk12: 0a 201382i bk13: 0a 201383i bk14: 0a 201383i bk15: 0a 201383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000307877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200934 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.00432
n_activity=3221 dram_eff=0.2701
bk0: 68a 201194i bk1: 64a 201230i bk2: 64a 201223i bk3: 64a 201226i bk4: 64a 201188i bk5: 64a 201169i bk6: 12a 201280i bk7: 12a 201279i bk8: 0a 201374i bk9: 0a 201376i bk10: 0a 201379i bk11: 0a 201380i bk12: 0a 201381i bk13: 0a 201382i bk14: 0a 201382i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000238357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200941 n_act=9 n_pre=1 n_req=224 n_rd=406 n_write=22 bw_util=0.004251
n_activity=3126 dram_eff=0.2738
bk0: 66a 201201i bk1: 64a 201227i bk2: 62a 201235i bk3: 64a 201223i bk4: 64a 201192i bk5: 64a 201161i bk6: 12a 201275i bk7: 10a 201293i bk8: 0a 201375i bk9: 0a 201375i bk10: 0a 201377i bk11: 0a 201379i bk12: 0a 201381i bk13: 0a 201383i bk14: 0a 201383i bk15: 0a 201383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000288014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200947 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.004211
n_activity=3086 dram_eff=0.2748
bk0: 64a 201225i bk1: 64a 201228i bk2: 64a 201236i bk3: 64a 201227i bk4: 64a 201184i bk5: 64a 201160i bk6: 12a 201281i bk7: 8a 201309i bk8: 0a 201376i bk9: 0a 201376i bk10: 0a 201379i bk11: 0a 201380i bk12: 0a 201380i bk13: 0a 201380i bk14: 0a 201381i bk15: 0a 201381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000288014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200948 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.004201
n_activity=3029 dram_eff=0.2793
bk0: 64a 201227i bk1: 62a 201234i bk2: 64a 201226i bk3: 64a 201228i bk4: 64a 201176i bk5: 64a 201169i bk6: 12a 201256i bk7: 8a 201312i bk8: 0a 201376i bk9: 0a 201377i bk10: 0a 201377i bk11: 0a 201378i bk12: 0a 201379i bk13: 0a 201380i bk14: 0a 201380i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000387329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200945 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.004231
n_activity=3088 dram_eff=0.2759
bk0: 64a 201233i bk1: 64a 201233i bk2: 64a 201237i bk3: 64a 201233i bk4: 64a 201155i bk5: 64a 201136i bk6: 12a 201275i bk7: 8a 201308i bk8: 0a 201375i bk9: 0a 201376i bk10: 0a 201377i bk11: 0a 201379i bk12: 0a 201379i bk13: 0a 201381i bk14: 0a 201382i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000322774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2737, Miss = 105, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2813, Miss = 102, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2768, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3005, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2647, Miss = 102, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5783, Miss = 101, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2620, Miss = 102, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3399, Miss = 100, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2937, Miss = 102, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3399, Miss = 99, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2812, Miss = 102, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3412, Miss = 100, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 38332
L2_total_cache_misses = 1221
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1086
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=95178
icnt_total_pkts_simt_to_mem=63123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.3749
	minimum = 6
	maximum = 532
Network latency average = 36.0196
	minimum = 6
	maximum = 319
Slowest packet = 24529
Flit latency average = 35.0735
	minimum = 6
	maximum = 319
Slowest flit = 149282
Fragmentation average = 0.00529942
	minimum = 0
	maximum = 280
Injected packet rate average = 0.0203588
	minimum = 0 (at node 13)
	maximum = 0.274844 (at node 0)
Accepted packet rate average = 0.0203588
	minimum = 0 (at node 13)
	maximum = 0.274844 (at node 0)
Injected flit rate average = 0.0422481
	minimum = 0 (at node 13)
	maximum = 0.452372 (at node 0)
Accepted flit rate average= 0.0422481
	minimum = 0 (at node 13)
	maximum = 0.688327 (at node 0)
Injected packet length average = 2.07518
Accepted packet length average = 2.07518
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 36052 (inst/sec)
gpgpu_simulation_rate = 6102 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 152562
gpu_tot_sim_insn = 901303
gpu_tot_ipc =       5.9078
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 100854
gpu_total_sim_rate=36052

========= Core RFC stats =========
	Total RFC Accesses     = 157859
	Total RFC Misses       = 80363
	Total RFC Read Misses  = 36515
	Total RFC Write Misses = 43848
	Total RFC Evictions    = 65107

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42456
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 66980, Miss = 37439, Miss_rate = 0.559, Pending_hits = 5118, Reservation_fails = 62989
	L1D_total_cache_accesses = 66980
	L1D_total_cache_misses = 37439
	L1D_total_cache_miss_rate = 0.5590
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 62989
	L1D_cache_data_port_util = 0.160
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44981
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3552
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42358
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1780, 1710, 1486, 1646, 1852, 1700, 1922, 1638, 2242, 1702, 1788, 1948, 2200, 1956, 1884, 1972, 1658, 1736, 1934, 1846, 1586, 1782, 1912, 1902, 1884, 1360, 1516, 1488, 1614, 1550, 1534, 1518, 1358, 1590, 1630, 1652, 1646, 1588, 1400, 1612, 1284, 1394, 1204, 1380, 1116, 1198, 1410, 1324, 
gpgpu_n_tot_thrd_icount = 2529024
gpgpu_n_tot_w_icount = 79032
gpgpu_n_stall_shd_mem = 108712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14206
gpgpu_n_mem_write_global = 24120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 120278
gpgpu_n_store_insn = 39906
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 108469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161820	W0_Idle:10990	W0_Scoreboard:53282	W1:17656	W2:6900	W3:5396	W4:3976	W5:2966	W6:2756	W7:2660	W8:1750	W9:1582	W10:1686	W11:1562	W12:1354	W13:884	W14:1406	W15:980	W16:1386	W17:854	W18:782	W19:822	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 113648 {8:14206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 986272 {40:23849,72:71,136:200,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1932016 {136:14206,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 192960 {8:24120,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 246 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 152317 
mrq_lat_table:1219 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27705 	8676 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9119 	7576 	21379 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1438 	2917 	4217 	4017 	1430 	188 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2250 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1351/8 = 168.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        31        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        31        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1221
min_bank_accesses = 0!
chip skew: 207/201 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       2312      2482      2117      1943      7820      8756     10678     10162    none      none      none      none      none      none      none      none  
dram[1]:       2620      2569      2251      2399      7940      9244     10732     10774    none      none      none      none      none      none      none      none  
dram[2]:       2543      5683      2144      4382      7678     25611     10819    109676    none      none      none      none      none      none      none      none  
dram[3]:       2485      2600      1694      2231      7976     14505     10482     10850    none      none      none      none      none      none      none      none  
dram[4]:       3057      2355      2182      2277      9390     13438     10955     11773    none      none      none      none      none      none      none      none  
dram[5]:       2723      2965      2337      2556      8380     13068      9641     12906    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        441       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200928 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.00434
n_activity=3259 dram_eff=0.2682
bk0: 70a 201144i bk1: 64a 201230i bk2: 64a 201226i bk3: 64a 201227i bk4: 64a 201179i bk5: 64a 201162i bk6: 12a 201277i bk7: 12a 201271i bk8: 0a 201374i bk9: 0a 201376i bk10: 0a 201378i bk11: 0a 201381i bk12: 0a 201382i bk13: 0a 201383i bk14: 0a 201383i bk15: 0a 201383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000307877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200934 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.00432
n_activity=3221 dram_eff=0.2701
bk0: 68a 201194i bk1: 64a 201230i bk2: 64a 201223i bk3: 64a 201226i bk4: 64a 201188i bk5: 64a 201169i bk6: 12a 201280i bk7: 12a 201279i bk8: 0a 201374i bk9: 0a 201376i bk10: 0a 201379i bk11: 0a 201380i bk12: 0a 201381i bk13: 0a 201382i bk14: 0a 201382i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000238357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200941 n_act=9 n_pre=1 n_req=224 n_rd=406 n_write=22 bw_util=0.004251
n_activity=3126 dram_eff=0.2738
bk0: 66a 201201i bk1: 64a 201227i bk2: 62a 201235i bk3: 64a 201223i bk4: 64a 201192i bk5: 64a 201161i bk6: 12a 201275i bk7: 10a 201293i bk8: 0a 201375i bk9: 0a 201375i bk10: 0a 201377i bk11: 0a 201379i bk12: 0a 201381i bk13: 0a 201383i bk14: 0a 201383i bk15: 0a 201383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000288014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200947 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.004211
n_activity=3086 dram_eff=0.2748
bk0: 64a 201225i bk1: 64a 201228i bk2: 64a 201236i bk3: 64a 201227i bk4: 64a 201184i bk5: 64a 201160i bk6: 12a 201281i bk7: 8a 201309i bk8: 0a 201376i bk9: 0a 201376i bk10: 0a 201379i bk11: 0a 201380i bk12: 0a 201380i bk13: 0a 201380i bk14: 0a 201381i bk15: 0a 201381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000288014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200948 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.004201
n_activity=3029 dram_eff=0.2793
bk0: 64a 201227i bk1: 62a 201234i bk2: 64a 201226i bk3: 64a 201228i bk4: 64a 201176i bk5: 64a 201169i bk6: 12a 201256i bk7: 8a 201312i bk8: 0a 201376i bk9: 0a 201377i bk10: 0a 201377i bk11: 0a 201378i bk12: 0a 201379i bk13: 0a 201380i bk14: 0a 201380i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000387329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200945 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.004231
n_activity=3088 dram_eff=0.2759
bk0: 64a 201233i bk1: 64a 201233i bk2: 64a 201237i bk3: 64a 201233i bk4: 64a 201155i bk5: 64a 201136i bk6: 12a 201275i bk7: 8a 201308i bk8: 0a 201375i bk9: 0a 201376i bk10: 0a 201377i bk11: 0a 201379i bk12: 0a 201379i bk13: 0a 201381i bk14: 0a 201382i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000322774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2737, Miss = 105, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2813, Miss = 102, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2768, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3005, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2647, Miss = 102, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5783, Miss = 101, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2620, Miss = 102, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3399, Miss = 100, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2937, Miss = 102, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3399, Miss = 99, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2812, Miss = 102, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3412, Miss = 100, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 38332
L2_total_cache_misses = 1221
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1086
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=95178
icnt_total_pkts_simt_to_mem=63123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 152562
gpu_tot_sim_insn = 901303
gpu_tot_ipc =       5.9078
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 100854
gpu_total_sim_rate=36052

========= Core RFC stats =========
	Total RFC Accesses     = 157859
	Total RFC Misses       = 80363
	Total RFC Read Misses  = 36515
	Total RFC Write Misses = 43848
	Total RFC Evictions    = 65107

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42456
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 66980, Miss = 37439, Miss_rate = 0.559, Pending_hits = 5118, Reservation_fails = 62989
	L1D_total_cache_accesses = 66980
	L1D_total_cache_misses = 37439
	L1D_total_cache_miss_rate = 0.5590
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 62989
	L1D_cache_data_port_util = 0.160
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44981
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3552
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42358
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1780, 1710, 1486, 1646, 1852, 1700, 1922, 1638, 2242, 1702, 1788, 1948, 2200, 1956, 1884, 1972, 1658, 1736, 1934, 1846, 1586, 1782, 1912, 1902, 1884, 1360, 1516, 1488, 1614, 1550, 1534, 1518, 1358, 1590, 1630, 1652, 1646, 1588, 1400, 1612, 1284, 1394, 1204, 1380, 1116, 1198, 1410, 1324, 
gpgpu_n_tot_thrd_icount = 2529024
gpgpu_n_tot_w_icount = 79032
gpgpu_n_stall_shd_mem = 108712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14206
gpgpu_n_mem_write_global = 24120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 120278
gpgpu_n_store_insn = 39906
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 108469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161820	W0_Idle:10990	W0_Scoreboard:53282	W1:17656	W2:6900	W3:5396	W4:3976	W5:2966	W6:2756	W7:2660	W8:1750	W9:1582	W10:1686	W11:1562	W12:1354	W13:884	W14:1406	W15:980	W16:1386	W17:854	W18:782	W19:822	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 113648 {8:14206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 986272 {40:23849,72:71,136:200,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1932016 {136:14206,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 192960 {8:24120,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 246 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 152317 
mrq_lat_table:1219 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27705 	8676 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9119 	7576 	21379 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1438 	2917 	4217 	4017 	1430 	188 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2250 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1351/8 = 168.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        31        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        31        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1221
min_bank_accesses = 0!
chip skew: 207/201 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       2312      2482      2117      1943      7820      8756     10678     10162    none      none      none      none      none      none      none      none  
dram[1]:       2620      2569      2251      2399      7940      9244     10732     10774    none      none      none      none      none      none      none      none  
dram[2]:       2543      5683      2144      4382      7678     25611     10819    109676    none      none      none      none      none      none      none      none  
dram[3]:       2485      2600      1694      2231      7976     14505     10482     10850    none      none      none      none      none      none      none      none  
dram[4]:       3057      2355      2182      2277      9390     13438     10955     11773    none      none      none      none      none      none      none      none  
dram[5]:       2723      2965      2337      2556      8380     13068      9641     12906    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        441       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200928 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.00434
n_activity=3259 dram_eff=0.2682
bk0: 70a 201144i bk1: 64a 201230i bk2: 64a 201226i bk3: 64a 201227i bk4: 64a 201179i bk5: 64a 201162i bk6: 12a 201277i bk7: 12a 201271i bk8: 0a 201374i bk9: 0a 201376i bk10: 0a 201378i bk11: 0a 201381i bk12: 0a 201382i bk13: 0a 201383i bk14: 0a 201383i bk15: 0a 201383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000307877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200934 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.00432
n_activity=3221 dram_eff=0.2701
bk0: 68a 201194i bk1: 64a 201230i bk2: 64a 201223i bk3: 64a 201226i bk4: 64a 201188i bk5: 64a 201169i bk6: 12a 201280i bk7: 12a 201279i bk8: 0a 201374i bk9: 0a 201376i bk10: 0a 201379i bk11: 0a 201380i bk12: 0a 201381i bk13: 0a 201382i bk14: 0a 201382i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000238357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200941 n_act=9 n_pre=1 n_req=224 n_rd=406 n_write=22 bw_util=0.004251
n_activity=3126 dram_eff=0.2738
bk0: 66a 201201i bk1: 64a 201227i bk2: 62a 201235i bk3: 64a 201223i bk4: 64a 201192i bk5: 64a 201161i bk6: 12a 201275i bk7: 10a 201293i bk8: 0a 201375i bk9: 0a 201375i bk10: 0a 201377i bk11: 0a 201379i bk12: 0a 201381i bk13: 0a 201383i bk14: 0a 201383i bk15: 0a 201383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000288014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200947 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.004211
n_activity=3086 dram_eff=0.2748
bk0: 64a 201225i bk1: 64a 201228i bk2: 64a 201236i bk3: 64a 201227i bk4: 64a 201184i bk5: 64a 201160i bk6: 12a 201281i bk7: 8a 201309i bk8: 0a 201376i bk9: 0a 201376i bk10: 0a 201379i bk11: 0a 201380i bk12: 0a 201380i bk13: 0a 201380i bk14: 0a 201381i bk15: 0a 201381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000288014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200948 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.004201
n_activity=3029 dram_eff=0.2793
bk0: 64a 201227i bk1: 62a 201234i bk2: 64a 201226i bk3: 64a 201228i bk4: 64a 201176i bk5: 64a 201169i bk6: 12a 201256i bk7: 8a 201312i bk8: 0a 201376i bk9: 0a 201377i bk10: 0a 201377i bk11: 0a 201378i bk12: 0a 201379i bk13: 0a 201380i bk14: 0a 201380i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000387329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201379 n_nop=200945 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.004231
n_activity=3088 dram_eff=0.2759
bk0: 64a 201233i bk1: 64a 201233i bk2: 64a 201237i bk3: 64a 201233i bk4: 64a 201155i bk5: 64a 201136i bk6: 12a 201275i bk7: 8a 201308i bk8: 0a 201375i bk9: 0a 201376i bk10: 0a 201377i bk11: 0a 201379i bk12: 0a 201379i bk13: 0a 201381i bk14: 0a 201382i bk15: 0a 201382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000322774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2737, Miss = 105, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2813, Miss = 102, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2768, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3005, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2647, Miss = 102, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5783, Miss = 101, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2620, Miss = 102, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3399, Miss = 100, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2937, Miss = 102, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3399, Miss = 99, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2812, Miss = 102, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3412, Miss = 100, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 38332
L2_total_cache_misses = 1221
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1086
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=95178
icnt_total_pkts_simt_to_mem=63123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0
GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 

	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,152562)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,152562)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,152562)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,152562)
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(5,152562)
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(6,152562)
GPGPU-Sim uArch: cycles simulated: 153562  inst.: 928498 (ipc=27.2) sim_rate=35711 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 01:09:13 2018
GPGPU-Sim uArch: cycles simulated: 160562  inst.: 957745 (ipc= 7.1) sim_rate=35472 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 01:09:14 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13370,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(13371,152562)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14446,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(14447,152562)
GPGPU-Sim uArch: cycles simulated: 167062  inst.: 994055 (ipc= 6.4) sim_rate=35501 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 01:09:15 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17715,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(17716,152562)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19139,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(19140,152562)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19228,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(19229,152562)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19815,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(19816,152562)
GPGPU-Sim uArch: cycles simulated: 172562  inst.: 1039656 (ipc= 6.9) sim_rate=35850 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 01:09:16 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21151,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(21152,152562)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(9,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21854,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(21855,152562)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22420,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(22421,152562)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23099,152562), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(23100,152562)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23318,152562), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23330,152562), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24464,152562), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24542,152562), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25038,152562), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25184,152562), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
Destroy streams for kernel 5: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 25185
gpu_sim_insn = 184056
gpu_ipc =       7.3082
gpu_tot_sim_cycle = 177747
gpu_tot_sim_insn = 1085359
gpu_tot_ipc =       6.1062
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 107120
gpu_total_sim_rate=37426

========= Core RFC stats =========
	Total RFC Accesses     = 197012
	Total RFC Misses       = 100117
	Total RFC Read Misses  = 44396
	Total RFC Write Misses = 55721
	Total RFC Evictions    = 82215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 54139
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 77585, Miss = 41327, Miss_rate = 0.533, Pending_hits = 6608, Reservation_fails = 73217
	L1D_total_cache_accesses = 77585
	L1D_total_cache_misses = 41327
	L1D_total_cache_miss_rate = 0.5327
	L1D_total_cache_pending_hits = 6608
	L1D_total_cache_reservation_fails = 73217
	L1D_cache_data_port_util = 0.167
	L1D_cache_fill_port_util = 0.098
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55039
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18178
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2244, 2308, 1988, 2198, 2458, 2140, 2392, 2156, 2602, 2118, 2258, 2514, 2672, 2530, 2434, 2410, 1950, 2084, 2266, 2186, 1958, 2162, 2228, 2148, 2306, 1774, 2130, 1910, 2228, 1846, 1814, 1884, 1648, 2006, 2068, 2114, 2124, 2114, 1830, 2138, 1728, 1678, 1600, 1656, 1392, 1594, 1822, 1544, 
gpgpu_n_tot_thrd_icount = 3179264
gpgpu_n_tot_w_icount = 99352
gpgpu_n_stall_shd_mem = 124913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17498
gpgpu_n_mem_write_global = 24845
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 142023
gpgpu_n_store_insn = 42001
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184682	W0_Idle:11224	W0_Scoreboard:60236	W1:22616	W2:9912	W3:7238	W4:5280	W5:3722	W6:3618	W7:3192	W8:2298	W9:1880	W10:2110	W11:2048	W12:1556	W13:1138	W14:1752	W15:1382	W16:1802	W17:900	W18:782	W19:868	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 139984 {8:17498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1015368 {40:24573,72:71,136:201,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2379728 {136:17498,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 198760 {8:24845,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 241 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 176440 
mrq_lat_table:1221 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31267 	9131 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12718 	7868 	21505 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1812 	3553 	5244 	5076 	1624 	190 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2975 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	234 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       3194      3204      2574      2275      8458      9115     10691     10218    none      none      none      none      none      none      none      none  
dram[1]:       3508      3322      2765      2843      8618      9622     10835     10806    none      none      none      none      none      none      none      none  
dram[2]:       3367      6637      2712      4990      8317     26140     10852    113038    none      none      none      none      none      none      none      none  
dram[3]:       3213      3347      2303      2857      8652     14874     10634     10925    none      none      none      none      none      none      none      none  
dram[4]:       4011      3206      2743      2814      9856     13815     11101     11813    none      none      none      none      none      none      none      none  
dram[5]:       3429      3728      2854      3051      8850     13425      9771     12950    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        448       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234171 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.003725
n_activity=3259 dram_eff=0.2682
bk0: 70a 234387i bk1: 64a 234473i bk2: 64a 234469i bk3: 64a 234470i bk4: 64a 234422i bk5: 64a 234405i bk6: 12a 234520i bk7: 12a 234514i bk8: 0a 234617i bk9: 0a 234619i bk10: 0a 234621i bk11: 0a 234624i bk12: 0a 234625i bk13: 0a 234626i bk14: 0a 234626i bk15: 0a 234626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000264255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234177 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.003708
n_activity=3221 dram_eff=0.2701
bk0: 68a 234437i bk1: 64a 234473i bk2: 64a 234466i bk3: 64a 234469i bk4: 64a 234431i bk5: 64a 234412i bk6: 12a 234523i bk7: 12a 234522i bk8: 0a 234617i bk9: 0a 234619i bk10: 0a 234622i bk11: 0a 234623i bk12: 0a 234624i bk13: 0a 234625i bk14: 0a 234625i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000204584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234182 n_act=9 n_pre=1 n_req=225 n_rd=408 n_write=22 bw_util=0.003665
n_activity=3141 dram_eff=0.2738
bk0: 66a 234444i bk1: 64a 234470i bk2: 64a 234474i bk3: 64a 234466i bk4: 64a 234435i bk5: 64a 234404i bk6: 12a 234518i bk7: 10a 234536i bk8: 0a 234618i bk9: 0a 234618i bk10: 0a 234620i bk11: 0a 234622i bk12: 0a 234624i bk13: 0a 234626i bk14: 0a 234626i bk15: 0a 234626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234190 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.003614
n_activity=3086 dram_eff=0.2748
bk0: 64a 234468i bk1: 64a 234471i bk2: 64a 234479i bk3: 64a 234470i bk4: 64a 234427i bk5: 64a 234403i bk6: 12a 234524i bk7: 8a 234552i bk8: 0a 234619i bk9: 0a 234619i bk10: 0a 234622i bk11: 0a 234623i bk12: 0a 234623i bk13: 0a 234623i bk14: 0a 234624i bk15: 0a 234624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247206
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234189 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.003623
n_activity=3044 dram_eff=0.2792
bk0: 64a 234470i bk1: 64a 234473i bk2: 64a 234469i bk3: 64a 234471i bk4: 64a 234419i bk5: 64a 234412i bk6: 12a 234499i bk7: 8a 234555i bk8: 0a 234619i bk9: 0a 234620i bk10: 0a 234620i bk11: 0a 234621i bk12: 0a 234622i bk13: 0a 234623i bk14: 0a 234623i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00033245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234188 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.003631
n_activity=3088 dram_eff=0.2759
bk0: 64a 234476i bk1: 64a 234476i bk2: 64a 234480i bk3: 64a 234476i bk4: 64a 234398i bk5: 64a 234379i bk6: 12a 234518i bk7: 8a 234551i bk8: 0a 234618i bk9: 0a 234619i bk10: 0a 234620i bk11: 0a 234622i bk12: 0a 234622i bk13: 0a 234624i bk14: 0a 234625i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000277041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3089, Miss = 105, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3073, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3139, Miss = 104, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3286, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3014, Miss = 103, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6233, Miss = 101, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2993, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3710, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3275, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3709, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3114, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3714, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 42349
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0289
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=112363
icnt_total_pkts_simt_to_mem=67868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.8117
	minimum = 6
	maximum = 288
Network latency average = 29.3123
	minimum = 6
	maximum = 254
Slowest packet = 76806
Flit latency average = 34.2073
	minimum = 6
	maximum = 250
Slowest flit = 158632
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0118148
	minimum = 0 (at node 13)
	maximum = 0.1595 (at node 0)
Accepted packet rate average = 0.0118148
	minimum = 0 (at node 13)
	maximum = 0.1595 (at node 0)
Injected flit rate average = 0.0322502
	minimum = 0 (at node 13)
	maximum = 0.188406 (at node 0)
Accepted flit rate average= 0.0322502
	minimum = 0 (at node 13)
	maximum = 0.682351 (at node 0)
Injected packet length average = 2.72965
Accepted packet length average = 2.72965
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 37426 (inst/sec)
gpgpu_simulation_rate = 6129 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 177747
gpu_tot_sim_insn = 1085359
gpu_tot_ipc =       6.1062
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 107120
gpu_total_sim_rate=37426

========= Core RFC stats =========
	Total RFC Accesses     = 197012
	Total RFC Misses       = 100117
	Total RFC Read Misses  = 44396
	Total RFC Write Misses = 55721
	Total RFC Evictions    = 82215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 54139
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 77585, Miss = 41327, Miss_rate = 0.533, Pending_hits = 6608, Reservation_fails = 73217
	L1D_total_cache_accesses = 77585
	L1D_total_cache_misses = 41327
	L1D_total_cache_miss_rate = 0.5327
	L1D_total_cache_pending_hits = 6608
	L1D_total_cache_reservation_fails = 73217
	L1D_cache_data_port_util = 0.167
	L1D_cache_fill_port_util = 0.098
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55039
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18178
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2244, 2308, 1988, 2198, 2458, 2140, 2392, 2156, 2602, 2118, 2258, 2514, 2672, 2530, 2434, 2410, 1950, 2084, 2266, 2186, 1958, 2162, 2228, 2148, 2306, 1774, 2130, 1910, 2228, 1846, 1814, 1884, 1648, 2006, 2068, 2114, 2124, 2114, 1830, 2138, 1728, 1678, 1600, 1656, 1392, 1594, 1822, 1544, 
gpgpu_n_tot_thrd_icount = 3179264
gpgpu_n_tot_w_icount = 99352
gpgpu_n_stall_shd_mem = 124913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17498
gpgpu_n_mem_write_global = 24845
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 142023
gpgpu_n_store_insn = 42001
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184682	W0_Idle:11224	W0_Scoreboard:60236	W1:22616	W2:9912	W3:7238	W4:5280	W5:3722	W6:3618	W7:3192	W8:2298	W9:1880	W10:2110	W11:2048	W12:1556	W13:1138	W14:1752	W15:1382	W16:1802	W17:900	W18:782	W19:868	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 139984 {8:17498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1015368 {40:24573,72:71,136:201,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2379728 {136:17498,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 198760 {8:24845,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 241 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 176440 
mrq_lat_table:1221 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31267 	9131 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12718 	7868 	21505 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1812 	3553 	5244 	5076 	1624 	190 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2975 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	234 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       3194      3204      2574      2275      8458      9115     10691     10218    none      none      none      none      none      none      none      none  
dram[1]:       3508      3322      2765      2843      8618      9622     10835     10806    none      none      none      none      none      none      none      none  
dram[2]:       3367      6637      2712      4990      8317     26140     10852    113038    none      none      none      none      none      none      none      none  
dram[3]:       3213      3347      2303      2857      8652     14874     10634     10925    none      none      none      none      none      none      none      none  
dram[4]:       4011      3206      2743      2814      9856     13815     11101     11813    none      none      none      none      none      none      none      none  
dram[5]:       3429      3728      2854      3051      8850     13425      9771     12950    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        448       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234171 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.003725
n_activity=3259 dram_eff=0.2682
bk0: 70a 234387i bk1: 64a 234473i bk2: 64a 234469i bk3: 64a 234470i bk4: 64a 234422i bk5: 64a 234405i bk6: 12a 234520i bk7: 12a 234514i bk8: 0a 234617i bk9: 0a 234619i bk10: 0a 234621i bk11: 0a 234624i bk12: 0a 234625i bk13: 0a 234626i bk14: 0a 234626i bk15: 0a 234626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000264255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234177 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.003708
n_activity=3221 dram_eff=0.2701
bk0: 68a 234437i bk1: 64a 234473i bk2: 64a 234466i bk3: 64a 234469i bk4: 64a 234431i bk5: 64a 234412i bk6: 12a 234523i bk7: 12a 234522i bk8: 0a 234617i bk9: 0a 234619i bk10: 0a 234622i bk11: 0a 234623i bk12: 0a 234624i bk13: 0a 234625i bk14: 0a 234625i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000204584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234182 n_act=9 n_pre=1 n_req=225 n_rd=408 n_write=22 bw_util=0.003665
n_activity=3141 dram_eff=0.2738
bk0: 66a 234444i bk1: 64a 234470i bk2: 64a 234474i bk3: 64a 234466i bk4: 64a 234435i bk5: 64a 234404i bk6: 12a 234518i bk7: 10a 234536i bk8: 0a 234618i bk9: 0a 234618i bk10: 0a 234620i bk11: 0a 234622i bk12: 0a 234624i bk13: 0a 234626i bk14: 0a 234626i bk15: 0a 234626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234190 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.003614
n_activity=3086 dram_eff=0.2748
bk0: 64a 234468i bk1: 64a 234471i bk2: 64a 234479i bk3: 64a 234470i bk4: 64a 234427i bk5: 64a 234403i bk6: 12a 234524i bk7: 8a 234552i bk8: 0a 234619i bk9: 0a 234619i bk10: 0a 234622i bk11: 0a 234623i bk12: 0a 234623i bk13: 0a 234623i bk14: 0a 234624i bk15: 0a 234624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247206
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234189 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.003623
n_activity=3044 dram_eff=0.2792
bk0: 64a 234470i bk1: 64a 234473i bk2: 64a 234469i bk3: 64a 234471i bk4: 64a 234419i bk5: 64a 234412i bk6: 12a 234499i bk7: 8a 234555i bk8: 0a 234619i bk9: 0a 234620i bk10: 0a 234620i bk11: 0a 234621i bk12: 0a 234622i bk13: 0a 234623i bk14: 0a 234623i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00033245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234188 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.003631
n_activity=3088 dram_eff=0.2759
bk0: 64a 234476i bk1: 64a 234476i bk2: 64a 234480i bk3: 64a 234476i bk4: 64a 234398i bk5: 64a 234379i bk6: 12a 234518i bk7: 8a 234551i bk8: 0a 234618i bk9: 0a 234619i bk10: 0a 234620i bk11: 0a 234622i bk12: 0a 234622i bk13: 0a 234624i bk14: 0a 234625i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000277041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3089, Miss = 105, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3073, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3139, Miss = 104, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3286, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3014, Miss = 103, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6233, Miss = 101, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2993, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3710, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3275, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3709, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3114, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3714, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 42349
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0289
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=112363
icnt_total_pkts_simt_to_mem=67868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 177747
gpu_tot_sim_insn = 1085359
gpu_tot_ipc =       6.1062
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 107120
gpu_total_sim_rate=37426

========= Core RFC stats =========
	Total RFC Accesses     = 197012
	Total RFC Misses       = 100117
	Total RFC Read Misses  = 44396
	Total RFC Write Misses = 55721
	Total RFC Evictions    = 82215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 54139
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 77585, Miss = 41327, Miss_rate = 0.533, Pending_hits = 6608, Reservation_fails = 73217
	L1D_total_cache_accesses = 77585
	L1D_total_cache_misses = 41327
	L1D_total_cache_miss_rate = 0.5327
	L1D_total_cache_pending_hits = 6608
	L1D_total_cache_reservation_fails = 73217
	L1D_cache_data_port_util = 0.167
	L1D_cache_fill_port_util = 0.098
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55039
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18178
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2244, 2308, 1988, 2198, 2458, 2140, 2392, 2156, 2602, 2118, 2258, 2514, 2672, 2530, 2434, 2410, 1950, 2084, 2266, 2186, 1958, 2162, 2228, 2148, 2306, 1774, 2130, 1910, 2228, 1846, 1814, 1884, 1648, 2006, 2068, 2114, 2124, 2114, 1830, 2138, 1728, 1678, 1600, 1656, 1392, 1594, 1822, 1544, 
gpgpu_n_tot_thrd_icount = 3179264
gpgpu_n_tot_w_icount = 99352
gpgpu_n_stall_shd_mem = 124913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17498
gpgpu_n_mem_write_global = 24845
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 142023
gpgpu_n_store_insn = 42001
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184682	W0_Idle:11224	W0_Scoreboard:60236	W1:22616	W2:9912	W3:7238	W4:5280	W5:3722	W6:3618	W7:3192	W8:2298	W9:1880	W10:2110	W11:2048	W12:1556	W13:1138	W14:1752	W15:1382	W16:1802	W17:900	W18:782	W19:868	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 139984 {8:17498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1015368 {40:24573,72:71,136:201,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2379728 {136:17498,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 198760 {8:24845,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 241 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 176440 
mrq_lat_table:1221 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31267 	9131 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12718 	7868 	21505 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1812 	3553 	5244 	5076 	1624 	190 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2975 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	234 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       3194      3204      2574      2275      8458      9115     10691     10218    none      none      none      none      none      none      none      none  
dram[1]:       3508      3322      2765      2843      8618      9622     10835     10806    none      none      none      none      none      none      none      none  
dram[2]:       3367      6637      2712      4990      8317     26140     10852    113038    none      none      none      none      none      none      none      none  
dram[3]:       3213      3347      2303      2857      8652     14874     10634     10925    none      none      none      none      none      none      none      none  
dram[4]:       4011      3206      2743      2814      9856     13815     11101     11813    none      none      none      none      none      none      none      none  
dram[5]:       3429      3728      2854      3051      8850     13425      9771     12950    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        448       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234171 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.003725
n_activity=3259 dram_eff=0.2682
bk0: 70a 234387i bk1: 64a 234473i bk2: 64a 234469i bk3: 64a 234470i bk4: 64a 234422i bk5: 64a 234405i bk6: 12a 234520i bk7: 12a 234514i bk8: 0a 234617i bk9: 0a 234619i bk10: 0a 234621i bk11: 0a 234624i bk12: 0a 234625i bk13: 0a 234626i bk14: 0a 234626i bk15: 0a 234626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000264255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234177 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.003708
n_activity=3221 dram_eff=0.2701
bk0: 68a 234437i bk1: 64a 234473i bk2: 64a 234466i bk3: 64a 234469i bk4: 64a 234431i bk5: 64a 234412i bk6: 12a 234523i bk7: 12a 234522i bk8: 0a 234617i bk9: 0a 234619i bk10: 0a 234622i bk11: 0a 234623i bk12: 0a 234624i bk13: 0a 234625i bk14: 0a 234625i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000204584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234182 n_act=9 n_pre=1 n_req=225 n_rd=408 n_write=22 bw_util=0.003665
n_activity=3141 dram_eff=0.2738
bk0: 66a 234444i bk1: 64a 234470i bk2: 64a 234474i bk3: 64a 234466i bk4: 64a 234435i bk5: 64a 234404i bk6: 12a 234518i bk7: 10a 234536i bk8: 0a 234618i bk9: 0a 234618i bk10: 0a 234620i bk11: 0a 234622i bk12: 0a 234624i bk13: 0a 234626i bk14: 0a 234626i bk15: 0a 234626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234190 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.003614
n_activity=3086 dram_eff=0.2748
bk0: 64a 234468i bk1: 64a 234471i bk2: 64a 234479i bk3: 64a 234470i bk4: 64a 234427i bk5: 64a 234403i bk6: 12a 234524i bk7: 8a 234552i bk8: 0a 234619i bk9: 0a 234619i bk10: 0a 234622i bk11: 0a 234623i bk12: 0a 234623i bk13: 0a 234623i bk14: 0a 234624i bk15: 0a 234624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247206
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234189 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.003623
n_activity=3044 dram_eff=0.2792
bk0: 64a 234470i bk1: 64a 234473i bk2: 64a 234469i bk3: 64a 234471i bk4: 64a 234419i bk5: 64a 234412i bk6: 12a 234499i bk7: 8a 234555i bk8: 0a 234619i bk9: 0a 234620i bk10: 0a 234620i bk11: 0a 234621i bk12: 0a 234622i bk13: 0a 234623i bk14: 0a 234623i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00033245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234622 n_nop=234188 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.003631
n_activity=3088 dram_eff=0.2759
bk0: 64a 234476i bk1: 64a 234476i bk2: 64a 234480i bk3: 64a 234476i bk4: 64a 234398i bk5: 64a 234379i bk6: 12a 234518i bk7: 8a 234551i bk8: 0a 234618i bk9: 0a 234619i bk10: 0a 234620i bk11: 0a 234622i bk12: 0a 234622i bk13: 0a 234624i bk14: 0a 234625i bk15: 0a 234625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000277041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3089, Miss = 105, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3073, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3139, Miss = 104, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3286, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3014, Miss = 103, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6233, Miss = 101, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2993, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3710, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3275, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3709, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3114, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3714, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 42349
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0289
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=112363
icnt_total_pkts_simt_to_mem=67868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,177747)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,177747)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,177747)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,177747)
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(5,177747)
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(6,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (375,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(376,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (859,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(860,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (918,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(919,177747)
GPGPU-Sim uArch: cycles simulated: 178747  inst.: 1136708 (ipc=51.3) sim_rate=37890 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 01:09:17 2018
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1383,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(1384,177747)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1727,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(1728,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1763,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1764,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1792,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(1793,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2085,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4, start_tid:1024, end_tid:1280, initialized @(2086,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2095,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5, start_tid:1280, end_tid:1536, initialized @(2096,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2174,177747), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(2175,177747)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2382,177747), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2467,177747), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2535,177747), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2584,177747), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2713,177747), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2719,177747), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2720
gpu_sim_insn = 111807
gpu_ipc =      41.1055
gpu_tot_sim_cycle = 180467
gpu_tot_sim_insn = 1197166
gpu_tot_ipc =       6.6337
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 107120
gpu_total_sim_rate=39905

========= Core RFC stats =========
	Total RFC Accesses     = 203220
	Total RFC Misses       = 102925
	Total RFC Read Misses  = 45705
	Total RFC Write Misses = 57220
	Total RFC Evictions    = 85001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 56564
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 77996, Miss = 41396, Miss_rate = 0.531, Pending_hits = 6693, Reservation_fails = 73217
	L1D_total_cache_accesses = 77996
	L1D_total_cache_misses = 41396
	L1D_total_cache_miss_rate = 0.5307
	L1D_total_cache_pending_hits = 6693
	L1D_total_cache_reservation_fails = 73217
	L1D_cache_data_port_util = 0.166
	L1D_cache_fill_port_util = 0.097
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55039
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5344
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18178
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56466
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2434, 2420, 2100, 2310, 2570, 2252, 2504, 2268, 2688, 2316, 2314, 2570, 2728, 2586, 2490, 2466, 1978, 2112, 2294, 2214, 1986, 2348, 2256, 2270, 2362, 1830, 2186, 1966, 2330, 2012, 1870, 1940, 1814, 2062, 2124, 2170, 2274, 2170, 1886, 2194, 1868, 1818, 1740, 1796, 1532, 1734, 1962, 1684, 
gpgpu_n_tot_thrd_icount = 3321536
gpgpu_n_tot_w_icount = 103798
gpgpu_n_stall_shd_mem = 124976
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17564
gpgpu_n_mem_write_global = 24863
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 146413
gpgpu_n_store_insn = 42027
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124733
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184947	W0_Idle:11343	W0_Scoreboard:60846	W1:23274	W2:9990	W3:7302	W4:5342	W5:3722	W6:3618	W7:3192	W8:2298	W9:1880	W10:2110	W11:2048	W12:1556	W13:1138	W14:1752	W15:1382	W16:1802	W17:900	W18:782	W19:868	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140512 {8:17564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1016088 {40:24591,72:71,136:201,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2388704 {136:17564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 198904 {8:24863,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 241 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 179055 
mrq_lat_table:1221 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31351 	9131 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12802 	7868 	21505 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1869 	3562 	5244 	5076 	1624 	190 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2993 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	239 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       3203      3204      2584      2275      8473      9130     10691     10218    none      none      none      none      none      none      none      none  
dram[1]:       3508      3322      2783      2848      8633      9637     10835     10806    none      none      none      none      none      none      none      none  
dram[2]:       3367      6651      2712      4994      8342     26155     10852    113038    none      none      none      none      none      none      none      none  
dram[3]:       3213      3365      2303      2870      8676     14893     10634     10925    none      none      none      none      none      none      none      none  
dram[4]:       4016      3206      2743      2823      9879     13841     11101     11813    none      none      none      none      none      none      none      none  
dram[5]:       3434      3737      2854      3051      8857     13448      9771     12950    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        448       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237761 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.003669
n_activity=3259 dram_eff=0.2682
bk0: 70a 237977i bk1: 64a 238063i bk2: 64a 238059i bk3: 64a 238060i bk4: 64a 238012i bk5: 64a 237995i bk6: 12a 238110i bk7: 12a 238104i bk8: 0a 238207i bk9: 0a 238209i bk10: 0a 238211i bk11: 0a 238214i bk12: 0a 238215i bk13: 0a 238216i bk14: 0a 238216i bk15: 0a 238216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000260272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237767 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.003652
n_activity=3221 dram_eff=0.2701
bk0: 68a 238027i bk1: 64a 238063i bk2: 64a 238056i bk3: 64a 238059i bk4: 64a 238021i bk5: 64a 238002i bk6: 12a 238113i bk7: 12a 238112i bk8: 0a 238207i bk9: 0a 238209i bk10: 0a 238212i bk11: 0a 238213i bk12: 0a 238214i bk13: 0a 238215i bk14: 0a 238215i bk15: 0a 238215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237772 n_act=9 n_pre=1 n_req=225 n_rd=408 n_write=22 bw_util=0.00361
n_activity=3141 dram_eff=0.2738
bk0: 66a 238034i bk1: 64a 238060i bk2: 64a 238064i bk3: 64a 238056i bk4: 64a 238025i bk5: 64a 237994i bk6: 12a 238108i bk7: 10a 238126i bk8: 0a 238208i bk9: 0a 238208i bk10: 0a 238210i bk11: 0a 238212i bk12: 0a 238214i bk13: 0a 238216i bk14: 0a 238216i bk15: 0a 238216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000243481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237780 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.00356
n_activity=3086 dram_eff=0.2748
bk0: 64a 238058i bk1: 64a 238061i bk2: 64a 238069i bk3: 64a 238060i bk4: 64a 238017i bk5: 64a 237993i bk6: 12a 238114i bk7: 8a 238142i bk8: 0a 238209i bk9: 0a 238209i bk10: 0a 238212i bk11: 0a 238213i bk12: 0a 238213i bk13: 0a 238213i bk14: 0a 238214i bk15: 0a 238214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000243481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237779 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.003568
n_activity=3044 dram_eff=0.2792
bk0: 64a 238060i bk1: 64a 238063i bk2: 64a 238059i bk3: 64a 238061i bk4: 64a 238009i bk5: 64a 238002i bk6: 12a 238089i bk7: 8a 238145i bk8: 0a 238209i bk9: 0a 238210i bk10: 0a 238210i bk11: 0a 238211i bk12: 0a 238212i bk13: 0a 238213i bk14: 0a 238213i bk15: 0a 238215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000327439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237778 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.003577
n_activity=3088 dram_eff=0.2759
bk0: 64a 238066i bk1: 64a 238066i bk2: 64a 238070i bk3: 64a 238066i bk4: 64a 237988i bk5: 64a 237969i bk6: 12a 238108i bk7: 8a 238141i bk8: 0a 238208i bk9: 0a 238209i bk10: 0a 238210i bk11: 0a 238212i bk12: 0a 238212i bk13: 0a 238214i bk14: 0a 238215i bk15: 0a 238215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000272866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3097, Miss = 105, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3077, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3147, Miss = 104, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3291, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3020, Miss = 103, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6241, Miss = 101, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2999, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3722, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3282, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3718, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3117, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3722, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 42433
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0288
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=112711
icnt_total_pkts_simt_to_mem=67970
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44048
	minimum = 6
	maximum = 29
Network latency average = 8.40476
	minimum = 6
	maximum = 29
Slowest packet = 84781
Flit latency average = 7.11778
	minimum = 6
	maximum = 25
Slowest flit = 180428
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228758
	minimum = 0 (at node 13)
	maximum = 0.0308824 (at node 0)
Accepted packet rate average = 0.00228758
	minimum = 0 (at node 13)
	maximum = 0.0308824 (at node 0)
Injected flit rate average = 0.00612745
	minimum = 0 (at node 13)
	maximum = 0.0375 (at node 0)
Accepted flit rate average= 0.00612745
	minimum = 0 (at node 13)
	maximum = 0.127941 (at node 0)
Injected packet length average = 2.67857
Accepted packet length average = 2.67857
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 39905 (inst/sec)
gpgpu_simulation_rate = 6015 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 6 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 180467
gpu_tot_sim_insn = 1197166
gpu_tot_ipc =       6.6337
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 107120
gpu_total_sim_rate=39905

========= Core RFC stats =========
	Total RFC Accesses     = 203220
	Total RFC Misses       = 102925
	Total RFC Read Misses  = 45705
	Total RFC Write Misses = 57220
	Total RFC Evictions    = 85001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 56564
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 77996, Miss = 41396, Miss_rate = 0.531, Pending_hits = 6693, Reservation_fails = 73217
	L1D_total_cache_accesses = 77996
	L1D_total_cache_misses = 41396
	L1D_total_cache_miss_rate = 0.5307
	L1D_total_cache_pending_hits = 6693
	L1D_total_cache_reservation_fails = 73217
	L1D_cache_data_port_util = 0.166
	L1D_cache_fill_port_util = 0.097
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55039
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5344
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18178
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56466
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2434, 2420, 2100, 2310, 2570, 2252, 2504, 2268, 2688, 2316, 2314, 2570, 2728, 2586, 2490, 2466, 1978, 2112, 2294, 2214, 1986, 2348, 2256, 2270, 2362, 1830, 2186, 1966, 2330, 2012, 1870, 1940, 1814, 2062, 2124, 2170, 2274, 2170, 1886, 2194, 1868, 1818, 1740, 1796, 1532, 1734, 1962, 1684, 
gpgpu_n_tot_thrd_icount = 3321536
gpgpu_n_tot_w_icount = 103798
gpgpu_n_stall_shd_mem = 124976
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17564
gpgpu_n_mem_write_global = 24863
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 146413
gpgpu_n_store_insn = 42027
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124733
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184947	W0_Idle:11343	W0_Scoreboard:60846	W1:23274	W2:9990	W3:7302	W4:5342	W5:3722	W6:3618	W7:3192	W8:2298	W9:1880	W10:2110	W11:2048	W12:1556	W13:1138	W14:1752	W15:1382	W16:1802	W17:900	W18:782	W19:868	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140512 {8:17564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1016088 {40:24591,72:71,136:201,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2388704 {136:17564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 198904 {8:24863,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 241 
max_icnt2mem_latency = 511 
max_icnt2sh_latency = 179055 
mrq_lat_table:1221 	113 	11 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31351 	9131 	1937 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12802 	7868 	21505 	75 	122 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1869 	3562 	5244 	5076 	1624 	190 	0 	2 	9 	31 	773 	2487 	5997 	12571 	2993 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	240 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1499         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1476         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         6         4         0         0         0         0         0         0         0         0 
total reads: 130
min_bank_accesses = 0!
chip skew: 23/20 = 1.15
average mf latency per bank:
dram[0]:       3203      3204      2584      2275      8473      9130     10691     10218    none      none      none      none      none      none      none      none  
dram[1]:       3508      3322      2783      2848      8633      9637     10835     10806    none      none      none      none      none      none      none      none  
dram[2]:       3367      6651      2712      4994      8342     26155     10852    113038    none      none      none      none      none      none      none      none  
dram[3]:       3213      3365      2303      2870      8676     14893     10634     10925    none      none      none      none      none      none      none      none  
dram[4]:       4016      3206      2743      2823      9879     13841     11101     11813    none      none      none      none      none      none      none      none  
dram[5]:       3434      3737      2854      3051      8857     13448      9771     12950    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       431       407       449       449       443       408       405         0         0         0         0         0         0         0         0
dram[1]:        448       509       464       613       462       495       422       551         0         0         0         0         0         0         0         0
dram[2]:        389       973       487       847       412      1064       389      1069         0         0         0         0         0         0         0         0
dram[3]:        462       542       445       745       428       864       385       778         0         0         0         0         0         0         0         0
dram[4]:        561       431       549       474       565       534       568       451         0         0         0         0         0         0         0         0
dram[5]:        422       523       460       506       448       587       382       528         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237761 n_act=11 n_pre=3 n_req=230 n_rd=414 n_write=23 bw_util=0.003669
n_activity=3259 dram_eff=0.2682
bk0: 70a 237977i bk1: 64a 238063i bk2: 64a 238059i bk3: 64a 238060i bk4: 64a 238012i bk5: 64a 237995i bk6: 12a 238110i bk7: 12a 238104i bk8: 0a 238207i bk9: 0a 238209i bk10: 0a 238211i bk11: 0a 238214i bk12: 0a 238215i bk13: 0a 238216i bk14: 0a 238216i bk15: 0a 238216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000260272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237767 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.003652
n_activity=3221 dram_eff=0.2701
bk0: 68a 238027i bk1: 64a 238063i bk2: 64a 238056i bk3: 64a 238059i bk4: 64a 238021i bk5: 64a 238002i bk6: 12a 238113i bk7: 12a 238112i bk8: 0a 238207i bk9: 0a 238209i bk10: 0a 238212i bk11: 0a 238213i bk12: 0a 238214i bk13: 0a 238215i bk14: 0a 238215i bk15: 0a 238215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237772 n_act=9 n_pre=1 n_req=225 n_rd=408 n_write=22 bw_util=0.00361
n_activity=3141 dram_eff=0.2738
bk0: 66a 238034i bk1: 64a 238060i bk2: 64a 238064i bk3: 64a 238056i bk4: 64a 238025i bk5: 64a 237994i bk6: 12a 238108i bk7: 10a 238126i bk8: 0a 238208i bk9: 0a 238208i bk10: 0a 238210i bk11: 0a 238212i bk12: 0a 238214i bk13: 0a 238216i bk14: 0a 238216i bk15: 0a 238216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000243481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237780 n_act=8 n_pre=0 n_req=222 n_rd=404 n_write=20 bw_util=0.00356
n_activity=3086 dram_eff=0.2748
bk0: 64a 238058i bk1: 64a 238061i bk2: 64a 238069i bk3: 64a 238060i bk4: 64a 238017i bk5: 64a 237993i bk6: 12a 238114i bk7: 8a 238142i bk8: 0a 238209i bk9: 0a 238209i bk10: 0a 238212i bk11: 0a 238213i bk12: 0a 238213i bk13: 0a 238213i bk14: 0a 238214i bk15: 0a 238214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000243481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237779 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.003568
n_activity=3044 dram_eff=0.2792
bk0: 64a 238060i bk1: 64a 238063i bk2: 64a 238059i bk3: 64a 238061i bk4: 64a 238009i bk5: 64a 238002i bk6: 12a 238089i bk7: 8a 238145i bk8: 0a 238209i bk9: 0a 238210i bk10: 0a 238210i bk11: 0a 238211i bk12: 0a 238212i bk13: 0a 238213i bk14: 0a 238213i bk15: 0a 238215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000327439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=238212 n_nop=237778 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.003577
n_activity=3088 dram_eff=0.2759
bk0: 64a 238066i bk1: 64a 238066i bk2: 64a 238070i bk3: 64a 238066i bk4: 64a 237988i bk5: 64a 237969i bk6: 12a 238108i bk7: 8a 238141i bk8: 0a 238208i bk9: 0a 238209i bk10: 0a 238210i bk11: 0a 238212i bk12: 0a 238212i bk13: 0a 238214i bk14: 0a 238215i bk15: 0a 238215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000272866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3097, Miss = 105, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3077, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3147, Miss = 104, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3291, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3020, Miss = 103, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6241, Miss = 101, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2999, Miss = 102, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3722, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3282, Miss = 102, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3718, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3117, Miss = 102, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3722, Miss = 100, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 42433
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0288
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=112711
icnt_total_pkts_simt_to_mem=67970
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Processing time: 29325.785156 (ms)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 180467
gpu_tot_sim_insn = 1197166
gpu_tot_ipc =       6.6337
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 7246
gpu_stall_icnt2sh    = 107120
gpu_total_sim_rate=39905

========= Core RFC stats =========
	Total RFC Accesses     = 203220
	Total RFC Misses       = 102925
	Total RFC Read Misses  = 45705
	Total RFC Write Misses = 57220
	Total RFC Evictions    = 85001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 56564
	L1I_total_cache_misses = 98
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 393
L1D_cache:
	L1D_cache_core[0]: Access = 77996, Miss = 41396, Miss_rate = 0.531, Pending_hits = 6693, Reservation_fails = 73217
	L1D_total_cache_accesses = 77996
	L1D_total_cache_misses = 41396
	L1D_total_cache_miss_rate = 0.5307
	L1D_total_cache_pending_hits = 6693
	L1D_total_cache_reservation_fails = 73217
	L1D_cache_data_port_util = 0.166
	L1D_cache_fill_port_util = 0.097
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 243
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55039
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5344
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18178
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56466
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 98
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2434, 2420, 2100, 2310, 2570, 2252, 2504, 2268, 2688, 2316, 2314, 2570, 2728, 2586, 2490, 2466, 1978, 2112, 2294, 2214, 1986, 2348, 2256, 2270, 2362, 1830, 2186, 1966, 2330, 2012, 1870, 1940, 1814, 2062, 2124, 2170, 2274, 2170, 1886, 2194, 1868, 1818, 1740, 1796, 1532, 1734, 1962, 1684, 
gpgpu_n_tot_thrd_icount = 3321536
gpgpu_n_tot_w_icount = 103798
gpgpu_n_stall_shd_mem = 124976
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17564
gpgpu_n_mem_write_global = 24863
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 146413
gpgpu_n_store_insn = 42027
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 243
gpgpu_stall_shd_mem[c_mem][bk_conf] = 243
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124733
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184947	W0_Idle:11343	W0_Scoreboard:60846	W1:23274	W2:9990	W3:7302	W4:5342	W5:3722	W6:3618	W7:3192	W8:2298	W9:1880	W10:2110	W11:2048	W12:1556	W13:1138	W14:1752	W15:1382	W16:1802	W17:900	W18:782	W19:868	W20:714	W21:740	W22:894	W23:802	W24:996	W25:1134	W26:1052	W27:310	W28:296	W29:292	W30:46	W31:62	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140512 {8:17564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1016088 {40:24591,72:71,136:201,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2388704 {136:17564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 198904 {8:24863,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
Result stored in result.txt
