# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/ALUControl.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32_With_4.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/new/BranchControl.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/DataMem.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/JumpAddrGen.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/new/MUX1in4_32.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/Mux32.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/PC.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/ShiftLeft2.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/imports/new/SignExt.v" \
"../../../../WithoutBlockDesign102022.srcs/sources_1/new/top.v" \
"../../../../WithoutBlockDesign102022.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
