<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU-Dev2: LPC_SC_TypeDef Struct Reference</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
<link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
        <link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet">
        <script type="text/javascript" src="../../jquery.smartmenus.min.js"></script>
        <!-- SmartMenus jQuery Bootstrap Addon -->
        <script type="text/javascript" src="../../jquery.smartmenus.bootstrap.min.js"></script>
        <!-- SmartMenus jQuery plugin -->
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU-Dev2 </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../d0/db9/structLPC__SC__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">LPC_SC_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ad7b9da8772f01f3ecca6abd97625a80f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#ad7b9da8772f01f3ecca6abd97625a80f">FLASHCFG</a></td></tr>
<tr class="separator:ad7b9da8772f01f3ecca6abd97625a80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0fd99318a2d51748f6546c40e7b563"><td class="memItemLeft" align="right" valign="top"><a id="a8e0fd99318a2d51748f6546c40e7b563"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [31]</td></tr>
<tr class="separator:a8e0fd99318a2d51748f6546c40e7b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75e4960a5e1d70b912d93a3d9dd3193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#ae75e4960a5e1d70b912d93a3d9dd3193">PLL0CON</a></td></tr>
<tr class="separator:ae75e4960a5e1d70b912d93a3d9dd3193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8793cd1c3649849b126253e8567c9138"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a8793cd1c3649849b126253e8567c9138">PLL0CFG</a></td></tr>
<tr class="separator:a8793cd1c3649849b126253e8567c9138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ce12cb449f3c327553dbab596c9bc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a93ce12cb449f3c327553dbab596c9bc5">PLL0STAT</a></td></tr>
<tr class="separator:a93ce12cb449f3c327553dbab596c9bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdafef0cdd425361238c459db34dd810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#acdafef0cdd425361238c459db34dd810">PLL0FEED</a></td></tr>
<tr class="separator:acdafef0cdd425361238c459db34dd810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142c9c410f0776ac5a9cefe1d5e9ee82"><td class="memItemLeft" align="right" valign="top"><a id="a142c9c410f0776ac5a9cefe1d5e9ee82"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [4]</td></tr>
<tr class="separator:a142c9c410f0776ac5a9cefe1d5e9ee82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadf4a0049ea8f39ad5144146385fe32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#aeadf4a0049ea8f39ad5144146385fe32">PLL1CON</a></td></tr>
<tr class="separator:aeadf4a0049ea8f39ad5144146385fe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e98febef8928ec39fe5963eb8c1509"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a12e98febef8928ec39fe5963eb8c1509">PLL1CFG</a></td></tr>
<tr class="separator:a12e98febef8928ec39fe5963eb8c1509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d9e4d1bf9425f8310d458bf0b166e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a00d9e4d1bf9425f8310d458bf0b166e8">PLL1STAT</a></td></tr>
<tr class="separator:a00d9e4d1bf9425f8310d458bf0b166e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c3319c7cad9a705520c6e205ba62e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#af6c3319c7cad9a705520c6e205ba62e5">PLL1FEED</a></td></tr>
<tr class="separator:af6c3319c7cad9a705520c6e205ba62e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fd5567769ff37fe5415ec07bbc49e8"><td class="memItemLeft" align="right" valign="top"><a id="a81fd5567769ff37fe5415ec07bbc49e8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [4]</td></tr>
<tr class="separator:a81fd5567769ff37fe5415ec07bbc49e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661570acbb7e8c549780c3cf9a74e0e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a661570acbb7e8c549780c3cf9a74e0e4">PCON</a></td></tr>
<tr class="separator:a661570acbb7e8c549780c3cf9a74e0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1858001ba97e3934cee0bdfc33f16959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a1858001ba97e3934cee0bdfc33f16959">PCONP</a></td></tr>
<tr class="separator:a1858001ba97e3934cee0bdfc33f16959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad91a1d847b97409ea227e61621e470b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#aad91a1d847b97409ea227e61621e470b">PCONP1</a></td></tr>
<tr class="separator:aad91a1d847b97409ea227e61621e470b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fb0a3dbfc0a5e32b333d9a8ee905f1"><td class="memItemLeft" align="right" valign="top"><a id="ac8fb0a3dbfc0a5e32b333d9a8ee905f1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [13]</td></tr>
<tr class="separator:ac8fb0a3dbfc0a5e32b333d9a8ee905f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e70f2d715c8858a47ff5ba786fa48d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a7e70f2d715c8858a47ff5ba786fa48d0">EMCCLKSEL</a></td></tr>
<tr class="separator:a7e70f2d715c8858a47ff5ba786fa48d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a648e27b11557f21ab6dee4f7ec2ebf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a2a648e27b11557f21ab6dee4f7ec2ebf">CCLKSEL</a></td></tr>
<tr class="separator:a2a648e27b11557f21ab6dee4f7ec2ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5102ac147a1d59dc15ce80855ceec4df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a5102ac147a1d59dc15ce80855ceec4df">USBCLKSEL</a></td></tr>
<tr class="separator:a5102ac147a1d59dc15ce80855ceec4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dcd0dd0fc85a2a6370a46fa65e851ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a8dcd0dd0fc85a2a6370a46fa65e851ee">CLKSRCSEL</a></td></tr>
<tr class="separator:a8dcd0dd0fc85a2a6370a46fa65e851ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360e7a10db3b4a35777f97a65e7a7fe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a360e7a10db3b4a35777f97a65e7a7fe2">CANSLEEPCLR</a></td></tr>
<tr class="separator:a360e7a10db3b4a35777f97a65e7a7fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907def49bd3587a5261aac321bd2ca80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a907def49bd3587a5261aac321bd2ca80">CANWAKEFLAGS</a></td></tr>
<tr class="separator:a907def49bd3587a5261aac321bd2ca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52633bb3c0f9ec0af687b9577d760593"><td class="memItemLeft" align="right" valign="top"><a id="a52633bb3c0f9ec0af687b9577d760593"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [10]</td></tr>
<tr class="separator:a52633bb3c0f9ec0af687b9577d760593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cefb20190df3a39bfe353aa7ffbff35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a3cefb20190df3a39bfe353aa7ffbff35">EXTINT</a></td></tr>
<tr class="separator:a3cefb20190df3a39bfe353aa7ffbff35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee22eb88da66edb69e254cb88927525"><td class="memItemLeft" align="right" valign="top"><a id="afee22eb88da66edb69e254cb88927525"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [1]</td></tr>
<tr class="separator:afee22eb88da66edb69e254cb88927525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec4ea2d72d5e85c19a632b5449a6d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#adec4ea2d72d5e85c19a632b5449a6d5a">EXTMODE</a></td></tr>
<tr class="separator:adec4ea2d72d5e85c19a632b5449a6d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969f6ecc348c0932af9cdf757dd37acd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a969f6ecc348c0932af9cdf757dd37acd">EXTPOLAR</a></td></tr>
<tr class="separator:a969f6ecc348c0932af9cdf757dd37acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1242c4cb262a530ddb6014803178daa9"><td class="memItemLeft" align="right" valign="top"><a id="a1242c4cb262a530ddb6014803178daa9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [12]</td></tr>
<tr class="separator:a1242c4cb262a530ddb6014803178daa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36341edb8867121c822553ff40befb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#ae36341edb8867121c822553ff40befb4">RSID</a></td></tr>
<tr class="separator:ae36341edb8867121c822553ff40befb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b14f5367d0359d227519edb23d84175"><td class="memItemLeft" align="right" valign="top"><a id="a2b14f5367d0359d227519edb23d84175"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [7]</td></tr>
<tr class="separator:a2b14f5367d0359d227519edb23d84175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96ef5d474b2033cdfb8dac1cb1cb513"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#ac96ef5d474b2033cdfb8dac1cb1cb513">SCS</a></td></tr>
<tr class="separator:ac96ef5d474b2033cdfb8dac1cb1cb513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af794542fae0b4bee6d51259d867b4d01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#af794542fae0b4bee6d51259d867b4d01">IRCTRIM</a></td></tr>
<tr class="separator:af794542fae0b4bee6d51259d867b4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6142ca1595d38c1cb6b7e69a0bf643b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#af6142ca1595d38c1cb6b7e69a0bf643b">PCLKSEL</a></td></tr>
<tr class="separator:af6142ca1595d38c1cb6b7e69a0bf643b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd47bf806ead59078d05527385688c5"><td class="memItemLeft" align="right" valign="top"><a id="abbd47bf806ead59078d05527385688c5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED8</b></td></tr>
<tr class="separator:abbd47bf806ead59078d05527385688c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a81a243822da4dc6b526bf1fee461e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a2a81a243822da4dc6b526bf1fee461e8">PBOOST</a></td></tr>
<tr class="separator:a2a81a243822da4dc6b526bf1fee461e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbca71c650e6a89f5e746dbda67cef3"><td class="memItemLeft" align="right" valign="top"><a id="a8fbca71c650e6a89f5e746dbda67cef3"></a>
<a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>SPIFISEL</b></td></tr>
<tr class="separator:a8fbca71c650e6a89f5e746dbda67cef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc3096e2521a3a334238f43e8d96f06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a2fc3096e2521a3a334238f43e8d96f06">LCD_CFG</a></td></tr>
<tr class="separator:a2fc3096e2521a3a334238f43e8d96f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca81c5e89f36784c7db47db2e25555fb"><td class="memItemLeft" align="right" valign="top"><a id="aca81c5e89f36784c7db47db2e25555fb"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED10</b> [1]</td></tr>
<tr class="separator:aca81c5e89f36784c7db47db2e25555fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5590a260eb4d547a84c32498862c04b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a5590a260eb4d547a84c32498862c04b7">USBIntSt</a></td></tr>
<tr class="separator:a5590a260eb4d547a84c32498862c04b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d37f98e345ed9c1dcf42f7bc3927eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#af3d37f98e345ed9c1dcf42f7bc3927eb">DMAREQSEL</a></td></tr>
<tr class="separator:af3d37f98e345ed9c1dcf42f7bc3927eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848ba26aa2608fc911578e16386b8dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a848ba26aa2608fc911578e16386b8dff">CLKOUTCFG</a></td></tr>
<tr class="separator:a848ba26aa2608fc911578e16386b8dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3969908883ca3acbb65b398b6ac44435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#a3969908883ca3acbb65b398b6ac44435">RSTCON0</a></td></tr>
<tr class="separator:a3969908883ca3acbb65b398b6ac44435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5457d95980f74c556beba20002682cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#aa5457d95980f74c556beba20002682cf">RSTCON1</a></td></tr>
<tr class="separator:aa5457d95980f74c556beba20002682cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa300ed41a6218c61bf41e46f44ca2128"><td class="memItemLeft" align="right" valign="top"><a id="aa300ed41a6218c61bf41e46f44ca2128"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED11</b> [2]</td></tr>
<tr class="separator:aa300ed41a6218c61bf41e46f44ca2128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49808917666d18a197ba6ea4930c729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#ad49808917666d18a197ba6ea4930c729">EMCDLYCTL</a></td></tr>
<tr class="separator:ad49808917666d18a197ba6ea4930c729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af059e2eec06266363b43a29413c2fce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d8b/structLPC__SC__TypeDef.html#af059e2eec06266363b43a29413c2fce7">EMCCAL</a></td></tr>
<tr class="separator:af059e2eec06266363b43a29413c2fce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a360e7a10db3b4a35777f97a65e7a7fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360e7a10db3b4a35777f97a65e7a7fe2">&#9670;&nbsp;</a></span>CANSLEEPCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::CANSLEEPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x110 (R/W) CAN Sleep Clear Register </p>

</div>
</div>
<a id="a907def49bd3587a5261aac321bd2ca80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907def49bd3587a5261aac321bd2ca80">&#9670;&nbsp;</a></span>CANWAKEFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::CANWAKEFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x114 (R/W) CAN Wake-up Flags Register </p>

</div>
</div>
<a id="a2a648e27b11557f21ab6dee4f7ec2ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a648e27b11557f21ab6dee4f7ec2ebf">&#9670;&nbsp;</a></span>CCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::CCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x104 (R/W) CPU Clock Selection Register </p>

</div>
</div>
<a id="a848ba26aa2608fc911578e16386b8dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848ba26aa2608fc911578e16386b8dff">&#9670;&nbsp;</a></span>CLKOUTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::CLKOUTCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C8 (R/W) Clock Output Configuration Register </p>

</div>
</div>
<a id="a8dcd0dd0fc85a2a6370a46fa65e851ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dcd0dd0fc85a2a6370a46fa65e851ee">&#9670;&nbsp;</a></span>CLKSRCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::CLKSRCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10C (R/W) Clock Source Select Register </p>

</div>
</div>
<a id="af3d37f98e345ed9c1dcf42f7bc3927eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d37f98e345ed9c1dcf42f7bc3927eb">&#9670;&nbsp;</a></span>DMAREQSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::DMAREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C4 (R/W) DMA Request Select Register </p>

</div>
</div>
<a id="af059e2eec06266363b43a29413c2fce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af059e2eec06266363b43a29413c2fce7">&#9670;&nbsp;</a></span>EMCCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::EMCCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1E0 (R/W) Calibration of programmable delays </p>

</div>
</div>
<a id="a7e70f2d715c8858a47ff5ba786fa48d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e70f2d715c8858a47ff5ba786fa48d0">&#9670;&nbsp;</a></span>EMCCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::EMCCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) External Memory Controller Clock Selection Register </p>

</div>
</div>
<a id="ad49808917666d18a197ba6ea4930c729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49808917666d18a197ba6ea4930c729">&#9670;&nbsp;</a></span>EMCDLYCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::EMCDLYCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1DC (R/W) SDRAM programmable delays </p>

</div>
</div>
<a id="a3cefb20190df3a39bfe353aa7ffbff35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cefb20190df3a39bfe353aa7ffbff35">&#9670;&nbsp;</a></span>EXTINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::EXTINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x140 (R/W) External Interrupt Flag Register </p>

</div>
</div>
<a id="adec4ea2d72d5e85c19a632b5449a6d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec4ea2d72d5e85c19a632b5449a6d5a">&#9670;&nbsp;</a></span>EXTMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::EXTMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x148 (R/W) External Interrupt Mode Register </p>

</div>
</div>
<a id="a969f6ecc348c0932af9cdf757dd37acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969f6ecc348c0932af9cdf757dd37acd">&#9670;&nbsp;</a></span>EXTPOLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::EXTPOLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x14C (R/W) External Interrupt Polarity Register </p>

</div>
</div>
<a id="ad7b9da8772f01f3ecca6abd97625a80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b9da8772f01f3ecca6abd97625a80f">&#9670;&nbsp;</a></span>FLASHCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::FLASHCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

</div>
</div>
<a id="af794542fae0b4bee6d51259d867b4d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af794542fae0b4bee6d51259d867b4d01">&#9670;&nbsp;</a></span>IRCTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::IRCTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A4 (R/W) Clock Dividers </p>

</div>
</div>
<a id="a2fc3096e2521a3a334238f43e8d96f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc3096e2521a3a334238f43e8d96f06">&#9670;&nbsp;</a></span>LCD_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::LCD_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B8 (R/W) LCD Configuration and clocking control Register </p>

</div>
</div>
<a id="a2a81a243822da4dc6b526bf1fee461e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a81a243822da4dc6b526bf1fee461e8">&#9670;&nbsp;</a></span>PBOOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PBOOST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B0 (R/W) Power Boost control register </p>

</div>
</div>
<a id="af6142ca1595d38c1cb6b7e69a0bf643b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6142ca1595d38c1cb6b7e69a0bf643b">&#9670;&nbsp;</a></span>PCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A8 (R/W) Peripheral Clock Selection Register </p>

</div>
</div>
<a id="a661570acbb7e8c549780c3cf9a74e0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a661570acbb7e8c549780c3cf9a74e0e4">&#9670;&nbsp;</a></span>PCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C0 (R/W) Power Control Register </p>

</div>
</div>
<a id="a1858001ba97e3934cee0bdfc33f16959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1858001ba97e3934cee0bdfc33f16959">&#9670;&nbsp;</a></span>PCONP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PCONP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C4 (R/W) Power Control for Peripherals Register </p>

</div>
</div>
<a id="aad91a1d847b97409ea227e61621e470b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad91a1d847b97409ea227e61621e470b">&#9670;&nbsp;</a></span>PCONP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PCONP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C8 (R/W) Power Control for Peripherals Register </p>

</div>
</div>
<a id="a8793cd1c3649849b126253e8567c9138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8793cd1c3649849b126253e8567c9138">&#9670;&nbsp;</a></span>PLL0CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PLL0CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x084 (R/W) PLL0 Configuration Register </p>

</div>
</div>
<a id="ae75e4960a5e1d70b912d93a3d9dd3193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75e4960a5e1d70b912d93a3d9dd3193">&#9670;&nbsp;</a></span>PLL0CON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PLL0CON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/W) PLL0 Control Register </p>

</div>
</div>
<a id="acdafef0cdd425361238c459db34dd810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdafef0cdd425361238c459db34dd810">&#9670;&nbsp;</a></span>PLL0FEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_SC_TypeDef::PLL0FEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08C ( /W) PLL0 Feed Register </p>

</div>
</div>
<a id="a93ce12cb449f3c327553dbab596c9bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ce12cb449f3c327553dbab596c9bc5">&#9670;&nbsp;</a></span>PLL0STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_SC_TypeDef::PLL0STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/ ) PLL0 Status Register </p>

</div>
</div>
<a id="a12e98febef8928ec39fe5963eb8c1509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e98febef8928ec39fe5963eb8c1509">&#9670;&nbsp;</a></span>PLL1CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PLL1CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0A4 (R/W) PLL1 Configuration Register </p>

</div>
</div>
<a id="aeadf4a0049ea8f39ad5144146385fe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeadf4a0049ea8f39ad5144146385fe32">&#9670;&nbsp;</a></span>PLL1CON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::PLL1CON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0A0 (R/W) PLL1 Control Register </p>

</div>
</div>
<a id="af6c3319c7cad9a705520c6e205ba62e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c3319c7cad9a705520c6e205ba62e5">&#9670;&nbsp;</a></span>PLL1FEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_SC_TypeDef::PLL1FEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0AC ( /W) PLL1 Feed Register </p>

</div>
</div>
<a id="a00d9e4d1bf9425f8310d458bf0b166e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d9e4d1bf9425f8310d458bf0b166e8">&#9670;&nbsp;</a></span>PLL1STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_SC_TypeDef::PLL1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0A8 (R/ ) PLL1 Status Register </p>

</div>
</div>
<a id="ae36341edb8867121c822553ff40befb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36341edb8867121c822553ff40befb4">&#9670;&nbsp;</a></span>RSID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::RSID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Reset Source Identification Register </p>

</div>
</div>
<a id="a3969908883ca3acbb65b398b6ac44435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3969908883ca3acbb65b398b6ac44435">&#9670;&nbsp;</a></span>RSTCON0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::RSTCON0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1CC (R/W) RESET Control0 Register </p>

</div>
</div>
<a id="aa5457d95980f74c556beba20002682cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5457d95980f74c556beba20002682cf">&#9670;&nbsp;</a></span>RSTCON1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::RSTCON1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1D0 (R/W) RESET Control1 Register </p>

</div>
</div>
<a id="ac96ef5d474b2033cdfb8dac1cb1cb513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96ef5d474b2033cdfb8dac1cb1cb513">&#9670;&nbsp;</a></span>SCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::SCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A0 (R/W) System Controls and Status Register </p>

</div>
</div>
<a id="a5102ac147a1d59dc15ce80855ceec4df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5102ac147a1d59dc15ce80855ceec4df">&#9670;&nbsp;</a></span>USBCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::USBCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x108 (R/W) USB Clock Selection Register </p>

</div>
</div>
<a id="a5590a260eb4d547a84c32498862c04b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5590a260eb4d547a84c32498862c04b7">&#9670;&nbsp;</a></span>USBIntSt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SC_TypeDef::USBIntSt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C0 (R/W) USB Interrupt Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/khalil/Git/SJSU-Dev2/firmware/library/L0_LowLevel/<a class="el" href="../../de/dff/LPC40xx_8h_source.html">LPC40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
</html>
