<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
   <name preferredWidth="216" />
   <description preferredWidth="262" />
   <inputclock preferredWidth="149" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Interface Protocols/PCI Express/Example Design Components,Library/Interface Protocols/PCI Express/QSYS Example Designs,Project,Library/Processors and Peripherals/Inter-Process Communication,Library/Basic Functions,Library/Memory Interfaces and Controllers/Flash,Library/Basic Functions/Configuration and Programming,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/On Chip Memory,Library/University Program/Memory,Library,Library/University Program/Clock,Library/Basic Functions/Clocks; PLLs and Resets,Library/DSP,Library/University Program/Audio &amp; Video,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Processors and Peripherals,Library/Processors and Peripherals/Peripherals,Library/DSP/Video and Image Processing,Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/University Program/Communications,Library/Memory Interfaces and Controllers/SDRAM,Library/Interface Protocols,Library/Basic Functions/Bridges and Adaptors,Library/University Program/Bridges,Library/University Program,Library/Memory Interfaces and Controllers,Library/University Program/Generic IO,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/Basic Functions/DMA,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Interface Protocols/PCI Express,Library/Qsys Interconnect,Library/Qsys Interconnect/Memory-Mapped,Library/Interface Protocols/Serial" />
 <window width="1936" height="1066" x="-1928" y="341" />
 <generation
   synthesis="VERILOG"
   path="_PROJECT_NAME_"
   simulation="NONE"
   block_symbol_file="1" />
</preferences>
