{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703118994952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703118994954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 02:36:33 2023 " "Processing started: Thu Dec 21 02:36:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703118994954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703118994954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StructuralALU -c StructuralALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off StructuralALU -c StructuralALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703118994955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703118999661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703118999661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_subtractor " "Found entity 1: Adder_subtractor" {  } { { "Adder_subtractor.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/Adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic " "Found entity 1: Arithmetic" {  } { { "Arithmetic.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/Arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/andGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.v 1 1 " "Found 1 design units, including 1 entities, in source file orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/orGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.v 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "xorGate.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/xorGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.v 1 1 " "Found 1 design units, including 1 entities, in source file logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/Logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TOP " "Found entity 1: ALU_TOP" {  } { { "ALU_TOP.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/ALU_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119113990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119113990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119114000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119114000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.v 1 1 " "Found 1 design units, including 1 entities, in source file notgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 notGate " "Found entity 1: notGate" {  } { { "notGate.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/notGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119114011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119114011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "Mux_2x1.v" "" { Text "D:/CND/Digital/Projects/Structural ALU/Mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703119114021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119114021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_TOP " "Elaborating entity \"ALU_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703119114415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic Arithmetic:A1 " "Elaborating entity \"Arithmetic\" for hierarchy \"Arithmetic:A1\"" {  } { { "ALU_TOP.v" "A1" { Text "D:/CND/Digital/Projects/Structural ALU/ALU_TOP.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_subtractor Arithmetic:A1\|Adder_subtractor:AS1 " "Elaborating entity \"Adder_subtractor\" for hierarchy \"Arithmetic:A1\|Adder_subtractor:AS1\"" {  } { { "Arithmetic.v" "AS1" { Text "D:/CND/Digital/Projects/Structural ALU/Arithmetic.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Arithmetic:A1\|Adder_subtractor:AS1\|FullAdder:FullAdder_FullSubtractor_gen\[0\].FAInstAdd " "Elaborating entity \"FullAdder\" for hierarchy \"Arithmetic:A1\|Adder_subtractor:AS1\|FullAdder:FullAdder_FullSubtractor_gen\[0\].FAInstAdd\"" {  } { { "Adder_subtractor.v" "FullAdder_FullSubtractor_gen\[0\].FAInstAdd" { Text "D:/CND/Digital/Projects/Structural ALU/Adder_subtractor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic Logic:L1 " "Elaborating entity \"Logic\" for hierarchy \"Logic:L1\"" {  } { { "ALU_TOP.v" "L1" { Text "D:/CND/Digital/Projects/Structural ALU/ALU_TOP.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate Logic:L1\|andGate:g1 " "Elaborating entity \"andGate\" for hierarchy \"Logic:L1\|andGate:g1\"" {  } { { "Logic.v" "g1" { Text "D:/CND/Digital/Projects/Structural ALU/Logic.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate Logic:L1\|xorGate:g2 " "Elaborating entity \"xorGate\" for hierarchy \"Logic:L1\|xorGate:g2\"" {  } { { "Logic.v" "g2" { Text "D:/CND/Digital/Projects/Structural ALU/Logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate Logic:L1\|orGate:g3 " "Elaborating entity \"orGate\" for hierarchy \"Logic:L1\|orGate:g3\"" {  } { { "Logic.v" "g3" { Text "D:/CND/Digital/Projects/Structural ALU/Logic.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notGate Logic:L1\|notGate:g4 " "Elaborating entity \"notGate\" for hierarchy \"Logic:L1\|notGate:g4\"" {  } { { "Logic.v" "g4" { Text "D:/CND/Digital/Projects/Structural ALU/Logic.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119114985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:S1 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:S1\"" {  } { { "ALU_TOP.v" "S1" { Text "D:/CND/Digital/Projects/Structural ALU/ALU_TOP.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119115034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:C1 " "Elaborating entity \"Control\" for hierarchy \"Control:C1\"" {  } { { "ALU_TOP.v" "C1" { Text "D:/CND/Digital/Projects/Structural ALU/ALU_TOP.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119115082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 Control:C1\|Mux_2x1:m1 " "Elaborating entity \"Mux_2x1\" for hierarchy \"Control:C1\|Mux_2x1:m1\"" {  } { { "Control.v" "m1" { Text "D:/CND/Digital/Projects/Structural ALU/Control.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119115131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:R1 " "Elaborating entity \"Register\" for hierarchy \"Register:R1\"" {  } { { "ALU_TOP.v" "R1" { Text "D:/CND/Digital/Projects/Structural ALU/ALU_TOP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119115226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff Register:R1\|d_ff:D_Flip_Flop_gen\[0\].Dff " "Elaborating entity \"d_ff\" for hierarchy \"Register:R1\|d_ff:D_Flip_Flop_gen\[0\].Dff\"" {  } { { "Register.v" "D_Flip_Flop_gen\[0\].Dff" { Text "D:/CND/Digital/Projects/Structural ALU/Register.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119115318 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1703119116704 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1703119116704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703119119745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703119122532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703119122532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703119123519 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703119123519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703119123519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703119123519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703119123665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 02:38:43 2023 " "Processing ended: Thu Dec 21 02:38:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703119123665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703119123665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703119123665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703119123665 ""}
