Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 18 16:39:27 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mod_cpu_ps_wrapper_control_sets_placed.rpt
| Design       : mod_cpu_ps_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   126 |
| Unused register locations in slices containing registers |   254 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      4 |            3 |
|      6 |            1 |
|      8 |           26 |
|     10 |            2 |
|     12 |            4 |
|     14 |            3 |
|    16+ |           78 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             886 |          125 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |             768 |          143 |
| Yes          | No                    | No                     |            6568 |          650 |
| Yes          | No                    | Yes                    |             248 |           29 |
| Yes          | Yes                   | No                     |            7714 |         1056 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                       Enable Signal                                                                                      |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                   |                                                                                                                                                                                     |                1 |              2 |
|  NCSSK_top_inst/get_phase_difference_inst/din_valid_reg2      |                                                                                                                                                                                          | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                 |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  NCSSK_top_inst/get_phase_inst/phase_in_count_reg[0]          |                                                                                                                                                                                          | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                1 |              4 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                        |                                                                                                                                                                                     |                1 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                               | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                2 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce                                                                                                           | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                2 |              6 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                 | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                               |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                         | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                       |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                               | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                           | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                4 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                         | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                       |                3 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                3 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                     |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                       |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                4 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                      |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                4 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                     |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_1                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                           | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                         |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_0                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                       |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                           | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                             |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                             | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                           | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                          |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                         | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                        |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/get_phase_inst/cnt[4]_i_1__0_n_0                                                                                                                                     |                1 |             10 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                       |                1 |             10 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_4                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             12 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                             | mod_cpu_ps_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                 |                1 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_5                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_2                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_3                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_difference_inst/phase_all_count                                                                                                                                 | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0] | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                1 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                  |                                                                                                                                                                                     |                1 |             16 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                        |                2 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0] | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                1 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                                   | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                4 |             18 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_angle_inst/cnt                                                                                                                                                        | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                3 |             20 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/read_signal_inst/cnt_addr[9]_i_1_n_0                                                                                                                                      | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                 |                3 |             20 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                           | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                 | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/CE                                                                                                                 | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                5 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                 | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                5 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                 | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                5 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/read_signal_inst/cnt_0                                                                                                                                                    | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                 |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                   | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                   | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                 | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                 | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                 | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                3 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                              |                                                                                                                                                                                     |                4 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                          |                                                                                                                                                                                     |                2 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                                     |                5 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                         |                                                                                                                                                                                     |                2 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                4 |             26 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_inst/add[11]_i_1_n_0                                                                                                                                            | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                2 |             26 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.output_stage/ce_and_rdy__0                                                                                    | NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                           |                4 |             26 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                     |                                                                                                                                                                                     |                4 |             26 |
|  NCSSK_top_inst/get_phase_difference_inst/din_valid_reg2      | NCSSK_top_inst/get_phase_difference_inst/phase_all[27]_i_1_n_0                                                                                                                           | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                3 |             28 |
|  NCSSK_top_inst/get_phase_difference_inst/din_valid_reg2      | NCSSK_top_inst/get_phase_difference_inst/phase_all[13]_i_1_n_0                                                                                                                           | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                2 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_difference_inst/bigger_phase                                                                                                                                    | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                3 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_difference_inst/smaller_phase[13]_i_1_n_0                                                                                                                       | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                3 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_inst/arctan_result[13]_i_1_n_0                                                                                                                                  | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                3 |             28 |
|  NCSSK_top_inst/get_phase_difference_inst/phase_difference_a0 |                                                                                                                                                                                          |                                                                                                                                                                                     |                4 |             28 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                        |                                                                                                                                                                                     |                2 |             28 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                      |                                                                                                                                                                                     |                2 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |               10 |             30 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                         |                                                                                                                                                                                     |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                5 |             34 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                     |                7 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                       |                7 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                         |                7 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                            | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                7 |             38 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                                     |                6 |             40 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                         |                                                                                                                                                                                     |                6 |             40 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.output_stage/ce_and_rdy__0                                                                                            | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                   |                6 |             42 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                                              | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                     |                6 |             42 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |               10 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_inst/add[12]                                                                                                                                                    |                                                                                                                                                                                     |                6 |             56 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                8 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                8 |             64 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/SR[0]                                                                                                         |                5 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                   | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |               10 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                    | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |               11 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                    |                9 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                                                          |               17 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                        |                                                                                                                                                                                     |                9 |             68 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                  |                                                                                                                                                                                     |                6 |             70 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/get_phase_inst/s_axis_cartesian_tdata[47]_i_1_n_0                                                                                                                         | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |                9 |             80 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_max_img                                                                                                                                               | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                 |                8 |             80 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                    |                                                                                                                                                                                     |                6 |             82 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |               19 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                      |                                                                                                                                                                                     |                7 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |               19 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                        |                                                                                                                                                                                     |                7 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                             |                                                                                                                                                                                     |               10 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                             |                                                                                                                                                                                     |               10 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                          |                                                                                                                                                                                     |                8 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                        |                                                                                                                                                                                     |                9 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |               12 |            120 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                               | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                     |               22 |            162 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                                          |                                                                                                                                                                                     |               27 |            188 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                               | NCSSK_top_inst/get_phase_inst/SCLR                                                                                                                                                  |               43 |            376 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                          |                                                                                                                                                                                     |               98 |            706 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                               |                                                                                                                                                                                     |              147 |           1168 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                               | NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                           |              231 |           1900 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                               | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                   |              560 |           4082 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             |                                                                                                                                                                                     |              557 |           6048 |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


