*** EVALUATION ***
ANSI-C/cC++ Compiler for HC08 V-5.0.41 Build 12319, Nov 15 2012

    1:  /*****************************************************************************
    2:  * Carrier Modulation Timer implementation 
    3:  *
    4:  * Copyrigtht (c) 2009, Freescale, Inc. All rights reserved
    5:  *
    6:  *
    7:  * No part of this document must be reproduced in any form - including copied,
    8:  * transcribed, printed or by any electronic means - without specific written
    9:  * permission from Freescale Semiconductor
   10:  *
   11:  *****************************************************************************/
   12:  
   13:  #include "EmbeddedTypes.h"
   14:  #include "IrqControlLib.h"
   15:  #include "IoConfig.h"
   16:  #include "TS_Interface.h"
   17:  #include "Cmt_Interface.h"
   18:  #include "Cmt.h"
   19:  
   20:  /*****************************************************************************
   21:  ******************************************************************************
   22:  * Private macros
   23:  ******************************************************************************
   24:  *****************************************************************************/
   25:  
   26:  
   27:  /*****************************************************************************
   28:  ******************************************************************************
   29:  * Private type definitions  
   30:  ******************************************************************************
   31:  *****************************************************************************/
   32:  
   33:  
   34:  /*****************************************************************************
   35:  ******************************************************************************
   36:  * Private memory declaration
   37:  ******************************************************************************
   38:  *****************************************************************************/  
   39:  #if(gCmtIncluded_d == 1)    
   40:  
   41:  /* Defines the Tx status activity flag */
   42:  static volatile bool_t mCmt_TxActiveFlag;
   43:  
   44:  /* Id for the CMT task */
   45:  static tsTaskID_t gCmtTaskId;
   46:  
   47:  /* CMT Task event; only one event is needed */
   48:  #define mCMT_Event_c  (1<<0)
   49:  
   50:  /* Indicates the number of bits left to be send */
   51:  static uint8_t mCmt_BitsLeft;
   52:  
   53:  /* Byte to be send onto the IRO pin */
   54:  static uint8_t mCmt_DataByte;
   55:  
   56:  /* Current bit to be processed */
   57:  static uint8_t mCmt_CurrentBit;
   58:        
   59:  /* Variables defining the mark/space width for logic 0/1 */
   60:  static uint16_t mCmt_Log0MarkWidth;
   61:  static uint16_t mCmt_Log0SpaceWidth;
   62:  static uint16_t mCmt_Log1MarkWidth;
   63:  static uint16_t mCmt_Log1SpaceWidth;
   64:  
   65:  /* Defines the CMT module mode of operation: either 'Time' or 'Baseband' */
   66:  static bool_t mCmt_TimeOperMode;
   67:  
   68:  /* Defines the biwise shifting mode during bits transmisssion */
   69:  static bool_t mCmt_LsbFirst;
   70:  
   71:  /* CMT callback function */
   72:  static void (*pfCmtTxCallBack)(void);
   73:  
   74:  #endif
   75:  
   76:  /*****************************************************************************
   77:  ******************************************************************************
   78:  * Private function prototypes
   79:  ******************************************************************************
   80:  *****************************************************************************/ 
   81:  #if(gCmtIncluded_d == 1)
   82:    /* CMT Task; Process the CMT events in interrupt-driven context */
   83:    static void CMT_Task(event_t events);
   84:  #endif             
   85:                
   86:  /*****************************************************************************
   87:  ******************************************************************************
   88:  * Private functions
   89:  ******************************************************************************
   90:  *****************************************************************************/
   91:  
   92:  /* Initialize the CMT module */
   93:  bool_t CMT_Initialize(void)
   94:  {   
   95:  #if(gCmtIncluded_d == 1)
   96:    uint8_t mCmt_OutputPolarity = 0;
   97:    bool_t retStatus = FALSE;
   98:         
   99:    /* Initialize the CMT task */
  100:    gCmtTaskId = TS_CreateTask(gTsCmtTaskPriority_c, CMT_Task);
  0000 a604     [2]             LDA   #4
  0002 87       [2]             PSHA  
  0003 450000   [3]             LDHX  @CMT_Task
  0006 89       [2]             PSHX  
  0007 8b       [2]             PSHH  
  0008 a600     [2]             LDA   @CMT_Task:PAGE
  000a 87       [2]             PSHA  
  000b ac000000 [8]             CALL  TS_CreateTask
  000f a704     [2]             AIS   #4
  0011 450000   [3]             LDHX  @gCmtTaskId
  0014 f7       [2]             STA   ,X
  101:    
  102:    if(gTsInvalidTaskID_c != gCmtTaskId)
  0015 4f       [1]             CLRA  
  0016 fe       [3]             LDX   ,X
  0017 51ff33   [4]             CBEQX #-1,L4D ;abs = 004d
  103:    {
  104:      /* Reloads CMT configuration registers to their reset state values together */
  105:      /* with the clock input configuration */
  106:      CMTOC   = mCMT_CMTOC_Reset_c | mCmtDividerDefault_c; 
  001a 3f64     [5]             CLR   100
  107:      CMTMSC  = mCMT_CMTMSC_Reset_c | mCmtPrescaleDefault_c;
  001c 6e2065   [4]             MOV   #32,101
  108:        
  109:      /* Configure the carrier generation */
  110:      CMTCGH1 = ComputeCarrierHigh(mCmtDefaultClockInput_c, gCmtDefaultCarrierFrequency_c, gCmtDefaultCarrierDutyCycle_c);
  001f 6e4560   [4]             MOV   #69,96
  111:      CMTCGL1 = ComputeCarrierLow(mCmtDefaultClockInput_c, gCmtDefaultCarrierFrequency_c, gCmtDefaultCarrierDutyCycle_c); 
  0022 6e8d61   [4]             MOV   #-115,97
  112:        
  113:      /* Set mark/space period width for logic 0/1 bit with default values */
  114:      /* Logic 0 */
  115:      mCmt_Log0MarkWidth  = CmtModMarkTicksInMicroSeconds(gCmtDefaultLog0MarkInMicros_c, mCmtDefaultClockInput_c);
  0025 45022f   [3]             LDHX  #559
  0028 960000   [5]             STHX  mCmt_Log0MarkWidth
  116:      mCmt_Log0SpaceWidth = CmtModSpaceTicksInMicroSeconds(gCmtDefaultLog0SpaceInMicros_c, mCmtDefaultClockInput_c);
  002b 5c       [1]             INCX  
  002c 960000   [5]             STHX  mCmt_Log0SpaceWidth
  117:      /* Logic 1 */
  118:      mCmt_Log1MarkWidth  = CmtModMarkTicksInMicroSeconds(gCmtDefaultLog1MarkInMicros_c, mCmtDefaultClockInput_c);
  002f 5a       [1]             DECX  
  0030 960000   [5]             STHX  mCmt_Log1MarkWidth
  119:      mCmt_Log1SpaceWidth = CmtModSpaceTicksInMicroSeconds(gCmtDefaultLog1SpaceInMicros_c, mCmtDefaultClockInput_c);
  0033 45069a   [3]             LDHX  #1690
  0036 960000   [5]             STHX  mCmt_Log1SpaceWidth
  120:                    
  121:      /* CMT Mode of operation: default */
  122:      mCmt_TimeOperMode = gCmtTimeOperModeDefault_c;
  0039 4c       [1]             INCA  
  003a c70000   [4]             STA   mCmt_TimeOperMode
  123:        
  124:      /* Bitwise shifting: default */
  125:      mCmt_LsbFirst = gCmtLsbFirstDefault_c; 
  003d c70000   [4]             STA   mCmt_LsbFirst
  126:        
  127:      /* Deassert the Tx activity flag */
  128:      mCmt_TxActiveFlag = FALSE;   
  0040 5f       [1]             CLRX  
  0041 cf0000   [4]             STX   mCmt_TxActiveFlag
  129:        
  130:      /* Set the pointer callback to NULL */
  131:      pfCmtTxCallBack = NULL; 
  0044 8c       [1]             CLRH  
  0045 960001   [5]             STHX  pfCmtTxCallBack:1
  0048 cf0000   [4]             STX   pfCmtTxCallBack
  132:        
  133:      #if(TRUE == gCmtOutputPolarityDefault_c)
  134:        mCmt_OutputPolarity = mCMT_CMTOC_CMTPOL_c;
  135:      #endif
  136:      
  137:      /* Enable the IRO output pin and set the polarity type */
  138:      CMTOC |= (mCMT_CMTOC_IROPEN_c | mCmt_OutputPolarity); 
  004b 1a64     [5]             BSET  5,100
  004d          L4D:    
  139:      
  140:      /* Update the status to be return */
  141:      retStatus = TRUE;     
  142:    }
  143:  
  144:    return retStatus;
  145:  #else
  146:    return FALSE;
  147:  #endif  
  148:  }
  004d 8d       [7]             RTC   
  149:  
  150:  /*****************************************************************************/
  151:  cmtErr_t CMT_SetCarrierWaveform(uint8_t highCount, uint8_t lowCount)
  152:  {
  0000 89       [2]             PSHX  
  0001 87       [2]             PSHA  
  153:  #if(gCmtIncluded_d == 1)        
  154:    cmtErr_t mStatusRet = gCmtErrNoErr_c;
  155:      
  156:    if((!highCount) || (!lowCount))
  0002 4f       [1]             CLRA  
  0003 95       [2]             TSX   
  0004 6d01     [4]             TST   1,X
  0006 2703     [3]             BEQ   LB ;abs = 000b
  0008 7d       [3]             TST   ,X
  0009 2603     [3]             BNE   LE ;abs = 000e
  000b          LB:     
  157:    {
  158:      /*Invalid parameters: either 'highCount' or 'lowCount' was provided as 0 */
  159:      mStatusRet = gCmtErrInvalidParameter_c; 
  160:    }
  000b 4c       [1]             INCA  
  000c 2012     [3]             BRA   L20 ;abs = 0020
  000e          LE:     
  161:    else
  162:    {
  163:      if(TRUE == mCmt_TxActiveFlag)
  000e ce0000   [4]             LDX   mCmt_TxActiveFlag
  0011 5b04     [4]             DBNZX L17 ;abs = 0017
  164:      {
  165:        /* CMT module is busy */
  166:        mStatusRet = gCmtErrBusy_c;   
  167:      }
  0013 a602     [2]             LDA   #2
  0015 2009     [3]             BRA   L20 ;abs = 0020
  0017          L17:    
  168:      else
  169:      {
  170:        /* Write CMT Carrier Generator Registers with appropriate values */
  171:        CMTCGH1 = highCount;
  0017 95       [2]             TSX   
  0018 ee01     [3]             LDX   1,X
  001a bf60     [3]             STX   96
  172:        CMTCGL1 = lowCount;   
  001c 95       [2]             TSX   
  001d fe       [3]             LDX   ,X
  001e bf61     [3]             STX   97
  0020          L20:    
  173:      }
  174:    }
  175:  
  176:    /* Return the status code */
  177:    return mStatusRet; 
  178:  #else
  179:    (void) highCount;
  180:    (void) lowCount;
  181:    return gCmtErrNoErr_c;
  182:  #endif  
  183:  }
  0020 a702     [2]             AIS   #2
  0022 8d       [7]             RTC   
  184:  
  185:  /*****************************************************************************/
  186:  void CMT_SetTxCallback(cmtCallback_t callback)
  187:  {  
  188:  #if(gCmtIncluded_d == 1)  
  189:    /* CMT callback function will be "loaded" with provided argument pointer */
  190:    pfCmtTxCallBack = callback; 
  0000 9efe05   [5]             LDHX  5,SP
  0003 960001   [5]             STHX  pfCmtTxCallBack:1
  0006 95       [2]             TSX   
  0007 e603     [3]             LDA   3,X
  0009 c70000   [4]             STA   pfCmtTxCallBack
  191:  #else
  192:    (void) callback;
  193:  #endif          
  194:  }
  000c 8d       [7]             RTC   
  195:  
  196:  /*****************************************************************************/
  197:  cmtErr_t CMT_SetMarkSpaceLog0(uint16_t markPeriod, uint16_t spacePeriod)
  198:  {   
  0000 89       [2]             PSHX  
  0001 8b       [2]             PSHH  
  199:  #if(gCmtIncluded_d == 1)  
  200:    cmtErr_t mStatusRet = gCmtErrNoErr_c;
  201:    
  202:    /* Check input parameters */
  203:    if((!markPeriod) && (!spacePeriod))
  0002 9efe06   [5]             LDHX  6,SP
  0005 2609     [3]             BNE   L10 ;abs = 0010
  0007 9efe01   [5]             LDHX  1,SP
  000a 2604     [3]             BNE   L10 ;abs = 0010
  204:    {
  205:      /* Invalid parameters: 'markPeriod' and 'spacePeriod' are both 0 */
  206:      mStatusRet = gCmtErrInvalidParameter_c;
  207:    }
  000c a601     [2]             LDA   #1
  000e 2016     [3]             BRA   L26 ;abs = 0026
  0010          L10:    
  208:    else
  209:    {
  210:      if(TRUE == mCmt_TxActiveFlag)
  0010 4f       [1]             CLRA  
  0011 ce0000   [4]             LDX   mCmt_TxActiveFlag
  0014 5b04     [4]             DBNZX L1A ;abs = 001a
  211:      {
  212:        /* CMT is busy transmitting either a modulation cycle or a string of bits */
  213:        mStatusRet = gCmtErrBusy_c;
  214:      }
  0016 a602     [2]             LDA   #2
  0018 200c     [3]             BRA   L26 ;abs = 0026
  001a          L1A:    
  215:      else
  216:      {
  217:        /* Load the generic mark and space variables for logic 0 bit value */
  218:        mCmt_Log0MarkWidth  = markPeriod;
  001a 9efe06   [5]             LDHX  6,SP
  001d 960000   [5]             STHX  mCmt_Log0MarkWidth
  219:        mCmt_Log0SpaceWidth = spacePeriod;
  0020 9efe01   [5]             LDHX  1,SP
  0023 960000   [5]             STHX  mCmt_Log0SpaceWidth
  0026          L26:    
  220:      }
  221:    }
  222:    
  223:    /* Return the status code */
  224:    return mStatusRet;
  225:  #else
  226:    (void) markPeriod;
  227:    (void) spacePeriod;
  228:    return gCmtErrNoErr_c;
  229:  #endif
  230:  }
  0026 a702     [2]             AIS   #2
  0028 8d       [7]             RTC   
  231:  
  232:  /*****************************************************************************/
  233:  cmtErr_t CMT_SetMarkSpaceLog1(uint16_t markPeriod, uint16_t spacePeriod)
  234:  {
  0000 89       [2]             PSHX  
  0001 8b       [2]             PSHH  
  235:  #if(gCmtIncluded_d == 1)  
  236:    cmtErr_t mStatusRet = gCmtErrNoErr_c;
  237:    
  238:    /* Check input parameters */
  239:    if((!markPeriod) && (!spacePeriod))
  0002 9efe06   [5]             LDHX  6,SP
  0005 2609     [3]             BNE   L10 ;abs = 0010
  0007 9efe01   [5]             LDHX  1,SP
  000a 2604     [3]             BNE   L10 ;abs = 0010
  240:    {
  241:      /* Invalid parameters: 'markPeriod' and 'spacePeriod' are both 0 */
  242:      mStatusRet = gCmtErrInvalidParameter_c;
  243:    }
  000c a601     [2]             LDA   #1
  000e 2016     [3]             BRA   L26 ;abs = 0026
  0010          L10:    
  244:    else
  245:    {
  246:      if(TRUE == mCmt_TxActiveFlag)
  0010 4f       [1]             CLRA  
  0011 ce0000   [4]             LDX   mCmt_TxActiveFlag
  0014 5b04     [4]             DBNZX L1A ;abs = 001a
  247:      {
  248:        /* CMT is busy transmitting either a modulation cycle or a string of bits */
  249:        mStatusRet = gCmtErrBusy_c;
  250:      }
  0016 a602     [2]             LDA   #2
  0018 200c     [3]             BRA   L26 ;abs = 0026
  001a          L1A:    
  251:      else
  252:      {
  253:        /* Load generic mark and space variables for logic 1 bit value */
  254:        mCmt_Log1MarkWidth  = markPeriod;
  001a 9efe06   [5]             LDHX  6,SP
  001d 960000   [5]             STHX  mCmt_Log1MarkWidth
  255:        mCmt_Log1SpaceWidth = spacePeriod;   
  0020 9efe01   [5]             LDHX  1,SP
  0023 960000   [5]             STHX  mCmt_Log1SpaceWidth
  0026          L26:    
  256:      }
  257:    }
  258:    
  259:    /* Return the status code */
  260:    return mStatusRet;
  261:  #else
  262:    (void) markPeriod;
  263:    (void) spacePeriod;
  264:    return gCmtErrNoErr_c;    
  265:  #endif
  266:  }
  0026 a702     [2]             AIS   #2
  0028 8d       [7]             RTC   
  267:  
  268:  /*****************************************************************************/
  269:  cmtErr_t  CMT_TxBits(uint8_t data, uint8_t bitsCount)
  270:  {
  0000 87       [2]             PSHA  
  0001 8b       [2]             PSHH  
  271:  #if(gCmtIncluded_d == 1)  
  272:    cmtErr_t mStatusRet = gCmtErrNoErr_c;
  0002 9e6f01   [6]             CLR   1,SP
  273:    
  274:    /* Check if parameters delivered are valid */
  275:    if((bitsCount < 1) || (bitsCount > 8))
  0005 a101     [2]             CMP   #1
  0007 2504     [3]             BCS   LD ;abs = 000d
  0009 a108     [2]             CMP   #8
  000b 2304     [3]             BLS   L11 ;abs = 0011
  000d          LD:     
  276:    {
  277:      /* Invalid parameters: bitsCount is outside of interval [1..8] */
  278:      mStatusRet = gCmtErrInvalidParameter_c;    
  000d a601     [2]             LDA   #1
  279:    }
  000f 2007     [3]             BRA   L18 ;abs = 0018
  0011          L11:    
  280:    else
  281:    {
  282:      /* Check if another Tx operation is ongoing */
  283:      if(TRUE == mCmt_TxActiveFlag)
  0011 c60000   [4]             LDA   mCmt_TxActiveFlag
  0014 4b06     [4]             DBNZA L1C ;abs = 001c
  284:      {
  285:        /* CMT is busy by performing another transmission */
  286:        mStatusRet = gCmtErrBusy_c;  
  0016 a602     [2]             LDA   #2
  0018          L18:    
  0018 95       [2]             TSX   
  0019 f7       [2]             STA   ,X
  287:      }
  001a 2055     [3]             BRA   L71 ;abs = 0071
  001c          L1C:    
  288:      else
  289:      {
  290:        /* No other Tx operation ongoing */
  291:        /* Select the CMT mode of operation */
  292:        if(TRUE == mCmt_TimeOperMode)
  001c c60000   [4]             LDA   mCmt_TimeOperMode
  001f 4b03     [4]             DBNZA L24 ;abs = 0024
  293:        {
  294:          /* Time mode */
  295:          CMTMSC &= ~mCMT_CMTMSC_BASE_c;  
  0021 1765     [5]             BCLR  3,101
  296:        }
  0023 65       [3]             SKIP2 L26 ;abs = 0026
  0024          L24:    
  297:        else
  298:        {
  299:          /* BaseBand mode */
  300:          CMTMSC |= mCMT_CMTMSC_BASE_c; 
  0024 1665     [5]             BSET  3,101
  0026          L26:    
  301:        }
  302:               
  303:        /* Stores the data in a module variable in order to be accessed also by CMT task */
  304:        mCmt_DataByte = data;
  0026 cf0000   [4]             STX   mCmt_DataByte
  305:        
  306:        /* Depending on the bits shifting different bit is currently processing */
  307:        if(TRUE == mCmt_LsbFirst)
  0029 c60000   [4]             LDA   mCmt_LsbFirst
  002c 4b05     [4]             DBNZA L33 ;abs = 0033
  308:        {
  309:          /* LSB first */
  310:          mCmt_CurrentBit = mCmt_DataByte & 0x01; 
  002e 9f       [1]             TXA   
  002f a401     [2]             AND   #1
  311:        }
  0031 2013     [3]             BRA   L46 ;abs = 0046
  0033          L33:    
  312:        else
  313:        {
  314:          /* MSB first */
  315:          /* Aligns the data byte in order to have the MSB on the 8th byte position */
  316:          mCmt_DataByte <<= (8 - bitsCount);
  0033 a608     [2]             LDA   #8
  0035 9ee002   [4]             SUB   2,SP
  0038 87       [2]             PSHA  
  0039 9f       [1]             TXA   
  003a 88       [3]             PULX  
  003b 5d       [1]             TSTX  
  003c 2703     [3]             BEQ   L41 ;abs = 0041
  003e          L3E:    
  003e 48       [1]             LSLA  
  003f 5bfd     [4]             DBNZX L3E ;abs = 003e
  0041          L41:    
  0041 c70000   [4]             STA   mCmt_DataByte
  317:          /* Get the current bit position */
  318:          mCmt_CurrentBit = mCmt_DataByte & 0x80;  
  0044 a480     [2]             AND   #-128
  0046          L46:    
  0046 c70000   [4]             STA   mCmt_CurrentBit
  319:        }
  320:        
  321:        /* Determine the current bit value; depending on the logical bit value different mark/space group */ 
  322:        /* is reloaded into modulation mark/space registers */
  323:        if(!mCmt_CurrentBit) 
  0049 4d       [1]             TSTA  
  004a 260a     [3]             BNE   L56 ;abs = 0056
  324:        {
  325:          /* Bit value: Logic 0 */
  326:          mCMT_Modulation_MarkRegs  = mCmt_Log0MarkWidth; 
  004c 320000   [5]             LDHX  mCmt_Log0MarkWidth
  004f 3566     [5]             STHX  102
  327:          mCMT_Modulation_SpaceRegs = mCmt_Log0SpaceWidth;  
  0051 320000   [5]             LDHX  mCmt_Log0SpaceWidth
  328:        }
  0054 2008     [3]             BRA   L5E ;abs = 005e
  0056          L56:    
  329:        else
  330:        {
  331:          /* Bit value: Logic 1 */ 
  332:          mCMT_Modulation_MarkRegs  = mCmt_Log1MarkWidth; 
  0056 320000   [5]             LDHX  mCmt_Log1MarkWidth
  0059 3566     [5]             STHX  102
  333:          mCMT_Modulation_SpaceRegs = mCmt_Log1SpaceWidth;  
  005b 320000   [5]             LDHX  mCmt_Log1SpaceWidth
  005e          L5E:    
  005e 3568     [5]             STHX  104
  334:        }
  335:        
  336:        /* Configure the number of bits left to be send, as an indication for the CMT_ISR */
  337:        mCmt_BitsLeft = bitsCount;
  0060 95       [2]             TSX   
  0061 e601     [3]             LDA   1,X
  0063 c70000   [4]             STA   mCmt_BitsLeft
  338:            
  339:        /* Assert the Tx activity flag */
  340:        mCmt_TxActiveFlag = TRUE;  
  0066 a601     [2]             LDA   #1
  0068 c70000   [4]             STA   mCmt_TxActiveFlag
  341:      
  342:        /* Enable the CMT interrupt and the CMT module */
  343:        CMTMSC |= (mCMT_CMTMSC_EOCIE_c | mCMT_CMTMSC_MCGEN_c);                    
  006b b665     [3]             LDA   101
  006d aa03     [2]             ORA   #3
  006f b765     [3]             STA   101
  0071          L71:    
  344:      } 
  345:    }
  346:    
  347:    /* Return the status code */
  348:    return mStatusRet;
  0071 f6       [3]             LDA   ,X
  349:  #else
  350:    (void) data;
  351:    (void) bitsCount;
  352:    return gCmtErrNoErr_c;
  353:  #endif
  354:  }
  0072 a702     [2]             AIS   #2
  0074 8d       [7]             RTC   
  355:  
  356:  /*****************************************************************************/
  357:  cmtErr_t CMT_TxModCycle(uint16_t markPeriod, uint16_t spacePeriod)
  358:  {
  0000 89       [2]             PSHX  
  0001 8b       [2]             PSHH  
  359:  #if(gCmtIncluded_d == 1)  
  360:    cmtErr_t mStatusRet = gCmtErrNoErr_c;
  361:    
  362:    /* Check if parameters delivered are valid */
  363:    if((!markPeriod) && (!spacePeriod))
  0002 9efe06   [5]             LDHX  6,SP
  0005 2609     [3]             BNE   L10 ;abs = 0010
  0007 9efe01   [5]             LDHX  1,SP
  000a 2604     [3]             BNE   L10 ;abs = 0010
  364:    {
  365:      /* Invalid parameters: both 'markPeriod' and 'spacePeriod' provided are 0 */
  366:      mStatusRet = gCmtErrInvalidParameter_c; 
  367:    }
  000c a601     [2]             LDA   #1
  000e 202c     [3]             BRA   L3C ;abs = 003c
  0010          L10:    
  368:    else
  369:    {       
  370:      /* Check if another Tx operation is ongoing */
  371:      if(TRUE == mCmt_TxActiveFlag)
  0010 c60000   [4]             LDA   mCmt_TxActiveFlag
  0013 4b04     [4]             DBNZA L19 ;abs = 0019
  372:      {      
  373:        /* CMT is busy by performing another transmission */
  374:        mStatusRet = gCmtErrBusy_c;
  375:      }
  0015 a602     [2]             LDA   #2
  0017 2023     [3]             BRA   L3C ;abs = 003c
  0019          L19:    
  376:      else
  377:      {       
  378:        /* No other Tx operation ongoing */
  379:        /* Select the CMT mode of operation */
  380:        if(TRUE == mCmt_TimeOperMode)
  0019 c60000   [4]             LDA   mCmt_TimeOperMode
  001c 4b03     [4]             DBNZA L21 ;abs = 0021
  381:        {
  382:          /* Time mode */
  383:          CMTMSC &= ~mCMT_CMTMSC_BASE_c;
  001e 1765     [5]             BCLR  3,101
  384:        }
  0020 65       [3]             SKIP2 L23 ;abs = 0023
  0021          L21:    
  385:        else
  386:        {
  387:          /* BaseBand mode */
  388:          CMTMSC |= mCMT_CMTMSC_BASE_c;
  0021 1665     [5]             BSET  3,101
  0023          L23:    
  389:        }
  390:        
  391:        /* Configures the registers for modulation cycle mark and space */
  392:        /* mark: CMTCMD1: CMTCMD2  space: CMTCMD3: CMTCMD4   */   
  393:              
  394:        /* Note: the following two expressions are valid taking into account that the default */
  395:        /*       endianism mode is 'BigEndian' */
  396:        mCMT_Modulation_MarkRegs  = markPeriod;
  0023 9efe06   [5]             LDHX  6,SP
  0026 3566     [5]             STHX  102
  397:        mCMT_Modulation_SpaceRegs = spacePeriod;
  0028 9efe01   [5]             LDHX  1,SP
  002b 3568     [5]             STHX  104
  398:        
  399:        /* Number of bits left to be send */
  400:        mCmt_BitsLeft = 1;
  002d ae01     [2]             LDX   #1
  002f cf0000   [4]             STX   mCmt_BitsLeft
  401:                   
  402:        /* Assert the Tx activity flag */
  403:        mCmt_TxActiveFlag = TRUE;  
  0032 cf0000   [4]             STX   mCmt_TxActiveFlag
  404:        
  405:        /* Enable the CMT interrupt and the CMT module */
  406:        CMTMSC |= (mCMT_CMTMSC_EOCIE_c | mCMT_CMTMSC_MCGEN_c);  
  0035 b665     [3]             LDA   101
  0037 aa03     [2]             ORA   #3
  0039 b765     [3]             STA   101
  003b 4f       [1]             CLRA  
  003c          L3C:    
  407:      }
  408:    }
  409:     
  410:    /* Return the status code */
  411:    return mStatusRet; 
  412:  #else
  413:    (void) markPeriod; 
  414:    (void) spacePeriod;
  415:    return gCmtErrNoErr_c;
  416:  #endif
  417:  }
  003c a702     [2]             AIS   #2
  003e 8d       [7]             RTC   
  418:  
  419:  /*****************************************************************************/
  420:  void CMT_Abort(void)
  421:  {
  422:  #if(gCmtIncluded_d == 1)
  423:    /* Check if there is any ongoing Tx activity */
  424:    if(TRUE == mCmt_TxActiveFlag)
  0000 c60000   [4]             LDA   mCmt_TxActiveFlag
  0003 4b0a     [4]             DBNZA LF ;abs = 000f
  425:    {   
  426:      /* Disable the module, the output pin and the CMT interrupt */
  427:      CMTMSC &= ~(mCMT_CMTMSC_MCGEN_c | mCMT_CMTOC_IROPEN_c | mCMT_CMTMSC_EOCIE_c);
  0005 b665     [3]             LDA   101
  0007 a4dc     [2]             AND   #-36
  0009 b765     [3]             STA   101
  428:      
  429:      /* Deassert the Tx activity flag */
  430:      mCmt_TxActiveFlag = FALSE;
  000b 4f       [1]             CLRA  
  000c c70000   [4]             STA   mCmt_TxActiveFlag
  000f          LF:     
  431:    }
  432:  #endif
  433:  }
  000f 8d       [7]             RTC   
  434:  
  435:  /*****************************************************************************/
  436:  bool_t CMT_IsTxActive(void)
  437:  {
  438:  #if(gCmtIncluded_d == 1) 
  439:    return mCmt_TxActiveFlag;  
  0000 c60000   [4]             LDA   mCmt_TxActiveFlag
  440:  #else
  441:    return FALSE;
  442:  #endif
  443:  }
  0003 8d       [7]             RTC   
  444:  
  445:  /****************************************************************************/
  446:  cmtErr_t CMT_SetModOperation(bool_t timeOperMode)
  447:  {
  0000 87       [2]             PSHA  
  448:  #if(gCmtIncluded_d == 1)  
  449:    cmtErr_t mStatusRet = gCmtErrNoErr_c;
  450:    
  451:    /* Check if another Tx operation is ongoing */
  452:    if(TRUE == mCmt_TxActiveFlag)
  0001 c60000   [4]             LDA   mCmt_TxActiveFlag
  0004 4b04     [4]             DBNZA LA ;abs = 000a
  453:    {      
  454:      /* CMT is busy by performing another transmission */
  455:      mStatusRet = gCmtErrBusy_c;
  456:    }
  0006 a602     [2]             LDA   #2
  457:    else
  458:    {       
  459:      /* No other Tx operation ongoing */
  460:      /* Set the CMT mode of operation */ 
  461:      mCmt_TimeOperMode = (TRUE == timeOperMode) ? TRUE : FALSE;    
  462:    }
  463:    
  464:    /* Return the status code */
  465:    return mStatusRet; 
  466:  #else
  467:    (void) timeOperMode;
  468:    return gCmtErrNoErr_c;
  469:  #endif   
  470:  }
  0008 8a       [3]             PULH  
  0009 8d       [7]             RTC   
  000a          LA:     
  000a 95       [2]             TSX   
  000b fe       [3]             LDX   ,X
  000c 510101   [4]             CBEQX #1,L10 ;abs = 0010
  000f 5f       [1]             CLRX  
  0010          L10:    
  0010 4f       [1]             CLRA  
  0011 cf0000   [4]             STX   mCmt_TimeOperMode
  0014 8a       [3]             PULH  
  0015 8d       [7]             RTC   
  471:  
  472:  /*****************************************************************************/
  473:  cmtErr_t CMT_SetBitsShifting(bool_t bitsLsbShifting) 
  474:  {
  0000 87       [2]             PSHA  
  475:  #if(gCmtIncluded_d == 1)  
  476:    cmtErr_t mStatusRet = gCmtErrNoErr_c;
  477:    
  478:    /* Check if another Tx operation is ongoing */
  479:    if(TRUE == mCmt_TxActiveFlag)
  0001 c60000   [4]             LDA   mCmt_TxActiveFlag
  0004 4b04     [4]             DBNZA LA ;abs = 000a
  480:    {      
  481:      /* CMT is busy by performing another transmission */
  482:      mStatusRet = gCmtErrBusy_c;
  483:    }
  0006 a602     [2]             LDA   #2
  484:    else
  485:    {       
  486:      /* No other Tx operation ongoing */
  487:      /* Set the CMT bits shifting */ 
  488:      mCmt_LsbFirst = (TRUE == bitsLsbShifting) ? TRUE : FALSE;    
  489:    }
  490:      
  491:    /* Return the status code */
  492:    return mStatusRet;   
  493:  #else
  494:    (void) bitsLsbShifting;
  495:    return gCmtErrNoErr_c;
  496:  #endif
  497:  } 
  0008 8a       [3]             PULH  
  0009 8d       [7]             RTC   
  000a          LA:     
  000a 95       [2]             TSX   
  000b fe       [3]             LDX   ,X
  000c 510101   [4]             CBEQX #1,L10 ;abs = 0010
  000f 5f       [1]             CLRX  
  0010          L10:    
  0010 4f       [1]             CLRA  
  0011 cf0000   [4]             STX   mCmt_LsbFirst
  0014 8a       [3]             PULH  
  0015 8d       [7]             RTC   
  498:  
  499:  
  500:  /*****************************************************************************/
  501:  /* Place it in NON_BANKED memory */
  502:  #ifdef MEMORY_MODEL_BANKED
  503:  #pragma CODE_SEG __NEAR_SEG NON_BANKED
  504:  #else
  505:  #pragma CODE_SEG DEFAULT
  506:  #endif /* MEMORY_MODEL_BANKED */ 
  507:  /* CMT Interrupt Service Routine */
  508:  INTERRUPT_KEYWORD void CMT_InterruptHandler(void)
  509:  {
  0000 8b       [2]             PSHH  
  0001 8b       [2]             PSHH  
  510:  #if(gCmtIncluded_d == 1)  
  511:    volatile uint8_t dummyRead;
  512:      
  513:    /* Clear the EOCF bit by reading the CMTMSC and accessing the CMTCMD2 register */
  514:    dummyRead = CMTMSC;
  0002 b665     [3]             LDA   101
  0004 95       [2]             TSX   
  0005 f7       [2]             STA   ,X
  515:      
  516:    /* Touch the CMTCMD2 register */
  517:    dummyRead = CMTCMD2;
  0006 b667     [3]             LDA   103
  0008 f7       [2]             STA   ,X
  518:   
  519:    /* Check the number of bits left for Tx */
  520:    if((--mCmt_BitsLeft) != 0)
  0009 450000   [3]             LDHX  @mCmt_BitsLeft
  000c 7a       [4]             DEC   ,X
  000d c60000   [4]             LDA   mCmt_BitsLeft
  0010 2735     [3]             BEQ   L47 ;abs = 0047
  521:    {
  522:      /* There still available bits for transmission */
  523:      /* Depending on the bits shifting, different bit is loaded to be send */
  524:      if(TRUE == mCmt_LsbFirst)
  0012 c60000   [4]             LDA   mCmt_LsbFirst
  0015 4b0b     [4]             DBNZA L22 ;abs = 0022
  525:      {
  526:        /* LSB first */
  527:        /* Shift the data byte by one bit to the right */
  528:        mCmt_DataByte >>= 1;
  0017 450000   [3]             LDHX  @mCmt_DataByte
  001a 74       [4]             LSR   ,X
  529:        /* Get the current bit value */
  530:        mCmt_CurrentBit = (mCmt_DataByte & 0x01);   
  001b c60000   [4]             LDA   mCmt_DataByte
  001e a401     [2]             AND   #1
  531:      }
  0020 2009     [3]             BRA   L2B ;abs = 002b
  0022          L22:    
  532:      else
  533:      {
  534:        /* MSB first */
  535:        /* Shift the data byte by one bit to the left */ 
  536:        mCmt_DataByte <<= 1;
  0022 450000   [3]             LDHX  @mCmt_DataByte
  0025 78       [4]             LSL   ,X
  537:        /* Get the current bit value */        
  538:        mCmt_CurrentBit = (mCmt_DataByte & 0x80);    
  0026 c60000   [4]             LDA   mCmt_DataByte
  0029 a480     [2]             AND   #-128
  002b          L2B:    
  002b c70000   [4]             STA   mCmt_CurrentBit
  539:      }
  540:              
  541:      /* Determine the current bit value; depending on the logical bit value different mark/space group */ 
  542:      /* is reloaded into modulation mark/space registers */
  543:      if(!mCmt_CurrentBit) 
  002e 4d       [1]             TSTA  
  002f 260a     [3]             BNE   L3B ;abs = 003b
  544:      {
  545:        /* Bit value: Logic 0 */
  546:        mCMT_Modulation_MarkRegs  = mCmt_Log0MarkWidth; 
  0031 320000   [5]             LDHX  mCmt_Log0MarkWidth
  0034 3566     [5]             STHX  102
  547:        mCMT_Modulation_SpaceRegs = mCmt_Log0SpaceWidth;  
  0036 320000   [5]             LDHX  mCmt_Log0SpaceWidth
  548:      }
  0039 2008     [3]             BRA   L43 ;abs = 0043
  003b          L3B:    
  549:      else
  550:      {
  551:        /* Bit value: Logic 1 */ 
  552:        mCMT_Modulation_MarkRegs  = mCmt_Log1MarkWidth; 
  003b 320000   [5]             LDHX  mCmt_Log1MarkWidth
  003e 3566     [5]             STHX  102
  553:        mCMT_Modulation_SpaceRegs = mCmt_Log1SpaceWidth;  
  0040 320000   [5]             LDHX  mCmt_Log1SpaceWidth
  0043          L43:    
  0043 3568     [5]             STHX  104
  0045 2014     [3]             BRA   L5B ;abs = 005b
  0047          L47:    
  554:      }         
  555:    }
  556:    else
  557:    {
  558:      /* The number of bits to be sent has been finished */              
  559:      /* Disable the module and the CMT interrupt */
  560:      CMTMSC &= ~(mCMT_CMTMSC_MCGEN_c | mCMT_CMTMSC_EOCIE_c);  
  0047 b665     [3]             LDA   101
  0049 a4fc     [2]             AND   #-4
  004b b765     [3]             STA   101
  561:    
  562:      /* Deasserts the Tx active flag */
  563:      mCmt_TxActiveFlag = FALSE;       
  004d 4f       [1]             CLRA  
  004e c70000   [4]             STA   mCmt_TxActiveFlag
  564:                
  565:      /* Send event to the task scheduler */
  566:      TS_SendEvent(gCmtTaskId, mCMT_Event_c); 
  0051 c60000   [4]             LDA   gCmtTaskId
  0054 ae01     [2]             LDX   #1
  0056 8c       [1]             CLRH  
  0057 ac000000 [8]             CALL  TS_SendEvent
  005b          L5B:    
  567:    }
  568:  #endif
  569:  }
  005b 8a       [3]             PULH  
  005c 8a       [3]             PULH  
  005d 80       [9]             RTI   
  570:  #pragma CODE_SEG DEFAULT
  571:  
  572:  /*****************************************************************************/
  573:  #if(gCmtIncluded_d == 1)
  574:    static void CMT_Task(event_t events)
  575:    {
  576:      /* Touch the 'events' argument to avoid compiler warnings */
  577:      (void)events;    
  578:        
  579:      /* Call the function callback; if it is a valid pointer to it */    
  580:      if(pfCmtTxCallBack)
  0000 450000   [3]             LDHX  @pfCmtTxCallBack
  0003 cd0000   [6]             JSR   _CMP24_RC
  0006 00               DC.B  0
  0007 0000             DC.W  0
  0009 270d     [3]             BEQ   L18 ;abs = 0018
  581:      {
  582:        pfCmtTxCallBack();
  000b 320001   [5]             LDHX  pfCmtTxCallBack:1
  000e c60000   [4]             LDA   pfCmtTxCallBack
  0011 8b       [2]             PSHH  
  0012 8b       [2]             PSHH  
  0013 8b       [2]             PSHH  
  0014 ac000000 [8]             CALL  _CALL_STAR08_FAR
  0018          L18:    
  583:      }  
  584:    }
  0018 8d       [7]             RTC   
  585:  #endif 
