# ERROR: No extended dataflow license exists
# do net_decoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/daniel/Software/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:10 on Jun 17,2019
# vcom -reportprogress 300 -93 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_decoder
# -- Compiling architecture rtl of net_decoder
# End time: 16:29:11 on Jun 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on Jun 17,2019
# vcom -reportprogress 300 -93 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:29:11 on Jun 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/daniel/Software/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./net_decoder_run_msim_rtl_vhdl.do line 10
# /home/daniel/Software/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/../../../../Dropbox/Academics/MEng/Working/Ov..."
# 
# stdin: <EOF>
