# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do CORDIC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:37 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_inverter
# -- Compiling architecture rtl of sign_inverter
# End time: 14:58:37 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:38 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity LUT_16
# -- Compiling architecture rtl of LUT_16
# End time: 14:58:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:38 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_shift
# -- Compiling architecture rtl of bit_shift
# End time: 14:58:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:38 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signed_adder
# -- Compiling architecture rtl of signed_adder
# End time: 14:58:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:38 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity iteration_counter
# -- Compiling architecture rtl of iteration_counter
# End time: 14:58:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:38 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Clock_Divider
# -- Compiling architecture bhv of Clock_Divider
# End time: 14:58:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:38 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity LUT_X
# -- Compiling architecture rtl of LUT_X
# End time: 14:58:38 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:38 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity LUT_Y
# -- Compiling architecture rtl of LUT_Y
# End time: 14:58:39 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:39 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Debounce
# -- Compiling architecture Behavioral of Debounce
# End time: 14:58:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:39 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cordic_area_2
# -- Compiling architecture behave of cordic_area_2
# End time: 14:58:39 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.cordic_area_2
# vsim work.cordic_area_2 
# Start time: 14:59:49 on Apr 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.cordic_area_2(behave)
# Loading work.clock_divider(bhv)
# Loading work.bit_shift(rtl)
# Loading work.sign_inverter(rtl)
# Loading work.lut_16(rtl)
# Loading work.lut_x(rtl)
# Loading work.lut_y(rtl)
# Loading work.signed_adder(rtl)
# Loading work.iteration_counter(rtl)
# Loading work.debounce(behavioral)
add wave -position end  sim:/cordic_area_2/i_enable_cordic
add wave -position end  sim:/cordic_area_2/clk_in
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: almsk  Hostname: DESKTOP-A35P8VH  ProcessID: 2640
#           Attempting to use alternate WLF file "./wlft2sbcaj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2sbcaj
add wave -position end  sim:/cordic_area_2/o_z
add wave -position end  sim:/cordic_area_2/state
add wave -position end  sim:/cordic_area_2/o_iteration_count
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
force -freeze sim:/cordic_area_2/clk_in 1 0, 0 {50 ps} -r 100
run
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 0 0
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
run
run
restart
add wave -position end  sim:/cordic_area_2/r_xn
add wave -position end  sim:/cordic_area_2/r_yn
add wave -position end  sim:/cordic_area_2/r_zn
add wave -position end  sim:/cordic_area_2/o_adder
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
force -freeze sim:/cordic_area_2/clk_in 1 0, 0 {50 ps} -r 100
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 0 0
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
run
run
run
run
run
run
run
run
vcom -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:50 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cordic_area_2
# -- Compiling architecture behave of cordic_area_2
# End time: 15:05:51 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.cordic_area_2
# End time: 15:05:55 on Apr 29,2021, Elapsed time: 0:06:06
# Errors: 0, Warnings: 2
# vsim work.cordic_area_2 
# Start time: 15:05:55 on Apr 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.cordic_area_2(behave)
# Loading work.clock_divider(bhv)
# Loading work.bit_shift(rtl)
# Loading work.sign_inverter(rtl)
# Loading work.lut_16(rtl)
# Loading work.lut_x(rtl)
# Loading work.lut_y(rtl)
# Loading work.signed_adder(rtl)
# Loading work.iteration_counter(rtl)
# Loading work.debounce(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end  sim:/cordic_area_2/o_z
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: almsk  Hostname: DESKTOP-A35P8VH  ProcessID: 2640
#           Attempting to use alternate WLF file "./wlft7wcvqd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7wcvqd
add wave -position end  sim:/cordic_area_2/i_enable_cordic
add wave -position end  sim:/cordic_area_2/clk_in
add wave -position end  sim:/cordic_area_2/r_yn
add wave -position end  sim:/cordic_area_2/r_xn
add wave -position end  sim:/cordic_area_2/r_zn
add wave -position end  sim:/cordic_area_2/o_iteration_count
add wave -position end  sim:/cordic_area_2/state
add wave -position end  sim:/cordic_area_2/o_adder
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
force -freeze sim:/cordic_area_2/clk_in 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
force -freeze sim:/cordic_area_2/i_enable_cordic 0 0
run
run
run
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
run
add wave -position end  sim:/cordic_area_2/i_bitshift
add wave -position end  sim:/cordic_area_2/o_bitshift
add wave -position end  sim:/cordic_area_2/c_shiftlength
add wave -position end  sim:/cordic_area_2/i_SI
add wave -position end  sim:/cordic_area_2/o_SI
add wave -position end  sim:/cordic_area_2/i_SI_control
add wave -position end  sim:/cordic_area_2/i_adder_a
add wave -position end  sim:/cordic_area_2/i_adder_b
add wave -position end  sim:/cordic_area_2/o_adder
restart
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
force -freeze sim:/cordic_area_2/clk_in 1 0, 0 {50 ps} -r 100
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 0 0
run
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
run
vcom -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:09 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cordic_area_2
# -- Compiling architecture behave of cordic_area_2
# End time: 15:12:10 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:20 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cordic_area_2
# -- Compiling architecture behave of cordic_area_2
# End time: 15:12:20 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cordic_area_2
# End time: 15:12:27 on Apr 29,2021, Elapsed time: 0:06:32
# Errors: 0, Warnings: 3
# vsim work.cordic_area_2 
# Start time: 15:12:27 on Apr 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.cordic_area_2(behave)
# Loading work.clock_divider(bhv)
# Loading work.bit_shift(rtl)
# Loading work.sign_inverter(rtl)
# Loading work.lut_16(rtl)
# Loading work.lut_x(rtl)
# Loading work.lut_y(rtl)
# Loading work.signed_adder(rtl)
# Loading work.iteration_counter(rtl)
# Loading work.debounce(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end  sim:/cordic_area_2/i_enable_cordic
add wave -position end  sim:/cordic_area_2/clk_in
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: almsk  Hostname: DESKTOP-A35P8VH  ProcessID: 2640
#           Attempting to use alternate WLF file "./wlft2xb6ei".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2xb6ei
add wave -position end  sim:/cordic_area_2/o_z
add wave -position end  sim:/cordic_area_2/state
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
force -freeze sim:/cordic_area_2/clk_in 1 0, 0 {50 ps} -r 100
run
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 0 0
run
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
run
force -freeze sim:/cordic_area_2/i_enable_cordic 0 0
run
run
run
run
run
force -freeze sim:/cordic_area_2/i_enable_cordic 1 0
run
# End time: 15:15:36 on Apr 29,2021, Elapsed time: 0:03:09
# Errors: 0, Warnings: 3
