// See LICENSE for license details.

package midas.widgets

import midas.core.{HostReadyValid, TargetChannelIO}
import midas.core.SimUtils
import midas.passes.fame.{FAMEChannelConnectionAnnotation,DecoupledForwardChannel, PipeChannel, DecoupledReverseChannel, WireChannel}

import chisel3._
import chisel3.util.ReadyValidIO
import chisel3.experimental.{BaseModule, Direction, ChiselAnnotation, annotate}

import freechips.rocketchip.util.{DecoupledHelper}

import scala.collection.mutable

/*
 *  The MIDAS-I legacy HostPort. Bridges using this Class to implement it's host-land interface
 *  consume a _single_ input token and produce a _single_ output token. As such, HostPort is really only
 *  useful for modeling a "tick"-like behavior where no output depends
 *  combinationally on an input token. In this case, the bridge should be
 *  able to enqueue an output token without requiring an input token. (This, to
 *  satisfy LI-BDN's NED property, and to give better simulation performance)
 *
 *  (It is also possible to use this for very simple models where the one or
 *  more outputs depend combinationally on a _single_ input token (the toHost
 *  field))
 */

// We're using a Record here because reflection in Bundle prematurely initializes our lazy vals
class HostPortIO[+T <: Data](private val targetPortProto: T) extends Record with HasChannels {
  val fromHost = new HostReadyValid
  val toHost = Flipped(new HostReadyValid)
  val hBits  = targetPortProto

  val elements = collection.immutable.ListMap(Seq("fromHost" -> fromHost, "toHost" -> toHost, "hBits" -> hBits):_*)

  override def cloneType: this.type = new HostPortIO(targetPortProto).asInstanceOf[this.type]

  private[midas] def getClock(): Clock = {
    val allTargetClocks = SimUtils.findClocks(targetPortProto)
    require(allTargetClocks.nonEmpty,
      s"Target-side bridge interface of ${targetPortProto.getClass} has no clock field.")
    require(allTargetClocks.size == 1,
      s"Target-side bridge interface of ${targetPortProto.getClass} has ${allTargetClocks.size} clocks but must define only one.")
    allTargetClocks.head
  }

  // These are lazy because parsePorts needs a directioned gen; these can be called once 
  // this Record has been bound to Hardware
  //private lazy val (ins, outs, rvIns, rvOuts) = SimUtils.parsePorts(targetPortProto, alsoFlattenRVPorts = false)
  private lazy val (ins, outs, rvIns, rvOuts) = try {
    SimUtils.parsePorts(targetPortProto, alsoFlattenRVPorts = false)
  } catch {
    case e: chisel3.BindingException =>
      SimUtils.parsePorts(hBits, alsoFlattenRVPorts = false)
  }


  def inputWireChannels(): Seq[(Data, String)] = ins
  def outputWireChannels(): Seq[(Data, String)] = outs
  def inputRVChannels(): Seq[(ReadyValidIO[Data], String)] = rvIns
  def outputRVChannels(): Seq[(ReadyValidIO[Data], String)] = rvOuts
  lazy val name2Wire = Map((ins ++ outs).map({ case (wire, name) => name -> wire }):_*)
  lazy val name2ReadyValid = Map((rvIns ++ rvOuts).map({ case (wire, name) => name -> wire }):_*)

  def connectChannels2Port(bridgeAnno: BridgeIOAnnotation, targetIO: TargetChannelIO): Unit = {
    val local2globalName = bridgeAnno.channelMapping.toMap
    val toHostChannels, fromHostChannels = mutable.ArrayBuffer[ReadyValidIO[Data]]()

    // Bind payloads to HostPort, and collect channels
    for ((field, localName) <- inputWireChannels) {
      val tokenChannel = targetIO.wireOutputPortMap(local2globalName(localName))
      field := tokenChannel.bits
      toHostChannels += tokenChannel
    }

    for ((field, localName) <- outputWireChannels) {
      val tokenChannel = targetIO.wireInputPortMap(local2globalName(localName))
      tokenChannel.bits := field
      fromHostChannels += tokenChannel
    }

    for ((field, localName) <- inputRVChannels) {
      val (fwdChPort, revChPort) = targetIO.rvOutputPortMap(local2globalName(localName + "_fwd"))
      field.valid := fwdChPort.bits.valid
      revChPort.bits := field.ready

      import chisel3.ExplicitCompileOptions.NotStrict
      field.bits  := fwdChPort.bits.bits

      fromHostChannels += revChPort
      toHostChannels += fwdChPort
    }

    for ((field, localName) <- outputRVChannels) {
      val (fwdChPort, revChPort) = targetIO.rvInputPortMap(local2globalName(localName + "_fwd"))
      fwdChPort.bits.valid := field.valid
      field.ready := revChPort.bits

      import chisel3.ExplicitCompileOptions.NotStrict
      fwdChPort.bits.bits := field.bits
      fromHostChannels += fwdChPort
      toHostChannels += revChPort
    }

    toHost.hValid := toHostChannels.foldLeft(true.B)(_ && _.valid)
    fromHost.hReady := fromHostChannels.foldLeft(true.B)(_ && _.ready)

    // Dequeue from toHost channels only if all toHost tokens are available,
    // and the bridge consumes it
    val toHostHelper   = DecoupledHelper((toHost.hReady +: toHostChannels.map(_.valid)):_*)
    toHostChannels.foreach(ch => ch.ready := toHostHelper.fire(ch.valid))

    // Enqueue into the toHost channels only once all toHost channels can accept the token
    val fromHostHelper = DecoupledHelper((fromHost.hValid +: fromHostChannels.map(_.ready)):_*)
    fromHostChannels.foreach(ch => ch.valid := fromHostHelper.fire(ch.ready))

    // Tie off the target clock; these should be unused in the BridgeModule
    SimUtils.findClocks(hBits).map(_ := false.B.asClock)
  }

  def bridgeChannels: Seq[BridgeChannel] = {
    val clockRT = getClock.toNamed.toTarget

    inputWireChannels.map({ case (field, chName) =>
      PipeBridgeChannel(
          chName,
          clock = clockRT,
          sinks = Seq(),
          sources = Seq(field.toNamed.toTarget),
          latency = 1
      )
    }) ++
    outputWireChannels.map({ case (field, chName) =>
      PipeBridgeChannel(
          chName,
          clock = clockRT,
          sinks = Seq(field.toNamed.toTarget),
          sources = Seq(),
          latency = 1
      )
    }) ++
    rvIns.map({ case (field, chName) =>
      val (fwdChName, revChName)  = SimUtils.rvChannelNamePair(chName)
      val validTarget = field.valid.toNamed.toTarget
      ReadyValidBridgeChannel(
        fwdChName,
        revChName,
        clock = getClock.toNamed.toTarget,
        sinks = Seq(),
        sources = Seq(validTarget) ++ SimUtils.lowerAggregateIntoLeafTargets(field.bits),
        valid = validTarget,
        ready = field.ready.toNamed.toTarget
      )
    }) ++
    rvOuts.map({ case (field, chName) =>
      val (fwdChName, revChName)  = SimUtils.rvChannelNamePair(chName)
      val validTarget = field.valid.toNamed.toTarget
      ReadyValidBridgeChannel(
        fwdChName,
        revChName,
        clock = getClock.toNamed.toTarget,
        sinks = Seq(validTarget) ++ SimUtils.lowerAggregateIntoLeafTargets(field.bits),
        sources = Seq(),
        valid = validTarget,
        ready = field.ready.toNamed.toTarget
      )
    })
  }
}

object HostPort {
  def apply[T <: Data](gen: T): HostPortIO[T] = new HostPortIO(gen)
}
