Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_FFT_top glbl -Oenable_linking_all_libraries -prj FFT.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s FFT -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT_Pipeline_VITIS_LOOP_58_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT_Pipeline_VITIS_LOOP_58_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT_Pipeline_bitreversal_label1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT_Pipeline_bitreversal_label1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_xin_M_real_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_xin_M_real_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT0_1_Pipeline_FFT_label1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT0_1_Pipeline_FFT_label1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_mac_muladd_16s_9s_24s_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_mac_muladd_16s_9s_24s_24_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module FFT_mac_muladd_16s_9s_24s_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT_Pipeline_VITIS_LOOP_68_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT_Pipeline_VITIS_LOOP_68_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_regslice_both
INFO: [VRFC 10-311] analyzing module FFT_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_mac_mulsub_16s_9s_24s_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_mac_mulsub_16s_9s_24s_24_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module FFT_mac_mulsub_16s_9s_24s_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_axi_s_data_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_IN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT_Pipeline_FFT_label1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT_Pipeline_FFT_label1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_axi_s_data_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_OUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_FFT_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_xout_M_real_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_xout_M_real_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/FFT_mul_mul_16s_10s_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_mul_mul_16s_10s_24_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module FFT_mul_mul_16s_10s_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/sam/teach-fpga/01-fft/build/fft_32/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.FFT_xin_M_real_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.FFT_data_OUT0_M_real_V_RAM_AUTO_...
Compiling module xil_defaultlib.FFT_FFT0_1_Pipeline_FFT_label1_W...
Compiling module xil_defaultlib.FFT_FFT0_1_Pipeline_FFT_label1_W...
Compiling module xil_defaultlib.FFT_xout_M_real_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.FFT_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.FFT_FFT_Pipeline_VITIS_LOOP_58_1
Compiling module xil_defaultlib.FFT_FFT_Pipeline_bitreversal_lab...
Compiling module xil_defaultlib.FFT_FFT_Pipeline_bitreversal_lab...
Compiling module xil_defaultlib.FFT_mul_mul_16s_10s_24_4_1_DSP48...
Compiling module xil_defaultlib.FFT_mul_mul_16s_10s_24_4_1(ID=1,...
Compiling module xil_defaultlib.FFT_mac_mulsub_16s_9s_24s_24_4_1...
Compiling module xil_defaultlib.FFT_mac_mulsub_16s_9s_24s_24_4_1...
Compiling module xil_defaultlib.FFT_mac_muladd_16s_9s_24s_24_4_1...
Compiling module xil_defaultlib.FFT_mac_muladd_16s_9s_24s_24_4_1...
Compiling module xil_defaultlib.FFT_FFT0_1_Pipeline_FFT_label1
Compiling module xil_defaultlib.FFT_FFT0_1
Compiling module xil_defaultlib.FFT_FFT_Pipeline_FFT_label1
Compiling module xil_defaultlib.FFT_FFT_Pipeline_VITIS_LOOP_68_2
Compiling module xil_defaultlib.FFT_regslice_both
Compiling module xil_defaultlib.FFT
Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_data_IN
Compiling module xil_defaultlib.AESL_axi_s_data_OUT
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_FFT_top
Compiling module work.glbl
Built simulation snapshot FFT
