#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1442310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14424a0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14352d0 .functor NOT 1, L_0x148e210, C4<0>, C4<0>, C4<0>;
L_0x148dff0 .functor XOR 2, L_0x148de90, L_0x148df50, C4<00>, C4<00>;
L_0x148e100 .functor XOR 2, L_0x148dff0, L_0x148e060, C4<00>, C4<00>;
v0x1489f90_0 .net *"_ivl_10", 1 0, L_0x148e060;  1 drivers
v0x148a090_0 .net *"_ivl_12", 1 0, L_0x148e100;  1 drivers
v0x148a170_0 .net *"_ivl_2", 1 0, L_0x148d460;  1 drivers
v0x148a230_0 .net *"_ivl_4", 1 0, L_0x148de90;  1 drivers
v0x148a310_0 .net *"_ivl_6", 1 0, L_0x148df50;  1 drivers
v0x148a440_0 .net *"_ivl_8", 1 0, L_0x148dff0;  1 drivers
v0x148a520_0 .net "a", 0 0, v0x1487730_0;  1 drivers
v0x148a5c0_0 .net "b", 0 0, v0x14877d0_0;  1 drivers
v0x148a660_0 .net "c", 0 0, v0x1487870_0;  1 drivers
v0x148a700_0 .var "clk", 0 0;
v0x148a7a0_0 .net "d", 0 0, v0x14879b0_0;  1 drivers
v0x148a840_0 .net "out_pos_dut", 0 0, L_0x148dc30;  1 drivers
v0x148a8e0_0 .net "out_pos_ref", 0 0, L_0x148bf20;  1 drivers
v0x148a980_0 .net "out_sop_dut", 0 0, L_0x148d290;  1 drivers
v0x148aa20_0 .net "out_sop_ref", 0 0, L_0x1461ee0;  1 drivers
v0x148aac0_0 .var/2u "stats1", 223 0;
v0x148ab60_0 .var/2u "strobe", 0 0;
v0x148ad10_0 .net "tb_match", 0 0, L_0x148e210;  1 drivers
v0x148ade0_0 .net "tb_mismatch", 0 0, L_0x14352d0;  1 drivers
v0x148ae80_0 .net "wavedrom_enable", 0 0, v0x1487c80_0;  1 drivers
v0x148af50_0 .net "wavedrom_title", 511 0, v0x1487d20_0;  1 drivers
L_0x148d460 .concat [ 1 1 0 0], L_0x148bf20, L_0x1461ee0;
L_0x148de90 .concat [ 1 1 0 0], L_0x148bf20, L_0x1461ee0;
L_0x148df50 .concat [ 1 1 0 0], L_0x148dc30, L_0x148d290;
L_0x148e060 .concat [ 1 1 0 0], L_0x148bf20, L_0x1461ee0;
L_0x148e210 .cmp/eeq 2, L_0x148d460, L_0x148e100;
S_0x1442630 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14424a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14356b0 .functor AND 1, v0x1487870_0, v0x14879b0_0, C4<1>, C4<1>;
L_0x1435a90 .functor NOT 1, v0x1487730_0, C4<0>, C4<0>, C4<0>;
L_0x1435e70 .functor NOT 1, v0x14877d0_0, C4<0>, C4<0>, C4<0>;
L_0x14360f0 .functor AND 1, L_0x1435a90, L_0x1435e70, C4<1>, C4<1>;
L_0x144cf30 .functor AND 1, L_0x14360f0, v0x1487870_0, C4<1>, C4<1>;
L_0x1461ee0 .functor OR 1, L_0x14356b0, L_0x144cf30, C4<0>, C4<0>;
L_0x148b3a0 .functor NOT 1, v0x14877d0_0, C4<0>, C4<0>, C4<0>;
L_0x148b410 .functor OR 1, L_0x148b3a0, v0x14879b0_0, C4<0>, C4<0>;
L_0x148b520 .functor AND 1, v0x1487870_0, L_0x148b410, C4<1>, C4<1>;
L_0x148b5e0 .functor NOT 1, v0x1487730_0, C4<0>, C4<0>, C4<0>;
L_0x148b6b0 .functor OR 1, L_0x148b5e0, v0x14877d0_0, C4<0>, C4<0>;
L_0x148b720 .functor AND 1, L_0x148b520, L_0x148b6b0, C4<1>, C4<1>;
L_0x148b8a0 .functor NOT 1, v0x14877d0_0, C4<0>, C4<0>, C4<0>;
L_0x148b910 .functor OR 1, L_0x148b8a0, v0x14879b0_0, C4<0>, C4<0>;
L_0x148b830 .functor AND 1, v0x1487870_0, L_0x148b910, C4<1>, C4<1>;
L_0x148baa0 .functor NOT 1, v0x1487730_0, C4<0>, C4<0>, C4<0>;
L_0x148bba0 .functor OR 1, L_0x148baa0, v0x14879b0_0, C4<0>, C4<0>;
L_0x148bc60 .functor AND 1, L_0x148b830, L_0x148bba0, C4<1>, C4<1>;
L_0x148be10 .functor XNOR 1, L_0x148b720, L_0x148bc60, C4<0>, C4<0>;
v0x1434c00_0 .net *"_ivl_0", 0 0, L_0x14356b0;  1 drivers
v0x1435000_0 .net *"_ivl_12", 0 0, L_0x148b3a0;  1 drivers
v0x14353e0_0 .net *"_ivl_14", 0 0, L_0x148b410;  1 drivers
v0x14357c0_0 .net *"_ivl_16", 0 0, L_0x148b520;  1 drivers
v0x1435ba0_0 .net *"_ivl_18", 0 0, L_0x148b5e0;  1 drivers
v0x1435f80_0 .net *"_ivl_2", 0 0, L_0x1435a90;  1 drivers
v0x1436200_0 .net *"_ivl_20", 0 0, L_0x148b6b0;  1 drivers
v0x1485ca0_0 .net *"_ivl_24", 0 0, L_0x148b8a0;  1 drivers
v0x1485d80_0 .net *"_ivl_26", 0 0, L_0x148b910;  1 drivers
v0x1485e60_0 .net *"_ivl_28", 0 0, L_0x148b830;  1 drivers
v0x1485f40_0 .net *"_ivl_30", 0 0, L_0x148baa0;  1 drivers
v0x1486020_0 .net *"_ivl_32", 0 0, L_0x148bba0;  1 drivers
v0x1486100_0 .net *"_ivl_36", 0 0, L_0x148be10;  1 drivers
L_0x7fa2e4e24018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14861c0_0 .net *"_ivl_38", 0 0, L_0x7fa2e4e24018;  1 drivers
v0x14862a0_0 .net *"_ivl_4", 0 0, L_0x1435e70;  1 drivers
v0x1486380_0 .net *"_ivl_6", 0 0, L_0x14360f0;  1 drivers
v0x1486460_0 .net *"_ivl_8", 0 0, L_0x144cf30;  1 drivers
v0x1486540_0 .net "a", 0 0, v0x1487730_0;  alias, 1 drivers
v0x1486600_0 .net "b", 0 0, v0x14877d0_0;  alias, 1 drivers
v0x14866c0_0 .net "c", 0 0, v0x1487870_0;  alias, 1 drivers
v0x1486780_0 .net "d", 0 0, v0x14879b0_0;  alias, 1 drivers
v0x1486840_0 .net "out_pos", 0 0, L_0x148bf20;  alias, 1 drivers
v0x1486900_0 .net "out_sop", 0 0, L_0x1461ee0;  alias, 1 drivers
v0x14869c0_0 .net "pos0", 0 0, L_0x148b720;  1 drivers
v0x1486a80_0 .net "pos1", 0 0, L_0x148bc60;  1 drivers
L_0x148bf20 .functor MUXZ 1, L_0x7fa2e4e24018, L_0x148b720, L_0x148be10, C4<>;
S_0x1486c00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14424a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1487730_0 .var "a", 0 0;
v0x14877d0_0 .var "b", 0 0;
v0x1487870_0 .var "c", 0 0;
v0x1487910_0 .net "clk", 0 0, v0x148a700_0;  1 drivers
v0x14879b0_0 .var "d", 0 0;
v0x1487aa0_0 .var/2u "fail", 0 0;
v0x1487b40_0 .var/2u "fail1", 0 0;
v0x1487be0_0 .net "tb_match", 0 0, L_0x148e210;  alias, 1 drivers
v0x1487c80_0 .var "wavedrom_enable", 0 0;
v0x1487d20_0 .var "wavedrom_title", 511 0;
E_0x1440c80/0 .event negedge, v0x1487910_0;
E_0x1440c80/1 .event posedge, v0x1487910_0;
E_0x1440c80 .event/or E_0x1440c80/0, E_0x1440c80/1;
S_0x1486f30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1486c00;
 .timescale -12 -12;
v0x1487170_0 .var/2s "i", 31 0;
E_0x1440b20 .event posedge, v0x1487910_0;
S_0x1487270 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1486c00;
 .timescale -12 -12;
v0x1487470_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1487550 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1486c00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1487f00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14424a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x148c0d0 .functor NOT 1, v0x1487730_0, C4<0>, C4<0>, C4<0>;
L_0x148c160 .functor NOT 1, v0x14877d0_0, C4<0>, C4<0>, C4<0>;
L_0x148c300 .functor AND 1, L_0x148c0d0, L_0x148c160, C4<1>, C4<1>;
L_0x148c410 .functor AND 1, L_0x148c300, v0x1487870_0, C4<1>, C4<1>;
L_0x148c610 .functor NOT 1, v0x14879b0_0, C4<0>, C4<0>, C4<0>;
L_0x148c790 .functor AND 1, L_0x148c410, L_0x148c610, C4<1>, C4<1>;
L_0x148c8e0 .functor AND 1, v0x1487730_0, v0x14877d0_0, C4<1>, C4<1>;
L_0x148ca60 .functor AND 1, L_0x148c8e0, v0x1487870_0, C4<1>, C4<1>;
L_0x148cb70 .functor AND 1, L_0x148ca60, v0x14879b0_0, C4<1>, C4<1>;
L_0x148cc30 .functor OR 1, L_0x148c790, L_0x148cb70, C4<0>, C4<0>;
L_0x148cda0 .functor NOT 1, v0x14877d0_0, C4<0>, C4<0>, C4<0>;
L_0x148ce10 .functor AND 1, v0x1487730_0, L_0x148cda0, C4<1>, C4<1>;
L_0x148cef0 .functor NOT 1, v0x1487870_0, C4<0>, C4<0>, C4<0>;
L_0x148cf60 .functor AND 1, L_0x148ce10, L_0x148cef0, C4<1>, C4<1>;
L_0x148ce80 .functor NOT 1, v0x14879b0_0, C4<0>, C4<0>, C4<0>;
L_0x148d0f0 .functor AND 1, L_0x148cf60, L_0x148ce80, C4<1>, C4<1>;
L_0x148d290 .functor OR 1, L_0x148cc30, L_0x148d0f0, C4<0>, C4<0>;
L_0x148d3f0 .functor OR 1, v0x1487730_0, v0x1487870_0, C4<0>, C4<0>;
L_0x148d500 .functor NOT 1, v0x14879b0_0, C4<0>, C4<0>, C4<0>;
L_0x148d570 .functor OR 1, v0x14877d0_0, L_0x148d500, C4<0>, C4<0>;
L_0x148d6e0 .functor AND 1, L_0x148d3f0, L_0x148d570, C4<1>, C4<1>;
L_0x148d7f0 .functor NOT 1, v0x1487730_0, C4<0>, C4<0>, C4<0>;
L_0x148d920 .functor NOT 1, v0x14877d0_0, C4<0>, C4<0>, C4<0>;
L_0x148d990 .functor OR 1, L_0x148d7f0, L_0x148d920, C4<0>, C4<0>;
L_0x148db70 .functor OR 1, L_0x148d990, v0x14879b0_0, C4<0>, C4<0>;
L_0x148dc30 .functor AND 1, L_0x148d6e0, L_0x148db70, C4<1>, C4<1>;
v0x14880c0_0 .net *"_ivl_0", 0 0, L_0x148c0d0;  1 drivers
v0x14881a0_0 .net *"_ivl_10", 0 0, L_0x148c790;  1 drivers
v0x1488280_0 .net *"_ivl_12", 0 0, L_0x148c8e0;  1 drivers
v0x1488370_0 .net *"_ivl_14", 0 0, L_0x148ca60;  1 drivers
v0x1488450_0 .net *"_ivl_16", 0 0, L_0x148cb70;  1 drivers
v0x1488580_0 .net *"_ivl_18", 0 0, L_0x148cc30;  1 drivers
v0x1488660_0 .net *"_ivl_2", 0 0, L_0x148c160;  1 drivers
v0x1488740_0 .net *"_ivl_20", 0 0, L_0x148cda0;  1 drivers
v0x1488820_0 .net *"_ivl_22", 0 0, L_0x148ce10;  1 drivers
v0x1488990_0 .net *"_ivl_24", 0 0, L_0x148cef0;  1 drivers
v0x1488a70_0 .net *"_ivl_26", 0 0, L_0x148cf60;  1 drivers
v0x1488b50_0 .net *"_ivl_28", 0 0, L_0x148ce80;  1 drivers
v0x1488c30_0 .net *"_ivl_30", 0 0, L_0x148d0f0;  1 drivers
v0x1488d10_0 .net *"_ivl_34", 0 0, L_0x148d3f0;  1 drivers
v0x1488df0_0 .net *"_ivl_36", 0 0, L_0x148d500;  1 drivers
v0x1488ed0_0 .net *"_ivl_38", 0 0, L_0x148d570;  1 drivers
v0x1488fb0_0 .net *"_ivl_4", 0 0, L_0x148c300;  1 drivers
v0x14891a0_0 .net *"_ivl_40", 0 0, L_0x148d6e0;  1 drivers
v0x1489280_0 .net *"_ivl_42", 0 0, L_0x148d7f0;  1 drivers
v0x1489360_0 .net *"_ivl_44", 0 0, L_0x148d920;  1 drivers
v0x1489440_0 .net *"_ivl_46", 0 0, L_0x148d990;  1 drivers
v0x1489520_0 .net *"_ivl_48", 0 0, L_0x148db70;  1 drivers
v0x1489600_0 .net *"_ivl_6", 0 0, L_0x148c410;  1 drivers
v0x14896e0_0 .net *"_ivl_8", 0 0, L_0x148c610;  1 drivers
v0x14897c0_0 .net "a", 0 0, v0x1487730_0;  alias, 1 drivers
v0x1489860_0 .net "b", 0 0, v0x14877d0_0;  alias, 1 drivers
v0x1489950_0 .net "c", 0 0, v0x1487870_0;  alias, 1 drivers
v0x1489a40_0 .net "d", 0 0, v0x14879b0_0;  alias, 1 drivers
v0x1489b30_0 .net "out_pos", 0 0, L_0x148dc30;  alias, 1 drivers
v0x1489bf0_0 .net "out_sop", 0 0, L_0x148d290;  alias, 1 drivers
S_0x1489d70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14424a0;
 .timescale -12 -12;
E_0x142a9f0 .event anyedge, v0x148ab60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x148ab60_0;
    %nor/r;
    %assign/vec4 v0x148ab60_0, 0;
    %wait E_0x142a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1486c00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1487aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1487b40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1486c00;
T_4 ;
    %wait E_0x1440c80;
    %load/vec4 v0x1487be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1487aa0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1486c00;
T_5 ;
    %wait E_0x1440b20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %wait E_0x1440b20;
    %load/vec4 v0x1487aa0_0;
    %store/vec4 v0x1487b40_0, 0, 1;
    %fork t_1, S_0x1486f30;
    %jmp t_0;
    .scope S_0x1486f30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1487170_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1487170_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1440b20;
    %load/vec4 v0x1487170_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1487170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1487170_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1486c00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1440c80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14879b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1487870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14877d0_0, 0;
    %assign/vec4 v0x1487730_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1487aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1487b40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14424a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148a700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148ab60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14424a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x148a700_0;
    %inv;
    %store/vec4 v0x148a700_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14424a0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1487910_0, v0x148ade0_0, v0x148a520_0, v0x148a5c0_0, v0x148a660_0, v0x148a7a0_0, v0x148aa20_0, v0x148a980_0, v0x148a8e0_0, v0x148a840_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14424a0;
T_9 ;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14424a0;
T_10 ;
    %wait E_0x1440c80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148aac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148aac0_0, 4, 32;
    %load/vec4 v0x148ad10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148aac0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148aac0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148aac0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x148aa20_0;
    %load/vec4 v0x148aa20_0;
    %load/vec4 v0x148a980_0;
    %xor;
    %load/vec4 v0x148aa20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148aac0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148aac0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x148a8e0_0;
    %load/vec4 v0x148a8e0_0;
    %load/vec4 v0x148a840_0;
    %xor;
    %load/vec4 v0x148a8e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148aac0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x148aac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148aac0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response25/top_module.sv";
