INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SeniorFallQuarter/AdvVerilog/VerilogPongGame/PongGame2022fallphase2_LJB_ICW/PongGame2022fallphase2_LJB_ICW.srcs/sources_1/imports/Term Project SourceFiles Folder/CRTClock2022Template.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTClock2022fallTemplate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SeniorFallQuarter/AdvVerilog/VerilogPongGame/PongGame2022fallphase2_LJB_ICW/PongGame2022fallphase2_LJB_ICW.srcs/sources_1/imports/Term Project SourceFiles Folder/CRTcontroller2022fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTcontroller2022fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SeniorFallQuarter/AdvVerilog/VerilogPongGame/PongGame2022fallphase2_LJB_ICW/PongGame2022fallphase2_LJB_ICW.srcs/sources_1/imports/Term Project SourceFiles Folder/hsyncModule2022fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hsyncModule2022fall
INFO: [VRFC 10-2458] undeclared symbol PixelClockOneShot, assumed default net type wire [C:/SeniorFallQuarter/AdvVerilog/VerilogPongGame/PongGame2022fallphase2_LJB_ICW/PongGame2022fallphase2_LJB_ICW.srcs/sources_1/imports/Term Project SourceFiles Folder/hsyncModule2022fall.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SeniorFallQuarter/AdvVerilog/VerilogPongGame/PongGame2022fallphase2_LJB_ICW/PongGame2022fallphase2_LJB_ICW.srcs/sim_1/imports/Term Project SourceFiles Folder/CRTcontrollerr2022fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTcontroller2022fall_tb
