Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Jan 29 14:07:02 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.854ns (73.177%)  route 2.146ns (26.823%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.430     8.081    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.854ns (73.177%)  route 2.146ns (26.823%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.430     8.081    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_HFF2_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    




