{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699934321241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699934321242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 22:58:41 2023 " "Processing started: Mon Nov 13 22:58:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699934321242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934321242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934321242 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "part1.qip " "Tcl Script File part1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE part1.qip " "set_global_assignment -name QIP_FILE part1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1699934321452 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1699934321452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699934321729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699934321729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/part2.v 0 0 " "Found 0 design units, including 0 entities, in source file part2/part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934327894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/fill.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "part2/fill.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/fill.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934327897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934327897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/part2_fpga.v 3 3 " "Found 3 design units, including 3 entities, in source file part2/part2_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2_fpga " "Found entity 1: part2_fpga" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934327901 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934327901 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934327901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934327901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iReset part2_fpga.v(28) " "Verilog HDL Implicit Net warning at part2_fpga.v(28): created implicit net for \"iReset\"" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934327902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_x part2_fpga.v(29) " "Verilog HDL Implicit Net warning at part2_fpga.v(29): created implicit net for \"out_x\"" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934327902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_y part2_fpga.v(29) " "Verilog HDL Implicit Net warning at part2_fpga.v(29): created implicit net for \"out_y\"" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934327902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill " "Elaborating entity \"fill\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699934327927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2_fpga part2_fpga:fpga " "Elaborating entity \"part2_fpga\" for hierarchy \"part2_fpga:fpga\"" {  } { { "part2/fill.v" "fpga" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/fill.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934327941 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX part2_fpga.v(15) " "Output port \"oX\" at part2_fpga.v(15) has no driver" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699934327942 "|fill|part2_fpga:fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY part2_fpga.v(16) " "Output port \"oY\" at part2_fpga.v(16) has no driver" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699934327942 "|fill|part2_fpga:fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control part2_fpga:fpga\|control:u0 " "Elaborating entity \"control\" for hierarchy \"part2_fpga:fpga\|control:u0\"" {  } { { "part2/part2_fpga.v" "u0" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934327948 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part2_fpga.v(182) " "Verilog HDL Case Statement warning at part2_fpga.v(182): incomplete case statement has no default case item" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 182 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699934327952 "|fill|part2_fpga:fpga|control:u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part2_fpga.v(182) " "Verilog HDL Case Statement information at part2_fpga.v(182): all case item expressions in this case statement are onehot" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699934327952 "|fill|part2_fpga:fpga|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oP part2_fpga.v(178) " "Verilog HDL Always Construct warning at part2_fpga.v(178): inferring latch(es) for variable \"oP\", which holds its previous value in one or more paths through the always construct" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699934327952 "|fill|part2_fpga:fpga|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ldB part2_fpga.v(178) " "Verilog HDL Always Construct warning at part2_fpga.v(178): inferring latch(es) for variable \"ldB\", which holds its previous value in one or more paths through the always construct" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699934327952 "|fill|part2_fpga:fpga|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldB part2_fpga.v(178) " "Inferred latch for \"ldB\" at part2_fpga.v(178)" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934327953 "|fill|part2_fpga:fpga|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oP part2_fpga.v(178) " "Inferred latch for \"oP\" at part2_fpga.v(178)" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934327953 "|fill|part2_fpga:fpga|control:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath part2_fpga:fpga\|datapath:u1 " "Elaborating entity \"datapath\" for hierarchy \"part2_fpga:fpga\|datapath:u1\"" {  } { { "part2/part2_fpga.v" "u1" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934327964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2_fpga.v(93) " "Verilog HDL assignment warning at part2_fpga.v(93): truncated value with size 32 to match size of target (4)" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699934327965 "|fill|part2_fpga:fpga|datapath:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2_fpga.v(114) " "Verilog HDL assignment warning at part2_fpga.v(114): truncated value with size 32 to match size of target (7)" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699934327966 "|fill|part2_fpga:fpga|datapath:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2_fpga.v(118) " "Verilog HDL assignment warning at part2_fpga.v(118): truncated value with size 32 to match size of target (8)" {  } { { "part2/part2_fpga.v" "" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/part2_fpga.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699934327966 "|fill|part2_fpga:fpga|datapath:u1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "part2/fill.v" "VGA" { Text "C:/Users/Admin/Downloads/ECE241/lab7/part2/fill.v" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1699934327977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699934328014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 13 22:58:48 2023 " "Processing ended: Mon Nov 13 22:58:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699934328014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699934328014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699934328014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934328014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934328616 ""}
