Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:64]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:115]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:166]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
