Problem: Prob134_2014_q3c
Code file: results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 48):

results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:15: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:15: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:15: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:15: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:15: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:15: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:16: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:16: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:16: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:16: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:16: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:16: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:17: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:17: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:17: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:17: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:17: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:17: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:18: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:18: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:18: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:18: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:18: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:18: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:19: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:19: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:19: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:19: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:19: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:19: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:20: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:20: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:20: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:28: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:28: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:28: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:29: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:29: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:29: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:30: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:30: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:30: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:31: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:31: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:31: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:32: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:32: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob134_2014_q3c/Prob134_2014_q3c_sample01.sv:32: error: Incomprehensible case expression.
