{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 10:58:28 2025 " "Info: Processing started: Fri Sep 26 10:58:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_3_2_1131417 -c Lab_3_2_1131417 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_3_2_1131417 -c Lab_3_2_1131417" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3_2_1131417.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file lab_3_2_1131417.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_3_2_1131417-Behavioral " "Info: Found design unit 1: Lab_3_2_1131417-Behavioral" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tb_Lab_3_2_1131417-sim " "Info: Found design unit 2: tb_Lab_3_2_1131417-sim" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Lab_3_2_1131417 " "Info: Found entity 1: Lab_3_2_1131417" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 tb_Lab_3_2_1131417 " "Info: Found entity 2: tb_Lab_3_2_1131417" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_3_2_1131417 " "Info: Elaborating entity \"Lab_3_2_1131417\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg\[3\] reg\[3\]~_emulated reg\[3\]~latch " "Warning (13310): Register \"reg\[3\]\" is converted into an equivalent circuit using register \"reg\[3\]~_emulated\" and latch \"reg\[3\]~latch\"" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg\[2\] reg\[2\]~_emulated reg\[3\]~latch " "Warning (13310): Register \"reg\[2\]\" is converted into an equivalent circuit using register \"reg\[2\]~_emulated\" and latch \"reg\[3\]~latch\"" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg\[1\] reg\[1\]~_emulated reg\[3\]~latch " "Warning (13310): Register \"reg\[1\]\" is converted into an equivalent circuit using register \"reg\[1\]~_emulated\" and latch \"reg\[3\]~latch\"" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "reg\[0\] reg\[0\]~_emulated reg\[3\]~latch " "Warning (13310): Register \"reg\[0\]\" is converted into an equivalent circuit using register \"reg\[0\]~_emulated\" and latch \"reg\[3\]~latch\"" {  } { { "Lab_3_2_1131417.vhd" "" { Text "C:/Thomas/jGW/计歙t参龟叭/1131417_Lab3/Lab_3_2_1131417/Lab_3_2_1131417.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 10:58:29 2025 " "Info: Processing ended: Fri Sep 26 10:58:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
