// Seed: 442480622
module module_0 (
    output tri id_0,
    output wand id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input wire id_9,
    input wand id_10,
    input supply1 id_11,
    output wor id_12,
    output wire id_13,
    output supply1 id_14,
    input uwire id_15,
    output tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    output wire id_19
);
  always if (-1) $unsigned(58);
  ;
  wire id_21;
  ;
endmodule
program module_1 (
    output logic id_0,
    output tri1  id_1,
    input  tri   id_2
);
  always begin : LABEL_0
    id_0 <= -1 && id_2;
  end
  assign id_0 = id_2;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1
  );
endprogram
