Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  2 00:37:48 2024
| Host         : LAPTOP-D1MNH2FH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  111         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (770)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_display/vga_hsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (770)
--------------------------------------------------
 There are 770 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.595        0.000                      0                  645        0.134        0.000                      0                  645        3.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.263        0.000                      0                   25        0.280        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out2_clk_wiz_0       33.966        0.000                      0                  577        0.134        0.000                      0                  577       19.500        0.000                       0                   148  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       16.595        0.000                      0                   43        0.219        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.263ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.704ns (26.431%)  route 1.960ns (73.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 18.515 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.624    -0.888    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  btn_debounce/c_reg[16]/Q
                         net (fo=2, routed)           1.152     0.720    btn_debounce/c_reg[16]
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.124     0.844 r  btn_debounce/o_i_4/O
                         net (fo=1, routed)           0.808     1.652    btn_debounce/o_i_4_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.776 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     1.776    btn_debounce/o_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.510    18.515    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.577    19.091    
                         clock uncertainty           -0.084    19.008    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)        0.031    19.039    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 17.263    

Slack (MET) :             17.505ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.674ns (68.455%)  route 0.771ns (31.545%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.227 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.561 r  btn_debounce/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.561    btn_debounce/c_reg[20]_i_1_n_6
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506    18.511    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[21]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    19.066    btn_debounce/c_reg[21]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                 17.505    

Slack (MET) :             17.526ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.653ns (68.182%)  route 0.771ns (31.818%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.227 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.540 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.540    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506    18.511    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    19.066    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                 17.526    

Slack (MET) :             17.600ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.579ns (67.180%)  route 0.771ns (32.820%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.227 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.466 r  btn_debounce/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.466    btn_debounce/c_reg[20]_i_1_n_5
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506    18.511    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    19.066    btn_debounce/c_reg[22]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                 17.600    

Slack (MET) :             17.616ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.563ns (66.955%)  route 0.771ns (33.045%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.227 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.450 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.450    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506    18.511    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    19.066    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 17.616    

Slack (MET) :             17.620ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.560ns (66.913%)  route 0.771ns (33.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.447 r  btn_debounce/c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.447    btn_debounce/c_reg[16]_i_1_n_6
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    18.512    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[17]/C
                         clock pessimism              0.577    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    19.067    btn_debounce/c_reg[17]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                 17.620    

Slack (MET) :             17.641ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.539ns (66.612%)  route 0.771ns (33.388%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.426 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.426    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    18.512    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.577    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    19.067    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                 17.641    

Slack (MET) :             17.715ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.465ns (65.507%)  route 0.771ns (34.493%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.352 r  btn_debounce/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.352    btn_debounce/c_reg[16]_i_1_n_5
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    18.512    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[18]/C
                         clock pessimism              0.577    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    19.067    btn_debounce/c_reg[18]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                 17.715    

Slack (MET) :             17.731ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 1.449ns (65.258%)  route 0.771ns (34.742%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.113 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.113    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.336 r  btn_debounce/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.336    btn_debounce/c_reg[16]_i_1_n_7
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    18.512    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[16]/C
                         clock pessimism              0.577    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    19.067    btn_debounce/c_reg[16]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                 17.731    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 1.446ns (65.211%)  route 0.771ns (34.789%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.771     0.343    btn_debounce/c_reg[8]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.999 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.999    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.333 r  btn_debounce/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.333    btn_debounce/c_reg[12]_i_1_n_6
    SLICE_X4Y17          FDRE                                         r  btn_debounce/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509    18.514    btn_debounce/clk_out1
    SLICE_X4Y17          FDRE                                         r  btn_debounce/c_reg[13]/C
                         clock pessimism              0.577    19.090    
                         clock uncertainty           -0.084    19.007    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.062    19.069    btn_debounce/c_reg[13]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                 17.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.320    btn_debounce/c_reg[10]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  btn_debounce/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    btn_debounce/c_reg[8]_i_1_n_5
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[10]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.105    -0.488    btn_debounce/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  btn_debounce/c_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.323    btn_debounce/c_reg[22]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  btn_debounce/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.212    btn_debounce/c_reg[20]_i_1_n_5
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.836    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.105    -0.491    btn_debounce/c_reg[22]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.589    -0.592    btn_debounce/clk_out1
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  btn_debounce/c_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.319    btn_debounce/c_reg[6]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  btn_debounce/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    btn_debounce/c_reg[4]_i_1_n_5
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    btn_debounce/clk_out1
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[6]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.105    -0.487    btn_debounce/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.589    -0.592    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  btn_debounce/c_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.318    btn_debounce/c_reg[2]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  btn_debounce/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.207    btn_debounce/c_reg[0]_i_2_n_5
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.105    -0.487    btn_debounce/c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.320    btn_debounce/c_reg[10]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.176 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.176    btn_debounce/c_reg[8]_i_1_n_4
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[11]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.105    -0.488    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  btn_debounce/c_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.323    btn_debounce/c_reg[22]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.179 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.836    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.105    -0.491    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.589    -0.592    btn_debounce/clk_out1
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  btn_debounce/c_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.319    btn_debounce/c_reg[6]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.175 r  btn_debounce/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    btn_debounce/c_reg[4]_i_1_n_4
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    btn_debounce/clk_out1
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.105    -0.487    btn_debounce/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.589    -0.592    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  btn_debounce/c_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.318    btn_debounce/c_reg[2]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.174 r  btn_debounce/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    btn_debounce/c_reg[0]_i_2_n_4
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[3]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.105    -0.487    btn_debounce/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.381%)  route 0.233ns (55.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.589    -0.592    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  btn_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.233    -0.218    btn_debounce/c_reg[0]
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.045    -0.173 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.173    btn_debounce/o_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.092    -0.487    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.589    -0.592    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.183    -0.269    btn_debounce/c_reg[1]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.159 r  btn_debounce/c_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.159    btn_debounce/c_reg[0]_i_2_n_6
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[1]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.105    -0.487    btn_debounce/c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y14      btn_debounce/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y16      btn_debounce/c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y16      btn_debounce/c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y17      btn_debounce/c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y17      btn_debounce/c_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y17      btn_debounce/c_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y17      btn_debounce/c_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y18      btn_debounce/c_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y14      btn_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y14      btn_debounce/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y14      btn_debounce/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y14      btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y16      btn_debounce/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y17      btn_debounce/c_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.966ns  (required time - arrival time)
  Source:                 vga_display/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 0.580ns (10.689%)  route 4.846ns (89.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  vga_display/address_reg[16]/Q
                         net (fo=28, routed)          3.913     3.423    <hidden>
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.124     3.547 r  <hidden>
                         net (fo=1, routed)           0.933     4.480    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.488    38.492    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.446    <hidden>
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                 33.966    

Slack (MET) :             34.095ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/sccb_sender/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.606ns (27.682%)  route 4.196ns (72.318%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y12          FDCE                                         r  IIC/LUT_INDEX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.419    -0.462 r  IIC/LUT_INDEX_reg[2]/Q
                         net (fo=62, routed)          1.652     1.190    IIC/OV7670_RGB565_Config/LUT_INDEX_reg[2]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.299     1.489 r  IIC/OV7670_RGB565_Config/I2C_BIT_i_50/O
                         net (fo=1, routed)           0.403     1.892    IIC/OV7670_RGB565_Config/I2C_BIT_i_50_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124     2.016 r  IIC/OV7670_RGB565_Config/I2C_BIT_i_21/O
                         net (fo=2, routed)           0.962     2.978    IIC/sccb_sender/data11
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.102 r  IIC/sccb_sender/I2C_BIT_i_32/O
                         net (fo=1, routed)           0.000     3.102    IIC/sccb_sender/I2C_BIT_i_32_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     3.319 r  IIC/sccb_sender/I2C_BIT_reg_i_14/O
                         net (fo=1, routed)           0.611     3.930    IIC/sccb_sender/I2C_BIT_reg_i_14_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.299     4.229 r  IIC/sccb_sender/I2C_BIT_i_3/O
                         net (fo=1, routed)           0.568     4.797    IIC/sccb_sender/I2C_BIT_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     4.921 r  IIC/sccb_sender/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000     4.921    IIC/sccb_sender/I2C_BIT_i_1_n_0
    SLICE_X1Y15          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513    38.518    IIC/sccb_sender/clk_out2
    SLICE_X1Y15          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.095    38.987    
    SLICE_X1Y15          FDPE (Setup_fdpe_C_D)        0.029    39.016    IIC/sccb_sender/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                 34.095    

Slack (MET) :             34.319ns  (required time - arrival time)
  Source:                 vga_display/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.608ns (12.495%)  route 4.258ns (87.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  vga_display/address_reg[16]/Q
                         net (fo=28, routed)          3.913     3.423    <hidden>
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.152     3.575 r  <hidden>
                         net (fo=1, routed)           0.345     3.919    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.482    38.486    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.095    38.883    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    38.238    <hidden>
  -------------------------------------------------------------------
                         required time                         38.238    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 34.319    

Slack (MET) :             34.348ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.093ns (19.689%)  route 4.458ns (80.311%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    <hidden>
    SLICE_X38Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  <hidden>
                         net (fo=30, routed)          3.004     2.576    <hidden>
    SLICE_X48Y19         MUXF7 (Prop_muxf7_S_O)       0.276     2.852 r  <hidden>
                         net (fo=1, routed)           1.454     4.306    <hidden>
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     4.605 r  <hidden>
                         net (fo=1, routed)           0.000     4.605    vga_display/doutb[7]
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.448    38.453    vga_display/clk_out2
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_green_reg[3]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.095    38.922    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.031    38.953    vga_display/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.953    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 34.348    

Slack (MET) :             34.450ns  (required time - arrival time)
  Source:                 vga_display/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.580ns (11.733%)  route 4.363ns (88.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  vga_display/address_reg[15]/Q
                         net (fo=30, routed)          3.491     3.000    <hidden>
    SLICE_X57Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.124 r  <hidden>
                         net (fo=1, routed)           0.872     3.997    <hidden>
    RAMB36_X2Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.488    38.492    <hidden>
    RAMB36_X2Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.446    <hidden>
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                 34.450    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 vga_display/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.580ns (11.925%)  route 4.284ns (88.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  vga_display/address_reg[16]/Q
                         net (fo=28, routed)          3.420     2.929    <hidden>
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.124     3.053 r  <hidden>
                         net (fo=1, routed)           0.864     3.917    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.484    38.488    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.492    38.980    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.442    <hidden>
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.593ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.112ns (20.955%)  route 4.195ns (79.045%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    <hidden>
    SLICE_X38Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  <hidden>
                         net (fo=30, routed)          3.085     2.657    <hidden>
    SLICE_X48Y20         MUXF7 (Prop_muxf7_S_O)       0.296     2.953 r  <hidden>
                         net (fo=1, routed)           1.109     4.062    <hidden>
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.298     4.360 r  <hidden>
                         net (fo=1, routed)           0.000     4.360    vga_display/doutb[5]
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.448    38.453    vga_display/clk_out2
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_green_reg[1]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.095    38.922    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.031    38.953    vga_display/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.953    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 34.593    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.112ns (21.015%)  route 4.179ns (78.985%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    <hidden>
    SLICE_X38Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  <hidden>
                         net (fo=30, routed)          2.761     2.332    <hidden>
    SLICE_X48Y23         MUXF7 (Prop_muxf7_S_O)       0.296     2.628 r  <hidden>
                         net (fo=1, routed)           1.419     4.047    <hidden>
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.298     4.345 r  <hidden>
                         net (fo=1, routed)           0.000     4.345    vga_display/doutb[8]
    SLICE_X48Y40         FDRE                                         r  vga_display/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.449    38.454    vga_display/clk_out2
    SLICE_X48Y40         FDRE                                         r  vga_display/vga_red_reg[0]/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.095    38.923    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.029    38.952    vga_display/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.952    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.671ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.112ns (21.278%)  route 4.114ns (78.722%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    <hidden>
    SLICE_X38Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  <hidden>
                         net (fo=30, routed)          2.913     2.484    <hidden>
    SLICE_X48Y22         MUXF7 (Prop_muxf7_S_O)       0.296     2.780 r  <hidden>
                         net (fo=1, routed)           1.201     3.981    <hidden>
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.298     4.279 r  <hidden>
                         net (fo=1, routed)           0.000     4.279    vga_display/doutb[6]
    SLICE_X49Y38         FDRE                                         r  vga_display/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.448    38.453    vga_display/clk_out2
    SLICE_X49Y38         FDRE                                         r  vga_display/vga_green_reg[2]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.095    38.922    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.029    38.951    vga_display/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                 34.671    

Slack (MET) :             34.672ns  (required time - arrival time)
  Source:                 vga_display/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.456ns (9.926%)  route 4.138ns (90.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  vga_display/address_reg[2]/Q
                         net (fo=27, routed)          4.138     3.647    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.484    38.488    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.492    38.980    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.319    <hidden>
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                 34.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_display/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.512%)  route 0.485ns (77.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[3]/Q
                         net (fo=27, routed)          0.485     0.008    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.877    -0.812    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.309    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.126    <hidden>
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vga_display/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.140%)  route 0.312ns (68.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[14]/Q
                         net (fo=27, routed)          0.312    -0.166    <hidden>
    SLICE_X38Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    <hidden>
    SLICE_X38Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.354    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.052    -0.302    <hidden>
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga_display/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.369%)  route 0.489ns (77.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[4]/Q
                         net (fo=27, routed)          0.489     0.012    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.877    -0.812    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.309    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.126    <hidden>
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_display/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.446%)  route 0.516ns (78.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[10]/Q
                         net (fo=27, routed)          0.516     0.039    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.878    -0.811    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.308    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.125    <hidden>
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_display/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.299%)  route 0.521ns (78.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[5]/Q
                         net (fo=27, routed)          0.521     0.044    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.877    -0.812    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.309    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.126    <hidden>
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_display/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.094%)  route 0.527ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[8]/Q
                         net (fo=27, routed)          0.527     0.050    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.878    -0.811    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.308    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.125    <hidden>
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_display/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.918%)  route 0.533ns (79.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[7]/Q
                         net (fo=27, routed)          0.533     0.056    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.878    -0.811    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.308    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.125    <hidden>
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_display/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.879%)  route 0.534ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[11]/Q
                         net (fo=27, routed)          0.534     0.057    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.878    -0.811    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.308    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.125    <hidden>
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_display/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.760%)  route 0.538ns (79.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga_display/address_reg[9]/Q
                         net (fo=27, routed)          0.538     0.061    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.878    -0.811    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.308    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.125    <hidden>
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_display/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.355%)  route 0.501ns (79.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.563    -0.618    vga_display/clk_out2
    SLICE_X32Y43         FDRE                                         r  vga_display/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  vga_display/address_reg[1]/Q
                         net (fo=27, routed)          0.501     0.010    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.878    -0.811    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.308    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.129    -0.179    <hidden>
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      IIC/Config_Done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      IIC/Config_Done_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y12      IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y12      IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      IIC/Config_Done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      IIC/Config_Done_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y12      IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y12      IIC/LUT_INDEX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.595ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.628ns  (logic 0.456ns (17.353%)  route 2.172ns (82.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.172    21.743    IIC/sccb_sender/o
    SLICE_X3Y18          FDPE                                         f  IIC/sccb_sender/ACKR1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.509    38.514    IIC/sccb_sender/clk_out2
    SLICE_X3Y18          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/C
                         clock pessimism              0.398    38.912    
                         clock uncertainty           -0.215    38.698    
    SLICE_X3Y18          FDPE (Recov_fdpe_C_PRE)     -0.359    38.339    IIC/sccb_sender/ACKR1_reg
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                         -21.743    
  -------------------------------------------------------------------
                         slack                                 16.595    

Slack (MET) :             16.595ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.628ns  (logic 0.456ns (17.353%)  route 2.172ns (82.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.172    21.743    IIC/sccb_sender/o
    SLICE_X3Y18          FDPE                                         f  IIC/sccb_sender/ACKR2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.509    38.514    IIC/sccb_sender/clk_out2
    SLICE_X3Y18          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/C
                         clock pessimism              0.398    38.912    
                         clock uncertainty           -0.215    38.698    
    SLICE_X3Y18          FDPE (Recov_fdpe_C_PRE)     -0.359    38.339    IIC/sccb_sender/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                         -21.743    
  -------------------------------------------------------------------
                         slack                                 16.595    

Slack (MET) :             16.595ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR3_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.628ns  (logic 0.456ns (17.353%)  route 2.172ns (82.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.172    21.743    IIC/sccb_sender/o
    SLICE_X3Y18          FDPE                                         f  IIC/sccb_sender/ACKR3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.509    38.514    IIC/sccb_sender/clk_out2
    SLICE_X3Y18          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/C
                         clock pessimism              0.398    38.912    
                         clock uncertainty           -0.215    38.698    
    SLICE_X3Y18          FDPE (Recov_fdpe_C_PRE)     -0.359    38.339    IIC/sccb_sender/ACKR3_reg
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                         -21.743    
  -------------------------------------------------------------------
                         slack                                 16.595    

Slack (MET) :             16.717ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.460ns  (logic 0.456ns (18.536%)  route 2.004ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.004    21.576    IIC/o
    SLICE_X7Y17          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.509    38.514    IIC/clk_out2
    SLICE_X7Y17          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[5]/C
                         clock pessimism              0.398    38.912    
                         clock uncertainty           -0.215    38.698    
    SLICE_X7Y17          FDCE (Recov_fdce_C_CLR)     -0.405    38.293    IIC/mI2C_CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                         -21.576    
  -------------------------------------------------------------------
                         slack                                 16.717    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.460ns  (logic 0.456ns (18.536%)  route 2.004ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.004    21.576    IIC/o
    SLICE_X6Y17          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.509    38.514    IIC/clk_out2
    SLICE_X6Y17          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.398    38.912    
                         clock uncertainty           -0.215    38.698    
    SLICE_X6Y17          FDCE (Recov_fdce_C_CLR)     -0.319    38.379    IIC/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                         38.379    
                         arrival time                         -21.576    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.314ns  (logic 0.456ns (19.702%)  route 1.858ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          1.858    21.430    IIC/o
    SLICE_X5Y18          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.507    38.512    IIC/clk_out2
    SLICE_X5Y18          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[0]/C
                         clock pessimism              0.398    38.910    
                         clock uncertainty           -0.215    38.696    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    38.291    IIC/mI2C_CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -21.430    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.314ns  (logic 0.456ns (19.702%)  route 1.858ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          1.858    21.430    IIC/o
    SLICE_X5Y18          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.507    38.512    IIC/clk_out2
    SLICE_X5Y18          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[1]/C
                         clock pessimism              0.398    38.910    
                         clock uncertainty           -0.215    38.696    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    38.291    IIC/mI2C_CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -21.430    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.314ns  (logic 0.456ns (19.702%)  route 1.858ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          1.858    21.430    IIC/o
    SLICE_X5Y18          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.507    38.512    IIC/clk_out2
    SLICE_X5Y18          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[2]/C
                         clock pessimism              0.398    38.910    
                         clock uncertainty           -0.215    38.696    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    38.291    IIC/mI2C_CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -21.430    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.314ns  (logic 0.456ns (19.702%)  route 1.858ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          1.858    21.430    IIC/o
    SLICE_X5Y18          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.507    38.512    IIC/clk_out2
    SLICE_X5Y18          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[3]/C
                         clock pessimism              0.398    38.910    
                         clock uncertainty           -0.215    38.696    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    38.291    IIC/mI2C_CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -21.430    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.879ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/i2c_en_r0_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.299ns  (logic 0.456ns (19.834%)  route 1.843ns (80.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    19.115    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    19.571 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          1.843    21.415    IIC/o
    SLICE_X7Y16          FDCE                                         f  IIC/i2c_en_r0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.510    38.515    IIC/clk_out2
    SLICE_X7Y16          FDCE                                         r  IIC/i2c_en_r0_reg/C
                         clock pessimism              0.398    38.913    
                         clock uncertainty           -0.215    38.699    
    SLICE_X7Y16          FDCE (Recov_fdce_C_CLR)     -0.405    38.294    IIC/i2c_en_r0_reg
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                         -21.415    
  -------------------------------------------------------------------
                         slack                                 16.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/FSM_onehot_mSetup_ST_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.602%)  route 0.543ns (79.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.543     0.091    IIC/o
    SLICE_X2Y16          FDCE                                         f  IIC/FSM_onehot_mSetup_ST_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.831    IIC/clk_out2
    SLICE_X2Y16          FDCE                                         r  IIC/FSM_onehot_mSetup_ST_reg[1]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067    -0.128    IIC/FSM_onehot_mSetup_ST_reg[1]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/FSM_onehot_mSetup_ST_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.602%)  route 0.543ns (79.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.543     0.091    IIC/o
    SLICE_X2Y16          FDCE                                         f  IIC/FSM_onehot_mSetup_ST_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.831    IIC/clk_out2
    SLICE_X2Y16          FDCE                                         r  IIC/FSM_onehot_mSetup_ST_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067    -0.128    IIC/FSM_onehot_mSetup_ST_reg[2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/FSM_onehot_mSetup_ST_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.602%)  route 0.543ns (79.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.543     0.091    IIC/o
    SLICE_X2Y16          FDPE                                         f  IIC/FSM_onehot_mSetup_ST_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.831    IIC/clk_out2
    SLICE_X2Y16          FDPE                                         r  IIC/FSM_onehot_mSetup_ST_reg[0]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.132    IIC/FSM_onehot_mSetup_ST_reg[0]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_GO_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.602%)  route 0.543ns (79.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.543     0.091    IIC/o
    SLICE_X3Y16          FDCE                                         f  IIC/mI2C_GO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.831    IIC/clk_out2
    SLICE_X3Y16          FDCE                                         r  IIC/mI2C_GO_reg/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    IIC/mI2C_GO_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_WR_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.602%)  route 0.543ns (79.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.543     0.091    IIC/o
    SLICE_X3Y16          FDCE                                         f  IIC/mI2C_WR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.831    IIC/clk_out2
    SLICE_X3Y16          FDCE                                         r  IIC/mI2C_WR_reg/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    IIC/mI2C_WR_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.584%)  route 0.579ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.579     0.127    IIC/sccb_sender/o
    SLICE_X1Y16          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.831    IIC/sccb_sender/clk_out2
    SLICE_X1Y16          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    IIC/sccb_sender/SD_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.029%)  route 0.641ns (81.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.641     0.189    IIC/o
    SLICE_X6Y12          FDCE                                         f  IIC/LUT_INDEX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.830    IIC/clk_out2
    SLICE_X6Y12          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.127    IIC/LUT_INDEX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.029%)  route 0.641ns (81.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.641     0.189    IIC/o
    SLICE_X6Y12          FDCE                                         f  IIC/LUT_INDEX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.830    IIC/clk_out2
    SLICE_X6Y12          FDCE                                         r  IIC/LUT_INDEX_reg[4]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.127    IIC/LUT_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/I2C_BIT_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.141ns (18.219%)  route 0.633ns (81.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.633     0.181    IIC/sccb_sender/o
    SLICE_X1Y15          FDPE                                         f  IIC/sccb_sender/I2C_BIT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.830    IIC/sccb_sender/clk_out2
    SLICE_X1Y15          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X1Y15          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.155    IIC/sccb_sender/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.029%)  route 0.641ns (81.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.641     0.189    IIC/o
    SLICE_X7Y12          FDCE                                         f  IIC/LUT_INDEX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.830    IIC/clk_out2
    SLICE_X7Y12          FDCE                                         r  IIC/LUT_INDEX_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X7Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.152    IIC/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.341    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           770 Endpoints
Min Delay           770 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 1.918ns (17.933%)  route 8.776ns (82.067%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          4.864     9.927    <hidden>
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.326    10.253 r  <hidden>
                         net (fo=1, routed)           0.441    10.694    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 1.918ns (17.972%)  route 8.753ns (82.028%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          4.841     9.904    <hidden>
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.326    10.230 r  <hidden>
                         net (fo=1, routed)           0.441    10.671    <hidden>
    RAMB36_X2Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 1.918ns (18.814%)  route 8.276ns (81.186%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          4.363     9.426    <hidden>
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.752 r  <hidden>
                         net (fo=1, routed)           0.441    10.194    <hidden>
    RAMB36_X2Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 1.918ns (18.835%)  route 8.265ns (81.165%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          4.352     9.415    <hidden>
    SLICE_X58Y32         LUT6 (Prop_lut6_I4_O)        0.326     9.741 r  <hidden>
                         net (fo=1, routed)           0.441    10.183    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.008ns  (logic 1.918ns (19.163%)  route 8.090ns (80.837%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          4.177     9.241    <hidden>
    SLICE_X58Y22         LUT6 (Prop_lut6_I4_O)        0.326     9.567 r  <hidden>
                         net (fo=1, routed)           0.441    10.008    <hidden>
    RAMB36_X2Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.734ns  (logic 1.918ns (19.703%)  route 7.816ns (80.297%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          3.903     8.966    <hidden>
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.292 r  <hidden>
                         net (fo=1, routed)           0.441     9.734    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 1.918ns (20.374%)  route 7.495ns (79.626%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          3.281     8.344    <hidden>
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.326     8.670 r  <hidden>
                         net (fo=1, routed)           0.743     9.413    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.400ns  (logic 1.918ns (20.402%)  route 7.482ns (79.598%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          3.570     8.633    <hidden>
    SLICE_X58Y17         LUT6 (Prop_lut6_I2_O)        0.326     8.959 r  <hidden>
                         net (fo=1, routed)           0.441     9.400    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 1.944ns (21.499%)  route 7.098ns (78.501%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          3.281     8.344    <hidden>
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.352     8.696 r  <hidden>
                         net (fo=1, routed)           0.346     9.042    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 1.918ns (22.241%)  route 6.705ns (77.759%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=42, routed)          3.471     4.913    OV7670_VSYNC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.063 r  u_frame_buffer_i_1/O
                         net (fo=26, routed)          2.546     7.609    <hidden>
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.326     7.935 r  <hidden>
                         net (fo=1, routed)           0.688     8.623    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture/d_latch_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE                         0.000     0.000 r  capture/d_latch_reg[8]/C
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  capture/d_latch_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    capture/d_latch[8]
    SLICE_X29Y52         FDRE                                         r  capture/dout1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/d_latch_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE                         0.000     0.000 r  capture/d_latch_reg[7]/C
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[7]/Q
                         net (fo=2, routed)           0.115     0.256    capture/d_latch[7]
    SLICE_X28Y52         FDRE                                         r  capture/d_latch_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE                         0.000     0.000 r  capture/d_latch_reg[15]/C
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[15]/Q
                         net (fo=1, routed)           0.118     0.259    capture/d_latch[15]
    SLICE_X29Y52         FDRE                                         r  capture/dout1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  capture/d_latch_reg[9]/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    capture/d_latch[9]
    SLICE_X29Y51         FDRE                                         r  capture/dout1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  capture/address_next_reg[8]/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/address_next_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    capture/address_next_reg[8]
    SLICE_X34Y47         FDRE                                         r  capture/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  capture/address_next_reg[11]/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/address_next_reg[11]/Q
                         net (fo=2, routed)           0.121     0.262    capture/address_next_reg[11]
    SLICE_X34Y47         FDRE                                         r  capture/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/d_latch_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE                         0.000     0.000 r  capture/d_latch_reg[6]/C
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/d_latch_reg[6]/Q
                         net (fo=1, routed)           0.112     0.276    capture/d_latch[6]
    SLICE_X14Y53         FDRE                                         r  capture/d_latch_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/d_latch_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.247%)  route 0.164ns (53.753%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE                         0.000     0.000 r  capture/d_latch_reg[5]/C
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[5]/Q
                         net (fo=1, routed)           0.164     0.305    capture/d_latch[5]
    SLICE_X28Y52         FDRE                                         r  capture/d_latch_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/line_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  capture/line_cnt_reg[0]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/line_cnt_reg[0]/Q
                         net (fo=3, routed)           0.120     0.261    capture/line_cnt_reg[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  capture/line_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.306    capture/line_cnt[1]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  capture/line_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE                         0.000     0.000 r  capture/d_latch_reg[10]/C
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/d_latch_reg[10]/Q
                         net (fo=1, routed)           0.145     0.309    capture/d_latch[10]
    SLICE_X14Y50         FDRE                                         r  capture/dout1_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_XCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.633ns (44.220%)  route 4.583ns (55.780%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 f  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         2.921    20.409    OV7670_XCLK_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    23.946 f  OV7670_XCLK_OBUF_inst/O
                         net (fo=0)                   0.000    23.946    OV7670_XCLK
    K17                                                               f  OV7670_XCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_SIOC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 4.347ns (54.226%)  route 3.669ns (45.774%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.629    -0.883    IIC/sccb_sender/clk_out2
    SLICE_X1Y17          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  IIC/sccb_sender/SD_COUNTER_reg[2]/Q
                         net (fo=36, routed)          1.283     0.820    IIC/sccb_sender/SD_COUNTER_reg[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.296     1.116 r  IIC/sccb_sender/OV7670_SIOC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.294     1.410    IIC/sccb_sender/I2C_SCLK22
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.534 r  IIC/sccb_sender/OV7670_SIOC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.092     3.626    OV7670_SIOC_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508     7.134 r  OV7670_SIOC_OBUF_inst/O
                         net (fo=0)                   0.000     7.134    OV7670_SIOC
    M18                                                               r  OV7670_SIOC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_SIOD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.858ns  (logic 4.739ns (60.301%)  route 3.120ns (39.699%))
  Logic Levels:           4  (LUT1=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.629    -0.883    IIC/sccb_sender/clk_out2
    SLICE_X1Y17          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  IIC/sccb_sender/SD_COUNTER_reg[2]/Q
                         net (fo=36, routed)          0.934     0.470    IIC/sccb_sender/SD_COUNTER_reg[2]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.296     0.766 r  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     0.766    IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_4_n_0
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     0.983 r  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.308     1.292    IIC/sccb_sender/SDO
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.299     1.591 f  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.878     3.468    OV7670_SIOD_IOBUF_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.508     6.976 r  OV7670_SIOD_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.976    OV7670_SIOD
    N17                                                               r  OV7670_SIOD (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 3.986ns (53.944%)  route 3.404ns (46.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.567    -0.945    vga_display/clk_out2
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  vga_display/vga_green_reg[3]/Q
                         net (fo=1, routed)           3.404     2.915    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.446 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.446    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.958ns (55.374%)  route 3.190ns (44.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.565    -0.947    vga_display/clk_out2
    SLICE_X48Y35         FDRE                                         r  vga_display/vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  vga_display/vga_red_reg[3]/Q
                         net (fo=1, routed)           3.190     2.700    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     6.202 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.202    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 3.961ns (55.632%)  route 3.159ns (44.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.567    -0.945    vga_display/clk_out2
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  vga_display/vga_green_reg[1]/Q
                         net (fo=1, routed)           3.159     2.671    vga_green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     6.176 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.176    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 3.975ns (56.556%)  route 3.054ns (43.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.567    -0.945    vga_display/clk_out2
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  vga_display/vga_red_reg[1]/Q
                         net (fo=1, routed)           3.054     2.565    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     6.084 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.084    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 3.985ns (56.908%)  route 3.018ns (43.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.567    -0.945    vga_display/clk_out2
    SLICE_X49Y38         FDRE                                         r  vga_display/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  vga_display/vga_green_reg[2]/Q
                         net (fo=1, routed)           3.018     2.529    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.058 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.058    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.001ns  (logic 3.980ns (56.846%)  route 3.021ns (43.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.568    -0.944    vga_display/clk_out2
    SLICE_X48Y40         FDRE                                         r  vga_display/vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga_display/vga_red_reg[0]/Q
                         net (fo=1, routed)           3.021     2.534    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.057 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.057    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 3.980ns (56.878%)  route 3.017ns (43.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.567    -0.945    vga_display/clk_out2
    SLICE_X48Y38         FDRE                                         r  vga_display/vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  vga_display/vga_red_reg[2]/Q
                         net (fo=1, routed)           3.017     2.529    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     6.053 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.053    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.103ns  (logic 0.467ns (42.330%)  route 0.636ns (57.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.446    -1.549    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.182 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.636    -0.546    vga_display/vga_vsync_OBUF
    SLICE_X30Y42         LUT3 (Prop_lut3_I2_O)        0.100    -0.446 r  vga_display/VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.446    vga_display/VCNT[6]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  vga_display/VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.467ns (42.254%)  route 0.638ns (57.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.446    -1.549    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.182 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.638    -0.544    vga_display/vga_vsync_OBUF
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.100    -0.444 r  vga_display/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    vga_display/VCNT[7]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  vga_display/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.126ns  (logic 0.488ns (43.331%)  route 0.638ns (56.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.446    -1.549    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.182 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.638    -0.544    vga_display/vga_vsync_OBUF
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.121    -0.423 r  vga_display/VCNT[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.423    vga_display/VCNT[8]_i_2_n_0
    SLICE_X30Y42         FDRE                                         r  vga_display/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.332ns  (logic 0.467ns (35.071%)  route 0.865ns (64.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.446    -1.549    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.182 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.865    -0.317    vga_display/vga_vsync_OBUF
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.100    -0.217 r  vga_display/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_display/VCNT[2]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  vga_display/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.489ns (36.126%)  route 0.865ns (63.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.446    -1.549    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.182 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.865    -0.317    vga_display/vga_vsync_OBUF
    SLICE_X31Y41         LUT5 (Prop_lut5_I4_O)        0.122    -0.195 r  vga_display/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga_display/VCNT[3]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  vga_display/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.369%)  route 0.470ns (71.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.562    -0.619    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.297    -0.182    vga_display/vga_vsync_OBUF
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  vga_display/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.173     0.036    vga_display/VCNT[5]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  vga_display/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.186ns (26.452%)  route 0.517ns (73.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.562    -0.619    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.379    -0.100    vga_display/vga_vsync_OBUF
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.055 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.139     0.084    vga_display/VCNT[9]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  vga_display/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.186ns (26.452%)  route 0.517ns (73.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.562    -0.619    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.379    -0.100    vga_display/vga_vsync_OBUF
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.055 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.139     0.084    vga_display/VCNT[9]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  vga_display/VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.186ns (26.452%)  route 0.517ns (73.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.562    -0.619    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.379    -0.100    vga_display/vga_vsync_OBUF
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.055 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.139     0.084    vga_display/VCNT[9]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  vga_display/VCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.186ns (24.537%)  route 0.572ns (75.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.562    -0.619    vga_display/clk_out2
    SLICE_X28Y41         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.379    -0.100    vga_display/vga_vsync_OBUF
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.055 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.193     0.139    vga_display/VCNT[9]_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  vga_display/VCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.689ns (40.465%)  route 2.485ns (59.535%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.545     2.986    btn_debounce/btn_IBUF
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.110 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           0.940     4.051    btn_debounce/o_i_3_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.124     4.175 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     4.175    btn_debounce/o_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.510    -1.485    btn_debounce/clk_out1
    SLICE_X5Y16          FDRE                                         r  btn_debounce/o_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.565ns (39.533%)  route 2.394ns (60.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     3.959    btn_debounce/clear
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    -1.488    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[16]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.565ns (39.533%)  route 2.394ns (60.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     3.959    btn_debounce/clear
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    -1.488    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[17]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.565ns (39.533%)  route 2.394ns (60.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     3.959    btn_debounce/clear
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    -1.488    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[18]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.565ns (39.533%)  route 2.394ns (60.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     3.959    btn_debounce/clear
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507    -1.488    btn_debounce/clk_out1
    SLICE_X4Y18          FDRE                                         r  btn_debounce/c_reg[19]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.565ns (40.571%)  route 2.293ns (59.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.716     3.858    btn_debounce/clear
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -1.483    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.565ns (40.571%)  route 2.293ns (59.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.716     3.858    btn_debounce/clear
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -1.483    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.565ns (40.571%)  route 2.293ns (59.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.716     3.858    btn_debounce/clear
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -1.483    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.565ns (40.571%)  route 2.293ns (59.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.716     3.858    btn_debounce/clear
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -1.483    btn_debounce/clk_out1
    SLICE_X4Y14          FDRE                                         r  btn_debounce/c_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 1.565ns (41.093%)  route 2.244ns (58.907%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.577     3.018    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.667     3.809    btn_debounce/clear
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -1.484    btn_debounce/clk_out1
    SLICE_X4Y15          FDRE                                         r  btn_debounce/c_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.255ns (25.605%)  route 0.740ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.133     0.994    btn_debounce/clear
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.836    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[20]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.255ns (25.605%)  route 0.740ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.133     0.994    btn_debounce/clear
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.836    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[21]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.255ns (25.605%)  route 0.740ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.133     0.994    btn_debounce/clear
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.836    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[22]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.255ns (25.605%)  route 0.740ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.133     0.994    btn_debounce/clear
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.836    btn_debounce/clk_out1
    SLICE_X4Y19          FDRE                                         r  btn_debounce/c_reg[23]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.255ns (23.627%)  route 0.823ns (76.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.216     1.077    btn_debounce/clear
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[10]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.255ns (23.627%)  route 0.823ns (76.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.216     1.077    btn_debounce/clear
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[11]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.255ns (23.627%)  route 0.823ns (76.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.216     1.077    btn_debounce/clear
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[8]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.255ns (23.627%)  route 0.823ns (76.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.216     1.077    btn_debounce/clear
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  btn_debounce/c_reg[9]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.255ns (23.519%)  route 0.828ns (76.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.221     1.082    btn_debounce/clear
    SLICE_X4Y17          FDRE                                         r  btn_debounce/c_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    btn_debounce/clk_out1
    SLICE_X4Y17          FDRE                                         r  btn_debounce/c_reg[12]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.255ns (23.519%)  route 0.828ns (76.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.816    btn_debounce/btn_IBUF
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.221     1.082    btn_debounce/clear
    SLICE_X4Y17          FDRE                                         r  btn_debounce/c_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    btn_debounce/clk_out1
    SLICE_X4Y17          FDRE                                         r  btn_debounce/c_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.596ns  (logic 2.611ns (46.662%)  route 2.985ns (53.338%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.291     1.984    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.108 r  vga_display/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.694     2.802    vga_display/A[5]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.198 r  vga_display/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    vga_display/address1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.417 r  vga_display/address1_carry__1/O[0]
                         net (fo=13, routed)          0.999     4.417    vga_display/address1[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.262 r  vga_display/address_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.262    vga_display/address_reg[13]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.596 r  vga_display/address_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.596    vga_display/address_reg[16]_i_3_n_6
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[15]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 2.516ns (45.741%)  route 2.985ns (54.259%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.291     1.984    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.108 r  vga_display/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.694     2.802    vga_display/A[5]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.198 r  vga_display/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    vga_display/address1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.417 r  vga_display/address1_carry__1/O[0]
                         net (fo=13, routed)          0.999     4.417    vga_display/address1[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.262 r  vga_display/address_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.262    vga_display/address_reg[13]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.501 r  vga_display/address_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.501    vga_display/address_reg[16]_i_3_n_5
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[16]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 2.500ns (45.583%)  route 2.985ns (54.417%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.291     1.984    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.108 r  vga_display/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.694     2.802    vga_display/A[5]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.198 r  vga_display/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    vga_display/address1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.417 r  vga_display/address1_carry__1/O[0]
                         net (fo=13, routed)          0.999     4.417    vga_display/address1[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.262 r  vga_display/address_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.262    vga_display/address_reg[13]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.485 r  vga_display/address_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.485    vga_display/address_reg[16]_i_3_n_7
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y46         FDRE                                         r  vga_display/address_reg[14]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 2.367ns (44.230%)  route 2.985ns (55.770%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.291     1.984    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.108 r  vga_display/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.694     2.802    vga_display/A[5]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.198 r  vga_display/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    vga_display/address1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.417 r  vga_display/address1_carry__1/O[0]
                         net (fo=13, routed)          0.999     4.417    vga_display/address1[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     5.352 r  vga_display/address_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.352    vga_display/address_reg[13]_i_1_n_4
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[13]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 2.307ns (43.598%)  route 2.985ns (56.402%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.291     1.984    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.108 r  vga_display/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.694     2.802    vga_display/A[5]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.198 r  vga_display/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    vga_display/address1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.417 r  vga_display/address1_carry__1/O[0]
                         net (fo=13, routed)          0.999     4.417    vga_display/address1[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     5.292 r  vga_display/address_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.292    vga_display/address_reg[13]_i_1_n_5
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[12]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 2.151ns (41.860%)  route 2.988ns (58.140%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.291     1.984    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.108 r  vga_display/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.694     2.802    vga_display/A[5]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.198 r  vga_display/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    vga_display/address1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.417 r  vga_display/address1_carry__1/O[0]
                         net (fo=13, routed)          1.002     4.420    vga_display/address1[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719     5.139 r  vga_display/address_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.139    vga_display/address_reg[13]_i_1_n_6
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[11]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.974ns (39.786%)  route 2.988ns (60.214%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.291     1.984    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.108 r  vga_display/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.694     2.802    vga_display/A[5]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.198 r  vga_display/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    vga_display/address1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.417 r  vga_display/address1_carry__1/O[0]
                         net (fo=13, routed)          1.002     4.420    vga_display/address1[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.542     4.962 r  vga_display/address_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.962    vga_display/address_reg[13]_i_1_n_7
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[10]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.605ns  (logic 2.017ns (43.800%)  route 2.588ns (56.200%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.299     1.992    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.116 r  vga_display/address1_carry__0_i_3/O
                         net (fo=1, routed)           0.323     2.439    vga_display/A[3]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     2.986 r  vga_display/address1_carry__0/O[2]
                         net (fo=2, routed)           0.966     3.952    vga_display/address1[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.653     4.605 r  vga_display/address_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.605    vga_display/address_reg[9]_i_1_n_4
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[9]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 1.913ns (42.501%)  route 2.588ns (57.499%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.299     1.992    vga_display/VCNT_reg_n_0_[4]
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.116 r  vga_display/address1_carry__0_i_3/O
                         net (fo=1, routed)           0.323     2.439    vga_display/A[3]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     2.986 r  vga_display/address1_carry__0/O[2]
                         net (fo=2, routed)           0.966     3.952    vga_display/address1[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.549     4.501 r  vga_display/address_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.501    vga_display/address_reg[9]_i_1_n_5
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[8]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 2.502ns (58.563%)  route 1.770ns (41.437%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          1.166     1.859    vga_display/VCNT_reg_n_0_[4]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124     1.983 r  vga_display/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.983    vga_display/address1_carry_i_5_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.626 r  vga_display/address1_carry/O[3]
                         net (fo=2, routed)           0.605     3.230    vga_display/address1[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     3.938 r  vga_display/address_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    vga_display/address_reg[5]_i_1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.272 r  vga_display/address_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.272    vga_display/address_reg[9]_i_1_n_6
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         1.445    -1.550    vga_display/clk_out2
    SLICE_X31Y44         FDRE                                         r  vga_display/address_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/in_display_area_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.263ns (66.312%)  route 0.134ns (33.688%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[4]/Q
                         net (fo=20, routed)          0.134     0.352    vga_display/VCNT_reg_n_0_[4]
    SLICE_X29Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.397 r  vga_display/in_display_area_i_1/O
                         net (fo=1, routed)           0.000     0.397    vga_display/in_display_area0
    SLICE_X29Y41         FDRE                                         r  vga_display/in_display_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X29Y41         FDRE                                         r  vga_display/in_display_area_reg/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.263ns (39.310%)  route 0.406ns (60.690%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.173     0.669    vga_display/RSTP
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[2]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.263ns (39.310%)  route 0.406ns (60.690%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.173     0.669    vga_display/RSTP
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[3]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.263ns (39.310%)  route 0.406ns (60.690%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.173     0.669    vga_display/RSTP
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[4]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.263ns (39.310%)  route 0.406ns (60.690%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.173     0.669    vga_display/RSTP
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y43         FDRE                                         r  vga_display/address_reg[5]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.263ns (37.748%)  route 0.434ns (62.252%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.201     0.697    vga_display/RSTP
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[10]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.263ns (37.748%)  route 0.434ns (62.252%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.201     0.697    vga_display/RSTP
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[11]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.263ns (37.748%)  route 0.434ns (62.252%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.201     0.697    vga_display/RSTP
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[12]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.263ns (37.748%)  route 0.434ns (62.252%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[6]/C
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_display/VCNT_reg[6]/Q
                         net (fo=17, routed)          0.233     0.451    vga_display/VCNT_reg_n_0_[6]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  vga_display/address[16]_i_1__0/O
                         net (fo=17, routed)          0.201     0.697    vga_display/RSTP
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.832    -0.858    vga_display/clk_out2
    SLICE_X31Y45         FDRE                                         r  vga_display/address_reg[13]/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.251ns (35.754%)  route 0.451ns (64.246%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.451     0.657    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.702 r  IIC/sccb_sender/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     0.702    IIC/sccb_sender/ACKR3_i_1_n_0
    SLICE_X3Y18          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=147, routed)         0.857    -0.833    IIC/sccb_sender/clk_out2
    SLICE_X3Y18          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/C





