// Seed: 2636530479
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2 - 1;
  module_2();
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    output uwire id_5,
    output supply0 id_6,
    input wire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0(
      id_10, id_10
  );
  assign id_11 = id_9;
endmodule
module module_2;
  wire id_2;
  wire id_3 = (!id_1);
endmodule
