
IO_Tile_2_33

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (12 8)  (106 536)  (106 536)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (12 9)  (106 537)  (106 537)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (15 9)  (109 537)  (109 537)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_3 wire_io_cluster/io_1/inclk
 (1 11)  (97 538)  (97 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (196 536)  (196 536)  routing T_4_33.logic_op_bot_0 <X> T_4_33.lc_trk_g1_0
 (4 9)  (196 537)  (196 537)  routing T_4_33.logic_op_bot_0 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bot_0 lc_trk_g1_0
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => logic_op_bot_7 lc_trk_g1_7
 (8 14)  (200 543)  (200 543)  routing T_4_33.logic_op_bot_7 <X> T_4_33.lc_trk_g1_7
 (8 15)  (200 542)  (200 542)  routing T_4_33.logic_op_bot_7 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (5 6)  (251 535)  (251 535)  routing T_5_33.span4_vert_31 <X> T_5_33.lc_trk_g0_7
 (6 6)  (252 535)  (252 535)  routing T_5_33.span4_vert_31 <X> T_5_33.lc_trk_g0_7
 (7 6)  (253 535)  (253 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (254 534)  (254 534)  routing T_5_33.span4_vert_31 <X> T_5_33.lc_trk_g0_7
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (12 11)  (268 538)  (268 538)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (14 6)  (324 535)  (324 535)  routing T_6_33.span4_horz_l_14 <X> T_6_33.span4_vert_13


IO_Tile_7_33

 (13 3)  (377 530)  (377 530)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_r_1
 (14 3)  (378 530)  (378 530)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_r_1


IO_Tile_11_33

 (14 3)  (582 530)  (582 530)  routing T_11_33.span4_horz_l_13 <X> T_11_33.span4_horz_r_1


IO_Tile_15_33

 (14 2)  (798 531)  (798 531)  routing T_15_33.span4_horz_l_13 <X> T_15_33.span4_vert_7


LogicTile_1_32

 (17 0)  (35 512)  (35 512)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 512)  (36 512)  routing T_1_32.bnr_op_1 <X> T_1_32.lc_trk_g0_1
 (26 0)  (44 512)  (44 512)  routing T_1_32.lc_trk_g0_4 <X> T_1_32.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 512)  (47 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 512)  (49 512)  routing T_1_32.lc_trk_g2_5 <X> T_1_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 512)  (50 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 512)  (51 512)  routing T_1_32.lc_trk_g2_5 <X> T_1_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 512)  (53 512)  routing T_1_32.lc_trk_g0_6 <X> T_1_32.input_2_0
 (36 0)  (54 512)  (54 512)  LC_0 Logic Functioning bit
 (37 0)  (55 512)  (55 512)  LC_0 Logic Functioning bit
 (42 0)  (60 512)  (60 512)  LC_0 Logic Functioning bit
 (43 0)  (61 512)  (61 512)  LC_0 Logic Functioning bit
 (18 1)  (36 513)  (36 513)  routing T_1_32.bnr_op_1 <X> T_1_32.lc_trk_g0_1
 (29 1)  (47 513)  (47 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 513)  (50 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (53 513)  (53 513)  routing T_1_32.lc_trk_g0_6 <X> T_1_32.input_2_0
 (36 1)  (54 513)  (54 513)  LC_0 Logic Functioning bit
 (37 1)  (55 513)  (55 513)  LC_0 Logic Functioning bit
 (42 1)  (60 513)  (60 513)  LC_0 Logic Functioning bit
 (0 2)  (18 514)  (18 514)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (2 2)  (20 514)  (20 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 514)  (32 514)  routing T_1_32.wire_logic_cluster/lc_4/out <X> T_1_32.lc_trk_g0_4
 (17 2)  (35 514)  (35 514)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 514)  (36 514)  routing T_1_32.bnr_op_5 <X> T_1_32.lc_trk_g0_5
 (27 2)  (45 514)  (45 514)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 514)  (46 514)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 514)  (47 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 514)  (48 514)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 514)  (50 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 514)  (52 514)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 514)  (55 514)  LC_1 Logic Functioning bit
 (39 2)  (57 514)  (57 514)  LC_1 Logic Functioning bit
 (42 2)  (60 514)  (60 514)  LC_1 Logic Functioning bit
 (50 2)  (68 514)  (68 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 515)  (18 515)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (17 3)  (35 515)  (35 515)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (36 515)  (36 515)  routing T_1_32.bnr_op_5 <X> T_1_32.lc_trk_g0_5
 (22 3)  (40 515)  (40 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (43 515)  (43 515)  routing T_1_32.sp4_r_v_b_30 <X> T_1_32.lc_trk_g0_6
 (27 3)  (45 515)  (45 515)  routing T_1_32.lc_trk_g3_0 <X> T_1_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 515)  (46 515)  routing T_1_32.lc_trk_g3_0 <X> T_1_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 515)  (47 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 515)  (48 515)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 515)  (49 515)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 515)  (54 515)  LC_1 Logic Functioning bit
 (38 3)  (56 515)  (56 515)  LC_1 Logic Functioning bit
 (21 4)  (39 516)  (39 516)  routing T_1_32.wire_logic_cluster/lc_3/out <X> T_1_32.lc_trk_g1_3
 (22 4)  (40 516)  (40 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (47 516)  (47 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 516)  (49 516)  routing T_1_32.lc_trk_g2_5 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 516)  (50 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 516)  (51 516)  routing T_1_32.lc_trk_g2_5 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 516)  (54 516)  LC_2 Logic Functioning bit
 (38 4)  (56 516)  (56 516)  LC_2 Logic Functioning bit
 (36 5)  (54 517)  (54 517)  LC_2 Logic Functioning bit
 (38 5)  (56 517)  (56 517)  LC_2 Logic Functioning bit
 (17 6)  (35 518)  (35 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 518)  (36 518)  routing T_1_32.wire_logic_cluster/lc_5/out <X> T_1_32.lc_trk_g1_5
 (22 6)  (40 518)  (40 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (44 518)  (44 518)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 518)  (45 518)  routing T_1_32.lc_trk_g1_5 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 518)  (47 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 518)  (48 518)  routing T_1_32.lc_trk_g1_5 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 518)  (49 518)  routing T_1_32.lc_trk_g0_4 <X> T_1_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 518)  (50 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (50 6)  (68 518)  (68 518)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (39 519)  (39 519)  routing T_1_32.sp4_r_v_b_31 <X> T_1_32.lc_trk_g1_7
 (26 7)  (44 519)  (44 519)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 519)  (46 519)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 519)  (47 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (40 7)  (58 519)  (58 519)  LC_3 Logic Functioning bit
 (29 8)  (47 520)  (47 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 520)  (48 520)  routing T_1_32.lc_trk_g0_5 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 520)  (49 520)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 520)  (50 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 520)  (51 520)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 520)  (52 520)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 520)  (54 520)  LC_4 Logic Functioning bit
 (37 8)  (55 520)  (55 520)  LC_4 Logic Functioning bit
 (38 8)  (56 520)  (56 520)  LC_4 Logic Functioning bit
 (39 8)  (57 520)  (57 520)  LC_4 Logic Functioning bit
 (41 8)  (59 520)  (59 520)  LC_4 Logic Functioning bit
 (43 8)  (61 520)  (61 520)  LC_4 Logic Functioning bit
 (36 9)  (54 521)  (54 521)  LC_4 Logic Functioning bit
 (37 9)  (55 521)  (55 521)  LC_4 Logic Functioning bit
 (38 9)  (56 521)  (56 521)  LC_4 Logic Functioning bit
 (39 9)  (57 521)  (57 521)  LC_4 Logic Functioning bit
 (41 9)  (59 521)  (59 521)  LC_4 Logic Functioning bit
 (43 9)  (61 521)  (61 521)  LC_4 Logic Functioning bit
 (16 10)  (34 522)  (34 522)  routing T_1_32.sp4_v_b_37 <X> T_1_32.lc_trk_g2_5
 (17 10)  (35 522)  (35 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (36 522)  (36 522)  routing T_1_32.sp4_v_b_37 <X> T_1_32.lc_trk_g2_5
 (22 10)  (40 522)  (40 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (41 522)  (41 522)  routing T_1_32.sp4_h_r_31 <X> T_1_32.lc_trk_g2_7
 (24 10)  (42 522)  (42 522)  routing T_1_32.sp4_h_r_31 <X> T_1_32.lc_trk_g2_7
 (27 10)  (45 522)  (45 522)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 522)  (46 522)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 522)  (47 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 522)  (48 522)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 522)  (49 522)  routing T_1_32.lc_trk_g1_7 <X> T_1_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 522)  (50 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 522)  (52 522)  routing T_1_32.lc_trk_g1_7 <X> T_1_32.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 522)  (53 522)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.input_2_5
 (36 10)  (54 522)  (54 522)  LC_5 Logic Functioning bit
 (37 10)  (55 522)  (55 522)  LC_5 Logic Functioning bit
 (38 10)  (56 522)  (56 522)  LC_5 Logic Functioning bit
 (39 10)  (57 522)  (57 522)  LC_5 Logic Functioning bit
 (41 10)  (59 522)  (59 522)  LC_5 Logic Functioning bit
 (42 10)  (60 522)  (60 522)  LC_5 Logic Functioning bit
 (43 10)  (61 522)  (61 522)  LC_5 Logic Functioning bit
 (45 10)  (63 522)  (63 522)  LC_5 Logic Functioning bit
 (46 10)  (64 522)  (64 522)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (69 522)  (69 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (70 522)  (70 522)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (35 523)  (35 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (36 523)  (36 523)  routing T_1_32.sp4_v_b_37 <X> T_1_32.lc_trk_g2_5
 (21 11)  (39 523)  (39 523)  routing T_1_32.sp4_h_r_31 <X> T_1_32.lc_trk_g2_7
 (29 11)  (47 523)  (47 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 523)  (49 523)  routing T_1_32.lc_trk_g1_7 <X> T_1_32.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 523)  (50 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 523)  (51 523)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.input_2_5
 (34 11)  (52 523)  (52 523)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.input_2_5
 (36 11)  (54 523)  (54 523)  LC_5 Logic Functioning bit
 (37 11)  (55 523)  (55 523)  LC_5 Logic Functioning bit
 (38 11)  (56 523)  (56 523)  LC_5 Logic Functioning bit
 (39 11)  (57 523)  (57 523)  LC_5 Logic Functioning bit
 (42 11)  (60 523)  (60 523)  LC_5 Logic Functioning bit
 (43 11)  (61 523)  (61 523)  LC_5 Logic Functioning bit
 (52 11)  (70 523)  (70 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 13)  (35 525)  (35 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (18 526)  (18 526)  routing T_1_32.lc_trk_g2_4 <X> T_1_32.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 526)  (19 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (34 526)  (34 526)  routing T_1_32.sp4_v_b_37 <X> T_1_32.lc_trk_g3_5
 (17 14)  (35 526)  (35 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (36 526)  (36 526)  routing T_1_32.sp4_v_b_37 <X> T_1_32.lc_trk_g3_5
 (22 14)  (40 526)  (40 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (41 526)  (41 526)  routing T_1_32.sp4_h_r_31 <X> T_1_32.lc_trk_g3_7
 (24 14)  (42 526)  (42 526)  routing T_1_32.sp4_h_r_31 <X> T_1_32.lc_trk_g3_7
 (1 15)  (19 527)  (19 527)  routing T_1_32.lc_trk_g2_4 <X> T_1_32.wire_logic_cluster/lc_7/s_r
 (14 15)  (32 527)  (32 527)  routing T_1_32.sp4_h_l_17 <X> T_1_32.lc_trk_g3_4
 (15 15)  (33 527)  (33 527)  routing T_1_32.sp4_h_l_17 <X> T_1_32.lc_trk_g3_4
 (16 15)  (34 527)  (34 527)  routing T_1_32.sp4_h_l_17 <X> T_1_32.lc_trk_g3_4
 (17 15)  (35 527)  (35 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (36 527)  (36 527)  routing T_1_32.sp4_v_b_37 <X> T_1_32.lc_trk_g3_5
 (21 15)  (39 527)  (39 527)  routing T_1_32.sp4_h_r_31 <X> T_1_32.lc_trk_g3_7


LogicTile_2_32

 (15 0)  (87 512)  (87 512)  routing T_2_32.lft_op_1 <X> T_2_32.lc_trk_g0_1
 (17 0)  (89 512)  (89 512)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 512)  (90 512)  routing T_2_32.lft_op_1 <X> T_2_32.lc_trk_g0_1
 (27 0)  (99 512)  (99 512)  routing T_2_32.lc_trk_g1_4 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 512)  (101 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 512)  (102 512)  routing T_2_32.lc_trk_g1_4 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 512)  (104 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 512)  (108 512)  LC_0 Logic Functioning bit
 (41 0)  (113 512)  (113 512)  LC_0 Logic Functioning bit
 (44 0)  (116 512)  (116 512)  LC_0 Logic Functioning bit
 (46 0)  (118 512)  (118 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (99 513)  (99 513)  routing T_2_32.lc_trk_g1_1 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 513)  (101 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (39 1)  (111 513)  (111 513)  LC_0 Logic Functioning bit
 (42 1)  (114 513)  (114 513)  LC_0 Logic Functioning bit
 (50 1)  (122 513)  (122 513)  Carry_In_Mux bit 

 (14 2)  (86 514)  (86 514)  routing T_2_32.bnr_op_4 <X> T_2_32.lc_trk_g0_4
 (15 2)  (87 514)  (87 514)  routing T_2_32.bot_op_5 <X> T_2_32.lc_trk_g0_5
 (17 2)  (89 514)  (89 514)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (32 2)  (104 514)  (104 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (107 514)  (107 514)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.input_2_1
 (36 2)  (108 514)  (108 514)  LC_1 Logic Functioning bit
 (41 2)  (113 514)  (113 514)  LC_1 Logic Functioning bit
 (44 2)  (116 514)  (116 514)  LC_1 Logic Functioning bit
 (53 2)  (125 514)  (125 514)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (86 515)  (86 515)  routing T_2_32.bnr_op_4 <X> T_2_32.lc_trk_g0_4
 (17 3)  (89 515)  (89 515)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (29 3)  (101 515)  (101 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 515)  (104 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 515)  (105 515)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.input_2_1
 (34 3)  (106 515)  (106 515)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.input_2_1
 (35 3)  (107 515)  (107 515)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.input_2_1
 (39 3)  (111 515)  (111 515)  LC_1 Logic Functioning bit
 (42 3)  (114 515)  (114 515)  LC_1 Logic Functioning bit
 (15 4)  (87 516)  (87 516)  routing T_2_32.lft_op_1 <X> T_2_32.lc_trk_g1_1
 (17 4)  (89 516)  (89 516)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 516)  (90 516)  routing T_2_32.lft_op_1 <X> T_2_32.lc_trk_g1_1
 (28 4)  (100 516)  (100 516)  routing T_2_32.lc_trk_g2_1 <X> T_2_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 516)  (101 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 516)  (104 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 516)  (108 516)  LC_2 Logic Functioning bit
 (41 4)  (113 516)  (113 516)  LC_2 Logic Functioning bit
 (44 4)  (116 516)  (116 516)  LC_2 Logic Functioning bit
 (22 5)  (94 517)  (94 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (95 517)  (95 517)  routing T_2_32.sp4_v_b_18 <X> T_2_32.lc_trk_g1_2
 (24 5)  (96 517)  (96 517)  routing T_2_32.sp4_v_b_18 <X> T_2_32.lc_trk_g1_2
 (27 5)  (99 517)  (99 517)  routing T_2_32.lc_trk_g1_1 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 517)  (101 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (39 5)  (111 517)  (111 517)  LC_2 Logic Functioning bit
 (42 5)  (114 517)  (114 517)  LC_2 Logic Functioning bit
 (48 5)  (120 517)  (120 517)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (89 518)  (89 518)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (90 518)  (90 518)  routing T_2_32.bnr_op_5 <X> T_2_32.lc_trk_g1_5
 (27 6)  (99 518)  (99 518)  routing T_2_32.lc_trk_g1_5 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 518)  (101 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 518)  (102 518)  routing T_2_32.lc_trk_g1_5 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 518)  (104 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 518)  (108 518)  LC_3 Logic Functioning bit
 (41 6)  (113 518)  (113 518)  LC_3 Logic Functioning bit
 (44 6)  (116 518)  (116 518)  LC_3 Logic Functioning bit
 (14 7)  (86 519)  (86 519)  routing T_2_32.sp4_h_r_4 <X> T_2_32.lc_trk_g1_4
 (15 7)  (87 519)  (87 519)  routing T_2_32.sp4_h_r_4 <X> T_2_32.lc_trk_g1_4
 (16 7)  (88 519)  (88 519)  routing T_2_32.sp4_h_r_4 <X> T_2_32.lc_trk_g1_4
 (17 7)  (89 519)  (89 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (90 519)  (90 519)  routing T_2_32.bnr_op_5 <X> T_2_32.lc_trk_g1_5
 (29 7)  (101 519)  (101 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (39 7)  (111 519)  (111 519)  LC_3 Logic Functioning bit
 (42 7)  (114 519)  (114 519)  LC_3 Logic Functioning bit
 (17 8)  (89 520)  (89 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (94 520)  (94 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (99 520)  (99 520)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 520)  (101 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 520)  (104 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 520)  (108 520)  LC_4 Logic Functioning bit
 (41 8)  (113 520)  (113 520)  LC_4 Logic Functioning bit
 (44 8)  (116 520)  (116 520)  LC_4 Logic Functioning bit
 (10 9)  (82 521)  (82 521)  routing T_2_32.sp4_h_r_2 <X> T_2_32.sp4_v_b_7
 (27 9)  (99 521)  (99 521)  routing T_2_32.lc_trk_g1_1 <X> T_2_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 521)  (101 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 521)  (102 521)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_4/in_1
 (39 9)  (111 521)  (111 521)  LC_4 Logic Functioning bit
 (42 9)  (114 521)  (114 521)  LC_4 Logic Functioning bit
 (48 9)  (120 521)  (120 521)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (29 10)  (101 522)  (101 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 522)  (102 522)  routing T_2_32.lc_trk_g0_4 <X> T_2_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 522)  (104 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 522)  (108 522)  LC_5 Logic Functioning bit
 (41 10)  (113 522)  (113 522)  LC_5 Logic Functioning bit
 (44 10)  (116 522)  (116 522)  LC_5 Logic Functioning bit
 (29 11)  (101 523)  (101 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (39 11)  (111 523)  (111 523)  LC_5 Logic Functioning bit
 (42 11)  (114 523)  (114 523)  LC_5 Logic Functioning bit
 (28 12)  (100 524)  (100 524)  routing T_2_32.lc_trk_g2_3 <X> T_2_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 524)  (101 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 524)  (104 524)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 524)  (108 524)  LC_6 Logic Functioning bit
 (41 12)  (113 524)  (113 524)  LC_6 Logic Functioning bit
 (44 12)  (116 524)  (116 524)  LC_6 Logic Functioning bit
 (48 12)  (120 524)  (120 524)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (27 13)  (99 525)  (99 525)  routing T_2_32.lc_trk_g1_1 <X> T_2_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 525)  (101 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 525)  (102 525)  routing T_2_32.lc_trk_g2_3 <X> T_2_32.wire_logic_cluster/lc_6/in_1
 (39 13)  (111 525)  (111 525)  LC_6 Logic Functioning bit
 (42 13)  (114 525)  (114 525)  LC_6 Logic Functioning bit
 (26 14)  (98 526)  (98 526)  routing T_2_32.lc_trk_g0_5 <X> T_2_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 526)  (99 526)  routing T_2_32.lc_trk_g1_1 <X> T_2_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 526)  (101 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 526)  (104 526)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 526)  (108 526)  LC_7 Logic Functioning bit
 (41 14)  (113 526)  (113 526)  LC_7 Logic Functioning bit
 (22 15)  (94 527)  (94 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (101 527)  (101 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (38 15)  (110 527)  (110 527)  LC_7 Logic Functioning bit
 (43 15)  (115 527)  (115 527)  LC_7 Logic Functioning bit


LogicTile_3_32

 (8 0)  (134 512)  (134 512)  routing T_3_32.sp4_v_b_1 <X> T_3_32.sp4_h_r_1
 (9 0)  (135 512)  (135 512)  routing T_3_32.sp4_v_b_1 <X> T_3_32.sp4_h_r_1
 (14 0)  (140 512)  (140 512)  routing T_3_32.sp12_h_r_0 <X> T_3_32.lc_trk_g0_0
 (22 0)  (148 512)  (148 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (14 1)  (140 513)  (140 513)  routing T_3_32.sp12_h_r_0 <X> T_3_32.lc_trk_g0_0
 (15 1)  (141 513)  (141 513)  routing T_3_32.sp12_h_r_0 <X> T_3_32.lc_trk_g0_0
 (17 1)  (143 513)  (143 513)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (126 514)  (126 514)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (2 2)  (128 514)  (128 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 515)  (126 515)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (10 6)  (136 518)  (136 518)  routing T_3_32.sp4_v_b_11 <X> T_3_32.sp4_h_l_41
 (22 7)  (148 519)  (148 519)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (149 519)  (149 519)  routing T_3_32.sp12_h_r_14 <X> T_3_32.lc_trk_g1_6
 (11 8)  (137 520)  (137 520)  routing T_3_32.sp4_h_l_39 <X> T_3_32.sp4_v_b_8
 (13 8)  (139 520)  (139 520)  routing T_3_32.sp4_h_l_39 <X> T_3_32.sp4_v_b_8
 (12 9)  (138 521)  (138 521)  routing T_3_32.sp4_h_l_39 <X> T_3_32.sp4_v_b_8
 (10 10)  (136 522)  (136 522)  routing T_3_32.sp4_v_b_2 <X> T_3_32.sp4_h_l_42
 (25 10)  (151 522)  (151 522)  routing T_3_32.sp4_v_b_30 <X> T_3_32.lc_trk_g2_6
 (22 11)  (148 523)  (148 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (149 523)  (149 523)  routing T_3_32.sp4_v_b_30 <X> T_3_32.lc_trk_g2_6
 (29 12)  (155 524)  (155 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 524)  (157 524)  routing T_3_32.lc_trk_g1_6 <X> T_3_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 524)  (158 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 524)  (160 524)  routing T_3_32.lc_trk_g1_6 <X> T_3_32.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 524)  (161 524)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.input_2_6
 (39 12)  (165 524)  (165 524)  LC_6 Logic Functioning bit
 (45 12)  (171 524)  (171 524)  LC_6 Logic Functioning bit
 (51 12)  (177 524)  (177 524)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (178 524)  (178 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (155 525)  (155 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 525)  (156 525)  routing T_3_32.lc_trk_g0_3 <X> T_3_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 525)  (157 525)  routing T_3_32.lc_trk_g1_6 <X> T_3_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 525)  (158 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 525)  (159 525)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.input_2_6
 (35 13)  (161 525)  (161 525)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.input_2_6
 (38 13)  (164 525)  (164 525)  LC_6 Logic Functioning bit
 (39 13)  (165 525)  (165 525)  LC_6 Logic Functioning bit
 (40 13)  (166 525)  (166 525)  LC_6 Logic Functioning bit
 (48 13)  (174 525)  (174 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (126 526)  (126 526)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 526)  (127 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (142 526)  (142 526)  routing T_3_32.sp4_v_t_16 <X> T_3_32.lc_trk_g3_5
 (17 14)  (143 526)  (143 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (144 526)  (144 526)  routing T_3_32.sp4_v_t_16 <X> T_3_32.lc_trk_g3_5
 (0 15)  (126 527)  (126 527)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 527)  (127 527)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r


LogicTile_4_32

 (21 0)  (201 512)  (201 512)  routing T_4_32.sp12_h_r_3 <X> T_4_32.lc_trk_g0_3
 (22 0)  (202 512)  (202 512)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (204 512)  (204 512)  routing T_4_32.sp12_h_r_3 <X> T_4_32.lc_trk_g0_3
 (26 0)  (206 512)  (206 512)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (37 0)  (217 512)  (217 512)  LC_0 Logic Functioning bit
 (39 0)  (219 512)  (219 512)  LC_0 Logic Functioning bit
 (40 0)  (220 512)  (220 512)  LC_0 Logic Functioning bit
 (42 0)  (222 512)  (222 512)  LC_0 Logic Functioning bit
 (3 1)  (183 513)  (183 513)  routing T_4_32.sp12_h_l_23 <X> T_4_32.sp12_v_b_0
 (15 1)  (195 513)  (195 513)  routing T_4_32.sp4_v_t_5 <X> T_4_32.lc_trk_g0_0
 (16 1)  (196 513)  (196 513)  routing T_4_32.sp4_v_t_5 <X> T_4_32.lc_trk_g0_0
 (17 1)  (197 513)  (197 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (201 513)  (201 513)  routing T_4_32.sp12_h_r_3 <X> T_4_32.lc_trk_g0_3
 (26 1)  (206 513)  (206 513)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 513)  (207 513)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 513)  (208 513)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 513)  (209 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (216 513)  (216 513)  LC_0 Logic Functioning bit
 (38 1)  (218 513)  (218 513)  LC_0 Logic Functioning bit
 (41 1)  (221 513)  (221 513)  LC_0 Logic Functioning bit
 (43 1)  (223 513)  (223 513)  LC_0 Logic Functioning bit
 (0 2)  (180 514)  (180 514)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (2 2)  (182 514)  (182 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (202 514)  (202 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (203 514)  (203 514)  routing T_4_32.sp4_h_r_7 <X> T_4_32.lc_trk_g0_7
 (24 2)  (204 514)  (204 514)  routing T_4_32.sp4_h_r_7 <X> T_4_32.lc_trk_g0_7
 (25 2)  (205 514)  (205 514)  routing T_4_32.sp4_h_r_14 <X> T_4_32.lc_trk_g0_6
 (31 2)  (211 514)  (211 514)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 514)  (212 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 514)  (214 514)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 514)  (216 514)  LC_1 Logic Functioning bit
 (37 2)  (217 514)  (217 514)  LC_1 Logic Functioning bit
 (38 2)  (218 514)  (218 514)  LC_1 Logic Functioning bit
 (39 2)  (219 514)  (219 514)  LC_1 Logic Functioning bit
 (41 2)  (221 514)  (221 514)  LC_1 Logic Functioning bit
 (43 2)  (223 514)  (223 514)  LC_1 Logic Functioning bit
 (0 3)  (180 515)  (180 515)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (21 3)  (201 515)  (201 515)  routing T_4_32.sp4_h_r_7 <X> T_4_32.lc_trk_g0_7
 (22 3)  (202 515)  (202 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (203 515)  (203 515)  routing T_4_32.sp4_h_r_14 <X> T_4_32.lc_trk_g0_6
 (24 3)  (204 515)  (204 515)  routing T_4_32.sp4_h_r_14 <X> T_4_32.lc_trk_g0_6
 (27 3)  (207 515)  (207 515)  routing T_4_32.lc_trk_g1_0 <X> T_4_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 515)  (209 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 515)  (211 515)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 515)  (216 515)  LC_1 Logic Functioning bit
 (37 3)  (217 515)  (217 515)  LC_1 Logic Functioning bit
 (38 3)  (218 515)  (218 515)  LC_1 Logic Functioning bit
 (39 3)  (219 515)  (219 515)  LC_1 Logic Functioning bit
 (40 3)  (220 515)  (220 515)  LC_1 Logic Functioning bit
 (42 3)  (222 515)  (222 515)  LC_1 Logic Functioning bit
 (26 4)  (206 516)  (206 516)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 516)  (207 516)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 516)  (209 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 516)  (211 516)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 516)  (212 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 516)  (213 516)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 516)  (214 516)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 516)  (216 516)  LC_2 Logic Functioning bit
 (37 4)  (217 516)  (217 516)  LC_2 Logic Functioning bit
 (38 4)  (218 516)  (218 516)  LC_2 Logic Functioning bit
 (39 4)  (219 516)  (219 516)  LC_2 Logic Functioning bit
 (41 4)  (221 516)  (221 516)  LC_2 Logic Functioning bit
 (42 4)  (222 516)  (222 516)  LC_2 Logic Functioning bit
 (43 4)  (223 516)  (223 516)  LC_2 Logic Functioning bit
 (50 4)  (230 516)  (230 516)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (190 517)  (190 517)  routing T_4_32.sp4_h_r_11 <X> T_4_32.sp4_v_b_4
 (17 5)  (197 517)  (197 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (202 517)  (202 517)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (204 517)  (204 517)  routing T_4_32.bot_op_2 <X> T_4_32.lc_trk_g1_2
 (28 5)  (208 517)  (208 517)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 517)  (209 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 517)  (210 517)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 517)  (216 517)  LC_2 Logic Functioning bit
 (37 5)  (217 517)  (217 517)  LC_2 Logic Functioning bit
 (38 5)  (218 517)  (218 517)  LC_2 Logic Functioning bit
 (39 5)  (219 517)  (219 517)  LC_2 Logic Functioning bit
 (40 5)  (220 517)  (220 517)  LC_2 Logic Functioning bit
 (41 5)  (221 517)  (221 517)  LC_2 Logic Functioning bit
 (42 5)  (222 517)  (222 517)  LC_2 Logic Functioning bit
 (43 5)  (223 517)  (223 517)  LC_2 Logic Functioning bit
 (14 6)  (194 518)  (194 518)  routing T_4_32.sp4_h_l_1 <X> T_4_32.lc_trk_g1_4
 (22 6)  (202 518)  (202 518)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (204 518)  (204 518)  routing T_4_32.bot_op_7 <X> T_4_32.lc_trk_g1_7
 (29 6)  (209 518)  (209 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 518)  (210 518)  routing T_4_32.lc_trk_g0_6 <X> T_4_32.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 518)  (211 518)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 518)  (212 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 518)  (213 518)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 518)  (215 518)  routing T_4_32.lc_trk_g0_7 <X> T_4_32.input_2_3
 (46 6)  (226 518)  (226 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (195 519)  (195 519)  routing T_4_32.sp4_h_l_1 <X> T_4_32.lc_trk_g1_4
 (16 7)  (196 519)  (196 519)  routing T_4_32.sp4_h_l_1 <X> T_4_32.lc_trk_g1_4
 (17 7)  (197 519)  (197 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (206 519)  (206 519)  routing T_4_32.lc_trk_g0_3 <X> T_4_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 519)  (209 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 519)  (210 519)  routing T_4_32.lc_trk_g0_6 <X> T_4_32.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 519)  (211 519)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 519)  (212 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (215 519)  (215 519)  routing T_4_32.lc_trk_g0_7 <X> T_4_32.input_2_3
 (39 7)  (219 519)  (219 519)  LC_3 Logic Functioning bit
 (5 8)  (185 520)  (185 520)  routing T_4_32.sp4_v_b_0 <X> T_4_32.sp4_h_r_6
 (14 8)  (194 520)  (194 520)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g2_0
 (17 8)  (197 520)  (197 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (4 9)  (184 521)  (184 521)  routing T_4_32.sp4_v_b_0 <X> T_4_32.sp4_h_r_6
 (6 9)  (186 521)  (186 521)  routing T_4_32.sp4_v_b_0 <X> T_4_32.sp4_h_r_6
 (14 9)  (194 521)  (194 521)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g2_0
 (15 9)  (195 521)  (195 521)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g2_0
 (16 9)  (196 521)  (196 521)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g2_0
 (17 9)  (197 521)  (197 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (17 10)  (197 522)  (197 522)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 522)  (198 522)  routing T_4_32.wire_logic_cluster/lc_5/out <X> T_4_32.lc_trk_g2_5
 (25 10)  (205 522)  (205 522)  routing T_4_32.bnl_op_6 <X> T_4_32.lc_trk_g2_6
 (26 10)  (206 522)  (206 522)  routing T_4_32.lc_trk_g2_5 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 522)  (209 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 522)  (211 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 522)  (212 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 522)  (213 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 522)  (214 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 522)  (215 522)  routing T_4_32.lc_trk_g1_4 <X> T_4_32.input_2_5
 (37 10)  (217 522)  (217 522)  LC_5 Logic Functioning bit
 (45 10)  (225 522)  (225 522)  LC_5 Logic Functioning bit
 (46 10)  (226 522)  (226 522)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (232 522)  (232 522)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (194 523)  (194 523)  routing T_4_32.sp4_r_v_b_36 <X> T_4_32.lc_trk_g2_4
 (17 11)  (197 523)  (197 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (202 523)  (202 523)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (205 523)  (205 523)  routing T_4_32.bnl_op_6 <X> T_4_32.lc_trk_g2_6
 (28 11)  (208 523)  (208 523)  routing T_4_32.lc_trk_g2_5 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 523)  (209 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 523)  (212 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (214 523)  (214 523)  routing T_4_32.lc_trk_g1_4 <X> T_4_32.input_2_5
 (39 11)  (219 523)  (219 523)  LC_5 Logic Functioning bit
 (40 11)  (220 523)  (220 523)  LC_5 Logic Functioning bit
 (42 11)  (222 523)  (222 523)  LC_5 Logic Functioning bit
 (48 11)  (228 523)  (228 523)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (194 524)  (194 524)  routing T_4_32.sp4_v_b_24 <X> T_4_32.lc_trk_g3_0
 (27 12)  (207 524)  (207 524)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 524)  (208 524)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 524)  (209 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 524)  (210 524)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 524)  (212 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 524)  (213 524)  routing T_4_32.lc_trk_g3_0 <X> T_4_32.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 524)  (214 524)  routing T_4_32.lc_trk_g3_0 <X> T_4_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 524)  (216 524)  LC_6 Logic Functioning bit
 (38 12)  (218 524)  (218 524)  LC_6 Logic Functioning bit
 (41 12)  (221 524)  (221 524)  LC_6 Logic Functioning bit
 (43 12)  (223 524)  (223 524)  LC_6 Logic Functioning bit
 (45 12)  (225 524)  (225 524)  LC_6 Logic Functioning bit
 (46 12)  (226 524)  (226 524)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (231 524)  (231 524)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (196 525)  (196 525)  routing T_4_32.sp4_v_b_24 <X> T_4_32.lc_trk_g3_0
 (17 13)  (197 525)  (197 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (28 13)  (208 525)  (208 525)  routing T_4_32.lc_trk_g2_0 <X> T_4_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 525)  (209 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 525)  (210 525)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 525)  (216 525)  LC_6 Logic Functioning bit
 (37 13)  (217 525)  (217 525)  LC_6 Logic Functioning bit
 (38 13)  (218 525)  (218 525)  LC_6 Logic Functioning bit
 (39 13)  (219 525)  (219 525)  LC_6 Logic Functioning bit
 (40 13)  (220 525)  (220 525)  LC_6 Logic Functioning bit
 (42 13)  (222 525)  (222 525)  LC_6 Logic Functioning bit
 (16 14)  (196 526)  (196 526)  routing T_4_32.sp4_v_b_37 <X> T_4_32.lc_trk_g3_5
 (17 14)  (197 526)  (197 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (198 526)  (198 526)  routing T_4_32.sp4_v_b_37 <X> T_4_32.lc_trk_g3_5
 (21 14)  (201 526)  (201 526)  routing T_4_32.wire_logic_cluster/lc_7/out <X> T_4_32.lc_trk_g3_7
 (22 14)  (202 526)  (202 526)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (205 526)  (205 526)  routing T_4_32.wire_logic_cluster/lc_6/out <X> T_4_32.lc_trk_g3_6
 (29 14)  (209 526)  (209 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 526)  (211 526)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 526)  (212 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 526)  (213 526)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 526)  (214 526)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 526)  (216 526)  LC_7 Logic Functioning bit
 (38 14)  (218 526)  (218 526)  LC_7 Logic Functioning bit
 (45 14)  (225 526)  (225 526)  LC_7 Logic Functioning bit
 (17 15)  (197 527)  (197 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (198 527)  (198 527)  routing T_4_32.sp4_v_b_37 <X> T_4_32.lc_trk_g3_5
 (22 15)  (202 527)  (202 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (208 527)  (208 527)  routing T_4_32.lc_trk_g2_1 <X> T_4_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 527)  (209 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 527)  (211 527)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 527)  (216 527)  LC_7 Logic Functioning bit
 (37 15)  (217 527)  (217 527)  LC_7 Logic Functioning bit
 (38 15)  (218 527)  (218 527)  LC_7 Logic Functioning bit
 (39 15)  (219 527)  (219 527)  LC_7 Logic Functioning bit
 (40 15)  (220 527)  (220 527)  LC_7 Logic Functioning bit
 (42 15)  (222 527)  (222 527)  LC_7 Logic Functioning bit


LogicTile_5_32

 (27 0)  (261 512)  (261 512)  routing T_5_32.lc_trk_g1_4 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 512)  (263 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 512)  (264 512)  routing T_5_32.lc_trk_g1_4 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 512)  (266 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 512)  (270 512)  LC_0 Logic Functioning bit
 (39 0)  (273 512)  (273 512)  LC_0 Logic Functioning bit
 (41 0)  (275 512)  (275 512)  LC_0 Logic Functioning bit
 (42 0)  (276 512)  (276 512)  LC_0 Logic Functioning bit
 (44 0)  (278 512)  (278 512)  LC_0 Logic Functioning bit
 (53 0)  (287 512)  (287 512)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (256 513)  (256 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 513)  (257 513)  routing T_5_32.sp4_v_b_18 <X> T_5_32.lc_trk_g0_2
 (24 1)  (258 513)  (258 513)  routing T_5_32.sp4_v_b_18 <X> T_5_32.lc_trk_g0_2
 (36 1)  (270 513)  (270 513)  LC_0 Logic Functioning bit
 (39 1)  (273 513)  (273 513)  LC_0 Logic Functioning bit
 (41 1)  (275 513)  (275 513)  LC_0 Logic Functioning bit
 (42 1)  (276 513)  (276 513)  LC_0 Logic Functioning bit
 (49 1)  (283 513)  (283 513)  Carry_In_Mux bit 

 (27 2)  (261 514)  (261 514)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 514)  (262 514)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 514)  (263 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 514)  (264 514)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 514)  (266 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 514)  (270 514)  LC_1 Logic Functioning bit
 (39 2)  (273 514)  (273 514)  LC_1 Logic Functioning bit
 (41 2)  (275 514)  (275 514)  LC_1 Logic Functioning bit
 (42 2)  (276 514)  (276 514)  LC_1 Logic Functioning bit
 (44 2)  (278 514)  (278 514)  LC_1 Logic Functioning bit
 (30 3)  (264 515)  (264 515)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 515)  (270 515)  LC_1 Logic Functioning bit
 (39 3)  (273 515)  (273 515)  LC_1 Logic Functioning bit
 (41 3)  (275 515)  (275 515)  LC_1 Logic Functioning bit
 (42 3)  (276 515)  (276 515)  LC_1 Logic Functioning bit
 (25 4)  (259 516)  (259 516)  routing T_5_32.sp4_v_b_10 <X> T_5_32.lc_trk_g1_2
 (27 4)  (261 516)  (261 516)  routing T_5_32.lc_trk_g1_2 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 516)  (263 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 516)  (266 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 516)  (270 516)  LC_2 Logic Functioning bit
 (39 4)  (273 516)  (273 516)  LC_2 Logic Functioning bit
 (41 4)  (275 516)  (275 516)  LC_2 Logic Functioning bit
 (42 4)  (276 516)  (276 516)  LC_2 Logic Functioning bit
 (44 4)  (278 516)  (278 516)  LC_2 Logic Functioning bit
 (51 4)  (285 516)  (285 516)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (256 517)  (256 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (257 517)  (257 517)  routing T_5_32.sp4_v_b_10 <X> T_5_32.lc_trk_g1_2
 (25 5)  (259 517)  (259 517)  routing T_5_32.sp4_v_b_10 <X> T_5_32.lc_trk_g1_2
 (30 5)  (264 517)  (264 517)  routing T_5_32.lc_trk_g1_2 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 517)  (270 517)  LC_2 Logic Functioning bit
 (39 5)  (273 517)  (273 517)  LC_2 Logic Functioning bit
 (41 5)  (275 517)  (275 517)  LC_2 Logic Functioning bit
 (42 5)  (276 517)  (276 517)  LC_2 Logic Functioning bit
 (22 6)  (256 518)  (256 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (257 518)  (257 518)  routing T_5_32.sp4_v_b_23 <X> T_5_32.lc_trk_g1_7
 (24 6)  (258 518)  (258 518)  routing T_5_32.sp4_v_b_23 <X> T_5_32.lc_trk_g1_7
 (27 6)  (261 518)  (261 518)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 518)  (263 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 518)  (264 518)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 518)  (266 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 518)  (270 518)  LC_3 Logic Functioning bit
 (39 6)  (273 518)  (273 518)  LC_3 Logic Functioning bit
 (41 6)  (275 518)  (275 518)  LC_3 Logic Functioning bit
 (42 6)  (276 518)  (276 518)  LC_3 Logic Functioning bit
 (44 6)  (278 518)  (278 518)  LC_3 Logic Functioning bit
 (46 6)  (280 518)  (280 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (249 519)  (249 519)  routing T_5_32.sp4_v_t_9 <X> T_5_32.lc_trk_g1_4
 (16 7)  (250 519)  (250 519)  routing T_5_32.sp4_v_t_9 <X> T_5_32.lc_trk_g1_4
 (17 7)  (251 519)  (251 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (30 7)  (264 519)  (264 519)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 519)  (270 519)  LC_3 Logic Functioning bit
 (39 7)  (273 519)  (273 519)  LC_3 Logic Functioning bit
 (41 7)  (275 519)  (275 519)  LC_3 Logic Functioning bit
 (42 7)  (276 519)  (276 519)  LC_3 Logic Functioning bit
 (26 8)  (260 520)  (260 520)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (32 8)  (266 520)  (266 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 520)  (270 520)  LC_4 Logic Functioning bit
 (41 8)  (275 520)  (275 520)  LC_4 Logic Functioning bit
 (44 8)  (278 520)  (278 520)  LC_4 Logic Functioning bit
 (26 9)  (260 521)  (260 521)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 521)  (262 521)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 521)  (263 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 521)  (266 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (269 521)  (269 521)  routing T_5_32.lc_trk_g0_2 <X> T_5_32.input_2_4
 (39 9)  (273 521)  (273 521)  LC_4 Logic Functioning bit
 (42 9)  (276 521)  (276 521)  LC_4 Logic Functioning bit
 (48 9)  (282 521)  (282 521)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (251 522)  (251 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (259 522)  (259 522)  routing T_5_32.bnl_op_6 <X> T_5_32.lc_trk_g2_6
 (26 10)  (260 522)  (260 522)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 522)  (261 522)  routing T_5_32.lc_trk_g3_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 522)  (262 522)  routing T_5_32.lc_trk_g3_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 522)  (263 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 522)  (264 522)  routing T_5_32.lc_trk_g3_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 522)  (266 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 522)  (270 522)  LC_5 Logic Functioning bit
 (41 10)  (275 522)  (275 522)  LC_5 Logic Functioning bit
 (44 10)  (278 522)  (278 522)  LC_5 Logic Functioning bit
 (22 11)  (256 523)  (256 523)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (259 523)  (259 523)  routing T_5_32.bnl_op_6 <X> T_5_32.lc_trk_g2_6
 (26 11)  (260 523)  (260 523)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 523)  (261 523)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 523)  (262 523)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 523)  (263 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (39 11)  (273 523)  (273 523)  LC_5 Logic Functioning bit
 (42 11)  (276 523)  (276 523)  LC_5 Logic Functioning bit
 (52 11)  (286 523)  (286 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (260 524)  (260 524)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 524)  (262 524)  routing T_5_32.lc_trk_g2_5 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 524)  (263 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 524)  (264 524)  routing T_5_32.lc_trk_g2_5 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 524)  (266 524)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 524)  (270 524)  LC_6 Logic Functioning bit
 (41 12)  (275 524)  (275 524)  LC_6 Logic Functioning bit
 (26 13)  (260 525)  (260 525)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 525)  (262 525)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 525)  (263 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (39 13)  (273 525)  (273 525)  LC_6 Logic Functioning bit
 (42 13)  (276 525)  (276 525)  LC_6 Logic Functioning bit
 (48 13)  (282 525)  (282 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (250 526)  (250 526)  routing T_5_32.sp12_v_t_10 <X> T_5_32.lc_trk_g3_5
 (17 14)  (251 526)  (251 526)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (255 526)  (255 526)  routing T_5_32.bnl_op_7 <X> T_5_32.lc_trk_g3_7
 (22 14)  (256 526)  (256 526)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (259 526)  (259 526)  routing T_5_32.bnl_op_6 <X> T_5_32.lc_trk_g3_6
 (21 15)  (255 527)  (255 527)  routing T_5_32.bnl_op_7 <X> T_5_32.lc_trk_g3_7
 (22 15)  (256 527)  (256 527)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (259 527)  (259 527)  routing T_5_32.bnl_op_6 <X> T_5_32.lc_trk_g3_6


LogicTile_6_32

 (13 0)  (301 512)  (301 512)  routing T_6_32.sp4_h_l_39 <X> T_6_32.sp4_v_b_2
 (21 0)  (309 512)  (309 512)  routing T_6_32.bnr_op_3 <X> T_6_32.lc_trk_g0_3
 (22 0)  (310 512)  (310 512)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (315 512)  (315 512)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 512)  (316 512)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 512)  (317 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 512)  (318 512)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 512)  (319 512)  routing T_6_32.lc_trk_g0_7 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 512)  (320 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 512)  (324 512)  LC_0 Logic Functioning bit
 (38 0)  (326 512)  (326 512)  LC_0 Logic Functioning bit
 (39 0)  (327 512)  (327 512)  LC_0 Logic Functioning bit
 (41 0)  (329 512)  (329 512)  LC_0 Logic Functioning bit
 (43 0)  (331 512)  (331 512)  LC_0 Logic Functioning bit
 (12 1)  (300 513)  (300 513)  routing T_6_32.sp4_h_l_39 <X> T_6_32.sp4_v_b_2
 (21 1)  (309 513)  (309 513)  routing T_6_32.bnr_op_3 <X> T_6_32.lc_trk_g0_3
 (22 1)  (310 513)  (310 513)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (312 513)  (312 513)  routing T_6_32.bot_op_2 <X> T_6_32.lc_trk_g0_2
 (26 1)  (314 513)  (314 513)  routing T_6_32.lc_trk_g0_2 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 513)  (317 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 513)  (318 513)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 513)  (319 513)  routing T_6_32.lc_trk_g0_7 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 513)  (320 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 513)  (321 513)  routing T_6_32.lc_trk_g2_0 <X> T_6_32.input_2_0
 (37 1)  (325 513)  (325 513)  LC_0 Logic Functioning bit
 (38 1)  (326 513)  (326 513)  LC_0 Logic Functioning bit
 (39 1)  (327 513)  (327 513)  LC_0 Logic Functioning bit
 (41 1)  (329 513)  (329 513)  LC_0 Logic Functioning bit
 (42 1)  (330 513)  (330 513)  LC_0 Logic Functioning bit
 (0 2)  (288 514)  (288 514)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (2 2)  (290 514)  (290 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 514)  (302 514)  routing T_6_32.sp4_v_t_1 <X> T_6_32.lc_trk_g0_4
 (21 2)  (309 514)  (309 514)  routing T_6_32.bnr_op_7 <X> T_6_32.lc_trk_g0_7
 (22 2)  (310 514)  (310 514)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (316 514)  (316 514)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 514)  (317 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 514)  (318 514)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 514)  (319 514)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 514)  (320 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 514)  (322 514)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 514)  (324 514)  LC_1 Logic Functioning bit
 (37 2)  (325 514)  (325 514)  LC_1 Logic Functioning bit
 (38 2)  (326 514)  (326 514)  LC_1 Logic Functioning bit
 (41 2)  (329 514)  (329 514)  LC_1 Logic Functioning bit
 (42 2)  (330 514)  (330 514)  LC_1 Logic Functioning bit
 (43 2)  (331 514)  (331 514)  LC_1 Logic Functioning bit
 (0 3)  (288 515)  (288 515)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (14 3)  (302 515)  (302 515)  routing T_6_32.sp4_v_t_1 <X> T_6_32.lc_trk_g0_4
 (16 3)  (304 515)  (304 515)  routing T_6_32.sp4_v_t_1 <X> T_6_32.lc_trk_g0_4
 (17 3)  (305 515)  (305 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (309 515)  (309 515)  routing T_6_32.bnr_op_7 <X> T_6_32.lc_trk_g0_7
 (26 3)  (314 515)  (314 515)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 515)  (316 515)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 515)  (317 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 515)  (318 515)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 515)  (319 515)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 515)  (320 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (321 515)  (321 515)  routing T_6_32.lc_trk_g2_1 <X> T_6_32.input_2_1
 (36 3)  (324 515)  (324 515)  LC_1 Logic Functioning bit
 (37 3)  (325 515)  (325 515)  LC_1 Logic Functioning bit
 (38 3)  (326 515)  (326 515)  LC_1 Logic Functioning bit
 (39 3)  (327 515)  (327 515)  LC_1 Logic Functioning bit
 (41 3)  (329 515)  (329 515)  LC_1 Logic Functioning bit
 (42 3)  (330 515)  (330 515)  LC_1 Logic Functioning bit
 (43 3)  (331 515)  (331 515)  LC_1 Logic Functioning bit
 (14 4)  (302 516)  (302 516)  routing T_6_32.wire_logic_cluster/lc_0/out <X> T_6_32.lc_trk_g1_0
 (26 4)  (314 516)  (314 516)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 516)  (316 516)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 516)  (317 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 516)  (320 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 516)  (322 516)  routing T_6_32.lc_trk_g1_0 <X> T_6_32.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 516)  (326 516)  LC_2 Logic Functioning bit
 (39 4)  (327 516)  (327 516)  LC_2 Logic Functioning bit
 (40 4)  (328 516)  (328 516)  LC_2 Logic Functioning bit
 (50 4)  (338 516)  (338 516)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (305 517)  (305 517)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (316 517)  (316 517)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 517)  (317 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 517)  (318 517)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (38 5)  (326 517)  (326 517)  LC_2 Logic Functioning bit
 (39 5)  (327 517)  (327 517)  LC_2 Logic Functioning bit
 (40 5)  (328 517)  (328 517)  LC_2 Logic Functioning bit
 (41 5)  (329 517)  (329 517)  LC_2 Logic Functioning bit
 (14 6)  (302 518)  (302 518)  routing T_6_32.sp4_h_l_1 <X> T_6_32.lc_trk_g1_4
 (17 6)  (305 518)  (305 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 518)  (306 518)  routing T_6_32.wire_logic_cluster/lc_5/out <X> T_6_32.lc_trk_g1_5
 (21 6)  (309 518)  (309 518)  routing T_6_32.wire_logic_cluster/lc_7/out <X> T_6_32.lc_trk_g1_7
 (22 6)  (310 518)  (310 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (319 518)  (319 518)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 518)  (320 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 518)  (321 518)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 518)  (322 518)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 518)  (325 518)  LC_3 Logic Functioning bit
 (38 6)  (326 518)  (326 518)  LC_3 Logic Functioning bit
 (41 6)  (329 518)  (329 518)  LC_3 Logic Functioning bit
 (45 6)  (333 518)  (333 518)  LC_3 Logic Functioning bit
 (46 6)  (334 518)  (334 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (338 518)  (338 518)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (340 518)  (340 518)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (341 518)  (341 518)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (303 519)  (303 519)  routing T_6_32.sp4_h_l_1 <X> T_6_32.lc_trk_g1_4
 (16 7)  (304 519)  (304 519)  routing T_6_32.sp4_h_l_1 <X> T_6_32.lc_trk_g1_4
 (17 7)  (305 519)  (305 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (310 519)  (310 519)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (312 519)  (312 519)  routing T_6_32.bot_op_6 <X> T_6_32.lc_trk_g1_6
 (26 7)  (314 519)  (314 519)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 519)  (316 519)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 519)  (317 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 519)  (319 519)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 519)  (324 519)  LC_3 Logic Functioning bit
 (39 7)  (327 519)  (327 519)  LC_3 Logic Functioning bit
 (40 7)  (328 519)  (328 519)  LC_3 Logic Functioning bit
 (47 7)  (335 519)  (335 519)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (336 519)  (336 519)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (302 520)  (302 520)  routing T_6_32.rgt_op_0 <X> T_6_32.lc_trk_g2_0
 (17 8)  (305 520)  (305 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (309 520)  (309 520)  routing T_6_32.wire_logic_cluster/lc_3/out <X> T_6_32.lc_trk_g2_3
 (22 8)  (310 520)  (310 520)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (314 520)  (314 520)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (32 8)  (320 520)  (320 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 520)  (321 520)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 520)  (324 520)  LC_4 Logic Functioning bit
 (37 8)  (325 520)  (325 520)  LC_4 Logic Functioning bit
 (38 8)  (326 520)  (326 520)  LC_4 Logic Functioning bit
 (39 8)  (327 520)  (327 520)  LC_4 Logic Functioning bit
 (41 8)  (329 520)  (329 520)  LC_4 Logic Functioning bit
 (43 8)  (331 520)  (331 520)  LC_4 Logic Functioning bit
 (15 9)  (303 521)  (303 521)  routing T_6_32.rgt_op_0 <X> T_6_32.lc_trk_g2_0
 (17 9)  (305 521)  (305 521)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (306 521)  (306 521)  routing T_6_32.sp4_r_v_b_33 <X> T_6_32.lc_trk_g2_1
 (26 9)  (314 521)  (314 521)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 521)  (316 521)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 521)  (317 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 521)  (319 521)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 521)  (324 521)  LC_4 Logic Functioning bit
 (37 9)  (325 521)  (325 521)  LC_4 Logic Functioning bit
 (38 9)  (326 521)  (326 521)  LC_4 Logic Functioning bit
 (39 9)  (327 521)  (327 521)  LC_4 Logic Functioning bit
 (40 9)  (328 521)  (328 521)  LC_4 Logic Functioning bit
 (42 9)  (330 521)  (330 521)  LC_4 Logic Functioning bit
 (25 10)  (313 522)  (313 522)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (27 10)  (315 522)  (315 522)  routing T_6_32.lc_trk_g1_5 <X> T_6_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 522)  (317 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 522)  (318 522)  routing T_6_32.lc_trk_g1_5 <X> T_6_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 522)  (320 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 522)  (321 522)  routing T_6_32.lc_trk_g2_0 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 522)  (323 522)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.input_2_5
 (37 10)  (325 522)  (325 522)  LC_5 Logic Functioning bit
 (38 10)  (326 522)  (326 522)  LC_5 Logic Functioning bit
 (41 10)  (329 522)  (329 522)  LC_5 Logic Functioning bit
 (45 10)  (333 522)  (333 522)  LC_5 Logic Functioning bit
 (46 10)  (334 522)  (334 522)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (302 523)  (302 523)  routing T_6_32.sp4_r_v_b_36 <X> T_6_32.lc_trk_g2_4
 (17 11)  (305 523)  (305 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (310 523)  (310 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 523)  (311 523)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (24 11)  (312 523)  (312 523)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (25 11)  (313 523)  (313 523)  routing T_6_32.sp4_h_r_46 <X> T_6_32.lc_trk_g2_6
 (26 11)  (314 523)  (314 523)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 523)  (316 523)  routing T_6_32.lc_trk_g2_3 <X> T_6_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 523)  (317 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 523)  (320 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (322 523)  (322 523)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.input_2_5
 (36 11)  (324 523)  (324 523)  LC_5 Logic Functioning bit
 (38 11)  (326 523)  (326 523)  LC_5 Logic Functioning bit
 (41 11)  (329 523)  (329 523)  LC_5 Logic Functioning bit
 (26 12)  (314 524)  (314 524)  routing T_6_32.lc_trk_g0_4 <X> T_6_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 524)  (315 524)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 524)  (317 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 524)  (318 524)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 524)  (320 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (323 524)  (323 524)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.input_2_6
 (36 12)  (324 524)  (324 524)  LC_6 Logic Functioning bit
 (37 12)  (325 524)  (325 524)  LC_6 Logic Functioning bit
 (40 12)  (328 524)  (328 524)  LC_6 Logic Functioning bit
 (42 12)  (330 524)  (330 524)  LC_6 Logic Functioning bit
 (43 12)  (331 524)  (331 524)  LC_6 Logic Functioning bit
 (52 12)  (340 524)  (340 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (317 525)  (317 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 525)  (318 525)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 525)  (319 525)  routing T_6_32.lc_trk_g0_3 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 525)  (320 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (321 525)  (321 525)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.input_2_6
 (34 13)  (322 525)  (322 525)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.input_2_6
 (36 13)  (324 525)  (324 525)  LC_6 Logic Functioning bit
 (37 13)  (325 525)  (325 525)  LC_6 Logic Functioning bit
 (40 13)  (328 525)  (328 525)  LC_6 Logic Functioning bit
 (41 13)  (329 525)  (329 525)  LC_6 Logic Functioning bit
 (42 13)  (330 525)  (330 525)  LC_6 Logic Functioning bit
 (43 13)  (331 525)  (331 525)  LC_6 Logic Functioning bit
 (15 14)  (303 526)  (303 526)  routing T_6_32.sp12_v_t_2 <X> T_6_32.lc_trk_g3_5
 (17 14)  (305 526)  (305 526)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (306 526)  (306 526)  routing T_6_32.sp12_v_t_2 <X> T_6_32.lc_trk_g3_5
 (22 14)  (310 526)  (310 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (311 526)  (311 526)  routing T_6_32.sp4_h_r_31 <X> T_6_32.lc_trk_g3_7
 (24 14)  (312 526)  (312 526)  routing T_6_32.sp4_h_r_31 <X> T_6_32.lc_trk_g3_7
 (25 14)  (313 526)  (313 526)  routing T_6_32.wire_logic_cluster/lc_6/out <X> T_6_32.lc_trk_g3_6
 (26 14)  (314 526)  (314 526)  routing T_6_32.lc_trk_g0_7 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 526)  (316 526)  routing T_6_32.lc_trk_g2_0 <X> T_6_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 526)  (317 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 526)  (320 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 526)  (324 526)  LC_7 Logic Functioning bit
 (37 14)  (325 526)  (325 526)  LC_7 Logic Functioning bit
 (38 14)  (326 526)  (326 526)  LC_7 Logic Functioning bit
 (42 14)  (330 526)  (330 526)  LC_7 Logic Functioning bit
 (50 14)  (338 526)  (338 526)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (306 527)  (306 527)  routing T_6_32.sp12_v_t_2 <X> T_6_32.lc_trk_g3_5
 (21 15)  (309 527)  (309 527)  routing T_6_32.sp4_h_r_31 <X> T_6_32.lc_trk_g3_7
 (22 15)  (310 527)  (310 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 527)  (314 527)  routing T_6_32.lc_trk_g0_7 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 527)  (317 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 527)  (319 527)  routing T_6_32.lc_trk_g0_2 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 527)  (324 527)  LC_7 Logic Functioning bit
 (38 15)  (326 527)  (326 527)  LC_7 Logic Functioning bit


LogicTile_7_32

 (14 0)  (356 512)  (356 512)  routing T_7_32.wire_logic_cluster/lc_0/out <X> T_7_32.lc_trk_g0_0
 (22 0)  (364 512)  (364 512)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (366 512)  (366 512)  routing T_7_32.bot_op_3 <X> T_7_32.lc_trk_g0_3
 (26 0)  (368 512)  (368 512)  routing T_7_32.lc_trk_g0_6 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 512)  (370 512)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 512)  (371 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 512)  (373 512)  routing T_7_32.lc_trk_g2_5 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 512)  (374 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 512)  (375 512)  routing T_7_32.lc_trk_g2_5 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 512)  (378 512)  LC_0 Logic Functioning bit
 (40 0)  (382 512)  (382 512)  LC_0 Logic Functioning bit
 (42 0)  (384 512)  (384 512)  LC_0 Logic Functioning bit
 (43 0)  (385 512)  (385 512)  LC_0 Logic Functioning bit
 (45 0)  (387 512)  (387 512)  LC_0 Logic Functioning bit
 (47 0)  (389 512)  (389 512)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (390 512)  (390 512)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (359 513)  (359 513)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (368 513)  (368 513)  routing T_7_32.lc_trk_g0_6 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 513)  (371 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 513)  (372 513)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 513)  (374 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (379 513)  (379 513)  LC_0 Logic Functioning bit
 (39 1)  (381 513)  (381 513)  LC_0 Logic Functioning bit
 (40 1)  (382 513)  (382 513)  LC_0 Logic Functioning bit
 (42 1)  (384 513)  (384 513)  LC_0 Logic Functioning bit
 (43 1)  (385 513)  (385 513)  LC_0 Logic Functioning bit
 (48 1)  (390 513)  (390 513)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (395 513)  (395 513)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 514)  (342 514)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (2 2)  (344 514)  (344 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (358 514)  (358 514)  routing T_7_32.sp4_v_b_13 <X> T_7_32.lc_trk_g0_5
 (17 2)  (359 514)  (359 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 514)  (360 514)  routing T_7_32.sp4_v_b_13 <X> T_7_32.lc_trk_g0_5
 (21 2)  (363 514)  (363 514)  routing T_7_32.lft_op_7 <X> T_7_32.lc_trk_g0_7
 (22 2)  (364 514)  (364 514)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 514)  (366 514)  routing T_7_32.lft_op_7 <X> T_7_32.lc_trk_g0_7
 (27 2)  (369 514)  (369 514)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 514)  (371 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 514)  (372 514)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 514)  (373 514)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 514)  (374 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 514)  (375 514)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 514)  (378 514)  LC_1 Logic Functioning bit
 (38 2)  (380 514)  (380 514)  LC_1 Logic Functioning bit
 (41 2)  (383 514)  (383 514)  LC_1 Logic Functioning bit
 (43 2)  (385 514)  (385 514)  LC_1 Logic Functioning bit
 (0 3)  (342 515)  (342 515)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (18 3)  (360 515)  (360 515)  routing T_7_32.sp4_v_b_13 <X> T_7_32.lc_trk_g0_5
 (22 3)  (364 515)  (364 515)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (365 515)  (365 515)  routing T_7_32.sp12_h_r_14 <X> T_7_32.lc_trk_g0_6
 (26 3)  (368 515)  (368 515)  routing T_7_32.lc_trk_g0_3 <X> T_7_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 515)  (371 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 515)  (373 515)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 515)  (378 515)  LC_1 Logic Functioning bit
 (37 3)  (379 515)  (379 515)  LC_1 Logic Functioning bit
 (38 3)  (380 515)  (380 515)  LC_1 Logic Functioning bit
 (39 3)  (381 515)  (381 515)  LC_1 Logic Functioning bit
 (40 3)  (382 515)  (382 515)  LC_1 Logic Functioning bit
 (42 3)  (384 515)  (384 515)  LC_1 Logic Functioning bit
 (15 4)  (357 516)  (357 516)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g1_1
 (16 4)  (358 516)  (358 516)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g1_1
 (17 4)  (359 516)  (359 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (363 516)  (363 516)  routing T_7_32.lft_op_3 <X> T_7_32.lc_trk_g1_3
 (22 4)  (364 516)  (364 516)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 516)  (366 516)  routing T_7_32.lft_op_3 <X> T_7_32.lc_trk_g1_3
 (26 4)  (368 516)  (368 516)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 516)  (369 516)  routing T_7_32.lc_trk_g3_4 <X> T_7_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 516)  (370 516)  routing T_7_32.lc_trk_g3_4 <X> T_7_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 516)  (371 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 516)  (372 516)  routing T_7_32.lc_trk_g3_4 <X> T_7_32.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 516)  (373 516)  routing T_7_32.lc_trk_g0_7 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 516)  (374 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 516)  (378 516)  LC_2 Logic Functioning bit
 (37 4)  (379 516)  (379 516)  LC_2 Logic Functioning bit
 (38 4)  (380 516)  (380 516)  LC_2 Logic Functioning bit
 (39 4)  (381 516)  (381 516)  LC_2 Logic Functioning bit
 (50 4)  (392 516)  (392 516)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (347 517)  (347 517)  routing T_7_32.sp4_h_r_3 <X> T_7_32.sp4_v_b_3
 (28 5)  (370 517)  (370 517)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 517)  (371 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 517)  (373 517)  routing T_7_32.lc_trk_g0_7 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 517)  (378 517)  LC_2 Logic Functioning bit
 (37 5)  (379 517)  (379 517)  LC_2 Logic Functioning bit
 (38 5)  (380 517)  (380 517)  LC_2 Logic Functioning bit
 (39 5)  (381 517)  (381 517)  LC_2 Logic Functioning bit
 (42 5)  (384 517)  (384 517)  LC_2 Logic Functioning bit
 (16 6)  (358 518)  (358 518)  routing T_7_32.sp4_v_b_13 <X> T_7_32.lc_trk_g1_5
 (17 6)  (359 518)  (359 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (360 518)  (360 518)  routing T_7_32.sp4_v_b_13 <X> T_7_32.lc_trk_g1_5
 (22 6)  (364 518)  (364 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (365 518)  (365 518)  routing T_7_32.sp4_h_r_7 <X> T_7_32.lc_trk_g1_7
 (24 6)  (366 518)  (366 518)  routing T_7_32.sp4_h_r_7 <X> T_7_32.lc_trk_g1_7
 (27 6)  (369 518)  (369 518)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 518)  (371 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 518)  (373 518)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 518)  (374 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 518)  (376 518)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 518)  (378 518)  LC_3 Logic Functioning bit
 (37 6)  (379 518)  (379 518)  LC_3 Logic Functioning bit
 (38 6)  (380 518)  (380 518)  LC_3 Logic Functioning bit
 (39 6)  (381 518)  (381 518)  LC_3 Logic Functioning bit
 (40 6)  (382 518)  (382 518)  LC_3 Logic Functioning bit
 (42 6)  (384 518)  (384 518)  LC_3 Logic Functioning bit
 (43 6)  (385 518)  (385 518)  LC_3 Logic Functioning bit
 (50 6)  (392 518)  (392 518)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (360 519)  (360 519)  routing T_7_32.sp4_v_b_13 <X> T_7_32.lc_trk_g1_5
 (21 7)  (363 519)  (363 519)  routing T_7_32.sp4_h_r_7 <X> T_7_32.lc_trk_g1_7
 (26 7)  (368 519)  (368 519)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 519)  (369 519)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 519)  (370 519)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 519)  (371 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 519)  (372 519)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 519)  (373 519)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 519)  (378 519)  LC_3 Logic Functioning bit
 (37 7)  (379 519)  (379 519)  LC_3 Logic Functioning bit
 (38 7)  (380 519)  (380 519)  LC_3 Logic Functioning bit
 (39 7)  (381 519)  (381 519)  LC_3 Logic Functioning bit
 (40 7)  (382 519)  (382 519)  LC_3 Logic Functioning bit
 (41 7)  (383 519)  (383 519)  LC_3 Logic Functioning bit
 (42 7)  (384 519)  (384 519)  LC_3 Logic Functioning bit
 (43 7)  (385 519)  (385 519)  LC_3 Logic Functioning bit
 (5 8)  (347 520)  (347 520)  routing T_7_32.sp4_h_l_38 <X> T_7_32.sp4_h_r_6
 (8 8)  (350 520)  (350 520)  routing T_7_32.sp4_h_l_46 <X> T_7_32.sp4_h_r_7
 (10 8)  (352 520)  (352 520)  routing T_7_32.sp4_h_l_46 <X> T_7_32.sp4_h_r_7
 (21 8)  (363 520)  (363 520)  routing T_7_32.wire_logic_cluster/lc_3/out <X> T_7_32.lc_trk_g2_3
 (22 8)  (364 520)  (364 520)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (368 520)  (368 520)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 520)  (371 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 520)  (373 520)  routing T_7_32.lc_trk_g0_7 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 520)  (374 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (382 520)  (382 520)  LC_4 Logic Functioning bit
 (42 8)  (384 520)  (384 520)  LC_4 Logic Functioning bit
 (43 8)  (385 520)  (385 520)  LC_4 Logic Functioning bit
 (4 9)  (346 521)  (346 521)  routing T_7_32.sp4_h_l_38 <X> T_7_32.sp4_h_r_6
 (28 9)  (370 521)  (370 521)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 521)  (371 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 521)  (372 521)  routing T_7_32.lc_trk_g0_3 <X> T_7_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 521)  (373 521)  routing T_7_32.lc_trk_g0_7 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 521)  (374 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (376 521)  (376 521)  routing T_7_32.lc_trk_g1_1 <X> T_7_32.input_2_4
 (40 9)  (382 521)  (382 521)  LC_4 Logic Functioning bit
 (41 9)  (383 521)  (383 521)  LC_4 Logic Functioning bit
 (42 9)  (384 521)  (384 521)  LC_4 Logic Functioning bit
 (43 9)  (385 521)  (385 521)  LC_4 Logic Functioning bit
 (14 10)  (356 522)  (356 522)  routing T_7_32.sp4_v_b_36 <X> T_7_32.lc_trk_g2_4
 (17 10)  (359 522)  (359 522)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 522)  (360 522)  routing T_7_32.wire_logic_cluster/lc_5/out <X> T_7_32.lc_trk_g2_5
 (25 10)  (367 522)  (367 522)  routing T_7_32.bnl_op_6 <X> T_7_32.lc_trk_g2_6
 (27 10)  (369 522)  (369 522)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 522)  (371 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 522)  (374 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 522)  (375 522)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 522)  (376 522)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 522)  (378 522)  LC_5 Logic Functioning bit
 (37 10)  (379 522)  (379 522)  LC_5 Logic Functioning bit
 (39 10)  (381 522)  (381 522)  LC_5 Logic Functioning bit
 (43 10)  (385 522)  (385 522)  LC_5 Logic Functioning bit
 (50 10)  (392 522)  (392 522)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (356 523)  (356 523)  routing T_7_32.sp4_v_b_36 <X> T_7_32.lc_trk_g2_4
 (16 11)  (358 523)  (358 523)  routing T_7_32.sp4_v_b_36 <X> T_7_32.lc_trk_g2_4
 (17 11)  (359 523)  (359 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (364 523)  (364 523)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (367 523)  (367 523)  routing T_7_32.bnl_op_6 <X> T_7_32.lc_trk_g2_6
 (26 11)  (368 523)  (368 523)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 523)  (369 523)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 523)  (370 523)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 523)  (371 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 523)  (372 523)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 523)  (373 523)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 523)  (378 523)  LC_5 Logic Functioning bit
 (43 11)  (385 523)  (385 523)  LC_5 Logic Functioning bit
 (21 12)  (363 524)  (363 524)  routing T_7_32.sp4_h_r_43 <X> T_7_32.lc_trk_g3_3
 (22 12)  (364 524)  (364 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 524)  (365 524)  routing T_7_32.sp4_h_r_43 <X> T_7_32.lc_trk_g3_3
 (24 12)  (366 524)  (366 524)  routing T_7_32.sp4_h_r_43 <X> T_7_32.lc_trk_g3_3
 (25 12)  (367 524)  (367 524)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (26 12)  (368 524)  (368 524)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 524)  (369 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 524)  (370 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 524)  (371 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 524)  (372 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 524)  (374 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 524)  (378 524)  LC_6 Logic Functioning bit
 (37 12)  (379 524)  (379 524)  LC_6 Logic Functioning bit
 (38 12)  (380 524)  (380 524)  LC_6 Logic Functioning bit
 (39 12)  (381 524)  (381 524)  LC_6 Logic Functioning bit
 (41 12)  (383 524)  (383 524)  LC_6 Logic Functioning bit
 (21 13)  (363 525)  (363 525)  routing T_7_32.sp4_h_r_43 <X> T_7_32.lc_trk_g3_3
 (22 13)  (364 525)  (364 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 525)  (365 525)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (24 13)  (366 525)  (366 525)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (25 13)  (367 525)  (367 525)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (27 13)  (369 525)  (369 525)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 525)  (371 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 525)  (372 525)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 525)  (373 525)  routing T_7_32.lc_trk_g0_3 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 525)  (374 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (378 525)  (378 525)  LC_6 Logic Functioning bit
 (37 13)  (379 525)  (379 525)  LC_6 Logic Functioning bit
 (38 13)  (380 525)  (380 525)  LC_6 Logic Functioning bit
 (39 13)  (381 525)  (381 525)  LC_6 Logic Functioning bit
 (14 14)  (356 526)  (356 526)  routing T_7_32.sp4_v_t_17 <X> T_7_32.lc_trk_g3_4
 (25 14)  (367 526)  (367 526)  routing T_7_32.bnl_op_6 <X> T_7_32.lc_trk_g3_6
 (27 14)  (369 526)  (369 526)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 526)  (371 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 526)  (373 526)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 526)  (374 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 526)  (375 526)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 526)  (377 526)  routing T_7_32.lc_trk_g0_5 <X> T_7_32.input_2_7
 (48 14)  (390 526)  (390 526)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (16 15)  (358 527)  (358 527)  routing T_7_32.sp4_v_t_17 <X> T_7_32.lc_trk_g3_4
 (17 15)  (359 527)  (359 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (364 527)  (364 527)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (367 527)  (367 527)  routing T_7_32.bnl_op_6 <X> T_7_32.lc_trk_g3_6
 (26 15)  (368 527)  (368 527)  routing T_7_32.lc_trk_g0_3 <X> T_7_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 527)  (371 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 527)  (372 527)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 527)  (373 527)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 527)  (374 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (380 527)  (380 527)  LC_7 Logic Functioning bit
 (41 15)  (383 527)  (383 527)  LC_7 Logic Functioning bit
 (43 15)  (385 527)  (385 527)  LC_7 Logic Functioning bit


RAM_Tile_8_32

 (11 1)  (407 513)  (407 513)  routing T_8_32.sp4_h_l_39 <X> T_8_32.sp4_h_r_2
 (5 8)  (401 520)  (401 520)  routing T_8_32.sp4_v_b_6 <X> T_8_32.sp4_h_r_6
 (6 9)  (402 521)  (402 521)  routing T_8_32.sp4_v_b_6 <X> T_8_32.sp4_h_r_6
 (10 10)  (406 522)  (406 522)  routing T_8_32.sp4_v_b_2 <X> T_8_32.sp4_h_l_42
 (9 12)  (405 524)  (405 524)  routing T_8_32.sp4_h_l_42 <X> T_8_32.sp4_h_r_10
 (10 12)  (406 524)  (406 524)  routing T_8_32.sp4_h_l_42 <X> T_8_32.sp4_h_r_10
 (19 15)  (415 527)  (415 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_32

 (22 0)  (460 512)  (460 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (466 512)  (466 512)  routing T_9_32.lc_trk_g2_5 <X> T_9_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 512)  (467 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 512)  (468 512)  routing T_9_32.lc_trk_g2_5 <X> T_9_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 512)  (470 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 512)  (471 512)  routing T_9_32.lc_trk_g3_0 <X> T_9_32.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 512)  (472 512)  routing T_9_32.lc_trk_g3_0 <X> T_9_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 512)  (473 512)  routing T_9_32.lc_trk_g0_4 <X> T_9_32.input_2_0
 (37 0)  (475 512)  (475 512)  LC_0 Logic Functioning bit
 (41 0)  (479 512)  (479 512)  LC_0 Logic Functioning bit
 (43 0)  (481 512)  (481 512)  LC_0 Logic Functioning bit
 (28 1)  (466 513)  (466 513)  routing T_9_32.lc_trk_g2_0 <X> T_9_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 513)  (467 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 513)  (470 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (474 513)  (474 513)  LC_0 Logic Functioning bit
 (41 1)  (479 513)  (479 513)  LC_0 Logic Functioning bit
 (43 1)  (481 513)  (481 513)  LC_0 Logic Functioning bit
 (0 2)  (438 514)  (438 514)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (2 2)  (440 514)  (440 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (447 514)  (447 514)  routing T_9_32.sp4_h_r_10 <X> T_9_32.sp4_h_l_36
 (10 2)  (448 514)  (448 514)  routing T_9_32.sp4_h_r_10 <X> T_9_32.sp4_h_l_36
 (26 2)  (464 514)  (464 514)  routing T_9_32.lc_trk_g3_4 <X> T_9_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 514)  (465 514)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 514)  (466 514)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 514)  (467 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 514)  (468 514)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 514)  (470 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 514)  (471 514)  routing T_9_32.lc_trk_g3_1 <X> T_9_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 514)  (472 514)  routing T_9_32.lc_trk_g3_1 <X> T_9_32.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 514)  (475 514)  LC_1 Logic Functioning bit
 (39 2)  (477 514)  (477 514)  LC_1 Logic Functioning bit
 (45 2)  (483 514)  (483 514)  LC_1 Logic Functioning bit
 (48 2)  (486 514)  (486 514)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (488 514)  (488 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 515)  (438 515)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (15 3)  (453 515)  (453 515)  routing T_9_32.bot_op_4 <X> T_9_32.lc_trk_g0_4
 (17 3)  (455 515)  (455 515)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (465 515)  (465 515)  routing T_9_32.lc_trk_g3_4 <X> T_9_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 515)  (466 515)  routing T_9_32.lc_trk_g3_4 <X> T_9_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 515)  (467 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 515)  (474 515)  LC_1 Logic Functioning bit
 (37 3)  (475 515)  (475 515)  LC_1 Logic Functioning bit
 (39 3)  (477 515)  (477 515)  LC_1 Logic Functioning bit
 (43 3)  (481 515)  (481 515)  LC_1 Logic Functioning bit
 (21 4)  (459 516)  (459 516)  routing T_9_32.sp4_h_r_19 <X> T_9_32.lc_trk_g1_3
 (22 4)  (460 516)  (460 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 516)  (461 516)  routing T_9_32.sp4_h_r_19 <X> T_9_32.lc_trk_g1_3
 (24 4)  (462 516)  (462 516)  routing T_9_32.sp4_h_r_19 <X> T_9_32.lc_trk_g1_3
 (21 5)  (459 517)  (459 517)  routing T_9_32.sp4_h_r_19 <X> T_9_32.lc_trk_g1_3
 (21 6)  (459 518)  (459 518)  routing T_9_32.sp12_h_l_4 <X> T_9_32.lc_trk_g1_7
 (22 6)  (460 518)  (460 518)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 518)  (462 518)  routing T_9_32.sp12_h_l_4 <X> T_9_32.lc_trk_g1_7
 (21 7)  (459 519)  (459 519)  routing T_9_32.sp12_h_l_4 <X> T_9_32.lc_trk_g1_7
 (8 8)  (446 520)  (446 520)  routing T_9_32.sp4_h_l_46 <X> T_9_32.sp4_h_r_7
 (10 8)  (448 520)  (448 520)  routing T_9_32.sp4_h_l_46 <X> T_9_32.sp4_h_r_7
 (14 8)  (452 520)  (452 520)  routing T_9_32.sp4_v_b_24 <X> T_9_32.lc_trk_g2_0
 (31 8)  (469 520)  (469 520)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 520)  (470 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 520)  (471 520)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 520)  (472 520)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 520)  (474 520)  LC_4 Logic Functioning bit
 (37 8)  (475 520)  (475 520)  LC_4 Logic Functioning bit
 (38 8)  (476 520)  (476 520)  LC_4 Logic Functioning bit
 (39 8)  (477 520)  (477 520)  LC_4 Logic Functioning bit
 (40 8)  (478 520)  (478 520)  LC_4 Logic Functioning bit
 (42 8)  (480 520)  (480 520)  LC_4 Logic Functioning bit
 (16 9)  (454 521)  (454 521)  routing T_9_32.sp4_v_b_24 <X> T_9_32.lc_trk_g2_0
 (17 9)  (455 521)  (455 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (464 521)  (464 521)  routing T_9_32.lc_trk_g1_3 <X> T_9_32.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 521)  (465 521)  routing T_9_32.lc_trk_g1_3 <X> T_9_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 521)  (467 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 521)  (469 521)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 521)  (474 521)  LC_4 Logic Functioning bit
 (37 9)  (475 521)  (475 521)  LC_4 Logic Functioning bit
 (38 9)  (476 521)  (476 521)  LC_4 Logic Functioning bit
 (39 9)  (477 521)  (477 521)  LC_4 Logic Functioning bit
 (41 9)  (479 521)  (479 521)  LC_4 Logic Functioning bit
 (43 9)  (481 521)  (481 521)  LC_4 Logic Functioning bit
 (17 10)  (455 522)  (455 522)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 522)  (456 522)  routing T_9_32.wire_logic_cluster/lc_5/out <X> T_9_32.lc_trk_g2_5
 (28 10)  (466 522)  (466 522)  routing T_9_32.lc_trk_g2_6 <X> T_9_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 522)  (467 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 522)  (468 522)  routing T_9_32.lc_trk_g2_6 <X> T_9_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 522)  (470 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 522)  (471 522)  routing T_9_32.lc_trk_g2_0 <X> T_9_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 522)  (474 522)  LC_5 Logic Functioning bit
 (38 10)  (476 522)  (476 522)  LC_5 Logic Functioning bit
 (41 10)  (479 522)  (479 522)  LC_5 Logic Functioning bit
 (42 10)  (480 522)  (480 522)  LC_5 Logic Functioning bit
 (43 10)  (481 522)  (481 522)  LC_5 Logic Functioning bit
 (50 10)  (488 522)  (488 522)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 523)  (460 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 523)  (464 523)  routing T_9_32.lc_trk_g0_3 <X> T_9_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 523)  (467 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 523)  (468 523)  routing T_9_32.lc_trk_g2_6 <X> T_9_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 523)  (474 523)  LC_5 Logic Functioning bit
 (38 11)  (476 523)  (476 523)  LC_5 Logic Functioning bit
 (42 11)  (480 523)  (480 523)  LC_5 Logic Functioning bit
 (17 12)  (455 524)  (455 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 524)  (456 524)  routing T_9_32.wire_logic_cluster/lc_1/out <X> T_9_32.lc_trk_g3_1
 (15 13)  (453 525)  (453 525)  routing T_9_32.sp4_v_t_29 <X> T_9_32.lc_trk_g3_0
 (16 13)  (454 525)  (454 525)  routing T_9_32.sp4_v_t_29 <X> T_9_32.lc_trk_g3_0
 (17 13)  (455 525)  (455 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (15 14)  (453 526)  (453 526)  routing T_9_32.sp4_v_t_32 <X> T_9_32.lc_trk_g3_5
 (16 14)  (454 526)  (454 526)  routing T_9_32.sp4_v_t_32 <X> T_9_32.lc_trk_g3_5
 (17 14)  (455 526)  (455 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (463 526)  (463 526)  routing T_9_32.rgt_op_6 <X> T_9_32.lc_trk_g3_6
 (27 14)  (465 526)  (465 526)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 526)  (467 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 526)  (468 526)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 526)  (470 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 526)  (472 526)  routing T_9_32.lc_trk_g1_3 <X> T_9_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 526)  (474 526)  LC_7 Logic Functioning bit
 (38 14)  (476 526)  (476 526)  LC_7 Logic Functioning bit
 (14 15)  (452 527)  (452 527)  routing T_9_32.sp4_r_v_b_44 <X> T_9_32.lc_trk_g3_4
 (17 15)  (455 527)  (455 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (460 527)  (460 527)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 527)  (462 527)  routing T_9_32.rgt_op_6 <X> T_9_32.lc_trk_g3_6
 (30 15)  (468 527)  (468 527)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 527)  (469 527)  routing T_9_32.lc_trk_g1_3 <X> T_9_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 527)  (474 527)  LC_7 Logic Functioning bit
 (38 15)  (476 527)  (476 527)  LC_7 Logic Functioning bit
 (51 15)  (489 527)  (489 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_32

 (25 0)  (517 512)  (517 512)  routing T_10_32.sp4_h_l_7 <X> T_10_32.lc_trk_g0_2
 (26 0)  (518 512)  (518 512)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 512)  (519 512)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 512)  (521 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 512)  (522 512)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 512)  (524 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 512)  (525 512)  routing T_10_32.lc_trk_g2_3 <X> T_10_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 512)  (528 512)  LC_0 Logic Functioning bit
 (41 0)  (533 512)  (533 512)  LC_0 Logic Functioning bit
 (15 1)  (507 513)  (507 513)  routing T_10_32.bot_op_0 <X> T_10_32.lc_trk_g0_0
 (17 1)  (509 513)  (509 513)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 513)  (514 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 513)  (515 513)  routing T_10_32.sp4_h_l_7 <X> T_10_32.lc_trk_g0_2
 (24 1)  (516 513)  (516 513)  routing T_10_32.sp4_h_l_7 <X> T_10_32.lc_trk_g0_2
 (25 1)  (517 513)  (517 513)  routing T_10_32.sp4_h_l_7 <X> T_10_32.lc_trk_g0_2
 (26 1)  (518 513)  (518 513)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 513)  (519 513)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 513)  (521 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 513)  (522 513)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 513)  (523 513)  routing T_10_32.lc_trk_g2_3 <X> T_10_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 513)  (524 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (525 513)  (525 513)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.input_2_0
 (34 1)  (526 513)  (526 513)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.input_2_0
 (35 1)  (527 513)  (527 513)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.input_2_0
 (39 1)  (531 513)  (531 513)  LC_0 Logic Functioning bit
 (42 1)  (534 513)  (534 513)  LC_0 Logic Functioning bit
 (0 2)  (492 514)  (492 514)  routing T_10_32.glb_netwk_3 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (2 2)  (494 514)  (494 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (509 514)  (509 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (513 514)  (513 514)  routing T_10_32.sp4_h_l_10 <X> T_10_32.lc_trk_g0_7
 (22 2)  (514 514)  (514 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 514)  (515 514)  routing T_10_32.sp4_h_l_10 <X> T_10_32.lc_trk_g0_7
 (24 2)  (516 514)  (516 514)  routing T_10_32.sp4_h_l_10 <X> T_10_32.lc_trk_g0_7
 (0 3)  (492 515)  (492 515)  routing T_10_32.glb_netwk_3 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (18 3)  (510 515)  (510 515)  routing T_10_32.sp4_r_v_b_29 <X> T_10_32.lc_trk_g0_5
 (21 3)  (513 515)  (513 515)  routing T_10_32.sp4_h_l_10 <X> T_10_32.lc_trk_g0_7
 (26 4)  (518 516)  (518 516)  routing T_10_32.lc_trk_g3_5 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 516)  (519 516)  routing T_10_32.lc_trk_g3_4 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 516)  (520 516)  routing T_10_32.lc_trk_g3_4 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 516)  (521 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 516)  (522 516)  routing T_10_32.lc_trk_g3_4 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 516)  (524 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 516)  (525 516)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 516)  (526 516)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 516)  (528 516)  LC_2 Logic Functioning bit
 (38 4)  (530 516)  (530 516)  LC_2 Logic Functioning bit
 (42 4)  (534 516)  (534 516)  LC_2 Logic Functioning bit
 (27 5)  (519 517)  (519 517)  routing T_10_32.lc_trk_g3_5 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 517)  (520 517)  routing T_10_32.lc_trk_g3_5 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 517)  (521 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 517)  (523 517)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 517)  (524 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (528 517)  (528 517)  LC_2 Logic Functioning bit
 (37 5)  (529 517)  (529 517)  LC_2 Logic Functioning bit
 (38 5)  (530 517)  (530 517)  LC_2 Logic Functioning bit
 (39 5)  (531 517)  (531 517)  LC_2 Logic Functioning bit
 (43 5)  (535 517)  (535 517)  LC_2 Logic Functioning bit
 (48 5)  (540 517)  (540 517)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (514 518)  (514 518)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (515 518)  (515 518)  routing T_10_32.sp12_h_l_12 <X> T_10_32.lc_trk_g1_7
 (25 6)  (517 518)  (517 518)  routing T_10_32.sp4_h_r_14 <X> T_10_32.lc_trk_g1_6
 (22 7)  (514 519)  (514 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 519)  (515 519)  routing T_10_32.sp4_h_r_14 <X> T_10_32.lc_trk_g1_6
 (24 7)  (516 519)  (516 519)  routing T_10_32.sp4_h_r_14 <X> T_10_32.lc_trk_g1_6
 (5 8)  (497 520)  (497 520)  routing T_10_32.sp4_v_b_0 <X> T_10_32.sp4_h_r_6
 (22 8)  (514 520)  (514 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (521 520)  (521 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 520)  (522 520)  routing T_10_32.lc_trk_g0_5 <X> T_10_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 520)  (523 520)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 520)  (524 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 520)  (525 520)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 520)  (528 520)  LC_4 Logic Functioning bit
 (38 8)  (530 520)  (530 520)  LC_4 Logic Functioning bit
 (41 8)  (533 520)  (533 520)  LC_4 Logic Functioning bit
 (43 8)  (535 520)  (535 520)  LC_4 Logic Functioning bit
 (4 9)  (496 521)  (496 521)  routing T_10_32.sp4_v_b_0 <X> T_10_32.sp4_h_r_6
 (6 9)  (498 521)  (498 521)  routing T_10_32.sp4_v_b_0 <X> T_10_32.sp4_h_r_6
 (21 9)  (513 521)  (513 521)  routing T_10_32.sp4_r_v_b_35 <X> T_10_32.lc_trk_g2_3
 (27 9)  (519 521)  (519 521)  routing T_10_32.lc_trk_g3_1 <X> T_10_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 521)  (520 521)  routing T_10_32.lc_trk_g3_1 <X> T_10_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 521)  (521 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 521)  (529 521)  LC_4 Logic Functioning bit
 (39 9)  (531 521)  (531 521)  LC_4 Logic Functioning bit
 (41 9)  (533 521)  (533 521)  LC_4 Logic Functioning bit
 (43 9)  (535 521)  (535 521)  LC_4 Logic Functioning bit
 (16 10)  (508 522)  (508 522)  routing T_10_32.sp4_v_b_37 <X> T_10_32.lc_trk_g2_5
 (17 10)  (509 522)  (509 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 522)  (510 522)  routing T_10_32.sp4_v_b_37 <X> T_10_32.lc_trk_g2_5
 (18 11)  (510 523)  (510 523)  routing T_10_32.sp4_v_b_37 <X> T_10_32.lc_trk_g2_5
 (17 12)  (509 524)  (509 524)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 524)  (510 524)  routing T_10_32.bnl_op_1 <X> T_10_32.lc_trk_g3_1
 (22 12)  (514 524)  (514 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 524)  (515 524)  routing T_10_32.sp4_v_t_30 <X> T_10_32.lc_trk_g3_3
 (24 12)  (516 524)  (516 524)  routing T_10_32.sp4_v_t_30 <X> T_10_32.lc_trk_g3_3
 (29 12)  (521 524)  (521 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 524)  (522 524)  routing T_10_32.lc_trk_g0_7 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 524)  (523 524)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 524)  (524 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 524)  (525 524)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 524)  (526 524)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 524)  (527 524)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.input_2_6
 (37 12)  (529 524)  (529 524)  LC_6 Logic Functioning bit
 (39 12)  (531 524)  (531 524)  LC_6 Logic Functioning bit
 (45 12)  (537 524)  (537 524)  LC_6 Logic Functioning bit
 (18 13)  (510 525)  (510 525)  routing T_10_32.bnl_op_1 <X> T_10_32.lc_trk_g3_1
 (22 13)  (514 525)  (514 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 525)  (517 525)  routing T_10_32.sp4_r_v_b_42 <X> T_10_32.lc_trk_g3_2
 (26 13)  (518 525)  (518 525)  routing T_10_32.lc_trk_g0_2 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 525)  (521 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 525)  (522 525)  routing T_10_32.lc_trk_g0_7 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 525)  (523 525)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 525)  (524 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (526 525)  (526 525)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.input_2_6
 (35 13)  (527 525)  (527 525)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.input_2_6
 (37 13)  (529 525)  (529 525)  LC_6 Logic Functioning bit
 (38 13)  (530 525)  (530 525)  LC_6 Logic Functioning bit
 (39 13)  (531 525)  (531 525)  LC_6 Logic Functioning bit
 (41 13)  (533 525)  (533 525)  LC_6 Logic Functioning bit
 (17 14)  (509 526)  (509 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (517 526)  (517 526)  routing T_10_32.wire_logic_cluster/lc_6/out <X> T_10_32.lc_trk_g3_6
 (14 15)  (506 527)  (506 527)  routing T_10_32.sp4_r_v_b_44 <X> T_10_32.lc_trk_g3_4
 (17 15)  (509 527)  (509 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (510 527)  (510 527)  routing T_10_32.sp4_r_v_b_45 <X> T_10_32.lc_trk_g3_5
 (22 15)  (514 527)  (514 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_32

 (26 0)  (572 512)  (572 512)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 512)  (574 512)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 512)  (575 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 512)  (576 512)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 512)  (578 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 512)  (580 512)  routing T_11_32.lc_trk_g1_0 <X> T_11_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 512)  (582 512)  LC_0 Logic Functioning bit
 (37 0)  (583 512)  (583 512)  LC_0 Logic Functioning bit
 (39 0)  (585 512)  (585 512)  LC_0 Logic Functioning bit
 (43 0)  (589 512)  (589 512)  LC_0 Logic Functioning bit
 (45 0)  (591 512)  (591 512)  LC_0 Logic Functioning bit
 (22 1)  (568 513)  (568 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 513)  (571 513)  routing T_11_32.sp4_r_v_b_33 <X> T_11_32.lc_trk_g0_2
 (26 1)  (572 513)  (572 513)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 513)  (573 513)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 513)  (574 513)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 513)  (575 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 513)  (576 513)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 513)  (578 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 513)  (580 513)  routing T_11_32.lc_trk_g1_1 <X> T_11_32.input_2_0
 (36 1)  (582 513)  (582 513)  LC_0 Logic Functioning bit
 (38 1)  (584 513)  (584 513)  LC_0 Logic Functioning bit
 (46 1)  (592 513)  (592 513)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (594 513)  (594 513)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 514)  (546 514)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (2 2)  (548 514)  (548 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (568 514)  (568 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (546 515)  (546 515)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (21 3)  (567 515)  (567 515)  routing T_11_32.sp4_r_v_b_31 <X> T_11_32.lc_trk_g0_7
 (1 4)  (547 516)  (547 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 516)  (560 516)  routing T_11_32.lft_op_0 <X> T_11_32.lc_trk_g1_0
 (15 4)  (561 516)  (561 516)  routing T_11_32.sp4_h_l_4 <X> T_11_32.lc_trk_g1_1
 (16 4)  (562 516)  (562 516)  routing T_11_32.sp4_h_l_4 <X> T_11_32.lc_trk_g1_1
 (17 4)  (563 516)  (563 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (564 516)  (564 516)  routing T_11_32.sp4_h_l_4 <X> T_11_32.lc_trk_g1_1
 (22 4)  (568 516)  (568 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 516)  (569 516)  routing T_11_32.sp4_h_r_3 <X> T_11_32.lc_trk_g1_3
 (24 4)  (570 516)  (570 516)  routing T_11_32.sp4_h_r_3 <X> T_11_32.lc_trk_g1_3
 (25 4)  (571 516)  (571 516)  routing T_11_32.sp12_h_r_2 <X> T_11_32.lc_trk_g1_2
 (1 5)  (547 517)  (547 517)  routing T_11_32.lc_trk_g0_2 <X> T_11_32.wire_logic_cluster/lc_7/cen
 (4 5)  (550 517)  (550 517)  routing T_11_32.sp4_h_l_42 <X> T_11_32.sp4_h_r_3
 (6 5)  (552 517)  (552 517)  routing T_11_32.sp4_h_l_42 <X> T_11_32.sp4_h_r_3
 (15 5)  (561 517)  (561 517)  routing T_11_32.lft_op_0 <X> T_11_32.lc_trk_g1_0
 (17 5)  (563 517)  (563 517)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (564 517)  (564 517)  routing T_11_32.sp4_h_l_4 <X> T_11_32.lc_trk_g1_1
 (21 5)  (567 517)  (567 517)  routing T_11_32.sp4_h_r_3 <X> T_11_32.lc_trk_g1_3
 (22 5)  (568 517)  (568 517)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (570 517)  (570 517)  routing T_11_32.sp12_h_r_2 <X> T_11_32.lc_trk_g1_2
 (25 5)  (571 517)  (571 517)  routing T_11_32.sp12_h_r_2 <X> T_11_32.lc_trk_g1_2
 (26 6)  (572 518)  (572 518)  routing T_11_32.lc_trk_g0_7 <X> T_11_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 518)  (573 518)  routing T_11_32.lc_trk_g3_3 <X> T_11_32.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 518)  (574 518)  routing T_11_32.lc_trk_g3_3 <X> T_11_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 518)  (575 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 518)  (577 518)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 518)  (578 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 518)  (579 518)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 518)  (580 518)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 518)  (582 518)  LC_3 Logic Functioning bit
 (37 6)  (583 518)  (583 518)  LC_3 Logic Functioning bit
 (45 6)  (591 518)  (591 518)  LC_3 Logic Functioning bit
 (16 7)  (562 519)  (562 519)  routing T_11_32.sp12_h_r_12 <X> T_11_32.lc_trk_g1_4
 (17 7)  (563 519)  (563 519)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (568 519)  (568 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 519)  (571 519)  routing T_11_32.sp4_r_v_b_30 <X> T_11_32.lc_trk_g1_6
 (26 7)  (572 519)  (572 519)  routing T_11_32.lc_trk_g0_7 <X> T_11_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 519)  (575 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 519)  (576 519)  routing T_11_32.lc_trk_g3_3 <X> T_11_32.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 519)  (577 519)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 519)  (578 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 519)  (580 519)  routing T_11_32.lc_trk_g1_2 <X> T_11_32.input_2_3
 (35 7)  (581 519)  (581 519)  routing T_11_32.lc_trk_g1_2 <X> T_11_32.input_2_3
 (36 7)  (582 519)  (582 519)  LC_3 Logic Functioning bit
 (37 7)  (583 519)  (583 519)  LC_3 Logic Functioning bit
 (40 7)  (586 519)  (586 519)  LC_3 Logic Functioning bit
 (42 7)  (588 519)  (588 519)  LC_3 Logic Functioning bit
 (48 7)  (594 519)  (594 519)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (550 520)  (550 520)  routing T_11_32.sp4_h_l_43 <X> T_11_32.sp4_v_b_6
 (25 8)  (571 520)  (571 520)  routing T_11_32.sp4_v_b_26 <X> T_11_32.lc_trk_g2_2
 (27 8)  (573 520)  (573 520)  routing T_11_32.lc_trk_g1_6 <X> T_11_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 520)  (575 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 520)  (576 520)  routing T_11_32.lc_trk_g1_6 <X> T_11_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 520)  (577 520)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 520)  (578 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 520)  (579 520)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 520)  (582 520)  LC_4 Logic Functioning bit
 (38 8)  (584 520)  (584 520)  LC_4 Logic Functioning bit
 (5 9)  (551 521)  (551 521)  routing T_11_32.sp4_h_l_43 <X> T_11_32.sp4_v_b_6
 (22 9)  (568 521)  (568 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 521)  (569 521)  routing T_11_32.sp4_v_b_26 <X> T_11_32.lc_trk_g2_2
 (30 9)  (576 521)  (576 521)  routing T_11_32.lc_trk_g1_6 <X> T_11_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 521)  (577 521)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 521)  (582 521)  LC_4 Logic Functioning bit
 (38 9)  (584 521)  (584 521)  LC_4 Logic Functioning bit
 (21 10)  (567 522)  (567 522)  routing T_11_32.sp4_h_l_34 <X> T_11_32.lc_trk_g2_7
 (22 10)  (568 522)  (568 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 522)  (569 522)  routing T_11_32.sp4_h_l_34 <X> T_11_32.lc_trk_g2_7
 (24 10)  (570 522)  (570 522)  routing T_11_32.sp4_h_l_34 <X> T_11_32.lc_trk_g2_7
 (26 10)  (572 522)  (572 522)  routing T_11_32.lc_trk_g0_7 <X> T_11_32.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 522)  (573 522)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 522)  (574 522)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 522)  (575 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 522)  (576 522)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 522)  (577 522)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 522)  (578 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 522)  (579 522)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 522)  (580 522)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 522)  (582 522)  LC_5 Logic Functioning bit
 (37 10)  (583 522)  (583 522)  LC_5 Logic Functioning bit
 (45 10)  (591 522)  (591 522)  LC_5 Logic Functioning bit
 (50 10)  (596 522)  (596 522)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (567 523)  (567 523)  routing T_11_32.sp4_h_l_34 <X> T_11_32.lc_trk_g2_7
 (26 11)  (572 523)  (572 523)  routing T_11_32.lc_trk_g0_7 <X> T_11_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 523)  (575 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 523)  (577 523)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 523)  (582 523)  LC_5 Logic Functioning bit
 (37 11)  (583 523)  (583 523)  LC_5 Logic Functioning bit
 (40 11)  (586 523)  (586 523)  LC_5 Logic Functioning bit
 (42 11)  (588 523)  (588 523)  LC_5 Logic Functioning bit
 (48 11)  (594 523)  (594 523)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (598 523)  (598 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (551 524)  (551 524)  routing T_11_32.sp4_h_l_43 <X> T_11_32.sp4_h_r_9
 (21 12)  (567 524)  (567 524)  routing T_11_32.rgt_op_3 <X> T_11_32.lc_trk_g3_3
 (22 12)  (568 524)  (568 524)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 524)  (570 524)  routing T_11_32.rgt_op_3 <X> T_11_32.lc_trk_g3_3
 (26 12)  (572 524)  (572 524)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 524)  (574 524)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 524)  (575 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 524)  (576 524)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 524)  (577 524)  routing T_11_32.lc_trk_g1_4 <X> T_11_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 524)  (578 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 524)  (580 524)  routing T_11_32.lc_trk_g1_4 <X> T_11_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 524)  (582 524)  LC_6 Logic Functioning bit
 (37 12)  (583 524)  (583 524)  LC_6 Logic Functioning bit
 (39 12)  (585 524)  (585 524)  LC_6 Logic Functioning bit
 (43 12)  (589 524)  (589 524)  LC_6 Logic Functioning bit
 (45 12)  (591 524)  (591 524)  LC_6 Logic Functioning bit
 (53 12)  (599 524)  (599 524)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (550 525)  (550 525)  routing T_11_32.sp4_h_l_43 <X> T_11_32.sp4_h_r_9
 (26 13)  (572 525)  (572 525)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 525)  (573 525)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 525)  (574 525)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 525)  (575 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 525)  (576 525)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 525)  (578 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (579 525)  (579 525)  routing T_11_32.lc_trk_g2_2 <X> T_11_32.input_2_6
 (35 13)  (581 525)  (581 525)  routing T_11_32.lc_trk_g2_2 <X> T_11_32.input_2_6
 (36 13)  (582 525)  (582 525)  LC_6 Logic Functioning bit
 (38 13)  (584 525)  (584 525)  LC_6 Logic Functioning bit
 (48 13)  (594 525)  (594 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (561 526)  (561 526)  routing T_11_32.rgt_op_5 <X> T_11_32.lc_trk_g3_5
 (17 14)  (563 526)  (563 526)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 526)  (564 526)  routing T_11_32.rgt_op_5 <X> T_11_32.lc_trk_g3_5
 (22 14)  (568 526)  (568 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 526)  (569 526)  routing T_11_32.sp4_h_r_31 <X> T_11_32.lc_trk_g3_7
 (24 14)  (570 526)  (570 526)  routing T_11_32.sp4_h_r_31 <X> T_11_32.lc_trk_g3_7
 (26 14)  (572 526)  (572 526)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 526)  (573 526)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 526)  (574 526)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 526)  (575 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 526)  (576 526)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 526)  (578 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 526)  (580 526)  routing T_11_32.lc_trk_g1_3 <X> T_11_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 526)  (582 526)  LC_7 Logic Functioning bit
 (37 14)  (583 526)  (583 526)  LC_7 Logic Functioning bit
 (38 14)  (584 526)  (584 526)  LC_7 Logic Functioning bit
 (39 14)  (585 526)  (585 526)  LC_7 Logic Functioning bit
 (41 14)  (587 526)  (587 526)  LC_7 Logic Functioning bit
 (43 14)  (589 526)  (589 526)  LC_7 Logic Functioning bit
 (48 14)  (594 526)  (594 526)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (21 15)  (567 527)  (567 527)  routing T_11_32.sp4_h_r_31 <X> T_11_32.lc_trk_g3_7
 (26 15)  (572 527)  (572 527)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 527)  (574 527)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 527)  (575 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 527)  (576 527)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 527)  (577 527)  routing T_11_32.lc_trk_g1_3 <X> T_11_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 527)  (582 527)  LC_7 Logic Functioning bit
 (37 15)  (583 527)  (583 527)  LC_7 Logic Functioning bit
 (38 15)  (584 527)  (584 527)  LC_7 Logic Functioning bit
 (39 15)  (585 527)  (585 527)  LC_7 Logic Functioning bit


LogicTile_12_32

 (9 0)  (609 512)  (609 512)  routing T_12_32.sp4_h_l_47 <X> T_12_32.sp4_h_r_1
 (10 0)  (610 512)  (610 512)  routing T_12_32.sp4_h_l_47 <X> T_12_32.sp4_h_r_1
 (14 0)  (614 512)  (614 512)  routing T_12_32.wire_logic_cluster/lc_0/out <X> T_12_32.lc_trk_g0_0
 (26 0)  (626 512)  (626 512)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 512)  (629 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 512)  (630 512)  routing T_12_32.lc_trk_g0_7 <X> T_12_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 512)  (632 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 512)  (634 512)  routing T_12_32.lc_trk_g1_2 <X> T_12_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 512)  (636 512)  LC_0 Logic Functioning bit
 (38 0)  (638 512)  (638 512)  LC_0 Logic Functioning bit
 (41 0)  (641 512)  (641 512)  LC_0 Logic Functioning bit
 (43 0)  (643 512)  (643 512)  LC_0 Logic Functioning bit
 (10 1)  (610 513)  (610 513)  routing T_12_32.sp4_h_r_8 <X> T_12_32.sp4_v_b_1
 (11 1)  (611 513)  (611 513)  routing T_12_32.sp4_h_l_43 <X> T_12_32.sp4_h_r_2
 (13 1)  (613 513)  (613 513)  routing T_12_32.sp4_h_l_43 <X> T_12_32.sp4_h_r_2
 (17 1)  (617 513)  (617 513)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (626 513)  (626 513)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 513)  (627 513)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 513)  (629 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 513)  (630 513)  routing T_12_32.lc_trk_g0_7 <X> T_12_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 513)  (631 513)  routing T_12_32.lc_trk_g1_2 <X> T_12_32.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 513)  (637 513)  LC_0 Logic Functioning bit
 (39 1)  (639 513)  (639 513)  LC_0 Logic Functioning bit
 (41 1)  (641 513)  (641 513)  LC_0 Logic Functioning bit
 (43 1)  (643 513)  (643 513)  LC_0 Logic Functioning bit
 (0 2)  (600 514)  (600 514)  routing T_12_32.glb_netwk_3 <X> T_12_32.wire_logic_cluster/lc_7/clk
 (2 2)  (602 514)  (602 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (622 514)  (622 514)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 514)  (624 514)  routing T_12_32.bot_op_7 <X> T_12_32.lc_trk_g0_7
 (32 2)  (632 514)  (632 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 514)  (634 514)  routing T_12_32.lc_trk_g1_3 <X> T_12_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 514)  (636 514)  LC_1 Logic Functioning bit
 (38 2)  (638 514)  (638 514)  LC_1 Logic Functioning bit
 (0 3)  (600 515)  (600 515)  routing T_12_32.glb_netwk_3 <X> T_12_32.wire_logic_cluster/lc_7/clk
 (26 3)  (626 515)  (626 515)  routing T_12_32.lc_trk_g1_2 <X> T_12_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 515)  (627 515)  routing T_12_32.lc_trk_g1_2 <X> T_12_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 515)  (629 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 515)  (631 515)  routing T_12_32.lc_trk_g1_3 <X> T_12_32.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 515)  (637 515)  LC_1 Logic Functioning bit
 (39 3)  (639 515)  (639 515)  LC_1 Logic Functioning bit
 (0 4)  (600 516)  (600 516)  routing T_12_32.lc_trk_g2_2 <X> T_12_32.wire_logic_cluster/lc_7/cen
 (1 4)  (601 516)  (601 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (611 516)  (611 516)  routing T_12_32.sp4_h_r_0 <X> T_12_32.sp4_v_b_5
 (15 4)  (615 516)  (615 516)  routing T_12_32.sp4_h_r_1 <X> T_12_32.lc_trk_g1_1
 (16 4)  (616 516)  (616 516)  routing T_12_32.sp4_h_r_1 <X> T_12_32.lc_trk_g1_1
 (17 4)  (617 516)  (617 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 516)  (621 516)  routing T_12_32.wire_logic_cluster/lc_3/out <X> T_12_32.lc_trk_g1_3
 (22 4)  (622 516)  (622 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 516)  (627 516)  routing T_12_32.lc_trk_g3_0 <X> T_12_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 516)  (628 516)  routing T_12_32.lc_trk_g3_0 <X> T_12_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 516)  (629 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 516)  (631 516)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 516)  (632 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 516)  (633 516)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 516)  (634 516)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 516)  (636 516)  LC_2 Logic Functioning bit
 (37 4)  (637 516)  (637 516)  LC_2 Logic Functioning bit
 (38 4)  (638 516)  (638 516)  LC_2 Logic Functioning bit
 (39 4)  (639 516)  (639 516)  LC_2 Logic Functioning bit
 (43 4)  (643 516)  (643 516)  LC_2 Logic Functioning bit
 (50 4)  (650 516)  (650 516)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (601 517)  (601 517)  routing T_12_32.lc_trk_g2_2 <X> T_12_32.wire_logic_cluster/lc_7/cen
 (18 5)  (618 517)  (618 517)  routing T_12_32.sp4_h_r_1 <X> T_12_32.lc_trk_g1_1
 (22 5)  (622 517)  (622 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 517)  (623 517)  routing T_12_32.sp4_h_r_2 <X> T_12_32.lc_trk_g1_2
 (24 5)  (624 517)  (624 517)  routing T_12_32.sp4_h_r_2 <X> T_12_32.lc_trk_g1_2
 (25 5)  (625 517)  (625 517)  routing T_12_32.sp4_h_r_2 <X> T_12_32.lc_trk_g1_2
 (29 5)  (629 517)  (629 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 517)  (631 517)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 517)  (637 517)  LC_2 Logic Functioning bit
 (39 5)  (639 517)  (639 517)  LC_2 Logic Functioning bit
 (43 5)  (643 517)  (643 517)  LC_2 Logic Functioning bit
 (48 5)  (648 517)  (648 517)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (615 518)  (615 518)  routing T_12_32.sp4_h_r_21 <X> T_12_32.lc_trk_g1_5
 (16 6)  (616 518)  (616 518)  routing T_12_32.sp4_h_r_21 <X> T_12_32.lc_trk_g1_5
 (17 6)  (617 518)  (617 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 518)  (618 518)  routing T_12_32.sp4_h_r_21 <X> T_12_32.lc_trk_g1_5
 (22 6)  (622 518)  (622 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 518)  (623 518)  routing T_12_32.sp4_v_b_23 <X> T_12_32.lc_trk_g1_7
 (24 6)  (624 518)  (624 518)  routing T_12_32.sp4_v_b_23 <X> T_12_32.lc_trk_g1_7
 (28 6)  (628 518)  (628 518)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 518)  (629 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 518)  (630 518)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 518)  (632 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 518)  (634 518)  routing T_12_32.lc_trk_g1_1 <X> T_12_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 518)  (636 518)  LC_3 Logic Functioning bit
 (38 6)  (638 518)  (638 518)  LC_3 Logic Functioning bit
 (45 6)  (645 518)  (645 518)  LC_3 Logic Functioning bit
 (18 7)  (618 519)  (618 519)  routing T_12_32.sp4_h_r_21 <X> T_12_32.lc_trk_g1_5
 (30 7)  (630 519)  (630 519)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 519)  (636 519)  LC_3 Logic Functioning bit
 (38 7)  (638 519)  (638 519)  LC_3 Logic Functioning bit
 (44 7)  (644 519)  (644 519)  LC_3 Logic Functioning bit
 (46 7)  (646 519)  (646 519)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (647 519)  (647 519)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (648 519)  (648 519)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (604 520)  (604 520)  routing T_12_32.sp4_h_l_43 <X> T_12_32.sp4_v_b_6
 (11 8)  (611 520)  (611 520)  routing T_12_32.sp4_h_l_39 <X> T_12_32.sp4_v_b_8
 (13 8)  (613 520)  (613 520)  routing T_12_32.sp4_h_l_39 <X> T_12_32.sp4_v_b_8
 (5 9)  (605 521)  (605 521)  routing T_12_32.sp4_h_l_43 <X> T_12_32.sp4_v_b_6
 (12 9)  (612 521)  (612 521)  routing T_12_32.sp4_h_l_39 <X> T_12_32.sp4_v_b_8
 (22 9)  (622 521)  (622 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 521)  (625 521)  routing T_12_32.sp4_r_v_b_34 <X> T_12_32.lc_trk_g2_2
 (17 10)  (617 522)  (617 522)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 522)  (618 522)  routing T_12_32.wire_logic_cluster/lc_5/out <X> T_12_32.lc_trk_g2_5
 (25 10)  (625 522)  (625 522)  routing T_12_32.rgt_op_6 <X> T_12_32.lc_trk_g2_6
 (27 10)  (627 522)  (627 522)  routing T_12_32.lc_trk_g3_7 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 522)  (628 522)  routing T_12_32.lc_trk_g3_7 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 522)  (629 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 522)  (630 522)  routing T_12_32.lc_trk_g3_7 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 522)  (632 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 522)  (634 522)  routing T_12_32.lc_trk_g1_1 <X> T_12_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 522)  (636 522)  LC_5 Logic Functioning bit
 (38 10)  (638 522)  (638 522)  LC_5 Logic Functioning bit
 (45 10)  (645 522)  (645 522)  LC_5 Logic Functioning bit
 (22 11)  (622 523)  (622 523)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 523)  (624 523)  routing T_12_32.rgt_op_6 <X> T_12_32.lc_trk_g2_6
 (30 11)  (630 523)  (630 523)  routing T_12_32.lc_trk_g3_7 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 523)  (636 523)  LC_5 Logic Functioning bit
 (38 11)  (638 523)  (638 523)  LC_5 Logic Functioning bit
 (44 11)  (644 523)  (644 523)  LC_5 Logic Functioning bit
 (46 11)  (646 523)  (646 523)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (648 523)  (648 523)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (614 524)  (614 524)  routing T_12_32.sp4_v_t_21 <X> T_12_32.lc_trk_g3_0
 (28 12)  (628 524)  (628 524)  routing T_12_32.lc_trk_g2_5 <X> T_12_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 524)  (629 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 524)  (630 524)  routing T_12_32.lc_trk_g2_5 <X> T_12_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 524)  (632 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 524)  (634 524)  routing T_12_32.lc_trk_g1_2 <X> T_12_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 524)  (636 524)  LC_6 Logic Functioning bit
 (38 12)  (638 524)  (638 524)  LC_6 Logic Functioning bit
 (14 13)  (614 525)  (614 525)  routing T_12_32.sp4_v_t_21 <X> T_12_32.lc_trk_g3_0
 (16 13)  (616 525)  (616 525)  routing T_12_32.sp4_v_t_21 <X> T_12_32.lc_trk_g3_0
 (17 13)  (617 525)  (617 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (31 13)  (631 525)  (631 525)  routing T_12_32.lc_trk_g1_2 <X> T_12_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 525)  (636 525)  LC_6 Logic Functioning bit
 (38 13)  (638 525)  (638 525)  LC_6 Logic Functioning bit
 (48 13)  (648 525)  (648 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (601 526)  (601 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 526)  (621 526)  routing T_12_32.rgt_op_7 <X> T_12_32.lc_trk_g3_7
 (22 14)  (622 526)  (622 526)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 526)  (624 526)  routing T_12_32.rgt_op_7 <X> T_12_32.lc_trk_g3_7
 (0 15)  (600 527)  (600 527)  routing T_12_32.lc_trk_g1_5 <X> T_12_32.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 527)  (601 527)  routing T_12_32.lc_trk_g1_5 <X> T_12_32.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 527)  (622 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 527)  (623 527)  routing T_12_32.sp4_h_r_30 <X> T_12_32.lc_trk_g3_6
 (24 15)  (624 527)  (624 527)  routing T_12_32.sp4_h_r_30 <X> T_12_32.lc_trk_g3_6
 (25 15)  (625 527)  (625 527)  routing T_12_32.sp4_h_r_30 <X> T_12_32.lc_trk_g3_6


LogicTile_13_32

 (14 0)  (668 512)  (668 512)  routing T_13_32.wire_logic_cluster/lc_0/out <X> T_13_32.lc_trk_g0_0
 (21 0)  (675 512)  (675 512)  routing T_13_32.wire_logic_cluster/lc_3/out <X> T_13_32.lc_trk_g0_3
 (22 0)  (676 512)  (676 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (681 512)  (681 512)  routing T_13_32.lc_trk_g3_4 <X> T_13_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 512)  (682 512)  routing T_13_32.lc_trk_g3_4 <X> T_13_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 512)  (683 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 512)  (684 512)  routing T_13_32.lc_trk_g3_4 <X> T_13_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 512)  (686 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 512)  (690 512)  LC_0 Logic Functioning bit
 (39 0)  (693 512)  (693 512)  LC_0 Logic Functioning bit
 (41 0)  (695 512)  (695 512)  LC_0 Logic Functioning bit
 (42 0)  (696 512)  (696 512)  LC_0 Logic Functioning bit
 (44 0)  (698 512)  (698 512)  LC_0 Logic Functioning bit
 (45 0)  (699 512)  (699 512)  LC_0 Logic Functioning bit
 (17 1)  (671 513)  (671 513)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (32 1)  (686 513)  (686 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 513)  (690 513)  LC_0 Logic Functioning bit
 (39 1)  (693 513)  (693 513)  LC_0 Logic Functioning bit
 (41 1)  (695 513)  (695 513)  LC_0 Logic Functioning bit
 (42 1)  (696 513)  (696 513)  LC_0 Logic Functioning bit
 (49 1)  (703 513)  (703 513)  Carry_In_Mux bit 

 (0 2)  (654 514)  (654 514)  routing T_13_32.glb_netwk_3 <X> T_13_32.wire_logic_cluster/lc_7/clk
 (2 2)  (656 514)  (656 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 514)  (668 514)  routing T_13_32.wire_logic_cluster/lc_4/out <X> T_13_32.lc_trk_g0_4
 (17 2)  (671 514)  (671 514)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 514)  (672 514)  routing T_13_32.wire_logic_cluster/lc_5/out <X> T_13_32.lc_trk_g0_5
 (25 2)  (679 514)  (679 514)  routing T_13_32.wire_logic_cluster/lc_6/out <X> T_13_32.lc_trk_g0_6
 (27 2)  (681 514)  (681 514)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 514)  (682 514)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 514)  (683 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 514)  (686 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 514)  (690 514)  LC_1 Logic Functioning bit
 (39 2)  (693 514)  (693 514)  LC_1 Logic Functioning bit
 (41 2)  (695 514)  (695 514)  LC_1 Logic Functioning bit
 (42 2)  (696 514)  (696 514)  LC_1 Logic Functioning bit
 (44 2)  (698 514)  (698 514)  LC_1 Logic Functioning bit
 (45 2)  (699 514)  (699 514)  LC_1 Logic Functioning bit
 (0 3)  (654 515)  (654 515)  routing T_13_32.glb_netwk_3 <X> T_13_32.wire_logic_cluster/lc_7/clk
 (17 3)  (671 515)  (671 515)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 515)  (676 515)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (686 515)  (686 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 515)  (687 515)  routing T_13_32.lc_trk_g2_1 <X> T_13_32.input_2_1
 (36 3)  (690 515)  (690 515)  LC_1 Logic Functioning bit
 (39 3)  (693 515)  (693 515)  LC_1 Logic Functioning bit
 (41 3)  (695 515)  (695 515)  LC_1 Logic Functioning bit
 (42 3)  (696 515)  (696 515)  LC_1 Logic Functioning bit
 (27 4)  (681 516)  (681 516)  routing T_13_32.lc_trk_g3_2 <X> T_13_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 516)  (682 516)  routing T_13_32.lc_trk_g3_2 <X> T_13_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 516)  (683 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 516)  (686 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (689 516)  (689 516)  routing T_13_32.lc_trk_g2_4 <X> T_13_32.input_2_2
 (36 4)  (690 516)  (690 516)  LC_2 Logic Functioning bit
 (39 4)  (693 516)  (693 516)  LC_2 Logic Functioning bit
 (41 4)  (695 516)  (695 516)  LC_2 Logic Functioning bit
 (42 4)  (696 516)  (696 516)  LC_2 Logic Functioning bit
 (44 4)  (698 516)  (698 516)  LC_2 Logic Functioning bit
 (45 4)  (699 516)  (699 516)  LC_2 Logic Functioning bit
 (10 5)  (664 517)  (664 517)  routing T_13_32.sp4_h_r_11 <X> T_13_32.sp4_v_b_4
 (30 5)  (684 517)  (684 517)  routing T_13_32.lc_trk_g3_2 <X> T_13_32.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 517)  (686 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 517)  (687 517)  routing T_13_32.lc_trk_g2_4 <X> T_13_32.input_2_2
 (36 5)  (690 517)  (690 517)  LC_2 Logic Functioning bit
 (39 5)  (693 517)  (693 517)  LC_2 Logic Functioning bit
 (41 5)  (695 517)  (695 517)  LC_2 Logic Functioning bit
 (42 5)  (696 517)  (696 517)  LC_2 Logic Functioning bit
 (21 6)  (675 518)  (675 518)  routing T_13_32.wire_logic_cluster/lc_7/out <X> T_13_32.lc_trk_g1_7
 (22 6)  (676 518)  (676 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (682 518)  (682 518)  routing T_13_32.lc_trk_g2_6 <X> T_13_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 518)  (683 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 518)  (684 518)  routing T_13_32.lc_trk_g2_6 <X> T_13_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 518)  (686 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 518)  (690 518)  LC_3 Logic Functioning bit
 (39 6)  (693 518)  (693 518)  LC_3 Logic Functioning bit
 (41 6)  (695 518)  (695 518)  LC_3 Logic Functioning bit
 (42 6)  (696 518)  (696 518)  LC_3 Logic Functioning bit
 (44 6)  (698 518)  (698 518)  LC_3 Logic Functioning bit
 (45 6)  (699 518)  (699 518)  LC_3 Logic Functioning bit
 (30 7)  (684 519)  (684 519)  routing T_13_32.lc_trk_g2_6 <X> T_13_32.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 519)  (686 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 519)  (689 519)  routing T_13_32.lc_trk_g0_3 <X> T_13_32.input_2_3
 (36 7)  (690 519)  (690 519)  LC_3 Logic Functioning bit
 (39 7)  (693 519)  (693 519)  LC_3 Logic Functioning bit
 (41 7)  (695 519)  (695 519)  LC_3 Logic Functioning bit
 (42 7)  (696 519)  (696 519)  LC_3 Logic Functioning bit
 (17 8)  (671 520)  (671 520)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 520)  (672 520)  routing T_13_32.wire_logic_cluster/lc_1/out <X> T_13_32.lc_trk_g2_1
 (25 8)  (679 520)  (679 520)  routing T_13_32.sp4_v_b_26 <X> T_13_32.lc_trk_g2_2
 (27 8)  (681 520)  (681 520)  routing T_13_32.lc_trk_g3_0 <X> T_13_32.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 520)  (682 520)  routing T_13_32.lc_trk_g3_0 <X> T_13_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 520)  (683 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 520)  (686 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 520)  (689 520)  routing T_13_32.lc_trk_g0_4 <X> T_13_32.input_2_4
 (36 8)  (690 520)  (690 520)  LC_4 Logic Functioning bit
 (39 8)  (693 520)  (693 520)  LC_4 Logic Functioning bit
 (41 8)  (695 520)  (695 520)  LC_4 Logic Functioning bit
 (42 8)  (696 520)  (696 520)  LC_4 Logic Functioning bit
 (44 8)  (698 520)  (698 520)  LC_4 Logic Functioning bit
 (45 8)  (699 520)  (699 520)  LC_4 Logic Functioning bit
 (22 9)  (676 521)  (676 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 521)  (677 521)  routing T_13_32.sp4_v_b_26 <X> T_13_32.lc_trk_g2_2
 (32 9)  (686 521)  (686 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 521)  (690 521)  LC_4 Logic Functioning bit
 (39 9)  (693 521)  (693 521)  LC_4 Logic Functioning bit
 (41 9)  (695 521)  (695 521)  LC_4 Logic Functioning bit
 (42 9)  (696 521)  (696 521)  LC_4 Logic Functioning bit
 (16 10)  (670 522)  (670 522)  routing T_13_32.sp4_v_b_37 <X> T_13_32.lc_trk_g2_5
 (17 10)  (671 522)  (671 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 522)  (672 522)  routing T_13_32.sp4_v_b_37 <X> T_13_32.lc_trk_g2_5
 (28 10)  (682 522)  (682 522)  routing T_13_32.lc_trk_g2_2 <X> T_13_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 522)  (683 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 522)  (686 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 522)  (689 522)  routing T_13_32.lc_trk_g0_5 <X> T_13_32.input_2_5
 (36 10)  (690 522)  (690 522)  LC_5 Logic Functioning bit
 (39 10)  (693 522)  (693 522)  LC_5 Logic Functioning bit
 (41 10)  (695 522)  (695 522)  LC_5 Logic Functioning bit
 (42 10)  (696 522)  (696 522)  LC_5 Logic Functioning bit
 (44 10)  (698 522)  (698 522)  LC_5 Logic Functioning bit
 (45 10)  (699 522)  (699 522)  LC_5 Logic Functioning bit
 (16 11)  (670 523)  (670 523)  routing T_13_32.sp12_v_b_12 <X> T_13_32.lc_trk_g2_4
 (17 11)  (671 523)  (671 523)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (672 523)  (672 523)  routing T_13_32.sp4_v_b_37 <X> T_13_32.lc_trk_g2_5
 (22 11)  (676 523)  (676 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 523)  (677 523)  routing T_13_32.sp12_v_b_14 <X> T_13_32.lc_trk_g2_6
 (30 11)  (684 523)  (684 523)  routing T_13_32.lc_trk_g2_2 <X> T_13_32.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 523)  (686 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 523)  (690 523)  LC_5 Logic Functioning bit
 (39 11)  (693 523)  (693 523)  LC_5 Logic Functioning bit
 (41 11)  (695 523)  (695 523)  LC_5 Logic Functioning bit
 (42 11)  (696 523)  (696 523)  LC_5 Logic Functioning bit
 (2 12)  (656 524)  (656 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (5 12)  (659 524)  (659 524)  routing T_13_32.sp4_v_b_3 <X> T_13_32.sp4_h_r_9
 (14 12)  (668 524)  (668 524)  routing T_13_32.sp12_v_b_0 <X> T_13_32.lc_trk_g3_0
 (16 12)  (670 524)  (670 524)  routing T_13_32.sp4_v_t_12 <X> T_13_32.lc_trk_g3_1
 (17 12)  (671 524)  (671 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 524)  (672 524)  routing T_13_32.sp4_v_t_12 <X> T_13_32.lc_trk_g3_1
 (25 12)  (679 524)  (679 524)  routing T_13_32.wire_logic_cluster/lc_2/out <X> T_13_32.lc_trk_g3_2
 (28 12)  (682 524)  (682 524)  routing T_13_32.lc_trk_g2_5 <X> T_13_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 524)  (683 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 524)  (684 524)  routing T_13_32.lc_trk_g2_5 <X> T_13_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 524)  (686 524)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 524)  (689 524)  routing T_13_32.lc_trk_g0_6 <X> T_13_32.input_2_6
 (36 12)  (690 524)  (690 524)  LC_6 Logic Functioning bit
 (39 12)  (693 524)  (693 524)  LC_6 Logic Functioning bit
 (41 12)  (695 524)  (695 524)  LC_6 Logic Functioning bit
 (42 12)  (696 524)  (696 524)  LC_6 Logic Functioning bit
 (44 12)  (698 524)  (698 524)  LC_6 Logic Functioning bit
 (45 12)  (699 524)  (699 524)  LC_6 Logic Functioning bit
 (4 13)  (658 525)  (658 525)  routing T_13_32.sp4_v_b_3 <X> T_13_32.sp4_h_r_9
 (6 13)  (660 525)  (660 525)  routing T_13_32.sp4_v_b_3 <X> T_13_32.sp4_h_r_9
 (14 13)  (668 525)  (668 525)  routing T_13_32.sp12_v_b_0 <X> T_13_32.lc_trk_g3_0
 (15 13)  (669 525)  (669 525)  routing T_13_32.sp12_v_b_0 <X> T_13_32.lc_trk_g3_0
 (17 13)  (671 525)  (671 525)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (676 525)  (676 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (32 13)  (686 525)  (686 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 525)  (689 525)  routing T_13_32.lc_trk_g0_6 <X> T_13_32.input_2_6
 (36 13)  (690 525)  (690 525)  LC_6 Logic Functioning bit
 (39 13)  (693 525)  (693 525)  LC_6 Logic Functioning bit
 (41 13)  (695 525)  (695 525)  LC_6 Logic Functioning bit
 (42 13)  (696 525)  (696 525)  LC_6 Logic Functioning bit
 (8 14)  (662 526)  (662 526)  routing T_13_32.sp4_h_r_2 <X> T_13_32.sp4_h_l_47
 (10 14)  (664 526)  (664 526)  routing T_13_32.sp4_h_r_2 <X> T_13_32.sp4_h_l_47
 (14 14)  (668 526)  (668 526)  routing T_13_32.sp4_v_t_17 <X> T_13_32.lc_trk_g3_4
 (25 14)  (679 526)  (679 526)  routing T_13_32.sp4_v_b_30 <X> T_13_32.lc_trk_g3_6
 (26 14)  (680 526)  (680 526)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 526)  (681 526)  routing T_13_32.lc_trk_g1_7 <X> T_13_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 526)  (683 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 526)  (684 526)  routing T_13_32.lc_trk_g1_7 <X> T_13_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 526)  (686 526)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 526)  (690 526)  LC_7 Logic Functioning bit
 (37 14)  (691 526)  (691 526)  LC_7 Logic Functioning bit
 (38 14)  (692 526)  (692 526)  LC_7 Logic Functioning bit
 (39 14)  (693 526)  (693 526)  LC_7 Logic Functioning bit
 (45 14)  (699 526)  (699 526)  LC_7 Logic Functioning bit
 (16 15)  (670 527)  (670 527)  routing T_13_32.sp4_v_t_17 <X> T_13_32.lc_trk_g3_4
 (17 15)  (671 527)  (671 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (676 527)  (676 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 527)  (677 527)  routing T_13_32.sp4_v_b_30 <X> T_13_32.lc_trk_g3_6
 (26 15)  (680 527)  (680 527)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 527)  (681 527)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 527)  (682 527)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 527)  (683 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 527)  (684 527)  routing T_13_32.lc_trk_g1_7 <X> T_13_32.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 527)  (694 527)  LC_7 Logic Functioning bit
 (41 15)  (695 527)  (695 527)  LC_7 Logic Functioning bit
 (42 15)  (696 527)  (696 527)  LC_7 Logic Functioning bit
 (43 15)  (697 527)  (697 527)  LC_7 Logic Functioning bit


LogicTile_14_32

 (25 0)  (733 512)  (733 512)  routing T_14_32.sp4_h_l_7 <X> T_14_32.lc_trk_g0_2
 (27 0)  (735 512)  (735 512)  routing T_14_32.lc_trk_g1_2 <X> T_14_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 512)  (737 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (36 0)  (744 512)  (744 512)  LC_0 Logic Functioning bit
 (38 0)  (746 512)  (746 512)  LC_0 Logic Functioning bit
 (41 0)  (749 512)  (749 512)  LC_0 Logic Functioning bit
 (43 0)  (751 512)  (751 512)  LC_0 Logic Functioning bit
 (45 0)  (753 512)  (753 512)  LC_0 Logic Functioning bit
 (22 1)  (730 513)  (730 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 513)  (731 513)  routing T_14_32.sp4_h_l_7 <X> T_14_32.lc_trk_g0_2
 (24 1)  (732 513)  (732 513)  routing T_14_32.sp4_h_l_7 <X> T_14_32.lc_trk_g0_2
 (25 1)  (733 513)  (733 513)  routing T_14_32.sp4_h_l_7 <X> T_14_32.lc_trk_g0_2
 (27 1)  (735 513)  (735 513)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 513)  (736 513)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 513)  (737 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 513)  (738 513)  routing T_14_32.lc_trk_g1_2 <X> T_14_32.wire_logic_cluster/lc_0/in_1
 (44 1)  (752 513)  (752 513)  LC_0 Logic Functioning bit
 (47 1)  (755 513)  (755 513)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (756 513)  (756 513)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 514)  (708 514)  routing T_14_32.glb_netwk_3 <X> T_14_32.wire_logic_cluster/lc_7/clk
 (2 2)  (710 514)  (710 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 514)  (723 514)  routing T_14_32.lft_op_5 <X> T_14_32.lc_trk_g0_5
 (17 2)  (725 514)  (725 514)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 514)  (726 514)  routing T_14_32.lft_op_5 <X> T_14_32.lc_trk_g0_5
 (32 2)  (740 514)  (740 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 514)  (741 514)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 514)  (742 514)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 514)  (743 514)  routing T_14_32.lc_trk_g0_5 <X> T_14_32.input_2_1
 (36 2)  (744 514)  (744 514)  LC_1 Logic Functioning bit
 (37 2)  (745 514)  (745 514)  LC_1 Logic Functioning bit
 (45 2)  (753 514)  (753 514)  LC_1 Logic Functioning bit
 (51 2)  (759 514)  (759 514)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (708 515)  (708 515)  routing T_14_32.glb_netwk_3 <X> T_14_32.wire_logic_cluster/lc_7/clk
 (32 3)  (740 515)  (740 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (744 515)  (744 515)  LC_1 Logic Functioning bit
 (37 3)  (745 515)  (745 515)  LC_1 Logic Functioning bit
 (44 3)  (752 515)  (752 515)  LC_1 Logic Functioning bit
 (53 3)  (761 515)  (761 515)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (709 516)  (709 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 516)  (722 516)  routing T_14_32.lft_op_0 <X> T_14_32.lc_trk_g1_0
 (21 4)  (729 516)  (729 516)  routing T_14_32.lft_op_3 <X> T_14_32.lc_trk_g1_3
 (22 4)  (730 516)  (730 516)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 516)  (732 516)  routing T_14_32.lft_op_3 <X> T_14_32.lc_trk_g1_3
 (25 4)  (733 516)  (733 516)  routing T_14_32.lft_op_2 <X> T_14_32.lc_trk_g1_2
 (27 4)  (735 516)  (735 516)  routing T_14_32.lc_trk_g1_0 <X> T_14_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 516)  (737 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (36 4)  (744 516)  (744 516)  LC_2 Logic Functioning bit
 (38 4)  (746 516)  (746 516)  LC_2 Logic Functioning bit
 (41 4)  (749 516)  (749 516)  LC_2 Logic Functioning bit
 (43 4)  (751 516)  (751 516)  LC_2 Logic Functioning bit
 (45 4)  (753 516)  (753 516)  LC_2 Logic Functioning bit
 (48 4)  (756 516)  (756 516)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (759 516)  (759 516)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (709 517)  (709 517)  routing T_14_32.lc_trk_g0_2 <X> T_14_32.wire_logic_cluster/lc_7/cen
 (15 5)  (723 517)  (723 517)  routing T_14_32.lft_op_0 <X> T_14_32.lc_trk_g1_0
 (17 5)  (725 517)  (725 517)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 517)  (730 517)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 517)  (732 517)  routing T_14_32.lft_op_2 <X> T_14_32.lc_trk_g1_2
 (27 5)  (735 517)  (735 517)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 517)  (736 517)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 517)  (737 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (44 5)  (752 517)  (752 517)  LC_2 Logic Functioning bit
 (53 5)  (761 517)  (761 517)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 6)  (718 518)  (718 518)  routing T_14_32.sp4_v_b_11 <X> T_14_32.sp4_h_l_41
 (14 6)  (722 518)  (722 518)  routing T_14_32.lft_op_4 <X> T_14_32.lc_trk_g1_4
 (17 6)  (725 518)  (725 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (735 518)  (735 518)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 518)  (736 518)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 518)  (737 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 518)  (740 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 518)  (742 518)  routing T_14_32.lc_trk_g1_3 <X> T_14_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 518)  (744 518)  LC_3 Logic Functioning bit
 (38 6)  (746 518)  (746 518)  LC_3 Logic Functioning bit
 (45 6)  (753 518)  (753 518)  LC_3 Logic Functioning bit
 (46 6)  (754 518)  (754 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (759 518)  (759 518)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (723 519)  (723 519)  routing T_14_32.lft_op_4 <X> T_14_32.lc_trk_g1_4
 (17 7)  (725 519)  (725 519)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (31 7)  (739 519)  (739 519)  routing T_14_32.lc_trk_g1_3 <X> T_14_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 519)  (744 519)  LC_3 Logic Functioning bit
 (38 7)  (746 519)  (746 519)  LC_3 Logic Functioning bit
 (44 7)  (752 519)  (752 519)  LC_3 Logic Functioning bit
 (48 7)  (756 519)  (756 519)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 519)  (759 519)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (735 520)  (735 520)  routing T_14_32.lc_trk_g1_4 <X> T_14_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 520)  (737 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 520)  (738 520)  routing T_14_32.lc_trk_g1_4 <X> T_14_32.wire_logic_cluster/lc_4/in_1
 (36 8)  (744 520)  (744 520)  LC_4 Logic Functioning bit
 (38 8)  (746 520)  (746 520)  LC_4 Logic Functioning bit
 (41 8)  (749 520)  (749 520)  LC_4 Logic Functioning bit
 (43 8)  (751 520)  (751 520)  LC_4 Logic Functioning bit
 (45 8)  (753 520)  (753 520)  LC_4 Logic Functioning bit
 (46 8)  (754 520)  (754 520)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (756 520)  (756 520)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (760 520)  (760 520)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (735 521)  (735 521)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 521)  (736 521)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 521)  (737 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (44 9)  (752 521)  (752 521)  LC_4 Logic Functioning bit
 (15 12)  (723 524)  (723 524)  routing T_14_32.sp4_h_r_25 <X> T_14_32.lc_trk_g3_1
 (16 12)  (724 524)  (724 524)  routing T_14_32.sp4_h_r_25 <X> T_14_32.lc_trk_g3_1
 (17 12)  (725 524)  (725 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (726 525)  (726 525)  routing T_14_32.sp4_h_r_25 <X> T_14_32.lc_trk_g3_1
 (1 14)  (709 526)  (709 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 527)  (708 527)  routing T_14_32.lc_trk_g1_5 <X> T_14_32.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 527)  (709 527)  routing T_14_32.lc_trk_g1_5 <X> T_14_32.wire_logic_cluster/lc_7/s_r


LogicTile_15_32

 (4 0)  (766 512)  (766 512)  routing T_15_32.sp4_h_l_37 <X> T_15_32.sp4_v_b_0
 (15 0)  (777 512)  (777 512)  routing T_15_32.lft_op_1 <X> T_15_32.lc_trk_g0_1
 (17 0)  (779 512)  (779 512)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 512)  (780 512)  routing T_15_32.lft_op_1 <X> T_15_32.lc_trk_g0_1
 (21 0)  (783 512)  (783 512)  routing T_15_32.lft_op_3 <X> T_15_32.lc_trk_g0_3
 (22 0)  (784 512)  (784 512)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 512)  (786 512)  routing T_15_32.lft_op_3 <X> T_15_32.lc_trk_g0_3
 (26 0)  (788 512)  (788 512)  routing T_15_32.lc_trk_g2_6 <X> T_15_32.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 512)  (790 512)  routing T_15_32.lc_trk_g2_3 <X> T_15_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 512)  (791 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 512)  (793 512)  routing T_15_32.lc_trk_g2_7 <X> T_15_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 512)  (794 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 512)  (795 512)  routing T_15_32.lc_trk_g2_7 <X> T_15_32.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 512)  (800 512)  LC_0 Logic Functioning bit
 (43 0)  (805 512)  (805 512)  LC_0 Logic Functioning bit
 (3 1)  (765 513)  (765 513)  routing T_15_32.sp12_h_l_23 <X> T_15_32.sp12_v_b_0
 (5 1)  (767 513)  (767 513)  routing T_15_32.sp4_h_l_37 <X> T_15_32.sp4_v_b_0
 (22 1)  (784 513)  (784 513)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 513)  (786 513)  routing T_15_32.bot_op_2 <X> T_15_32.lc_trk_g0_2
 (26 1)  (788 513)  (788 513)  routing T_15_32.lc_trk_g2_6 <X> T_15_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 513)  (790 513)  routing T_15_32.lc_trk_g2_6 <X> T_15_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 513)  (791 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 513)  (792 513)  routing T_15_32.lc_trk_g2_3 <X> T_15_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 513)  (793 513)  routing T_15_32.lc_trk_g2_7 <X> T_15_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 513)  (794 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 513)  (797 513)  routing T_15_32.lc_trk_g0_2 <X> T_15_32.input_2_0
 (37 1)  (799 513)  (799 513)  LC_0 Logic Functioning bit
 (40 1)  (802 513)  (802 513)  LC_0 Logic Functioning bit
 (0 2)  (762 514)  (762 514)  routing T_15_32.glb_netwk_3 <X> T_15_32.wire_logic_cluster/lc_7/clk
 (2 2)  (764 514)  (764 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (790 514)  (790 514)  routing T_15_32.lc_trk_g2_4 <X> T_15_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 514)  (791 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 514)  (792 514)  routing T_15_32.lc_trk_g2_4 <X> T_15_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 514)  (794 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 514)  (796 514)  routing T_15_32.lc_trk_g1_3 <X> T_15_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 514)  (798 514)  LC_1 Logic Functioning bit
 (38 2)  (800 514)  (800 514)  LC_1 Logic Functioning bit
 (42 2)  (804 514)  (804 514)  LC_1 Logic Functioning bit
 (43 2)  (805 514)  (805 514)  LC_1 Logic Functioning bit
 (45 2)  (807 514)  (807 514)  LC_1 Logic Functioning bit
 (50 2)  (812 514)  (812 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 515)  (762 515)  routing T_15_32.glb_netwk_3 <X> T_15_32.wire_logic_cluster/lc_7/clk
 (28 3)  (790 515)  (790 515)  routing T_15_32.lc_trk_g2_1 <X> T_15_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 515)  (791 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 515)  (793 515)  routing T_15_32.lc_trk_g1_3 <X> T_15_32.wire_logic_cluster/lc_1/in_3
 (42 3)  (804 515)  (804 515)  LC_1 Logic Functioning bit
 (43 3)  (805 515)  (805 515)  LC_1 Logic Functioning bit
 (51 3)  (813 515)  (813 515)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (762 516)  (762 516)  routing T_15_32.lc_trk_g2_2 <X> T_15_32.wire_logic_cluster/lc_7/cen
 (1 4)  (763 516)  (763 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 516)  (766 516)  routing T_15_32.sp4_h_l_44 <X> T_15_32.sp4_v_b_3
 (6 4)  (768 516)  (768 516)  routing T_15_32.sp4_h_l_44 <X> T_15_32.sp4_v_b_3
 (21 4)  (783 516)  (783 516)  routing T_15_32.sp4_v_b_3 <X> T_15_32.lc_trk_g1_3
 (22 4)  (784 516)  (784 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (785 516)  (785 516)  routing T_15_32.sp4_v_b_3 <X> T_15_32.lc_trk_g1_3
 (1 5)  (763 517)  (763 517)  routing T_15_32.lc_trk_g2_2 <X> T_15_32.wire_logic_cluster/lc_7/cen
 (5 5)  (767 517)  (767 517)  routing T_15_32.sp4_h_l_44 <X> T_15_32.sp4_v_b_3
 (14 6)  (776 518)  (776 518)  routing T_15_32.lft_op_4 <X> T_15_32.lc_trk_g1_4
 (15 7)  (777 519)  (777 519)  routing T_15_32.lft_op_4 <X> T_15_32.lc_trk_g1_4
 (17 7)  (779 519)  (779 519)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (15 8)  (777 520)  (777 520)  routing T_15_32.sp4_h_r_33 <X> T_15_32.lc_trk_g2_1
 (16 8)  (778 520)  (778 520)  routing T_15_32.sp4_h_r_33 <X> T_15_32.lc_trk_g2_1
 (17 8)  (779 520)  (779 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 520)  (780 520)  routing T_15_32.sp4_h_r_33 <X> T_15_32.lc_trk_g2_1
 (21 8)  (783 520)  (783 520)  routing T_15_32.sp4_h_r_43 <X> T_15_32.lc_trk_g2_3
 (22 8)  (784 520)  (784 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 520)  (785 520)  routing T_15_32.sp4_h_r_43 <X> T_15_32.lc_trk_g2_3
 (24 8)  (786 520)  (786 520)  routing T_15_32.sp4_h_r_43 <X> T_15_32.lc_trk_g2_3
 (29 8)  (791 520)  (791 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 520)  (793 520)  routing T_15_32.lc_trk_g1_4 <X> T_15_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 520)  (794 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 520)  (796 520)  routing T_15_32.lc_trk_g1_4 <X> T_15_32.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 520)  (799 520)  LC_4 Logic Functioning bit
 (39 8)  (801 520)  (801 520)  LC_4 Logic Functioning bit
 (41 8)  (803 520)  (803 520)  LC_4 Logic Functioning bit
 (43 8)  (805 520)  (805 520)  LC_4 Logic Functioning bit
 (21 9)  (783 521)  (783 521)  routing T_15_32.sp4_h_r_43 <X> T_15_32.lc_trk_g2_3
 (22 9)  (784 521)  (784 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 521)  (785 521)  routing T_15_32.sp4_h_l_15 <X> T_15_32.lc_trk_g2_2
 (24 9)  (786 521)  (786 521)  routing T_15_32.sp4_h_l_15 <X> T_15_32.lc_trk_g2_2
 (25 9)  (787 521)  (787 521)  routing T_15_32.sp4_h_l_15 <X> T_15_32.lc_trk_g2_2
 (30 9)  (792 521)  (792 521)  routing T_15_32.lc_trk_g0_3 <X> T_15_32.wire_logic_cluster/lc_4/in_1
 (37 9)  (799 521)  (799 521)  LC_4 Logic Functioning bit
 (39 9)  (801 521)  (801 521)  LC_4 Logic Functioning bit
 (41 9)  (803 521)  (803 521)  LC_4 Logic Functioning bit
 (43 9)  (805 521)  (805 521)  LC_4 Logic Functioning bit
 (52 9)  (814 521)  (814 521)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (773 522)  (773 522)  routing T_15_32.sp4_v_b_5 <X> T_15_32.sp4_v_t_45
 (12 10)  (774 522)  (774 522)  routing T_15_32.sp4_v_t_45 <X> T_15_32.sp4_h_l_45
 (14 10)  (776 522)  (776 522)  routing T_15_32.sp4_h_r_36 <X> T_15_32.lc_trk_g2_4
 (21 10)  (783 522)  (783 522)  routing T_15_32.sp4_h_l_34 <X> T_15_32.lc_trk_g2_7
 (22 10)  (784 522)  (784 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 522)  (785 522)  routing T_15_32.sp4_h_l_34 <X> T_15_32.lc_trk_g2_7
 (24 10)  (786 522)  (786 522)  routing T_15_32.sp4_h_l_34 <X> T_15_32.lc_trk_g2_7
 (25 10)  (787 522)  (787 522)  routing T_15_32.sp4_h_r_46 <X> T_15_32.lc_trk_g2_6
 (11 11)  (773 523)  (773 523)  routing T_15_32.sp4_v_t_45 <X> T_15_32.sp4_h_l_45
 (12 11)  (774 523)  (774 523)  routing T_15_32.sp4_v_b_5 <X> T_15_32.sp4_v_t_45
 (15 11)  (777 523)  (777 523)  routing T_15_32.sp4_h_r_36 <X> T_15_32.lc_trk_g2_4
 (16 11)  (778 523)  (778 523)  routing T_15_32.sp4_h_r_36 <X> T_15_32.lc_trk_g2_4
 (17 11)  (779 523)  (779 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (783 523)  (783 523)  routing T_15_32.sp4_h_l_34 <X> T_15_32.lc_trk_g2_7
 (22 11)  (784 523)  (784 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 523)  (785 523)  routing T_15_32.sp4_h_r_46 <X> T_15_32.lc_trk_g2_6
 (24 11)  (786 523)  (786 523)  routing T_15_32.sp4_h_r_46 <X> T_15_32.lc_trk_g2_6
 (25 11)  (787 523)  (787 523)  routing T_15_32.sp4_h_r_46 <X> T_15_32.lc_trk_g2_6
 (26 12)  (788 524)  (788 524)  routing T_15_32.lc_trk_g2_6 <X> T_15_32.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 524)  (791 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 524)  (793 524)  routing T_15_32.lc_trk_g2_7 <X> T_15_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 524)  (794 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 524)  (795 524)  routing T_15_32.lc_trk_g2_7 <X> T_15_32.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 524)  (800 524)  LC_6 Logic Functioning bit
 (43 12)  (805 524)  (805 524)  LC_6 Logic Functioning bit
 (48 12)  (810 524)  (810 524)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (788 525)  (788 525)  routing T_15_32.lc_trk_g2_6 <X> T_15_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 525)  (790 525)  routing T_15_32.lc_trk_g2_6 <X> T_15_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 525)  (791 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 525)  (793 525)  routing T_15_32.lc_trk_g2_7 <X> T_15_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 525)  (794 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 525)  (797 525)  routing T_15_32.lc_trk_g0_2 <X> T_15_32.input_2_6
 (37 13)  (799 525)  (799 525)  LC_6 Logic Functioning bit
 (40 13)  (802 525)  (802 525)  LC_6 Logic Functioning bit


LogicTile_16_32

 (4 8)  (820 520)  (820 520)  routing T_16_32.sp4_h_l_37 <X> T_16_32.sp4_v_b_6
 (6 8)  (822 520)  (822 520)  routing T_16_32.sp4_h_l_37 <X> T_16_32.sp4_v_b_6
 (5 9)  (821 521)  (821 521)  routing T_16_32.sp4_h_l_37 <X> T_16_32.sp4_v_b_6
 (13 12)  (829 524)  (829 524)  routing T_16_32.sp4_h_l_46 <X> T_16_32.sp4_v_b_11
 (12 13)  (828 525)  (828 525)  routing T_16_32.sp4_h_l_46 <X> T_16_32.sp4_v_b_11


LogicTile_17_32

 (12 2)  (886 514)  (886 514)  routing T_17_32.sp4_v_b_2 <X> T_17_32.sp4_h_l_39
 (31 6)  (905 518)  (905 518)  routing T_17_32.lc_trk_g2_6 <X> T_17_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 518)  (906 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 518)  (907 518)  routing T_17_32.lc_trk_g2_6 <X> T_17_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 518)  (910 518)  LC_3 Logic Functioning bit
 (38 6)  (912 518)  (912 518)  LC_3 Logic Functioning bit
 (47 6)  (921 518)  (921 518)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (900 519)  (900 519)  routing T_17_32.lc_trk_g3_2 <X> T_17_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 519)  (901 519)  routing T_17_32.lc_trk_g3_2 <X> T_17_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 519)  (902 519)  routing T_17_32.lc_trk_g3_2 <X> T_17_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 519)  (903 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 519)  (905 519)  routing T_17_32.lc_trk_g2_6 <X> T_17_32.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 519)  (911 519)  LC_3 Logic Functioning bit
 (39 7)  (913 519)  (913 519)  LC_3 Logic Functioning bit
 (10 10)  (884 522)  (884 522)  routing T_17_32.sp4_v_b_2 <X> T_17_32.sp4_h_l_42
 (22 11)  (896 523)  (896 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 523)  (899 523)  routing T_17_32.sp4_r_v_b_38 <X> T_17_32.lc_trk_g2_6
 (22 13)  (896 525)  (896 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 525)  (899 525)  routing T_17_32.sp4_r_v_b_42 <X> T_17_32.lc_trk_g3_2


LogicTile_1_31

 (29 0)  (47 496)  (47 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 496)  (48 496)  routing T_1_31.lc_trk_g0_5 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 496)  (50 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 496)  (54 496)  LC_0 Logic Functioning bit
 (41 0)  (59 496)  (59 496)  LC_0 Logic Functioning bit
 (27 1)  (45 497)  (45 497)  routing T_1_31.lc_trk_g1_1 <X> T_1_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 497)  (47 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (38 1)  (56 497)  (56 497)  LC_0 Logic Functioning bit
 (43 1)  (61 497)  (61 497)  LC_0 Logic Functioning bit
 (49 1)  (67 497)  (67 497)  Carry_In_Mux bit 

 (0 2)  (18 498)  (18 498)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (2 2)  (20 498)  (20 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (22 498)  (22 498)  routing T_1_31.sp4_h_r_0 <X> T_1_31.sp4_v_t_37
 (15 2)  (33 498)  (33 498)  routing T_1_31.sp4_h_r_21 <X> T_1_31.lc_trk_g0_5
 (16 2)  (34 498)  (34 498)  routing T_1_31.sp4_h_r_21 <X> T_1_31.lc_trk_g0_5
 (17 2)  (35 498)  (35 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (36 498)  (36 498)  routing T_1_31.sp4_h_r_21 <X> T_1_31.lc_trk_g0_5
 (26 2)  (44 498)  (44 498)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_1/in_0
 (32 2)  (50 498)  (50 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 498)  (52 498)  routing T_1_31.lc_trk_g1_1 <X> T_1_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 498)  (54 498)  LC_1 Logic Functioning bit
 (37 2)  (55 498)  (55 498)  LC_1 Logic Functioning bit
 (38 2)  (56 498)  (56 498)  LC_1 Logic Functioning bit
 (42 2)  (60 498)  (60 498)  LC_1 Logic Functioning bit
 (45 2)  (63 498)  (63 498)  LC_1 Logic Functioning bit
 (50 2)  (68 498)  (68 498)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 499)  (18 499)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (5 3)  (23 499)  (23 499)  routing T_1_31.sp4_h_r_0 <X> T_1_31.sp4_v_t_37
 (18 3)  (36 499)  (36 499)  routing T_1_31.sp4_h_r_21 <X> T_1_31.lc_trk_g0_5
 (26 3)  (44 499)  (44 499)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 499)  (45 499)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 499)  (46 499)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 499)  (47 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 499)  (54 499)  LC_1 Logic Functioning bit
 (37 3)  (55 499)  (55 499)  LC_1 Logic Functioning bit
 (39 3)  (57 499)  (57 499)  LC_1 Logic Functioning bit
 (43 3)  (61 499)  (61 499)  LC_1 Logic Functioning bit
 (51 3)  (69 499)  (69 499)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (22 500)  (22 500)  routing T_1_31.sp4_v_t_42 <X> T_1_31.sp4_v_b_3
 (6 4)  (24 500)  (24 500)  routing T_1_31.sp4_v_t_42 <X> T_1_31.sp4_v_b_3
 (17 4)  (35 500)  (35 500)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (36 500)  (36 500)  routing T_1_31.wire_logic_cluster/lc_1/out <X> T_1_31.lc_trk_g1_1
 (14 5)  (32 501)  (32 501)  routing T_1_31.sp4_h_r_0 <X> T_1_31.lc_trk_g1_0
 (15 5)  (33 501)  (33 501)  routing T_1_31.sp4_h_r_0 <X> T_1_31.lc_trk_g1_0
 (16 5)  (34 501)  (34 501)  routing T_1_31.sp4_h_r_0 <X> T_1_31.lc_trk_g1_0
 (17 5)  (35 501)  (35 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (15 6)  (33 502)  (33 502)  routing T_1_31.bot_op_5 <X> T_1_31.lc_trk_g1_5
 (17 6)  (35 502)  (35 502)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (39 502)  (39 502)  routing T_1_31.wire_logic_cluster/lc_7/out <X> T_1_31.lc_trk_g1_7
 (22 6)  (40 502)  (40 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 8)  (45 504)  (45 504)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 504)  (46 504)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 504)  (47 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 504)  (49 504)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 504)  (50 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 504)  (51 504)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 504)  (52 504)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 504)  (54 504)  LC_4 Logic Functioning bit
 (37 8)  (55 504)  (55 504)  LC_4 Logic Functioning bit
 (38 8)  (56 504)  (56 504)  LC_4 Logic Functioning bit
 (39 8)  (57 504)  (57 504)  LC_4 Logic Functioning bit
 (40 8)  (58 504)  (58 504)  LC_4 Logic Functioning bit
 (41 8)  (59 504)  (59 504)  LC_4 Logic Functioning bit
 (42 8)  (60 504)  (60 504)  LC_4 Logic Functioning bit
 (43 8)  (61 504)  (61 504)  LC_4 Logic Functioning bit
 (51 8)  (69 504)  (69 504)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (44 505)  (44 505)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 505)  (45 505)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 505)  (46 505)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 505)  (47 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 505)  (48 505)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 505)  (54 505)  LC_4 Logic Functioning bit
 (37 9)  (55 505)  (55 505)  LC_4 Logic Functioning bit
 (38 9)  (56 505)  (56 505)  LC_4 Logic Functioning bit
 (39 9)  (57 505)  (57 505)  LC_4 Logic Functioning bit
 (41 9)  (59 505)  (59 505)  LC_4 Logic Functioning bit
 (43 9)  (61 505)  (61 505)  LC_4 Logic Functioning bit
 (22 10)  (40 506)  (40 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (44 506)  (44 506)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 506)  (45 506)  routing T_1_31.lc_trk_g3_5 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 506)  (46 506)  routing T_1_31.lc_trk_g3_5 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 506)  (47 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 506)  (48 506)  routing T_1_31.lc_trk_g3_5 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 506)  (50 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 506)  (51 506)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 506)  (52 506)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 506)  (54 506)  LC_5 Logic Functioning bit
 (37 10)  (55 506)  (55 506)  LC_5 Logic Functioning bit
 (38 10)  (56 506)  (56 506)  LC_5 Logic Functioning bit
 (41 10)  (59 506)  (59 506)  LC_5 Logic Functioning bit
 (43 10)  (61 506)  (61 506)  LC_5 Logic Functioning bit
 (46 10)  (64 506)  (64 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (70 506)  (70 506)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (44 507)  (44 507)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 507)  (46 507)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 507)  (47 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 507)  (50 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (52 507)  (52 507)  routing T_1_31.lc_trk_g1_0 <X> T_1_31.input_2_5
 (36 11)  (54 507)  (54 507)  LC_5 Logic Functioning bit
 (37 11)  (55 507)  (55 507)  LC_5 Logic Functioning bit
 (38 11)  (56 507)  (56 507)  LC_5 Logic Functioning bit
 (39 11)  (57 507)  (57 507)  LC_5 Logic Functioning bit
 (40 11)  (58 507)  (58 507)  LC_5 Logic Functioning bit
 (41 11)  (59 507)  (59 507)  LC_5 Logic Functioning bit
 (42 11)  (60 507)  (60 507)  LC_5 Logic Functioning bit
 (43 11)  (61 507)  (61 507)  LC_5 Logic Functioning bit
 (52 11)  (70 507)  (70 507)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (33 508)  (33 508)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g3_1
 (17 12)  (35 508)  (35 508)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 508)  (36 508)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g3_1
 (22 12)  (40 508)  (40 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (43 508)  (43 508)  routing T_1_31.rgt_op_2 <X> T_1_31.lc_trk_g3_2
 (36 12)  (54 508)  (54 508)  LC_6 Logic Functioning bit
 (43 12)  (61 508)  (61 508)  LC_6 Logic Functioning bit
 (50 12)  (68 508)  (68 508)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (69 508)  (69 508)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (39 509)  (39 509)  routing T_1_31.sp4_r_v_b_43 <X> T_1_31.lc_trk_g3_3
 (22 13)  (40 509)  (40 509)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 509)  (42 509)  routing T_1_31.rgt_op_2 <X> T_1_31.lc_trk_g3_2
 (26 13)  (44 509)  (44 509)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 509)  (45 509)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 509)  (46 509)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 509)  (47 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (55 509)  (55 509)  LC_6 Logic Functioning bit
 (42 13)  (60 509)  (60 509)  LC_6 Logic Functioning bit
 (15 14)  (33 510)  (33 510)  routing T_1_31.rgt_op_5 <X> T_1_31.lc_trk_g3_5
 (17 14)  (35 510)  (35 510)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 510)  (36 510)  routing T_1_31.rgt_op_5 <X> T_1_31.lc_trk_g3_5
 (25 14)  (43 510)  (43 510)  routing T_1_31.sp4_h_r_38 <X> T_1_31.lc_trk_g3_6
 (26 14)  (44 510)  (44 510)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 510)  (45 510)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 510)  (47 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 510)  (48 510)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 510)  (49 510)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 510)  (50 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 510)  (52 510)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 510)  (54 510)  LC_7 Logic Functioning bit
 (37 14)  (55 510)  (55 510)  LC_7 Logic Functioning bit
 (38 14)  (56 510)  (56 510)  LC_7 Logic Functioning bit
 (39 14)  (57 510)  (57 510)  LC_7 Logic Functioning bit
 (41 14)  (59 510)  (59 510)  LC_7 Logic Functioning bit
 (43 14)  (61 510)  (61 510)  LC_7 Logic Functioning bit
 (45 14)  (63 510)  (63 510)  LC_7 Logic Functioning bit
 (14 15)  (32 511)  (32 511)  routing T_1_31.sp4_r_v_b_44 <X> T_1_31.lc_trk_g3_4
 (17 15)  (35 511)  (35 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (40 511)  (40 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (41 511)  (41 511)  routing T_1_31.sp4_h_r_38 <X> T_1_31.lc_trk_g3_6
 (24 15)  (42 511)  (42 511)  routing T_1_31.sp4_h_r_38 <X> T_1_31.lc_trk_g3_6
 (26 15)  (44 511)  (44 511)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 511)  (45 511)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 511)  (46 511)  routing T_1_31.lc_trk_g3_6 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 511)  (47 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 511)  (48 511)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 511)  (54 511)  LC_7 Logic Functioning bit
 (38 15)  (56 511)  (56 511)  LC_7 Logic Functioning bit


LogicTile_2_31

 (6 0)  (78 496)  (78 496)  routing T_2_31.sp4_h_r_7 <X> T_2_31.sp4_v_b_0
 (22 0)  (94 496)  (94 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (22 1)  (94 497)  (94 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 497)  (95 497)  routing T_2_31.sp4_v_b_18 <X> T_2_31.lc_trk_g0_2
 (24 1)  (96 497)  (96 497)  routing T_2_31.sp4_v_b_18 <X> T_2_31.lc_trk_g0_2
 (0 2)  (72 498)  (72 498)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (2 2)  (74 498)  (74 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (89 498)  (89 498)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (90 498)  (90 498)  routing T_2_31.wire_logic_cluster/lc_5/out <X> T_2_31.lc_trk_g0_5
 (22 2)  (94 498)  (94 498)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 498)  (96 498)  routing T_2_31.bot_op_7 <X> T_2_31.lc_trk_g0_7
 (25 2)  (97 498)  (97 498)  routing T_2_31.bnr_op_6 <X> T_2_31.lc_trk_g0_6
 (27 2)  (99 498)  (99 498)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 498)  (100 498)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 498)  (101 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 498)  (103 498)  routing T_2_31.lc_trk_g0_6 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 498)  (104 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 498)  (107 498)  routing T_2_31.lc_trk_g2_5 <X> T_2_31.input_2_1
 (36 2)  (108 498)  (108 498)  LC_1 Logic Functioning bit
 (0 3)  (72 499)  (72 499)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (15 3)  (87 499)  (87 499)  routing T_2_31.bot_op_4 <X> T_2_31.lc_trk_g0_4
 (17 3)  (89 499)  (89 499)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (94 499)  (94 499)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (97 499)  (97 499)  routing T_2_31.bnr_op_6 <X> T_2_31.lc_trk_g0_6
 (27 3)  (99 499)  (99 499)  routing T_2_31.lc_trk_g1_0 <X> T_2_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 499)  (101 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 499)  (102 499)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 499)  (103 499)  routing T_2_31.lc_trk_g0_6 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 499)  (104 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (105 499)  (105 499)  routing T_2_31.lc_trk_g2_5 <X> T_2_31.input_2_1
 (22 4)  (94 500)  (94 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (98 500)  (98 500)  routing T_2_31.lc_trk_g2_4 <X> T_2_31.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 500)  (101 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 500)  (102 500)  routing T_2_31.lc_trk_g0_5 <X> T_2_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 500)  (103 500)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 500)  (104 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 500)  (105 500)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 500)  (106 500)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 500)  (108 500)  LC_2 Logic Functioning bit
 (37 4)  (109 500)  (109 500)  LC_2 Logic Functioning bit
 (38 4)  (110 500)  (110 500)  LC_2 Logic Functioning bit
 (39 4)  (111 500)  (111 500)  LC_2 Logic Functioning bit
 (40 4)  (112 500)  (112 500)  LC_2 Logic Functioning bit
 (41 4)  (113 500)  (113 500)  LC_2 Logic Functioning bit
 (43 4)  (115 500)  (115 500)  LC_2 Logic Functioning bit
 (48 4)  (120 500)  (120 500)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (122 500)  (122 500)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (87 501)  (87 501)  routing T_2_31.bot_op_0 <X> T_2_31.lc_trk_g1_0
 (17 5)  (89 501)  (89 501)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (93 501)  (93 501)  routing T_2_31.sp4_r_v_b_27 <X> T_2_31.lc_trk_g1_3
 (28 5)  (100 501)  (100 501)  routing T_2_31.lc_trk_g2_4 <X> T_2_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 501)  (101 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 501)  (103 501)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 501)  (108 501)  LC_2 Logic Functioning bit
 (37 5)  (109 501)  (109 501)  LC_2 Logic Functioning bit
 (38 5)  (110 501)  (110 501)  LC_2 Logic Functioning bit
 (39 5)  (111 501)  (111 501)  LC_2 Logic Functioning bit
 (40 5)  (112 501)  (112 501)  LC_2 Logic Functioning bit
 (41 5)  (113 501)  (113 501)  LC_2 Logic Functioning bit
 (42 5)  (114 501)  (114 501)  LC_2 Logic Functioning bit
 (43 5)  (115 501)  (115 501)  LC_2 Logic Functioning bit
 (14 6)  (86 502)  (86 502)  routing T_2_31.wire_logic_cluster/lc_4/out <X> T_2_31.lc_trk_g1_4
 (22 6)  (94 502)  (94 502)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 502)  (96 502)  routing T_2_31.top_op_7 <X> T_2_31.lc_trk_g1_7
 (32 6)  (104 502)  (104 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 502)  (105 502)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 502)  (106 502)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 502)  (110 502)  LC_3 Logic Functioning bit
 (39 6)  (111 502)  (111 502)  LC_3 Logic Functioning bit
 (50 6)  (122 502)  (122 502)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (76 503)  (76 503)  routing T_2_31.sp4_h_r_7 <X> T_2_31.sp4_h_l_38
 (6 7)  (78 503)  (78 503)  routing T_2_31.sp4_h_r_7 <X> T_2_31.sp4_h_l_38
 (17 7)  (89 503)  (89 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (93 503)  (93 503)  routing T_2_31.top_op_7 <X> T_2_31.lc_trk_g1_7
 (22 7)  (94 503)  (94 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (38 7)  (110 503)  (110 503)  LC_3 Logic Functioning bit
 (39 7)  (111 503)  (111 503)  LC_3 Logic Functioning bit
 (3 8)  (75 504)  (75 504)  routing T_2_31.sp12_h_r_1 <X> T_2_31.sp12_v_b_1
 (27 8)  (99 504)  (99 504)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 504)  (101 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 504)  (102 504)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 504)  (103 504)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 504)  (104 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 504)  (105 504)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 504)  (108 504)  LC_4 Logic Functioning bit
 (37 8)  (109 504)  (109 504)  LC_4 Logic Functioning bit
 (38 8)  (110 504)  (110 504)  LC_4 Logic Functioning bit
 (39 8)  (111 504)  (111 504)  LC_4 Logic Functioning bit
 (41 8)  (113 504)  (113 504)  LC_4 Logic Functioning bit
 (43 8)  (115 504)  (115 504)  LC_4 Logic Functioning bit
 (45 8)  (117 504)  (117 504)  LC_4 Logic Functioning bit
 (3 9)  (75 505)  (75 505)  routing T_2_31.sp12_h_r_1 <X> T_2_31.sp12_v_b_1
 (26 9)  (98 505)  (98 505)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 505)  (99 505)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 505)  (101 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 505)  (103 505)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 505)  (108 505)  LC_4 Logic Functioning bit
 (38 9)  (110 505)  (110 505)  LC_4 Logic Functioning bit
 (51 9)  (123 505)  (123 505)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (124 505)  (124 505)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (86 506)  (86 506)  routing T_2_31.rgt_op_4 <X> T_2_31.lc_trk_g2_4
 (15 10)  (87 506)  (87 506)  routing T_2_31.rgt_op_5 <X> T_2_31.lc_trk_g2_5
 (17 10)  (89 506)  (89 506)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 506)  (90 506)  routing T_2_31.rgt_op_5 <X> T_2_31.lc_trk_g2_5
 (21 10)  (93 506)  (93 506)  routing T_2_31.bnl_op_7 <X> T_2_31.lc_trk_g2_7
 (22 10)  (94 506)  (94 506)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (98 506)  (98 506)  routing T_2_31.lc_trk_g0_5 <X> T_2_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 506)  (99 506)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 506)  (101 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 506)  (102 506)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 506)  (103 506)  routing T_2_31.lc_trk_g0_4 <X> T_2_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 506)  (104 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 506)  (108 506)  LC_5 Logic Functioning bit
 (38 10)  (110 506)  (110 506)  LC_5 Logic Functioning bit
 (41 10)  (113 506)  (113 506)  LC_5 Logic Functioning bit
 (43 10)  (115 506)  (115 506)  LC_5 Logic Functioning bit
 (45 10)  (117 506)  (117 506)  LC_5 Logic Functioning bit
 (51 10)  (123 506)  (123 506)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (87 507)  (87 507)  routing T_2_31.rgt_op_4 <X> T_2_31.lc_trk_g2_4
 (17 11)  (89 507)  (89 507)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (93 507)  (93 507)  routing T_2_31.bnl_op_7 <X> T_2_31.lc_trk_g2_7
 (22 11)  (94 507)  (94 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (101 507)  (101 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 507)  (102 507)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 507)  (108 507)  LC_5 Logic Functioning bit
 (37 11)  (109 507)  (109 507)  LC_5 Logic Functioning bit
 (38 11)  (110 507)  (110 507)  LC_5 Logic Functioning bit
 (39 11)  (111 507)  (111 507)  LC_5 Logic Functioning bit
 (41 11)  (113 507)  (113 507)  LC_5 Logic Functioning bit
 (43 11)  (115 507)  (115 507)  LC_5 Logic Functioning bit
 (17 12)  (89 508)  (89 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (94 508)  (94 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (95 508)  (95 508)  routing T_2_31.sp4_h_r_27 <X> T_2_31.lc_trk_g3_3
 (24 12)  (96 508)  (96 508)  routing T_2_31.sp4_h_r_27 <X> T_2_31.lc_trk_g3_3
 (29 12)  (101 508)  (101 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 508)  (103 508)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 508)  (104 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 508)  (106 508)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 508)  (108 508)  LC_6 Logic Functioning bit
 (38 12)  (110 508)  (110 508)  LC_6 Logic Functioning bit
 (40 12)  (112 508)  (112 508)  LC_6 Logic Functioning bit
 (41 12)  (113 508)  (113 508)  LC_6 Logic Functioning bit
 (42 12)  (114 508)  (114 508)  LC_6 Logic Functioning bit
 (43 12)  (115 508)  (115 508)  LC_6 Logic Functioning bit
 (18 13)  (90 509)  (90 509)  routing T_2_31.sp4_r_v_b_41 <X> T_2_31.lc_trk_g3_1
 (21 13)  (93 509)  (93 509)  routing T_2_31.sp4_h_r_27 <X> T_2_31.lc_trk_g3_3
 (26 13)  (98 509)  (98 509)  routing T_2_31.lc_trk_g0_2 <X> T_2_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 509)  (101 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 509)  (102 509)  routing T_2_31.lc_trk_g0_3 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 509)  (103 509)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (40 13)  (112 509)  (112 509)  LC_6 Logic Functioning bit
 (41 13)  (113 509)  (113 509)  LC_6 Logic Functioning bit
 (42 13)  (114 509)  (114 509)  LC_6 Logic Functioning bit
 (43 13)  (115 509)  (115 509)  LC_6 Logic Functioning bit
 (22 14)  (94 510)  (94 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (95 510)  (95 510)  routing T_2_31.sp4_h_r_31 <X> T_2_31.lc_trk_g3_7
 (24 14)  (96 510)  (96 510)  routing T_2_31.sp4_h_r_31 <X> T_2_31.lc_trk_g3_7
 (26 14)  (98 510)  (98 510)  routing T_2_31.lc_trk_g0_7 <X> T_2_31.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 510)  (100 510)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 510)  (101 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 510)  (102 510)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 510)  (103 510)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 510)  (104 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 510)  (105 510)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 510)  (106 510)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (39 14)  (111 510)  (111 510)  LC_7 Logic Functioning bit
 (40 14)  (112 510)  (112 510)  LC_7 Logic Functioning bit
 (50 14)  (122 510)  (122 510)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (93 511)  (93 511)  routing T_2_31.sp4_h_r_31 <X> T_2_31.lc_trk_g3_7
 (22 15)  (94 511)  (94 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (98 511)  (98 511)  routing T_2_31.lc_trk_g0_7 <X> T_2_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 511)  (101 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 511)  (102 511)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 511)  (103 511)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (38 15)  (110 511)  (110 511)  LC_7 Logic Functioning bit
 (41 15)  (113 511)  (113 511)  LC_7 Logic Functioning bit
 (43 15)  (115 511)  (115 511)  LC_7 Logic Functioning bit


LogicTile_3_31

 (22 0)  (148 496)  (148 496)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (150 496)  (150 496)  routing T_3_31.bot_op_3 <X> T_3_31.lc_trk_g0_3
 (26 0)  (152 496)  (152 496)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 496)  (154 496)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 496)  (155 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 496)  (158 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 496)  (159 496)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 496)  (160 496)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 496)  (161 496)  routing T_3_31.lc_trk_g3_5 <X> T_3_31.input_2_0
 (47 0)  (173 496)  (173 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (139 497)  (139 497)  routing T_3_31.sp4_v_t_44 <X> T_3_31.sp4_h_r_2
 (14 1)  (140 497)  (140 497)  routing T_3_31.sp4_r_v_b_35 <X> T_3_31.lc_trk_g0_0
 (17 1)  (143 497)  (143 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (148 497)  (148 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 497)  (149 497)  routing T_3_31.sp4_v_b_18 <X> T_3_31.lc_trk_g0_2
 (24 1)  (150 497)  (150 497)  routing T_3_31.sp4_v_b_18 <X> T_3_31.lc_trk_g0_2
 (26 1)  (152 497)  (152 497)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 497)  (155 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 497)  (156 497)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 497)  (158 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (159 497)  (159 497)  routing T_3_31.lc_trk_g3_5 <X> T_3_31.input_2_0
 (34 1)  (160 497)  (160 497)  routing T_3_31.lc_trk_g3_5 <X> T_3_31.input_2_0
 (40 1)  (166 497)  (166 497)  LC_0 Logic Functioning bit
 (47 1)  (173 497)  (173 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (177 497)  (177 497)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 498)  (126 498)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (2 2)  (128 498)  (128 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 498)  (140 498)  routing T_3_31.bnr_op_4 <X> T_3_31.lc_trk_g0_4
 (15 2)  (141 498)  (141 498)  routing T_3_31.sp4_h_r_5 <X> T_3_31.lc_trk_g0_5
 (16 2)  (142 498)  (142 498)  routing T_3_31.sp4_h_r_5 <X> T_3_31.lc_trk_g0_5
 (17 2)  (143 498)  (143 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (152 498)  (152 498)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 498)  (155 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 498)  (157 498)  routing T_3_31.lc_trk_g0_4 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 498)  (158 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 498)  (162 498)  LC_1 Logic Functioning bit
 (37 2)  (163 498)  (163 498)  LC_1 Logic Functioning bit
 (38 2)  (164 498)  (164 498)  LC_1 Logic Functioning bit
 (39 2)  (165 498)  (165 498)  LC_1 Logic Functioning bit
 (41 2)  (167 498)  (167 498)  LC_1 Logic Functioning bit
 (42 2)  (168 498)  (168 498)  LC_1 Logic Functioning bit
 (43 2)  (169 498)  (169 498)  LC_1 Logic Functioning bit
 (47 2)  (173 498)  (173 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (126 499)  (126 499)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (14 3)  (140 499)  (140 499)  routing T_3_31.bnr_op_4 <X> T_3_31.lc_trk_g0_4
 (17 3)  (143 499)  (143 499)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (144 499)  (144 499)  routing T_3_31.sp4_h_r_5 <X> T_3_31.lc_trk_g0_5
 (22 3)  (148 499)  (148 499)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (150 499)  (150 499)  routing T_3_31.top_op_6 <X> T_3_31.lc_trk_g0_6
 (25 3)  (151 499)  (151 499)  routing T_3_31.top_op_6 <X> T_3_31.lc_trk_g0_6
 (27 3)  (153 499)  (153 499)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 499)  (154 499)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 499)  (155 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 499)  (158 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (159 499)  (159 499)  routing T_3_31.lc_trk_g2_1 <X> T_3_31.input_2_1
 (36 3)  (162 499)  (162 499)  LC_1 Logic Functioning bit
 (37 3)  (163 499)  (163 499)  LC_1 Logic Functioning bit
 (38 3)  (164 499)  (164 499)  LC_1 Logic Functioning bit
 (39 3)  (165 499)  (165 499)  LC_1 Logic Functioning bit
 (40 3)  (166 499)  (166 499)  LC_1 Logic Functioning bit
 (41 3)  (167 499)  (167 499)  LC_1 Logic Functioning bit
 (42 3)  (168 499)  (168 499)  LC_1 Logic Functioning bit
 (43 3)  (169 499)  (169 499)  LC_1 Logic Functioning bit
 (14 4)  (140 500)  (140 500)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (21 4)  (147 500)  (147 500)  routing T_3_31.sp4_v_b_3 <X> T_3_31.lc_trk_g1_3
 (22 4)  (148 500)  (148 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (149 500)  (149 500)  routing T_3_31.sp4_v_b_3 <X> T_3_31.lc_trk_g1_3
 (27 4)  (153 500)  (153 500)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 500)  (155 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 500)  (156 500)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 500)  (158 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (162 500)  (162 500)  LC_2 Logic Functioning bit
 (38 4)  (164 500)  (164 500)  LC_2 Logic Functioning bit
 (48 4)  (174 500)  (174 500)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (177 500)  (177 500)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (140 501)  (140 501)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (15 5)  (141 501)  (141 501)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (16 5)  (142 501)  (142 501)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (17 5)  (143 501)  (143 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (30 5)  (156 501)  (156 501)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 501)  (157 501)  routing T_3_31.lc_trk_g0_3 <X> T_3_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 501)  (162 501)  LC_2 Logic Functioning bit
 (38 5)  (164 501)  (164 501)  LC_2 Logic Functioning bit
 (14 6)  (140 502)  (140 502)  routing T_3_31.wire_logic_cluster/lc_4/out <X> T_3_31.lc_trk_g1_4
 (25 6)  (151 502)  (151 502)  routing T_3_31.sp4_h_l_11 <X> T_3_31.lc_trk_g1_6
 (27 6)  (153 502)  (153 502)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 502)  (155 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 502)  (158 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (161 502)  (161 502)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.input_2_3
 (36 6)  (162 502)  (162 502)  LC_3 Logic Functioning bit
 (37 6)  (163 502)  (163 502)  LC_3 Logic Functioning bit
 (45 6)  (171 502)  (171 502)  LC_3 Logic Functioning bit
 (46 6)  (172 502)  (172 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (177 502)  (177 502)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (178 502)  (178 502)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (143 503)  (143 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (148 503)  (148 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (149 503)  (149 503)  routing T_3_31.sp4_h_l_11 <X> T_3_31.lc_trk_g1_6
 (24 7)  (150 503)  (150 503)  routing T_3_31.sp4_h_l_11 <X> T_3_31.lc_trk_g1_6
 (25 7)  (151 503)  (151 503)  routing T_3_31.sp4_h_l_11 <X> T_3_31.lc_trk_g1_6
 (26 7)  (152 503)  (152 503)  routing T_3_31.lc_trk_g0_3 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 503)  (155 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 503)  (156 503)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 503)  (157 503)  routing T_3_31.lc_trk_g0_2 <X> T_3_31.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 503)  (158 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (160 503)  (160 503)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.input_2_3
 (35 7)  (161 503)  (161 503)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.input_2_3
 (36 7)  (162 503)  (162 503)  LC_3 Logic Functioning bit
 (39 7)  (165 503)  (165 503)  LC_3 Logic Functioning bit
 (53 7)  (179 503)  (179 503)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (137 504)  (137 504)  routing T_3_31.sp4_h_l_39 <X> T_3_31.sp4_v_b_8
 (13 8)  (139 504)  (139 504)  routing T_3_31.sp4_h_l_39 <X> T_3_31.sp4_v_b_8
 (15 8)  (141 504)  (141 504)  routing T_3_31.tnr_op_1 <X> T_3_31.lc_trk_g2_1
 (17 8)  (143 504)  (143 504)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (147 504)  (147 504)  routing T_3_31.sp4_v_t_14 <X> T_3_31.lc_trk_g2_3
 (22 8)  (148 504)  (148 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (149 504)  (149 504)  routing T_3_31.sp4_v_t_14 <X> T_3_31.lc_trk_g2_3
 (26 8)  (152 504)  (152 504)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 504)  (153 504)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 504)  (155 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 504)  (156 504)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 504)  (157 504)  routing T_3_31.lc_trk_g2_5 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 504)  (158 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 504)  (159 504)  routing T_3_31.lc_trk_g2_5 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 504)  (162 504)  LC_4 Logic Functioning bit
 (37 8)  (163 504)  (163 504)  LC_4 Logic Functioning bit
 (38 8)  (164 504)  (164 504)  LC_4 Logic Functioning bit
 (39 8)  (165 504)  (165 504)  LC_4 Logic Functioning bit
 (41 8)  (167 504)  (167 504)  LC_4 Logic Functioning bit
 (43 8)  (169 504)  (169 504)  LC_4 Logic Functioning bit
 (45 8)  (171 504)  (171 504)  LC_4 Logic Functioning bit
 (46 8)  (172 504)  (172 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (138 505)  (138 505)  routing T_3_31.sp4_h_l_39 <X> T_3_31.sp4_v_b_8
 (28 9)  (154 505)  (154 505)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 505)  (155 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 505)  (162 505)  LC_4 Logic Functioning bit
 (37 9)  (163 505)  (163 505)  LC_4 Logic Functioning bit
 (38 9)  (164 505)  (164 505)  LC_4 Logic Functioning bit
 (39 9)  (165 505)  (165 505)  LC_4 Logic Functioning bit
 (14 10)  (140 506)  (140 506)  routing T_3_31.bnl_op_4 <X> T_3_31.lc_trk_g2_4
 (15 10)  (141 506)  (141 506)  routing T_3_31.tnl_op_5 <X> T_3_31.lc_trk_g2_5
 (17 10)  (143 506)  (143 506)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (151 506)  (151 506)  routing T_3_31.rgt_op_6 <X> T_3_31.lc_trk_g2_6
 (27 10)  (153 506)  (153 506)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 506)  (154 506)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 506)  (155 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 506)  (157 506)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 506)  (158 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 506)  (159 506)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 506)  (162 506)  LC_5 Logic Functioning bit
 (38 10)  (164 506)  (164 506)  LC_5 Logic Functioning bit
 (41 10)  (167 506)  (167 506)  LC_5 Logic Functioning bit
 (43 10)  (169 506)  (169 506)  LC_5 Logic Functioning bit
 (45 10)  (171 506)  (171 506)  LC_5 Logic Functioning bit
 (46 10)  (172 506)  (172 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (140 507)  (140 507)  routing T_3_31.bnl_op_4 <X> T_3_31.lc_trk_g2_4
 (17 11)  (143 507)  (143 507)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (144 507)  (144 507)  routing T_3_31.tnl_op_5 <X> T_3_31.lc_trk_g2_5
 (22 11)  (148 507)  (148 507)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (150 507)  (150 507)  routing T_3_31.rgt_op_6 <X> T_3_31.lc_trk_g2_6
 (26 11)  (152 507)  (152 507)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 507)  (153 507)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 507)  (154 507)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 507)  (155 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 507)  (156 507)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 507)  (162 507)  LC_5 Logic Functioning bit
 (37 11)  (163 507)  (163 507)  LC_5 Logic Functioning bit
 (38 11)  (164 507)  (164 507)  LC_5 Logic Functioning bit
 (39 11)  (165 507)  (165 507)  LC_5 Logic Functioning bit
 (41 11)  (167 507)  (167 507)  LC_5 Logic Functioning bit
 (43 11)  (169 507)  (169 507)  LC_5 Logic Functioning bit
 (22 12)  (148 508)  (148 508)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (150 508)  (150 508)  routing T_3_31.tnl_op_3 <X> T_3_31.lc_trk_g3_3
 (26 12)  (152 508)  (152 508)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 508)  (155 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 508)  (156 508)  routing T_3_31.lc_trk_g0_5 <X> T_3_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 508)  (158 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 508)  (160 508)  routing T_3_31.lc_trk_g1_0 <X> T_3_31.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 508)  (161 508)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.input_2_6
 (36 12)  (162 508)  (162 508)  LC_6 Logic Functioning bit
 (37 12)  (163 508)  (163 508)  LC_6 Logic Functioning bit
 (38 12)  (164 508)  (164 508)  LC_6 Logic Functioning bit
 (39 12)  (165 508)  (165 508)  LC_6 Logic Functioning bit
 (40 12)  (166 508)  (166 508)  LC_6 Logic Functioning bit
 (41 12)  (167 508)  (167 508)  LC_6 Logic Functioning bit
 (42 12)  (168 508)  (168 508)  LC_6 Logic Functioning bit
 (43 12)  (169 508)  (169 508)  LC_6 Logic Functioning bit
 (14 13)  (140 509)  (140 509)  routing T_3_31.sp12_v_b_16 <X> T_3_31.lc_trk_g3_0
 (16 13)  (142 509)  (142 509)  routing T_3_31.sp12_v_b_16 <X> T_3_31.lc_trk_g3_0
 (17 13)  (143 509)  (143 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (147 509)  (147 509)  routing T_3_31.tnl_op_3 <X> T_3_31.lc_trk_g3_3
 (22 13)  (148 509)  (148 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (149 509)  (149 509)  routing T_3_31.sp4_h_l_15 <X> T_3_31.lc_trk_g3_2
 (24 13)  (150 509)  (150 509)  routing T_3_31.sp4_h_l_15 <X> T_3_31.lc_trk_g3_2
 (25 13)  (151 509)  (151 509)  routing T_3_31.sp4_h_l_15 <X> T_3_31.lc_trk_g3_2
 (26 13)  (152 509)  (152 509)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 509)  (154 509)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 509)  (155 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (158 509)  (158 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (161 509)  (161 509)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.input_2_6
 (36 13)  (162 509)  (162 509)  LC_6 Logic Functioning bit
 (37 13)  (163 509)  (163 509)  LC_6 Logic Functioning bit
 (38 13)  (164 509)  (164 509)  LC_6 Logic Functioning bit
 (39 13)  (165 509)  (165 509)  LC_6 Logic Functioning bit
 (40 13)  (166 509)  (166 509)  LC_6 Logic Functioning bit
 (42 13)  (168 509)  (168 509)  LC_6 Logic Functioning bit
 (43 13)  (169 509)  (169 509)  LC_6 Logic Functioning bit
 (52 13)  (178 509)  (178 509)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (141 510)  (141 510)  routing T_3_31.tnr_op_5 <X> T_3_31.lc_trk_g3_5
 (17 14)  (143 510)  (143 510)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (31 14)  (157 510)  (157 510)  routing T_3_31.lc_trk_g3_5 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 510)  (158 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 510)  (159 510)  routing T_3_31.lc_trk_g3_5 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 510)  (160 510)  routing T_3_31.lc_trk_g3_5 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 510)  (163 510)  LC_7 Logic Functioning bit
 (39 14)  (165 510)  (165 510)  LC_7 Logic Functioning bit
 (14 15)  (140 511)  (140 511)  routing T_3_31.sp4_r_v_b_44 <X> T_3_31.lc_trk_g3_4
 (17 15)  (143 511)  (143 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (152 511)  (152 511)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 511)  (154 511)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 511)  (155 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 511)  (162 511)  LC_7 Logic Functioning bit
 (38 15)  (164 511)  (164 511)  LC_7 Logic Functioning bit
 (48 15)  (174 511)  (174 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_31

 (17 0)  (197 496)  (197 496)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (198 496)  (198 496)  routing T_4_31.wire_logic_cluster/lc_1/out <X> T_4_31.lc_trk_g0_1
 (22 1)  (202 497)  (202 497)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (204 497)  (204 497)  routing T_4_31.bot_op_2 <X> T_4_31.lc_trk_g0_2
 (0 2)  (180 498)  (180 498)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (2 2)  (182 498)  (182 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (186 498)  (186 498)  routing T_4_31.sp4_v_b_9 <X> T_4_31.sp4_v_t_37
 (17 2)  (197 498)  (197 498)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (198 498)  (198 498)  routing T_4_31.bnr_op_5 <X> T_4_31.lc_trk_g0_5
 (21 2)  (201 498)  (201 498)  routing T_4_31.bnr_op_7 <X> T_4_31.lc_trk_g0_7
 (22 2)  (202 498)  (202 498)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (206 498)  (206 498)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 498)  (207 498)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 498)  (208 498)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 498)  (209 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 498)  (212 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 498)  (214 498)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 498)  (216 498)  LC_1 Logic Functioning bit
 (37 2)  (217 498)  (217 498)  LC_1 Logic Functioning bit
 (41 2)  (221 498)  (221 498)  LC_1 Logic Functioning bit
 (43 2)  (223 498)  (223 498)  LC_1 Logic Functioning bit
 (45 2)  (225 498)  (225 498)  LC_1 Logic Functioning bit
 (0 3)  (180 499)  (180 499)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (5 3)  (185 499)  (185 499)  routing T_4_31.sp4_v_b_9 <X> T_4_31.sp4_v_t_37
 (15 3)  (195 499)  (195 499)  routing T_4_31.bot_op_4 <X> T_4_31.lc_trk_g0_4
 (17 3)  (197 499)  (197 499)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (198 499)  (198 499)  routing T_4_31.bnr_op_5 <X> T_4_31.lc_trk_g0_5
 (21 3)  (201 499)  (201 499)  routing T_4_31.bnr_op_7 <X> T_4_31.lc_trk_g0_7
 (26 3)  (206 499)  (206 499)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 499)  (207 499)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 499)  (208 499)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 499)  (209 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 499)  (211 499)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 499)  (212 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (216 499)  (216 499)  LC_1 Logic Functioning bit
 (37 3)  (217 499)  (217 499)  LC_1 Logic Functioning bit
 (21 4)  (201 500)  (201 500)  routing T_4_31.bnr_op_3 <X> T_4_31.lc_trk_g1_3
 (22 4)  (202 500)  (202 500)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (208 500)  (208 500)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 500)  (209 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 500)  (210 500)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 500)  (212 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 500)  (213 500)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 500)  (214 500)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 500)  (216 500)  LC_2 Logic Functioning bit
 (38 4)  (218 500)  (218 500)  LC_2 Logic Functioning bit
 (45 4)  (225 500)  (225 500)  LC_2 Logic Functioning bit
 (15 5)  (195 501)  (195 501)  routing T_4_31.bot_op_0 <X> T_4_31.lc_trk_g1_0
 (17 5)  (197 501)  (197 501)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (201 501)  (201 501)  routing T_4_31.bnr_op_3 <X> T_4_31.lc_trk_g1_3
 (22 5)  (202 501)  (202 501)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (204 501)  (204 501)  routing T_4_31.top_op_2 <X> T_4_31.lc_trk_g1_2
 (25 5)  (205 501)  (205 501)  routing T_4_31.top_op_2 <X> T_4_31.lc_trk_g1_2
 (26 5)  (206 501)  (206 501)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 501)  (207 501)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 501)  (209 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 501)  (211 501)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 501)  (216 501)  LC_2 Logic Functioning bit
 (37 5)  (217 501)  (217 501)  LC_2 Logic Functioning bit
 (38 5)  (218 501)  (218 501)  LC_2 Logic Functioning bit
 (39 5)  (219 501)  (219 501)  LC_2 Logic Functioning bit
 (41 5)  (221 501)  (221 501)  LC_2 Logic Functioning bit
 (43 5)  (223 501)  (223 501)  LC_2 Logic Functioning bit
 (5 6)  (185 502)  (185 502)  routing T_4_31.sp4_v_t_44 <X> T_4_31.sp4_h_l_38
 (21 6)  (201 502)  (201 502)  routing T_4_31.wire_logic_cluster/lc_7/out <X> T_4_31.lc_trk_g1_7
 (22 6)  (202 502)  (202 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (184 503)  (184 503)  routing T_4_31.sp4_v_t_44 <X> T_4_31.sp4_h_l_38
 (6 7)  (186 503)  (186 503)  routing T_4_31.sp4_v_t_44 <X> T_4_31.sp4_h_l_38
 (15 8)  (195 504)  (195 504)  routing T_4_31.tnr_op_1 <X> T_4_31.lc_trk_g2_1
 (17 8)  (197 504)  (197 504)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (31 8)  (211 504)  (211 504)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 504)  (212 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 504)  (213 504)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 504)  (214 504)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_4/in_3
 (40 8)  (220 504)  (220 504)  LC_4 Logic Functioning bit
 (41 8)  (221 504)  (221 504)  LC_4 Logic Functioning bit
 (42 8)  (222 504)  (222 504)  LC_4 Logic Functioning bit
 (43 8)  (223 504)  (223 504)  LC_4 Logic Functioning bit
 (31 9)  (211 505)  (211 505)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_4/in_3
 (40 9)  (220 505)  (220 505)  LC_4 Logic Functioning bit
 (41 9)  (221 505)  (221 505)  LC_4 Logic Functioning bit
 (42 9)  (222 505)  (222 505)  LC_4 Logic Functioning bit
 (43 9)  (223 505)  (223 505)  LC_4 Logic Functioning bit
 (10 10)  (190 506)  (190 506)  routing T_4_31.sp4_v_b_2 <X> T_4_31.sp4_h_l_42
 (12 10)  (192 506)  (192 506)  routing T_4_31.sp4_v_b_8 <X> T_4_31.sp4_h_l_45
 (15 10)  (195 506)  (195 506)  routing T_4_31.rgt_op_5 <X> T_4_31.lc_trk_g2_5
 (17 10)  (197 506)  (197 506)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (198 506)  (198 506)  routing T_4_31.rgt_op_5 <X> T_4_31.lc_trk_g2_5
 (26 10)  (206 506)  (206 506)  routing T_4_31.lc_trk_g0_7 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 506)  (209 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 506)  (211 506)  routing T_4_31.lc_trk_g0_4 <X> T_4_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 506)  (212 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (215 506)  (215 506)  routing T_4_31.lc_trk_g0_5 <X> T_4_31.input_2_5
 (36 10)  (216 506)  (216 506)  LC_5 Logic Functioning bit
 (37 10)  (217 506)  (217 506)  LC_5 Logic Functioning bit
 (38 10)  (218 506)  (218 506)  LC_5 Logic Functioning bit
 (39 10)  (219 506)  (219 506)  LC_5 Logic Functioning bit
 (41 10)  (221 506)  (221 506)  LC_5 Logic Functioning bit
 (42 10)  (222 506)  (222 506)  LC_5 Logic Functioning bit
 (43 10)  (223 506)  (223 506)  LC_5 Logic Functioning bit
 (26 11)  (206 507)  (206 507)  routing T_4_31.lc_trk_g0_7 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 507)  (209 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 507)  (210 507)  routing T_4_31.lc_trk_g0_2 <X> T_4_31.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 507)  (212 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (216 507)  (216 507)  LC_5 Logic Functioning bit
 (37 11)  (217 507)  (217 507)  LC_5 Logic Functioning bit
 (38 11)  (218 507)  (218 507)  LC_5 Logic Functioning bit
 (39 11)  (219 507)  (219 507)  LC_5 Logic Functioning bit
 (40 11)  (220 507)  (220 507)  LC_5 Logic Functioning bit
 (41 11)  (221 507)  (221 507)  LC_5 Logic Functioning bit
 (42 11)  (222 507)  (222 507)  LC_5 Logic Functioning bit
 (43 11)  (223 507)  (223 507)  LC_5 Logic Functioning bit
 (15 12)  (195 508)  (195 508)  routing T_4_31.rgt_op_1 <X> T_4_31.lc_trk_g3_1
 (17 12)  (197 508)  (197 508)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (198 508)  (198 508)  routing T_4_31.rgt_op_1 <X> T_4_31.lc_trk_g3_1
 (25 12)  (205 508)  (205 508)  routing T_4_31.wire_logic_cluster/lc_2/out <X> T_4_31.lc_trk_g3_2
 (27 12)  (207 508)  (207 508)  routing T_4_31.lc_trk_g1_0 <X> T_4_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 508)  (209 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 508)  (212 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 508)  (214 508)  routing T_4_31.lc_trk_g1_2 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 508)  (216 508)  LC_6 Logic Functioning bit
 (37 12)  (217 508)  (217 508)  LC_6 Logic Functioning bit
 (38 12)  (218 508)  (218 508)  LC_6 Logic Functioning bit
 (39 12)  (219 508)  (219 508)  LC_6 Logic Functioning bit
 (41 12)  (221 508)  (221 508)  LC_6 Logic Functioning bit
 (42 12)  (222 508)  (222 508)  LC_6 Logic Functioning bit
 (43 12)  (223 508)  (223 508)  LC_6 Logic Functioning bit
 (50 12)  (230 508)  (230 508)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (202 509)  (202 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (211 509)  (211 509)  routing T_4_31.lc_trk_g1_2 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 509)  (216 509)  LC_6 Logic Functioning bit
 (37 13)  (217 509)  (217 509)  LC_6 Logic Functioning bit
 (38 13)  (218 509)  (218 509)  LC_6 Logic Functioning bit
 (39 13)  (219 509)  (219 509)  LC_6 Logic Functioning bit
 (41 13)  (221 509)  (221 509)  LC_6 Logic Functioning bit
 (42 13)  (222 509)  (222 509)  LC_6 Logic Functioning bit
 (43 13)  (223 509)  (223 509)  LC_6 Logic Functioning bit
 (46 13)  (226 509)  (226 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (205 510)  (205 510)  routing T_4_31.wire_logic_cluster/lc_6/out <X> T_4_31.lc_trk_g3_6
 (27 14)  (207 510)  (207 510)  routing T_4_31.lc_trk_g1_7 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 510)  (209 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 510)  (210 510)  routing T_4_31.lc_trk_g1_7 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 510)  (212 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 510)  (214 510)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 510)  (216 510)  LC_7 Logic Functioning bit
 (38 14)  (218 510)  (218 510)  LC_7 Logic Functioning bit
 (43 14)  (223 510)  (223 510)  LC_7 Logic Functioning bit
 (45 14)  (225 510)  (225 510)  LC_7 Logic Functioning bit
 (50 14)  (230 510)  (230 510)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (202 511)  (202 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (208 511)  (208 511)  routing T_4_31.lc_trk_g2_1 <X> T_4_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 511)  (209 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 511)  (210 511)  routing T_4_31.lc_trk_g1_7 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 511)  (211 511)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 511)  (216 511)  LC_7 Logic Functioning bit
 (38 15)  (218 511)  (218 511)  LC_7 Logic Functioning bit
 (42 15)  (222 511)  (222 511)  LC_7 Logic Functioning bit


LogicTile_5_31

 (25 0)  (259 496)  (259 496)  routing T_5_31.lft_op_2 <X> T_5_31.lc_trk_g0_2
 (26 0)  (260 496)  (260 496)  routing T_5_31.lc_trk_g0_4 <X> T_5_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 496)  (261 496)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 496)  (263 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 496)  (264 496)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 496)  (266 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 496)  (270 496)  LC_0 Logic Functioning bit
 (38 0)  (272 496)  (272 496)  LC_0 Logic Functioning bit
 (39 0)  (273 496)  (273 496)  LC_0 Logic Functioning bit
 (41 0)  (275 496)  (275 496)  LC_0 Logic Functioning bit
 (42 0)  (276 496)  (276 496)  LC_0 Logic Functioning bit
 (43 0)  (277 496)  (277 496)  LC_0 Logic Functioning bit
 (44 0)  (278 496)  (278 496)  LC_0 Logic Functioning bit
 (22 1)  (256 497)  (256 497)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 497)  (258 497)  routing T_5_31.lft_op_2 <X> T_5_31.lc_trk_g0_2
 (29 1)  (263 497)  (263 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 497)  (264 497)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (36 1)  (270 497)  (270 497)  LC_0 Logic Functioning bit
 (37 1)  (271 497)  (271 497)  LC_0 Logic Functioning bit
 (39 1)  (273 497)  (273 497)  LC_0 Logic Functioning bit
 (40 1)  (274 497)  (274 497)  LC_0 Logic Functioning bit
 (41 1)  (275 497)  (275 497)  LC_0 Logic Functioning bit
 (42 1)  (276 497)  (276 497)  LC_0 Logic Functioning bit
 (48 1)  (282 497)  (282 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (284 497)  (284 497)  Carry_In_Mux bit 

 (14 2)  (248 498)  (248 498)  routing T_5_31.lft_op_4 <X> T_5_31.lc_trk_g0_4
 (27 2)  (261 498)  (261 498)  routing T_5_31.lc_trk_g1_1 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 498)  (263 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 498)  (266 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 498)  (270 498)  LC_1 Logic Functioning bit
 (39 2)  (273 498)  (273 498)  LC_1 Logic Functioning bit
 (41 2)  (275 498)  (275 498)  LC_1 Logic Functioning bit
 (42 2)  (276 498)  (276 498)  LC_1 Logic Functioning bit
 (44 2)  (278 498)  (278 498)  LC_1 Logic Functioning bit
 (9 3)  (243 499)  (243 499)  routing T_5_31.sp4_v_b_5 <X> T_5_31.sp4_v_t_36
 (10 3)  (244 499)  (244 499)  routing T_5_31.sp4_v_b_5 <X> T_5_31.sp4_v_t_36
 (15 3)  (249 499)  (249 499)  routing T_5_31.lft_op_4 <X> T_5_31.lc_trk_g0_4
 (17 3)  (251 499)  (251 499)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (36 3)  (270 499)  (270 499)  LC_1 Logic Functioning bit
 (39 3)  (273 499)  (273 499)  LC_1 Logic Functioning bit
 (41 3)  (275 499)  (275 499)  LC_1 Logic Functioning bit
 (42 3)  (276 499)  (276 499)  LC_1 Logic Functioning bit
 (15 4)  (249 500)  (249 500)  routing T_5_31.lft_op_1 <X> T_5_31.lc_trk_g1_1
 (17 4)  (251 500)  (251 500)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 500)  (252 500)  routing T_5_31.lft_op_1 <X> T_5_31.lc_trk_g1_1
 (27 4)  (261 500)  (261 500)  routing T_5_31.lc_trk_g1_0 <X> T_5_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 500)  (263 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 500)  (266 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 500)  (270 500)  LC_2 Logic Functioning bit
 (39 4)  (273 500)  (273 500)  LC_2 Logic Functioning bit
 (41 4)  (275 500)  (275 500)  LC_2 Logic Functioning bit
 (42 4)  (276 500)  (276 500)  LC_2 Logic Functioning bit
 (44 4)  (278 500)  (278 500)  LC_2 Logic Functioning bit
 (15 5)  (249 501)  (249 501)  routing T_5_31.bot_op_0 <X> T_5_31.lc_trk_g1_0
 (17 5)  (251 501)  (251 501)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (36 5)  (270 501)  (270 501)  LC_2 Logic Functioning bit
 (39 5)  (273 501)  (273 501)  LC_2 Logic Functioning bit
 (41 5)  (275 501)  (275 501)  LC_2 Logic Functioning bit
 (42 5)  (276 501)  (276 501)  LC_2 Logic Functioning bit
 (22 6)  (256 502)  (256 502)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 502)  (258 502)  routing T_5_31.bot_op_7 <X> T_5_31.lc_trk_g1_7
 (25 6)  (259 502)  (259 502)  routing T_5_31.sp4_v_t_3 <X> T_5_31.lc_trk_g1_6
 (27 6)  (261 502)  (261 502)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 502)  (262 502)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 502)  (263 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 502)  (264 502)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 502)  (266 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 502)  (270 502)  LC_3 Logic Functioning bit
 (39 6)  (273 502)  (273 502)  LC_3 Logic Functioning bit
 (41 6)  (275 502)  (275 502)  LC_3 Logic Functioning bit
 (42 6)  (276 502)  (276 502)  LC_3 Logic Functioning bit
 (44 6)  (278 502)  (278 502)  LC_3 Logic Functioning bit
 (15 7)  (249 503)  (249 503)  routing T_5_31.bot_op_4 <X> T_5_31.lc_trk_g1_4
 (17 7)  (251 503)  (251 503)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (256 503)  (256 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (257 503)  (257 503)  routing T_5_31.sp4_v_t_3 <X> T_5_31.lc_trk_g1_6
 (25 7)  (259 503)  (259 503)  routing T_5_31.sp4_v_t_3 <X> T_5_31.lc_trk_g1_6
 (36 7)  (270 503)  (270 503)  LC_3 Logic Functioning bit
 (39 7)  (273 503)  (273 503)  LC_3 Logic Functioning bit
 (41 7)  (275 503)  (275 503)  LC_3 Logic Functioning bit
 (42 7)  (276 503)  (276 503)  LC_3 Logic Functioning bit
 (15 8)  (249 504)  (249 504)  routing T_5_31.sp4_h_r_25 <X> T_5_31.lc_trk_g2_1
 (16 8)  (250 504)  (250 504)  routing T_5_31.sp4_h_r_25 <X> T_5_31.lc_trk_g2_1
 (17 8)  (251 504)  (251 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (261 504)  (261 504)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 504)  (262 504)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 504)  (263 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 504)  (264 504)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 504)  (266 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 504)  (270 504)  LC_4 Logic Functioning bit
 (39 8)  (273 504)  (273 504)  LC_4 Logic Functioning bit
 (41 8)  (275 504)  (275 504)  LC_4 Logic Functioning bit
 (42 8)  (276 504)  (276 504)  LC_4 Logic Functioning bit
 (44 8)  (278 504)  (278 504)  LC_4 Logic Functioning bit
 (11 9)  (245 505)  (245 505)  routing T_5_31.sp4_h_l_45 <X> T_5_31.sp4_h_r_8
 (18 9)  (252 505)  (252 505)  routing T_5_31.sp4_h_r_25 <X> T_5_31.lc_trk_g2_1
 (30 9)  (264 505)  (264 505)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (36 9)  (270 505)  (270 505)  LC_4 Logic Functioning bit
 (39 9)  (273 505)  (273 505)  LC_4 Logic Functioning bit
 (41 9)  (275 505)  (275 505)  LC_4 Logic Functioning bit
 (42 9)  (276 505)  (276 505)  LC_4 Logic Functioning bit
 (29 10)  (263 506)  (263 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 506)  (266 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 506)  (270 506)  LC_5 Logic Functioning bit
 (41 10)  (275 506)  (275 506)  LC_5 Logic Functioning bit
 (44 10)  (278 506)  (278 506)  LC_5 Logic Functioning bit
 (9 11)  (243 507)  (243 507)  routing T_5_31.sp4_v_b_11 <X> T_5_31.sp4_v_t_42
 (10 11)  (244 507)  (244 507)  routing T_5_31.sp4_v_b_11 <X> T_5_31.sp4_v_t_42
 (28 11)  (262 507)  (262 507)  routing T_5_31.lc_trk_g2_1 <X> T_5_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 507)  (263 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 507)  (264 507)  routing T_5_31.lc_trk_g0_2 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (39 11)  (273 507)  (273 507)  LC_5 Logic Functioning bit
 (42 11)  (276 507)  (276 507)  LC_5 Logic Functioning bit
 (27 12)  (261 508)  (261 508)  routing T_5_31.lc_trk_g1_4 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 508)  (263 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 508)  (264 508)  routing T_5_31.lc_trk_g1_4 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 508)  (266 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 508)  (270 508)  LC_6 Logic Functioning bit
 (39 12)  (273 508)  (273 508)  LC_6 Logic Functioning bit
 (41 12)  (275 508)  (275 508)  LC_6 Logic Functioning bit
 (42 12)  (276 508)  (276 508)  LC_6 Logic Functioning bit
 (44 12)  (278 508)  (278 508)  LC_6 Logic Functioning bit
 (36 13)  (270 509)  (270 509)  LC_6 Logic Functioning bit
 (39 13)  (273 509)  (273 509)  LC_6 Logic Functioning bit
 (41 13)  (275 509)  (275 509)  LC_6 Logic Functioning bit
 (42 13)  (276 509)  (276 509)  LC_6 Logic Functioning bit
 (17 14)  (251 510)  (251 510)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (252 510)  (252 510)  routing T_5_31.bnl_op_5 <X> T_5_31.lc_trk_g3_5
 (25 14)  (259 510)  (259 510)  routing T_5_31.bnl_op_6 <X> T_5_31.lc_trk_g3_6
 (27 14)  (261 510)  (261 510)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 510)  (263 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 510)  (264 510)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 510)  (266 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 510)  (270 510)  LC_7 Logic Functioning bit
 (41 14)  (275 510)  (275 510)  LC_7 Logic Functioning bit
 (44 14)  (278 510)  (278 510)  LC_7 Logic Functioning bit
 (18 15)  (252 511)  (252 511)  routing T_5_31.bnl_op_5 <X> T_5_31.lc_trk_g3_5
 (22 15)  (256 511)  (256 511)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (259 511)  (259 511)  routing T_5_31.bnl_op_6 <X> T_5_31.lc_trk_g3_6
 (28 15)  (262 511)  (262 511)  routing T_5_31.lc_trk_g2_1 <X> T_5_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 511)  (263 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 511)  (264 511)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (39 15)  (273 511)  (273 511)  LC_7 Logic Functioning bit
 (42 15)  (276 511)  (276 511)  LC_7 Logic Functioning bit


LogicTile_6_31

 (15 0)  (303 496)  (303 496)  routing T_6_31.bot_op_1 <X> T_6_31.lc_trk_g0_1
 (17 0)  (305 496)  (305 496)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (309 496)  (309 496)  routing T_6_31.wire_logic_cluster/lc_3/out <X> T_6_31.lc_trk_g0_3
 (22 0)  (310 496)  (310 496)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (303 497)  (303 497)  routing T_6_31.bot_op_0 <X> T_6_31.lc_trk_g0_0
 (17 1)  (305 497)  (305 497)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (310 497)  (310 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (311 497)  (311 497)  routing T_6_31.sp4_h_r_2 <X> T_6_31.lc_trk_g0_2
 (24 1)  (312 497)  (312 497)  routing T_6_31.sp4_h_r_2 <X> T_6_31.lc_trk_g0_2
 (25 1)  (313 497)  (313 497)  routing T_6_31.sp4_h_r_2 <X> T_6_31.lc_trk_g0_2
 (0 2)  (288 498)  (288 498)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (2 2)  (290 498)  (290 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (317 498)  (317 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 498)  (320 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 498)  (321 498)  routing T_6_31.lc_trk_g2_0 <X> T_6_31.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 498)  (325 498)  LC_1 Logic Functioning bit
 (41 2)  (329 498)  (329 498)  LC_1 Logic Functioning bit
 (42 2)  (330 498)  (330 498)  LC_1 Logic Functioning bit
 (43 2)  (331 498)  (331 498)  LC_1 Logic Functioning bit
 (45 2)  (333 498)  (333 498)  LC_1 Logic Functioning bit
 (47 2)  (335 498)  (335 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (340 498)  (340 498)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (288 499)  (288 499)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (22 3)  (310 499)  (310 499)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (312 499)  (312 499)  routing T_6_31.bot_op_6 <X> T_6_31.lc_trk_g0_6
 (29 3)  (317 499)  (317 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 499)  (318 499)  routing T_6_31.lc_trk_g0_2 <X> T_6_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 499)  (320 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (321 499)  (321 499)  routing T_6_31.lc_trk_g2_1 <X> T_6_31.input_2_1
 (37 3)  (325 499)  (325 499)  LC_1 Logic Functioning bit
 (42 3)  (330 499)  (330 499)  LC_1 Logic Functioning bit
 (15 4)  (303 500)  (303 500)  routing T_6_31.sp12_h_r_1 <X> T_6_31.lc_trk_g1_1
 (17 4)  (305 500)  (305 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (306 500)  (306 500)  routing T_6_31.sp12_h_r_1 <X> T_6_31.lc_trk_g1_1
 (22 4)  (310 500)  (310 500)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 500)  (312 500)  routing T_6_31.bot_op_3 <X> T_6_31.lc_trk_g1_3
 (29 4)  (317 500)  (317 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 500)  (320 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 500)  (322 500)  routing T_6_31.lc_trk_g1_0 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 500)  (323 500)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.input_2_2
 (36 4)  (324 500)  (324 500)  LC_2 Logic Functioning bit
 (37 4)  (325 500)  (325 500)  LC_2 Logic Functioning bit
 (38 4)  (326 500)  (326 500)  LC_2 Logic Functioning bit
 (39 4)  (327 500)  (327 500)  LC_2 Logic Functioning bit
 (40 4)  (328 500)  (328 500)  LC_2 Logic Functioning bit
 (42 4)  (330 500)  (330 500)  LC_2 Logic Functioning bit
 (43 4)  (331 500)  (331 500)  LC_2 Logic Functioning bit
 (15 5)  (303 501)  (303 501)  routing T_6_31.sp4_v_t_5 <X> T_6_31.lc_trk_g1_0
 (16 5)  (304 501)  (304 501)  routing T_6_31.sp4_v_t_5 <X> T_6_31.lc_trk_g1_0
 (17 5)  (305 501)  (305 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (306 501)  (306 501)  routing T_6_31.sp12_h_r_1 <X> T_6_31.lc_trk_g1_1
 (22 5)  (310 501)  (310 501)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 501)  (312 501)  routing T_6_31.bot_op_2 <X> T_6_31.lc_trk_g1_2
 (26 5)  (314 501)  (314 501)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 501)  (315 501)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 501)  (317 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 501)  (318 501)  routing T_6_31.lc_trk_g0_3 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 501)  (320 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (321 501)  (321 501)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.input_2_2
 (34 5)  (322 501)  (322 501)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.input_2_2
 (35 5)  (323 501)  (323 501)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.input_2_2
 (36 5)  (324 501)  (324 501)  LC_2 Logic Functioning bit
 (37 5)  (325 501)  (325 501)  LC_2 Logic Functioning bit
 (38 5)  (326 501)  (326 501)  LC_2 Logic Functioning bit
 (39 5)  (327 501)  (327 501)  LC_2 Logic Functioning bit
 (42 5)  (330 501)  (330 501)  LC_2 Logic Functioning bit
 (43 5)  (331 501)  (331 501)  LC_2 Logic Functioning bit
 (17 6)  (305 502)  (305 502)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (306 502)  (306 502)  routing T_6_31.bnr_op_5 <X> T_6_31.lc_trk_g1_5
 (26 6)  (314 502)  (314 502)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 502)  (317 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 502)  (318 502)  routing T_6_31.lc_trk_g0_6 <X> T_6_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 502)  (319 502)  routing T_6_31.lc_trk_g1_5 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 502)  (320 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 502)  (322 502)  routing T_6_31.lc_trk_g1_5 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 502)  (324 502)  LC_3 Logic Functioning bit
 (37 6)  (325 502)  (325 502)  LC_3 Logic Functioning bit
 (38 6)  (326 502)  (326 502)  LC_3 Logic Functioning bit
 (39 6)  (327 502)  (327 502)  LC_3 Logic Functioning bit
 (41 6)  (329 502)  (329 502)  LC_3 Logic Functioning bit
 (43 6)  (331 502)  (331 502)  LC_3 Logic Functioning bit
 (53 6)  (341 502)  (341 502)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (13 7)  (301 503)  (301 503)  routing T_6_31.sp4_v_b_0 <X> T_6_31.sp4_h_l_40
 (15 7)  (303 503)  (303 503)  routing T_6_31.bot_op_4 <X> T_6_31.lc_trk_g1_4
 (17 7)  (305 503)  (305 503)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (306 503)  (306 503)  routing T_6_31.bnr_op_5 <X> T_6_31.lc_trk_g1_5
 (27 7)  (315 503)  (315 503)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 503)  (317 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 503)  (318 503)  routing T_6_31.lc_trk_g0_6 <X> T_6_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 503)  (324 503)  LC_3 Logic Functioning bit
 (37 7)  (325 503)  (325 503)  LC_3 Logic Functioning bit
 (38 7)  (326 503)  (326 503)  LC_3 Logic Functioning bit
 (39 7)  (327 503)  (327 503)  LC_3 Logic Functioning bit
 (40 7)  (328 503)  (328 503)  LC_3 Logic Functioning bit
 (41 7)  (329 503)  (329 503)  LC_3 Logic Functioning bit
 (42 7)  (330 503)  (330 503)  LC_3 Logic Functioning bit
 (43 7)  (331 503)  (331 503)  LC_3 Logic Functioning bit
 (11 8)  (299 504)  (299 504)  routing T_6_31.sp4_h_r_3 <X> T_6_31.sp4_v_b_8
 (14 8)  (302 504)  (302 504)  routing T_6_31.rgt_op_0 <X> T_6_31.lc_trk_g2_0
 (17 8)  (305 504)  (305 504)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 504)  (306 504)  routing T_6_31.wire_logic_cluster/lc_1/out <X> T_6_31.lc_trk_g2_1
 (27 8)  (315 504)  (315 504)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 504)  (317 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 504)  (319 504)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 504)  (320 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 504)  (321 504)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 504)  (322 504)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 504)  (324 504)  LC_4 Logic Functioning bit
 (37 8)  (325 504)  (325 504)  LC_4 Logic Functioning bit
 (38 8)  (326 504)  (326 504)  LC_4 Logic Functioning bit
 (41 8)  (329 504)  (329 504)  LC_4 Logic Functioning bit
 (42 8)  (330 504)  (330 504)  LC_4 Logic Functioning bit
 (43 8)  (331 504)  (331 504)  LC_4 Logic Functioning bit
 (50 8)  (338 504)  (338 504)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (298 505)  (298 505)  routing T_6_31.sp4_h_r_2 <X> T_6_31.sp4_v_b_7
 (15 9)  (303 505)  (303 505)  routing T_6_31.rgt_op_0 <X> T_6_31.lc_trk_g2_0
 (17 9)  (305 505)  (305 505)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (314 505)  (314 505)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 505)  (315 505)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 505)  (317 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 505)  (318 505)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 505)  (319 505)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 505)  (324 505)  LC_4 Logic Functioning bit
 (37 9)  (325 505)  (325 505)  LC_4 Logic Functioning bit
 (39 9)  (327 505)  (327 505)  LC_4 Logic Functioning bit
 (42 9)  (330 505)  (330 505)  LC_4 Logic Functioning bit
 (43 9)  (331 505)  (331 505)  LC_4 Logic Functioning bit
 (47 9)  (335 505)  (335 505)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (10 10)  (298 506)  (298 506)  routing T_6_31.sp4_v_b_2 <X> T_6_31.sp4_h_l_42
 (21 10)  (309 506)  (309 506)  routing T_6_31.rgt_op_7 <X> T_6_31.lc_trk_g2_7
 (22 10)  (310 506)  (310 506)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (312 506)  (312 506)  routing T_6_31.rgt_op_7 <X> T_6_31.lc_trk_g2_7
 (27 10)  (315 506)  (315 506)  routing T_6_31.lc_trk_g1_1 <X> T_6_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 506)  (317 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 506)  (319 506)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 506)  (320 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 506)  (321 506)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 506)  (324 506)  LC_5 Logic Functioning bit
 (38 10)  (326 506)  (326 506)  LC_5 Logic Functioning bit
 (50 10)  (338 506)  (338 506)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (310 507)  (310 507)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (312 507)  (312 507)  routing T_6_31.tnr_op_6 <X> T_6_31.lc_trk_g2_6
 (27 11)  (315 507)  (315 507)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 507)  (316 507)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 507)  (317 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 507)  (319 507)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 507)  (324 507)  LC_5 Logic Functioning bit
 (37 11)  (325 507)  (325 507)  LC_5 Logic Functioning bit
 (38 11)  (326 507)  (326 507)  LC_5 Logic Functioning bit
 (42 11)  (330 507)  (330 507)  LC_5 Logic Functioning bit
 (3 12)  (291 508)  (291 508)  routing T_6_31.sp12_v_t_22 <X> T_6_31.sp12_h_r_1
 (29 12)  (317 508)  (317 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (324 508)  (324 508)  LC_6 Logic Functioning bit
 (38 12)  (326 508)  (326 508)  LC_6 Logic Functioning bit
 (41 12)  (329 508)  (329 508)  LC_6 Logic Functioning bit
 (43 12)  (331 508)  (331 508)  LC_6 Logic Functioning bit
 (15 13)  (303 509)  (303 509)  routing T_6_31.tnr_op_0 <X> T_6_31.lc_trk_g3_0
 (17 13)  (305 509)  (305 509)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (317 509)  (317 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (21 14)  (309 510)  (309 510)  routing T_6_31.sp4_h_r_39 <X> T_6_31.lc_trk_g3_7
 (22 14)  (310 510)  (310 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (311 510)  (311 510)  routing T_6_31.sp4_h_r_39 <X> T_6_31.lc_trk_g3_7
 (24 14)  (312 510)  (312 510)  routing T_6_31.sp4_h_r_39 <X> T_6_31.lc_trk_g3_7
 (25 14)  (313 510)  (313 510)  routing T_6_31.wire_logic_cluster/lc_6/out <X> T_6_31.lc_trk_g3_6
 (32 14)  (320 510)  (320 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 510)  (322 510)  routing T_6_31.lc_trk_g1_1 <X> T_6_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 510)  (323 510)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_7
 (37 14)  (325 510)  (325 510)  LC_7 Logic Functioning bit
 (53 14)  (341 510)  (341 510)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (310 511)  (310 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (315 511)  (315 511)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 511)  (316 511)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 511)  (317 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 511)  (320 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 511)  (321 511)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_7
 (35 15)  (323 511)  (323 511)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_7
 (36 15)  (324 511)  (324 511)  LC_7 Logic Functioning bit
 (46 15)  (334 511)  (334 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (336 511)  (336 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_31

 (22 0)  (364 496)  (364 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (367 496)  (367 496)  routing T_7_31.sp4_h_l_7 <X> T_7_31.lc_trk_g0_2
 (27 0)  (369 496)  (369 496)  routing T_7_31.lc_trk_g1_2 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 496)  (371 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 496)  (373 496)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 496)  (374 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 496)  (375 496)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 496)  (376 496)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (11 1)  (353 497)  (353 497)  routing T_7_31.sp4_h_l_39 <X> T_7_31.sp4_h_r_2
 (15 1)  (357 497)  (357 497)  routing T_7_31.bot_op_0 <X> T_7_31.lc_trk_g0_0
 (17 1)  (359 497)  (359 497)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (363 497)  (363 497)  routing T_7_31.sp4_r_v_b_32 <X> T_7_31.lc_trk_g0_3
 (22 1)  (364 497)  (364 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 497)  (365 497)  routing T_7_31.sp4_h_l_7 <X> T_7_31.lc_trk_g0_2
 (24 1)  (366 497)  (366 497)  routing T_7_31.sp4_h_l_7 <X> T_7_31.lc_trk_g0_2
 (25 1)  (367 497)  (367 497)  routing T_7_31.sp4_h_l_7 <X> T_7_31.lc_trk_g0_2
 (29 1)  (371 497)  (371 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 497)  (372 497)  routing T_7_31.lc_trk_g1_2 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 497)  (373 497)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 497)  (374 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 497)  (375 497)  routing T_7_31.lc_trk_g3_1 <X> T_7_31.input_2_0
 (34 1)  (376 497)  (376 497)  routing T_7_31.lc_trk_g3_1 <X> T_7_31.input_2_0
 (40 1)  (382 497)  (382 497)  LC_0 Logic Functioning bit
 (0 2)  (342 498)  (342 498)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (2 2)  (344 498)  (344 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 498)  (356 498)  routing T_7_31.wire_logic_cluster/lc_4/out <X> T_7_31.lc_trk_g0_4
 (21 2)  (363 498)  (363 498)  routing T_7_31.sp4_v_b_7 <X> T_7_31.lc_trk_g0_7
 (22 2)  (364 498)  (364 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (365 498)  (365 498)  routing T_7_31.sp4_v_b_7 <X> T_7_31.lc_trk_g0_7
 (25 2)  (367 498)  (367 498)  routing T_7_31.sp4_h_r_14 <X> T_7_31.lc_trk_g0_6
 (28 2)  (370 498)  (370 498)  routing T_7_31.lc_trk_g2_0 <X> T_7_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 498)  (371 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 498)  (374 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (379 498)  (379 498)  LC_1 Logic Functioning bit
 (38 2)  (380 498)  (380 498)  LC_1 Logic Functioning bit
 (39 2)  (381 498)  (381 498)  LC_1 Logic Functioning bit
 (41 2)  (383 498)  (383 498)  LC_1 Logic Functioning bit
 (45 2)  (387 498)  (387 498)  LC_1 Logic Functioning bit
 (46 2)  (388 498)  (388 498)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (389 498)  (389 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (392 498)  (392 498)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (393 498)  (393 498)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (395 498)  (395 498)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 499)  (342 499)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (8 3)  (350 499)  (350 499)  routing T_7_31.sp4_h_l_36 <X> T_7_31.sp4_v_t_36
 (17 3)  (359 499)  (359 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 499)  (364 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 499)  (365 499)  routing T_7_31.sp4_h_r_14 <X> T_7_31.lc_trk_g0_6
 (24 3)  (366 499)  (366 499)  routing T_7_31.sp4_h_r_14 <X> T_7_31.lc_trk_g0_6
 (26 3)  (368 499)  (368 499)  routing T_7_31.lc_trk_g0_3 <X> T_7_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 499)  (371 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 499)  (373 499)  routing T_7_31.lc_trk_g0_2 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 499)  (378 499)  LC_1 Logic Functioning bit
 (38 3)  (380 499)  (380 499)  LC_1 Logic Functioning bit
 (53 3)  (395 499)  (395 499)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (356 500)  (356 500)  routing T_7_31.wire_logic_cluster/lc_0/out <X> T_7_31.lc_trk_g1_0
 (16 4)  (358 500)  (358 500)  routing T_7_31.sp12_h_r_9 <X> T_7_31.lc_trk_g1_1
 (17 4)  (359 500)  (359 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (363 500)  (363 500)  routing T_7_31.lft_op_3 <X> T_7_31.lc_trk_g1_3
 (22 4)  (364 500)  (364 500)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 500)  (366 500)  routing T_7_31.lft_op_3 <X> T_7_31.lc_trk_g1_3
 (27 4)  (369 500)  (369 500)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 500)  (370 500)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 500)  (371 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 500)  (372 500)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 500)  (374 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 500)  (376 500)  routing T_7_31.lc_trk_g1_0 <X> T_7_31.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 500)  (380 500)  LC_2 Logic Functioning bit
 (41 4)  (383 500)  (383 500)  LC_2 Logic Functioning bit
 (43 4)  (385 500)  (385 500)  LC_2 Logic Functioning bit
 (45 4)  (387 500)  (387 500)  LC_2 Logic Functioning bit
 (46 4)  (388 500)  (388 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (359 501)  (359 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 501)  (364 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (365 501)  (365 501)  routing T_7_31.sp12_h_l_17 <X> T_7_31.lc_trk_g1_2
 (25 5)  (367 501)  (367 501)  routing T_7_31.sp12_h_l_17 <X> T_7_31.lc_trk_g1_2
 (26 5)  (368 501)  (368 501)  routing T_7_31.lc_trk_g2_2 <X> T_7_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 501)  (370 501)  routing T_7_31.lc_trk_g2_2 <X> T_7_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 501)  (371 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 501)  (374 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (376 501)  (376 501)  routing T_7_31.lc_trk_g1_1 <X> T_7_31.input_2_2
 (39 5)  (381 501)  (381 501)  LC_2 Logic Functioning bit
 (40 5)  (382 501)  (382 501)  LC_2 Logic Functioning bit
 (43 5)  (385 501)  (385 501)  LC_2 Logic Functioning bit
 (48 5)  (390 501)  (390 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (393 501)  (393 501)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (358 502)  (358 502)  routing T_7_31.sp4_v_b_13 <X> T_7_31.lc_trk_g1_5
 (17 6)  (359 502)  (359 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (360 502)  (360 502)  routing T_7_31.sp4_v_b_13 <X> T_7_31.lc_trk_g1_5
 (25 6)  (367 502)  (367 502)  routing T_7_31.sp4_h_r_14 <X> T_7_31.lc_trk_g1_6
 (27 6)  (369 502)  (369 502)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 502)  (370 502)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 502)  (371 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 502)  (374 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 502)  (376 502)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 502)  (378 502)  LC_3 Logic Functioning bit
 (37 6)  (379 502)  (379 502)  LC_3 Logic Functioning bit
 (38 6)  (380 502)  (380 502)  LC_3 Logic Functioning bit
 (39 6)  (381 502)  (381 502)  LC_3 Logic Functioning bit
 (41 6)  (383 502)  (383 502)  LC_3 Logic Functioning bit
 (43 6)  (385 502)  (385 502)  LC_3 Logic Functioning bit
 (18 7)  (360 503)  (360 503)  routing T_7_31.sp4_v_b_13 <X> T_7_31.lc_trk_g1_5
 (22 7)  (364 503)  (364 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 503)  (365 503)  routing T_7_31.sp4_h_r_14 <X> T_7_31.lc_trk_g1_6
 (24 7)  (366 503)  (366 503)  routing T_7_31.sp4_h_r_14 <X> T_7_31.lc_trk_g1_6
 (30 7)  (372 503)  (372 503)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 503)  (373 503)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 503)  (378 503)  LC_3 Logic Functioning bit
 (37 7)  (379 503)  (379 503)  LC_3 Logic Functioning bit
 (38 7)  (380 503)  (380 503)  LC_3 Logic Functioning bit
 (39 7)  (381 503)  (381 503)  LC_3 Logic Functioning bit
 (41 7)  (383 503)  (383 503)  LC_3 Logic Functioning bit
 (43 7)  (385 503)  (385 503)  LC_3 Logic Functioning bit
 (14 8)  (356 504)  (356 504)  routing T_7_31.bnl_op_0 <X> T_7_31.lc_trk_g2_0
 (22 8)  (364 504)  (364 504)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (366 504)  (366 504)  routing T_7_31.tnl_op_3 <X> T_7_31.lc_trk_g2_3
 (25 8)  (367 504)  (367 504)  routing T_7_31.wire_logic_cluster/lc_2/out <X> T_7_31.lc_trk_g2_2
 (29 8)  (371 504)  (371 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 504)  (374 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 504)  (376 504)  routing T_7_31.lc_trk_g1_0 <X> T_7_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 504)  (377 504)  routing T_7_31.lc_trk_g0_4 <X> T_7_31.input_2_4
 (37 8)  (379 504)  (379 504)  LC_4 Logic Functioning bit
 (41 8)  (383 504)  (383 504)  LC_4 Logic Functioning bit
 (42 8)  (384 504)  (384 504)  LC_4 Logic Functioning bit
 (43 8)  (385 504)  (385 504)  LC_4 Logic Functioning bit
 (45 8)  (387 504)  (387 504)  LC_4 Logic Functioning bit
 (46 8)  (388 504)  (388 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (389 504)  (389 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (393 504)  (393 504)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (350 505)  (350 505)  routing T_7_31.sp4_h_l_36 <X> T_7_31.sp4_v_b_7
 (9 9)  (351 505)  (351 505)  routing T_7_31.sp4_h_l_36 <X> T_7_31.sp4_v_b_7
 (10 9)  (352 505)  (352 505)  routing T_7_31.sp4_h_l_36 <X> T_7_31.sp4_v_b_7
 (14 9)  (356 505)  (356 505)  routing T_7_31.bnl_op_0 <X> T_7_31.lc_trk_g2_0
 (17 9)  (359 505)  (359 505)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (363 505)  (363 505)  routing T_7_31.tnl_op_3 <X> T_7_31.lc_trk_g2_3
 (22 9)  (364 505)  (364 505)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (368 505)  (368 505)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 505)  (369 505)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 505)  (370 505)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 505)  (371 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 505)  (372 505)  routing T_7_31.lc_trk_g0_3 <X> T_7_31.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 505)  (374 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (379 505)  (379 505)  LC_4 Logic Functioning bit
 (42 9)  (384 505)  (384 505)  LC_4 Logic Functioning bit
 (46 9)  (388 505)  (388 505)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (367 506)  (367 506)  routing T_7_31.sp4_v_b_38 <X> T_7_31.lc_trk_g2_6
 (27 10)  (369 506)  (369 506)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 506)  (370 506)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 506)  (371 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 506)  (372 506)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 506)  (373 506)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 506)  (374 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 506)  (375 506)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 506)  (376 506)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 506)  (379 506)  LC_5 Logic Functioning bit
 (38 10)  (380 506)  (380 506)  LC_5 Logic Functioning bit
 (41 10)  (383 506)  (383 506)  LC_5 Logic Functioning bit
 (45 10)  (387 506)  (387 506)  LC_5 Logic Functioning bit
 (14 11)  (356 507)  (356 507)  routing T_7_31.tnl_op_4 <X> T_7_31.lc_trk_g2_4
 (15 11)  (357 507)  (357 507)  routing T_7_31.tnl_op_4 <X> T_7_31.lc_trk_g2_4
 (17 11)  (359 507)  (359 507)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (364 507)  (364 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 507)  (365 507)  routing T_7_31.sp4_v_b_38 <X> T_7_31.lc_trk_g2_6
 (25 11)  (367 507)  (367 507)  routing T_7_31.sp4_v_b_38 <X> T_7_31.lc_trk_g2_6
 (27 11)  (369 507)  (369 507)  routing T_7_31.lc_trk_g1_0 <X> T_7_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 507)  (371 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 507)  (373 507)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 507)  (374 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (377 507)  (377 507)  routing T_7_31.lc_trk_g0_3 <X> T_7_31.input_2_5
 (36 11)  (378 507)  (378 507)  LC_5 Logic Functioning bit
 (38 11)  (380 507)  (380 507)  LC_5 Logic Functioning bit
 (41 11)  (383 507)  (383 507)  LC_5 Logic Functioning bit
 (15 12)  (357 508)  (357 508)  routing T_7_31.sp4_v_t_28 <X> T_7_31.lc_trk_g3_1
 (16 12)  (358 508)  (358 508)  routing T_7_31.sp4_v_t_28 <X> T_7_31.lc_trk_g3_1
 (17 12)  (359 508)  (359 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (363 508)  (363 508)  routing T_7_31.bnl_op_3 <X> T_7_31.lc_trk_g3_3
 (22 12)  (364 508)  (364 508)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (368 508)  (368 508)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 508)  (370 508)  routing T_7_31.lc_trk_g2_3 <X> T_7_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 508)  (371 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 508)  (373 508)  routing T_7_31.lc_trk_g0_7 <X> T_7_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 508)  (374 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (377 508)  (377 508)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.input_2_6
 (36 12)  (378 508)  (378 508)  LC_6 Logic Functioning bit
 (38 12)  (380 508)  (380 508)  LC_6 Logic Functioning bit
 (43 12)  (385 508)  (385 508)  LC_6 Logic Functioning bit
 (21 13)  (363 509)  (363 509)  routing T_7_31.bnl_op_3 <X> T_7_31.lc_trk_g3_3
 (27 13)  (369 509)  (369 509)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 509)  (371 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 509)  (372 509)  routing T_7_31.lc_trk_g2_3 <X> T_7_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 509)  (373 509)  routing T_7_31.lc_trk_g0_7 <X> T_7_31.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 509)  (374 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (377 509)  (377 509)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.input_2_6
 (37 13)  (379 509)  (379 509)  LC_6 Logic Functioning bit
 (39 13)  (381 509)  (381 509)  LC_6 Logic Functioning bit
 (14 14)  (356 510)  (356 510)  routing T_7_31.bnl_op_4 <X> T_7_31.lc_trk_g3_4
 (17 14)  (359 510)  (359 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 510)  (360 510)  routing T_7_31.wire_logic_cluster/lc_5/out <X> T_7_31.lc_trk_g3_5
 (21 14)  (363 510)  (363 510)  routing T_7_31.bnl_op_7 <X> T_7_31.lc_trk_g3_7
 (22 14)  (364 510)  (364 510)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (368 510)  (368 510)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 510)  (370 510)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 510)  (371 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 510)  (372 510)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 510)  (373 510)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 510)  (374 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 510)  (375 510)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 510)  (378 510)  LC_7 Logic Functioning bit
 (38 14)  (380 510)  (380 510)  LC_7 Logic Functioning bit
 (40 14)  (382 510)  (382 510)  LC_7 Logic Functioning bit
 (41 14)  (383 510)  (383 510)  LC_7 Logic Functioning bit
 (43 14)  (385 510)  (385 510)  LC_7 Logic Functioning bit
 (45 14)  (387 510)  (387 510)  LC_7 Logic Functioning bit
 (47 14)  (389 510)  (389 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (392 510)  (392 510)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (356 511)  (356 511)  routing T_7_31.bnl_op_4 <X> T_7_31.lc_trk_g3_4
 (17 15)  (359 511)  (359 511)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (363 511)  (363 511)  routing T_7_31.bnl_op_7 <X> T_7_31.lc_trk_g3_7
 (22 15)  (364 511)  (364 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 511)  (365 511)  routing T_7_31.sp4_v_b_46 <X> T_7_31.lc_trk_g3_6
 (24 15)  (366 511)  (366 511)  routing T_7_31.sp4_v_b_46 <X> T_7_31.lc_trk_g3_6
 (26 15)  (368 511)  (368 511)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 511)  (369 511)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 511)  (371 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 511)  (372 511)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (41 15)  (383 511)  (383 511)  LC_7 Logic Functioning bit
 (46 15)  (388 511)  (388 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (394 511)  (394 511)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_9_31

 (16 0)  (454 496)  (454 496)  routing T_9_31.sp12_h_l_14 <X> T_9_31.lc_trk_g0_1
 (17 0)  (455 496)  (455 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (456 497)  (456 497)  routing T_9_31.sp12_h_l_14 <X> T_9_31.lc_trk_g0_1
 (0 2)  (438 498)  (438 498)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (2 2)  (440 498)  (440 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (463 498)  (463 498)  routing T_9_31.sp12_h_l_5 <X> T_9_31.lc_trk_g0_6
 (26 2)  (464 498)  (464 498)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 498)  (465 498)  routing T_9_31.lc_trk_g1_1 <X> T_9_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 498)  (467 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 498)  (469 498)  routing T_9_31.lc_trk_g0_6 <X> T_9_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 498)  (470 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 498)  (473 498)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.input_2_1
 (36 2)  (474 498)  (474 498)  LC_1 Logic Functioning bit
 (37 2)  (475 498)  (475 498)  LC_1 Logic Functioning bit
 (38 2)  (476 498)  (476 498)  LC_1 Logic Functioning bit
 (41 2)  (479 498)  (479 498)  LC_1 Logic Functioning bit
 (43 2)  (481 498)  (481 498)  LC_1 Logic Functioning bit
 (45 2)  (483 498)  (483 498)  LC_1 Logic Functioning bit
 (0 3)  (438 499)  (438 499)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (1 3)  (439 499)  (439 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (452 499)  (452 499)  routing T_9_31.sp12_h_r_20 <X> T_9_31.lc_trk_g0_4
 (16 3)  (454 499)  (454 499)  routing T_9_31.sp12_h_r_20 <X> T_9_31.lc_trk_g0_4
 (17 3)  (455 499)  (455 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (460 499)  (460 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (462 499)  (462 499)  routing T_9_31.sp12_h_l_5 <X> T_9_31.lc_trk_g0_6
 (25 3)  (463 499)  (463 499)  routing T_9_31.sp12_h_l_5 <X> T_9_31.lc_trk_g0_6
 (27 3)  (465 499)  (465 499)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 499)  (466 499)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 499)  (467 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 499)  (469 499)  routing T_9_31.lc_trk_g0_6 <X> T_9_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 499)  (470 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (471 499)  (471 499)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.input_2_1
 (34 3)  (472 499)  (472 499)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.input_2_1
 (35 3)  (473 499)  (473 499)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.input_2_1
 (36 3)  (474 499)  (474 499)  LC_1 Logic Functioning bit
 (38 3)  (476 499)  (476 499)  LC_1 Logic Functioning bit
 (41 3)  (479 499)  (479 499)  LC_1 Logic Functioning bit
 (4 4)  (442 500)  (442 500)  routing T_9_31.sp4_h_l_38 <X> T_9_31.sp4_v_b_3
 (17 4)  (455 500)  (455 500)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (456 500)  (456 500)  routing T_9_31.wire_logic_cluster/lc_1/out <X> T_9_31.lc_trk_g1_1
 (22 4)  (460 500)  (460 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 500)  (461 500)  routing T_9_31.sp4_h_r_3 <X> T_9_31.lc_trk_g1_3
 (24 4)  (462 500)  (462 500)  routing T_9_31.sp4_h_r_3 <X> T_9_31.lc_trk_g1_3
 (5 5)  (443 501)  (443 501)  routing T_9_31.sp4_h_l_38 <X> T_9_31.sp4_v_b_3
 (21 5)  (459 501)  (459 501)  routing T_9_31.sp4_h_r_3 <X> T_9_31.lc_trk_g1_3
 (11 6)  (449 502)  (449 502)  routing T_9_31.sp4_h_l_37 <X> T_9_31.sp4_v_t_40
 (14 6)  (452 502)  (452 502)  routing T_9_31.sp12_h_l_3 <X> T_9_31.lc_trk_g1_4
 (21 6)  (459 502)  (459 502)  routing T_9_31.wire_logic_cluster/lc_7/out <X> T_9_31.lc_trk_g1_7
 (22 6)  (460 502)  (460 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (452 503)  (452 503)  routing T_9_31.sp12_h_l_3 <X> T_9_31.lc_trk_g1_4
 (15 7)  (453 503)  (453 503)  routing T_9_31.sp12_h_l_3 <X> T_9_31.lc_trk_g1_4
 (17 7)  (455 503)  (455 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (13 8)  (451 504)  (451 504)  routing T_9_31.sp4_h_l_45 <X> T_9_31.sp4_v_b_8
 (17 8)  (455 504)  (455 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (464 504)  (464 504)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 504)  (467 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 504)  (470 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 504)  (471 504)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 504)  (472 504)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (43 8)  (481 504)  (481 504)  LC_4 Logic Functioning bit
 (12 9)  (450 505)  (450 505)  routing T_9_31.sp4_h_l_45 <X> T_9_31.sp4_v_b_8
 (26 9)  (464 505)  (464 505)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 505)  (465 505)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 505)  (466 505)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 505)  (467 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 505)  (469 505)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 505)  (470 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (471 505)  (471 505)  routing T_9_31.lc_trk_g3_3 <X> T_9_31.input_2_4
 (34 9)  (472 505)  (472 505)  routing T_9_31.lc_trk_g3_3 <X> T_9_31.input_2_4
 (35 9)  (473 505)  (473 505)  routing T_9_31.lc_trk_g3_3 <X> T_9_31.input_2_4
 (37 9)  (475 505)  (475 505)  LC_4 Logic Functioning bit
 (39 9)  (477 505)  (477 505)  LC_4 Logic Functioning bit
 (40 9)  (478 505)  (478 505)  LC_4 Logic Functioning bit
 (42 9)  (480 505)  (480 505)  LC_4 Logic Functioning bit
 (43 9)  (481 505)  (481 505)  LC_4 Logic Functioning bit
 (16 10)  (454 506)  (454 506)  routing T_9_31.sp4_v_b_37 <X> T_9_31.lc_trk_g2_5
 (17 10)  (455 506)  (455 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 506)  (456 506)  routing T_9_31.sp4_v_b_37 <X> T_9_31.lc_trk_g2_5
 (27 10)  (465 506)  (465 506)  routing T_9_31.lc_trk_g1_3 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 506)  (467 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 506)  (469 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 506)  (470 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 506)  (471 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 506)  (472 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 506)  (475 506)  LC_5 Logic Functioning bit
 (38 10)  (476 506)  (476 506)  LC_5 Logic Functioning bit
 (41 10)  (479 506)  (479 506)  LC_5 Logic Functioning bit
 (12 11)  (450 507)  (450 507)  routing T_9_31.sp4_h_l_45 <X> T_9_31.sp4_v_t_45
 (18 11)  (456 507)  (456 507)  routing T_9_31.sp4_v_b_37 <X> T_9_31.lc_trk_g2_5
 (26 11)  (464 507)  (464 507)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 507)  (465 507)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 507)  (466 507)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 507)  (467 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 507)  (468 507)  routing T_9_31.lc_trk_g1_3 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 507)  (470 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (474 507)  (474 507)  LC_5 Logic Functioning bit
 (38 11)  (476 507)  (476 507)  LC_5 Logic Functioning bit
 (41 11)  (479 507)  (479 507)  LC_5 Logic Functioning bit
 (2 12)  (440 508)  (440 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (453 508)  (453 508)  routing T_9_31.rgt_op_1 <X> T_9_31.lc_trk_g3_1
 (17 12)  (455 508)  (455 508)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 508)  (456 508)  routing T_9_31.rgt_op_1 <X> T_9_31.lc_trk_g3_1
 (21 12)  (459 508)  (459 508)  routing T_9_31.sp4_h_r_43 <X> T_9_31.lc_trk_g3_3
 (22 12)  (460 508)  (460 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 508)  (461 508)  routing T_9_31.sp4_h_r_43 <X> T_9_31.lc_trk_g3_3
 (24 12)  (462 508)  (462 508)  routing T_9_31.sp4_h_r_43 <X> T_9_31.lc_trk_g3_3
 (25 12)  (463 508)  (463 508)  routing T_9_31.sp4_h_r_42 <X> T_9_31.lc_trk_g3_2
 (27 12)  (465 508)  (465 508)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 508)  (467 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 508)  (468 508)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 508)  (469 508)  routing T_9_31.lc_trk_g2_5 <X> T_9_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 508)  (470 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 508)  (471 508)  routing T_9_31.lc_trk_g2_5 <X> T_9_31.wire_logic_cluster/lc_6/in_3
 (43 12)  (481 508)  (481 508)  LC_6 Logic Functioning bit
 (50 12)  (488 508)  (488 508)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (459 509)  (459 509)  routing T_9_31.sp4_h_r_43 <X> T_9_31.lc_trk_g3_3
 (22 13)  (460 509)  (460 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 509)  (461 509)  routing T_9_31.sp4_h_r_42 <X> T_9_31.lc_trk_g3_2
 (24 13)  (462 509)  (462 509)  routing T_9_31.sp4_h_r_42 <X> T_9_31.lc_trk_g3_2
 (25 13)  (463 509)  (463 509)  routing T_9_31.sp4_h_r_42 <X> T_9_31.lc_trk_g3_2
 (27 13)  (465 509)  (465 509)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 509)  (466 509)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 509)  (467 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 509)  (475 509)  LC_6 Logic Functioning bit
 (39 13)  (477 509)  (477 509)  LC_6 Logic Functioning bit
 (40 13)  (478 509)  (478 509)  LC_6 Logic Functioning bit
 (42 13)  (480 509)  (480 509)  LC_6 Logic Functioning bit
 (43 13)  (481 509)  (481 509)  LC_6 Logic Functioning bit
 (17 14)  (455 510)  (455 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (19 14)  (457 510)  (457 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (460 510)  (460 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (463 510)  (463 510)  routing T_9_31.sp4_h_r_38 <X> T_9_31.lc_trk_g3_6
 (27 14)  (465 510)  (465 510)  routing T_9_31.lc_trk_g1_7 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 510)  (467 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 510)  (468 510)  routing T_9_31.lc_trk_g1_7 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 510)  (469 510)  routing T_9_31.lc_trk_g0_4 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 510)  (470 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 510)  (475 510)  LC_7 Logic Functioning bit
 (41 14)  (479 510)  (479 510)  LC_7 Logic Functioning bit
 (43 14)  (481 510)  (481 510)  LC_7 Logic Functioning bit
 (45 14)  (483 510)  (483 510)  LC_7 Logic Functioning bit
 (50 14)  (488 510)  (488 510)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (452 511)  (452 511)  routing T_9_31.sp12_v_b_20 <X> T_9_31.lc_trk_g3_4
 (16 15)  (454 511)  (454 511)  routing T_9_31.sp12_v_b_20 <X> T_9_31.lc_trk_g3_4
 (17 15)  (455 511)  (455 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (456 511)  (456 511)  routing T_9_31.sp4_r_v_b_45 <X> T_9_31.lc_trk_g3_5
 (22 15)  (460 511)  (460 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 511)  (461 511)  routing T_9_31.sp4_h_r_38 <X> T_9_31.lc_trk_g3_6
 (24 15)  (462 511)  (462 511)  routing T_9_31.sp4_h_r_38 <X> T_9_31.lc_trk_g3_6
 (28 15)  (466 511)  (466 511)  routing T_9_31.lc_trk_g2_1 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 511)  (467 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 511)  (468 511)  routing T_9_31.lc_trk_g1_7 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 511)  (474 511)  LC_7 Logic Functioning bit
 (41 15)  (479 511)  (479 511)  LC_7 Logic Functioning bit
 (43 15)  (481 511)  (481 511)  LC_7 Logic Functioning bit


LogicTile_10_31

 (14 0)  (506 496)  (506 496)  routing T_10_31.wire_logic_cluster/lc_0/out <X> T_10_31.lc_trk_g0_0
 (16 0)  (508 496)  (508 496)  routing T_10_31.sp12_h_r_9 <X> T_10_31.lc_trk_g0_1
 (17 0)  (509 496)  (509 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (29 0)  (521 496)  (521 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 496)  (523 496)  routing T_10_31.lc_trk_g3_4 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 496)  (524 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 496)  (525 496)  routing T_10_31.lc_trk_g3_4 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 496)  (526 496)  routing T_10_31.lc_trk_g3_4 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 496)  (527 496)  routing T_10_31.lc_trk_g2_4 <X> T_10_31.input_2_0
 (36 0)  (528 496)  (528 496)  LC_0 Logic Functioning bit
 (38 0)  (530 496)  (530 496)  LC_0 Logic Functioning bit
 (41 0)  (533 496)  (533 496)  LC_0 Logic Functioning bit
 (42 0)  (534 496)  (534 496)  LC_0 Logic Functioning bit
 (45 0)  (537 496)  (537 496)  LC_0 Logic Functioning bit
 (17 1)  (509 497)  (509 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (521 497)  (521 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 497)  (524 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 497)  (525 497)  routing T_10_31.lc_trk_g2_4 <X> T_10_31.input_2_0
 (37 1)  (529 497)  (529 497)  LC_0 Logic Functioning bit
 (39 1)  (531 497)  (531 497)  LC_0 Logic Functioning bit
 (40 1)  (532 497)  (532 497)  LC_0 Logic Functioning bit
 (42 1)  (534 497)  (534 497)  LC_0 Logic Functioning bit
 (0 2)  (492 498)  (492 498)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (2 2)  (494 498)  (494 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (498 498)  (498 498)  routing T_10_31.sp4_h_l_42 <X> T_10_31.sp4_v_t_37
 (28 2)  (520 498)  (520 498)  routing T_10_31.lc_trk_g2_6 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 498)  (521 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 498)  (522 498)  routing T_10_31.lc_trk_g2_6 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 498)  (523 498)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 498)  (524 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 498)  (525 498)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 498)  (526 498)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 498)  (528 498)  LC_1 Logic Functioning bit
 (38 2)  (530 498)  (530 498)  LC_1 Logic Functioning bit
 (41 2)  (533 498)  (533 498)  LC_1 Logic Functioning bit
 (42 2)  (534 498)  (534 498)  LC_1 Logic Functioning bit
 (43 2)  (535 498)  (535 498)  LC_1 Logic Functioning bit
 (0 3)  (492 499)  (492 499)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (11 3)  (503 499)  (503 499)  routing T_10_31.sp4_h_r_2 <X> T_10_31.sp4_h_l_39
 (27 3)  (519 499)  (519 499)  routing T_10_31.lc_trk_g1_0 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 499)  (521 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 499)  (522 499)  routing T_10_31.lc_trk_g2_6 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 499)  (524 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 499)  (525 499)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.input_2_1
 (34 3)  (526 499)  (526 499)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.input_2_1
 (35 3)  (527 499)  (527 499)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.input_2_1
 (36 3)  (528 499)  (528 499)  LC_1 Logic Functioning bit
 (38 3)  (530 499)  (530 499)  LC_1 Logic Functioning bit
 (42 3)  (534 499)  (534 499)  LC_1 Logic Functioning bit
 (4 4)  (496 500)  (496 500)  routing T_10_31.sp4_h_l_38 <X> T_10_31.sp4_v_b_3
 (14 4)  (506 500)  (506 500)  routing T_10_31.sp4_v_b_8 <X> T_10_31.lc_trk_g1_0
 (15 4)  (507 500)  (507 500)  routing T_10_31.sp4_v_b_17 <X> T_10_31.lc_trk_g1_1
 (16 4)  (508 500)  (508 500)  routing T_10_31.sp4_v_b_17 <X> T_10_31.lc_trk_g1_1
 (17 4)  (509 500)  (509 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (5 5)  (497 501)  (497 501)  routing T_10_31.sp4_h_l_38 <X> T_10_31.sp4_v_b_3
 (6 5)  (498 501)  (498 501)  routing T_10_31.sp4_h_l_38 <X> T_10_31.sp4_h_r_3
 (14 5)  (506 501)  (506 501)  routing T_10_31.sp4_v_b_8 <X> T_10_31.lc_trk_g1_0
 (16 5)  (508 501)  (508 501)  routing T_10_31.sp4_v_b_8 <X> T_10_31.lc_trk_g1_0
 (17 5)  (509 501)  (509 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 6)  (513 502)  (513 502)  routing T_10_31.sp12_h_l_4 <X> T_10_31.lc_trk_g1_7
 (22 6)  (514 502)  (514 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 502)  (516 502)  routing T_10_31.sp12_h_l_4 <X> T_10_31.lc_trk_g1_7
 (14 7)  (506 503)  (506 503)  routing T_10_31.top_op_4 <X> T_10_31.lc_trk_g1_4
 (15 7)  (507 503)  (507 503)  routing T_10_31.top_op_4 <X> T_10_31.lc_trk_g1_4
 (17 7)  (509 503)  (509 503)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (513 503)  (513 503)  routing T_10_31.sp12_h_l_4 <X> T_10_31.lc_trk_g1_7
 (22 7)  (514 503)  (514 503)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 503)  (516 503)  routing T_10_31.bot_op_6 <X> T_10_31.lc_trk_g1_6
 (8 8)  (500 504)  (500 504)  routing T_10_31.sp4_h_l_42 <X> T_10_31.sp4_h_r_7
 (21 8)  (513 504)  (513 504)  routing T_10_31.rgt_op_3 <X> T_10_31.lc_trk_g2_3
 (22 8)  (514 504)  (514 504)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 504)  (516 504)  routing T_10_31.rgt_op_3 <X> T_10_31.lc_trk_g2_3
 (26 8)  (518 504)  (518 504)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 504)  (519 504)  routing T_10_31.lc_trk_g1_4 <X> T_10_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 504)  (521 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 504)  (522 504)  routing T_10_31.lc_trk_g1_4 <X> T_10_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 504)  (524 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 504)  (525 504)  routing T_10_31.lc_trk_g2_3 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 504)  (528 504)  LC_4 Logic Functioning bit
 (38 8)  (530 504)  (530 504)  LC_4 Logic Functioning bit
 (42 8)  (534 504)  (534 504)  LC_4 Logic Functioning bit
 (8 9)  (500 505)  (500 505)  routing T_10_31.sp4_h_l_42 <X> T_10_31.sp4_v_b_7
 (9 9)  (501 505)  (501 505)  routing T_10_31.sp4_h_l_42 <X> T_10_31.sp4_v_b_7
 (27 9)  (519 505)  (519 505)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 505)  (520 505)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 505)  (521 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 505)  (523 505)  routing T_10_31.lc_trk_g2_3 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 505)  (524 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (526 505)  (526 505)  routing T_10_31.lc_trk_g1_1 <X> T_10_31.input_2_4
 (36 9)  (528 505)  (528 505)  LC_4 Logic Functioning bit
 (37 9)  (529 505)  (529 505)  LC_4 Logic Functioning bit
 (38 9)  (530 505)  (530 505)  LC_4 Logic Functioning bit
 (39 9)  (531 505)  (531 505)  LC_4 Logic Functioning bit
 (43 9)  (535 505)  (535 505)  LC_4 Logic Functioning bit
 (4 10)  (496 506)  (496 506)  routing T_10_31.sp4_h_r_0 <X> T_10_31.sp4_v_t_43
 (6 10)  (498 506)  (498 506)  routing T_10_31.sp4_h_r_0 <X> T_10_31.sp4_v_t_43
 (25 10)  (517 506)  (517 506)  routing T_10_31.rgt_op_6 <X> T_10_31.lc_trk_g2_6
 (26 10)  (518 506)  (518 506)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 506)  (519 506)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 506)  (521 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 506)  (522 506)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 506)  (523 506)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 506)  (524 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 506)  (525 506)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 506)  (526 506)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 506)  (529 506)  LC_5 Logic Functioning bit
 (41 10)  (533 506)  (533 506)  LC_5 Logic Functioning bit
 (42 10)  (534 506)  (534 506)  LC_5 Logic Functioning bit
 (43 10)  (535 506)  (535 506)  LC_5 Logic Functioning bit
 (50 10)  (542 506)  (542 506)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (496 507)  (496 507)  routing T_10_31.sp4_v_b_1 <X> T_10_31.sp4_h_l_43
 (5 11)  (497 507)  (497 507)  routing T_10_31.sp4_h_r_0 <X> T_10_31.sp4_v_t_43
 (14 11)  (506 507)  (506 507)  routing T_10_31.sp4_h_l_17 <X> T_10_31.lc_trk_g2_4
 (15 11)  (507 507)  (507 507)  routing T_10_31.sp4_h_l_17 <X> T_10_31.lc_trk_g2_4
 (16 11)  (508 507)  (508 507)  routing T_10_31.sp4_h_l_17 <X> T_10_31.lc_trk_g2_4
 (17 11)  (509 507)  (509 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (514 507)  (514 507)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 507)  (516 507)  routing T_10_31.rgt_op_6 <X> T_10_31.lc_trk_g2_6
 (26 11)  (518 507)  (518 507)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 507)  (519 507)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 507)  (521 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 507)  (522 507)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_5/in_1
 (37 11)  (529 507)  (529 507)  LC_5 Logic Functioning bit
 (42 11)  (534 507)  (534 507)  LC_5 Logic Functioning bit
 (4 12)  (496 508)  (496 508)  routing T_10_31.sp4_h_l_44 <X> T_10_31.sp4_v_b_9
 (5 13)  (497 509)  (497 509)  routing T_10_31.sp4_h_l_44 <X> T_10_31.sp4_v_b_9
 (22 13)  (514 509)  (514 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (17 14)  (509 510)  (509 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (5 15)  (497 511)  (497 511)  routing T_10_31.sp4_h_l_44 <X> T_10_31.sp4_v_t_44
 (14 15)  (506 511)  (506 511)  routing T_10_31.sp4_r_v_b_44 <X> T_10_31.lc_trk_g3_4
 (17 15)  (509 511)  (509 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (510 511)  (510 511)  routing T_10_31.sp4_r_v_b_45 <X> T_10_31.lc_trk_g3_5


LogicTile_11_31

 (11 0)  (557 496)  (557 496)  routing T_11_31.sp4_h_l_45 <X> T_11_31.sp4_v_b_2
 (13 0)  (559 496)  (559 496)  routing T_11_31.sp4_h_l_45 <X> T_11_31.sp4_v_b_2
 (17 0)  (563 496)  (563 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (568 496)  (568 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 496)  (569 496)  routing T_11_31.sp4_h_r_3 <X> T_11_31.lc_trk_g0_3
 (24 0)  (570 496)  (570 496)  routing T_11_31.sp4_h_r_3 <X> T_11_31.lc_trk_g0_3
 (27 0)  (573 496)  (573 496)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 496)  (575 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 496)  (578 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 496)  (582 496)  LC_0 Logic Functioning bit
 (37 0)  (583 496)  (583 496)  LC_0 Logic Functioning bit
 (39 0)  (585 496)  (585 496)  LC_0 Logic Functioning bit
 (43 0)  (589 496)  (589 496)  LC_0 Logic Functioning bit
 (12 1)  (558 497)  (558 497)  routing T_11_31.sp4_h_l_45 <X> T_11_31.sp4_v_b_2
 (21 1)  (567 497)  (567 497)  routing T_11_31.sp4_h_r_3 <X> T_11_31.lc_trk_g0_3
 (30 1)  (576 497)  (576 497)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 497)  (577 497)  routing T_11_31.lc_trk_g0_3 <X> T_11_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 497)  (578 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (580 497)  (580 497)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.input_2_0
 (35 1)  (581 497)  (581 497)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.input_2_0
 (36 1)  (582 497)  (582 497)  LC_0 Logic Functioning bit
 (37 1)  (583 497)  (583 497)  LC_0 Logic Functioning bit
 (39 1)  (585 497)  (585 497)  LC_0 Logic Functioning bit
 (43 1)  (589 497)  (589 497)  LC_0 Logic Functioning bit
 (0 2)  (546 498)  (546 498)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (2 2)  (548 498)  (548 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (573 498)  (573 498)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 498)  (574 498)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 498)  (575 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 498)  (577 498)  routing T_11_31.lc_trk_g0_4 <X> T_11_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 498)  (578 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 498)  (581 498)  routing T_11_31.lc_trk_g1_6 <X> T_11_31.input_2_1
 (36 2)  (582 498)  (582 498)  LC_1 Logic Functioning bit
 (38 2)  (584 498)  (584 498)  LC_1 Logic Functioning bit
 (41 2)  (587 498)  (587 498)  LC_1 Logic Functioning bit
 (45 2)  (591 498)  (591 498)  LC_1 Logic Functioning bit
 (0 3)  (546 499)  (546 499)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (14 3)  (560 499)  (560 499)  routing T_11_31.sp4_r_v_b_28 <X> T_11_31.lc_trk_g0_4
 (17 3)  (563 499)  (563 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (572 499)  (572 499)  routing T_11_31.lc_trk_g2_3 <X> T_11_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 499)  (574 499)  routing T_11_31.lc_trk_g2_3 <X> T_11_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 499)  (575 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 499)  (578 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 499)  (580 499)  routing T_11_31.lc_trk_g1_6 <X> T_11_31.input_2_1
 (35 3)  (581 499)  (581 499)  routing T_11_31.lc_trk_g1_6 <X> T_11_31.input_2_1
 (37 3)  (583 499)  (583 499)  LC_1 Logic Functioning bit
 (38 3)  (584 499)  (584 499)  LC_1 Logic Functioning bit
 (41 3)  (587 499)  (587 499)  LC_1 Logic Functioning bit
 (52 3)  (598 499)  (598 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (560 500)  (560 500)  routing T_11_31.wire_logic_cluster/lc_0/out <X> T_11_31.lc_trk_g1_0
 (22 4)  (568 500)  (568 500)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 500)  (570 500)  routing T_11_31.top_op_3 <X> T_11_31.lc_trk_g1_3
 (25 4)  (571 500)  (571 500)  routing T_11_31.sp4_h_l_7 <X> T_11_31.lc_trk_g1_2
 (27 4)  (573 500)  (573 500)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 500)  (575 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 500)  (578 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 500)  (579 500)  routing T_11_31.lc_trk_g2_1 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 500)  (582 500)  LC_2 Logic Functioning bit
 (37 4)  (583 500)  (583 500)  LC_2 Logic Functioning bit
 (38 4)  (584 500)  (584 500)  LC_2 Logic Functioning bit
 (39 4)  (585 500)  (585 500)  LC_2 Logic Functioning bit
 (41 4)  (587 500)  (587 500)  LC_2 Logic Functioning bit
 (43 4)  (589 500)  (589 500)  LC_2 Logic Functioning bit
 (17 5)  (563 501)  (563 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (567 501)  (567 501)  routing T_11_31.top_op_3 <X> T_11_31.lc_trk_g1_3
 (22 5)  (568 501)  (568 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 501)  (569 501)  routing T_11_31.sp4_h_l_7 <X> T_11_31.lc_trk_g1_2
 (24 5)  (570 501)  (570 501)  routing T_11_31.sp4_h_l_7 <X> T_11_31.lc_trk_g1_2
 (25 5)  (571 501)  (571 501)  routing T_11_31.sp4_h_l_7 <X> T_11_31.lc_trk_g1_2
 (27 5)  (573 501)  (573 501)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 501)  (574 501)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 501)  (575 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 501)  (576 501)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 501)  (583 501)  LC_2 Logic Functioning bit
 (39 5)  (585 501)  (585 501)  LC_2 Logic Functioning bit
 (16 6)  (562 502)  (562 502)  routing T_11_31.sp12_h_l_18 <X> T_11_31.lc_trk_g1_5
 (17 6)  (563 502)  (563 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (27 6)  (573 502)  (573 502)  routing T_11_31.lc_trk_g3_5 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 502)  (574 502)  routing T_11_31.lc_trk_g3_5 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 502)  (575 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 502)  (576 502)  routing T_11_31.lc_trk_g3_5 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 502)  (577 502)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 502)  (578 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 502)  (580 502)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 502)  (582 502)  LC_3 Logic Functioning bit
 (37 6)  (583 502)  (583 502)  LC_3 Logic Functioning bit
 (39 6)  (585 502)  (585 502)  LC_3 Logic Functioning bit
 (41 6)  (587 502)  (587 502)  LC_3 Logic Functioning bit
 (43 6)  (589 502)  (589 502)  LC_3 Logic Functioning bit
 (50 6)  (596 502)  (596 502)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (564 503)  (564 503)  routing T_11_31.sp12_h_l_18 <X> T_11_31.lc_trk_g1_5
 (22 7)  (568 503)  (568 503)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 503)  (570 503)  routing T_11_31.bot_op_6 <X> T_11_31.lc_trk_g1_6
 (29 7)  (575 503)  (575 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 503)  (582 503)  LC_3 Logic Functioning bit
 (37 7)  (583 503)  (583 503)  LC_3 Logic Functioning bit
 (39 7)  (585 503)  (585 503)  LC_3 Logic Functioning bit
 (11 8)  (557 504)  (557 504)  routing T_11_31.sp4_h_l_39 <X> T_11_31.sp4_v_b_8
 (13 8)  (559 504)  (559 504)  routing T_11_31.sp4_h_l_39 <X> T_11_31.sp4_v_b_8
 (15 8)  (561 504)  (561 504)  routing T_11_31.sp4_v_t_28 <X> T_11_31.lc_trk_g2_1
 (16 8)  (562 504)  (562 504)  routing T_11_31.sp4_v_t_28 <X> T_11_31.lc_trk_g2_1
 (17 8)  (563 504)  (563 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 504)  (568 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 504)  (569 504)  routing T_11_31.sp4_v_t_30 <X> T_11_31.lc_trk_g2_3
 (24 8)  (570 504)  (570 504)  routing T_11_31.sp4_v_t_30 <X> T_11_31.lc_trk_g2_3
 (27 8)  (573 504)  (573 504)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 504)  (574 504)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 504)  (575 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 504)  (576 504)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 504)  (577 504)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 504)  (578 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 504)  (579 504)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 504)  (580 504)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 504)  (582 504)  LC_4 Logic Functioning bit
 (37 8)  (583 504)  (583 504)  LC_4 Logic Functioning bit
 (38 8)  (584 504)  (584 504)  LC_4 Logic Functioning bit
 (39 8)  (585 504)  (585 504)  LC_4 Logic Functioning bit
 (46 8)  (592 504)  (592 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (558 505)  (558 505)  routing T_11_31.sp4_h_l_39 <X> T_11_31.sp4_v_b_8
 (26 9)  (572 505)  (572 505)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 505)  (573 505)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 505)  (575 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 505)  (577 505)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (40 9)  (586 505)  (586 505)  LC_4 Logic Functioning bit
 (41 9)  (587 505)  (587 505)  LC_4 Logic Functioning bit
 (42 9)  (588 505)  (588 505)  LC_4 Logic Functioning bit
 (43 9)  (589 505)  (589 505)  LC_4 Logic Functioning bit
 (46 9)  (592 505)  (592 505)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (561 506)  (561 506)  routing T_11_31.sp4_v_t_32 <X> T_11_31.lc_trk_g2_5
 (16 10)  (562 506)  (562 506)  routing T_11_31.sp4_v_t_32 <X> T_11_31.lc_trk_g2_5
 (17 10)  (563 506)  (563 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (31 10)  (577 506)  (577 506)  routing T_11_31.lc_trk_g2_4 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 506)  (578 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 506)  (579 506)  routing T_11_31.lc_trk_g2_4 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 506)  (582 506)  LC_5 Logic Functioning bit
 (38 10)  (584 506)  (584 506)  LC_5 Logic Functioning bit
 (8 11)  (554 507)  (554 507)  routing T_11_31.sp4_h_r_1 <X> T_11_31.sp4_v_t_42
 (9 11)  (555 507)  (555 507)  routing T_11_31.sp4_h_r_1 <X> T_11_31.sp4_v_t_42
 (10 11)  (556 507)  (556 507)  routing T_11_31.sp4_h_r_1 <X> T_11_31.sp4_v_t_42
 (12 11)  (558 507)  (558 507)  routing T_11_31.sp4_h_l_45 <X> T_11_31.sp4_v_t_45
 (17 11)  (563 507)  (563 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (572 507)  (572 507)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 507)  (573 507)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 507)  (575 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 507)  (583 507)  LC_5 Logic Functioning bit
 (39 11)  (585 507)  (585 507)  LC_5 Logic Functioning bit
 (12 12)  (558 508)  (558 508)  routing T_11_31.sp4_v_b_5 <X> T_11_31.sp4_h_r_11
 (17 12)  (563 508)  (563 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 508)  (564 508)  routing T_11_31.wire_logic_cluster/lc_1/out <X> T_11_31.lc_trk_g3_1
 (26 12)  (572 508)  (572 508)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 508)  (573 508)  routing T_11_31.lc_trk_g1_0 <X> T_11_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 508)  (575 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 508)  (577 508)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 508)  (578 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 508)  (579 508)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 508)  (582 508)  LC_6 Logic Functioning bit
 (37 12)  (583 508)  (583 508)  LC_6 Logic Functioning bit
 (38 12)  (584 508)  (584 508)  LC_6 Logic Functioning bit
 (41 12)  (587 508)  (587 508)  LC_6 Logic Functioning bit
 (43 12)  (589 508)  (589 508)  LC_6 Logic Functioning bit
 (50 12)  (596 508)  (596 508)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (554 509)  (554 509)  routing T_11_31.sp4_h_r_10 <X> T_11_31.sp4_v_b_10
 (11 13)  (557 509)  (557 509)  routing T_11_31.sp4_v_b_5 <X> T_11_31.sp4_h_r_11
 (13 13)  (559 509)  (559 509)  routing T_11_31.sp4_v_b_5 <X> T_11_31.sp4_h_r_11
 (27 13)  (573 509)  (573 509)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 509)  (575 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 509)  (582 509)  LC_6 Logic Functioning bit
 (40 13)  (586 509)  (586 509)  LC_6 Logic Functioning bit
 (42 13)  (588 509)  (588 509)  LC_6 Logic Functioning bit
 (4 14)  (550 510)  (550 510)  routing T_11_31.sp4_h_r_9 <X> T_11_31.sp4_v_t_44
 (14 14)  (560 510)  (560 510)  routing T_11_31.sp4_v_b_36 <X> T_11_31.lc_trk_g3_4
 (17 14)  (563 510)  (563 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (5 15)  (551 511)  (551 511)  routing T_11_31.sp4_h_r_9 <X> T_11_31.sp4_v_t_44
 (14 15)  (560 511)  (560 511)  routing T_11_31.sp4_v_b_36 <X> T_11_31.lc_trk_g3_4
 (16 15)  (562 511)  (562 511)  routing T_11_31.sp4_v_b_36 <X> T_11_31.lc_trk_g3_4
 (17 15)  (563 511)  (563 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (564 511)  (564 511)  routing T_11_31.sp4_r_v_b_45 <X> T_11_31.lc_trk_g3_5
 (22 15)  (568 511)  (568 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 511)  (569 511)  routing T_11_31.sp4_v_b_46 <X> T_11_31.lc_trk_g3_6
 (24 15)  (570 511)  (570 511)  routing T_11_31.sp4_v_b_46 <X> T_11_31.lc_trk_g3_6


LogicTile_12_31

 (16 0)  (616 496)  (616 496)  routing T_12_31.sp12_h_l_14 <X> T_12_31.lc_trk_g0_1
 (17 0)  (617 496)  (617 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (626 496)  (626 496)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 496)  (629 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 496)  (632 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 496)  (633 496)  routing T_12_31.lc_trk_g2_1 <X> T_12_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 496)  (635 496)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_0
 (36 0)  (636 496)  (636 496)  LC_0 Logic Functioning bit
 (37 0)  (637 496)  (637 496)  LC_0 Logic Functioning bit
 (38 0)  (638 496)  (638 496)  LC_0 Logic Functioning bit
 (42 0)  (642 496)  (642 496)  LC_0 Logic Functioning bit
 (45 0)  (645 496)  (645 496)  LC_0 Logic Functioning bit
 (48 0)  (648 496)  (648 496)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (10 1)  (610 497)  (610 497)  routing T_12_31.sp4_h_r_8 <X> T_12_31.sp4_v_b_1
 (18 1)  (618 497)  (618 497)  routing T_12_31.sp12_h_l_14 <X> T_12_31.lc_trk_g0_1
 (27 1)  (627 497)  (627 497)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 497)  (629 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 497)  (632 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 497)  (633 497)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_0
 (34 1)  (634 497)  (634 497)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_0
 (35 1)  (635 497)  (635 497)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_0
 (36 1)  (636 497)  (636 497)  LC_0 Logic Functioning bit
 (43 1)  (643 497)  (643 497)  LC_0 Logic Functioning bit
 (47 1)  (647 497)  (647 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (651 497)  (651 497)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 498)  (600 498)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (2 2)  (602 498)  (602 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (615 498)  (615 498)  routing T_12_31.sp4_h_r_13 <X> T_12_31.lc_trk_g0_5
 (16 2)  (616 498)  (616 498)  routing T_12_31.sp4_h_r_13 <X> T_12_31.lc_trk_g0_5
 (17 2)  (617 498)  (617 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (618 498)  (618 498)  routing T_12_31.sp4_h_r_13 <X> T_12_31.lc_trk_g0_5
 (0 3)  (600 499)  (600 499)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (1 4)  (601 500)  (601 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (611 500)  (611 500)  routing T_12_31.sp4_h_l_46 <X> T_12_31.sp4_v_b_5
 (13 4)  (613 500)  (613 500)  routing T_12_31.sp4_h_l_46 <X> T_12_31.sp4_v_b_5
 (21 4)  (621 500)  (621 500)  routing T_12_31.sp4_h_r_19 <X> T_12_31.lc_trk_g1_3
 (22 4)  (622 500)  (622 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 500)  (623 500)  routing T_12_31.sp4_h_r_19 <X> T_12_31.lc_trk_g1_3
 (24 4)  (624 500)  (624 500)  routing T_12_31.sp4_h_r_19 <X> T_12_31.lc_trk_g1_3
 (26 4)  (626 500)  (626 500)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 500)  (629 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (35 4)  (635 500)  (635 500)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_2
 (36 4)  (636 500)  (636 500)  LC_2 Logic Functioning bit
 (38 4)  (638 500)  (638 500)  LC_2 Logic Functioning bit
 (39 4)  (639 500)  (639 500)  LC_2 Logic Functioning bit
 (40 4)  (640 500)  (640 500)  LC_2 Logic Functioning bit
 (41 4)  (641 500)  (641 500)  LC_2 Logic Functioning bit
 (43 4)  (643 500)  (643 500)  LC_2 Logic Functioning bit
 (45 4)  (645 500)  (645 500)  LC_2 Logic Functioning bit
 (46 4)  (646 500)  (646 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (600 501)  (600 501)  routing T_12_31.lc_trk_g1_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (1 5)  (601 501)  (601 501)  routing T_12_31.lc_trk_g1_3 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (12 5)  (612 501)  (612 501)  routing T_12_31.sp4_h_l_46 <X> T_12_31.sp4_v_b_5
 (21 5)  (621 501)  (621 501)  routing T_12_31.sp4_h_r_19 <X> T_12_31.lc_trk_g1_3
 (27 5)  (627 501)  (627 501)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 501)  (629 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 501)  (632 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (633 501)  (633 501)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_2
 (34 5)  (634 501)  (634 501)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_2
 (35 5)  (635 501)  (635 501)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.input_2_2
 (38 5)  (638 501)  (638 501)  LC_2 Logic Functioning bit
 (41 5)  (641 501)  (641 501)  LC_2 Logic Functioning bit
 (16 6)  (616 502)  (616 502)  routing T_12_31.sp12_h_r_13 <X> T_12_31.lc_trk_g1_5
 (17 6)  (617 502)  (617 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (627 502)  (627 502)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 502)  (628 502)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 502)  (629 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 502)  (630 502)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 502)  (631 502)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 502)  (632 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 502)  (634 502)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 502)  (636 502)  LC_3 Logic Functioning bit
 (38 6)  (638 502)  (638 502)  LC_3 Logic Functioning bit
 (41 6)  (641 502)  (641 502)  LC_3 Logic Functioning bit
 (43 6)  (643 502)  (643 502)  LC_3 Logic Functioning bit
 (29 7)  (629 503)  (629 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 503)  (630 503)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 503)  (637 503)  LC_3 Logic Functioning bit
 (39 7)  (639 503)  (639 503)  LC_3 Logic Functioning bit
 (41 7)  (641 503)  (641 503)  LC_3 Logic Functioning bit
 (43 7)  (643 503)  (643 503)  LC_3 Logic Functioning bit
 (51 7)  (651 503)  (651 503)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (606 504)  (606 504)  routing T_12_31.sp4_h_r_1 <X> T_12_31.sp4_v_b_6
 (11 8)  (611 504)  (611 504)  routing T_12_31.sp4_h_l_39 <X> T_12_31.sp4_v_b_8
 (13 8)  (613 504)  (613 504)  routing T_12_31.sp4_h_l_39 <X> T_12_31.sp4_v_b_8
 (15 8)  (615 504)  (615 504)  routing T_12_31.tnr_op_1 <X> T_12_31.lc_trk_g2_1
 (17 8)  (617 504)  (617 504)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (8 9)  (608 505)  (608 505)  routing T_12_31.sp4_h_r_7 <X> T_12_31.sp4_v_b_7
 (12 9)  (612 505)  (612 505)  routing T_12_31.sp4_h_l_39 <X> T_12_31.sp4_v_b_8
 (25 10)  (625 506)  (625 506)  routing T_12_31.rgt_op_6 <X> T_12_31.lc_trk_g2_6
 (27 10)  (627 506)  (627 506)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 506)  (628 506)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 506)  (629 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 506)  (630 506)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 506)  (631 506)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 506)  (632 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 506)  (634 506)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 506)  (637 506)  LC_5 Logic Functioning bit
 (39 10)  (639 506)  (639 506)  LC_5 Logic Functioning bit
 (46 10)  (646 506)  (646 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (648 506)  (648 506)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (622 507)  (622 507)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 507)  (624 507)  routing T_12_31.rgt_op_6 <X> T_12_31.lc_trk_g2_6
 (29 11)  (629 507)  (629 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 507)  (630 507)  routing T_12_31.lc_trk_g3_7 <X> T_12_31.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 507)  (636 507)  LC_5 Logic Functioning bit
 (38 11)  (638 507)  (638 507)  LC_5 Logic Functioning bit
 (41 11)  (641 507)  (641 507)  LC_5 Logic Functioning bit
 (43 11)  (643 507)  (643 507)  LC_5 Logic Functioning bit
 (51 11)  (651 507)  (651 507)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 13)  (608 509)  (608 509)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_10
 (9 13)  (609 509)  (609 509)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_10
 (10 13)  (610 509)  (610 509)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_10
 (2 14)  (602 510)  (602 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (21 14)  (621 510)  (621 510)  routing T_12_31.sp4_v_t_26 <X> T_12_31.lc_trk_g3_7
 (22 14)  (622 510)  (622 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 510)  (623 510)  routing T_12_31.sp4_v_t_26 <X> T_12_31.lc_trk_g3_7
 (28 14)  (628 510)  (628 510)  routing T_12_31.lc_trk_g2_6 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 510)  (629 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 510)  (630 510)  routing T_12_31.lc_trk_g2_6 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 510)  (631 510)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 510)  (632 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 510)  (634 510)  routing T_12_31.lc_trk_g1_5 <X> T_12_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 510)  (635 510)  routing T_12_31.lc_trk_g0_5 <X> T_12_31.input_2_7
 (36 14)  (636 510)  (636 510)  LC_7 Logic Functioning bit
 (38 14)  (638 510)  (638 510)  LC_7 Logic Functioning bit
 (42 14)  (642 510)  (642 510)  LC_7 Logic Functioning bit
 (43 14)  (643 510)  (643 510)  LC_7 Logic Functioning bit
 (45 14)  (645 510)  (645 510)  LC_7 Logic Functioning bit
 (21 15)  (621 511)  (621 511)  routing T_12_31.sp4_v_t_26 <X> T_12_31.lc_trk_g3_7
 (29 15)  (629 511)  (629 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 511)  (630 511)  routing T_12_31.lc_trk_g2_6 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 511)  (632 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (42 15)  (642 511)  (642 511)  LC_7 Logic Functioning bit
 (43 15)  (643 511)  (643 511)  LC_7 Logic Functioning bit
 (48 15)  (648 511)  (648 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_31

 (14 0)  (668 496)  (668 496)  routing T_13_31.wire_logic_cluster/lc_0/out <X> T_13_31.lc_trk_g0_0
 (21 0)  (675 496)  (675 496)  routing T_13_31.wire_logic_cluster/lc_3/out <X> T_13_31.lc_trk_g0_3
 (22 0)  (676 496)  (676 496)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 496)  (679 496)  routing T_13_31.wire_logic_cluster/lc_2/out <X> T_13_31.lc_trk_g0_2
 (27 0)  (681 496)  (681 496)  routing T_13_31.lc_trk_g1_0 <X> T_13_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 496)  (683 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 496)  (686 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 496)  (690 496)  LC_0 Logic Functioning bit
 (39 0)  (693 496)  (693 496)  LC_0 Logic Functioning bit
 (41 0)  (695 496)  (695 496)  LC_0 Logic Functioning bit
 (42 0)  (696 496)  (696 496)  LC_0 Logic Functioning bit
 (44 0)  (698 496)  (698 496)  LC_0 Logic Functioning bit
 (45 0)  (699 496)  (699 496)  LC_0 Logic Functioning bit
 (17 1)  (671 497)  (671 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 497)  (676 497)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (686 497)  (686 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 497)  (690 497)  LC_0 Logic Functioning bit
 (39 1)  (693 497)  (693 497)  LC_0 Logic Functioning bit
 (41 1)  (695 497)  (695 497)  LC_0 Logic Functioning bit
 (42 1)  (696 497)  (696 497)  LC_0 Logic Functioning bit
 (46 1)  (700 497)  (700 497)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (703 497)  (703 497)  Carry_In_Mux bit 

 (0 2)  (654 498)  (654 498)  routing T_13_31.glb_netwk_3 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (2 2)  (656 498)  (656 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (660 498)  (660 498)  routing T_13_31.sp4_v_b_9 <X> T_13_31.sp4_v_t_37
 (17 2)  (671 498)  (671 498)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 498)  (672 498)  routing T_13_31.wire_logic_cluster/lc_5/out <X> T_13_31.lc_trk_g0_5
 (25 2)  (679 498)  (679 498)  routing T_13_31.wire_logic_cluster/lc_6/out <X> T_13_31.lc_trk_g0_6
 (27 2)  (681 498)  (681 498)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 498)  (682 498)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 498)  (683 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 498)  (686 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 498)  (690 498)  LC_1 Logic Functioning bit
 (39 2)  (693 498)  (693 498)  LC_1 Logic Functioning bit
 (41 2)  (695 498)  (695 498)  LC_1 Logic Functioning bit
 (42 2)  (696 498)  (696 498)  LC_1 Logic Functioning bit
 (44 2)  (698 498)  (698 498)  LC_1 Logic Functioning bit
 (45 2)  (699 498)  (699 498)  LC_1 Logic Functioning bit
 (0 3)  (654 499)  (654 499)  routing T_13_31.glb_netwk_3 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (5 3)  (659 499)  (659 499)  routing T_13_31.sp4_v_b_9 <X> T_13_31.sp4_v_t_37
 (22 3)  (676 499)  (676 499)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (686 499)  (686 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 499)  (687 499)  routing T_13_31.lc_trk_g2_1 <X> T_13_31.input_2_1
 (36 3)  (690 499)  (690 499)  LC_1 Logic Functioning bit
 (39 3)  (693 499)  (693 499)  LC_1 Logic Functioning bit
 (41 3)  (695 499)  (695 499)  LC_1 Logic Functioning bit
 (42 3)  (696 499)  (696 499)  LC_1 Logic Functioning bit
 (2 4)  (656 500)  (656 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (27 4)  (681 500)  (681 500)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 500)  (682 500)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 500)  (683 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 500)  (684 500)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 500)  (686 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 500)  (690 500)  LC_2 Logic Functioning bit
 (39 4)  (693 500)  (693 500)  LC_2 Logic Functioning bit
 (41 4)  (695 500)  (695 500)  LC_2 Logic Functioning bit
 (42 4)  (696 500)  (696 500)  LC_2 Logic Functioning bit
 (44 4)  (698 500)  (698 500)  LC_2 Logic Functioning bit
 (45 4)  (699 500)  (699 500)  LC_2 Logic Functioning bit
 (10 5)  (664 501)  (664 501)  routing T_13_31.sp4_h_r_11 <X> T_13_31.sp4_v_b_4
 (14 5)  (668 501)  (668 501)  routing T_13_31.sp4_r_v_b_24 <X> T_13_31.lc_trk_g1_0
 (17 5)  (671 501)  (671 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (32 5)  (686 501)  (686 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 501)  (689 501)  routing T_13_31.lc_trk_g0_2 <X> T_13_31.input_2_2
 (36 5)  (690 501)  (690 501)  LC_2 Logic Functioning bit
 (39 5)  (693 501)  (693 501)  LC_2 Logic Functioning bit
 (41 5)  (695 501)  (695 501)  LC_2 Logic Functioning bit
 (42 5)  (696 501)  (696 501)  LC_2 Logic Functioning bit
 (2 6)  (656 502)  (656 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (28 6)  (682 502)  (682 502)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 502)  (683 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 502)  (684 502)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 502)  (686 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 502)  (690 502)  LC_3 Logic Functioning bit
 (39 6)  (693 502)  (693 502)  LC_3 Logic Functioning bit
 (41 6)  (695 502)  (695 502)  LC_3 Logic Functioning bit
 (42 6)  (696 502)  (696 502)  LC_3 Logic Functioning bit
 (44 6)  (698 502)  (698 502)  LC_3 Logic Functioning bit
 (45 6)  (699 502)  (699 502)  LC_3 Logic Functioning bit
 (4 7)  (658 503)  (658 503)  routing T_13_31.sp4_v_b_10 <X> T_13_31.sp4_h_l_38
 (30 7)  (684 503)  (684 503)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 503)  (686 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 503)  (689 503)  routing T_13_31.lc_trk_g0_3 <X> T_13_31.input_2_3
 (36 7)  (690 503)  (690 503)  LC_3 Logic Functioning bit
 (39 7)  (693 503)  (693 503)  LC_3 Logic Functioning bit
 (41 7)  (695 503)  (695 503)  LC_3 Logic Functioning bit
 (42 7)  (696 503)  (696 503)  LC_3 Logic Functioning bit
 (17 8)  (671 504)  (671 504)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 504)  (672 504)  routing T_13_31.wire_logic_cluster/lc_1/out <X> T_13_31.lc_trk_g2_1
 (27 8)  (681 504)  (681 504)  routing T_13_31.lc_trk_g3_0 <X> T_13_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 504)  (682 504)  routing T_13_31.lc_trk_g3_0 <X> T_13_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 504)  (683 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 504)  (686 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 504)  (689 504)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.input_2_4
 (36 8)  (690 504)  (690 504)  LC_4 Logic Functioning bit
 (39 8)  (693 504)  (693 504)  LC_4 Logic Functioning bit
 (41 8)  (695 504)  (695 504)  LC_4 Logic Functioning bit
 (42 8)  (696 504)  (696 504)  LC_4 Logic Functioning bit
 (44 8)  (698 504)  (698 504)  LC_4 Logic Functioning bit
 (45 8)  (699 504)  (699 504)  LC_4 Logic Functioning bit
 (11 9)  (665 505)  (665 505)  routing T_13_31.sp4_h_l_37 <X> T_13_31.sp4_h_r_8
 (13 9)  (667 505)  (667 505)  routing T_13_31.sp4_h_l_37 <X> T_13_31.sp4_h_r_8
 (22 9)  (676 505)  (676 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 505)  (677 505)  routing T_13_31.sp4_v_b_42 <X> T_13_31.lc_trk_g2_2
 (24 9)  (678 505)  (678 505)  routing T_13_31.sp4_v_b_42 <X> T_13_31.lc_trk_g2_2
 (32 9)  (686 505)  (686 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 505)  (687 505)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.input_2_4
 (36 9)  (690 505)  (690 505)  LC_4 Logic Functioning bit
 (39 9)  (693 505)  (693 505)  LC_4 Logic Functioning bit
 (41 9)  (695 505)  (695 505)  LC_4 Logic Functioning bit
 (42 9)  (696 505)  (696 505)  LC_4 Logic Functioning bit
 (2 10)  (656 506)  (656 506)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (668 506)  (668 506)  routing T_13_31.wire_logic_cluster/lc_4/out <X> T_13_31.lc_trk_g2_4
 (16 10)  (670 506)  (670 506)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g2_5
 (17 10)  (671 506)  (671 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 506)  (672 506)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g2_5
 (21 10)  (675 506)  (675 506)  routing T_13_31.wire_logic_cluster/lc_7/out <X> T_13_31.lc_trk_g2_7
 (22 10)  (676 506)  (676 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (682 506)  (682 506)  routing T_13_31.lc_trk_g2_2 <X> T_13_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 506)  (683 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 506)  (686 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 506)  (689 506)  routing T_13_31.lc_trk_g0_5 <X> T_13_31.input_2_5
 (36 10)  (690 506)  (690 506)  LC_5 Logic Functioning bit
 (39 10)  (693 506)  (693 506)  LC_5 Logic Functioning bit
 (41 10)  (695 506)  (695 506)  LC_5 Logic Functioning bit
 (42 10)  (696 506)  (696 506)  LC_5 Logic Functioning bit
 (44 10)  (698 506)  (698 506)  LC_5 Logic Functioning bit
 (45 10)  (699 506)  (699 506)  LC_5 Logic Functioning bit
 (47 10)  (701 506)  (701 506)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (671 507)  (671 507)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (672 507)  (672 507)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g2_5
 (22 11)  (676 507)  (676 507)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 507)  (677 507)  routing T_13_31.sp12_v_b_14 <X> T_13_31.lc_trk_g2_6
 (30 11)  (684 507)  (684 507)  routing T_13_31.lc_trk_g2_2 <X> T_13_31.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 507)  (686 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 507)  (690 507)  LC_5 Logic Functioning bit
 (39 11)  (693 507)  (693 507)  LC_5 Logic Functioning bit
 (41 11)  (695 507)  (695 507)  LC_5 Logic Functioning bit
 (42 11)  (696 507)  (696 507)  LC_5 Logic Functioning bit
 (14 12)  (668 508)  (668 508)  routing T_13_31.sp12_v_b_0 <X> T_13_31.lc_trk_g3_0
 (16 12)  (670 508)  (670 508)  routing T_13_31.sp4_v_t_12 <X> T_13_31.lc_trk_g3_1
 (17 12)  (671 508)  (671 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 508)  (672 508)  routing T_13_31.sp4_v_t_12 <X> T_13_31.lc_trk_g3_1
 (28 12)  (682 508)  (682 508)  routing T_13_31.lc_trk_g2_5 <X> T_13_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 508)  (683 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 508)  (684 508)  routing T_13_31.lc_trk_g2_5 <X> T_13_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 508)  (686 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 508)  (689 508)  routing T_13_31.lc_trk_g0_6 <X> T_13_31.input_2_6
 (36 12)  (690 508)  (690 508)  LC_6 Logic Functioning bit
 (39 12)  (693 508)  (693 508)  LC_6 Logic Functioning bit
 (41 12)  (695 508)  (695 508)  LC_6 Logic Functioning bit
 (42 12)  (696 508)  (696 508)  LC_6 Logic Functioning bit
 (44 12)  (698 508)  (698 508)  LC_6 Logic Functioning bit
 (45 12)  (699 508)  (699 508)  LC_6 Logic Functioning bit
 (14 13)  (668 509)  (668 509)  routing T_13_31.sp12_v_b_0 <X> T_13_31.lc_trk_g3_0
 (15 13)  (669 509)  (669 509)  routing T_13_31.sp12_v_b_0 <X> T_13_31.lc_trk_g3_0
 (17 13)  (671 509)  (671 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (32 13)  (686 509)  (686 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 509)  (689 509)  routing T_13_31.lc_trk_g0_6 <X> T_13_31.input_2_6
 (36 13)  (690 509)  (690 509)  LC_6 Logic Functioning bit
 (39 13)  (693 509)  (693 509)  LC_6 Logic Functioning bit
 (41 13)  (695 509)  (695 509)  LC_6 Logic Functioning bit
 (42 13)  (696 509)  (696 509)  LC_6 Logic Functioning bit
 (2 14)  (656 510)  (656 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (22 14)  (676 510)  (676 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (681 510)  (681 510)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 510)  (682 510)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 510)  (683 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 510)  (684 510)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 510)  (686 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (689 510)  (689 510)  routing T_13_31.lc_trk_g2_7 <X> T_13_31.input_2_7
 (36 14)  (690 510)  (690 510)  LC_7 Logic Functioning bit
 (39 14)  (693 510)  (693 510)  LC_7 Logic Functioning bit
 (41 14)  (695 510)  (695 510)  LC_7 Logic Functioning bit
 (42 14)  (696 510)  (696 510)  LC_7 Logic Functioning bit
 (44 14)  (698 510)  (698 510)  LC_7 Logic Functioning bit
 (45 14)  (699 510)  (699 510)  LC_7 Logic Functioning bit
 (16 15)  (670 511)  (670 511)  routing T_13_31.sp12_v_b_12 <X> T_13_31.lc_trk_g3_4
 (17 15)  (671 511)  (671 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (675 511)  (675 511)  routing T_13_31.sp4_r_v_b_47 <X> T_13_31.lc_trk_g3_7
 (30 15)  (684 511)  (684 511)  routing T_13_31.lc_trk_g3_7 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 511)  (686 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 511)  (687 511)  routing T_13_31.lc_trk_g2_7 <X> T_13_31.input_2_7
 (35 15)  (689 511)  (689 511)  routing T_13_31.lc_trk_g2_7 <X> T_13_31.input_2_7
 (36 15)  (690 511)  (690 511)  LC_7 Logic Functioning bit
 (39 15)  (693 511)  (693 511)  LC_7 Logic Functioning bit
 (41 15)  (695 511)  (695 511)  LC_7 Logic Functioning bit
 (42 15)  (696 511)  (696 511)  LC_7 Logic Functioning bit
 (48 15)  (702 511)  (702 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_31

 (12 0)  (720 496)  (720 496)  routing T_14_31.sp4_v_b_8 <X> T_14_31.sp4_h_r_2
 (15 0)  (723 496)  (723 496)  routing T_14_31.lft_op_1 <X> T_14_31.lc_trk_g0_1
 (17 0)  (725 496)  (725 496)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 496)  (726 496)  routing T_14_31.lft_op_1 <X> T_14_31.lc_trk_g0_1
 (21 0)  (729 496)  (729 496)  routing T_14_31.lft_op_3 <X> T_14_31.lc_trk_g0_3
 (22 0)  (730 496)  (730 496)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 496)  (732 496)  routing T_14_31.lft_op_3 <X> T_14_31.lc_trk_g0_3
 (8 1)  (716 497)  (716 497)  routing T_14_31.sp4_h_l_42 <X> T_14_31.sp4_v_b_1
 (9 1)  (717 497)  (717 497)  routing T_14_31.sp4_h_l_42 <X> T_14_31.sp4_v_b_1
 (10 1)  (718 497)  (718 497)  routing T_14_31.sp4_h_l_42 <X> T_14_31.sp4_v_b_1
 (11 1)  (719 497)  (719 497)  routing T_14_31.sp4_v_b_8 <X> T_14_31.sp4_h_r_2
 (13 1)  (721 497)  (721 497)  routing T_14_31.sp4_v_b_8 <X> T_14_31.sp4_h_r_2
 (22 1)  (730 497)  (730 497)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 497)  (732 497)  routing T_14_31.top_op_2 <X> T_14_31.lc_trk_g0_2
 (25 1)  (733 497)  (733 497)  routing T_14_31.top_op_2 <X> T_14_31.lc_trk_g0_2
 (0 2)  (708 498)  (708 498)  routing T_14_31.glb_netwk_3 <X> T_14_31.wire_logic_cluster/lc_7/clk
 (2 2)  (710 498)  (710 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (713 498)  (713 498)  routing T_14_31.sp4_h_r_9 <X> T_14_31.sp4_h_l_37
 (17 2)  (725 498)  (725 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (734 498)  (734 498)  routing T_14_31.lc_trk_g1_4 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 498)  (735 498)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 498)  (737 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 498)  (738 498)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 498)  (740 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 498)  (742 498)  routing T_14_31.lc_trk_g1_1 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 498)  (743 498)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.input_2_1
 (36 2)  (744 498)  (744 498)  LC_1 Logic Functioning bit
 (38 2)  (746 498)  (746 498)  LC_1 Logic Functioning bit
 (42 2)  (750 498)  (750 498)  LC_1 Logic Functioning bit
 (43 2)  (751 498)  (751 498)  LC_1 Logic Functioning bit
 (45 2)  (753 498)  (753 498)  LC_1 Logic Functioning bit
 (0 3)  (708 499)  (708 499)  routing T_14_31.glb_netwk_3 <X> T_14_31.wire_logic_cluster/lc_7/clk
 (4 3)  (712 499)  (712 499)  routing T_14_31.sp4_h_r_9 <X> T_14_31.sp4_h_l_37
 (18 3)  (726 499)  (726 499)  routing T_14_31.sp4_r_v_b_29 <X> T_14_31.lc_trk_g0_5
 (27 3)  (735 499)  (735 499)  routing T_14_31.lc_trk_g1_4 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 499)  (737 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 499)  (740 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (741 499)  (741 499)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.input_2_1
 (34 3)  (742 499)  (742 499)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.input_2_1
 (35 3)  (743 499)  (743 499)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.input_2_1
 (42 3)  (750 499)  (750 499)  LC_1 Logic Functioning bit
 (43 3)  (751 499)  (751 499)  LC_1 Logic Functioning bit
 (51 3)  (759 499)  (759 499)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (760 499)  (760 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (708 500)  (708 500)  routing T_14_31.lc_trk_g3_3 <X> T_14_31.wire_logic_cluster/lc_7/cen
 (1 4)  (709 500)  (709 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (713 500)  (713 500)  routing T_14_31.sp4_v_t_38 <X> T_14_31.sp4_h_r_3
 (8 4)  (716 500)  (716 500)  routing T_14_31.sp4_h_l_45 <X> T_14_31.sp4_h_r_4
 (10 4)  (718 500)  (718 500)  routing T_14_31.sp4_h_l_45 <X> T_14_31.sp4_h_r_4
 (16 4)  (724 500)  (724 500)  routing T_14_31.sp12_h_l_14 <X> T_14_31.lc_trk_g1_1
 (17 4)  (725 500)  (725 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (25 4)  (733 500)  (733 500)  routing T_14_31.lft_op_2 <X> T_14_31.lc_trk_g1_2
 (29 4)  (737 500)  (737 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 500)  (740 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 500)  (741 500)  routing T_14_31.lc_trk_g3_0 <X> T_14_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 500)  (742 500)  routing T_14_31.lc_trk_g3_0 <X> T_14_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 500)  (744 500)  LC_2 Logic Functioning bit
 (37 4)  (745 500)  (745 500)  LC_2 Logic Functioning bit
 (38 4)  (746 500)  (746 500)  LC_2 Logic Functioning bit
 (42 4)  (750 500)  (750 500)  LC_2 Logic Functioning bit
 (45 4)  (753 500)  (753 500)  LC_2 Logic Functioning bit
 (53 4)  (761 500)  (761 500)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (708 501)  (708 501)  routing T_14_31.lc_trk_g3_3 <X> T_14_31.wire_logic_cluster/lc_7/cen
 (1 5)  (709 501)  (709 501)  routing T_14_31.lc_trk_g3_3 <X> T_14_31.wire_logic_cluster/lc_7/cen
 (18 5)  (726 501)  (726 501)  routing T_14_31.sp12_h_l_14 <X> T_14_31.lc_trk_g1_1
 (22 5)  (730 501)  (730 501)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 501)  (732 501)  routing T_14_31.lft_op_2 <X> T_14_31.lc_trk_g1_2
 (27 5)  (735 501)  (735 501)  routing T_14_31.lc_trk_g1_1 <X> T_14_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 501)  (737 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 501)  (738 501)  routing T_14_31.lc_trk_g0_3 <X> T_14_31.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 501)  (740 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (741 501)  (741 501)  routing T_14_31.lc_trk_g2_2 <X> T_14_31.input_2_2
 (35 5)  (743 501)  (743 501)  routing T_14_31.lc_trk_g2_2 <X> T_14_31.input_2_2
 (36 5)  (744 501)  (744 501)  LC_2 Logic Functioning bit
 (43 5)  (751 501)  (751 501)  LC_2 Logic Functioning bit
 (48 5)  (756 501)  (756 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (722 502)  (722 502)  routing T_14_31.lft_op_4 <X> T_14_31.lc_trk_g1_4
 (16 6)  (724 502)  (724 502)  routing T_14_31.sp12_h_l_18 <X> T_14_31.lc_trk_g1_5
 (17 6)  (725 502)  (725 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (27 6)  (735 502)  (735 502)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 502)  (737 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 502)  (738 502)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 502)  (740 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 502)  (742 502)  routing T_14_31.lc_trk_g1_1 <X> T_14_31.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 502)  (743 502)  routing T_14_31.lc_trk_g3_4 <X> T_14_31.input_2_3
 (36 6)  (744 502)  (744 502)  LC_3 Logic Functioning bit
 (38 6)  (746 502)  (746 502)  LC_3 Logic Functioning bit
 (42 6)  (750 502)  (750 502)  LC_3 Logic Functioning bit
 (43 6)  (751 502)  (751 502)  LC_3 Logic Functioning bit
 (45 6)  (753 502)  (753 502)  LC_3 Logic Functioning bit
 (46 6)  (754 502)  (754 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (756 502)  (756 502)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (723 503)  (723 503)  routing T_14_31.lft_op_4 <X> T_14_31.lc_trk_g1_4
 (17 7)  (725 503)  (725 503)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (726 503)  (726 503)  routing T_14_31.sp12_h_l_18 <X> T_14_31.lc_trk_g1_5
 (26 7)  (734 503)  (734 503)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 503)  (735 503)  routing T_14_31.lc_trk_g1_2 <X> T_14_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 503)  (737 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 503)  (740 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 503)  (741 503)  routing T_14_31.lc_trk_g3_4 <X> T_14_31.input_2_3
 (34 7)  (742 503)  (742 503)  routing T_14_31.lc_trk_g3_4 <X> T_14_31.input_2_3
 (42 7)  (750 503)  (750 503)  LC_3 Logic Functioning bit
 (43 7)  (751 503)  (751 503)  LC_3 Logic Functioning bit
 (47 7)  (755 503)  (755 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (716 504)  (716 504)  routing T_14_31.sp4_h_l_42 <X> T_14_31.sp4_h_r_7
 (22 9)  (730 505)  (730 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 505)  (731 505)  routing T_14_31.sp4_h_l_15 <X> T_14_31.lc_trk_g2_2
 (24 9)  (732 505)  (732 505)  routing T_14_31.sp4_h_l_15 <X> T_14_31.lc_trk_g2_2
 (25 9)  (733 505)  (733 505)  routing T_14_31.sp4_h_l_15 <X> T_14_31.lc_trk_g2_2
 (4 12)  (712 508)  (712 508)  routing T_14_31.sp4_h_l_38 <X> T_14_31.sp4_v_b_9
 (6 12)  (714 508)  (714 508)  routing T_14_31.sp4_h_l_38 <X> T_14_31.sp4_v_b_9
 (12 12)  (720 508)  (720 508)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_h_r_11
 (14 12)  (722 508)  (722 508)  routing T_14_31.sp4_h_l_21 <X> T_14_31.lc_trk_g3_0
 (21 12)  (729 508)  (729 508)  routing T_14_31.sp4_h_r_43 <X> T_14_31.lc_trk_g3_3
 (22 12)  (730 508)  (730 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 508)  (731 508)  routing T_14_31.sp4_h_r_43 <X> T_14_31.lc_trk_g3_3
 (24 12)  (732 508)  (732 508)  routing T_14_31.sp4_h_r_43 <X> T_14_31.lc_trk_g3_3
 (26 12)  (734 508)  (734 508)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 508)  (737 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (744 508)  (744 508)  LC_6 Logic Functioning bit
 (38 12)  (746 508)  (746 508)  LC_6 Logic Functioning bit
 (41 12)  (749 508)  (749 508)  LC_6 Logic Functioning bit
 (43 12)  (751 508)  (751 508)  LC_6 Logic Functioning bit
 (3 13)  (711 509)  (711 509)  routing T_14_31.sp12_h_l_22 <X> T_14_31.sp12_h_r_1
 (5 13)  (713 509)  (713 509)  routing T_14_31.sp4_h_l_38 <X> T_14_31.sp4_v_b_9
 (11 13)  (719 509)  (719 509)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_h_r_11
 (15 13)  (723 509)  (723 509)  routing T_14_31.sp4_h_l_21 <X> T_14_31.lc_trk_g3_0
 (16 13)  (724 509)  (724 509)  routing T_14_31.sp4_h_l_21 <X> T_14_31.lc_trk_g3_0
 (17 13)  (725 509)  (725 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (729 509)  (729 509)  routing T_14_31.sp4_h_r_43 <X> T_14_31.lc_trk_g3_3
 (27 13)  (735 509)  (735 509)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 509)  (737 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (14 14)  (722 510)  (722 510)  routing T_14_31.sp12_v_t_3 <X> T_14_31.lc_trk_g3_4
 (25 14)  (733 510)  (733 510)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6
 (26 14)  (734 510)  (734 510)  routing T_14_31.lc_trk_g0_5 <X> T_14_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 510)  (735 510)  routing T_14_31.lc_trk_g1_1 <X> T_14_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 510)  (737 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 510)  (740 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 510)  (744 510)  LC_7 Logic Functioning bit
 (37 14)  (745 510)  (745 510)  LC_7 Logic Functioning bit
 (39 14)  (747 510)  (747 510)  LC_7 Logic Functioning bit
 (40 14)  (748 510)  (748 510)  LC_7 Logic Functioning bit
 (42 14)  (750 510)  (750 510)  LC_7 Logic Functioning bit
 (43 14)  (751 510)  (751 510)  LC_7 Logic Functioning bit
 (45 14)  (753 510)  (753 510)  LC_7 Logic Functioning bit
 (50 14)  (758 510)  (758 510)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 510)  (759 510)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (722 511)  (722 511)  routing T_14_31.sp12_v_t_3 <X> T_14_31.lc_trk_g3_4
 (15 15)  (723 511)  (723 511)  routing T_14_31.sp12_v_t_3 <X> T_14_31.lc_trk_g3_4
 (17 15)  (725 511)  (725 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (730 511)  (730 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 511)  (731 511)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6
 (24 15)  (732 511)  (732 511)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6
 (25 15)  (733 511)  (733 511)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6
 (29 15)  (737 511)  (737 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 511)  (739 511)  routing T_14_31.lc_trk_g0_2 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 511)  (744 511)  LC_7 Logic Functioning bit
 (37 15)  (745 511)  (745 511)  LC_7 Logic Functioning bit
 (39 15)  (747 511)  (747 511)  LC_7 Logic Functioning bit
 (43 15)  (751 511)  (751 511)  LC_7 Logic Functioning bit
 (48 15)  (756 511)  (756 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_31

 (5 0)  (767 496)  (767 496)  routing T_15_31.sp4_v_t_37 <X> T_15_31.sp4_h_r_0
 (11 0)  (773 496)  (773 496)  routing T_15_31.sp4_h_l_45 <X> T_15_31.sp4_v_b_2
 (13 0)  (775 496)  (775 496)  routing T_15_31.sp4_h_l_45 <X> T_15_31.sp4_v_b_2
 (15 0)  (777 496)  (777 496)  routing T_15_31.top_op_1 <X> T_15_31.lc_trk_g0_1
 (17 0)  (779 496)  (779 496)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (783 496)  (783 496)  routing T_15_31.wire_logic_cluster/lc_3/out <X> T_15_31.lc_trk_g0_3
 (22 0)  (784 496)  (784 496)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (774 497)  (774 497)  routing T_15_31.sp4_h_l_45 <X> T_15_31.sp4_v_b_2
 (14 1)  (776 497)  (776 497)  routing T_15_31.sp12_h_r_16 <X> T_15_31.lc_trk_g0_0
 (16 1)  (778 497)  (778 497)  routing T_15_31.sp12_h_r_16 <X> T_15_31.lc_trk_g0_0
 (17 1)  (779 497)  (779 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (780 497)  (780 497)  routing T_15_31.top_op_1 <X> T_15_31.lc_trk_g0_1
 (0 2)  (762 498)  (762 498)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (2 2)  (764 498)  (764 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (767 498)  (767 498)  routing T_15_31.sp4_v_b_0 <X> T_15_31.sp4_h_l_37
 (9 2)  (771 498)  (771 498)  routing T_15_31.sp4_h_r_10 <X> T_15_31.sp4_h_l_36
 (10 2)  (772 498)  (772 498)  routing T_15_31.sp4_h_r_10 <X> T_15_31.sp4_h_l_36
 (25 2)  (787 498)  (787 498)  routing T_15_31.sp4_h_l_11 <X> T_15_31.lc_trk_g0_6
 (0 3)  (762 499)  (762 499)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (14 3)  (776 499)  (776 499)  routing T_15_31.top_op_4 <X> T_15_31.lc_trk_g0_4
 (15 3)  (777 499)  (777 499)  routing T_15_31.top_op_4 <X> T_15_31.lc_trk_g0_4
 (17 3)  (779 499)  (779 499)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 499)  (784 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 499)  (785 499)  routing T_15_31.sp4_h_l_11 <X> T_15_31.lc_trk_g0_6
 (24 3)  (786 499)  (786 499)  routing T_15_31.sp4_h_l_11 <X> T_15_31.lc_trk_g0_6
 (25 3)  (787 499)  (787 499)  routing T_15_31.sp4_h_l_11 <X> T_15_31.lc_trk_g0_6
 (17 4)  (779 500)  (779 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (783 500)  (783 500)  routing T_15_31.bnr_op_3 <X> T_15_31.lc_trk_g1_3
 (22 4)  (784 500)  (784 500)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (788 500)  (788 500)  routing T_15_31.lc_trk_g0_4 <X> T_15_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 500)  (789 500)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 500)  (790 500)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 500)  (791 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 500)  (794 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 500)  (795 500)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 500)  (796 500)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 500)  (800 500)  LC_2 Logic Functioning bit
 (39 4)  (801 500)  (801 500)  LC_2 Logic Functioning bit
 (42 4)  (804 500)  (804 500)  LC_2 Logic Functioning bit
 (43 4)  (805 500)  (805 500)  LC_2 Logic Functioning bit
 (46 4)  (808 500)  (808 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (771 501)  (771 501)  routing T_15_31.sp4_v_t_45 <X> T_15_31.sp4_v_b_4
 (10 5)  (772 501)  (772 501)  routing T_15_31.sp4_v_t_45 <X> T_15_31.sp4_v_b_4
 (18 5)  (780 501)  (780 501)  routing T_15_31.sp4_r_v_b_25 <X> T_15_31.lc_trk_g1_1
 (21 5)  (783 501)  (783 501)  routing T_15_31.bnr_op_3 <X> T_15_31.lc_trk_g1_3
 (29 5)  (791 501)  (791 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 501)  (793 501)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 501)  (794 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 501)  (796 501)  routing T_15_31.lc_trk_g1_1 <X> T_15_31.input_2_2
 (36 5)  (798 501)  (798 501)  LC_2 Logic Functioning bit
 (37 5)  (799 501)  (799 501)  LC_2 Logic Functioning bit
 (40 5)  (802 501)  (802 501)  LC_2 Logic Functioning bit
 (41 5)  (803 501)  (803 501)  LC_2 Logic Functioning bit
 (16 6)  (778 502)  (778 502)  routing T_15_31.sp4_v_b_13 <X> T_15_31.lc_trk_g1_5
 (17 6)  (779 502)  (779 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 502)  (780 502)  routing T_15_31.sp4_v_b_13 <X> T_15_31.lc_trk_g1_5
 (22 6)  (784 502)  (784 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 502)  (785 502)  routing T_15_31.sp4_v_b_23 <X> T_15_31.lc_trk_g1_7
 (24 6)  (786 502)  (786 502)  routing T_15_31.sp4_v_b_23 <X> T_15_31.lc_trk_g1_7
 (29 6)  (791 502)  (791 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 502)  (792 502)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 502)  (793 502)  routing T_15_31.lc_trk_g3_5 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 502)  (794 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 502)  (795 502)  routing T_15_31.lc_trk_g3_5 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 502)  (796 502)  routing T_15_31.lc_trk_g3_5 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 502)  (798 502)  LC_3 Logic Functioning bit
 (38 6)  (800 502)  (800 502)  LC_3 Logic Functioning bit
 (41 6)  (803 502)  (803 502)  LC_3 Logic Functioning bit
 (43 6)  (805 502)  (805 502)  LC_3 Logic Functioning bit
 (45 6)  (807 502)  (807 502)  LC_3 Logic Functioning bit
 (48 6)  (810 502)  (810 502)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (780 503)  (780 503)  routing T_15_31.sp4_v_b_13 <X> T_15_31.lc_trk_g1_5
 (26 7)  (788 503)  (788 503)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 503)  (791 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 503)  (792 503)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 503)  (794 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 503)  (795 503)  routing T_15_31.lc_trk_g2_3 <X> T_15_31.input_2_3
 (35 7)  (797 503)  (797 503)  routing T_15_31.lc_trk_g2_3 <X> T_15_31.input_2_3
 (37 7)  (799 503)  (799 503)  LC_3 Logic Functioning bit
 (39 7)  (801 503)  (801 503)  LC_3 Logic Functioning bit
 (40 7)  (802 503)  (802 503)  LC_3 Logic Functioning bit
 (43 7)  (805 503)  (805 503)  LC_3 Logic Functioning bit
 (48 7)  (810 503)  (810 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (784 504)  (784 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (788 504)  (788 504)  routing T_15_31.lc_trk_g1_5 <X> T_15_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 504)  (791 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 504)  (794 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 504)  (795 504)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 504)  (796 504)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 504)  (797 504)  routing T_15_31.lc_trk_g1_7 <X> T_15_31.input_2_4
 (38 8)  (800 504)  (800 504)  LC_4 Logic Functioning bit
 (39 8)  (801 504)  (801 504)  LC_4 Logic Functioning bit
 (42 8)  (804 504)  (804 504)  LC_4 Logic Functioning bit
 (43 8)  (805 504)  (805 504)  LC_4 Logic Functioning bit
 (21 9)  (783 505)  (783 505)  routing T_15_31.sp4_r_v_b_35 <X> T_15_31.lc_trk_g2_3
 (27 9)  (789 505)  (789 505)  routing T_15_31.lc_trk_g1_5 <X> T_15_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 505)  (791 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 505)  (794 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (796 505)  (796 505)  routing T_15_31.lc_trk_g1_7 <X> T_15_31.input_2_4
 (35 9)  (797 505)  (797 505)  routing T_15_31.lc_trk_g1_7 <X> T_15_31.input_2_4
 (36 9)  (798 505)  (798 505)  LC_4 Logic Functioning bit
 (37 9)  (799 505)  (799 505)  LC_4 Logic Functioning bit
 (40 9)  (802 505)  (802 505)  LC_4 Logic Functioning bit
 (41 9)  (803 505)  (803 505)  LC_4 Logic Functioning bit
 (48 9)  (810 505)  (810 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (767 506)  (767 506)  routing T_15_31.sp4_h_r_3 <X> T_15_31.sp4_h_l_43
 (13 10)  (775 506)  (775 506)  routing T_15_31.sp4_h_r_8 <X> T_15_31.sp4_v_t_45
 (21 10)  (783 506)  (783 506)  routing T_15_31.sp4_h_l_34 <X> T_15_31.lc_trk_g2_7
 (22 10)  (784 506)  (784 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 506)  (785 506)  routing T_15_31.sp4_h_l_34 <X> T_15_31.lc_trk_g2_7
 (24 10)  (786 506)  (786 506)  routing T_15_31.sp4_h_l_34 <X> T_15_31.lc_trk_g2_7
 (29 10)  (791 506)  (791 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 506)  (794 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 506)  (796 506)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 506)  (797 506)  routing T_15_31.lc_trk_g2_7 <X> T_15_31.input_2_5
 (36 10)  (798 506)  (798 506)  LC_5 Logic Functioning bit
 (37 10)  (799 506)  (799 506)  LC_5 Logic Functioning bit
 (38 10)  (800 506)  (800 506)  LC_5 Logic Functioning bit
 (41 10)  (803 506)  (803 506)  LC_5 Logic Functioning bit
 (42 10)  (804 506)  (804 506)  LC_5 Logic Functioning bit
 (4 11)  (766 507)  (766 507)  routing T_15_31.sp4_h_r_3 <X> T_15_31.sp4_h_l_43
 (12 11)  (774 507)  (774 507)  routing T_15_31.sp4_h_r_8 <X> T_15_31.sp4_v_t_45
 (21 11)  (783 507)  (783 507)  routing T_15_31.sp4_h_l_34 <X> T_15_31.lc_trk_g2_7
 (26 11)  (788 507)  (788 507)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 507)  (791 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 507)  (793 507)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 507)  (794 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 507)  (795 507)  routing T_15_31.lc_trk_g2_7 <X> T_15_31.input_2_5
 (35 11)  (797 507)  (797 507)  routing T_15_31.lc_trk_g2_7 <X> T_15_31.input_2_5
 (36 11)  (798 507)  (798 507)  LC_5 Logic Functioning bit
 (37 11)  (799 507)  (799 507)  LC_5 Logic Functioning bit
 (42 11)  (804 507)  (804 507)  LC_5 Logic Functioning bit
 (46 11)  (808 507)  (808 507)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (8 13)  (770 509)  (770 509)  routing T_15_31.sp4_h_l_47 <X> T_15_31.sp4_v_b_10
 (9 13)  (771 509)  (771 509)  routing T_15_31.sp4_h_l_47 <X> T_15_31.sp4_v_b_10
 (14 13)  (776 509)  (776 509)  routing T_15_31.tnl_op_0 <X> T_15_31.lc_trk_g3_0
 (15 13)  (777 509)  (777 509)  routing T_15_31.tnl_op_0 <X> T_15_31.lc_trk_g3_0
 (17 13)  (779 509)  (779 509)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (784 509)  (784 509)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 509)  (786 509)  routing T_15_31.tnl_op_2 <X> T_15_31.lc_trk_g3_2
 (25 13)  (787 509)  (787 509)  routing T_15_31.tnl_op_2 <X> T_15_31.lc_trk_g3_2
 (2 14)  (764 510)  (764 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (16 14)  (778 510)  (778 510)  routing T_15_31.sp4_v_t_16 <X> T_15_31.lc_trk_g3_5
 (17 14)  (779 510)  (779 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 510)  (780 510)  routing T_15_31.sp4_v_t_16 <X> T_15_31.lc_trk_g3_5


LogicTile_16_31

 (4 0)  (820 496)  (820 496)  routing T_16_31.sp4_h_l_43 <X> T_16_31.sp4_v_b_0
 (6 0)  (822 496)  (822 496)  routing T_16_31.sp4_h_l_43 <X> T_16_31.sp4_v_b_0
 (11 0)  (827 496)  (827 496)  routing T_16_31.sp4_h_l_45 <X> T_16_31.sp4_v_b_2
 (13 0)  (829 496)  (829 496)  routing T_16_31.sp4_h_l_45 <X> T_16_31.sp4_v_b_2
 (26 0)  (842 496)  (842 496)  routing T_16_31.lc_trk_g3_5 <X> T_16_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 496)  (843 496)  routing T_16_31.lc_trk_g1_0 <X> T_16_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 496)  (845 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 496)  (848 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 496)  (849 496)  routing T_16_31.lc_trk_g2_3 <X> T_16_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 496)  (851 496)  routing T_16_31.lc_trk_g0_6 <X> T_16_31.input_2_0
 (36 0)  (852 496)  (852 496)  LC_0 Logic Functioning bit
 (38 0)  (854 496)  (854 496)  LC_0 Logic Functioning bit
 (41 0)  (857 496)  (857 496)  LC_0 Logic Functioning bit
 (45 0)  (861 496)  (861 496)  LC_0 Logic Functioning bit
 (51 0)  (867 496)  (867 496)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (821 497)  (821 497)  routing T_16_31.sp4_h_l_43 <X> T_16_31.sp4_v_b_0
 (8 1)  (824 497)  (824 497)  routing T_16_31.sp4_h_l_42 <X> T_16_31.sp4_v_b_1
 (9 1)  (825 497)  (825 497)  routing T_16_31.sp4_h_l_42 <X> T_16_31.sp4_v_b_1
 (10 1)  (826 497)  (826 497)  routing T_16_31.sp4_h_l_42 <X> T_16_31.sp4_v_b_1
 (12 1)  (828 497)  (828 497)  routing T_16_31.sp4_h_l_45 <X> T_16_31.sp4_v_b_2
 (27 1)  (843 497)  (843 497)  routing T_16_31.lc_trk_g3_5 <X> T_16_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 497)  (844 497)  routing T_16_31.lc_trk_g3_5 <X> T_16_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 497)  (845 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 497)  (847 497)  routing T_16_31.lc_trk_g2_3 <X> T_16_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 497)  (848 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 497)  (851 497)  routing T_16_31.lc_trk_g0_6 <X> T_16_31.input_2_0
 (37 1)  (853 497)  (853 497)  LC_0 Logic Functioning bit
 (38 1)  (854 497)  (854 497)  LC_0 Logic Functioning bit
 (41 1)  (857 497)  (857 497)  LC_0 Logic Functioning bit
 (47 1)  (863 497)  (863 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (864 497)  (864 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 498)  (816 498)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (2 2)  (818 498)  (818 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (824 498)  (824 498)  routing T_16_31.sp4_h_r_5 <X> T_16_31.sp4_h_l_36
 (10 2)  (826 498)  (826 498)  routing T_16_31.sp4_h_r_5 <X> T_16_31.sp4_h_l_36
 (25 2)  (841 498)  (841 498)  routing T_16_31.sp4_h_r_14 <X> T_16_31.lc_trk_g0_6
 (0 3)  (816 499)  (816 499)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (13 3)  (829 499)  (829 499)  routing T_16_31.sp4_v_b_9 <X> T_16_31.sp4_h_l_39
 (22 3)  (838 499)  (838 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 499)  (839 499)  routing T_16_31.sp4_h_r_14 <X> T_16_31.lc_trk_g0_6
 (24 3)  (840 499)  (840 499)  routing T_16_31.sp4_h_r_14 <X> T_16_31.lc_trk_g0_6
 (14 4)  (830 500)  (830 500)  routing T_16_31.wire_logic_cluster/lc_0/out <X> T_16_31.lc_trk_g1_0
 (22 4)  (838 500)  (838 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 500)  (839 500)  routing T_16_31.sp4_v_b_19 <X> T_16_31.lc_trk_g1_3
 (24 4)  (840 500)  (840 500)  routing T_16_31.sp4_v_b_19 <X> T_16_31.lc_trk_g1_3
 (8 5)  (824 501)  (824 501)  routing T_16_31.sp4_h_l_47 <X> T_16_31.sp4_v_b_4
 (9 5)  (825 501)  (825 501)  routing T_16_31.sp4_h_l_47 <X> T_16_31.sp4_v_b_4
 (10 5)  (826 501)  (826 501)  routing T_16_31.sp4_h_l_47 <X> T_16_31.sp4_v_b_4
 (12 5)  (828 501)  (828 501)  routing T_16_31.sp4_h_r_5 <X> T_16_31.sp4_v_b_5
 (17 5)  (833 501)  (833 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (832 502)  (832 502)  routing T_16_31.sp4_v_b_13 <X> T_16_31.lc_trk_g1_5
 (17 6)  (833 502)  (833 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 502)  (834 502)  routing T_16_31.sp4_v_b_13 <X> T_16_31.lc_trk_g1_5
 (26 6)  (842 502)  (842 502)  routing T_16_31.lc_trk_g1_6 <X> T_16_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 502)  (843 502)  routing T_16_31.lc_trk_g3_3 <X> T_16_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 502)  (844 502)  routing T_16_31.lc_trk_g3_3 <X> T_16_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 502)  (845 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 502)  (848 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 502)  (850 502)  routing T_16_31.lc_trk_g1_3 <X> T_16_31.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 502)  (857 502)  LC_3 Logic Functioning bit
 (43 6)  (859 502)  (859 502)  LC_3 Logic Functioning bit
 (18 7)  (834 503)  (834 503)  routing T_16_31.sp4_v_b_13 <X> T_16_31.lc_trk_g1_5
 (22 7)  (838 503)  (838 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 503)  (839 503)  routing T_16_31.sp4_v_b_22 <X> T_16_31.lc_trk_g1_6
 (24 7)  (840 503)  (840 503)  routing T_16_31.sp4_v_b_22 <X> T_16_31.lc_trk_g1_6
 (26 7)  (842 503)  (842 503)  routing T_16_31.lc_trk_g1_6 <X> T_16_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 503)  (843 503)  routing T_16_31.lc_trk_g1_6 <X> T_16_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 503)  (845 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 503)  (846 503)  routing T_16_31.lc_trk_g3_3 <X> T_16_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 503)  (847 503)  routing T_16_31.lc_trk_g1_3 <X> T_16_31.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 503)  (853 503)  LC_3 Logic Functioning bit
 (39 7)  (855 503)  (855 503)  LC_3 Logic Functioning bit
 (21 8)  (837 504)  (837 504)  routing T_16_31.sp4_v_t_22 <X> T_16_31.lc_trk_g2_3
 (22 8)  (838 504)  (838 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 504)  (839 504)  routing T_16_31.sp4_v_t_22 <X> T_16_31.lc_trk_g2_3
 (25 8)  (841 504)  (841 504)  routing T_16_31.sp4_h_r_34 <X> T_16_31.lc_trk_g2_2
 (21 9)  (837 505)  (837 505)  routing T_16_31.sp4_v_t_22 <X> T_16_31.lc_trk_g2_3
 (22 9)  (838 505)  (838 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 505)  (839 505)  routing T_16_31.sp4_h_r_34 <X> T_16_31.lc_trk_g2_2
 (24 9)  (840 505)  (840 505)  routing T_16_31.sp4_h_r_34 <X> T_16_31.lc_trk_g2_2
 (22 12)  (838 508)  (838 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 508)  (839 508)  routing T_16_31.sp4_h_r_27 <X> T_16_31.lc_trk_g3_3
 (24 12)  (840 508)  (840 508)  routing T_16_31.sp4_h_r_27 <X> T_16_31.lc_trk_g3_3
 (27 12)  (843 508)  (843 508)  routing T_16_31.lc_trk_g1_0 <X> T_16_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 508)  (845 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 508)  (847 508)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 508)  (848 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 508)  (849 508)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 508)  (850 508)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 508)  (853 508)  LC_6 Logic Functioning bit
 (39 12)  (855 508)  (855 508)  LC_6 Logic Functioning bit
 (41 12)  (857 508)  (857 508)  LC_6 Logic Functioning bit
 (43 12)  (859 508)  (859 508)  LC_6 Logic Functioning bit
 (52 12)  (868 508)  (868 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (837 509)  (837 509)  routing T_16_31.sp4_h_r_27 <X> T_16_31.lc_trk_g3_3
 (31 13)  (847 509)  (847 509)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 509)  (853 509)  LC_6 Logic Functioning bit
 (39 13)  (855 509)  (855 509)  LC_6 Logic Functioning bit
 (41 13)  (857 509)  (857 509)  LC_6 Logic Functioning bit
 (43 13)  (859 509)  (859 509)  LC_6 Logic Functioning bit
 (15 14)  (831 510)  (831 510)  routing T_16_31.sp4_h_l_24 <X> T_16_31.lc_trk_g3_5
 (16 14)  (832 510)  (832 510)  routing T_16_31.sp4_h_l_24 <X> T_16_31.lc_trk_g3_5
 (17 14)  (833 510)  (833 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 510)  (834 510)  routing T_16_31.sp4_h_l_24 <X> T_16_31.lc_trk_g3_5
 (25 14)  (841 510)  (841 510)  routing T_16_31.sp4_h_r_46 <X> T_16_31.lc_trk_g3_6
 (28 14)  (844 510)  (844 510)  routing T_16_31.lc_trk_g2_2 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 510)  (845 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 510)  (847 510)  routing T_16_31.lc_trk_g1_5 <X> T_16_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 510)  (848 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 510)  (850 510)  routing T_16_31.lc_trk_g1_5 <X> T_16_31.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 510)  (857 510)  LC_7 Logic Functioning bit
 (43 14)  (859 510)  (859 510)  LC_7 Logic Functioning bit
 (52 14)  (868 510)  (868 510)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (838 511)  (838 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 511)  (839 511)  routing T_16_31.sp4_h_r_46 <X> T_16_31.lc_trk_g3_6
 (24 15)  (840 511)  (840 511)  routing T_16_31.sp4_h_r_46 <X> T_16_31.lc_trk_g3_6
 (25 15)  (841 511)  (841 511)  routing T_16_31.sp4_h_r_46 <X> T_16_31.lc_trk_g3_6
 (30 15)  (846 511)  (846 511)  routing T_16_31.lc_trk_g2_2 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (41 15)  (857 511)  (857 511)  LC_7 Logic Functioning bit
 (43 15)  (859 511)  (859 511)  LC_7 Logic Functioning bit
 (46 15)  (862 511)  (862 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (868 511)  (868 511)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (869 511)  (869 511)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_31

 (11 0)  (885 496)  (885 496)  routing T_17_31.sp4_h_l_45 <X> T_17_31.sp4_v_b_2
 (13 0)  (887 496)  (887 496)  routing T_17_31.sp4_h_l_45 <X> T_17_31.sp4_v_b_2
 (28 0)  (902 496)  (902 496)  routing T_17_31.lc_trk_g2_7 <X> T_17_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 496)  (903 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 496)  (904 496)  routing T_17_31.lc_trk_g2_7 <X> T_17_31.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 496)  (905 496)  routing T_17_31.lc_trk_g1_6 <X> T_17_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 496)  (906 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 496)  (908 496)  routing T_17_31.lc_trk_g1_6 <X> T_17_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 496)  (910 496)  LC_0 Logic Functioning bit
 (38 0)  (912 496)  (912 496)  LC_0 Logic Functioning bit
 (42 0)  (916 496)  (916 496)  LC_0 Logic Functioning bit
 (43 0)  (917 496)  (917 496)  LC_0 Logic Functioning bit
 (45 0)  (919 496)  (919 496)  LC_0 Logic Functioning bit
 (46 0)  (920 496)  (920 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (886 497)  (886 497)  routing T_17_31.sp4_h_l_45 <X> T_17_31.sp4_v_b_2
 (22 1)  (896 497)  (896 497)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 497)  (897 497)  routing T_17_31.sp12_h_r_10 <X> T_17_31.lc_trk_g0_2
 (26 1)  (900 497)  (900 497)  routing T_17_31.lc_trk_g0_2 <X> T_17_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 497)  (903 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 497)  (904 497)  routing T_17_31.lc_trk_g2_7 <X> T_17_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 497)  (905 497)  routing T_17_31.lc_trk_g1_6 <X> T_17_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 497)  (906 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 497)  (908 497)  routing T_17_31.lc_trk_g1_3 <X> T_17_31.input_2_0
 (35 1)  (909 497)  (909 497)  routing T_17_31.lc_trk_g1_3 <X> T_17_31.input_2_0
 (42 1)  (916 497)  (916 497)  LC_0 Logic Functioning bit
 (43 1)  (917 497)  (917 497)  LC_0 Logic Functioning bit
 (47 1)  (921 497)  (921 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 498)  (874 498)  routing T_17_31.glb_netwk_3 <X> T_17_31.wire_logic_cluster/lc_7/clk
 (2 2)  (876 498)  (876 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 499)  (874 499)  routing T_17_31.glb_netwk_3 <X> T_17_31.wire_logic_cluster/lc_7/clk
 (0 4)  (874 500)  (874 500)  routing T_17_31.lc_trk_g3_3 <X> T_17_31.wire_logic_cluster/lc_7/cen
 (1 4)  (875 500)  (875 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 500)  (895 500)  routing T_17_31.lft_op_3 <X> T_17_31.lc_trk_g1_3
 (22 4)  (896 500)  (896 500)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 500)  (898 500)  routing T_17_31.lft_op_3 <X> T_17_31.lc_trk_g1_3
 (0 5)  (874 501)  (874 501)  routing T_17_31.lc_trk_g3_3 <X> T_17_31.wire_logic_cluster/lc_7/cen
 (1 5)  (875 501)  (875 501)  routing T_17_31.lc_trk_g3_3 <X> T_17_31.wire_logic_cluster/lc_7/cen
 (22 7)  (896 503)  (896 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (897 503)  (897 503)  routing T_17_31.sp12_h_l_21 <X> T_17_31.lc_trk_g1_6
 (25 7)  (899 503)  (899 503)  routing T_17_31.sp12_h_l_21 <X> T_17_31.lc_trk_g1_6
 (21 10)  (895 506)  (895 506)  routing T_17_31.sp4_h_l_34 <X> T_17_31.lc_trk_g2_7
 (22 10)  (896 506)  (896 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 506)  (897 506)  routing T_17_31.sp4_h_l_34 <X> T_17_31.lc_trk_g2_7
 (24 10)  (898 506)  (898 506)  routing T_17_31.sp4_h_l_34 <X> T_17_31.lc_trk_g2_7
 (21 11)  (895 507)  (895 507)  routing T_17_31.sp4_h_l_34 <X> T_17_31.lc_trk_g2_7
 (13 12)  (887 508)  (887 508)  routing T_17_31.sp4_h_l_46 <X> T_17_31.sp4_v_b_11
 (22 12)  (896 508)  (896 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 508)  (897 508)  routing T_17_31.sp4_h_r_27 <X> T_17_31.lc_trk_g3_3
 (24 12)  (898 508)  (898 508)  routing T_17_31.sp4_h_r_27 <X> T_17_31.lc_trk_g3_3
 (12 13)  (886 509)  (886 509)  routing T_17_31.sp4_h_l_46 <X> T_17_31.sp4_v_b_11
 (21 13)  (895 509)  (895 509)  routing T_17_31.sp4_h_r_27 <X> T_17_31.lc_trk_g3_3


LogicTile_18_31

 (11 0)  (939 496)  (939 496)  routing T_18_31.sp4_h_l_45 <X> T_18_31.sp4_v_b_2
 (13 0)  (941 496)  (941 496)  routing T_18_31.sp4_h_l_45 <X> T_18_31.sp4_v_b_2
 (8 1)  (936 497)  (936 497)  routing T_18_31.sp4_h_l_42 <X> T_18_31.sp4_v_b_1
 (9 1)  (937 497)  (937 497)  routing T_18_31.sp4_h_l_42 <X> T_18_31.sp4_v_b_1
 (10 1)  (938 497)  (938 497)  routing T_18_31.sp4_h_l_42 <X> T_18_31.sp4_v_b_1
 (12 1)  (940 497)  (940 497)  routing T_18_31.sp4_h_l_45 <X> T_18_31.sp4_v_b_2
 (16 4)  (944 500)  (944 500)  routing T_18_31.sp12_h_r_9 <X> T_18_31.lc_trk_g1_1
 (17 4)  (945 500)  (945 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (8 5)  (936 501)  (936 501)  routing T_18_31.sp4_h_l_41 <X> T_18_31.sp4_v_b_4
 (9 5)  (937 501)  (937 501)  routing T_18_31.sp4_h_l_41 <X> T_18_31.sp4_v_b_4
 (6 6)  (934 502)  (934 502)  routing T_18_31.sp4_h_l_47 <X> T_18_31.sp4_v_t_38
 (27 10)  (955 506)  (955 506)  routing T_18_31.lc_trk_g3_5 <X> T_18_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 506)  (956 506)  routing T_18_31.lc_trk_g3_5 <X> T_18_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 506)  (957 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 506)  (958 506)  routing T_18_31.lc_trk_g3_5 <X> T_18_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 506)  (960 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 506)  (962 506)  routing T_18_31.lc_trk_g1_1 <X> T_18_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 506)  (964 506)  LC_5 Logic Functioning bit
 (38 10)  (966 506)  (966 506)  LC_5 Logic Functioning bit
 (10 11)  (938 507)  (938 507)  routing T_18_31.sp4_h_l_39 <X> T_18_31.sp4_v_t_42
 (36 11)  (964 507)  (964 507)  LC_5 Logic Functioning bit
 (38 11)  (966 507)  (966 507)  LC_5 Logic Functioning bit
 (15 14)  (943 510)  (943 510)  routing T_18_31.sp4_h_l_24 <X> T_18_31.lc_trk_g3_5
 (16 14)  (944 510)  (944 510)  routing T_18_31.sp4_h_l_24 <X> T_18_31.lc_trk_g3_5
 (17 14)  (945 510)  (945 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 510)  (946 510)  routing T_18_31.sp4_h_l_24 <X> T_18_31.lc_trk_g3_5


IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_1_30

 (26 0)  (44 480)  (44 480)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 480)  (45 480)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 480)  (46 480)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 480)  (47 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 480)  (50 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 480)  (54 480)  LC_0 Logic Functioning bit
 (41 0)  (59 480)  (59 480)  LC_0 Logic Functioning bit
 (44 0)  (62 480)  (62 480)  LC_0 Logic Functioning bit
 (13 1)  (31 481)  (31 481)  routing T_1_30.sp4_v_t_44 <X> T_1_30.sp4_h_r_2
 (14 1)  (32 481)  (32 481)  routing T_1_30.sp4_h_r_0 <X> T_1_30.lc_trk_g0_0
 (15 1)  (33 481)  (33 481)  routing T_1_30.sp4_h_r_0 <X> T_1_30.lc_trk_g0_0
 (16 1)  (34 481)  (34 481)  routing T_1_30.sp4_h_r_0 <X> T_1_30.lc_trk_g0_0
 (17 1)  (35 481)  (35 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (44 481)  (44 481)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 481)  (45 481)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 481)  (46 481)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 481)  (47 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 481)  (48 481)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (39 1)  (57 481)  (57 481)  LC_0 Logic Functioning bit
 (42 1)  (60 481)  (60 481)  LC_0 Logic Functioning bit
 (50 1)  (68 481)  (68 481)  Carry_In_Mux bit 

 (14 2)  (32 482)  (32 482)  routing T_1_30.sp4_h_l_1 <X> T_1_30.lc_trk_g0_4
 (15 2)  (33 482)  (33 482)  routing T_1_30.sp12_h_r_5 <X> T_1_30.lc_trk_g0_5
 (17 2)  (35 482)  (35 482)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (36 482)  (36 482)  routing T_1_30.sp12_h_r_5 <X> T_1_30.lc_trk_g0_5
 (21 2)  (39 482)  (39 482)  routing T_1_30.sp4_h_l_2 <X> T_1_30.lc_trk_g0_7
 (22 2)  (40 482)  (40 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (41 482)  (41 482)  routing T_1_30.sp4_h_l_2 <X> T_1_30.lc_trk_g0_7
 (24 2)  (42 482)  (42 482)  routing T_1_30.sp4_h_l_2 <X> T_1_30.lc_trk_g0_7
 (26 2)  (44 482)  (44 482)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 482)  (47 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 482)  (50 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 482)  (54 482)  LC_1 Logic Functioning bit
 (41 2)  (59 482)  (59 482)  LC_1 Logic Functioning bit
 (44 2)  (62 482)  (62 482)  LC_1 Logic Functioning bit
 (46 2)  (64 482)  (64 482)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (33 483)  (33 483)  routing T_1_30.sp4_h_l_1 <X> T_1_30.lc_trk_g0_4
 (16 3)  (34 483)  (34 483)  routing T_1_30.sp4_h_l_1 <X> T_1_30.lc_trk_g0_4
 (17 3)  (35 483)  (35 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (36 483)  (36 483)  routing T_1_30.sp12_h_r_5 <X> T_1_30.lc_trk_g0_5
 (26 3)  (44 483)  (44 483)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 483)  (46 483)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 483)  (47 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (39 3)  (57 483)  (57 483)  LC_1 Logic Functioning bit
 (42 3)  (60 483)  (60 483)  LC_1 Logic Functioning bit
 (12 4)  (30 484)  (30 484)  routing T_1_30.sp4_v_t_40 <X> T_1_30.sp4_h_r_5
 (26 4)  (44 484)  (44 484)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 484)  (46 484)  routing T_1_30.lc_trk_g2_3 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 484)  (47 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 484)  (50 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 484)  (54 484)  LC_2 Logic Functioning bit
 (41 4)  (59 484)  (59 484)  LC_2 Logic Functioning bit
 (44 4)  (62 484)  (62 484)  LC_2 Logic Functioning bit
 (26 5)  (44 485)  (44 485)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 485)  (45 485)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 485)  (46 485)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 485)  (47 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 485)  (48 485)  routing T_1_30.lc_trk_g2_3 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (39 5)  (57 485)  (57 485)  LC_2 Logic Functioning bit
 (42 5)  (60 485)  (60 485)  LC_2 Logic Functioning bit
 (14 6)  (32 486)  (32 486)  routing T_1_30.sp4_h_l_1 <X> T_1_30.lc_trk_g1_4
 (22 6)  (40 486)  (40 486)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 486)  (42 486)  routing T_1_30.top_op_7 <X> T_1_30.lc_trk_g1_7
 (26 6)  (44 486)  (44 486)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 486)  (45 486)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 486)  (46 486)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 486)  (47 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 486)  (50 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 486)  (54 486)  LC_3 Logic Functioning bit
 (41 6)  (59 486)  (59 486)  LC_3 Logic Functioning bit
 (44 6)  (62 486)  (62 486)  LC_3 Logic Functioning bit
 (15 7)  (33 487)  (33 487)  routing T_1_30.sp4_h_l_1 <X> T_1_30.lc_trk_g1_4
 (16 7)  (34 487)  (34 487)  routing T_1_30.sp4_h_l_1 <X> T_1_30.lc_trk_g1_4
 (17 7)  (35 487)  (35 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (39 487)  (39 487)  routing T_1_30.top_op_7 <X> T_1_30.lc_trk_g1_7
 (26 7)  (44 487)  (44 487)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 487)  (46 487)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 487)  (47 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (39 7)  (57 487)  (57 487)  LC_3 Logic Functioning bit
 (42 7)  (60 487)  (60 487)  LC_3 Logic Functioning bit
 (21 8)  (39 488)  (39 488)  routing T_1_30.rgt_op_3 <X> T_1_30.lc_trk_g2_3
 (22 8)  (40 488)  (40 488)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 488)  (42 488)  routing T_1_30.rgt_op_3 <X> T_1_30.lc_trk_g2_3
 (26 8)  (44 488)  (44 488)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 488)  (47 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 488)  (48 488)  routing T_1_30.lc_trk_g0_5 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 488)  (50 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 488)  (54 488)  LC_4 Logic Functioning bit
 (41 8)  (59 488)  (59 488)  LC_4 Logic Functioning bit
 (44 8)  (62 488)  (62 488)  LC_4 Logic Functioning bit
 (26 9)  (44 489)  (44 489)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 489)  (45 489)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 489)  (46 489)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 489)  (47 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (39 9)  (57 489)  (57 489)  LC_4 Logic Functioning bit
 (42 9)  (60 489)  (60 489)  LC_4 Logic Functioning bit
 (46 9)  (64 489)  (64 489)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (40 490)  (40 490)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 490)  (42 490)  routing T_1_30.tnr_op_7 <X> T_1_30.lc_trk_g2_7
 (26 10)  (44 490)  (44 490)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 490)  (45 490)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 490)  (47 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 490)  (48 490)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 490)  (50 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 490)  (54 490)  LC_5 Logic Functioning bit
 (41 10)  (59 490)  (59 490)  LC_5 Logic Functioning bit
 (44 10)  (62 490)  (62 490)  LC_5 Logic Functioning bit
 (15 11)  (33 491)  (33 491)  routing T_1_30.tnr_op_4 <X> T_1_30.lc_trk_g2_4
 (17 11)  (35 491)  (35 491)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (44 491)  (44 491)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 491)  (46 491)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 491)  (47 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 491)  (48 491)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (39 11)  (57 491)  (57 491)  LC_5 Logic Functioning bit
 (42 11)  (60 491)  (60 491)  LC_5 Logic Functioning bit
 (15 12)  (33 492)  (33 492)  routing T_1_30.rgt_op_1 <X> T_1_30.lc_trk_g3_1
 (17 12)  (35 492)  (35 492)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 492)  (36 492)  routing T_1_30.rgt_op_1 <X> T_1_30.lc_trk_g3_1
 (25 12)  (43 492)  (43 492)  routing T_1_30.rgt_op_2 <X> T_1_30.lc_trk_g3_2
 (26 12)  (44 492)  (44 492)  routing T_1_30.lc_trk_g0_4 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (29 12)  (47 492)  (47 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 492)  (48 492)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 492)  (50 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 492)  (54 492)  LC_6 Logic Functioning bit
 (41 12)  (59 492)  (59 492)  LC_6 Logic Functioning bit
 (44 12)  (62 492)  (62 492)  LC_6 Logic Functioning bit
 (51 12)  (69 492)  (69 492)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (40 493)  (40 493)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 493)  (42 493)  routing T_1_30.rgt_op_2 <X> T_1_30.lc_trk_g3_2
 (29 13)  (47 493)  (47 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 493)  (48 493)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (39 13)  (57 493)  (57 493)  LC_6 Logic Functioning bit
 (42 13)  (60 493)  (60 493)  LC_6 Logic Functioning bit
 (22 14)  (40 494)  (40 494)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (42 494)  (42 494)  routing T_1_30.tnr_op_7 <X> T_1_30.lc_trk_g3_7
 (26 14)  (44 494)  (44 494)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 494)  (46 494)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 494)  (47 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 494)  (48 494)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 494)  (50 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 494)  (54 494)  LC_7 Logic Functioning bit
 (41 14)  (59 494)  (59 494)  LC_7 Logic Functioning bit
 (44 14)  (62 494)  (62 494)  LC_7 Logic Functioning bit
 (27 15)  (45 495)  (45 495)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 495)  (47 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (39 15)  (57 495)  (57 495)  LC_7 Logic Functioning bit
 (42 15)  (60 495)  (60 495)  LC_7 Logic Functioning bit


LogicTile_2_30

 (14 0)  (86 480)  (86 480)  routing T_2_30.wire_logic_cluster/lc_0/out <X> T_2_30.lc_trk_g0_0
 (22 0)  (94 480)  (94 480)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 480)  (96 480)  routing T_2_30.top_op_3 <X> T_2_30.lc_trk_g0_3
 (25 0)  (97 480)  (97 480)  routing T_2_30.sp4_h_r_10 <X> T_2_30.lc_trk_g0_2
 (27 0)  (99 480)  (99 480)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 480)  (100 480)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 480)  (101 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 480)  (102 480)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 480)  (103 480)  routing T_2_30.lc_trk_g1_4 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 480)  (104 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 480)  (106 480)  routing T_2_30.lc_trk_g1_4 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 480)  (108 480)  LC_0 Logic Functioning bit
 (38 0)  (110 480)  (110 480)  LC_0 Logic Functioning bit
 (41 0)  (113 480)  (113 480)  LC_0 Logic Functioning bit
 (43 0)  (115 480)  (115 480)  LC_0 Logic Functioning bit
 (45 0)  (117 480)  (117 480)  LC_0 Logic Functioning bit
 (5 1)  (77 481)  (77 481)  routing T_2_30.sp4_h_r_0 <X> T_2_30.sp4_v_b_0
 (17 1)  (89 481)  (89 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (93 481)  (93 481)  routing T_2_30.top_op_3 <X> T_2_30.lc_trk_g0_3
 (22 1)  (94 481)  (94 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 481)  (95 481)  routing T_2_30.sp4_h_r_10 <X> T_2_30.lc_trk_g0_2
 (24 1)  (96 481)  (96 481)  routing T_2_30.sp4_h_r_10 <X> T_2_30.lc_trk_g0_2
 (29 1)  (101 481)  (101 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 481)  (108 481)  LC_0 Logic Functioning bit
 (37 1)  (109 481)  (109 481)  LC_0 Logic Functioning bit
 (38 1)  (110 481)  (110 481)  LC_0 Logic Functioning bit
 (39 1)  (111 481)  (111 481)  LC_0 Logic Functioning bit
 (41 1)  (113 481)  (113 481)  LC_0 Logic Functioning bit
 (43 1)  (115 481)  (115 481)  LC_0 Logic Functioning bit
 (53 1)  (125 481)  (125 481)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 482)  (72 482)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (74 482)  (74 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (88 482)  (88 482)  routing T_2_30.sp4_v_b_13 <X> T_2_30.lc_trk_g0_5
 (17 2)  (89 482)  (89 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 482)  (90 482)  routing T_2_30.sp4_v_b_13 <X> T_2_30.lc_trk_g0_5
 (26 2)  (98 482)  (98 482)  routing T_2_30.lc_trk_g0_5 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 482)  (99 482)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 482)  (101 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 482)  (104 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 482)  (105 482)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 482)  (106 482)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 482)  (108 482)  LC_1 Logic Functioning bit
 (38 2)  (110 482)  (110 482)  LC_1 Logic Functioning bit
 (45 2)  (117 482)  (117 482)  LC_1 Logic Functioning bit
 (0 3)  (72 483)  (72 483)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (18 3)  (90 483)  (90 483)  routing T_2_30.sp4_v_b_13 <X> T_2_30.lc_trk_g0_5
 (22 3)  (94 483)  (94 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 483)  (95 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.lc_trk_g0_6
 (24 3)  (96 483)  (96 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.lc_trk_g0_6
 (25 3)  (97 483)  (97 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.lc_trk_g0_6
 (29 3)  (101 483)  (101 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 483)  (102 483)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 483)  (108 483)  LC_1 Logic Functioning bit
 (37 3)  (109 483)  (109 483)  LC_1 Logic Functioning bit
 (38 3)  (110 483)  (110 483)  LC_1 Logic Functioning bit
 (39 3)  (111 483)  (111 483)  LC_1 Logic Functioning bit
 (41 3)  (113 483)  (113 483)  LC_1 Logic Functioning bit
 (43 3)  (115 483)  (115 483)  LC_1 Logic Functioning bit
 (14 4)  (86 484)  (86 484)  routing T_2_30.lft_op_0 <X> T_2_30.lc_trk_g1_0
 (21 4)  (93 484)  (93 484)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g1_3
 (22 4)  (94 484)  (94 484)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 484)  (96 484)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g1_3
 (25 4)  (97 484)  (97 484)  routing T_2_30.lft_op_2 <X> T_2_30.lc_trk_g1_2
 (26 4)  (98 484)  (98 484)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 484)  (99 484)  routing T_2_30.lc_trk_g1_0 <X> T_2_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 484)  (101 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 484)  (104 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 484)  (105 484)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 484)  (106 484)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 484)  (108 484)  LC_2 Logic Functioning bit
 (38 4)  (110 484)  (110 484)  LC_2 Logic Functioning bit
 (45 4)  (117 484)  (117 484)  LC_2 Logic Functioning bit
 (15 5)  (87 485)  (87 485)  routing T_2_30.lft_op_0 <X> T_2_30.lc_trk_g1_0
 (17 5)  (89 485)  (89 485)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (94 485)  (94 485)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 485)  (96 485)  routing T_2_30.lft_op_2 <X> T_2_30.lc_trk_g1_2
 (26 5)  (98 485)  (98 485)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 485)  (100 485)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 485)  (101 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 485)  (103 485)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 485)  (108 485)  LC_2 Logic Functioning bit
 (37 5)  (109 485)  (109 485)  LC_2 Logic Functioning bit
 (38 5)  (110 485)  (110 485)  LC_2 Logic Functioning bit
 (39 5)  (111 485)  (111 485)  LC_2 Logic Functioning bit
 (41 5)  (113 485)  (113 485)  LC_2 Logic Functioning bit
 (43 5)  (115 485)  (115 485)  LC_2 Logic Functioning bit
 (14 6)  (86 486)  (86 486)  routing T_2_30.wire_logic_cluster/lc_4/out <X> T_2_30.lc_trk_g1_4
 (31 6)  (103 486)  (103 486)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 486)  (104 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 486)  (105 486)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 486)  (108 486)  LC_3 Logic Functioning bit
 (38 6)  (110 486)  (110 486)  LC_3 Logic Functioning bit
 (42 6)  (114 486)  (114 486)  LC_3 Logic Functioning bit
 (43 6)  (115 486)  (115 486)  LC_3 Logic Functioning bit
 (45 6)  (117 486)  (117 486)  LC_3 Logic Functioning bit
 (17 7)  (89 487)  (89 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (98 487)  (98 487)  routing T_2_30.lc_trk_g2_3 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 487)  (100 487)  routing T_2_30.lc_trk_g2_3 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 487)  (101 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 487)  (103 487)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 487)  (104 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (106 487)  (106 487)  routing T_2_30.lc_trk_g1_2 <X> T_2_30.input_2_3
 (35 7)  (107 487)  (107 487)  routing T_2_30.lc_trk_g1_2 <X> T_2_30.input_2_3
 (37 7)  (109 487)  (109 487)  LC_3 Logic Functioning bit
 (39 7)  (111 487)  (111 487)  LC_3 Logic Functioning bit
 (42 7)  (114 487)  (114 487)  LC_3 Logic Functioning bit
 (43 7)  (115 487)  (115 487)  LC_3 Logic Functioning bit
 (14 8)  (86 488)  (86 488)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g2_0
 (21 8)  (93 488)  (93 488)  routing T_2_30.wire_logic_cluster/lc_3/out <X> T_2_30.lc_trk_g2_3
 (22 8)  (94 488)  (94 488)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (100 488)  (100 488)  routing T_2_30.lc_trk_g2_5 <X> T_2_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 488)  (101 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 488)  (102 488)  routing T_2_30.lc_trk_g2_5 <X> T_2_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 488)  (104 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 488)  (107 488)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.input_2_4
 (36 8)  (108 488)  (108 488)  LC_4 Logic Functioning bit
 (37 8)  (109 488)  (109 488)  LC_4 Logic Functioning bit
 (38 8)  (110 488)  (110 488)  LC_4 Logic Functioning bit
 (41 8)  (113 488)  (113 488)  LC_4 Logic Functioning bit
 (43 8)  (115 488)  (115 488)  LC_4 Logic Functioning bit
 (46 8)  (118 488)  (118 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (123 488)  (123 488)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (86 489)  (86 489)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g2_0
 (16 9)  (88 489)  (88 489)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g2_0
 (17 9)  (89 489)  (89 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (98 489)  (98 489)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 489)  (99 489)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 489)  (100 489)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 489)  (101 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 489)  (103 489)  routing T_2_30.lc_trk_g0_3 <X> T_2_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 489)  (104 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 489)  (107 489)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.input_2_4
 (37 9)  (109 489)  (109 489)  LC_4 Logic Functioning bit
 (39 9)  (111 489)  (111 489)  LC_4 Logic Functioning bit
 (40 9)  (112 489)  (112 489)  LC_4 Logic Functioning bit
 (42 9)  (114 489)  (114 489)  LC_4 Logic Functioning bit
 (4 10)  (76 490)  (76 490)  routing T_2_30.sp4_h_r_6 <X> T_2_30.sp4_v_t_43
 (14 10)  (86 490)  (86 490)  routing T_2_30.rgt_op_4 <X> T_2_30.lc_trk_g2_4
 (15 10)  (87 490)  (87 490)  routing T_2_30.rgt_op_5 <X> T_2_30.lc_trk_g2_5
 (17 10)  (89 490)  (89 490)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 490)  (90 490)  routing T_2_30.rgt_op_5 <X> T_2_30.lc_trk_g2_5
 (27 10)  (99 490)  (99 490)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 490)  (100 490)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 490)  (101 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 490)  (102 490)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 490)  (104 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 490)  (105 490)  routing T_2_30.lc_trk_g2_0 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 490)  (108 490)  LC_5 Logic Functioning bit
 (37 10)  (109 490)  (109 490)  LC_5 Logic Functioning bit
 (38 10)  (110 490)  (110 490)  LC_5 Logic Functioning bit
 (39 10)  (111 490)  (111 490)  LC_5 Logic Functioning bit
 (43 10)  (115 490)  (115 490)  LC_5 Logic Functioning bit
 (45 10)  (117 490)  (117 490)  LC_5 Logic Functioning bit
 (50 10)  (122 490)  (122 490)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (123 490)  (123 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (77 491)  (77 491)  routing T_2_30.sp4_h_r_6 <X> T_2_30.sp4_v_t_43
 (15 11)  (87 491)  (87 491)  routing T_2_30.rgt_op_4 <X> T_2_30.lc_trk_g2_4
 (17 11)  (89 491)  (89 491)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (94 491)  (94 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 491)  (97 491)  routing T_2_30.sp4_r_v_b_38 <X> T_2_30.lc_trk_g2_6
 (36 11)  (108 491)  (108 491)  LC_5 Logic Functioning bit
 (37 11)  (109 491)  (109 491)  LC_5 Logic Functioning bit
 (38 11)  (110 491)  (110 491)  LC_5 Logic Functioning bit
 (39 11)  (111 491)  (111 491)  LC_5 Logic Functioning bit
 (43 11)  (115 491)  (115 491)  LC_5 Logic Functioning bit
 (11 12)  (83 492)  (83 492)  routing T_2_30.sp4_h_r_6 <X> T_2_30.sp4_v_b_11
 (17 12)  (89 492)  (89 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 492)  (90 492)  routing T_2_30.wire_logic_cluster/lc_1/out <X> T_2_30.lc_trk_g3_1
 (21 12)  (93 492)  (93 492)  routing T_2_30.sp4_v_t_22 <X> T_2_30.lc_trk_g3_3
 (22 12)  (94 492)  (94 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 492)  (95 492)  routing T_2_30.sp4_v_t_22 <X> T_2_30.lc_trk_g3_3
 (25 12)  (97 492)  (97 492)  routing T_2_30.wire_logic_cluster/lc_2/out <X> T_2_30.lc_trk_g3_2
 (28 12)  (100 492)  (100 492)  routing T_2_30.lc_trk_g2_3 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 492)  (101 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 492)  (104 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 492)  (105 492)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 492)  (106 492)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 492)  (108 492)  LC_6 Logic Functioning bit
 (21 13)  (93 493)  (93 493)  routing T_2_30.sp4_v_t_22 <X> T_2_30.lc_trk_g3_3
 (22 13)  (94 493)  (94 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 493)  (98 493)  routing T_2_30.lc_trk_g0_2 <X> T_2_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 493)  (101 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 493)  (102 493)  routing T_2_30.lc_trk_g2_3 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 493)  (103 493)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 493)  (104 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (105 493)  (105 493)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.input_2_6
 (34 13)  (106 493)  (106 493)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.input_2_6
 (4 14)  (76 494)  (76 494)  routing T_2_30.sp4_h_r_3 <X> T_2_30.sp4_v_t_44
 (6 14)  (78 494)  (78 494)  routing T_2_30.sp4_h_r_3 <X> T_2_30.sp4_v_t_44
 (17 14)  (89 494)  (89 494)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 494)  (90 494)  routing T_2_30.wire_logic_cluster/lc_5/out <X> T_2_30.lc_trk_g3_5
 (22 14)  (94 494)  (94 494)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (96 494)  (96 494)  routing T_2_30.tnl_op_7 <X> T_2_30.lc_trk_g3_7
 (27 14)  (99 494)  (99 494)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 494)  (100 494)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 494)  (101 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 494)  (102 494)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 494)  (103 494)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 494)  (104 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 494)  (105 494)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 494)  (108 494)  LC_7 Logic Functioning bit
 (50 14)  (122 494)  (122 494)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (77 495)  (77 495)  routing T_2_30.sp4_h_r_3 <X> T_2_30.sp4_v_t_44
 (15 15)  (87 495)  (87 495)  routing T_2_30.sp4_v_t_33 <X> T_2_30.lc_trk_g3_4
 (16 15)  (88 495)  (88 495)  routing T_2_30.sp4_v_t_33 <X> T_2_30.lc_trk_g3_4
 (17 15)  (89 495)  (89 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (93 495)  (93 495)  routing T_2_30.tnl_op_7 <X> T_2_30.lc_trk_g3_7
 (30 15)  (102 495)  (102 495)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (36 15)  (108 495)  (108 495)  LC_7 Logic Functioning bit


LogicTile_3_30

 (17 0)  (143 480)  (143 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (147 480)  (147 480)  routing T_3_30.wire_logic_cluster/lc_3/out <X> T_3_30.lc_trk_g0_3
 (22 0)  (148 480)  (148 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (155 480)  (155 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 480)  (157 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 480)  (158 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 480)  (159 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 480)  (160 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 480)  (162 480)  LC_0 Logic Functioning bit
 (37 0)  (163 480)  (163 480)  LC_0 Logic Functioning bit
 (38 0)  (164 480)  (164 480)  LC_0 Logic Functioning bit
 (39 0)  (165 480)  (165 480)  LC_0 Logic Functioning bit
 (41 0)  (167 480)  (167 480)  LC_0 Logic Functioning bit
 (43 0)  (169 480)  (169 480)  LC_0 Logic Functioning bit
 (18 1)  (144 481)  (144 481)  routing T_3_30.sp4_r_v_b_34 <X> T_3_30.lc_trk_g0_1
 (31 1)  (157 481)  (157 481)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 481)  (162 481)  LC_0 Logic Functioning bit
 (37 1)  (163 481)  (163 481)  LC_0 Logic Functioning bit
 (38 1)  (164 481)  (164 481)  LC_0 Logic Functioning bit
 (39 1)  (165 481)  (165 481)  LC_0 Logic Functioning bit
 (41 1)  (167 481)  (167 481)  LC_0 Logic Functioning bit
 (43 1)  (169 481)  (169 481)  LC_0 Logic Functioning bit
 (0 2)  (126 482)  (126 482)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (2 2)  (128 482)  (128 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 482)  (140 482)  routing T_3_30.lft_op_4 <X> T_3_30.lc_trk_g0_4
 (15 2)  (141 482)  (141 482)  routing T_3_30.lft_op_5 <X> T_3_30.lc_trk_g0_5
 (17 2)  (143 482)  (143 482)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (144 482)  (144 482)  routing T_3_30.lft_op_5 <X> T_3_30.lc_trk_g0_5
 (21 2)  (147 482)  (147 482)  routing T_3_30.lft_op_7 <X> T_3_30.lc_trk_g0_7
 (22 2)  (148 482)  (148 482)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (150 482)  (150 482)  routing T_3_30.lft_op_7 <X> T_3_30.lc_trk_g0_7
 (25 2)  (151 482)  (151 482)  routing T_3_30.sp4_v_t_3 <X> T_3_30.lc_trk_g0_6
 (26 2)  (152 482)  (152 482)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 482)  (153 482)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 482)  (155 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 482)  (156 482)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 482)  (157 482)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 482)  (158 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 482)  (160 482)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 482)  (163 482)  LC_1 Logic Functioning bit
 (42 2)  (168 482)  (168 482)  LC_1 Logic Functioning bit
 (0 3)  (126 483)  (126 483)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (15 3)  (141 483)  (141 483)  routing T_3_30.lft_op_4 <X> T_3_30.lc_trk_g0_4
 (17 3)  (143 483)  (143 483)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (148 483)  (148 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (149 483)  (149 483)  routing T_3_30.sp4_v_t_3 <X> T_3_30.lc_trk_g0_6
 (25 3)  (151 483)  (151 483)  routing T_3_30.sp4_v_t_3 <X> T_3_30.lc_trk_g0_6
 (26 3)  (152 483)  (152 483)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 483)  (153 483)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 483)  (154 483)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 483)  (155 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 483)  (157 483)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 483)  (158 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (162 483)  (162 483)  LC_1 Logic Functioning bit
 (6 4)  (132 484)  (132 484)  routing T_3_30.sp4_h_r_10 <X> T_3_30.sp4_v_b_3
 (14 4)  (140 484)  (140 484)  routing T_3_30.wire_logic_cluster/lc_0/out <X> T_3_30.lc_trk_g1_0
 (26 4)  (152 484)  (152 484)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 484)  (153 484)  routing T_3_30.lc_trk_g1_0 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 484)  (155 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 484)  (157 484)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 484)  (158 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (42 4)  (168 484)  (168 484)  LC_2 Logic Functioning bit
 (43 4)  (169 484)  (169 484)  LC_2 Logic Functioning bit
 (50 4)  (176 484)  (176 484)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (179 484)  (179 484)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (143 485)  (143 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (152 485)  (152 485)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 485)  (153 485)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 485)  (155 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 485)  (157 485)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (40 5)  (166 485)  (166 485)  LC_2 Logic Functioning bit
 (42 5)  (168 485)  (168 485)  LC_2 Logic Functioning bit
 (43 5)  (169 485)  (169 485)  LC_2 Logic Functioning bit
 (47 5)  (173 485)  (173 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (139 486)  (139 486)  routing T_3_30.sp4_h_r_5 <X> T_3_30.sp4_v_t_40
 (14 6)  (140 486)  (140 486)  routing T_3_30.wire_logic_cluster/lc_4/out <X> T_3_30.lc_trk_g1_4
 (17 6)  (143 486)  (143 486)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (144 486)  (144 486)  routing T_3_30.bnr_op_5 <X> T_3_30.lc_trk_g1_5
 (22 6)  (148 486)  (148 486)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (150 486)  (150 486)  routing T_3_30.bot_op_7 <X> T_3_30.lc_trk_g1_7
 (29 6)  (155 486)  (155 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 486)  (156 486)  routing T_3_30.lc_trk_g0_6 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 486)  (157 486)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 486)  (158 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 486)  (159 486)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 486)  (160 486)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 486)  (162 486)  LC_3 Logic Functioning bit
 (37 6)  (163 486)  (163 486)  LC_3 Logic Functioning bit
 (38 6)  (164 486)  (164 486)  LC_3 Logic Functioning bit
 (39 6)  (165 486)  (165 486)  LC_3 Logic Functioning bit
 (45 6)  (171 486)  (171 486)  LC_3 Logic Functioning bit
 (46 6)  (172 486)  (172 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (177 486)  (177 486)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (8 7)  (134 487)  (134 487)  routing T_3_30.sp4_h_r_10 <X> T_3_30.sp4_v_t_41
 (9 7)  (135 487)  (135 487)  routing T_3_30.sp4_h_r_10 <X> T_3_30.sp4_v_t_41
 (10 7)  (136 487)  (136 487)  routing T_3_30.sp4_h_r_10 <X> T_3_30.sp4_v_t_41
 (12 7)  (138 487)  (138 487)  routing T_3_30.sp4_h_r_5 <X> T_3_30.sp4_v_t_40
 (17 7)  (143 487)  (143 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (144 487)  (144 487)  routing T_3_30.bnr_op_5 <X> T_3_30.lc_trk_g1_5
 (26 7)  (152 487)  (152 487)  routing T_3_30.lc_trk_g0_3 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 487)  (155 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 487)  (156 487)  routing T_3_30.lc_trk_g0_6 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 487)  (157 487)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (3 8)  (129 488)  (129 488)  routing T_3_30.sp12_v_t_22 <X> T_3_30.sp12_v_b_1
 (26 8)  (152 488)  (152 488)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 488)  (153 488)  routing T_3_30.lc_trk_g1_4 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 488)  (155 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 488)  (156 488)  routing T_3_30.lc_trk_g1_4 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 488)  (158 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 488)  (159 488)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 488)  (160 488)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 488)  (162 488)  LC_4 Logic Functioning bit
 (37 8)  (163 488)  (163 488)  LC_4 Logic Functioning bit
 (38 8)  (164 488)  (164 488)  LC_4 Logic Functioning bit
 (39 8)  (165 488)  (165 488)  LC_4 Logic Functioning bit
 (41 8)  (167 488)  (167 488)  LC_4 Logic Functioning bit
 (43 8)  (169 488)  (169 488)  LC_4 Logic Functioning bit
 (45 8)  (171 488)  (171 488)  LC_4 Logic Functioning bit
 (46 8)  (172 488)  (172 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (148 489)  (148 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (149 489)  (149 489)  routing T_3_30.sp4_h_l_15 <X> T_3_30.lc_trk_g2_2
 (24 9)  (150 489)  (150 489)  routing T_3_30.sp4_h_l_15 <X> T_3_30.lc_trk_g2_2
 (25 9)  (151 489)  (151 489)  routing T_3_30.sp4_h_l_15 <X> T_3_30.lc_trk_g2_2
 (26 9)  (152 489)  (152 489)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 489)  (154 489)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 489)  (155 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 489)  (157 489)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 489)  (162 489)  LC_4 Logic Functioning bit
 (38 9)  (164 489)  (164 489)  LC_4 Logic Functioning bit
 (4 10)  (130 490)  (130 490)  routing T_3_30.sp4_h_r_0 <X> T_3_30.sp4_v_t_43
 (6 10)  (132 490)  (132 490)  routing T_3_30.sp4_h_r_0 <X> T_3_30.sp4_v_t_43
 (17 10)  (143 490)  (143 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 490)  (144 490)  routing T_3_30.wire_logic_cluster/lc_5/out <X> T_3_30.lc_trk_g2_5
 (21 10)  (147 490)  (147 490)  routing T_3_30.wire_logic_cluster/lc_7/out <X> T_3_30.lc_trk_g2_7
 (22 10)  (148 490)  (148 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (151 490)  (151 490)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g2_6
 (27 10)  (153 490)  (153 490)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 490)  (154 490)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 490)  (155 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 490)  (156 490)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 490)  (158 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 490)  (159 490)  routing T_3_30.lc_trk_g2_2 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 490)  (161 490)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.input_2_5
 (39 10)  (165 490)  (165 490)  LC_5 Logic Functioning bit
 (40 10)  (166 490)  (166 490)  LC_5 Logic Functioning bit
 (42 10)  (168 490)  (168 490)  LC_5 Logic Functioning bit
 (45 10)  (171 490)  (171 490)  LC_5 Logic Functioning bit
 (47 10)  (173 490)  (173 490)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (131 491)  (131 491)  routing T_3_30.sp4_h_r_0 <X> T_3_30.sp4_v_t_43
 (22 11)  (148 491)  (148 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 491)  (149 491)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g2_6
 (25 11)  (151 491)  (151 491)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g2_6
 (27 11)  (153 491)  (153 491)  routing T_3_30.lc_trk_g3_0 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 491)  (154 491)  routing T_3_30.lc_trk_g3_0 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 491)  (155 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 491)  (157 491)  routing T_3_30.lc_trk_g2_2 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 491)  (158 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (159 491)  (159 491)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.input_2_5
 (43 11)  (169 491)  (169 491)  LC_5 Logic Functioning bit
 (48 11)  (174 491)  (174 491)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (177 491)  (177 491)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (140 492)  (140 492)  routing T_3_30.sp4_v_t_21 <X> T_3_30.lc_trk_g3_0
 (19 12)  (145 492)  (145 492)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (148 492)  (148 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (149 492)  (149 492)  routing T_3_30.sp4_v_t_30 <X> T_3_30.lc_trk_g3_3
 (24 12)  (150 492)  (150 492)  routing T_3_30.sp4_v_t_30 <X> T_3_30.lc_trk_g3_3
 (25 12)  (151 492)  (151 492)  routing T_3_30.sp4_h_r_42 <X> T_3_30.lc_trk_g3_2
 (29 12)  (155 492)  (155 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 492)  (156 492)  routing T_3_30.lc_trk_g0_5 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 492)  (157 492)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 492)  (158 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 492)  (159 492)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 492)  (162 492)  LC_6 Logic Functioning bit
 (38 12)  (164 492)  (164 492)  LC_6 Logic Functioning bit
 (14 13)  (140 493)  (140 493)  routing T_3_30.sp4_v_t_21 <X> T_3_30.lc_trk_g3_0
 (16 13)  (142 493)  (142 493)  routing T_3_30.sp4_v_t_21 <X> T_3_30.lc_trk_g3_0
 (17 13)  (143 493)  (143 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (148 493)  (148 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (149 493)  (149 493)  routing T_3_30.sp4_h_r_42 <X> T_3_30.lc_trk_g3_2
 (24 13)  (150 493)  (150 493)  routing T_3_30.sp4_h_r_42 <X> T_3_30.lc_trk_g3_2
 (25 13)  (151 493)  (151 493)  routing T_3_30.sp4_h_r_42 <X> T_3_30.lc_trk_g3_2
 (31 13)  (157 493)  (157 493)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 493)  (162 493)  LC_6 Logic Functioning bit
 (38 13)  (164 493)  (164 493)  LC_6 Logic Functioning bit
 (15 14)  (141 494)  (141 494)  routing T_3_30.sp4_h_l_16 <X> T_3_30.lc_trk_g3_5
 (16 14)  (142 494)  (142 494)  routing T_3_30.sp4_h_l_16 <X> T_3_30.lc_trk_g3_5
 (17 14)  (143 494)  (143 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (147 494)  (147 494)  routing T_3_30.sp4_v_t_18 <X> T_3_30.lc_trk_g3_7
 (22 14)  (148 494)  (148 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (149 494)  (149 494)  routing T_3_30.sp4_v_t_18 <X> T_3_30.lc_trk_g3_7
 (25 14)  (151 494)  (151 494)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g3_6
 (26 14)  (152 494)  (152 494)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 494)  (153 494)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 494)  (154 494)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 494)  (155 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 494)  (157 494)  routing T_3_30.lc_trk_g0_4 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 494)  (158 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 494)  (162 494)  LC_7 Logic Functioning bit
 (38 14)  (164 494)  (164 494)  LC_7 Logic Functioning bit
 (41 14)  (167 494)  (167 494)  LC_7 Logic Functioning bit
 (43 14)  (169 494)  (169 494)  LC_7 Logic Functioning bit
 (45 14)  (171 494)  (171 494)  LC_7 Logic Functioning bit
 (51 14)  (177 494)  (177 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (144 495)  (144 495)  routing T_3_30.sp4_h_l_16 <X> T_3_30.lc_trk_g3_5
 (22 15)  (148 495)  (148 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (149 495)  (149 495)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g3_6
 (25 15)  (151 495)  (151 495)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g3_6
 (26 15)  (152 495)  (152 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 495)  (154 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 495)  (155 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 495)  (156 495)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (36 15)  (162 495)  (162 495)  LC_7 Logic Functioning bit
 (37 15)  (163 495)  (163 495)  LC_7 Logic Functioning bit
 (38 15)  (164 495)  (164 495)  LC_7 Logic Functioning bit
 (39 15)  (165 495)  (165 495)  LC_7 Logic Functioning bit
 (41 15)  (167 495)  (167 495)  LC_7 Logic Functioning bit
 (43 15)  (169 495)  (169 495)  LC_7 Logic Functioning bit


LogicTile_4_30

 (15 0)  (195 480)  (195 480)  routing T_4_30.top_op_1 <X> T_4_30.lc_trk_g0_1
 (17 0)  (197 480)  (197 480)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (207 480)  (207 480)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 480)  (208 480)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 480)  (209 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 480)  (211 480)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 480)  (212 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 480)  (213 480)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 480)  (214 480)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 480)  (216 480)  LC_0 Logic Functioning bit
 (37 0)  (217 480)  (217 480)  LC_0 Logic Functioning bit
 (38 0)  (218 480)  (218 480)  LC_0 Logic Functioning bit
 (39 0)  (219 480)  (219 480)  LC_0 Logic Functioning bit
 (41 0)  (221 480)  (221 480)  LC_0 Logic Functioning bit
 (42 0)  (222 480)  (222 480)  LC_0 Logic Functioning bit
 (43 0)  (223 480)  (223 480)  LC_0 Logic Functioning bit
 (18 1)  (198 481)  (198 481)  routing T_4_30.top_op_1 <X> T_4_30.lc_trk_g0_1
 (22 1)  (202 481)  (202 481)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (204 481)  (204 481)  routing T_4_30.top_op_2 <X> T_4_30.lc_trk_g0_2
 (25 1)  (205 481)  (205 481)  routing T_4_30.top_op_2 <X> T_4_30.lc_trk_g0_2
 (27 1)  (207 481)  (207 481)  routing T_4_30.lc_trk_g1_1 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 481)  (209 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 481)  (210 481)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 481)  (211 481)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 481)  (212 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (214 481)  (214 481)  routing T_4_30.lc_trk_g1_3 <X> T_4_30.input_2_0
 (35 1)  (215 481)  (215 481)  routing T_4_30.lc_trk_g1_3 <X> T_4_30.input_2_0
 (36 1)  (216 481)  (216 481)  LC_0 Logic Functioning bit
 (37 1)  (217 481)  (217 481)  LC_0 Logic Functioning bit
 (38 1)  (218 481)  (218 481)  LC_0 Logic Functioning bit
 (39 1)  (219 481)  (219 481)  LC_0 Logic Functioning bit
 (40 1)  (220 481)  (220 481)  LC_0 Logic Functioning bit
 (41 1)  (221 481)  (221 481)  LC_0 Logic Functioning bit
 (42 1)  (222 481)  (222 481)  LC_0 Logic Functioning bit
 (43 1)  (223 481)  (223 481)  LC_0 Logic Functioning bit
 (0 2)  (180 482)  (180 482)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (2 2)  (182 482)  (182 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (201 482)  (201 482)  routing T_4_30.sp4_h_l_2 <X> T_4_30.lc_trk_g0_7
 (22 2)  (202 482)  (202 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 482)  (203 482)  routing T_4_30.sp4_h_l_2 <X> T_4_30.lc_trk_g0_7
 (24 2)  (204 482)  (204 482)  routing T_4_30.sp4_h_l_2 <X> T_4_30.lc_trk_g0_7
 (27 2)  (207 482)  (207 482)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 482)  (208 482)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 482)  (209 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 482)  (210 482)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 482)  (212 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 482)  (213 482)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 482)  (214 482)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 482)  (216 482)  LC_1 Logic Functioning bit
 (38 2)  (218 482)  (218 482)  LC_1 Logic Functioning bit
 (45 2)  (225 482)  (225 482)  LC_1 Logic Functioning bit
 (47 2)  (227 482)  (227 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (180 483)  (180 483)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (5 3)  (185 483)  (185 483)  routing T_4_30.sp4_h_l_37 <X> T_4_30.sp4_v_t_37
 (13 3)  (193 483)  (193 483)  routing T_4_30.sp4_v_b_9 <X> T_4_30.sp4_h_l_39
 (22 3)  (202 483)  (202 483)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (204 483)  (204 483)  routing T_4_30.top_op_6 <X> T_4_30.lc_trk_g0_6
 (25 3)  (205 483)  (205 483)  routing T_4_30.top_op_6 <X> T_4_30.lc_trk_g0_6
 (27 3)  (207 483)  (207 483)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 483)  (208 483)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 483)  (209 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 483)  (216 483)  LC_1 Logic Functioning bit
 (37 3)  (217 483)  (217 483)  LC_1 Logic Functioning bit
 (38 3)  (218 483)  (218 483)  LC_1 Logic Functioning bit
 (39 3)  (219 483)  (219 483)  LC_1 Logic Functioning bit
 (41 3)  (221 483)  (221 483)  LC_1 Logic Functioning bit
 (43 3)  (223 483)  (223 483)  LC_1 Logic Functioning bit
 (47 3)  (227 483)  (227 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (191 484)  (191 484)  routing T_4_30.sp4_v_t_39 <X> T_4_30.sp4_v_b_5
 (17 4)  (197 484)  (197 484)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 484)  (198 484)  routing T_4_30.bnr_op_1 <X> T_4_30.lc_trk_g1_1
 (21 4)  (201 484)  (201 484)  routing T_4_30.bnr_op_3 <X> T_4_30.lc_trk_g1_3
 (22 4)  (202 484)  (202 484)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (208 484)  (208 484)  routing T_4_30.lc_trk_g2_1 <X> T_4_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 484)  (209 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 484)  (211 484)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 484)  (212 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 484)  (213 484)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 484)  (216 484)  LC_2 Logic Functioning bit
 (37 4)  (217 484)  (217 484)  LC_2 Logic Functioning bit
 (38 4)  (218 484)  (218 484)  LC_2 Logic Functioning bit
 (39 4)  (219 484)  (219 484)  LC_2 Logic Functioning bit
 (41 4)  (221 484)  (221 484)  LC_2 Logic Functioning bit
 (43 4)  (223 484)  (223 484)  LC_2 Logic Functioning bit
 (12 5)  (192 485)  (192 485)  routing T_4_30.sp4_v_t_39 <X> T_4_30.sp4_v_b_5
 (18 5)  (198 485)  (198 485)  routing T_4_30.bnr_op_1 <X> T_4_30.lc_trk_g1_1
 (21 5)  (201 485)  (201 485)  routing T_4_30.bnr_op_3 <X> T_4_30.lc_trk_g1_3
 (31 5)  (211 485)  (211 485)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 485)  (216 485)  LC_2 Logic Functioning bit
 (37 5)  (217 485)  (217 485)  LC_2 Logic Functioning bit
 (38 5)  (218 485)  (218 485)  LC_2 Logic Functioning bit
 (39 5)  (219 485)  (219 485)  LC_2 Logic Functioning bit
 (41 5)  (221 485)  (221 485)  LC_2 Logic Functioning bit
 (43 5)  (223 485)  (223 485)  LC_2 Logic Functioning bit
 (4 6)  (184 486)  (184 486)  routing T_4_30.sp4_h_r_3 <X> T_4_30.sp4_v_t_38
 (26 6)  (206 486)  (206 486)  routing T_4_30.lc_trk_g0_7 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 486)  (209 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 486)  (211 486)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 486)  (212 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 486)  (213 486)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 486)  (214 486)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 486)  (216 486)  LC_3 Logic Functioning bit
 (37 6)  (217 486)  (217 486)  LC_3 Logic Functioning bit
 (38 6)  (218 486)  (218 486)  LC_3 Logic Functioning bit
 (39 6)  (219 486)  (219 486)  LC_3 Logic Functioning bit
 (41 6)  (221 486)  (221 486)  LC_3 Logic Functioning bit
 (42 6)  (222 486)  (222 486)  LC_3 Logic Functioning bit
 (43 6)  (223 486)  (223 486)  LC_3 Logic Functioning bit
 (46 6)  (226 486)  (226 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (230 486)  (230 486)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (185 487)  (185 487)  routing T_4_30.sp4_h_r_3 <X> T_4_30.sp4_v_t_38
 (22 7)  (202 487)  (202 487)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (204 487)  (204 487)  routing T_4_30.top_op_6 <X> T_4_30.lc_trk_g1_6
 (25 7)  (205 487)  (205 487)  routing T_4_30.top_op_6 <X> T_4_30.lc_trk_g1_6
 (26 7)  (206 487)  (206 487)  routing T_4_30.lc_trk_g0_7 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 487)  (209 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 487)  (210 487)  routing T_4_30.lc_trk_g0_2 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 487)  (211 487)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 487)  (216 487)  LC_3 Logic Functioning bit
 (37 7)  (217 487)  (217 487)  LC_3 Logic Functioning bit
 (38 7)  (218 487)  (218 487)  LC_3 Logic Functioning bit
 (39 7)  (219 487)  (219 487)  LC_3 Logic Functioning bit
 (40 7)  (220 487)  (220 487)  LC_3 Logic Functioning bit
 (41 7)  (221 487)  (221 487)  LC_3 Logic Functioning bit
 (42 7)  (222 487)  (222 487)  LC_3 Logic Functioning bit
 (43 7)  (223 487)  (223 487)  LC_3 Logic Functioning bit
 (11 8)  (191 488)  (191 488)  routing T_4_30.sp4_v_t_37 <X> T_4_30.sp4_v_b_8
 (13 8)  (193 488)  (193 488)  routing T_4_30.sp4_v_t_37 <X> T_4_30.sp4_v_b_8
 (15 8)  (195 488)  (195 488)  routing T_4_30.rgt_op_1 <X> T_4_30.lc_trk_g2_1
 (17 8)  (197 488)  (197 488)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (198 488)  (198 488)  routing T_4_30.rgt_op_1 <X> T_4_30.lc_trk_g2_1
 (22 8)  (202 488)  (202 488)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (204 488)  (204 488)  routing T_4_30.tnr_op_3 <X> T_4_30.lc_trk_g2_3
 (29 8)  (209 488)  (209 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 488)  (211 488)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 488)  (212 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 488)  (213 488)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 488)  (216 488)  LC_4 Logic Functioning bit
 (37 8)  (217 488)  (217 488)  LC_4 Logic Functioning bit
 (38 8)  (218 488)  (218 488)  LC_4 Logic Functioning bit
 (39 8)  (219 488)  (219 488)  LC_4 Logic Functioning bit
 (41 8)  (221 488)  (221 488)  LC_4 Logic Functioning bit
 (43 8)  (223 488)  (223 488)  LC_4 Logic Functioning bit
 (36 9)  (216 489)  (216 489)  LC_4 Logic Functioning bit
 (37 9)  (217 489)  (217 489)  LC_4 Logic Functioning bit
 (38 9)  (218 489)  (218 489)  LC_4 Logic Functioning bit
 (39 9)  (219 489)  (219 489)  LC_4 Logic Functioning bit
 (41 9)  (221 489)  (221 489)  LC_4 Logic Functioning bit
 (43 9)  (223 489)  (223 489)  LC_4 Logic Functioning bit
 (17 10)  (197 490)  (197 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 490)  (198 490)  routing T_4_30.wire_logic_cluster/lc_5/out <X> T_4_30.lc_trk_g2_5
 (21 10)  (201 490)  (201 490)  routing T_4_30.wire_logic_cluster/lc_7/out <X> T_4_30.lc_trk_g2_7
 (22 10)  (202 490)  (202 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (206 490)  (206 490)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 490)  (209 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 490)  (210 490)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 490)  (212 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 490)  (213 490)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 490)  (214 490)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 490)  (216 490)  LC_5 Logic Functioning bit
 (38 10)  (218 490)  (218 490)  LC_5 Logic Functioning bit
 (43 10)  (223 490)  (223 490)  LC_5 Logic Functioning bit
 (45 10)  (225 490)  (225 490)  LC_5 Logic Functioning bit
 (15 11)  (195 491)  (195 491)  routing T_4_30.tnr_op_4 <X> T_4_30.lc_trk_g2_4
 (17 11)  (197 491)  (197 491)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (208 491)  (208 491)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 491)  (209 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 491)  (210 491)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 491)  (211 491)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 491)  (212 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (213 491)  (213 491)  routing T_4_30.lc_trk_g2_3 <X> T_4_30.input_2_5
 (35 11)  (215 491)  (215 491)  routing T_4_30.lc_trk_g2_3 <X> T_4_30.input_2_5
 (37 11)  (217 491)  (217 491)  LC_5 Logic Functioning bit
 (39 11)  (219 491)  (219 491)  LC_5 Logic Functioning bit
 (43 11)  (223 491)  (223 491)  LC_5 Logic Functioning bit
 (17 12)  (197 492)  (197 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 492)  (198 492)  routing T_4_30.wire_logic_cluster/lc_1/out <X> T_4_30.lc_trk_g3_1
 (21 12)  (201 492)  (201 492)  routing T_4_30.rgt_op_3 <X> T_4_30.lc_trk_g3_3
 (22 12)  (202 492)  (202 492)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 492)  (204 492)  routing T_4_30.rgt_op_3 <X> T_4_30.lc_trk_g3_3
 (25 12)  (205 492)  (205 492)  routing T_4_30.rgt_op_2 <X> T_4_30.lc_trk_g3_2
 (27 12)  (207 492)  (207 492)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 492)  (208 492)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 492)  (209 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 492)  (210 492)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 492)  (211 492)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 492)  (212 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 492)  (214 492)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 492)  (215 492)  routing T_4_30.lc_trk_g2_4 <X> T_4_30.input_2_6
 (36 12)  (216 492)  (216 492)  LC_6 Logic Functioning bit
 (37 12)  (217 492)  (217 492)  LC_6 Logic Functioning bit
 (38 12)  (218 492)  (218 492)  LC_6 Logic Functioning bit
 (41 12)  (221 492)  (221 492)  LC_6 Logic Functioning bit
 (43 12)  (223 492)  (223 492)  LC_6 Logic Functioning bit
 (45 12)  (225 492)  (225 492)  LC_6 Logic Functioning bit
 (47 12)  (227 492)  (227 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (195 493)  (195 493)  routing T_4_30.sp4_v_t_29 <X> T_4_30.lc_trk_g3_0
 (16 13)  (196 493)  (196 493)  routing T_4_30.sp4_v_t_29 <X> T_4_30.lc_trk_g3_0
 (17 13)  (197 493)  (197 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (202 493)  (202 493)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (204 493)  (204 493)  routing T_4_30.rgt_op_2 <X> T_4_30.lc_trk_g3_2
 (26 13)  (206 493)  (206 493)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 493)  (207 493)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 493)  (208 493)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 493)  (209 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 493)  (210 493)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 493)  (211 493)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 493)  (212 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (213 493)  (213 493)  routing T_4_30.lc_trk_g2_4 <X> T_4_30.input_2_6
 (36 13)  (216 493)  (216 493)  LC_6 Logic Functioning bit
 (4 14)  (184 494)  (184 494)  routing T_4_30.sp4_h_r_9 <X> T_4_30.sp4_v_t_44
 (14 14)  (194 494)  (194 494)  routing T_4_30.sp4_v_t_17 <X> T_4_30.lc_trk_g3_4
 (15 14)  (195 494)  (195 494)  routing T_4_30.sp4_h_r_45 <X> T_4_30.lc_trk_g3_5
 (16 14)  (196 494)  (196 494)  routing T_4_30.sp4_h_r_45 <X> T_4_30.lc_trk_g3_5
 (17 14)  (197 494)  (197 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 494)  (198 494)  routing T_4_30.sp4_h_r_45 <X> T_4_30.lc_trk_g3_5
 (21 14)  (201 494)  (201 494)  routing T_4_30.rgt_op_7 <X> T_4_30.lc_trk_g3_7
 (22 14)  (202 494)  (202 494)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (204 494)  (204 494)  routing T_4_30.rgt_op_7 <X> T_4_30.lc_trk_g3_7
 (25 14)  (205 494)  (205 494)  routing T_4_30.wire_logic_cluster/lc_6/out <X> T_4_30.lc_trk_g3_6
 (26 14)  (206 494)  (206 494)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 494)  (209 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 494)  (210 494)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 494)  (212 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 494)  (213 494)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 494)  (214 494)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 494)  (215 494)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.input_2_7
 (36 14)  (216 494)  (216 494)  LC_7 Logic Functioning bit
 (38 14)  (218 494)  (218 494)  LC_7 Logic Functioning bit
 (43 14)  (223 494)  (223 494)  LC_7 Logic Functioning bit
 (45 14)  (225 494)  (225 494)  LC_7 Logic Functioning bit
 (5 15)  (185 495)  (185 495)  routing T_4_30.sp4_h_r_9 <X> T_4_30.sp4_v_t_44
 (16 15)  (196 495)  (196 495)  routing T_4_30.sp4_v_t_17 <X> T_4_30.lc_trk_g3_4
 (17 15)  (197 495)  (197 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (198 495)  (198 495)  routing T_4_30.sp4_h_r_45 <X> T_4_30.lc_trk_g3_5
 (22 15)  (202 495)  (202 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 495)  (206 495)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 495)  (208 495)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 495)  (209 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 495)  (210 495)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 495)  (211 495)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 495)  (212 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (213 495)  (213 495)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.input_2_7
 (34 15)  (214 495)  (214 495)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.input_2_7
 (37 15)  (217 495)  (217 495)  LC_7 Logic Functioning bit
 (39 15)  (219 495)  (219 495)  LC_7 Logic Functioning bit
 (43 15)  (223 495)  (223 495)  LC_7 Logic Functioning bit
 (53 15)  (233 495)  (233 495)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_30

 (14 0)  (248 480)  (248 480)  routing T_5_30.sp4_h_l_5 <X> T_5_30.lc_trk_g0_0
 (17 0)  (251 480)  (251 480)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 480)  (252 480)  routing T_5_30.wire_logic_cluster/lc_1/out <X> T_5_30.lc_trk_g0_1
 (25 0)  (259 480)  (259 480)  routing T_5_30.bnr_op_2 <X> T_5_30.lc_trk_g0_2
 (27 0)  (261 480)  (261 480)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 480)  (263 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 480)  (265 480)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 480)  (266 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 480)  (267 480)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 480)  (268 480)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 480)  (270 480)  LC_0 Logic Functioning bit
 (43 0)  (277 480)  (277 480)  LC_0 Logic Functioning bit
 (45 0)  (279 480)  (279 480)  LC_0 Logic Functioning bit
 (46 0)  (280 480)  (280 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (248 481)  (248 481)  routing T_5_30.sp4_h_l_5 <X> T_5_30.lc_trk_g0_0
 (15 1)  (249 481)  (249 481)  routing T_5_30.sp4_h_l_5 <X> T_5_30.lc_trk_g0_0
 (16 1)  (250 481)  (250 481)  routing T_5_30.sp4_h_l_5 <X> T_5_30.lc_trk_g0_0
 (17 1)  (251 481)  (251 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (256 481)  (256 481)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 481)  (259 481)  routing T_5_30.bnr_op_2 <X> T_5_30.lc_trk_g0_2
 (26 1)  (260 481)  (260 481)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 481)  (261 481)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 481)  (263 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 481)  (264 481)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 481)  (265 481)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 481)  (266 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 481)  (270 481)  LC_0 Logic Functioning bit
 (37 1)  (271 481)  (271 481)  LC_0 Logic Functioning bit
 (38 1)  (272 481)  (272 481)  LC_0 Logic Functioning bit
 (42 1)  (276 481)  (276 481)  LC_0 Logic Functioning bit
 (48 1)  (282 481)  (282 481)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 482)  (234 482)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (2 2)  (236 482)  (236 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (256 482)  (256 482)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 482)  (258 482)  routing T_5_30.top_op_7 <X> T_5_30.lc_trk_g0_7
 (28 2)  (262 482)  (262 482)  routing T_5_30.lc_trk_g2_0 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 482)  (263 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 482)  (266 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 482)  (268 482)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 482)  (269 482)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.input_2_1
 (36 2)  (270 482)  (270 482)  LC_1 Logic Functioning bit
 (38 2)  (272 482)  (272 482)  LC_1 Logic Functioning bit
 (43 2)  (277 482)  (277 482)  LC_1 Logic Functioning bit
 (45 2)  (279 482)  (279 482)  LC_1 Logic Functioning bit
 (0 3)  (234 483)  (234 483)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (21 3)  (255 483)  (255 483)  routing T_5_30.top_op_7 <X> T_5_30.lc_trk_g0_7
 (22 3)  (256 483)  (256 483)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (258 483)  (258 483)  routing T_5_30.top_op_6 <X> T_5_30.lc_trk_g0_6
 (25 3)  (259 483)  (259 483)  routing T_5_30.top_op_6 <X> T_5_30.lc_trk_g0_6
 (29 3)  (263 483)  (263 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 483)  (265 483)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 483)  (266 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (267 483)  (267 483)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.input_2_1
 (34 3)  (268 483)  (268 483)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.input_2_1
 (35 3)  (269 483)  (269 483)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.input_2_1
 (37 3)  (271 483)  (271 483)  LC_1 Logic Functioning bit
 (39 3)  (273 483)  (273 483)  LC_1 Logic Functioning bit
 (43 3)  (277 483)  (277 483)  LC_1 Logic Functioning bit
 (51 3)  (285 483)  (285 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (255 484)  (255 484)  routing T_5_30.wire_logic_cluster/lc_3/out <X> T_5_30.lc_trk_g1_3
 (22 4)  (256 484)  (256 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (265 484)  (265 484)  routing T_5_30.lc_trk_g1_4 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 484)  (266 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 484)  (268 484)  routing T_5_30.lc_trk_g1_4 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 484)  (269 484)  routing T_5_30.lc_trk_g2_4 <X> T_5_30.input_2_2
 (36 4)  (270 484)  (270 484)  LC_2 Logic Functioning bit
 (37 4)  (271 484)  (271 484)  LC_2 Logic Functioning bit
 (38 4)  (272 484)  (272 484)  LC_2 Logic Functioning bit
 (42 4)  (276 484)  (276 484)  LC_2 Logic Functioning bit
 (45 4)  (279 484)  (279 484)  LC_2 Logic Functioning bit
 (46 4)  (280 484)  (280 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (256 485)  (256 485)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 485)  (258 485)  routing T_5_30.top_op_2 <X> T_5_30.lc_trk_g1_2
 (25 5)  (259 485)  (259 485)  routing T_5_30.top_op_2 <X> T_5_30.lc_trk_g1_2
 (26 5)  (260 485)  (260 485)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 485)  (261 485)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 485)  (263 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 485)  (266 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (267 485)  (267 485)  routing T_5_30.lc_trk_g2_4 <X> T_5_30.input_2_2
 (36 5)  (270 485)  (270 485)  LC_2 Logic Functioning bit
 (37 5)  (271 485)  (271 485)  LC_2 Logic Functioning bit
 (39 5)  (273 485)  (273 485)  LC_2 Logic Functioning bit
 (43 5)  (277 485)  (277 485)  LC_2 Logic Functioning bit
 (53 5)  (287 485)  (287 485)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (248 486)  (248 486)  routing T_5_30.sp4_h_l_9 <X> T_5_30.lc_trk_g1_4
 (17 6)  (251 486)  (251 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 486)  (252 486)  routing T_5_30.wire_logic_cluster/lc_5/out <X> T_5_30.lc_trk_g1_5
 (21 6)  (255 486)  (255 486)  routing T_5_30.wire_logic_cluster/lc_7/out <X> T_5_30.lc_trk_g1_7
 (22 6)  (256 486)  (256 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 486)  (259 486)  routing T_5_30.wire_logic_cluster/lc_6/out <X> T_5_30.lc_trk_g1_6
 (27 6)  (261 486)  (261 486)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 486)  (262 486)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 486)  (263 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 486)  (264 486)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 486)  (266 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (271 486)  (271 486)  LC_3 Logic Functioning bit
 (39 6)  (273 486)  (273 486)  LC_3 Logic Functioning bit
 (40 6)  (274 486)  (274 486)  LC_3 Logic Functioning bit
 (42 6)  (276 486)  (276 486)  LC_3 Logic Functioning bit
 (14 7)  (248 487)  (248 487)  routing T_5_30.sp4_h_l_9 <X> T_5_30.lc_trk_g1_4
 (15 7)  (249 487)  (249 487)  routing T_5_30.sp4_h_l_9 <X> T_5_30.lc_trk_g1_4
 (16 7)  (250 487)  (250 487)  routing T_5_30.sp4_h_l_9 <X> T_5_30.lc_trk_g1_4
 (17 7)  (251 487)  (251 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (256 487)  (256 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (260 487)  (260 487)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 487)  (261 487)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 487)  (262 487)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 487)  (263 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 487)  (265 487)  routing T_5_30.lc_trk_g0_2 <X> T_5_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 487)  (270 487)  LC_3 Logic Functioning bit
 (37 7)  (271 487)  (271 487)  LC_3 Logic Functioning bit
 (38 7)  (272 487)  (272 487)  LC_3 Logic Functioning bit
 (39 7)  (273 487)  (273 487)  LC_3 Logic Functioning bit
 (41 7)  (275 487)  (275 487)  LC_3 Logic Functioning bit
 (43 7)  (277 487)  (277 487)  LC_3 Logic Functioning bit
 (26 8)  (260 488)  (260 488)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 488)  (261 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 488)  (262 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 488)  (263 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 488)  (264 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 488)  (265 488)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 488)  (266 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 488)  (267 488)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 488)  (268 488)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 488)  (270 488)  LC_4 Logic Functioning bit
 (38 8)  (272 488)  (272 488)  LC_4 Logic Functioning bit
 (43 8)  (277 488)  (277 488)  LC_4 Logic Functioning bit
 (45 8)  (279 488)  (279 488)  LC_4 Logic Functioning bit
 (50 8)  (284 488)  (284 488)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (250 489)  (250 489)  routing T_5_30.sp12_v_b_8 <X> T_5_30.lc_trk_g2_0
 (17 9)  (251 489)  (251 489)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (260 489)  (260 489)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 489)  (263 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 489)  (265 489)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 489)  (270 489)  LC_4 Logic Functioning bit
 (39 9)  (273 489)  (273 489)  LC_4 Logic Functioning bit
 (43 9)  (277 489)  (277 489)  LC_4 Logic Functioning bit
 (51 9)  (285 489)  (285 489)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (248 490)  (248 490)  routing T_5_30.sp4_v_b_36 <X> T_5_30.lc_trk_g2_4
 (27 10)  (261 490)  (261 490)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 490)  (263 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 490)  (264 490)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 490)  (266 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 490)  (268 490)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 490)  (270 490)  LC_5 Logic Functioning bit
 (38 10)  (272 490)  (272 490)  LC_5 Logic Functioning bit
 (41 10)  (275 490)  (275 490)  LC_5 Logic Functioning bit
 (43 10)  (277 490)  (277 490)  LC_5 Logic Functioning bit
 (45 10)  (279 490)  (279 490)  LC_5 Logic Functioning bit
 (46 10)  (280 490)  (280 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (285 490)  (285 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (248 491)  (248 491)  routing T_5_30.sp4_v_b_36 <X> T_5_30.lc_trk_g2_4
 (16 11)  (250 491)  (250 491)  routing T_5_30.sp4_v_b_36 <X> T_5_30.lc_trk_g2_4
 (17 11)  (251 491)  (251 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (261 491)  (261 491)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 491)  (262 491)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 491)  (263 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 491)  (265 491)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 491)  (270 491)  LC_5 Logic Functioning bit
 (38 11)  (272 491)  (272 491)  LC_5 Logic Functioning bit
 (40 11)  (274 491)  (274 491)  LC_5 Logic Functioning bit
 (42 11)  (276 491)  (276 491)  LC_5 Logic Functioning bit
 (14 12)  (248 492)  (248 492)  routing T_5_30.sp4_v_t_21 <X> T_5_30.lc_trk_g3_0
 (17 12)  (251 492)  (251 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (261 492)  (261 492)  routing T_5_30.lc_trk_g1_6 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 492)  (263 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 492)  (264 492)  routing T_5_30.lc_trk_g1_6 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 492)  (265 492)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 492)  (266 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 492)  (267 492)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 492)  (268 492)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 492)  (270 492)  LC_6 Logic Functioning bit
 (37 12)  (271 492)  (271 492)  LC_6 Logic Functioning bit
 (38 12)  (272 492)  (272 492)  LC_6 Logic Functioning bit
 (41 12)  (275 492)  (275 492)  LC_6 Logic Functioning bit
 (43 12)  (277 492)  (277 492)  LC_6 Logic Functioning bit
 (45 12)  (279 492)  (279 492)  LC_6 Logic Functioning bit
 (51 12)  (285 492)  (285 492)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (248 493)  (248 493)  routing T_5_30.sp4_v_t_21 <X> T_5_30.lc_trk_g3_0
 (16 13)  (250 493)  (250 493)  routing T_5_30.sp4_v_t_21 <X> T_5_30.lc_trk_g3_0
 (17 13)  (251 493)  (251 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (252 493)  (252 493)  routing T_5_30.sp4_r_v_b_41 <X> T_5_30.lc_trk_g3_1
 (22 13)  (256 493)  (256 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (260 493)  (260 493)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 493)  (261 493)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 493)  (263 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 493)  (264 493)  routing T_5_30.lc_trk_g1_6 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 493)  (265 493)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 493)  (266 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (267 493)  (267 493)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.input_2_6
 (34 13)  (268 493)  (268 493)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.input_2_6
 (36 13)  (270 493)  (270 493)  LC_6 Logic Functioning bit
 (14 14)  (248 494)  (248 494)  routing T_5_30.wire_logic_cluster/lc_4/out <X> T_5_30.lc_trk_g3_4
 (17 14)  (251 494)  (251 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (260 494)  (260 494)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 494)  (261 494)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 494)  (263 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 494)  (264 494)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 494)  (266 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 494)  (268 494)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 494)  (270 494)  LC_7 Logic Functioning bit
 (38 14)  (272 494)  (272 494)  LC_7 Logic Functioning bit
 (41 14)  (275 494)  (275 494)  LC_7 Logic Functioning bit
 (43 14)  (277 494)  (277 494)  LC_7 Logic Functioning bit
 (45 14)  (279 494)  (279 494)  LC_7 Logic Functioning bit
 (17 15)  (251 495)  (251 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (256 495)  (256 495)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (258 495)  (258 495)  routing T_5_30.tnl_op_6 <X> T_5_30.lc_trk_g3_6
 (25 15)  (259 495)  (259 495)  routing T_5_30.tnl_op_6 <X> T_5_30.lc_trk_g3_6
 (26 15)  (260 495)  (260 495)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 495)  (263 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 495)  (264 495)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 495)  (265 495)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 495)  (270 495)  LC_7 Logic Functioning bit
 (38 15)  (272 495)  (272 495)  LC_7 Logic Functioning bit
 (40 15)  (274 495)  (274 495)  LC_7 Logic Functioning bit
 (42 15)  (276 495)  (276 495)  LC_7 Logic Functioning bit


LogicTile_6_30

 (15 0)  (303 480)  (303 480)  routing T_6_30.bot_op_1 <X> T_6_30.lc_trk_g0_1
 (17 0)  (305 480)  (305 480)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (317 480)  (317 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (324 480)  (324 480)  LC_0 Logic Functioning bit
 (39 0)  (327 480)  (327 480)  LC_0 Logic Functioning bit
 (41 0)  (329 480)  (329 480)  LC_0 Logic Functioning bit
 (42 0)  (330 480)  (330 480)  LC_0 Logic Functioning bit
 (44 0)  (332 480)  (332 480)  LC_0 Logic Functioning bit
 (32 1)  (320 481)  (320 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (321 481)  (321 481)  routing T_6_30.lc_trk_g3_1 <X> T_6_30.input_2_0
 (34 1)  (322 481)  (322 481)  routing T_6_30.lc_trk_g3_1 <X> T_6_30.input_2_0
 (36 1)  (324 481)  (324 481)  LC_0 Logic Functioning bit
 (39 1)  (327 481)  (327 481)  LC_0 Logic Functioning bit
 (41 1)  (329 481)  (329 481)  LC_0 Logic Functioning bit
 (42 1)  (330 481)  (330 481)  LC_0 Logic Functioning bit
 (27 2)  (315 482)  (315 482)  routing T_6_30.lc_trk_g1_1 <X> T_6_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 482)  (317 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 482)  (320 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 482)  (324 482)  LC_1 Logic Functioning bit
 (39 2)  (327 482)  (327 482)  LC_1 Logic Functioning bit
 (41 2)  (329 482)  (329 482)  LC_1 Logic Functioning bit
 (42 2)  (330 482)  (330 482)  LC_1 Logic Functioning bit
 (44 2)  (332 482)  (332 482)  LC_1 Logic Functioning bit
 (36 3)  (324 483)  (324 483)  LC_1 Logic Functioning bit
 (39 3)  (327 483)  (327 483)  LC_1 Logic Functioning bit
 (41 3)  (329 483)  (329 483)  LC_1 Logic Functioning bit
 (42 3)  (330 483)  (330 483)  LC_1 Logic Functioning bit
 (4 4)  (292 484)  (292 484)  routing T_6_30.sp4_h_l_38 <X> T_6_30.sp4_v_b_3
 (15 4)  (303 484)  (303 484)  routing T_6_30.top_op_1 <X> T_6_30.lc_trk_g1_1
 (17 4)  (305 484)  (305 484)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (315 484)  (315 484)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 484)  (316 484)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 484)  (317 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 484)  (318 484)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 484)  (320 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 484)  (324 484)  LC_2 Logic Functioning bit
 (39 4)  (327 484)  (327 484)  LC_2 Logic Functioning bit
 (41 4)  (329 484)  (329 484)  LC_2 Logic Functioning bit
 (42 4)  (330 484)  (330 484)  LC_2 Logic Functioning bit
 (44 4)  (332 484)  (332 484)  LC_2 Logic Functioning bit
 (5 5)  (293 485)  (293 485)  routing T_6_30.sp4_h_l_38 <X> T_6_30.sp4_v_b_3
 (13 5)  (301 485)  (301 485)  routing T_6_30.sp4_v_t_37 <X> T_6_30.sp4_h_r_5
 (18 5)  (306 485)  (306 485)  routing T_6_30.top_op_1 <X> T_6_30.lc_trk_g1_1
 (36 5)  (324 485)  (324 485)  LC_2 Logic Functioning bit
 (39 5)  (327 485)  (327 485)  LC_2 Logic Functioning bit
 (41 5)  (329 485)  (329 485)  LC_2 Logic Functioning bit
 (42 5)  (330 485)  (330 485)  LC_2 Logic Functioning bit
 (51 5)  (339 485)  (339 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (341 485)  (341 485)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (316 486)  (316 486)  routing T_6_30.lc_trk_g2_4 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 486)  (317 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 486)  (318 486)  routing T_6_30.lc_trk_g2_4 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 486)  (320 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 486)  (324 486)  LC_3 Logic Functioning bit
 (39 6)  (327 486)  (327 486)  LC_3 Logic Functioning bit
 (41 6)  (329 486)  (329 486)  LC_3 Logic Functioning bit
 (42 6)  (330 486)  (330 486)  LC_3 Logic Functioning bit
 (44 6)  (332 486)  (332 486)  LC_3 Logic Functioning bit
 (4 7)  (292 487)  (292 487)  routing T_6_30.sp4_h_r_7 <X> T_6_30.sp4_h_l_38
 (6 7)  (294 487)  (294 487)  routing T_6_30.sp4_h_r_7 <X> T_6_30.sp4_h_l_38
 (36 7)  (324 487)  (324 487)  LC_3 Logic Functioning bit
 (39 7)  (327 487)  (327 487)  LC_3 Logic Functioning bit
 (41 7)  (329 487)  (329 487)  LC_3 Logic Functioning bit
 (42 7)  (330 487)  (330 487)  LC_3 Logic Functioning bit
 (15 8)  (303 488)  (303 488)  routing T_6_30.rgt_op_1 <X> T_6_30.lc_trk_g2_1
 (17 8)  (305 488)  (305 488)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 488)  (306 488)  routing T_6_30.rgt_op_1 <X> T_6_30.lc_trk_g2_1
 (27 8)  (315 488)  (315 488)  routing T_6_30.lc_trk_g3_2 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 488)  (316 488)  routing T_6_30.lc_trk_g3_2 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 488)  (317 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 488)  (320 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 488)  (324 488)  LC_4 Logic Functioning bit
 (39 8)  (327 488)  (327 488)  LC_4 Logic Functioning bit
 (41 8)  (329 488)  (329 488)  LC_4 Logic Functioning bit
 (42 8)  (330 488)  (330 488)  LC_4 Logic Functioning bit
 (44 8)  (332 488)  (332 488)  LC_4 Logic Functioning bit
 (8 9)  (296 489)  (296 489)  routing T_6_30.sp4_h_r_7 <X> T_6_30.sp4_v_b_7
 (11 9)  (299 489)  (299 489)  routing T_6_30.sp4_h_l_37 <X> T_6_30.sp4_h_r_8
 (13 9)  (301 489)  (301 489)  routing T_6_30.sp4_h_l_37 <X> T_6_30.sp4_h_r_8
 (30 9)  (318 489)  (318 489)  routing T_6_30.lc_trk_g3_2 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 489)  (324 489)  LC_4 Logic Functioning bit
 (39 9)  (327 489)  (327 489)  LC_4 Logic Functioning bit
 (41 9)  (329 489)  (329 489)  LC_4 Logic Functioning bit
 (42 9)  (330 489)  (330 489)  LC_4 Logic Functioning bit
 (5 10)  (293 490)  (293 490)  routing T_6_30.sp4_h_r_3 <X> T_6_30.sp4_h_l_43
 (32 10)  (320 490)  (320 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 490)  (324 490)  LC_5 Logic Functioning bit
 (39 10)  (327 490)  (327 490)  LC_5 Logic Functioning bit
 (41 10)  (329 490)  (329 490)  LC_5 Logic Functioning bit
 (42 10)  (330 490)  (330 490)  LC_5 Logic Functioning bit
 (44 10)  (332 490)  (332 490)  LC_5 Logic Functioning bit
 (4 11)  (292 491)  (292 491)  routing T_6_30.sp4_h_r_3 <X> T_6_30.sp4_h_l_43
 (15 11)  (303 491)  (303 491)  routing T_6_30.tnr_op_4 <X> T_6_30.lc_trk_g2_4
 (17 11)  (305 491)  (305 491)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (32 11)  (320 491)  (320 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (321 491)  (321 491)  routing T_6_30.lc_trk_g2_1 <X> T_6_30.input_2_5
 (36 11)  (324 491)  (324 491)  LC_5 Logic Functioning bit
 (39 11)  (327 491)  (327 491)  LC_5 Logic Functioning bit
 (41 11)  (329 491)  (329 491)  LC_5 Logic Functioning bit
 (42 11)  (330 491)  (330 491)  LC_5 Logic Functioning bit
 (13 12)  (301 492)  (301 492)  routing T_6_30.sp4_h_l_46 <X> T_6_30.sp4_v_b_11
 (15 12)  (303 492)  (303 492)  routing T_6_30.tnr_op_1 <X> T_6_30.lc_trk_g3_1
 (17 12)  (305 492)  (305 492)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (315 492)  (315 492)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 492)  (316 492)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 492)  (317 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 492)  (318 492)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 492)  (320 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 492)  (324 492)  LC_6 Logic Functioning bit
 (39 12)  (327 492)  (327 492)  LC_6 Logic Functioning bit
 (41 12)  (329 492)  (329 492)  LC_6 Logic Functioning bit
 (42 12)  (330 492)  (330 492)  LC_6 Logic Functioning bit
 (44 12)  (332 492)  (332 492)  LC_6 Logic Functioning bit
 (12 13)  (300 493)  (300 493)  routing T_6_30.sp4_h_l_46 <X> T_6_30.sp4_v_b_11
 (22 13)  (310 493)  (310 493)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (312 493)  (312 493)  routing T_6_30.tnr_op_2 <X> T_6_30.lc_trk_g3_2
 (30 13)  (318 493)  (318 493)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 493)  (324 493)  LC_6 Logic Functioning bit
 (39 13)  (327 493)  (327 493)  LC_6 Logic Functioning bit
 (41 13)  (329 493)  (329 493)  LC_6 Logic Functioning bit
 (42 13)  (330 493)  (330 493)  LC_6 Logic Functioning bit
 (14 14)  (302 494)  (302 494)  routing T_6_30.rgt_op_4 <X> T_6_30.lc_trk_g3_4
 (15 14)  (303 494)  (303 494)  routing T_6_30.tnr_op_5 <X> T_6_30.lc_trk_g3_5
 (17 14)  (305 494)  (305 494)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (313 494)  (313 494)  routing T_6_30.rgt_op_6 <X> T_6_30.lc_trk_g3_6
 (27 14)  (315 494)  (315 494)  routing T_6_30.lc_trk_g3_5 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 494)  (316 494)  routing T_6_30.lc_trk_g3_5 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 494)  (317 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 494)  (318 494)  routing T_6_30.lc_trk_g3_5 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 494)  (320 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 494)  (324 494)  LC_7 Logic Functioning bit
 (39 14)  (327 494)  (327 494)  LC_7 Logic Functioning bit
 (41 14)  (329 494)  (329 494)  LC_7 Logic Functioning bit
 (42 14)  (330 494)  (330 494)  LC_7 Logic Functioning bit
 (15 15)  (303 495)  (303 495)  routing T_6_30.rgt_op_4 <X> T_6_30.lc_trk_g3_4
 (17 15)  (305 495)  (305 495)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (310 495)  (310 495)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (312 495)  (312 495)  routing T_6_30.rgt_op_6 <X> T_6_30.lc_trk_g3_6
 (36 15)  (324 495)  (324 495)  LC_7 Logic Functioning bit
 (39 15)  (327 495)  (327 495)  LC_7 Logic Functioning bit
 (41 15)  (329 495)  (329 495)  LC_7 Logic Functioning bit
 (42 15)  (330 495)  (330 495)  LC_7 Logic Functioning bit


LogicTile_7_30

 (21 0)  (363 480)  (363 480)  routing T_7_30.lft_op_3 <X> T_7_30.lc_trk_g0_3
 (22 0)  (364 480)  (364 480)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (366 480)  (366 480)  routing T_7_30.lft_op_3 <X> T_7_30.lc_trk_g0_3
 (27 0)  (369 480)  (369 480)  routing T_7_30.lc_trk_g3_0 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 480)  (370 480)  routing T_7_30.lc_trk_g3_0 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 480)  (371 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 480)  (373 480)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 480)  (374 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 480)  (375 480)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (39 0)  (381 480)  (381 480)  LC_0 Logic Functioning bit
 (26 1)  (368 481)  (368 481)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 481)  (369 481)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 481)  (371 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 481)  (374 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 481)  (375 481)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_0
 (35 1)  (377 481)  (377 481)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_0
 (0 2)  (342 482)  (342 482)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (2 2)  (344 482)  (344 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 482)  (356 482)  routing T_7_30.wire_logic_cluster/lc_4/out <X> T_7_30.lc_trk_g0_4
 (15 2)  (357 482)  (357 482)  routing T_7_30.lft_op_5 <X> T_7_30.lc_trk_g0_5
 (17 2)  (359 482)  (359 482)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (360 482)  (360 482)  routing T_7_30.lft_op_5 <X> T_7_30.lc_trk_g0_5
 (25 2)  (367 482)  (367 482)  routing T_7_30.lft_op_6 <X> T_7_30.lc_trk_g0_6
 (27 2)  (369 482)  (369 482)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 482)  (370 482)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 482)  (371 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 482)  (372 482)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 482)  (374 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 482)  (375 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 482)  (376 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 482)  (377 482)  routing T_7_30.lc_trk_g0_5 <X> T_7_30.input_2_1
 (37 2)  (379 482)  (379 482)  LC_1 Logic Functioning bit
 (39 2)  (381 482)  (381 482)  LC_1 Logic Functioning bit
 (45 2)  (387 482)  (387 482)  LC_1 Logic Functioning bit
 (0 3)  (342 483)  (342 483)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (4 3)  (346 483)  (346 483)  routing T_7_30.sp4_h_r_4 <X> T_7_30.sp4_h_l_37
 (6 3)  (348 483)  (348 483)  routing T_7_30.sp4_h_r_4 <X> T_7_30.sp4_h_l_37
 (17 3)  (359 483)  (359 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 483)  (364 483)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 483)  (366 483)  routing T_7_30.lft_op_6 <X> T_7_30.lc_trk_g0_6
 (27 3)  (369 483)  (369 483)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 483)  (371 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 483)  (374 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (378 483)  (378 483)  LC_1 Logic Functioning bit
 (37 3)  (379 483)  (379 483)  LC_1 Logic Functioning bit
 (39 3)  (381 483)  (381 483)  LC_1 Logic Functioning bit
 (43 3)  (385 483)  (385 483)  LC_1 Logic Functioning bit
 (22 4)  (364 484)  (364 484)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (365 484)  (365 484)  routing T_7_30.sp12_h_r_11 <X> T_7_30.lc_trk_g1_3
 (25 4)  (367 484)  (367 484)  routing T_7_30.lft_op_2 <X> T_7_30.lc_trk_g1_2
 (26 4)  (368 484)  (368 484)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 484)  (369 484)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 484)  (371 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 484)  (374 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (377 484)  (377 484)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.input_2_2
 (36 4)  (378 484)  (378 484)  LC_2 Logic Functioning bit
 (37 4)  (379 484)  (379 484)  LC_2 Logic Functioning bit
 (38 4)  (380 484)  (380 484)  LC_2 Logic Functioning bit
 (14 5)  (356 485)  (356 485)  routing T_7_30.top_op_0 <X> T_7_30.lc_trk_g1_0
 (15 5)  (357 485)  (357 485)  routing T_7_30.top_op_0 <X> T_7_30.lc_trk_g1_0
 (17 5)  (359 485)  (359 485)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (364 485)  (364 485)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 485)  (366 485)  routing T_7_30.lft_op_2 <X> T_7_30.lc_trk_g1_2
 (26 5)  (368 485)  (368 485)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 485)  (370 485)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 485)  (371 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 485)  (372 485)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 485)  (373 485)  routing T_7_30.lc_trk_g0_3 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 485)  (374 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (375 485)  (375 485)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.input_2_2
 (34 5)  (376 485)  (376 485)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.input_2_2
 (35 5)  (377 485)  (377 485)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.input_2_2
 (36 5)  (378 485)  (378 485)  LC_2 Logic Functioning bit
 (37 5)  (379 485)  (379 485)  LC_2 Logic Functioning bit
 (38 5)  (380 485)  (380 485)  LC_2 Logic Functioning bit
 (39 5)  (381 485)  (381 485)  LC_2 Logic Functioning bit
 (4 6)  (346 486)  (346 486)  routing T_7_30.sp4_h_r_9 <X> T_7_30.sp4_v_t_38
 (6 6)  (348 486)  (348 486)  routing T_7_30.sp4_h_r_9 <X> T_7_30.sp4_v_t_38
 (14 6)  (356 486)  (356 486)  routing T_7_30.lft_op_4 <X> T_7_30.lc_trk_g1_4
 (17 6)  (359 486)  (359 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 486)  (360 486)  routing T_7_30.wire_logic_cluster/lc_5/out <X> T_7_30.lc_trk_g1_5
 (21 6)  (363 486)  (363 486)  routing T_7_30.lft_op_7 <X> T_7_30.lc_trk_g1_7
 (22 6)  (364 486)  (364 486)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 486)  (366 486)  routing T_7_30.lft_op_7 <X> T_7_30.lc_trk_g1_7
 (26 6)  (368 486)  (368 486)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 486)  (371 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 486)  (372 486)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 486)  (373 486)  routing T_7_30.lc_trk_g1_5 <X> T_7_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 486)  (374 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 486)  (376 486)  routing T_7_30.lc_trk_g1_5 <X> T_7_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 486)  (378 486)  LC_3 Logic Functioning bit
 (37 6)  (379 486)  (379 486)  LC_3 Logic Functioning bit
 (38 6)  (380 486)  (380 486)  LC_3 Logic Functioning bit
 (39 6)  (381 486)  (381 486)  LC_3 Logic Functioning bit
 (41 6)  (383 486)  (383 486)  LC_3 Logic Functioning bit
 (42 6)  (384 486)  (384 486)  LC_3 Logic Functioning bit
 (43 6)  (385 486)  (385 486)  LC_3 Logic Functioning bit
 (50 6)  (392 486)  (392 486)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (347 487)  (347 487)  routing T_7_30.sp4_h_r_9 <X> T_7_30.sp4_v_t_38
 (8 7)  (350 487)  (350 487)  routing T_7_30.sp4_h_r_4 <X> T_7_30.sp4_v_t_41
 (9 7)  (351 487)  (351 487)  routing T_7_30.sp4_h_r_4 <X> T_7_30.sp4_v_t_41
 (11 7)  (353 487)  (353 487)  routing T_7_30.sp4_h_r_9 <X> T_7_30.sp4_h_l_40
 (13 7)  (355 487)  (355 487)  routing T_7_30.sp4_h_r_9 <X> T_7_30.sp4_h_l_40
 (15 7)  (357 487)  (357 487)  routing T_7_30.lft_op_4 <X> T_7_30.lc_trk_g1_4
 (17 7)  (359 487)  (359 487)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (369 487)  (369 487)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 487)  (371 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 487)  (372 487)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 487)  (378 487)  LC_3 Logic Functioning bit
 (37 7)  (379 487)  (379 487)  LC_3 Logic Functioning bit
 (38 7)  (380 487)  (380 487)  LC_3 Logic Functioning bit
 (39 7)  (381 487)  (381 487)  LC_3 Logic Functioning bit
 (40 7)  (382 487)  (382 487)  LC_3 Logic Functioning bit
 (41 7)  (383 487)  (383 487)  LC_3 Logic Functioning bit
 (42 7)  (384 487)  (384 487)  LC_3 Logic Functioning bit
 (43 7)  (385 487)  (385 487)  LC_3 Logic Functioning bit
 (47 7)  (389 487)  (389 487)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (6 8)  (348 488)  (348 488)  routing T_7_30.sp4_h_r_1 <X> T_7_30.sp4_v_b_6
 (22 8)  (364 488)  (364 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 488)  (365 488)  routing T_7_30.sp4_h_r_27 <X> T_7_30.lc_trk_g2_3
 (24 8)  (366 488)  (366 488)  routing T_7_30.sp4_h_r_27 <X> T_7_30.lc_trk_g2_3
 (26 8)  (368 488)  (368 488)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 488)  (369 488)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 488)  (371 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 488)  (374 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 488)  (376 488)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 488)  (377 488)  routing T_7_30.lc_trk_g0_4 <X> T_7_30.input_2_4
 (37 8)  (379 488)  (379 488)  LC_4 Logic Functioning bit
 (41 8)  (383 488)  (383 488)  LC_4 Logic Functioning bit
 (42 8)  (384 488)  (384 488)  LC_4 Logic Functioning bit
 (43 8)  (385 488)  (385 488)  LC_4 Logic Functioning bit
 (45 8)  (387 488)  (387 488)  LC_4 Logic Functioning bit
 (46 8)  (388 488)  (388 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (389 488)  (389 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (346 489)  (346 489)  routing T_7_30.sp4_v_t_36 <X> T_7_30.sp4_h_r_6
 (15 9)  (357 489)  (357 489)  routing T_7_30.sp4_v_t_29 <X> T_7_30.lc_trk_g2_0
 (16 9)  (358 489)  (358 489)  routing T_7_30.sp4_v_t_29 <X> T_7_30.lc_trk_g2_0
 (17 9)  (359 489)  (359 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (363 489)  (363 489)  routing T_7_30.sp4_h_r_27 <X> T_7_30.lc_trk_g2_3
 (22 9)  (364 489)  (364 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (369 489)  (369 489)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 489)  (370 489)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 489)  (371 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 489)  (372 489)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 489)  (374 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (378 489)  (378 489)  LC_4 Logic Functioning bit
 (43 9)  (385 489)  (385 489)  LC_4 Logic Functioning bit
 (46 9)  (388 489)  (388 489)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (394 489)  (394 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (357 490)  (357 490)  routing T_7_30.tnl_op_5 <X> T_7_30.lc_trk_g2_5
 (17 10)  (359 490)  (359 490)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (363 490)  (363 490)  routing T_7_30.wire_logic_cluster/lc_7/out <X> T_7_30.lc_trk_g2_7
 (22 10)  (364 490)  (364 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (368 490)  (368 490)  routing T_7_30.lc_trk_g0_5 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (31 10)  (373 490)  (373 490)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 490)  (374 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 490)  (376 490)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 490)  (378 490)  LC_5 Logic Functioning bit
 (37 10)  (379 490)  (379 490)  LC_5 Logic Functioning bit
 (38 10)  (380 490)  (380 490)  LC_5 Logic Functioning bit
 (39 10)  (381 490)  (381 490)  LC_5 Logic Functioning bit
 (41 10)  (383 490)  (383 490)  LC_5 Logic Functioning bit
 (43 10)  (385 490)  (385 490)  LC_5 Logic Functioning bit
 (18 11)  (360 491)  (360 491)  routing T_7_30.tnl_op_5 <X> T_7_30.lc_trk_g2_5
 (22 11)  (364 491)  (364 491)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 491)  (366 491)  routing T_7_30.tnl_op_6 <X> T_7_30.lc_trk_g2_6
 (25 11)  (367 491)  (367 491)  routing T_7_30.tnl_op_6 <X> T_7_30.lc_trk_g2_6
 (29 11)  (371 491)  (371 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 491)  (373 491)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 491)  (378 491)  LC_5 Logic Functioning bit
 (37 11)  (379 491)  (379 491)  LC_5 Logic Functioning bit
 (38 11)  (380 491)  (380 491)  LC_5 Logic Functioning bit
 (39 11)  (381 491)  (381 491)  LC_5 Logic Functioning bit
 (40 11)  (382 491)  (382 491)  LC_5 Logic Functioning bit
 (42 11)  (384 491)  (384 491)  LC_5 Logic Functioning bit
 (10 12)  (352 492)  (352 492)  routing T_7_30.sp4_v_t_40 <X> T_7_30.sp4_h_r_10
 (14 12)  (356 492)  (356 492)  routing T_7_30.sp4_h_r_40 <X> T_7_30.lc_trk_g3_0
 (17 12)  (359 492)  (359 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 492)  (360 492)  routing T_7_30.wire_logic_cluster/lc_1/out <X> T_7_30.lc_trk_g3_1
 (26 12)  (368 492)  (368 492)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 492)  (369 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 492)  (370 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 492)  (371 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 492)  (372 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 492)  (374 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 492)  (376 492)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 492)  (377 492)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.input_2_6
 (38 12)  (380 492)  (380 492)  LC_6 Logic Functioning bit
 (41 12)  (383 492)  (383 492)  LC_6 Logic Functioning bit
 (43 12)  (385 492)  (385 492)  LC_6 Logic Functioning bit
 (45 12)  (387 492)  (387 492)  LC_6 Logic Functioning bit
 (14 13)  (356 493)  (356 493)  routing T_7_30.sp4_h_r_40 <X> T_7_30.lc_trk_g3_0
 (15 13)  (357 493)  (357 493)  routing T_7_30.sp4_h_r_40 <X> T_7_30.lc_trk_g3_0
 (16 13)  (358 493)  (358 493)  routing T_7_30.sp4_h_r_40 <X> T_7_30.lc_trk_g3_0
 (17 13)  (359 493)  (359 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (368 493)  (368 493)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 493)  (371 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 493)  (372 493)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 493)  (374 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (375 493)  (375 493)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.input_2_6
 (34 13)  (376 493)  (376 493)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.input_2_6
 (38 13)  (380 493)  (380 493)  LC_6 Logic Functioning bit
 (41 13)  (383 493)  (383 493)  LC_6 Logic Functioning bit
 (42 13)  (384 493)  (384 493)  LC_6 Logic Functioning bit
 (4 14)  (346 494)  (346 494)  routing T_7_30.sp4_h_r_9 <X> T_7_30.sp4_v_t_44
 (8 14)  (350 494)  (350 494)  routing T_7_30.sp4_h_r_2 <X> T_7_30.sp4_h_l_47
 (10 14)  (352 494)  (352 494)  routing T_7_30.sp4_h_r_2 <X> T_7_30.sp4_h_l_47
 (17 14)  (359 494)  (359 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (364 494)  (364 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 494)  (365 494)  routing T_7_30.sp4_v_b_47 <X> T_7_30.lc_trk_g3_7
 (24 14)  (366 494)  (366 494)  routing T_7_30.sp4_v_b_47 <X> T_7_30.lc_trk_g3_7
 (25 14)  (367 494)  (367 494)  routing T_7_30.wire_logic_cluster/lc_6/out <X> T_7_30.lc_trk_g3_6
 (26 14)  (368 494)  (368 494)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 494)  (370 494)  routing T_7_30.lc_trk_g2_0 <X> T_7_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 494)  (371 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 494)  (373 494)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 494)  (374 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 494)  (375 494)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 494)  (376 494)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (38 14)  (380 494)  (380 494)  LC_7 Logic Functioning bit
 (41 14)  (383 494)  (383 494)  LC_7 Logic Functioning bit
 (42 14)  (384 494)  (384 494)  LC_7 Logic Functioning bit
 (45 14)  (387 494)  (387 494)  LC_7 Logic Functioning bit
 (5 15)  (347 495)  (347 495)  routing T_7_30.sp4_h_r_9 <X> T_7_30.sp4_v_t_44
 (12 15)  (354 495)  (354 495)  routing T_7_30.sp4_h_l_46 <X> T_7_30.sp4_v_t_46
 (18 15)  (360 495)  (360 495)  routing T_7_30.sp4_r_v_b_45 <X> T_7_30.lc_trk_g3_5
 (22 15)  (364 495)  (364 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (368 495)  (368 495)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 495)  (370 495)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 495)  (371 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 495)  (373 495)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 495)  (374 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (375 495)  (375 495)  routing T_7_30.lc_trk_g2_3 <X> T_7_30.input_2_7
 (35 15)  (377 495)  (377 495)  routing T_7_30.lc_trk_g2_3 <X> T_7_30.input_2_7
 (39 15)  (381 495)  (381 495)  LC_7 Logic Functioning bit
 (40 15)  (382 495)  (382 495)  LC_7 Logic Functioning bit
 (42 15)  (384 495)  (384 495)  LC_7 Logic Functioning bit
 (53 15)  (395 495)  (395 495)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_30

 (13 1)  (409 481)  (409 481)  routing T_8_30.sp4_v_t_44 <X> T_8_30.sp4_h_r_2


LogicTile_9_30

 (21 0)  (459 480)  (459 480)  routing T_9_30.sp12_h_r_3 <X> T_9_30.lc_trk_g0_3
 (22 0)  (460 480)  (460 480)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 480)  (462 480)  routing T_9_30.sp12_h_r_3 <X> T_9_30.lc_trk_g0_3
 (25 0)  (463 480)  (463 480)  routing T_9_30.sp4_h_l_7 <X> T_9_30.lc_trk_g0_2
 (14 1)  (452 481)  (452 481)  routing T_9_30.sp4_h_r_0 <X> T_9_30.lc_trk_g0_0
 (15 1)  (453 481)  (453 481)  routing T_9_30.sp4_h_r_0 <X> T_9_30.lc_trk_g0_0
 (16 1)  (454 481)  (454 481)  routing T_9_30.sp4_h_r_0 <X> T_9_30.lc_trk_g0_0
 (17 1)  (455 481)  (455 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (459 481)  (459 481)  routing T_9_30.sp12_h_r_3 <X> T_9_30.lc_trk_g0_3
 (22 1)  (460 481)  (460 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 481)  (461 481)  routing T_9_30.sp4_h_l_7 <X> T_9_30.lc_trk_g0_2
 (24 1)  (462 481)  (462 481)  routing T_9_30.sp4_h_l_7 <X> T_9_30.lc_trk_g0_2
 (25 1)  (463 481)  (463 481)  routing T_9_30.sp4_h_l_7 <X> T_9_30.lc_trk_g0_2
 (0 2)  (438 482)  (438 482)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (2 2)  (440 482)  (440 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 482)  (452 482)  routing T_9_30.wire_logic_cluster/lc_4/out <X> T_9_30.lc_trk_g0_4
 (15 2)  (453 482)  (453 482)  routing T_9_30.sp4_v_b_21 <X> T_9_30.lc_trk_g0_5
 (16 2)  (454 482)  (454 482)  routing T_9_30.sp4_v_b_21 <X> T_9_30.lc_trk_g0_5
 (17 2)  (455 482)  (455 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (460 482)  (460 482)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (462 482)  (462 482)  routing T_9_30.top_op_7 <X> T_9_30.lc_trk_g0_7
 (29 2)  (467 482)  (467 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 482)  (469 482)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 482)  (472 482)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 482)  (474 482)  LC_1 Logic Functioning bit
 (37 2)  (475 482)  (475 482)  LC_1 Logic Functioning bit
 (38 2)  (476 482)  (476 482)  LC_1 Logic Functioning bit
 (39 2)  (477 482)  (477 482)  LC_1 Logic Functioning bit
 (41 2)  (479 482)  (479 482)  LC_1 Logic Functioning bit
 (43 2)  (481 482)  (481 482)  LC_1 Logic Functioning bit
 (0 3)  (438 483)  (438 483)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (5 3)  (443 483)  (443 483)  routing T_9_30.sp4_h_l_37 <X> T_9_30.sp4_v_t_37
 (17 3)  (455 483)  (455 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (459 483)  (459 483)  routing T_9_30.top_op_7 <X> T_9_30.lc_trk_g0_7
 (26 3)  (464 483)  (464 483)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 483)  (465 483)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 483)  (466 483)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 483)  (467 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 483)  (469 483)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 483)  (474 483)  LC_1 Logic Functioning bit
 (38 3)  (476 483)  (476 483)  LC_1 Logic Functioning bit
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 484)  (469 484)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 484)  (472 484)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 484)  (474 484)  LC_2 Logic Functioning bit
 (38 4)  (476 484)  (476 484)  LC_2 Logic Functioning bit
 (43 4)  (481 484)  (481 484)  LC_2 Logic Functioning bit
 (50 4)  (488 484)  (488 484)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (464 485)  (464 485)  routing T_9_30.lc_trk_g0_2 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 485)  (467 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 485)  (468 485)  routing T_9_30.lc_trk_g0_3 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 485)  (474 485)  LC_2 Logic Functioning bit
 (38 5)  (476 485)  (476 485)  LC_2 Logic Functioning bit
 (40 5)  (478 485)  (478 485)  LC_2 Logic Functioning bit
 (42 5)  (480 485)  (480 485)  LC_2 Logic Functioning bit
 (43 5)  (481 485)  (481 485)  LC_2 Logic Functioning bit
 (14 6)  (452 486)  (452 486)  routing T_9_30.sp12_h_l_3 <X> T_9_30.lc_trk_g1_4
 (21 6)  (459 486)  (459 486)  routing T_9_30.sp4_h_l_10 <X> T_9_30.lc_trk_g1_7
 (22 6)  (460 486)  (460 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 486)  (461 486)  routing T_9_30.sp4_h_l_10 <X> T_9_30.lc_trk_g1_7
 (24 6)  (462 486)  (462 486)  routing T_9_30.sp4_h_l_10 <X> T_9_30.lc_trk_g1_7
 (26 6)  (464 486)  (464 486)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 486)  (465 486)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 486)  (466 486)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 486)  (467 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 486)  (470 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 486)  (471 486)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (42 6)  (480 486)  (480 486)  LC_3 Logic Functioning bit
 (43 6)  (481 486)  (481 486)  LC_3 Logic Functioning bit
 (50 6)  (488 486)  (488 486)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (442 487)  (442 487)  routing T_9_30.sp4_h_r_7 <X> T_9_30.sp4_h_l_38
 (6 7)  (444 487)  (444 487)  routing T_9_30.sp4_h_r_7 <X> T_9_30.sp4_h_l_38
 (14 7)  (452 487)  (452 487)  routing T_9_30.sp12_h_l_3 <X> T_9_30.lc_trk_g1_4
 (15 7)  (453 487)  (453 487)  routing T_9_30.sp12_h_l_3 <X> T_9_30.lc_trk_g1_4
 (17 7)  (455 487)  (455 487)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (459 487)  (459 487)  routing T_9_30.sp4_h_l_10 <X> T_9_30.lc_trk_g1_7
 (27 7)  (465 487)  (465 487)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 487)  (467 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 487)  (469 487)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 487)  (474 487)  LC_3 Logic Functioning bit
 (38 7)  (476 487)  (476 487)  LC_3 Logic Functioning bit
 (42 7)  (480 487)  (480 487)  LC_3 Logic Functioning bit
 (43 7)  (481 487)  (481 487)  LC_3 Logic Functioning bit
 (5 8)  (443 488)  (443 488)  routing T_9_30.sp4_v_t_43 <X> T_9_30.sp4_h_r_6
 (14 8)  (452 488)  (452 488)  routing T_9_30.sp4_h_r_40 <X> T_9_30.lc_trk_g2_0
 (25 8)  (463 488)  (463 488)  routing T_9_30.sp4_h_r_34 <X> T_9_30.lc_trk_g2_2
 (26 8)  (464 488)  (464 488)  routing T_9_30.lc_trk_g0_4 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 488)  (467 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 488)  (468 488)  routing T_9_30.lc_trk_g0_5 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 488)  (469 488)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 488)  (471 488)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 488)  (472 488)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (43 8)  (481 488)  (481 488)  LC_4 Logic Functioning bit
 (45 8)  (483 488)  (483 488)  LC_4 Logic Functioning bit
 (50 8)  (488 488)  (488 488)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (452 489)  (452 489)  routing T_9_30.sp4_h_r_40 <X> T_9_30.lc_trk_g2_0
 (15 9)  (453 489)  (453 489)  routing T_9_30.sp4_h_r_40 <X> T_9_30.lc_trk_g2_0
 (16 9)  (454 489)  (454 489)  routing T_9_30.sp4_h_r_40 <X> T_9_30.lc_trk_g2_0
 (17 9)  (455 489)  (455 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (460 489)  (460 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 489)  (461 489)  routing T_9_30.sp4_h_r_34 <X> T_9_30.lc_trk_g2_2
 (24 9)  (462 489)  (462 489)  routing T_9_30.sp4_h_r_34 <X> T_9_30.lc_trk_g2_2
 (29 9)  (467 489)  (467 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 489)  (469 489)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 489)  (475 489)  LC_4 Logic Functioning bit
 (39 9)  (477 489)  (477 489)  LC_4 Logic Functioning bit
 (40 9)  (478 489)  (478 489)  LC_4 Logic Functioning bit
 (42 9)  (480 489)  (480 489)  LC_4 Logic Functioning bit
 (43 9)  (481 489)  (481 489)  LC_4 Logic Functioning bit
 (32 10)  (470 490)  (470 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 490)  (471 490)  routing T_9_30.lc_trk_g2_0 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 490)  (474 490)  LC_5 Logic Functioning bit
 (37 10)  (475 490)  (475 490)  LC_5 Logic Functioning bit
 (38 10)  (476 490)  (476 490)  LC_5 Logic Functioning bit
 (39 10)  (477 490)  (477 490)  LC_5 Logic Functioning bit
 (45 10)  (483 490)  (483 490)  LC_5 Logic Functioning bit
 (46 10)  (484 490)  (484 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (474 491)  (474 491)  LC_5 Logic Functioning bit
 (37 11)  (475 491)  (475 491)  LC_5 Logic Functioning bit
 (38 11)  (476 491)  (476 491)  LC_5 Logic Functioning bit
 (39 11)  (477 491)  (477 491)  LC_5 Logic Functioning bit
 (47 11)  (485 491)  (485 491)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (453 492)  (453 492)  routing T_9_30.sp4_h_r_41 <X> T_9_30.lc_trk_g3_1
 (16 12)  (454 492)  (454 492)  routing T_9_30.sp4_h_r_41 <X> T_9_30.lc_trk_g3_1
 (17 12)  (455 492)  (455 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 492)  (456 492)  routing T_9_30.sp4_h_r_41 <X> T_9_30.lc_trk_g3_1
 (18 13)  (456 493)  (456 493)  routing T_9_30.sp4_h_r_41 <X> T_9_30.lc_trk_g3_1
 (22 13)  (460 493)  (460 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (16 14)  (454 494)  (454 494)  routing T_9_30.sp4_v_t_16 <X> T_9_30.lc_trk_g3_5
 (17 14)  (455 494)  (455 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (456 494)  (456 494)  routing T_9_30.sp4_v_t_16 <X> T_9_30.lc_trk_g3_5
 (26 14)  (464 494)  (464 494)  routing T_9_30.lc_trk_g0_7 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 494)  (467 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 494)  (468 494)  routing T_9_30.lc_trk_g0_4 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 494)  (469 494)  routing T_9_30.lc_trk_g3_5 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 494)  (471 494)  routing T_9_30.lc_trk_g3_5 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 494)  (472 494)  routing T_9_30.lc_trk_g3_5 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 494)  (474 494)  LC_7 Logic Functioning bit
 (38 14)  (476 494)  (476 494)  LC_7 Logic Functioning bit
 (41 14)  (479 494)  (479 494)  LC_7 Logic Functioning bit
 (43 14)  (481 494)  (481 494)  LC_7 Logic Functioning bit
 (51 14)  (489 494)  (489 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (19 15)  (457 495)  (457 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (460 495)  (460 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 495)  (461 495)  routing T_9_30.sp4_h_r_30 <X> T_9_30.lc_trk_g3_6
 (24 15)  (462 495)  (462 495)  routing T_9_30.sp4_h_r_30 <X> T_9_30.lc_trk_g3_6
 (25 15)  (463 495)  (463 495)  routing T_9_30.sp4_h_r_30 <X> T_9_30.lc_trk_g3_6
 (26 15)  (464 495)  (464 495)  routing T_9_30.lc_trk_g0_7 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 495)  (467 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 495)  (475 495)  LC_7 Logic Functioning bit
 (39 15)  (477 495)  (477 495)  LC_7 Logic Functioning bit
 (41 15)  (479 495)  (479 495)  LC_7 Logic Functioning bit
 (43 15)  (481 495)  (481 495)  LC_7 Logic Functioning bit


LogicTile_10_30

 (11 0)  (503 480)  (503 480)  routing T_10_30.sp4_h_l_45 <X> T_10_30.sp4_v_b_2
 (13 0)  (505 480)  (505 480)  routing T_10_30.sp4_h_l_45 <X> T_10_30.sp4_v_b_2
 (14 0)  (506 480)  (506 480)  routing T_10_30.sp4_v_b_8 <X> T_10_30.lc_trk_g0_0
 (21 0)  (513 480)  (513 480)  routing T_10_30.sp4_h_r_19 <X> T_10_30.lc_trk_g0_3
 (22 0)  (514 480)  (514 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 480)  (515 480)  routing T_10_30.sp4_h_r_19 <X> T_10_30.lc_trk_g0_3
 (24 0)  (516 480)  (516 480)  routing T_10_30.sp4_h_r_19 <X> T_10_30.lc_trk_g0_3
 (27 0)  (519 480)  (519 480)  routing T_10_30.lc_trk_g3_2 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 480)  (520 480)  routing T_10_30.lc_trk_g3_2 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 480)  (521 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 480)  (524 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 480)  (526 480)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (41 0)  (533 480)  (533 480)  LC_0 Logic Functioning bit
 (43 0)  (535 480)  (535 480)  LC_0 Logic Functioning bit
 (12 1)  (504 481)  (504 481)  routing T_10_30.sp4_h_l_45 <X> T_10_30.sp4_v_b_2
 (14 1)  (506 481)  (506 481)  routing T_10_30.sp4_v_b_8 <X> T_10_30.lc_trk_g0_0
 (16 1)  (508 481)  (508 481)  routing T_10_30.sp4_v_b_8 <X> T_10_30.lc_trk_g0_0
 (17 1)  (509 481)  (509 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (513 481)  (513 481)  routing T_10_30.sp4_h_r_19 <X> T_10_30.lc_trk_g0_3
 (22 1)  (514 481)  (514 481)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 481)  (515 481)  routing T_10_30.sp12_h_r_10 <X> T_10_30.lc_trk_g0_2
 (30 1)  (522 481)  (522 481)  routing T_10_30.lc_trk_g3_2 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 481)  (523 481)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (41 1)  (533 481)  (533 481)  LC_0 Logic Functioning bit
 (43 1)  (535 481)  (535 481)  LC_0 Logic Functioning bit
 (0 2)  (492 482)  (492 482)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (2 2)  (494 482)  (494 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 482)  (506 482)  routing T_10_30.wire_logic_cluster/lc_4/out <X> T_10_30.lc_trk_g0_4
 (15 2)  (507 482)  (507 482)  routing T_10_30.top_op_5 <X> T_10_30.lc_trk_g0_5
 (17 2)  (509 482)  (509 482)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (518 482)  (518 482)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 482)  (520 482)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 482)  (521 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 482)  (522 482)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 482)  (524 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 482)  (525 482)  routing T_10_30.lc_trk_g2_0 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 482)  (528 482)  LC_1 Logic Functioning bit
 (41 2)  (533 482)  (533 482)  LC_1 Logic Functioning bit
 (43 2)  (535 482)  (535 482)  LC_1 Logic Functioning bit
 (50 2)  (542 482)  (542 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 483)  (492 483)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (17 3)  (509 483)  (509 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (510 483)  (510 483)  routing T_10_30.top_op_5 <X> T_10_30.lc_trk_g0_5
 (26 3)  (518 483)  (518 483)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 483)  (520 483)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 483)  (521 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 483)  (529 483)  LC_1 Logic Functioning bit
 (41 3)  (533 483)  (533 483)  LC_1 Logic Functioning bit
 (43 3)  (535 483)  (535 483)  LC_1 Logic Functioning bit
 (28 4)  (520 484)  (520 484)  routing T_10_30.lc_trk_g2_1 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 484)  (521 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 484)  (524 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 484)  (526 484)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 484)  (528 484)  LC_2 Logic Functioning bit
 (38 4)  (530 484)  (530 484)  LC_2 Logic Functioning bit
 (41 4)  (533 484)  (533 484)  LC_2 Logic Functioning bit
 (43 4)  (535 484)  (535 484)  LC_2 Logic Functioning bit
 (22 5)  (514 485)  (514 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 485)  (515 485)  routing T_10_30.sp4_v_b_18 <X> T_10_30.lc_trk_g1_2
 (24 5)  (516 485)  (516 485)  routing T_10_30.sp4_v_b_18 <X> T_10_30.lc_trk_g1_2
 (27 5)  (519 485)  (519 485)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 485)  (520 485)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 485)  (521 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 485)  (523 485)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 485)  (529 485)  LC_2 Logic Functioning bit
 (39 5)  (531 485)  (531 485)  LC_2 Logic Functioning bit
 (41 5)  (533 485)  (533 485)  LC_2 Logic Functioning bit
 (43 5)  (535 485)  (535 485)  LC_2 Logic Functioning bit
 (4 6)  (496 486)  (496 486)  routing T_10_30.sp4_h_r_9 <X> T_10_30.sp4_v_t_38
 (5 6)  (497 486)  (497 486)  routing T_10_30.sp4_v_b_3 <X> T_10_30.sp4_h_l_38
 (6 6)  (498 486)  (498 486)  routing T_10_30.sp4_h_r_9 <X> T_10_30.sp4_v_t_38
 (9 6)  (501 486)  (501 486)  routing T_10_30.sp4_v_b_4 <X> T_10_30.sp4_h_l_41
 (27 6)  (519 486)  (519 486)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 486)  (520 486)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 486)  (521 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 486)  (522 486)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 486)  (524 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 486)  (525 486)  routing T_10_30.lc_trk_g2_0 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 486)  (528 486)  LC_3 Logic Functioning bit
 (37 6)  (529 486)  (529 486)  LC_3 Logic Functioning bit
 (39 6)  (531 486)  (531 486)  LC_3 Logic Functioning bit
 (41 6)  (533 486)  (533 486)  LC_3 Logic Functioning bit
 (43 6)  (535 486)  (535 486)  LC_3 Logic Functioning bit
 (50 6)  (542 486)  (542 486)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (497 487)  (497 487)  routing T_10_30.sp4_h_r_9 <X> T_10_30.sp4_v_t_38
 (26 7)  (518 487)  (518 487)  routing T_10_30.lc_trk_g0_3 <X> T_10_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 487)  (521 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 487)  (528 487)  LC_3 Logic Functioning bit
 (37 7)  (529 487)  (529 487)  LC_3 Logic Functioning bit
 (39 7)  (531 487)  (531 487)  LC_3 Logic Functioning bit
 (51 7)  (543 487)  (543 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 488)  (506 488)  routing T_10_30.sp4_v_b_24 <X> T_10_30.lc_trk_g2_0
 (15 8)  (507 488)  (507 488)  routing T_10_30.sp4_v_t_28 <X> T_10_30.lc_trk_g2_1
 (16 8)  (508 488)  (508 488)  routing T_10_30.sp4_v_t_28 <X> T_10_30.lc_trk_g2_1
 (17 8)  (509 488)  (509 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (513 488)  (513 488)  routing T_10_30.sp4_h_r_35 <X> T_10_30.lc_trk_g2_3
 (22 8)  (514 488)  (514 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 488)  (515 488)  routing T_10_30.sp4_h_r_35 <X> T_10_30.lc_trk_g2_3
 (24 8)  (516 488)  (516 488)  routing T_10_30.sp4_h_r_35 <X> T_10_30.lc_trk_g2_3
 (26 8)  (518 488)  (518 488)  routing T_10_30.lc_trk_g0_4 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 488)  (521 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 488)  (522 488)  routing T_10_30.lc_trk_g0_5 <X> T_10_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 488)  (523 488)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 488)  (524 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 488)  (525 488)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 488)  (526 488)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 488)  (530 488)  LC_4 Logic Functioning bit
 (41 8)  (533 488)  (533 488)  LC_4 Logic Functioning bit
 (43 8)  (535 488)  (535 488)  LC_4 Logic Functioning bit
 (45 8)  (537 488)  (537 488)  LC_4 Logic Functioning bit
 (16 9)  (508 489)  (508 489)  routing T_10_30.sp4_v_b_24 <X> T_10_30.lc_trk_g2_0
 (17 9)  (509 489)  (509 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (29 9)  (521 489)  (521 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 489)  (524 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 489)  (525 489)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.input_2_4
 (34 9)  (526 489)  (526 489)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.input_2_4
 (35 9)  (527 489)  (527 489)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.input_2_4
 (38 9)  (530 489)  (530 489)  LC_4 Logic Functioning bit
 (40 9)  (532 489)  (532 489)  LC_4 Logic Functioning bit
 (42 9)  (534 489)  (534 489)  LC_4 Logic Functioning bit
 (13 10)  (505 490)  (505 490)  routing T_10_30.sp4_h_r_8 <X> T_10_30.sp4_v_t_45
 (22 10)  (514 490)  (514 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (12 11)  (504 491)  (504 491)  routing T_10_30.sp4_h_r_8 <X> T_10_30.sp4_v_t_45
 (15 11)  (507 491)  (507 491)  routing T_10_30.sp4_v_t_33 <X> T_10_30.lc_trk_g2_4
 (16 11)  (508 491)  (508 491)  routing T_10_30.sp4_v_t_33 <X> T_10_30.lc_trk_g2_4
 (17 11)  (509 491)  (509 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 12)  (507 492)  (507 492)  routing T_10_30.rgt_op_1 <X> T_10_30.lc_trk_g3_1
 (17 12)  (509 492)  (509 492)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 492)  (510 492)  routing T_10_30.rgt_op_1 <X> T_10_30.lc_trk_g3_1
 (21 12)  (513 492)  (513 492)  routing T_10_30.sp4_h_r_43 <X> T_10_30.lc_trk_g3_3
 (22 12)  (514 492)  (514 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 492)  (515 492)  routing T_10_30.sp4_h_r_43 <X> T_10_30.lc_trk_g3_3
 (24 12)  (516 492)  (516 492)  routing T_10_30.sp4_h_r_43 <X> T_10_30.lc_trk_g3_3
 (25 12)  (517 492)  (517 492)  routing T_10_30.sp4_v_b_26 <X> T_10_30.lc_trk_g3_2
 (28 12)  (520 492)  (520 492)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 492)  (521 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 492)  (524 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 492)  (526 492)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 492)  (529 492)  LC_6 Logic Functioning bit
 (41 12)  (533 492)  (533 492)  LC_6 Logic Functioning bit
 (42 12)  (534 492)  (534 492)  LC_6 Logic Functioning bit
 (43 12)  (535 492)  (535 492)  LC_6 Logic Functioning bit
 (21 13)  (513 493)  (513 493)  routing T_10_30.sp4_h_r_43 <X> T_10_30.lc_trk_g3_3
 (22 13)  (514 493)  (514 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 493)  (515 493)  routing T_10_30.sp4_v_b_26 <X> T_10_30.lc_trk_g3_2
 (28 13)  (520 493)  (520 493)  routing T_10_30.lc_trk_g2_0 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 493)  (521 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 493)  (522 493)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 493)  (523 493)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 493)  (524 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 493)  (527 493)  routing T_10_30.lc_trk_g0_2 <X> T_10_30.input_2_6
 (36 13)  (528 493)  (528 493)  LC_6 Logic Functioning bit
 (43 13)  (535 493)  (535 493)  LC_6 Logic Functioning bit
 (15 14)  (507 494)  (507 494)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (16 14)  (508 494)  (508 494)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (17 14)  (509 494)  (509 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 494)  (510 494)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (29 14)  (521 494)  (521 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (528 494)  (528 494)  LC_7 Logic Functioning bit
 (38 14)  (530 494)  (530 494)  LC_7 Logic Functioning bit
 (41 14)  (533 494)  (533 494)  LC_7 Logic Functioning bit
 (43 14)  (535 494)  (535 494)  LC_7 Logic Functioning bit
 (14 15)  (506 495)  (506 495)  routing T_10_30.sp4_r_v_b_44 <X> T_10_30.lc_trk_g3_4
 (17 15)  (509 495)  (509 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (510 495)  (510 495)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (26 15)  (518 495)  (518 495)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 495)  (519 495)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 495)  (521 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 495)  (528 495)  LC_7 Logic Functioning bit
 (37 15)  (529 495)  (529 495)  LC_7 Logic Functioning bit
 (38 15)  (530 495)  (530 495)  LC_7 Logic Functioning bit
 (39 15)  (531 495)  (531 495)  LC_7 Logic Functioning bit
 (40 15)  (532 495)  (532 495)  LC_7 Logic Functioning bit
 (41 15)  (533 495)  (533 495)  LC_7 Logic Functioning bit
 (42 15)  (534 495)  (534 495)  LC_7 Logic Functioning bit
 (43 15)  (535 495)  (535 495)  LC_7 Logic Functioning bit
 (46 15)  (538 495)  (538 495)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_30

 (11 0)  (557 480)  (557 480)  routing T_11_30.sp4_h_l_45 <X> T_11_30.sp4_v_b_2
 (13 0)  (559 480)  (559 480)  routing T_11_30.sp4_h_l_45 <X> T_11_30.sp4_v_b_2
 (14 0)  (560 480)  (560 480)  routing T_11_30.sp12_h_r_0 <X> T_11_30.lc_trk_g0_0
 (11 1)  (557 481)  (557 481)  routing T_11_30.sp4_h_l_43 <X> T_11_30.sp4_h_r_2
 (12 1)  (558 481)  (558 481)  routing T_11_30.sp4_h_l_45 <X> T_11_30.sp4_v_b_2
 (13 1)  (559 481)  (559 481)  routing T_11_30.sp4_h_l_43 <X> T_11_30.sp4_h_r_2
 (14 1)  (560 481)  (560 481)  routing T_11_30.sp12_h_r_0 <X> T_11_30.lc_trk_g0_0
 (15 1)  (561 481)  (561 481)  routing T_11_30.sp12_h_r_0 <X> T_11_30.lc_trk_g0_0
 (17 1)  (563 481)  (563 481)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (546 482)  (546 482)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (2 2)  (548 482)  (548 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (554 482)  (554 482)  routing T_11_30.sp4_h_r_5 <X> T_11_30.sp4_h_l_36
 (10 2)  (556 482)  (556 482)  routing T_11_30.sp4_h_r_5 <X> T_11_30.sp4_h_l_36
 (11 2)  (557 482)  (557 482)  routing T_11_30.sp4_h_r_8 <X> T_11_30.sp4_v_t_39
 (13 2)  (559 482)  (559 482)  routing T_11_30.sp4_h_r_8 <X> T_11_30.sp4_v_t_39
 (21 2)  (567 482)  (567 482)  routing T_11_30.sp4_v_b_15 <X> T_11_30.lc_trk_g0_7
 (22 2)  (568 482)  (568 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 482)  (569 482)  routing T_11_30.sp4_v_b_15 <X> T_11_30.lc_trk_g0_7
 (25 2)  (571 482)  (571 482)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (26 2)  (572 482)  (572 482)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 482)  (574 482)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 482)  (575 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 482)  (576 482)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 482)  (578 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 482)  (579 482)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 482)  (580 482)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 482)  (582 482)  LC_1 Logic Functioning bit
 (37 2)  (583 482)  (583 482)  LC_1 Logic Functioning bit
 (38 2)  (584 482)  (584 482)  LC_1 Logic Functioning bit
 (42 2)  (588 482)  (588 482)  LC_1 Logic Functioning bit
 (45 2)  (591 482)  (591 482)  LC_1 Logic Functioning bit
 (0 3)  (546 483)  (546 483)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (8 3)  (554 483)  (554 483)  routing T_11_30.sp4_h_r_7 <X> T_11_30.sp4_v_t_36
 (9 3)  (555 483)  (555 483)  routing T_11_30.sp4_h_r_7 <X> T_11_30.sp4_v_t_36
 (10 3)  (556 483)  (556 483)  routing T_11_30.sp4_h_r_7 <X> T_11_30.sp4_v_t_36
 (12 3)  (558 483)  (558 483)  routing T_11_30.sp4_h_r_8 <X> T_11_30.sp4_v_t_39
 (14 3)  (560 483)  (560 483)  routing T_11_30.sp4_h_r_4 <X> T_11_30.lc_trk_g0_4
 (15 3)  (561 483)  (561 483)  routing T_11_30.sp4_h_r_4 <X> T_11_30.lc_trk_g0_4
 (16 3)  (562 483)  (562 483)  routing T_11_30.sp4_h_r_4 <X> T_11_30.lc_trk_g0_4
 (17 3)  (563 483)  (563 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (567 483)  (567 483)  routing T_11_30.sp4_v_b_15 <X> T_11_30.lc_trk_g0_7
 (22 3)  (568 483)  (568 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 483)  (569 483)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (24 3)  (570 483)  (570 483)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (25 3)  (571 483)  (571 483)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (28 3)  (574 483)  (574 483)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 483)  (575 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 483)  (576 483)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 483)  (577 483)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 483)  (578 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 483)  (579 483)  routing T_11_30.lc_trk_g2_1 <X> T_11_30.input_2_1
 (37 3)  (583 483)  (583 483)  LC_1 Logic Functioning bit
 (42 3)  (588 483)  (588 483)  LC_1 Logic Functioning bit
 (48 3)  (594 483)  (594 483)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (550 484)  (550 484)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_v_b_3
 (6 4)  (552 484)  (552 484)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_v_b_3
 (15 4)  (561 484)  (561 484)  routing T_11_30.sp4_h_r_9 <X> T_11_30.lc_trk_g1_1
 (16 4)  (562 484)  (562 484)  routing T_11_30.sp4_h_r_9 <X> T_11_30.lc_trk_g1_1
 (17 4)  (563 484)  (563 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 484)  (564 484)  routing T_11_30.sp4_h_r_9 <X> T_11_30.lc_trk_g1_1
 (29 4)  (575 484)  (575 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 484)  (576 484)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 484)  (578 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 484)  (580 484)  routing T_11_30.lc_trk_g1_0 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (43 4)  (589 484)  (589 484)  LC_2 Logic Functioning bit
 (5 5)  (551 485)  (551 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_v_b_3
 (16 5)  (562 485)  (562 485)  routing T_11_30.sp12_h_r_8 <X> T_11_30.lc_trk_g1_0
 (17 5)  (563 485)  (563 485)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (572 485)  (572 485)  routing T_11_30.lc_trk_g2_2 <X> T_11_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 485)  (574 485)  routing T_11_30.lc_trk_g2_2 <X> T_11_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 485)  (575 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 485)  (576 485)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 485)  (578 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (583 485)  (583 485)  LC_2 Logic Functioning bit
 (39 5)  (585 485)  (585 485)  LC_2 Logic Functioning bit
 (40 5)  (586 485)  (586 485)  LC_2 Logic Functioning bit
 (42 5)  (588 485)  (588 485)  LC_2 Logic Functioning bit
 (43 5)  (589 485)  (589 485)  LC_2 Logic Functioning bit
 (10 6)  (556 486)  (556 486)  routing T_11_30.sp4_v_b_11 <X> T_11_30.sp4_h_l_41
 (11 6)  (557 486)  (557 486)  routing T_11_30.sp4_h_r_11 <X> T_11_30.sp4_v_t_40
 (13 6)  (559 486)  (559 486)  routing T_11_30.sp4_h_r_11 <X> T_11_30.sp4_v_t_40
 (14 6)  (560 486)  (560 486)  routing T_11_30.wire_logic_cluster/lc_4/out <X> T_11_30.lc_trk_g1_4
 (21 6)  (567 486)  (567 486)  routing T_11_30.wire_logic_cluster/lc_7/out <X> T_11_30.lc_trk_g1_7
 (22 6)  (568 486)  (568 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (575 486)  (575 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 486)  (576 486)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_3/in_1
 (35 6)  (581 486)  (581 486)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.input_2_3
 (36 6)  (582 486)  (582 486)  LC_3 Logic Functioning bit
 (38 6)  (584 486)  (584 486)  LC_3 Logic Functioning bit
 (41 6)  (587 486)  (587 486)  LC_3 Logic Functioning bit
 (43 6)  (589 486)  (589 486)  LC_3 Logic Functioning bit
 (8 7)  (554 487)  (554 487)  routing T_11_30.sp4_h_r_10 <X> T_11_30.sp4_v_t_41
 (9 7)  (555 487)  (555 487)  routing T_11_30.sp4_h_r_10 <X> T_11_30.sp4_v_t_41
 (10 7)  (556 487)  (556 487)  routing T_11_30.sp4_h_r_10 <X> T_11_30.sp4_v_t_41
 (12 7)  (558 487)  (558 487)  routing T_11_30.sp4_h_r_11 <X> T_11_30.sp4_v_t_40
 (17 7)  (563 487)  (563 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 487)  (568 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 487)  (571 487)  routing T_11_30.sp4_r_v_b_30 <X> T_11_30.lc_trk_g1_6
 (27 7)  (573 487)  (573 487)  routing T_11_30.lc_trk_g3_0 <X> T_11_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 487)  (574 487)  routing T_11_30.lc_trk_g3_0 <X> T_11_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 487)  (575 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 487)  (576 487)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 487)  (578 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 487)  (580 487)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.input_2_3
 (35 7)  (581 487)  (581 487)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.input_2_3
 (37 7)  (583 487)  (583 487)  LC_3 Logic Functioning bit
 (38 7)  (584 487)  (584 487)  LC_3 Logic Functioning bit
 (41 7)  (587 487)  (587 487)  LC_3 Logic Functioning bit
 (42 7)  (588 487)  (588 487)  LC_3 Logic Functioning bit
 (48 7)  (594 487)  (594 487)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (557 488)  (557 488)  routing T_11_30.sp4_h_l_39 <X> T_11_30.sp4_v_b_8
 (13 8)  (559 488)  (559 488)  routing T_11_30.sp4_h_l_39 <X> T_11_30.sp4_v_b_8
 (17 8)  (563 488)  (563 488)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 488)  (564 488)  routing T_11_30.wire_logic_cluster/lc_1/out <X> T_11_30.lc_trk_g2_1
 (22 8)  (568 488)  (568 488)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 488)  (570 488)  routing T_11_30.tnr_op_3 <X> T_11_30.lc_trk_g2_3
 (28 8)  (574 488)  (574 488)  routing T_11_30.lc_trk_g2_3 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 488)  (575 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 488)  (577 488)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 488)  (578 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 488)  (580 488)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 488)  (581 488)  routing T_11_30.lc_trk_g2_4 <X> T_11_30.input_2_4
 (36 8)  (582 488)  (582 488)  LC_4 Logic Functioning bit
 (38 8)  (584 488)  (584 488)  LC_4 Logic Functioning bit
 (39 8)  (585 488)  (585 488)  LC_4 Logic Functioning bit
 (45 8)  (591 488)  (591 488)  LC_4 Logic Functioning bit
 (46 8)  (592 488)  (592 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (558 489)  (558 489)  routing T_11_30.sp4_h_l_39 <X> T_11_30.sp4_v_b_8
 (14 9)  (560 489)  (560 489)  routing T_11_30.sp4_r_v_b_32 <X> T_11_30.lc_trk_g2_0
 (17 9)  (563 489)  (563 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (568 489)  (568 489)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (569 489)  (569 489)  routing T_11_30.sp12_v_t_9 <X> T_11_30.lc_trk_g2_2
 (27 9)  (573 489)  (573 489)  routing T_11_30.lc_trk_g1_1 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 489)  (575 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 489)  (576 489)  routing T_11_30.lc_trk_g2_3 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 489)  (578 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 489)  (579 489)  routing T_11_30.lc_trk_g2_4 <X> T_11_30.input_2_4
 (36 9)  (582 489)  (582 489)  LC_4 Logic Functioning bit
 (37 9)  (583 489)  (583 489)  LC_4 Logic Functioning bit
 (38 9)  (584 489)  (584 489)  LC_4 Logic Functioning bit
 (39 9)  (585 489)  (585 489)  LC_4 Logic Functioning bit
 (43 9)  (589 489)  (589 489)  LC_4 Logic Functioning bit
 (4 10)  (550 490)  (550 490)  routing T_11_30.sp4_h_r_6 <X> T_11_30.sp4_v_t_43
 (17 10)  (563 490)  (563 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (567 490)  (567 490)  routing T_11_30.sp4_h_r_39 <X> T_11_30.lc_trk_g2_7
 (22 10)  (568 490)  (568 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (569 490)  (569 490)  routing T_11_30.sp4_h_r_39 <X> T_11_30.lc_trk_g2_7
 (24 10)  (570 490)  (570 490)  routing T_11_30.sp4_h_r_39 <X> T_11_30.lc_trk_g2_7
 (25 10)  (571 490)  (571 490)  routing T_11_30.wire_logic_cluster/lc_6/out <X> T_11_30.lc_trk_g2_6
 (26 10)  (572 490)  (572 490)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 490)  (574 490)  routing T_11_30.lc_trk_g2_0 <X> T_11_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 490)  (575 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (582 490)  (582 490)  LC_5 Logic Functioning bit
 (38 10)  (584 490)  (584 490)  LC_5 Logic Functioning bit
 (41 10)  (587 490)  (587 490)  LC_5 Logic Functioning bit
 (43 10)  (589 490)  (589 490)  LC_5 Logic Functioning bit
 (5 11)  (551 491)  (551 491)  routing T_11_30.sp4_h_r_6 <X> T_11_30.sp4_v_t_43
 (12 11)  (558 491)  (558 491)  routing T_11_30.sp4_h_l_45 <X> T_11_30.sp4_v_t_45
 (17 11)  (563 491)  (563 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (564 491)  (564 491)  routing T_11_30.sp4_r_v_b_37 <X> T_11_30.lc_trk_g2_5
 (22 11)  (568 491)  (568 491)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 491)  (572 491)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 491)  (573 491)  routing T_11_30.lc_trk_g1_6 <X> T_11_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 491)  (575 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (21 12)  (567 492)  (567 492)  routing T_11_30.sp4_h_r_35 <X> T_11_30.lc_trk_g3_3
 (22 12)  (568 492)  (568 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 492)  (569 492)  routing T_11_30.sp4_h_r_35 <X> T_11_30.lc_trk_g3_3
 (24 12)  (570 492)  (570 492)  routing T_11_30.sp4_h_r_35 <X> T_11_30.lc_trk_g3_3
 (28 12)  (574 492)  (574 492)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 492)  (575 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 492)  (576 492)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 492)  (577 492)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 492)  (578 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 492)  (579 492)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 492)  (580 492)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 492)  (581 492)  routing T_11_30.lc_trk_g2_4 <X> T_11_30.input_2_6
 (37 12)  (583 492)  (583 492)  LC_6 Logic Functioning bit
 (15 13)  (561 493)  (561 493)  routing T_11_30.sp4_v_t_29 <X> T_11_30.lc_trk_g3_0
 (16 13)  (562 493)  (562 493)  routing T_11_30.sp4_v_t_29 <X> T_11_30.lc_trk_g3_0
 (17 13)  (563 493)  (563 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (573 493)  (573 493)  routing T_11_30.lc_trk_g1_1 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 493)  (575 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 493)  (576 493)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 493)  (577 493)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 493)  (578 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 493)  (579 493)  routing T_11_30.lc_trk_g2_4 <X> T_11_30.input_2_6
 (36 13)  (582 493)  (582 493)  LC_6 Logic Functioning bit
 (43 13)  (589 493)  (589 493)  LC_6 Logic Functioning bit
 (47 13)  (593 493)  (593 493)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (594 493)  (594 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (550 494)  (550 494)  routing T_11_30.sp4_h_r_9 <X> T_11_30.sp4_v_t_44
 (11 14)  (557 494)  (557 494)  routing T_11_30.sp4_h_r_5 <X> T_11_30.sp4_v_t_46
 (13 14)  (559 494)  (559 494)  routing T_11_30.sp4_h_r_5 <X> T_11_30.sp4_v_t_46
 (25 14)  (571 494)  (571 494)  routing T_11_30.sp4_v_b_30 <X> T_11_30.lc_trk_g3_6
 (26 14)  (572 494)  (572 494)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 494)  (575 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 494)  (576 494)  routing T_11_30.lc_trk_g0_4 <X> T_11_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 494)  (577 494)  routing T_11_30.lc_trk_g1_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 494)  (578 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 494)  (580 494)  routing T_11_30.lc_trk_g1_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 494)  (582 494)  LC_7 Logic Functioning bit
 (38 14)  (584 494)  (584 494)  LC_7 Logic Functioning bit
 (39 14)  (585 494)  (585 494)  LC_7 Logic Functioning bit
 (43 14)  (589 494)  (589 494)  LC_7 Logic Functioning bit
 (45 14)  (591 494)  (591 494)  LC_7 Logic Functioning bit
 (50 14)  (596 494)  (596 494)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (598 494)  (598 494)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (599 494)  (599 494)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (551 495)  (551 495)  routing T_11_30.sp4_h_r_9 <X> T_11_30.sp4_v_t_44
 (6 15)  (552 495)  (552 495)  routing T_11_30.sp4_h_r_9 <X> T_11_30.sp4_h_l_44
 (12 15)  (558 495)  (558 495)  routing T_11_30.sp4_h_r_5 <X> T_11_30.sp4_v_t_46
 (22 15)  (568 495)  (568 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 495)  (569 495)  routing T_11_30.sp4_v_b_30 <X> T_11_30.lc_trk_g3_6
 (28 15)  (574 495)  (574 495)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 495)  (575 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 495)  (577 495)  routing T_11_30.lc_trk_g1_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (38 15)  (584 495)  (584 495)  LC_7 Logic Functioning bit
 (39 15)  (585 495)  (585 495)  LC_7 Logic Functioning bit
 (53 15)  (599 495)  (599 495)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_30

 (22 0)  (622 480)  (622 480)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 480)  (623 480)  routing T_12_30.sp12_h_r_11 <X> T_12_30.lc_trk_g0_3
 (27 0)  (627 480)  (627 480)  routing T_12_30.lc_trk_g1_4 <X> T_12_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 480)  (629 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 480)  (630 480)  routing T_12_30.lc_trk_g1_4 <X> T_12_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 480)  (632 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 480)  (634 480)  routing T_12_30.lc_trk_g1_2 <X> T_12_30.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 480)  (638 480)  LC_0 Logic Functioning bit
 (39 0)  (639 480)  (639 480)  LC_0 Logic Functioning bit
 (42 0)  (642 480)  (642 480)  LC_0 Logic Functioning bit
 (43 0)  (643 480)  (643 480)  LC_0 Logic Functioning bit
 (15 1)  (615 481)  (615 481)  routing T_12_30.sp4_v_t_5 <X> T_12_30.lc_trk_g0_0
 (16 1)  (616 481)  (616 481)  routing T_12_30.sp4_v_t_5 <X> T_12_30.lc_trk_g0_0
 (17 1)  (617 481)  (617 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (622 481)  (622 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 481)  (623 481)  routing T_12_30.sp4_v_b_18 <X> T_12_30.lc_trk_g0_2
 (24 1)  (624 481)  (624 481)  routing T_12_30.sp4_v_b_18 <X> T_12_30.lc_trk_g0_2
 (26 1)  (626 481)  (626 481)  routing T_12_30.lc_trk_g3_3 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 481)  (627 481)  routing T_12_30.lc_trk_g3_3 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 481)  (628 481)  routing T_12_30.lc_trk_g3_3 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 481)  (629 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 481)  (631 481)  routing T_12_30.lc_trk_g1_2 <X> T_12_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 481)  (632 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 481)  (633 481)  routing T_12_30.lc_trk_g2_0 <X> T_12_30.input_2_0
 (36 1)  (636 481)  (636 481)  LC_0 Logic Functioning bit
 (37 1)  (637 481)  (637 481)  LC_0 Logic Functioning bit
 (40 1)  (640 481)  (640 481)  LC_0 Logic Functioning bit
 (41 1)  (641 481)  (641 481)  LC_0 Logic Functioning bit
 (46 1)  (646 481)  (646 481)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (653 481)  (653 481)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 482)  (600 482)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (2 2)  (602 482)  (602 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (621 482)  (621 482)  routing T_12_30.sp4_h_l_2 <X> T_12_30.lc_trk_g0_7
 (22 2)  (622 482)  (622 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 482)  (623 482)  routing T_12_30.sp4_h_l_2 <X> T_12_30.lc_trk_g0_7
 (24 2)  (624 482)  (624 482)  routing T_12_30.sp4_h_l_2 <X> T_12_30.lc_trk_g0_7
 (25 2)  (625 482)  (625 482)  routing T_12_30.sp4_h_r_14 <X> T_12_30.lc_trk_g0_6
 (28 2)  (628 482)  (628 482)  routing T_12_30.lc_trk_g2_6 <X> T_12_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 482)  (629 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 482)  (630 482)  routing T_12_30.lc_trk_g2_6 <X> T_12_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 482)  (632 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 482)  (633 482)  routing T_12_30.lc_trk_g2_2 <X> T_12_30.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 482)  (637 482)  LC_1 Logic Functioning bit
 (39 2)  (639 482)  (639 482)  LC_1 Logic Functioning bit
 (41 2)  (641 482)  (641 482)  LC_1 Logic Functioning bit
 (43 2)  (643 482)  (643 482)  LC_1 Logic Functioning bit
 (0 3)  (600 483)  (600 483)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (12 3)  (612 483)  (612 483)  routing T_12_30.sp4_h_l_39 <X> T_12_30.sp4_v_t_39
 (22 3)  (622 483)  (622 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 483)  (623 483)  routing T_12_30.sp4_h_r_14 <X> T_12_30.lc_trk_g0_6
 (24 3)  (624 483)  (624 483)  routing T_12_30.sp4_h_r_14 <X> T_12_30.lc_trk_g0_6
 (30 3)  (630 483)  (630 483)  routing T_12_30.lc_trk_g2_6 <X> T_12_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 483)  (631 483)  routing T_12_30.lc_trk_g2_2 <X> T_12_30.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 483)  (637 483)  LC_1 Logic Functioning bit
 (39 3)  (639 483)  (639 483)  LC_1 Logic Functioning bit
 (41 3)  (641 483)  (641 483)  LC_1 Logic Functioning bit
 (43 3)  (643 483)  (643 483)  LC_1 Logic Functioning bit
 (12 4)  (612 484)  (612 484)  routing T_12_30.sp4_h_l_39 <X> T_12_30.sp4_h_r_5
 (25 4)  (625 484)  (625 484)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g1_2
 (10 5)  (610 485)  (610 485)  routing T_12_30.sp4_h_r_11 <X> T_12_30.sp4_v_b_4
 (13 5)  (613 485)  (613 485)  routing T_12_30.sp4_h_l_39 <X> T_12_30.sp4_h_r_5
 (22 5)  (622 485)  (622 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 485)  (623 485)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g1_2
 (24 5)  (624 485)  (624 485)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g1_2
 (25 5)  (625 485)  (625 485)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g1_2
 (15 6)  (615 486)  (615 486)  routing T_12_30.lft_op_5 <X> T_12_30.lc_trk_g1_5
 (17 6)  (617 486)  (617 486)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 486)  (618 486)  routing T_12_30.lft_op_5 <X> T_12_30.lc_trk_g1_5
 (25 6)  (625 486)  (625 486)  routing T_12_30.wire_logic_cluster/lc_6/out <X> T_12_30.lc_trk_g1_6
 (26 6)  (626 486)  (626 486)  routing T_12_30.lc_trk_g2_5 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 486)  (629 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 486)  (630 486)  routing T_12_30.lc_trk_g0_6 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (35 6)  (635 486)  (635 486)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_3
 (36 6)  (636 486)  (636 486)  LC_3 Logic Functioning bit
 (38 6)  (638 486)  (638 486)  LC_3 Logic Functioning bit
 (41 6)  (641 486)  (641 486)  LC_3 Logic Functioning bit
 (43 6)  (643 486)  (643 486)  LC_3 Logic Functioning bit
 (53 6)  (653 486)  (653 486)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (614 487)  (614 487)  routing T_12_30.sp4_r_v_b_28 <X> T_12_30.lc_trk_g1_4
 (17 7)  (617 487)  (617 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (622 487)  (622 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (628 487)  (628 487)  routing T_12_30.lc_trk_g2_5 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 487)  (629 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 487)  (630 487)  routing T_12_30.lc_trk_g0_6 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 487)  (632 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 487)  (633 487)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_3
 (34 7)  (634 487)  (634 487)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_3
 (35 7)  (635 487)  (635 487)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.input_2_3
 (37 7)  (637 487)  (637 487)  LC_3 Logic Functioning bit
 (38 7)  (638 487)  (638 487)  LC_3 Logic Functioning bit
 (41 7)  (641 487)  (641 487)  LC_3 Logic Functioning bit
 (42 7)  (642 487)  (642 487)  LC_3 Logic Functioning bit
 (6 8)  (606 488)  (606 488)  routing T_12_30.sp4_v_t_38 <X> T_12_30.sp4_v_b_6
 (25 8)  (625 488)  (625 488)  routing T_12_30.sp4_v_t_23 <X> T_12_30.lc_trk_g2_2
 (26 8)  (626 488)  (626 488)  routing T_12_30.lc_trk_g1_5 <X> T_12_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 488)  (627 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 488)  (628 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 488)  (629 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 488)  (630 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 488)  (632 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 488)  (635 488)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.input_2_4
 (36 8)  (636 488)  (636 488)  LC_4 Logic Functioning bit
 (38 8)  (638 488)  (638 488)  LC_4 Logic Functioning bit
 (41 8)  (641 488)  (641 488)  LC_4 Logic Functioning bit
 (42 8)  (642 488)  (642 488)  LC_4 Logic Functioning bit
 (43 8)  (643 488)  (643 488)  LC_4 Logic Functioning bit
 (5 9)  (605 489)  (605 489)  routing T_12_30.sp4_v_t_38 <X> T_12_30.sp4_v_b_6
 (9 9)  (609 489)  (609 489)  routing T_12_30.sp4_v_t_42 <X> T_12_30.sp4_v_b_7
 (15 9)  (615 489)  (615 489)  routing T_12_30.sp4_v_t_29 <X> T_12_30.lc_trk_g2_0
 (16 9)  (616 489)  (616 489)  routing T_12_30.sp4_v_t_29 <X> T_12_30.lc_trk_g2_0
 (17 9)  (617 489)  (617 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (622 489)  (622 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 489)  (623 489)  routing T_12_30.sp4_v_t_23 <X> T_12_30.lc_trk_g2_2
 (25 9)  (625 489)  (625 489)  routing T_12_30.sp4_v_t_23 <X> T_12_30.lc_trk_g2_2
 (27 9)  (627 489)  (627 489)  routing T_12_30.lc_trk_g1_5 <X> T_12_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 489)  (629 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 489)  (631 489)  routing T_12_30.lc_trk_g0_3 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 489)  (632 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 489)  (633 489)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.input_2_4
 (34 9)  (634 489)  (634 489)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.input_2_4
 (36 9)  (636 489)  (636 489)  LC_4 Logic Functioning bit
 (38 9)  (638 489)  (638 489)  LC_4 Logic Functioning bit
 (42 9)  (642 489)  (642 489)  LC_4 Logic Functioning bit
 (4 10)  (604 490)  (604 490)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_43
 (8 10)  (608 490)  (608 490)  routing T_12_30.sp4_h_r_7 <X> T_12_30.sp4_h_l_42
 (11 10)  (611 490)  (611 490)  routing T_12_30.sp4_h_l_38 <X> T_12_30.sp4_v_t_45
 (17 10)  (617 490)  (617 490)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 490)  (618 490)  routing T_12_30.bnl_op_5 <X> T_12_30.lc_trk_g2_5
 (27 10)  (627 490)  (627 490)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 490)  (628 490)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 490)  (629 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 490)  (630 490)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 490)  (632 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (42 10)  (642 490)  (642 490)  LC_5 Logic Functioning bit
 (43 10)  (643 490)  (643 490)  LC_5 Logic Functioning bit
 (50 10)  (650 490)  (650 490)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (605 491)  (605 491)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_43
 (10 11)  (610 491)  (610 491)  routing T_12_30.sp4_h_l_39 <X> T_12_30.sp4_v_t_42
 (18 11)  (618 491)  (618 491)  routing T_12_30.bnl_op_5 <X> T_12_30.lc_trk_g2_5
 (22 11)  (622 491)  (622 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 491)  (623 491)  routing T_12_30.sp4_v_b_46 <X> T_12_30.lc_trk_g2_6
 (24 11)  (624 491)  (624 491)  routing T_12_30.sp4_v_b_46 <X> T_12_30.lc_trk_g2_6
 (26 11)  (626 491)  (626 491)  routing T_12_30.lc_trk_g0_3 <X> T_12_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 491)  (629 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 491)  (630 491)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 491)  (631 491)  routing T_12_30.lc_trk_g0_2 <X> T_12_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 491)  (636 491)  LC_5 Logic Functioning bit
 (38 11)  (638 491)  (638 491)  LC_5 Logic Functioning bit
 (42 11)  (642 491)  (642 491)  LC_5 Logic Functioning bit
 (43 11)  (643 491)  (643 491)  LC_5 Logic Functioning bit
 (10 12)  (610 492)  (610 492)  routing T_12_30.sp4_v_t_40 <X> T_12_30.sp4_h_r_10
 (11 12)  (611 492)  (611 492)  routing T_12_30.sp4_v_t_38 <X> T_12_30.sp4_v_b_11
 (13 12)  (613 492)  (613 492)  routing T_12_30.sp4_v_t_38 <X> T_12_30.sp4_v_b_11
 (22 12)  (622 492)  (622 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 492)  (623 492)  routing T_12_30.sp4_h_r_27 <X> T_12_30.lc_trk_g3_3
 (24 12)  (624 492)  (624 492)  routing T_12_30.sp4_h_r_27 <X> T_12_30.lc_trk_g3_3
 (27 12)  (627 492)  (627 492)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 492)  (629 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 492)  (630 492)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 492)  (631 492)  routing T_12_30.lc_trk_g0_7 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 492)  (632 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (43 12)  (643 492)  (643 492)  LC_6 Logic Functioning bit
 (45 12)  (645 492)  (645 492)  LC_6 Logic Functioning bit
 (50 12)  (650 492)  (650 492)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (621 493)  (621 493)  routing T_12_30.sp4_h_r_27 <X> T_12_30.lc_trk_g3_3
 (29 13)  (629 493)  (629 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 493)  (630 493)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 493)  (631 493)  routing T_12_30.lc_trk_g0_7 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 493)  (636 493)  LC_6 Logic Functioning bit
 (38 13)  (638 493)  (638 493)  LC_6 Logic Functioning bit
 (41 13)  (641 493)  (641 493)  LC_6 Logic Functioning bit
 (42 13)  (642 493)  (642 493)  LC_6 Logic Functioning bit
 (43 13)  (643 493)  (643 493)  LC_6 Logic Functioning bit
 (51 13)  (651 493)  (651 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (9 14)  (609 494)  (609 494)  routing T_12_30.sp4_v_b_10 <X> T_12_30.sp4_h_l_47
 (12 14)  (612 494)  (612 494)  routing T_12_30.sp4_h_r_8 <X> T_12_30.sp4_h_l_46
 (17 14)  (617 494)  (617 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (621 494)  (621 494)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (22 14)  (622 494)  (622 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 494)  (623 494)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (24 14)  (624 494)  (624 494)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (25 14)  (625 494)  (625 494)  routing T_12_30.sp4_v_b_30 <X> T_12_30.lc_trk_g3_6
 (5 15)  (605 495)  (605 495)  routing T_12_30.sp4_h_l_44 <X> T_12_30.sp4_v_t_44
 (13 15)  (613 495)  (613 495)  routing T_12_30.sp4_h_r_8 <X> T_12_30.sp4_h_l_46
 (15 15)  (615 495)  (615 495)  routing T_12_30.sp4_v_t_33 <X> T_12_30.lc_trk_g3_4
 (16 15)  (616 495)  (616 495)  routing T_12_30.sp4_v_t_33 <X> T_12_30.lc_trk_g3_4
 (17 15)  (617 495)  (617 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (618 495)  (618 495)  routing T_12_30.sp4_r_v_b_45 <X> T_12_30.lc_trk_g3_5
 (21 15)  (621 495)  (621 495)  routing T_12_30.sp4_h_l_34 <X> T_12_30.lc_trk_g3_7
 (22 15)  (622 495)  (622 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 495)  (623 495)  routing T_12_30.sp4_v_b_30 <X> T_12_30.lc_trk_g3_6


LogicTile_13_30

 (14 0)  (668 480)  (668 480)  routing T_13_30.wire_logic_cluster/lc_0/out <X> T_13_30.lc_trk_g0_0
 (21 0)  (675 480)  (675 480)  routing T_13_30.wire_logic_cluster/lc_3/out <X> T_13_30.lc_trk_g0_3
 (22 0)  (676 480)  (676 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 480)  (679 480)  routing T_13_30.wire_logic_cluster/lc_2/out <X> T_13_30.lc_trk_g0_2
 (27 0)  (681 480)  (681 480)  routing T_13_30.lc_trk_g3_0 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 480)  (682 480)  routing T_13_30.lc_trk_g3_0 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 480)  (683 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 480)  (686 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 480)  (690 480)  LC_0 Logic Functioning bit
 (39 0)  (693 480)  (693 480)  LC_0 Logic Functioning bit
 (41 0)  (695 480)  (695 480)  LC_0 Logic Functioning bit
 (42 0)  (696 480)  (696 480)  LC_0 Logic Functioning bit
 (44 0)  (698 480)  (698 480)  LC_0 Logic Functioning bit
 (45 0)  (699 480)  (699 480)  LC_0 Logic Functioning bit
 (17 1)  (671 481)  (671 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 481)  (676 481)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (686 481)  (686 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 481)  (690 481)  LC_0 Logic Functioning bit
 (39 1)  (693 481)  (693 481)  LC_0 Logic Functioning bit
 (41 1)  (695 481)  (695 481)  LC_0 Logic Functioning bit
 (42 1)  (696 481)  (696 481)  LC_0 Logic Functioning bit
 (47 1)  (701 481)  (701 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (703 481)  (703 481)  Carry_In_Mux bit 

 (0 2)  (654 482)  (654 482)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (2 2)  (656 482)  (656 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (660 482)  (660 482)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_v_t_37
 (13 2)  (667 482)  (667 482)  routing T_13_30.sp4_v_b_2 <X> T_13_30.sp4_v_t_39
 (25 2)  (679 482)  (679 482)  routing T_13_30.wire_logic_cluster/lc_6/out <X> T_13_30.lc_trk_g0_6
 (28 2)  (682 482)  (682 482)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 482)  (683 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 482)  (686 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 482)  (690 482)  LC_1 Logic Functioning bit
 (39 2)  (693 482)  (693 482)  LC_1 Logic Functioning bit
 (41 2)  (695 482)  (695 482)  LC_1 Logic Functioning bit
 (42 2)  (696 482)  (696 482)  LC_1 Logic Functioning bit
 (44 2)  (698 482)  (698 482)  LC_1 Logic Functioning bit
 (45 2)  (699 482)  (699 482)  LC_1 Logic Functioning bit
 (0 3)  (654 483)  (654 483)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (5 3)  (659 483)  (659 483)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_v_t_37
 (8 3)  (662 483)  (662 483)  routing T_13_30.sp4_v_b_10 <X> T_13_30.sp4_v_t_36
 (10 3)  (664 483)  (664 483)  routing T_13_30.sp4_v_b_10 <X> T_13_30.sp4_v_t_36
 (22 3)  (676 483)  (676 483)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (684 483)  (684 483)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 483)  (686 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 483)  (687 483)  routing T_13_30.lc_trk_g2_1 <X> T_13_30.input_2_1
 (36 3)  (690 483)  (690 483)  LC_1 Logic Functioning bit
 (39 3)  (693 483)  (693 483)  LC_1 Logic Functioning bit
 (41 3)  (695 483)  (695 483)  LC_1 Logic Functioning bit
 (42 3)  (696 483)  (696 483)  LC_1 Logic Functioning bit
 (53 3)  (707 483)  (707 483)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (681 484)  (681 484)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 484)  (682 484)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 484)  (683 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 484)  (684 484)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 484)  (686 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 484)  (690 484)  LC_2 Logic Functioning bit
 (39 4)  (693 484)  (693 484)  LC_2 Logic Functioning bit
 (41 4)  (695 484)  (695 484)  LC_2 Logic Functioning bit
 (42 4)  (696 484)  (696 484)  LC_2 Logic Functioning bit
 (44 4)  (698 484)  (698 484)  LC_2 Logic Functioning bit
 (45 4)  (699 484)  (699 484)  LC_2 Logic Functioning bit
 (53 4)  (707 484)  (707 484)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (32 5)  (686 485)  (686 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 485)  (689 485)  routing T_13_30.lc_trk_g0_2 <X> T_13_30.input_2_2
 (36 5)  (690 485)  (690 485)  LC_2 Logic Functioning bit
 (39 5)  (693 485)  (693 485)  LC_2 Logic Functioning bit
 (41 5)  (695 485)  (695 485)  LC_2 Logic Functioning bit
 (42 5)  (696 485)  (696 485)  LC_2 Logic Functioning bit
 (2 6)  (656 486)  (656 486)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 6)  (668 486)  (668 486)  routing T_13_30.wire_logic_cluster/lc_4/out <X> T_13_30.lc_trk_g1_4
 (21 6)  (675 486)  (675 486)  routing T_13_30.wire_logic_cluster/lc_7/out <X> T_13_30.lc_trk_g1_7
 (22 6)  (676 486)  (676 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (682 486)  (682 486)  routing T_13_30.lc_trk_g2_6 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 486)  (683 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 486)  (684 486)  routing T_13_30.lc_trk_g2_6 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 486)  (686 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 486)  (690 486)  LC_3 Logic Functioning bit
 (39 6)  (693 486)  (693 486)  LC_3 Logic Functioning bit
 (41 6)  (695 486)  (695 486)  LC_3 Logic Functioning bit
 (42 6)  (696 486)  (696 486)  LC_3 Logic Functioning bit
 (44 6)  (698 486)  (698 486)  LC_3 Logic Functioning bit
 (45 6)  (699 486)  (699 486)  LC_3 Logic Functioning bit
 (47 6)  (701 486)  (701 486)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (9 7)  (663 487)  (663 487)  routing T_13_30.sp4_v_b_8 <X> T_13_30.sp4_v_t_41
 (10 7)  (664 487)  (664 487)  routing T_13_30.sp4_v_b_8 <X> T_13_30.sp4_v_t_41
 (17 7)  (671 487)  (671 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (684 487)  (684 487)  routing T_13_30.lc_trk_g2_6 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 487)  (686 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 487)  (689 487)  routing T_13_30.lc_trk_g0_3 <X> T_13_30.input_2_3
 (36 7)  (690 487)  (690 487)  LC_3 Logic Functioning bit
 (39 7)  (693 487)  (693 487)  LC_3 Logic Functioning bit
 (41 7)  (695 487)  (695 487)  LC_3 Logic Functioning bit
 (42 7)  (696 487)  (696 487)  LC_3 Logic Functioning bit
 (5 8)  (659 488)  (659 488)  routing T_13_30.sp4_h_l_38 <X> T_13_30.sp4_h_r_6
 (14 8)  (668 488)  (668 488)  routing T_13_30.sp12_v_b_0 <X> T_13_30.lc_trk_g2_0
 (17 8)  (671 488)  (671 488)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 488)  (672 488)  routing T_13_30.wire_logic_cluster/lc_1/out <X> T_13_30.lc_trk_g2_1
 (27 8)  (681 488)  (681 488)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 488)  (683 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 488)  (684 488)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 488)  (686 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 488)  (690 488)  LC_4 Logic Functioning bit
 (39 8)  (693 488)  (693 488)  LC_4 Logic Functioning bit
 (41 8)  (695 488)  (695 488)  LC_4 Logic Functioning bit
 (42 8)  (696 488)  (696 488)  LC_4 Logic Functioning bit
 (44 8)  (698 488)  (698 488)  LC_4 Logic Functioning bit
 (45 8)  (699 488)  (699 488)  LC_4 Logic Functioning bit
 (4 9)  (658 489)  (658 489)  routing T_13_30.sp4_h_l_38 <X> T_13_30.sp4_h_r_6
 (14 9)  (668 489)  (668 489)  routing T_13_30.sp12_v_b_0 <X> T_13_30.lc_trk_g2_0
 (15 9)  (669 489)  (669 489)  routing T_13_30.sp12_v_b_0 <X> T_13_30.lc_trk_g2_0
 (17 9)  (671 489)  (671 489)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (676 489)  (676 489)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 489)  (677 489)  routing T_13_30.sp12_v_t_9 <X> T_13_30.lc_trk_g2_2
 (32 9)  (686 489)  (686 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 489)  (687 489)  routing T_13_30.lc_trk_g2_0 <X> T_13_30.input_2_4
 (36 9)  (690 489)  (690 489)  LC_4 Logic Functioning bit
 (39 9)  (693 489)  (693 489)  LC_4 Logic Functioning bit
 (41 9)  (695 489)  (695 489)  LC_4 Logic Functioning bit
 (42 9)  (696 489)  (696 489)  LC_4 Logic Functioning bit
 (46 9)  (700 489)  (700 489)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (658 490)  (658 490)  routing T_13_30.sp4_v_b_6 <X> T_13_30.sp4_v_t_43
 (9 10)  (663 490)  (663 490)  routing T_13_30.sp4_h_r_4 <X> T_13_30.sp4_h_l_42
 (10 10)  (664 490)  (664 490)  routing T_13_30.sp4_h_r_4 <X> T_13_30.sp4_h_l_42
 (16 10)  (670 490)  (670 490)  routing T_13_30.sp4_v_b_37 <X> T_13_30.lc_trk_g2_5
 (17 10)  (671 490)  (671 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 490)  (672 490)  routing T_13_30.sp4_v_b_37 <X> T_13_30.lc_trk_g2_5
 (27 10)  (681 490)  (681 490)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 490)  (682 490)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 490)  (683 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 490)  (684 490)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 490)  (686 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 490)  (690 490)  LC_5 Logic Functioning bit
 (39 10)  (693 490)  (693 490)  LC_5 Logic Functioning bit
 (41 10)  (695 490)  (695 490)  LC_5 Logic Functioning bit
 (42 10)  (696 490)  (696 490)  LC_5 Logic Functioning bit
 (44 10)  (698 490)  (698 490)  LC_5 Logic Functioning bit
 (45 10)  (699 490)  (699 490)  LC_5 Logic Functioning bit
 (9 11)  (663 491)  (663 491)  routing T_13_30.sp4_v_b_7 <X> T_13_30.sp4_v_t_42
 (18 11)  (672 491)  (672 491)  routing T_13_30.sp4_v_b_37 <X> T_13_30.lc_trk_g2_5
 (22 11)  (676 491)  (676 491)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 491)  (677 491)  routing T_13_30.sp12_v_b_14 <X> T_13_30.lc_trk_g2_6
 (32 11)  (686 491)  (686 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 491)  (687 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (34 11)  (688 491)  (688 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (35 11)  (689 491)  (689 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (36 11)  (690 491)  (690 491)  LC_5 Logic Functioning bit
 (39 11)  (693 491)  (693 491)  LC_5 Logic Functioning bit
 (41 11)  (695 491)  (695 491)  LC_5 Logic Functioning bit
 (42 11)  (696 491)  (696 491)  LC_5 Logic Functioning bit
 (51 11)  (705 491)  (705 491)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (679 492)  (679 492)  routing T_13_30.sp12_v_t_1 <X> T_13_30.lc_trk_g3_2
 (28 12)  (682 492)  (682 492)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 492)  (683 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 492)  (684 492)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 492)  (686 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 492)  (689 492)  routing T_13_30.lc_trk_g0_6 <X> T_13_30.input_2_6
 (36 12)  (690 492)  (690 492)  LC_6 Logic Functioning bit
 (39 12)  (693 492)  (693 492)  LC_6 Logic Functioning bit
 (41 12)  (695 492)  (695 492)  LC_6 Logic Functioning bit
 (42 12)  (696 492)  (696 492)  LC_6 Logic Functioning bit
 (44 12)  (698 492)  (698 492)  LC_6 Logic Functioning bit
 (45 12)  (699 492)  (699 492)  LC_6 Logic Functioning bit
 (46 12)  (700 492)  (700 492)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (12 13)  (666 493)  (666 493)  routing T_13_30.sp4_h_r_11 <X> T_13_30.sp4_v_b_11
 (16 13)  (670 493)  (670 493)  routing T_13_30.sp12_v_b_8 <X> T_13_30.lc_trk_g3_0
 (17 13)  (671 493)  (671 493)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (676 493)  (676 493)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (678 493)  (678 493)  routing T_13_30.sp12_v_t_1 <X> T_13_30.lc_trk_g3_2
 (25 13)  (679 493)  (679 493)  routing T_13_30.sp12_v_t_1 <X> T_13_30.lc_trk_g3_2
 (32 13)  (686 493)  (686 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 493)  (689 493)  routing T_13_30.lc_trk_g0_6 <X> T_13_30.input_2_6
 (36 13)  (690 493)  (690 493)  LC_6 Logic Functioning bit
 (39 13)  (693 493)  (693 493)  LC_6 Logic Functioning bit
 (41 13)  (695 493)  (695 493)  LC_6 Logic Functioning bit
 (42 13)  (696 493)  (696 493)  LC_6 Logic Functioning bit
 (9 14)  (663 494)  (663 494)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_h_l_47
 (10 14)  (664 494)  (664 494)  routing T_13_30.sp4_h_r_7 <X> T_13_30.sp4_h_l_47
 (12 14)  (666 494)  (666 494)  routing T_13_30.sp4_h_r_8 <X> T_13_30.sp4_h_l_46
 (17 14)  (671 494)  (671 494)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 494)  (672 494)  routing T_13_30.wire_logic_cluster/lc_5/out <X> T_13_30.lc_trk_g3_5
 (25 14)  (679 494)  (679 494)  routing T_13_30.sp12_v_b_6 <X> T_13_30.lc_trk_g3_6
 (27 14)  (681 494)  (681 494)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 494)  (683 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 494)  (684 494)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 494)  (686 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (689 494)  (689 494)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.input_2_7
 (36 14)  (690 494)  (690 494)  LC_7 Logic Functioning bit
 (39 14)  (693 494)  (693 494)  LC_7 Logic Functioning bit
 (41 14)  (695 494)  (695 494)  LC_7 Logic Functioning bit
 (42 14)  (696 494)  (696 494)  LC_7 Logic Functioning bit
 (44 14)  (698 494)  (698 494)  LC_7 Logic Functioning bit
 (45 14)  (699 494)  (699 494)  LC_7 Logic Functioning bit
 (46 14)  (700 494)  (700 494)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (8 15)  (662 495)  (662 495)  routing T_13_30.sp4_h_r_4 <X> T_13_30.sp4_v_t_47
 (9 15)  (663 495)  (663 495)  routing T_13_30.sp4_h_r_4 <X> T_13_30.sp4_v_t_47
 (10 15)  (664 495)  (664 495)  routing T_13_30.sp4_h_r_4 <X> T_13_30.sp4_v_t_47
 (13 15)  (667 495)  (667 495)  routing T_13_30.sp4_h_r_8 <X> T_13_30.sp4_h_l_46
 (16 15)  (670 495)  (670 495)  routing T_13_30.sp12_v_b_12 <X> T_13_30.lc_trk_g3_4
 (17 15)  (671 495)  (671 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (676 495)  (676 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (678 495)  (678 495)  routing T_13_30.sp12_v_b_6 <X> T_13_30.lc_trk_g3_6
 (25 15)  (679 495)  (679 495)  routing T_13_30.sp12_v_b_6 <X> T_13_30.lc_trk_g3_6
 (30 15)  (684 495)  (684 495)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 495)  (686 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 495)  (687 495)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.input_2_7
 (34 15)  (688 495)  (688 495)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.input_2_7
 (35 15)  (689 495)  (689 495)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.input_2_7
 (36 15)  (690 495)  (690 495)  LC_7 Logic Functioning bit
 (39 15)  (693 495)  (693 495)  LC_7 Logic Functioning bit
 (41 15)  (695 495)  (695 495)  LC_7 Logic Functioning bit
 (42 15)  (696 495)  (696 495)  LC_7 Logic Functioning bit


LogicTile_14_30

 (22 0)  (730 480)  (730 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 480)  (731 480)  routing T_14_30.sp4_h_r_3 <X> T_14_30.lc_trk_g0_3
 (24 0)  (732 480)  (732 480)  routing T_14_30.sp4_h_r_3 <X> T_14_30.lc_trk_g0_3
 (26 0)  (734 480)  (734 480)  routing T_14_30.lc_trk_g0_4 <X> T_14_30.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 480)  (737 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 480)  (739 480)  routing T_14_30.lc_trk_g1_6 <X> T_14_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 480)  (740 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 480)  (742 480)  routing T_14_30.lc_trk_g1_6 <X> T_14_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 480)  (744 480)  LC_0 Logic Functioning bit
 (37 0)  (745 480)  (745 480)  LC_0 Logic Functioning bit
 (38 0)  (746 480)  (746 480)  LC_0 Logic Functioning bit
 (39 0)  (747 480)  (747 480)  LC_0 Logic Functioning bit
 (41 0)  (749 480)  (749 480)  LC_0 Logic Functioning bit
 (43 0)  (751 480)  (751 480)  LC_0 Logic Functioning bit
 (21 1)  (729 481)  (729 481)  routing T_14_30.sp4_h_r_3 <X> T_14_30.lc_trk_g0_3
 (22 1)  (730 481)  (730 481)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 481)  (732 481)  routing T_14_30.bot_op_2 <X> T_14_30.lc_trk_g0_2
 (29 1)  (737 481)  (737 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 481)  (738 481)  routing T_14_30.lc_trk_g0_3 <X> T_14_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 481)  (739 481)  routing T_14_30.lc_trk_g1_6 <X> T_14_30.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 481)  (744 481)  LC_0 Logic Functioning bit
 (38 1)  (746 481)  (746 481)  LC_0 Logic Functioning bit
 (0 2)  (708 482)  (708 482)  routing T_14_30.glb_netwk_3 <X> T_14_30.wire_logic_cluster/lc_7/clk
 (2 2)  (710 482)  (710 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 482)  (722 482)  routing T_14_30.sp4_v_t_1 <X> T_14_30.lc_trk_g0_4
 (22 2)  (730 482)  (730 482)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 482)  (732 482)  routing T_14_30.bot_op_7 <X> T_14_30.lc_trk_g0_7
 (25 2)  (733 482)  (733 482)  routing T_14_30.sp4_h_l_11 <X> T_14_30.lc_trk_g0_6
 (28 2)  (736 482)  (736 482)  routing T_14_30.lc_trk_g2_2 <X> T_14_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 482)  (737 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 482)  (739 482)  routing T_14_30.lc_trk_g0_4 <X> T_14_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 482)  (740 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 482)  (745 482)  LC_1 Logic Functioning bit
 (41 2)  (749 482)  (749 482)  LC_1 Logic Functioning bit
 (42 2)  (750 482)  (750 482)  LC_1 Logic Functioning bit
 (43 2)  (751 482)  (751 482)  LC_1 Logic Functioning bit
 (46 2)  (754 482)  (754 482)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 482)  (758 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 483)  (708 483)  routing T_14_30.glb_netwk_3 <X> T_14_30.wire_logic_cluster/lc_7/clk
 (14 3)  (722 483)  (722 483)  routing T_14_30.sp4_v_t_1 <X> T_14_30.lc_trk_g0_4
 (16 3)  (724 483)  (724 483)  routing T_14_30.sp4_v_t_1 <X> T_14_30.lc_trk_g0_4
 (17 3)  (725 483)  (725 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (730 483)  (730 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 483)  (731 483)  routing T_14_30.sp4_h_l_11 <X> T_14_30.lc_trk_g0_6
 (24 3)  (732 483)  (732 483)  routing T_14_30.sp4_h_l_11 <X> T_14_30.lc_trk_g0_6
 (25 3)  (733 483)  (733 483)  routing T_14_30.sp4_h_l_11 <X> T_14_30.lc_trk_g0_6
 (27 3)  (735 483)  (735 483)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 483)  (736 483)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 483)  (737 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 483)  (738 483)  routing T_14_30.lc_trk_g2_2 <X> T_14_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 483)  (744 483)  LC_1 Logic Functioning bit
 (43 3)  (751 483)  (751 483)  LC_1 Logic Functioning bit
 (15 4)  (723 484)  (723 484)  routing T_14_30.sp4_h_l_4 <X> T_14_30.lc_trk_g1_1
 (16 4)  (724 484)  (724 484)  routing T_14_30.sp4_h_l_4 <X> T_14_30.lc_trk_g1_1
 (17 4)  (725 484)  (725 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 484)  (726 484)  routing T_14_30.sp4_h_l_4 <X> T_14_30.lc_trk_g1_1
 (22 4)  (730 484)  (730 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (733 484)  (733 484)  routing T_14_30.bnr_op_2 <X> T_14_30.lc_trk_g1_2
 (27 4)  (735 484)  (735 484)  routing T_14_30.lc_trk_g1_0 <X> T_14_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 484)  (737 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 484)  (739 484)  routing T_14_30.lc_trk_g2_7 <X> T_14_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 484)  (740 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 484)  (741 484)  routing T_14_30.lc_trk_g2_7 <X> T_14_30.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 484)  (746 484)  LC_2 Logic Functioning bit
 (39 4)  (747 484)  (747 484)  LC_2 Logic Functioning bit
 (42 4)  (750 484)  (750 484)  LC_2 Logic Functioning bit
 (43 4)  (751 484)  (751 484)  LC_2 Logic Functioning bit
 (46 4)  (754 484)  (754 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (723 485)  (723 485)  routing T_14_30.bot_op_0 <X> T_14_30.lc_trk_g1_0
 (17 5)  (725 485)  (725 485)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (726 485)  (726 485)  routing T_14_30.sp4_h_l_4 <X> T_14_30.lc_trk_g1_1
 (21 5)  (729 485)  (729 485)  routing T_14_30.sp4_r_v_b_27 <X> T_14_30.lc_trk_g1_3
 (22 5)  (730 485)  (730 485)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 485)  (733 485)  routing T_14_30.bnr_op_2 <X> T_14_30.lc_trk_g1_2
 (27 5)  (735 485)  (735 485)  routing T_14_30.lc_trk_g3_1 <X> T_14_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 485)  (736 485)  routing T_14_30.lc_trk_g3_1 <X> T_14_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 485)  (737 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 485)  (739 485)  routing T_14_30.lc_trk_g2_7 <X> T_14_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 485)  (740 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 485)  (743 485)  routing T_14_30.lc_trk_g0_2 <X> T_14_30.input_2_2
 (36 5)  (744 485)  (744 485)  LC_2 Logic Functioning bit
 (37 5)  (745 485)  (745 485)  LC_2 Logic Functioning bit
 (40 5)  (748 485)  (748 485)  LC_2 Logic Functioning bit
 (41 5)  (749 485)  (749 485)  LC_2 Logic Functioning bit
 (5 6)  (713 486)  (713 486)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_h_l_38
 (25 6)  (733 486)  (733 486)  routing T_14_30.bnr_op_6 <X> T_14_30.lc_trk_g1_6
 (27 6)  (735 486)  (735 486)  routing T_14_30.lc_trk_g3_7 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 486)  (736 486)  routing T_14_30.lc_trk_g3_7 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 486)  (737 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 486)  (738 486)  routing T_14_30.lc_trk_g3_7 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 486)  (739 486)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 486)  (740 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 486)  (744 486)  LC_3 Logic Functioning bit
 (37 6)  (745 486)  (745 486)  LC_3 Logic Functioning bit
 (38 6)  (746 486)  (746 486)  LC_3 Logic Functioning bit
 (39 6)  (747 486)  (747 486)  LC_3 Logic Functioning bit
 (45 6)  (753 486)  (753 486)  LC_3 Logic Functioning bit
 (46 6)  (754 486)  (754 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (723 487)  (723 487)  routing T_14_30.sp4_v_t_9 <X> T_14_30.lc_trk_g1_4
 (16 7)  (724 487)  (724 487)  routing T_14_30.sp4_v_t_9 <X> T_14_30.lc_trk_g1_4
 (17 7)  (725 487)  (725 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (730 487)  (730 487)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 487)  (733 487)  routing T_14_30.bnr_op_6 <X> T_14_30.lc_trk_g1_6
 (28 7)  (736 487)  (736 487)  routing T_14_30.lc_trk_g2_1 <X> T_14_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 487)  (737 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 487)  (738 487)  routing T_14_30.lc_trk_g3_7 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 487)  (739 487)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 487)  (740 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 487)  (741 487)  routing T_14_30.lc_trk_g3_2 <X> T_14_30.input_2_3
 (34 7)  (742 487)  (742 487)  routing T_14_30.lc_trk_g3_2 <X> T_14_30.input_2_3
 (35 7)  (743 487)  (743 487)  routing T_14_30.lc_trk_g3_2 <X> T_14_30.input_2_3
 (36 7)  (744 487)  (744 487)  LC_3 Logic Functioning bit
 (37 7)  (745 487)  (745 487)  LC_3 Logic Functioning bit
 (38 7)  (746 487)  (746 487)  LC_3 Logic Functioning bit
 (42 7)  (750 487)  (750 487)  LC_3 Logic Functioning bit
 (47 7)  (755 487)  (755 487)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (716 488)  (716 488)  routing T_14_30.sp4_v_b_1 <X> T_14_30.sp4_h_r_7
 (9 8)  (717 488)  (717 488)  routing T_14_30.sp4_v_b_1 <X> T_14_30.sp4_h_r_7
 (10 8)  (718 488)  (718 488)  routing T_14_30.sp4_v_b_1 <X> T_14_30.sp4_h_r_7
 (12 8)  (720 488)  (720 488)  routing T_14_30.sp4_v_b_8 <X> T_14_30.sp4_h_r_8
 (16 8)  (724 488)  (724 488)  routing T_14_30.sp4_v_t_12 <X> T_14_30.lc_trk_g2_1
 (17 8)  (725 488)  (725 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (726 488)  (726 488)  routing T_14_30.sp4_v_t_12 <X> T_14_30.lc_trk_g2_1
 (26 8)  (734 488)  (734 488)  routing T_14_30.lc_trk_g0_4 <X> T_14_30.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 488)  (739 488)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 488)  (740 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 488)  (741 488)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 488)  (742 488)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 488)  (744 488)  LC_4 Logic Functioning bit
 (38 8)  (746 488)  (746 488)  LC_4 Logic Functioning bit
 (53 8)  (761 488)  (761 488)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (719 489)  (719 489)  routing T_14_30.sp4_v_b_8 <X> T_14_30.sp4_h_r_8
 (22 9)  (730 489)  (730 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (737 489)  (737 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 489)  (739 489)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 489)  (745 489)  LC_4 Logic Functioning bit
 (39 9)  (747 489)  (747 489)  LC_4 Logic Functioning bit
 (12 10)  (720 490)  (720 490)  routing T_14_30.sp4_v_b_8 <X> T_14_30.sp4_h_l_45
 (15 10)  (723 490)  (723 490)  routing T_14_30.sp4_h_l_16 <X> T_14_30.lc_trk_g2_5
 (16 10)  (724 490)  (724 490)  routing T_14_30.sp4_h_l_16 <X> T_14_30.lc_trk_g2_5
 (17 10)  (725 490)  (725 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (729 490)  (729 490)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (22 10)  (730 490)  (730 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 490)  (731 490)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (24 10)  (732 490)  (732 490)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (25 10)  (733 490)  (733 490)  routing T_14_30.sp4_h_r_46 <X> T_14_30.lc_trk_g2_6
 (26 10)  (734 490)  (734 490)  routing T_14_30.lc_trk_g0_7 <X> T_14_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 490)  (735 490)  routing T_14_30.lc_trk_g3_5 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 490)  (736 490)  routing T_14_30.lc_trk_g3_5 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 490)  (737 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 490)  (738 490)  routing T_14_30.lc_trk_g3_5 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 490)  (739 490)  routing T_14_30.lc_trk_g0_4 <X> T_14_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 490)  (740 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 490)  (744 490)  LC_5 Logic Functioning bit
 (38 10)  (746 490)  (746 490)  LC_5 Logic Functioning bit
 (41 10)  (749 490)  (749 490)  LC_5 Logic Functioning bit
 (43 10)  (751 490)  (751 490)  LC_5 Logic Functioning bit
 (48 10)  (756 490)  (756 490)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (726 491)  (726 491)  routing T_14_30.sp4_h_l_16 <X> T_14_30.lc_trk_g2_5
 (21 11)  (729 491)  (729 491)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (22 11)  (730 491)  (730 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 491)  (731 491)  routing T_14_30.sp4_h_r_46 <X> T_14_30.lc_trk_g2_6
 (24 11)  (732 491)  (732 491)  routing T_14_30.sp4_h_r_46 <X> T_14_30.lc_trk_g2_6
 (25 11)  (733 491)  (733 491)  routing T_14_30.sp4_h_r_46 <X> T_14_30.lc_trk_g2_6
 (26 11)  (734 491)  (734 491)  routing T_14_30.lc_trk_g0_7 <X> T_14_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 491)  (737 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 491)  (744 491)  LC_5 Logic Functioning bit
 (38 11)  (746 491)  (746 491)  LC_5 Logic Functioning bit
 (40 11)  (748 491)  (748 491)  LC_5 Logic Functioning bit
 (42 11)  (750 491)  (750 491)  LC_5 Logic Functioning bit
 (5 12)  (713 492)  (713 492)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_h_r_9
 (14 12)  (722 492)  (722 492)  routing T_14_30.sp4_v_t_21 <X> T_14_30.lc_trk_g3_0
 (17 12)  (725 492)  (725 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (733 492)  (733 492)  routing T_14_30.bnl_op_2 <X> T_14_30.lc_trk_g3_2
 (27 12)  (735 492)  (735 492)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 492)  (736 492)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 492)  (737 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 492)  (738 492)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 492)  (739 492)  routing T_14_30.lc_trk_g2_5 <X> T_14_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 492)  (740 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 492)  (741 492)  routing T_14_30.lc_trk_g2_5 <X> T_14_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 492)  (745 492)  LC_6 Logic Functioning bit
 (38 12)  (746 492)  (746 492)  LC_6 Logic Functioning bit
 (41 12)  (749 492)  (749 492)  LC_6 Logic Functioning bit
 (45 12)  (753 492)  (753 492)  LC_6 Logic Functioning bit
 (4 13)  (712 493)  (712 493)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_h_r_9
 (6 13)  (714 493)  (714 493)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_h_r_9
 (14 13)  (722 493)  (722 493)  routing T_14_30.sp4_v_t_21 <X> T_14_30.lc_trk_g3_0
 (16 13)  (724 493)  (724 493)  routing T_14_30.sp4_v_t_21 <X> T_14_30.lc_trk_g3_0
 (17 13)  (725 493)  (725 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (730 493)  (730 493)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 493)  (733 493)  routing T_14_30.bnl_op_2 <X> T_14_30.lc_trk_g3_2
 (26 13)  (734 493)  (734 493)  routing T_14_30.lc_trk_g1_3 <X> T_14_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 493)  (735 493)  routing T_14_30.lc_trk_g1_3 <X> T_14_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 493)  (737 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 493)  (738 493)  routing T_14_30.lc_trk_g3_6 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 493)  (740 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 493)  (742 493)  routing T_14_30.lc_trk_g1_1 <X> T_14_30.input_2_6
 (36 13)  (744 493)  (744 493)  LC_6 Logic Functioning bit
 (38 13)  (746 493)  (746 493)  LC_6 Logic Functioning bit
 (41 13)  (749 493)  (749 493)  LC_6 Logic Functioning bit
 (5 14)  (713 494)  (713 494)  routing T_14_30.sp4_h_r_6 <X> T_14_30.sp4_h_l_44
 (12 14)  (720 494)  (720 494)  routing T_14_30.sp4_v_t_46 <X> T_14_30.sp4_h_l_46
 (15 14)  (723 494)  (723 494)  routing T_14_30.sp4_v_t_32 <X> T_14_30.lc_trk_g3_5
 (16 14)  (724 494)  (724 494)  routing T_14_30.sp4_v_t_32 <X> T_14_30.lc_trk_g3_5
 (17 14)  (725 494)  (725 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (730 494)  (730 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 494)  (733 494)  routing T_14_30.wire_logic_cluster/lc_6/out <X> T_14_30.lc_trk_g3_6
 (28 14)  (736 494)  (736 494)  routing T_14_30.lc_trk_g2_6 <X> T_14_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 494)  (737 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 494)  (738 494)  routing T_14_30.lc_trk_g2_6 <X> T_14_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 494)  (740 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 494)  (742 494)  routing T_14_30.lc_trk_g1_3 <X> T_14_30.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 494)  (743 494)  routing T_14_30.lc_trk_g1_4 <X> T_14_30.input_2_7
 (36 14)  (744 494)  (744 494)  LC_7 Logic Functioning bit
 (38 14)  (746 494)  (746 494)  LC_7 Logic Functioning bit
 (41 14)  (749 494)  (749 494)  LC_7 Logic Functioning bit
 (42 14)  (750 494)  (750 494)  LC_7 Logic Functioning bit
 (43 14)  (751 494)  (751 494)  LC_7 Logic Functioning bit
 (45 14)  (753 494)  (753 494)  LC_7 Logic Functioning bit
 (4 15)  (712 495)  (712 495)  routing T_14_30.sp4_h_r_6 <X> T_14_30.sp4_h_l_44
 (9 15)  (717 495)  (717 495)  routing T_14_30.sp4_v_b_10 <X> T_14_30.sp4_v_t_47
 (11 15)  (719 495)  (719 495)  routing T_14_30.sp4_v_t_46 <X> T_14_30.sp4_h_l_46
 (21 15)  (729 495)  (729 495)  routing T_14_30.sp4_r_v_b_47 <X> T_14_30.lc_trk_g3_7
 (22 15)  (730 495)  (730 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 495)  (734 495)  routing T_14_30.lc_trk_g1_2 <X> T_14_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 495)  (735 495)  routing T_14_30.lc_trk_g1_2 <X> T_14_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 495)  (737 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 495)  (738 495)  routing T_14_30.lc_trk_g2_6 <X> T_14_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 495)  (739 495)  routing T_14_30.lc_trk_g1_3 <X> T_14_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 495)  (740 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (742 495)  (742 495)  routing T_14_30.lc_trk_g1_4 <X> T_14_30.input_2_7
 (38 15)  (746 495)  (746 495)  LC_7 Logic Functioning bit
 (41 15)  (749 495)  (749 495)  LC_7 Logic Functioning bit
 (43 15)  (751 495)  (751 495)  LC_7 Logic Functioning bit
 (47 15)  (755 495)  (755 495)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_15_30

 (15 0)  (777 480)  (777 480)  routing T_15_30.bot_op_1 <X> T_15_30.lc_trk_g0_1
 (17 0)  (779 480)  (779 480)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (791 480)  (791 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 480)  (793 480)  routing T_15_30.lc_trk_g0_7 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 480)  (794 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 480)  (797 480)  routing T_15_30.lc_trk_g1_5 <X> T_15_30.input_2_0
 (37 0)  (799 480)  (799 480)  LC_0 Logic Functioning bit
 (41 0)  (803 480)  (803 480)  LC_0 Logic Functioning bit
 (43 0)  (805 480)  (805 480)  LC_0 Logic Functioning bit
 (47 0)  (809 480)  (809 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (789 481)  (789 481)  routing T_15_30.lc_trk_g3_1 <X> T_15_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 481)  (790 481)  routing T_15_30.lc_trk_g3_1 <X> T_15_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 481)  (791 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 481)  (793 481)  routing T_15_30.lc_trk_g0_7 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 481)  (794 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 481)  (796 481)  routing T_15_30.lc_trk_g1_5 <X> T_15_30.input_2_0
 (36 1)  (798 481)  (798 481)  LC_0 Logic Functioning bit
 (41 1)  (803 481)  (803 481)  LC_0 Logic Functioning bit
 (43 1)  (805 481)  (805 481)  LC_0 Logic Functioning bit
 (0 2)  (762 482)  (762 482)  routing T_15_30.glb_netwk_3 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (2 2)  (764 482)  (764 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (784 482)  (784 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 482)  (785 482)  routing T_15_30.sp4_v_b_23 <X> T_15_30.lc_trk_g0_7
 (24 2)  (786 482)  (786 482)  routing T_15_30.sp4_v_b_23 <X> T_15_30.lc_trk_g0_7
 (0 3)  (762 483)  (762 483)  routing T_15_30.glb_netwk_3 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (0 4)  (762 484)  (762 484)  routing T_15_30.lc_trk_g2_2 <X> T_15_30.wire_logic_cluster/lc_7/cen
 (1 4)  (763 484)  (763 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (788 484)  (788 484)  routing T_15_30.lc_trk_g1_5 <X> T_15_30.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 484)  (790 484)  routing T_15_30.lc_trk_g2_5 <X> T_15_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 484)  (791 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 484)  (792 484)  routing T_15_30.lc_trk_g2_5 <X> T_15_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 484)  (794 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 484)  (795 484)  routing T_15_30.lc_trk_g3_0 <X> T_15_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 484)  (796 484)  routing T_15_30.lc_trk_g3_0 <X> T_15_30.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 484)  (797 484)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.input_2_2
 (38 4)  (800 484)  (800 484)  LC_2 Logic Functioning bit
 (39 4)  (801 484)  (801 484)  LC_2 Logic Functioning bit
 (42 4)  (804 484)  (804 484)  LC_2 Logic Functioning bit
 (43 4)  (805 484)  (805 484)  LC_2 Logic Functioning bit
 (45 4)  (807 484)  (807 484)  LC_2 Logic Functioning bit
 (1 5)  (763 485)  (763 485)  routing T_15_30.lc_trk_g2_2 <X> T_15_30.wire_logic_cluster/lc_7/cen
 (22 5)  (784 485)  (784 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 485)  (785 485)  routing T_15_30.sp4_v_b_18 <X> T_15_30.lc_trk_g1_2
 (24 5)  (786 485)  (786 485)  routing T_15_30.sp4_v_b_18 <X> T_15_30.lc_trk_g1_2
 (27 5)  (789 485)  (789 485)  routing T_15_30.lc_trk_g1_5 <X> T_15_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 485)  (791 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 485)  (794 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 485)  (795 485)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.input_2_2
 (34 5)  (796 485)  (796 485)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.input_2_2
 (36 5)  (798 485)  (798 485)  LC_2 Logic Functioning bit
 (37 5)  (799 485)  (799 485)  LC_2 Logic Functioning bit
 (40 5)  (802 485)  (802 485)  LC_2 Logic Functioning bit
 (41 5)  (803 485)  (803 485)  LC_2 Logic Functioning bit
 (48 5)  (810 485)  (810 485)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (774 486)  (774 486)  routing T_15_30.sp4_v_t_46 <X> T_15_30.sp4_h_l_40
 (17 6)  (779 486)  (779 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 486)  (780 486)  routing T_15_30.wire_logic_cluster/lc_5/out <X> T_15_30.lc_trk_g1_5
 (11 7)  (773 487)  (773 487)  routing T_15_30.sp4_v_t_46 <X> T_15_30.sp4_h_l_40
 (13 7)  (775 487)  (775 487)  routing T_15_30.sp4_v_t_46 <X> T_15_30.sp4_h_l_40
 (14 8)  (776 488)  (776 488)  routing T_15_30.sp4_v_t_21 <X> T_15_30.lc_trk_g2_0
 (14 9)  (776 489)  (776 489)  routing T_15_30.sp4_v_t_21 <X> T_15_30.lc_trk_g2_0
 (16 9)  (778 489)  (778 489)  routing T_15_30.sp4_v_t_21 <X> T_15_30.lc_trk_g2_0
 (17 9)  (779 489)  (779 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (784 489)  (784 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 489)  (785 489)  routing T_15_30.sp4_v_b_42 <X> T_15_30.lc_trk_g2_2
 (24 9)  (786 489)  (786 489)  routing T_15_30.sp4_v_b_42 <X> T_15_30.lc_trk_g2_2
 (8 10)  (770 490)  (770 490)  routing T_15_30.sp4_h_r_11 <X> T_15_30.sp4_h_l_42
 (10 10)  (772 490)  (772 490)  routing T_15_30.sp4_h_r_11 <X> T_15_30.sp4_h_l_42
 (16 10)  (778 490)  (778 490)  routing T_15_30.sp4_v_b_37 <X> T_15_30.lc_trk_g2_5
 (17 10)  (779 490)  (779 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 490)  (780 490)  routing T_15_30.sp4_v_b_37 <X> T_15_30.lc_trk_g2_5
 (21 10)  (783 490)  (783 490)  routing T_15_30.sp4_v_t_18 <X> T_15_30.lc_trk_g2_7
 (22 10)  (784 490)  (784 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 490)  (785 490)  routing T_15_30.sp4_v_t_18 <X> T_15_30.lc_trk_g2_7
 (28 10)  (790 490)  (790 490)  routing T_15_30.lc_trk_g2_0 <X> T_15_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 490)  (791 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 490)  (794 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 490)  (795 490)  routing T_15_30.lc_trk_g3_3 <X> T_15_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 490)  (796 490)  routing T_15_30.lc_trk_g3_3 <X> T_15_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 490)  (797 490)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.input_2_5
 (38 10)  (800 490)  (800 490)  LC_5 Logic Functioning bit
 (39 10)  (801 490)  (801 490)  LC_5 Logic Functioning bit
 (42 10)  (804 490)  (804 490)  LC_5 Logic Functioning bit
 (43 10)  (805 490)  (805 490)  LC_5 Logic Functioning bit
 (45 10)  (807 490)  (807 490)  LC_5 Logic Functioning bit
 (18 11)  (780 491)  (780 491)  routing T_15_30.sp4_v_b_37 <X> T_15_30.lc_trk_g2_5
 (26 11)  (788 491)  (788 491)  routing T_15_30.lc_trk_g1_2 <X> T_15_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 491)  (789 491)  routing T_15_30.lc_trk_g1_2 <X> T_15_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 491)  (791 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 491)  (793 491)  routing T_15_30.lc_trk_g3_3 <X> T_15_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 491)  (794 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 491)  (795 491)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.input_2_5
 (35 11)  (797 491)  (797 491)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.input_2_5
 (36 11)  (798 491)  (798 491)  LC_5 Logic Functioning bit
 (37 11)  (799 491)  (799 491)  LC_5 Logic Functioning bit
 (40 11)  (802 491)  (802 491)  LC_5 Logic Functioning bit
 (41 11)  (803 491)  (803 491)  LC_5 Logic Functioning bit
 (14 12)  (776 492)  (776 492)  routing T_15_30.sp4_v_b_24 <X> T_15_30.lc_trk_g3_0
 (17 12)  (779 492)  (779 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 492)  (783 492)  routing T_15_30.sp4_h_r_35 <X> T_15_30.lc_trk_g3_3
 (22 12)  (784 492)  (784 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 492)  (785 492)  routing T_15_30.sp4_h_r_35 <X> T_15_30.lc_trk_g3_3
 (24 12)  (786 492)  (786 492)  routing T_15_30.sp4_h_r_35 <X> T_15_30.lc_trk_g3_3
 (8 13)  (770 493)  (770 493)  routing T_15_30.sp4_h_r_10 <X> T_15_30.sp4_v_b_10
 (16 13)  (778 493)  (778 493)  routing T_15_30.sp4_v_b_24 <X> T_15_30.lc_trk_g3_0
 (17 13)  (779 493)  (779 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (5 14)  (767 494)  (767 494)  routing T_15_30.sp4_v_b_9 <X> T_15_30.sp4_h_l_44
 (8 14)  (770 494)  (770 494)  routing T_15_30.sp4_v_t_47 <X> T_15_30.sp4_h_l_47
 (9 14)  (771 494)  (771 494)  routing T_15_30.sp4_v_t_47 <X> T_15_30.sp4_h_l_47
 (15 14)  (777 494)  (777 494)  routing T_15_30.sp4_h_l_24 <X> T_15_30.lc_trk_g3_5
 (16 14)  (778 494)  (778 494)  routing T_15_30.sp4_h_l_24 <X> T_15_30.lc_trk_g3_5
 (17 14)  (779 494)  (779 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 494)  (780 494)  routing T_15_30.sp4_h_l_24 <X> T_15_30.lc_trk_g3_5


LogicTile_16_30

 (9 0)  (825 480)  (825 480)  routing T_16_30.sp4_h_l_47 <X> T_16_30.sp4_h_r_1
 (10 0)  (826 480)  (826 480)  routing T_16_30.sp4_h_l_47 <X> T_16_30.sp4_h_r_1
 (0 2)  (816 482)  (816 482)  routing T_16_30.glb_netwk_3 <X> T_16_30.wire_logic_cluster/lc_7/clk
 (2 2)  (818 482)  (818 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 483)  (816 483)  routing T_16_30.glb_netwk_3 <X> T_16_30.wire_logic_cluster/lc_7/clk
 (0 4)  (816 484)  (816 484)  routing T_16_30.lc_trk_g3_3 <X> T_16_30.wire_logic_cluster/lc_7/cen
 (1 4)  (817 484)  (817 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 484)  (831 484)  routing T_16_30.sp4_v_b_17 <X> T_16_30.lc_trk_g1_1
 (16 4)  (832 484)  (832 484)  routing T_16_30.sp4_v_b_17 <X> T_16_30.lc_trk_g1_1
 (17 4)  (833 484)  (833 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (838 484)  (838 484)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 484)  (840 484)  routing T_16_30.bot_op_3 <X> T_16_30.lc_trk_g1_3
 (0 5)  (816 485)  (816 485)  routing T_16_30.lc_trk_g3_3 <X> T_16_30.wire_logic_cluster/lc_7/cen
 (1 5)  (817 485)  (817 485)  routing T_16_30.lc_trk_g3_3 <X> T_16_30.wire_logic_cluster/lc_7/cen
 (10 5)  (826 485)  (826 485)  routing T_16_30.sp4_h_r_11 <X> T_16_30.sp4_v_b_4
 (26 6)  (842 486)  (842 486)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 486)  (843 486)  routing T_16_30.lc_trk_g3_5 <X> T_16_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 486)  (844 486)  routing T_16_30.lc_trk_g3_5 <X> T_16_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 486)  (845 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 486)  (846 486)  routing T_16_30.lc_trk_g3_5 <X> T_16_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 486)  (847 486)  routing T_16_30.lc_trk_g2_6 <X> T_16_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 486)  (848 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 486)  (849 486)  routing T_16_30.lc_trk_g2_6 <X> T_16_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 486)  (852 486)  LC_3 Logic Functioning bit
 (37 6)  (853 486)  (853 486)  LC_3 Logic Functioning bit
 (38 6)  (854 486)  (854 486)  LC_3 Logic Functioning bit
 (39 6)  (855 486)  (855 486)  LC_3 Logic Functioning bit
 (45 6)  (861 486)  (861 486)  LC_3 Logic Functioning bit
 (46 6)  (862 486)  (862 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (843 487)  (843 487)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 487)  (844 487)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 487)  (845 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 487)  (847 487)  routing T_16_30.lc_trk_g2_6 <X> T_16_30.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 487)  (856 487)  LC_3 Logic Functioning bit
 (41 7)  (857 487)  (857 487)  LC_3 Logic Functioning bit
 (42 7)  (858 487)  (858 487)  LC_3 Logic Functioning bit
 (43 7)  (859 487)  (859 487)  LC_3 Logic Functioning bit
 (9 10)  (825 490)  (825 490)  routing T_16_30.sp4_v_b_7 <X> T_16_30.sp4_h_l_42
 (12 10)  (828 490)  (828 490)  routing T_16_30.sp4_v_b_8 <X> T_16_30.sp4_h_l_45
 (22 11)  (838 491)  (838 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 491)  (841 491)  routing T_16_30.sp4_r_v_b_38 <X> T_16_30.lc_trk_g2_6
 (22 12)  (838 492)  (838 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (12 14)  (828 494)  (828 494)  routing T_16_30.sp4_v_b_11 <X> T_16_30.sp4_h_l_46
 (14 14)  (830 494)  (830 494)  routing T_16_30.sp4_h_r_44 <X> T_16_30.lc_trk_g3_4
 (16 14)  (832 494)  (832 494)  routing T_16_30.sp4_v_b_37 <X> T_16_30.lc_trk_g3_5
 (17 14)  (833 494)  (833 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 494)  (834 494)  routing T_16_30.sp4_v_b_37 <X> T_16_30.lc_trk_g3_5
 (27 14)  (843 494)  (843 494)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 494)  (845 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 494)  (848 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 494)  (850 494)  routing T_16_30.lc_trk_g1_1 <X> T_16_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 494)  (852 494)  LC_7 Logic Functioning bit
 (38 14)  (854 494)  (854 494)  LC_7 Logic Functioning bit
 (46 14)  (862 494)  (862 494)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (830 495)  (830 495)  routing T_16_30.sp4_h_r_44 <X> T_16_30.lc_trk_g3_4
 (15 15)  (831 495)  (831 495)  routing T_16_30.sp4_h_r_44 <X> T_16_30.lc_trk_g3_4
 (16 15)  (832 495)  (832 495)  routing T_16_30.sp4_h_r_44 <X> T_16_30.lc_trk_g3_4
 (17 15)  (833 495)  (833 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (834 495)  (834 495)  routing T_16_30.sp4_v_b_37 <X> T_16_30.lc_trk_g3_5
 (30 15)  (846 495)  (846 495)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 495)  (852 495)  LC_7 Logic Functioning bit
 (38 15)  (854 495)  (854 495)  LC_7 Logic Functioning bit


LogicTile_17_30

 (4 0)  (878 480)  (878 480)  routing T_17_30.sp4_h_l_43 <X> T_17_30.sp4_v_b_0
 (6 0)  (880 480)  (880 480)  routing T_17_30.sp4_h_l_43 <X> T_17_30.sp4_v_b_0
 (5 1)  (879 481)  (879 481)  routing T_17_30.sp4_h_l_43 <X> T_17_30.sp4_v_b_0
 (0 2)  (874 482)  (874 482)  routing T_17_30.glb_netwk_3 <X> T_17_30.wire_logic_cluster/lc_7/clk
 (2 2)  (876 482)  (876 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (900 482)  (900 482)  routing T_17_30.lc_trk_g3_6 <X> T_17_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 482)  (901 482)  routing T_17_30.lc_trk_g3_5 <X> T_17_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 482)  (902 482)  routing T_17_30.lc_trk_g3_5 <X> T_17_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 482)  (903 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 482)  (904 482)  routing T_17_30.lc_trk_g3_5 <X> T_17_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 482)  (905 482)  routing T_17_30.lc_trk_g0_6 <X> T_17_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 482)  (906 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (912 482)  (912 482)  LC_1 Logic Functioning bit
 (39 2)  (913 482)  (913 482)  LC_1 Logic Functioning bit
 (42 2)  (916 482)  (916 482)  LC_1 Logic Functioning bit
 (43 2)  (917 482)  (917 482)  LC_1 Logic Functioning bit
 (45 2)  (919 482)  (919 482)  LC_1 Logic Functioning bit
 (0 3)  (874 483)  (874 483)  routing T_17_30.glb_netwk_3 <X> T_17_30.wire_logic_cluster/lc_7/clk
 (22 3)  (896 483)  (896 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 483)  (897 483)  routing T_17_30.sp4_v_b_22 <X> T_17_30.lc_trk_g0_6
 (24 3)  (898 483)  (898 483)  routing T_17_30.sp4_v_b_22 <X> T_17_30.lc_trk_g0_6
 (26 3)  (900 483)  (900 483)  routing T_17_30.lc_trk_g3_6 <X> T_17_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 483)  (901 483)  routing T_17_30.lc_trk_g3_6 <X> T_17_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 483)  (902 483)  routing T_17_30.lc_trk_g3_6 <X> T_17_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 483)  (903 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 483)  (905 483)  routing T_17_30.lc_trk_g0_6 <X> T_17_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 483)  (906 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 483)  (907 483)  routing T_17_30.lc_trk_g3_2 <X> T_17_30.input_2_1
 (34 3)  (908 483)  (908 483)  routing T_17_30.lc_trk_g3_2 <X> T_17_30.input_2_1
 (35 3)  (909 483)  (909 483)  routing T_17_30.lc_trk_g3_2 <X> T_17_30.input_2_1
 (36 3)  (910 483)  (910 483)  LC_1 Logic Functioning bit
 (37 3)  (911 483)  (911 483)  LC_1 Logic Functioning bit
 (40 3)  (914 483)  (914 483)  LC_1 Logic Functioning bit
 (41 3)  (915 483)  (915 483)  LC_1 Logic Functioning bit
 (47 3)  (921 483)  (921 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (875 484)  (875 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 484)  (896 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 484)  (897 484)  routing T_17_30.sp4_v_b_19 <X> T_17_30.lc_trk_g1_3
 (24 4)  (898 484)  (898 484)  routing T_17_30.sp4_v_b_19 <X> T_17_30.lc_trk_g1_3
 (0 5)  (874 485)  (874 485)  routing T_17_30.lc_trk_g1_3 <X> T_17_30.wire_logic_cluster/lc_7/cen
 (1 5)  (875 485)  (875 485)  routing T_17_30.lc_trk_g1_3 <X> T_17_30.wire_logic_cluster/lc_7/cen
 (8 6)  (882 486)  (882 486)  routing T_17_30.sp4_v_t_47 <X> T_17_30.sp4_h_l_41
 (9 6)  (883 486)  (883 486)  routing T_17_30.sp4_v_t_47 <X> T_17_30.sp4_h_l_41
 (10 6)  (884 486)  (884 486)  routing T_17_30.sp4_v_t_47 <X> T_17_30.sp4_h_l_41
 (2 12)  (876 492)  (876 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (899 492)  (899 492)  routing T_17_30.sp4_h_r_42 <X> T_17_30.lc_trk_g3_2
 (22 13)  (896 493)  (896 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 493)  (897 493)  routing T_17_30.sp4_h_r_42 <X> T_17_30.lc_trk_g3_2
 (24 13)  (898 493)  (898 493)  routing T_17_30.sp4_h_r_42 <X> T_17_30.lc_trk_g3_2
 (25 13)  (899 493)  (899 493)  routing T_17_30.sp4_h_r_42 <X> T_17_30.lc_trk_g3_2
 (15 14)  (889 494)  (889 494)  routing T_17_30.sp4_h_r_45 <X> T_17_30.lc_trk_g3_5
 (16 14)  (890 494)  (890 494)  routing T_17_30.sp4_h_r_45 <X> T_17_30.lc_trk_g3_5
 (17 14)  (891 494)  (891 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 494)  (892 494)  routing T_17_30.sp4_h_r_45 <X> T_17_30.lc_trk_g3_5
 (25 14)  (899 494)  (899 494)  routing T_17_30.sp4_h_r_38 <X> T_17_30.lc_trk_g3_6
 (18 15)  (892 495)  (892 495)  routing T_17_30.sp4_h_r_45 <X> T_17_30.lc_trk_g3_5
 (22 15)  (896 495)  (896 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 495)  (897 495)  routing T_17_30.sp4_h_r_38 <X> T_17_30.lc_trk_g3_6
 (24 15)  (898 495)  (898 495)  routing T_17_30.sp4_h_r_38 <X> T_17_30.lc_trk_g3_6


LogicTile_18_30

 (14 2)  (942 482)  (942 482)  routing T_18_30.sp4_v_t_1 <X> T_18_30.lc_trk_g0_4
 (22 2)  (950 482)  (950 482)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (951 482)  (951 482)  routing T_18_30.sp12_h_r_23 <X> T_18_30.lc_trk_g0_7
 (14 3)  (942 483)  (942 483)  routing T_18_30.sp4_v_t_1 <X> T_18_30.lc_trk_g0_4
 (16 3)  (944 483)  (944 483)  routing T_18_30.sp4_v_t_1 <X> T_18_30.lc_trk_g0_4
 (17 3)  (945 483)  (945 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (949 483)  (949 483)  routing T_18_30.sp12_h_r_23 <X> T_18_30.lc_trk_g0_7
 (5 6)  (933 486)  (933 486)  routing T_18_30.sp4_v_b_3 <X> T_18_30.sp4_h_l_38
 (15 6)  (943 486)  (943 486)  routing T_18_30.top_op_5 <X> T_18_30.lc_trk_g1_5
 (17 6)  (945 486)  (945 486)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (949 486)  (949 486)  routing T_18_30.sp4_v_b_15 <X> T_18_30.lc_trk_g1_7
 (22 6)  (950 486)  (950 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 486)  (951 486)  routing T_18_30.sp4_v_b_15 <X> T_18_30.lc_trk_g1_7
 (18 7)  (946 487)  (946 487)  routing T_18_30.top_op_5 <X> T_18_30.lc_trk_g1_5
 (21 7)  (949 487)  (949 487)  routing T_18_30.sp4_v_b_15 <X> T_18_30.lc_trk_g1_7
 (15 8)  (943 488)  (943 488)  routing T_18_30.sp4_h_r_25 <X> T_18_30.lc_trk_g2_1
 (16 8)  (944 488)  (944 488)  routing T_18_30.sp4_h_r_25 <X> T_18_30.lc_trk_g2_1
 (17 8)  (945 488)  (945 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (946 489)  (946 489)  routing T_18_30.sp4_h_r_25 <X> T_18_30.lc_trk_g2_1
 (16 10)  (944 490)  (944 490)  routing T_18_30.sp12_v_b_21 <X> T_18_30.lc_trk_g2_5
 (17 10)  (945 490)  (945 490)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (27 10)  (955 490)  (955 490)  routing T_18_30.lc_trk_g1_7 <X> T_18_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 490)  (957 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 490)  (958 490)  routing T_18_30.lc_trk_g1_7 <X> T_18_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 490)  (959 490)  routing T_18_30.lc_trk_g0_4 <X> T_18_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 490)  (960 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 490)  (964 490)  LC_5 Logic Functioning bit
 (38 10)  (966 490)  (966 490)  LC_5 Logic Functioning bit
 (41 10)  (969 490)  (969 490)  LC_5 Logic Functioning bit
 (43 10)  (971 490)  (971 490)  LC_5 Logic Functioning bit
 (18 11)  (946 491)  (946 491)  routing T_18_30.sp12_v_b_21 <X> T_18_30.lc_trk_g2_5
 (28 11)  (956 491)  (956 491)  routing T_18_30.lc_trk_g2_1 <X> T_18_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 491)  (957 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 491)  (958 491)  routing T_18_30.lc_trk_g1_7 <X> T_18_30.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 491)  (965 491)  LC_5 Logic Functioning bit
 (39 11)  (967 491)  (967 491)  LC_5 Logic Functioning bit
 (41 11)  (969 491)  (969 491)  LC_5 Logic Functioning bit
 (43 11)  (971 491)  (971 491)  LC_5 Logic Functioning bit
 (4 12)  (932 492)  (932 492)  routing T_18_30.sp4_h_l_44 <X> T_18_30.sp4_v_b_9
 (26 12)  (954 492)  (954 492)  routing T_18_30.lc_trk_g1_5 <X> T_18_30.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 492)  (957 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 492)  (958 492)  routing T_18_30.lc_trk_g0_7 <X> T_18_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 492)  (959 492)  routing T_18_30.lc_trk_g2_5 <X> T_18_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 492)  (960 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 492)  (961 492)  routing T_18_30.lc_trk_g2_5 <X> T_18_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 492)  (964 492)  LC_6 Logic Functioning bit
 (37 12)  (965 492)  (965 492)  LC_6 Logic Functioning bit
 (39 12)  (967 492)  (967 492)  LC_6 Logic Functioning bit
 (41 12)  (969 492)  (969 492)  LC_6 Logic Functioning bit
 (43 12)  (971 492)  (971 492)  LC_6 Logic Functioning bit
 (48 12)  (976 492)  (976 492)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (978 492)  (978 492)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (933 493)  (933 493)  routing T_18_30.sp4_h_l_44 <X> T_18_30.sp4_v_b_9
 (27 13)  (955 493)  (955 493)  routing T_18_30.lc_trk_g1_5 <X> T_18_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 493)  (957 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 493)  (958 493)  routing T_18_30.lc_trk_g0_7 <X> T_18_30.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 493)  (964 493)  LC_6 Logic Functioning bit
 (37 13)  (965 493)  (965 493)  LC_6 Logic Functioning bit
 (39 13)  (967 493)  (967 493)  LC_6 Logic Functioning bit


LogicTile_1_29

 (28 0)  (46 464)  (46 464)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 464)  (47 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 464)  (48 464)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 464)  (50 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 464)  (54 464)  LC_0 Logic Functioning bit
 (41 0)  (59 464)  (59 464)  LC_0 Logic Functioning bit
 (26 1)  (44 465)  (44 465)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 465)  (45 465)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 465)  (47 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 465)  (48 465)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (39 1)  (57 465)  (57 465)  LC_0 Logic Functioning bit
 (42 1)  (60 465)  (60 465)  LC_0 Logic Functioning bit
 (49 1)  (67 465)  (67 465)  Carry_In_Mux bit 

 (0 2)  (18 466)  (18 466)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (2 2)  (20 466)  (20 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 466)  (32 466)  routing T_1_29.wire_logic_cluster/lc_4/out <X> T_1_29.lc_trk_g0_4
 (26 2)  (44 466)  (44 466)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 466)  (45 466)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 466)  (46 466)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 466)  (47 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 466)  (49 466)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 466)  (50 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 466)  (52 466)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 466)  (54 466)  LC_1 Logic Functioning bit
 (37 2)  (55 466)  (55 466)  LC_1 Logic Functioning bit
 (38 2)  (56 466)  (56 466)  LC_1 Logic Functioning bit
 (39 2)  (57 466)  (57 466)  LC_1 Logic Functioning bit
 (41 2)  (59 466)  (59 466)  LC_1 Logic Functioning bit
 (43 2)  (61 466)  (61 466)  LC_1 Logic Functioning bit
 (45 2)  (63 466)  (63 466)  LC_1 Logic Functioning bit
 (0 3)  (18 467)  (18 467)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (17 3)  (35 467)  (35 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (44 467)  (44 467)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 467)  (45 467)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 467)  (47 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 467)  (49 467)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 467)  (54 467)  LC_1 Logic Functioning bit
 (38 3)  (56 467)  (56 467)  LC_1 Logic Functioning bit
 (8 4)  (26 468)  (26 468)  routing T_1_29.sp4_v_b_10 <X> T_1_29.sp4_h_r_4
 (9 4)  (27 468)  (27 468)  routing T_1_29.sp4_v_b_10 <X> T_1_29.sp4_h_r_4
 (10 4)  (28 468)  (28 468)  routing T_1_29.sp4_v_b_10 <X> T_1_29.sp4_h_r_4
 (21 4)  (39 468)  (39 468)  routing T_1_29.wire_logic_cluster/lc_3/out <X> T_1_29.lc_trk_g1_3
 (22 4)  (40 468)  (40 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (4 5)  (22 469)  (22 469)  routing T_1_29.sp4_v_t_47 <X> T_1_29.sp4_h_r_3
 (22 6)  (40 470)  (40 470)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 470)  (42 470)  routing T_1_29.bot_op_7 <X> T_1_29.lc_trk_g1_7
 (29 6)  (47 470)  (47 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 470)  (48 470)  routing T_1_29.lc_trk_g0_4 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 470)  (49 470)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 470)  (50 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 470)  (51 470)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 470)  (52 470)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (56 470)  (56 470)  LC_3 Logic Functioning bit
 (41 6)  (59 470)  (59 470)  LC_3 Logic Functioning bit
 (22 7)  (40 471)  (40 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (43 471)  (43 471)  routing T_1_29.sp4_r_v_b_30 <X> T_1_29.lc_trk_g1_6
 (26 7)  (44 471)  (44 471)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 471)  (45 471)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 471)  (46 471)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 471)  (47 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (50 471)  (50 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (51 471)  (51 471)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.input_2_3
 (35 7)  (53 471)  (53 471)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.input_2_3
 (38 7)  (56 471)  (56 471)  LC_3 Logic Functioning bit
 (40 7)  (58 471)  (58 471)  LC_3 Logic Functioning bit
 (41 7)  (59 471)  (59 471)  LC_3 Logic Functioning bit
 (14 8)  (32 472)  (32 472)  routing T_1_29.wire_logic_cluster/lc_0/out <X> T_1_29.lc_trk_g2_0
 (21 8)  (39 472)  (39 472)  routing T_1_29.rgt_op_3 <X> T_1_29.lc_trk_g2_3
 (22 8)  (40 472)  (40 472)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 472)  (42 472)  routing T_1_29.rgt_op_3 <X> T_1_29.lc_trk_g2_3
 (26 8)  (44 472)  (44 472)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 472)  (45 472)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 472)  (46 472)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 472)  (47 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 472)  (48 472)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 472)  (50 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 472)  (51 472)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 472)  (52 472)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 472)  (53 472)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.input_2_4
 (38 8)  (56 472)  (56 472)  LC_4 Logic Functioning bit
 (17 9)  (35 473)  (35 473)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (45 473)  (45 473)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 473)  (46 473)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 473)  (47 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 473)  (48 473)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 473)  (49 473)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 473)  (50 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (51 473)  (51 473)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.input_2_4
 (34 9)  (52 473)  (52 473)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.input_2_4
 (35 9)  (53 473)  (53 473)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.input_2_4
 (39 9)  (57 473)  (57 473)  LC_4 Logic Functioning bit
 (40 9)  (58 473)  (58 473)  LC_4 Logic Functioning bit
 (15 10)  (33 474)  (33 474)  routing T_1_29.rgt_op_5 <X> T_1_29.lc_trk_g2_5
 (17 10)  (35 474)  (35 474)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 474)  (36 474)  routing T_1_29.rgt_op_5 <X> T_1_29.lc_trk_g2_5
 (21 10)  (39 474)  (39 474)  routing T_1_29.wire_logic_cluster/lc_7/out <X> T_1_29.lc_trk_g2_7
 (22 10)  (40 474)  (40 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 12)  (23 476)  (23 476)  routing T_1_29.sp4_v_t_44 <X> T_1_29.sp4_h_r_9
 (17 12)  (35 476)  (35 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 476)  (36 476)  routing T_1_29.wire_logic_cluster/lc_1/out <X> T_1_29.lc_trk_g3_1
 (25 12)  (43 476)  (43 476)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g3_2
 (26 12)  (44 476)  (44 476)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_6/in_0
 (31 12)  (49 476)  (49 476)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 476)  (50 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 476)  (51 476)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 476)  (55 476)  LC_6 Logic Functioning bit
 (39 12)  (57 476)  (57 476)  LC_6 Logic Functioning bit
 (22 13)  (40 477)  (40 477)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 477)  (42 477)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g3_2
 (26 13)  (44 477)  (44 477)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 477)  (45 477)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 477)  (46 477)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 477)  (47 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 477)  (54 477)  LC_6 Logic Functioning bit
 (38 13)  (56 477)  (56 477)  LC_6 Logic Functioning bit
 (15 14)  (33 478)  (33 478)  routing T_1_29.rgt_op_5 <X> T_1_29.lc_trk_g3_5
 (17 14)  (35 478)  (35 478)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 478)  (36 478)  routing T_1_29.rgt_op_5 <X> T_1_29.lc_trk_g3_5
 (21 14)  (39 478)  (39 478)  routing T_1_29.rgt_op_7 <X> T_1_29.lc_trk_g3_7
 (22 14)  (40 478)  (40 478)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 478)  (42 478)  routing T_1_29.rgt_op_7 <X> T_1_29.lc_trk_g3_7
 (25 14)  (43 478)  (43 478)  routing T_1_29.rgt_op_6 <X> T_1_29.lc_trk_g3_6
 (26 14)  (44 478)  (44 478)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 478)  (45 478)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 478)  (46 478)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 478)  (47 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 478)  (48 478)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 478)  (50 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 478)  (51 478)  routing T_1_29.lc_trk_g2_0 <X> T_1_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 478)  (54 478)  LC_7 Logic Functioning bit
 (37 14)  (55 478)  (55 478)  LC_7 Logic Functioning bit
 (38 14)  (56 478)  (56 478)  LC_7 Logic Functioning bit
 (39 14)  (57 478)  (57 478)  LC_7 Logic Functioning bit
 (41 14)  (59 478)  (59 478)  LC_7 Logic Functioning bit
 (43 14)  (61 478)  (61 478)  LC_7 Logic Functioning bit
 (45 14)  (63 478)  (63 478)  LC_7 Logic Functioning bit
 (22 15)  (40 479)  (40 479)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 479)  (42 479)  routing T_1_29.rgt_op_6 <X> T_1_29.lc_trk_g3_6
 (26 15)  (44 479)  (44 479)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 479)  (46 479)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 479)  (47 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 479)  (48 479)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 479)  (55 479)  LC_7 Logic Functioning bit
 (39 15)  (57 479)  (57 479)  LC_7 Logic Functioning bit


LogicTile_2_29

 (5 0)  (77 464)  (77 464)  routing T_2_29.sp4_v_t_37 <X> T_2_29.sp4_h_r_0
 (15 0)  (87 464)  (87 464)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g0_1
 (17 0)  (89 464)  (89 464)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 464)  (90 464)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g0_1
 (26 0)  (98 464)  (98 464)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 464)  (100 464)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 464)  (101 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 464)  (102 464)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 464)  (104 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 464)  (105 464)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 464)  (106 464)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 464)  (108 464)  LC_0 Logic Functioning bit
 (38 0)  (110 464)  (110 464)  LC_0 Logic Functioning bit
 (40 0)  (112 464)  (112 464)  LC_0 Logic Functioning bit
 (41 0)  (113 464)  (113 464)  LC_0 Logic Functioning bit
 (42 0)  (114 464)  (114 464)  LC_0 Logic Functioning bit
 (43 0)  (115 464)  (115 464)  LC_0 Logic Functioning bit
 (17 1)  (89 465)  (89 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (98 465)  (98 465)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 465)  (99 465)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 465)  (100 465)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 465)  (101 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 465)  (103 465)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (40 1)  (112 465)  (112 465)  LC_0 Logic Functioning bit
 (41 1)  (113 465)  (113 465)  LC_0 Logic Functioning bit
 (42 1)  (114 465)  (114 465)  LC_0 Logic Functioning bit
 (43 1)  (115 465)  (115 465)  LC_0 Logic Functioning bit
 (0 2)  (72 466)  (72 466)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (74 466)  (74 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 466)  (86 466)  routing T_2_29.wire_logic_cluster/lc_4/out <X> T_2_29.lc_trk_g0_4
 (15 2)  (87 466)  (87 466)  routing T_2_29.bot_op_5 <X> T_2_29.lc_trk_g0_5
 (17 2)  (89 466)  (89 466)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (93 466)  (93 466)  routing T_2_29.lft_op_7 <X> T_2_29.lc_trk_g0_7
 (22 2)  (94 466)  (94 466)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 466)  (96 466)  routing T_2_29.lft_op_7 <X> T_2_29.lc_trk_g0_7
 (26 2)  (98 466)  (98 466)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (28 2)  (100 466)  (100 466)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 466)  (101 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 466)  (102 466)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 466)  (104 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 466)  (106 466)  routing T_2_29.lc_trk_g1_3 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (40 2)  (112 466)  (112 466)  LC_1 Logic Functioning bit
 (41 2)  (113 466)  (113 466)  LC_1 Logic Functioning bit
 (50 2)  (122 466)  (122 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 467)  (72 467)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (10 3)  (82 467)  (82 467)  routing T_2_29.sp4_h_l_45 <X> T_2_29.sp4_v_t_36
 (17 3)  (89 467)  (89 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 467)  (94 467)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 467)  (96 467)  routing T_2_29.bot_op_6 <X> T_2_29.lc_trk_g0_6
 (26 3)  (98 467)  (98 467)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 467)  (99 467)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 467)  (101 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 467)  (102 467)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 467)  (103 467)  routing T_2_29.lc_trk_g1_3 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (40 3)  (112 467)  (112 467)  LC_1 Logic Functioning bit
 (41 3)  (113 467)  (113 467)  LC_1 Logic Functioning bit
 (42 3)  (114 467)  (114 467)  LC_1 Logic Functioning bit
 (21 4)  (93 468)  (93 468)  routing T_2_29.wire_logic_cluster/lc_3/out <X> T_2_29.lc_trk_g1_3
 (22 4)  (94 468)  (94 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 468)  (98 468)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 468)  (101 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 468)  (103 468)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 468)  (104 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (42 4)  (114 468)  (114 468)  LC_2 Logic Functioning bit
 (28 5)  (100 469)  (100 469)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 469)  (101 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 469)  (103 469)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 469)  (104 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (17 6)  (89 470)  (89 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 470)  (90 470)  routing T_2_29.wire_logic_cluster/lc_5/out <X> T_2_29.lc_trk_g1_5
 (22 6)  (94 470)  (94 470)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 470)  (96 470)  routing T_2_29.bot_op_7 <X> T_2_29.lc_trk_g1_7
 (25 6)  (97 470)  (97 470)  routing T_2_29.lft_op_6 <X> T_2_29.lc_trk_g1_6
 (26 6)  (98 470)  (98 470)  routing T_2_29.lc_trk_g0_5 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 470)  (101 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 470)  (102 470)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 470)  (103 470)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 470)  (104 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 470)  (106 470)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 470)  (108 470)  LC_3 Logic Functioning bit
 (38 6)  (110 470)  (110 470)  LC_3 Logic Functioning bit
 (22 7)  (94 471)  (94 471)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (96 471)  (96 471)  routing T_2_29.lft_op_6 <X> T_2_29.lc_trk_g1_6
 (29 7)  (101 471)  (101 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 471)  (102 471)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 471)  (103 471)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (26 8)  (98 472)  (98 472)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 472)  (101 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 472)  (103 472)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 472)  (104 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 472)  (108 472)  LC_4 Logic Functioning bit
 (37 8)  (109 472)  (109 472)  LC_4 Logic Functioning bit
 (38 8)  (110 472)  (110 472)  LC_4 Logic Functioning bit
 (39 8)  (111 472)  (111 472)  LC_4 Logic Functioning bit
 (41 8)  (113 472)  (113 472)  LC_4 Logic Functioning bit
 (42 8)  (114 472)  (114 472)  LC_4 Logic Functioning bit
 (43 8)  (115 472)  (115 472)  LC_4 Logic Functioning bit
 (50 8)  (122 472)  (122 472)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (100 473)  (100 473)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 473)  (101 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 473)  (103 473)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 473)  (108 473)  LC_4 Logic Functioning bit
 (37 9)  (109 473)  (109 473)  LC_4 Logic Functioning bit
 (38 9)  (110 473)  (110 473)  LC_4 Logic Functioning bit
 (39 9)  (111 473)  (111 473)  LC_4 Logic Functioning bit
 (40 9)  (112 473)  (112 473)  LC_4 Logic Functioning bit
 (41 9)  (113 473)  (113 473)  LC_4 Logic Functioning bit
 (42 9)  (114 473)  (114 473)  LC_4 Logic Functioning bit
 (43 9)  (115 473)  (115 473)  LC_4 Logic Functioning bit
 (46 9)  (118 473)  (118 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (89 474)  (89 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 474)  (90 474)  routing T_2_29.wire_logic_cluster/lc_5/out <X> T_2_29.lc_trk_g2_5
 (25 10)  (97 474)  (97 474)  routing T_2_29.wire_logic_cluster/lc_6/out <X> T_2_29.lc_trk_g2_6
 (26 10)  (98 474)  (98 474)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 474)  (99 474)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 474)  (101 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 474)  (102 474)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 474)  (103 474)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 474)  (104 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 474)  (105 474)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 474)  (106 474)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (41 10)  (113 474)  (113 474)  LC_5 Logic Functioning bit
 (45 10)  (117 474)  (117 474)  LC_5 Logic Functioning bit
 (47 10)  (119 474)  (119 474)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (122 474)  (122 474)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (85 475)  (85 475)  routing T_2_29.sp4_v_b_3 <X> T_2_29.sp4_h_l_45
 (14 11)  (86 475)  (86 475)  routing T_2_29.sp4_h_l_17 <X> T_2_29.lc_trk_g2_4
 (15 11)  (87 475)  (87 475)  routing T_2_29.sp4_h_l_17 <X> T_2_29.lc_trk_g2_4
 (16 11)  (88 475)  (88 475)  routing T_2_29.sp4_h_l_17 <X> T_2_29.lc_trk_g2_4
 (17 11)  (89 475)  (89 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (94 475)  (94 475)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (99 475)  (99 475)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 475)  (100 475)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 475)  (101 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 475)  (103 475)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (41 11)  (113 475)  (113 475)  LC_5 Logic Functioning bit
 (42 11)  (114 475)  (114 475)  LC_5 Logic Functioning bit
 (43 11)  (115 475)  (115 475)  LC_5 Logic Functioning bit
 (51 11)  (123 475)  (123 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (97 476)  (97 476)  routing T_2_29.wire_logic_cluster/lc_2/out <X> T_2_29.lc_trk_g3_2
 (26 12)  (98 476)  (98 476)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 476)  (101 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 476)  (103 476)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 476)  (104 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 476)  (108 476)  LC_6 Logic Functioning bit
 (37 12)  (109 476)  (109 476)  LC_6 Logic Functioning bit
 (38 12)  (110 476)  (110 476)  LC_6 Logic Functioning bit
 (39 12)  (111 476)  (111 476)  LC_6 Logic Functioning bit
 (41 12)  (113 476)  (113 476)  LC_6 Logic Functioning bit
 (42 12)  (114 476)  (114 476)  LC_6 Logic Functioning bit
 (43 12)  (115 476)  (115 476)  LC_6 Logic Functioning bit
 (22 13)  (94 477)  (94 477)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (100 477)  (100 477)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 477)  (101 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 477)  (103 477)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 477)  (104 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (108 477)  (108 477)  LC_6 Logic Functioning bit
 (37 13)  (109 477)  (109 477)  LC_6 Logic Functioning bit
 (38 13)  (110 477)  (110 477)  LC_6 Logic Functioning bit
 (39 13)  (111 477)  (111 477)  LC_6 Logic Functioning bit
 (40 13)  (112 477)  (112 477)  LC_6 Logic Functioning bit
 (41 13)  (113 477)  (113 477)  LC_6 Logic Functioning bit
 (42 13)  (114 477)  (114 477)  LC_6 Logic Functioning bit
 (43 13)  (115 477)  (115 477)  LC_6 Logic Functioning bit
 (14 14)  (86 478)  (86 478)  routing T_2_29.rgt_op_4 <X> T_2_29.lc_trk_g3_4
 (21 14)  (93 478)  (93 478)  routing T_2_29.wire_logic_cluster/lc_7/out <X> T_2_29.lc_trk_g3_7
 (22 14)  (94 478)  (94 478)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (98 478)  (98 478)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 478)  (99 478)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 478)  (100 478)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 478)  (101 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 478)  (102 478)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 478)  (103 478)  routing T_2_29.lc_trk_g0_4 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 478)  (104 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (107 478)  (107 478)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.input_2_7
 (45 14)  (117 478)  (117 478)  LC_7 Logic Functioning bit
 (15 15)  (87 479)  (87 479)  routing T_2_29.rgt_op_4 <X> T_2_29.lc_trk_g3_4
 (17 15)  (89 479)  (89 479)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (99 479)  (99 479)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 479)  (100 479)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 479)  (101 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 479)  (102 479)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 479)  (104 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (105 479)  (105 479)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.input_2_7
 (37 15)  (109 479)  (109 479)  LC_7 Logic Functioning bit
 (47 15)  (119 479)  (119 479)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (123 479)  (123 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_29

 (9 0)  (135 464)  (135 464)  routing T_3_29.sp4_v_t_36 <X> T_3_29.sp4_h_r_1
 (12 0)  (138 464)  (138 464)  routing T_3_29.sp4_h_l_46 <X> T_3_29.sp4_h_r_2
 (27 0)  (153 464)  (153 464)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 464)  (154 464)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 464)  (155 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 464)  (157 464)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 464)  (158 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 464)  (159 464)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 464)  (162 464)  LC_0 Logic Functioning bit
 (37 0)  (163 464)  (163 464)  LC_0 Logic Functioning bit
 (38 0)  (164 464)  (164 464)  LC_0 Logic Functioning bit
 (39 0)  (165 464)  (165 464)  LC_0 Logic Functioning bit
 (41 0)  (167 464)  (167 464)  LC_0 Logic Functioning bit
 (42 0)  (168 464)  (168 464)  LC_0 Logic Functioning bit
 (43 0)  (169 464)  (169 464)  LC_0 Logic Functioning bit
 (46 0)  (172 464)  (172 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (139 465)  (139 465)  routing T_3_29.sp4_h_l_46 <X> T_3_29.sp4_h_r_2
 (26 1)  (152 465)  (152 465)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 465)  (153 465)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 465)  (154 465)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 465)  (155 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 465)  (156 465)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 465)  (157 465)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 465)  (158 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (159 465)  (159 465)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_0
 (34 1)  (160 465)  (160 465)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_0
 (36 1)  (162 465)  (162 465)  LC_0 Logic Functioning bit
 (37 1)  (163 465)  (163 465)  LC_0 Logic Functioning bit
 (38 1)  (164 465)  (164 465)  LC_0 Logic Functioning bit
 (39 1)  (165 465)  (165 465)  LC_0 Logic Functioning bit
 (40 1)  (166 465)  (166 465)  LC_0 Logic Functioning bit
 (41 1)  (167 465)  (167 465)  LC_0 Logic Functioning bit
 (42 1)  (168 465)  (168 465)  LC_0 Logic Functioning bit
 (43 1)  (169 465)  (169 465)  LC_0 Logic Functioning bit
 (53 1)  (179 465)  (179 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 466)  (126 466)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (128 466)  (128 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 466)  (140 466)  routing T_3_29.lft_op_4 <X> T_3_29.lc_trk_g0_4
 (15 2)  (141 466)  (141 466)  routing T_3_29.lft_op_5 <X> T_3_29.lc_trk_g0_5
 (17 2)  (143 466)  (143 466)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (144 466)  (144 466)  routing T_3_29.lft_op_5 <X> T_3_29.lc_trk_g0_5
 (21 2)  (147 466)  (147 466)  routing T_3_29.lft_op_7 <X> T_3_29.lc_trk_g0_7
 (22 2)  (148 466)  (148 466)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (150 466)  (150 466)  routing T_3_29.lft_op_7 <X> T_3_29.lc_trk_g0_7
 (27 2)  (153 466)  (153 466)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 466)  (154 466)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 466)  (155 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 466)  (156 466)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 466)  (157 466)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 466)  (158 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 466)  (160 466)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 466)  (162 466)  LC_1 Logic Functioning bit
 (37 2)  (163 466)  (163 466)  LC_1 Logic Functioning bit
 (38 2)  (164 466)  (164 466)  LC_1 Logic Functioning bit
 (39 2)  (165 466)  (165 466)  LC_1 Logic Functioning bit
 (41 2)  (167 466)  (167 466)  LC_1 Logic Functioning bit
 (43 2)  (169 466)  (169 466)  LC_1 Logic Functioning bit
 (50 2)  (176 466)  (176 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 467)  (126 467)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (15 3)  (141 467)  (141 467)  routing T_3_29.lft_op_4 <X> T_3_29.lc_trk_g0_4
 (17 3)  (143 467)  (143 467)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (152 467)  (152 467)  routing T_3_29.lc_trk_g1_2 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 467)  (153 467)  routing T_3_29.lc_trk_g1_2 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 467)  (155 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 467)  (156 467)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 467)  (157 467)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 467)  (162 467)  LC_1 Logic Functioning bit
 (37 3)  (163 467)  (163 467)  LC_1 Logic Functioning bit
 (38 3)  (164 467)  (164 467)  LC_1 Logic Functioning bit
 (39 3)  (165 467)  (165 467)  LC_1 Logic Functioning bit
 (40 3)  (166 467)  (166 467)  LC_1 Logic Functioning bit
 (41 3)  (167 467)  (167 467)  LC_1 Logic Functioning bit
 (42 3)  (168 467)  (168 467)  LC_1 Logic Functioning bit
 (53 3)  (179 467)  (179 467)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (131 468)  (131 468)  routing T_3_29.sp4_v_b_9 <X> T_3_29.sp4_h_r_3
 (8 4)  (134 468)  (134 468)  routing T_3_29.sp4_v_b_10 <X> T_3_29.sp4_h_r_4
 (9 4)  (135 468)  (135 468)  routing T_3_29.sp4_v_b_10 <X> T_3_29.sp4_h_r_4
 (10 4)  (136 468)  (136 468)  routing T_3_29.sp4_v_b_10 <X> T_3_29.sp4_h_r_4
 (14 4)  (140 468)  (140 468)  routing T_3_29.wire_logic_cluster/lc_0/out <X> T_3_29.lc_trk_g1_0
 (25 4)  (151 468)  (151 468)  routing T_3_29.wire_logic_cluster/lc_2/out <X> T_3_29.lc_trk_g1_2
 (27 4)  (153 468)  (153 468)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 468)  (154 468)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 468)  (155 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 468)  (158 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 468)  (160 468)  routing T_3_29.lc_trk_g1_0 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 468)  (161 468)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.input_2_2
 (41 4)  (167 468)  (167 468)  LC_2 Logic Functioning bit
 (45 4)  (171 468)  (171 468)  LC_2 Logic Functioning bit
 (46 4)  (172 468)  (172 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (178 468)  (178 468)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (130 469)  (130 469)  routing T_3_29.sp4_v_b_9 <X> T_3_29.sp4_h_r_3
 (6 5)  (132 469)  (132 469)  routing T_3_29.sp4_v_b_9 <X> T_3_29.sp4_h_r_3
 (17 5)  (143 469)  (143 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (148 469)  (148 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (152 469)  (152 469)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 469)  (154 469)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 469)  (155 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 469)  (158 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (160 469)  (160 469)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.input_2_2
 (35 5)  (161 469)  (161 469)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.input_2_2
 (38 5)  (164 469)  (164 469)  LC_2 Logic Functioning bit
 (40 5)  (166 469)  (166 469)  LC_2 Logic Functioning bit
 (41 5)  (167 469)  (167 469)  LC_2 Logic Functioning bit
 (51 5)  (177 469)  (177 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (140 470)  (140 470)  routing T_3_29.wire_logic_cluster/lc_4/out <X> T_3_29.lc_trk_g1_4
 (15 6)  (141 470)  (141 470)  routing T_3_29.top_op_5 <X> T_3_29.lc_trk_g1_5
 (17 6)  (143 470)  (143 470)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (148 470)  (148 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 470)  (149 470)  routing T_3_29.sp4_h_r_7 <X> T_3_29.lc_trk_g1_7
 (24 6)  (150 470)  (150 470)  routing T_3_29.sp4_h_r_7 <X> T_3_29.lc_trk_g1_7
 (25 6)  (151 470)  (151 470)  routing T_3_29.sp12_h_l_5 <X> T_3_29.lc_trk_g1_6
 (26 6)  (152 470)  (152 470)  routing T_3_29.lc_trk_g0_5 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 470)  (154 470)  routing T_3_29.lc_trk_g2_0 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 470)  (155 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 470)  (157 470)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 470)  (158 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (161 470)  (161 470)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.input_2_3
 (36 6)  (162 470)  (162 470)  LC_3 Logic Functioning bit
 (4 7)  (130 471)  (130 471)  routing T_3_29.sp4_h_r_7 <X> T_3_29.sp4_h_l_38
 (5 7)  (131 471)  (131 471)  routing T_3_29.sp4_h_l_38 <X> T_3_29.sp4_v_t_38
 (6 7)  (132 471)  (132 471)  routing T_3_29.sp4_h_r_7 <X> T_3_29.sp4_h_l_38
 (17 7)  (143 471)  (143 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (144 471)  (144 471)  routing T_3_29.top_op_5 <X> T_3_29.lc_trk_g1_5
 (21 7)  (147 471)  (147 471)  routing T_3_29.sp4_h_r_7 <X> T_3_29.lc_trk_g1_7
 (22 7)  (148 471)  (148 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (150 471)  (150 471)  routing T_3_29.sp12_h_l_5 <X> T_3_29.lc_trk_g1_6
 (25 7)  (151 471)  (151 471)  routing T_3_29.sp12_h_l_5 <X> T_3_29.lc_trk_g1_6
 (29 7)  (155 471)  (155 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 471)  (158 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (160 471)  (160 471)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.input_2_3
 (35 7)  (161 471)  (161 471)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.input_2_3
 (36 7)  (162 471)  (162 471)  LC_3 Logic Functioning bit
 (37 7)  (163 471)  (163 471)  LC_3 Logic Functioning bit
 (38 7)  (164 471)  (164 471)  LC_3 Logic Functioning bit
 (41 7)  (167 471)  (167 471)  LC_3 Logic Functioning bit
 (43 7)  (169 471)  (169 471)  LC_3 Logic Functioning bit
 (12 8)  (138 472)  (138 472)  routing T_3_29.sp4_v_t_45 <X> T_3_29.sp4_h_r_8
 (14 8)  (140 472)  (140 472)  routing T_3_29.sp12_v_b_0 <X> T_3_29.lc_trk_g2_0
 (25 8)  (151 472)  (151 472)  routing T_3_29.wire_logic_cluster/lc_2/out <X> T_3_29.lc_trk_g2_2
 (26 8)  (152 472)  (152 472)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 472)  (155 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 472)  (156 472)  routing T_3_29.lc_trk_g0_7 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 472)  (157 472)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 472)  (158 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 472)  (160 472)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 472)  (163 472)  LC_4 Logic Functioning bit
 (39 8)  (165 472)  (165 472)  LC_4 Logic Functioning bit
 (42 8)  (168 472)  (168 472)  LC_4 Logic Functioning bit
 (45 8)  (171 472)  (171 472)  LC_4 Logic Functioning bit
 (47 8)  (173 472)  (173 472)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (176 472)  (176 472)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (140 473)  (140 473)  routing T_3_29.sp12_v_b_0 <X> T_3_29.lc_trk_g2_0
 (15 9)  (141 473)  (141 473)  routing T_3_29.sp12_v_b_0 <X> T_3_29.lc_trk_g2_0
 (17 9)  (143 473)  (143 473)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (148 473)  (148 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (155 473)  (155 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 473)  (156 473)  routing T_3_29.lc_trk_g0_7 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (42 9)  (168 473)  (168 473)  LC_4 Logic Functioning bit
 (51 9)  (177 473)  (177 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (148 474)  (148 474)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (150 474)  (150 474)  routing T_3_29.tnl_op_7 <X> T_3_29.lc_trk_g2_7
 (26 10)  (152 474)  (152 474)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 474)  (153 474)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 474)  (155 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 474)  (156 474)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 474)  (157 474)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 474)  (158 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 474)  (159 474)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 474)  (161 474)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.input_2_5
 (36 10)  (162 474)  (162 474)  LC_5 Logic Functioning bit
 (37 10)  (163 474)  (163 474)  LC_5 Logic Functioning bit
 (38 10)  (164 474)  (164 474)  LC_5 Logic Functioning bit
 (39 10)  (165 474)  (165 474)  LC_5 Logic Functioning bit
 (41 10)  (167 474)  (167 474)  LC_5 Logic Functioning bit
 (51 10)  (177 474)  (177 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (140 475)  (140 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (15 11)  (141 475)  (141 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (16 11)  (142 475)  (142 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (17 11)  (143 475)  (143 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (147 475)  (147 475)  routing T_3_29.tnl_op_7 <X> T_3_29.lc_trk_g2_7
 (27 11)  (153 475)  (153 475)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 475)  (154 475)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 475)  (155 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 475)  (158 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (159 475)  (159 475)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.input_2_5
 (34 11)  (160 475)  (160 475)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.input_2_5
 (35 11)  (161 475)  (161 475)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.input_2_5
 (36 11)  (162 475)  (162 475)  LC_5 Logic Functioning bit
 (37 11)  (163 475)  (163 475)  LC_5 Logic Functioning bit
 (38 11)  (164 475)  (164 475)  LC_5 Logic Functioning bit
 (39 11)  (165 475)  (165 475)  LC_5 Logic Functioning bit
 (41 11)  (167 475)  (167 475)  LC_5 Logic Functioning bit
 (43 11)  (169 475)  (169 475)  LC_5 Logic Functioning bit
 (14 12)  (140 476)  (140 476)  routing T_3_29.rgt_op_0 <X> T_3_29.lc_trk_g3_0
 (16 12)  (142 476)  (142 476)  routing T_3_29.sp4_v_b_33 <X> T_3_29.lc_trk_g3_1
 (17 12)  (143 476)  (143 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (144 476)  (144 476)  routing T_3_29.sp4_v_b_33 <X> T_3_29.lc_trk_g3_1
 (22 12)  (148 476)  (148 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (149 476)  (149 476)  routing T_3_29.sp4_h_r_27 <X> T_3_29.lc_trk_g3_3
 (24 12)  (150 476)  (150 476)  routing T_3_29.sp4_h_r_27 <X> T_3_29.lc_trk_g3_3
 (25 12)  (151 476)  (151 476)  routing T_3_29.rgt_op_2 <X> T_3_29.lc_trk_g3_2
 (26 12)  (152 476)  (152 476)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 476)  (153 476)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 476)  (154 476)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 476)  (155 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 476)  (156 476)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 476)  (157 476)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 476)  (158 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 476)  (159 476)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 476)  (160 476)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 476)  (162 476)  LC_6 Logic Functioning bit
 (37 12)  (163 476)  (163 476)  LC_6 Logic Functioning bit
 (43 12)  (169 476)  (169 476)  LC_6 Logic Functioning bit
 (45 12)  (171 476)  (171 476)  LC_6 Logic Functioning bit
 (50 12)  (176 476)  (176 476)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (178 476)  (178 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (141 477)  (141 477)  routing T_3_29.rgt_op_0 <X> T_3_29.lc_trk_g3_0
 (17 13)  (143 477)  (143 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (144 477)  (144 477)  routing T_3_29.sp4_v_b_33 <X> T_3_29.lc_trk_g3_1
 (21 13)  (147 477)  (147 477)  routing T_3_29.sp4_h_r_27 <X> T_3_29.lc_trk_g3_3
 (22 13)  (148 477)  (148 477)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (150 477)  (150 477)  routing T_3_29.rgt_op_2 <X> T_3_29.lc_trk_g3_2
 (28 13)  (154 477)  (154 477)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 477)  (155 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 477)  (156 477)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (43 13)  (169 477)  (169 477)  LC_6 Logic Functioning bit
 (14 14)  (140 478)  (140 478)  routing T_3_29.sp4_v_t_17 <X> T_3_29.lc_trk_g3_4
 (22 14)  (148 478)  (148 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (151 478)  (151 478)  routing T_3_29.wire_logic_cluster/lc_6/out <X> T_3_29.lc_trk_g3_6
 (27 14)  (153 478)  (153 478)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 478)  (154 478)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 478)  (155 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 478)  (158 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 478)  (159 478)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 478)  (160 478)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (42 14)  (168 478)  (168 478)  LC_7 Logic Functioning bit
 (16 15)  (142 479)  (142 479)  routing T_3_29.sp4_v_t_17 <X> T_3_29.lc_trk_g3_4
 (17 15)  (143 479)  (143 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (147 479)  (147 479)  routing T_3_29.sp4_r_v_b_47 <X> T_3_29.lc_trk_g3_7
 (22 15)  (148 479)  (148 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (152 479)  (152 479)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 479)  (153 479)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 479)  (154 479)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 479)  (155 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 479)  (157 479)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 479)  (158 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (160 479)  (160 479)  routing T_3_29.lc_trk_g1_2 <X> T_3_29.input_2_7
 (35 15)  (161 479)  (161 479)  routing T_3_29.lc_trk_g1_2 <X> T_3_29.input_2_7
 (51 15)  (177 479)  (177 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_29

 (16 0)  (196 464)  (196 464)  routing T_4_29.sp4_v_b_1 <X> T_4_29.lc_trk_g0_1
 (17 0)  (197 464)  (197 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (198 464)  (198 464)  routing T_4_29.sp4_v_b_1 <X> T_4_29.lc_trk_g0_1
 (22 0)  (202 464)  (202 464)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (204 464)  (204 464)  routing T_4_29.bot_op_3 <X> T_4_29.lc_trk_g0_3
 (26 0)  (206 464)  (206 464)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 464)  (207 464)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 464)  (208 464)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 464)  (209 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 464)  (211 464)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 464)  (212 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 464)  (214 464)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 464)  (216 464)  LC_0 Logic Functioning bit
 (37 0)  (217 464)  (217 464)  LC_0 Logic Functioning bit
 (38 0)  (218 464)  (218 464)  LC_0 Logic Functioning bit
 (39 0)  (219 464)  (219 464)  LC_0 Logic Functioning bit
 (41 0)  (221 464)  (221 464)  LC_0 Logic Functioning bit
 (43 0)  (223 464)  (223 464)  LC_0 Logic Functioning bit
 (9 1)  (189 465)  (189 465)  routing T_4_29.sp4_v_t_40 <X> T_4_29.sp4_v_b_1
 (10 1)  (190 465)  (190 465)  routing T_4_29.sp4_v_t_40 <X> T_4_29.sp4_v_b_1
 (26 1)  (206 465)  (206 465)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 465)  (207 465)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 465)  (208 465)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 465)  (209 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 465)  (210 465)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 465)  (216 465)  LC_0 Logic Functioning bit
 (38 1)  (218 465)  (218 465)  LC_0 Logic Functioning bit
 (0 2)  (180 466)  (180 466)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (2 2)  (182 466)  (182 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 466)  (194 466)  routing T_4_29.lft_op_4 <X> T_4_29.lc_trk_g0_4
 (21 2)  (201 466)  (201 466)  routing T_4_29.sp4_h_l_2 <X> T_4_29.lc_trk_g0_7
 (22 2)  (202 466)  (202 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 466)  (203 466)  routing T_4_29.sp4_h_l_2 <X> T_4_29.lc_trk_g0_7
 (24 2)  (204 466)  (204 466)  routing T_4_29.sp4_h_l_2 <X> T_4_29.lc_trk_g0_7
 (25 2)  (205 466)  (205 466)  routing T_4_29.lft_op_6 <X> T_4_29.lc_trk_g0_6
 (0 3)  (180 467)  (180 467)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (15 3)  (195 467)  (195 467)  routing T_4_29.lft_op_4 <X> T_4_29.lc_trk_g0_4
 (17 3)  (197 467)  (197 467)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (202 467)  (202 467)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (204 467)  (204 467)  routing T_4_29.lft_op_6 <X> T_4_29.lc_trk_g0_6
 (15 4)  (195 468)  (195 468)  routing T_4_29.lft_op_1 <X> T_4_29.lc_trk_g1_1
 (17 4)  (197 468)  (197 468)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (198 468)  (198 468)  routing T_4_29.lft_op_1 <X> T_4_29.lc_trk_g1_1
 (25 4)  (205 468)  (205 468)  routing T_4_29.lft_op_2 <X> T_4_29.lc_trk_g1_2
 (29 4)  (209 468)  (209 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 468)  (211 468)  routing T_4_29.lc_trk_g3_4 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 468)  (212 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 468)  (213 468)  routing T_4_29.lc_trk_g3_4 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 468)  (214 468)  routing T_4_29.lc_trk_g3_4 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 468)  (216 468)  LC_2 Logic Functioning bit
 (37 4)  (217 468)  (217 468)  LC_2 Logic Functioning bit
 (38 4)  (218 468)  (218 468)  LC_2 Logic Functioning bit
 (39 4)  (219 468)  (219 468)  LC_2 Logic Functioning bit
 (41 4)  (221 468)  (221 468)  LC_2 Logic Functioning bit
 (43 4)  (223 468)  (223 468)  LC_2 Logic Functioning bit
 (45 4)  (225 468)  (225 468)  LC_2 Logic Functioning bit
 (15 5)  (195 469)  (195 469)  routing T_4_29.sp4_v_t_5 <X> T_4_29.lc_trk_g1_0
 (16 5)  (196 469)  (196 469)  routing T_4_29.sp4_v_t_5 <X> T_4_29.lc_trk_g1_0
 (17 5)  (197 469)  (197 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (202 469)  (202 469)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (204 469)  (204 469)  routing T_4_29.lft_op_2 <X> T_4_29.lc_trk_g1_2
 (26 5)  (206 469)  (206 469)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 469)  (208 469)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 469)  (209 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (217 469)  (217 469)  LC_2 Logic Functioning bit
 (39 5)  (219 469)  (219 469)  LC_2 Logic Functioning bit
 (48 5)  (228 469)  (228 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (188 470)  (188 470)  routing T_4_29.sp4_h_r_8 <X> T_4_29.sp4_h_l_41
 (10 6)  (190 470)  (190 470)  routing T_4_29.sp4_h_r_8 <X> T_4_29.sp4_h_l_41
 (12 6)  (192 470)  (192 470)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_h_l_40
 (14 6)  (194 470)  (194 470)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (25 6)  (205 470)  (205 470)  routing T_4_29.sp12_h_l_5 <X> T_4_29.lc_trk_g1_6
 (26 6)  (206 470)  (206 470)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 470)  (209 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 470)  (210 470)  routing T_4_29.lc_trk_g0_4 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 470)  (212 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 470)  (213 470)  routing T_4_29.lc_trk_g2_0 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 470)  (215 470)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.input_2_3
 (36 6)  (216 470)  (216 470)  LC_3 Logic Functioning bit
 (37 6)  (217 470)  (217 470)  LC_3 Logic Functioning bit
 (38 6)  (218 470)  (218 470)  LC_3 Logic Functioning bit
 (41 6)  (221 470)  (221 470)  LC_3 Logic Functioning bit
 (42 6)  (222 470)  (222 470)  LC_3 Logic Functioning bit
 (43 6)  (223 470)  (223 470)  LC_3 Logic Functioning bit
 (46 6)  (226 470)  (226 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (232 470)  (232 470)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (192 471)  (192 471)  routing T_4_29.sp4_h_l_40 <X> T_4_29.sp4_v_t_40
 (13 7)  (193 471)  (193 471)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_h_l_40
 (15 7)  (195 471)  (195 471)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (16 7)  (196 471)  (196 471)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (17 7)  (197 471)  (197 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (202 471)  (202 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (204 471)  (204 471)  routing T_4_29.sp12_h_l_5 <X> T_4_29.lc_trk_g1_6
 (25 7)  (205 471)  (205 471)  routing T_4_29.sp12_h_l_5 <X> T_4_29.lc_trk_g1_6
 (26 7)  (206 471)  (206 471)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 471)  (207 471)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 471)  (209 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 471)  (212 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (215 471)  (215 471)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.input_2_3
 (36 7)  (216 471)  (216 471)  LC_3 Logic Functioning bit
 (37 7)  (217 471)  (217 471)  LC_3 Logic Functioning bit
 (38 7)  (218 471)  (218 471)  LC_3 Logic Functioning bit
 (40 7)  (220 471)  (220 471)  LC_3 Logic Functioning bit
 (41 7)  (221 471)  (221 471)  LC_3 Logic Functioning bit
 (42 7)  (222 471)  (222 471)  LC_3 Logic Functioning bit
 (43 7)  (223 471)  (223 471)  LC_3 Logic Functioning bit
 (14 8)  (194 472)  (194 472)  routing T_4_29.sp4_h_l_21 <X> T_4_29.lc_trk_g2_0
 (25 8)  (205 472)  (205 472)  routing T_4_29.wire_logic_cluster/lc_2/out <X> T_4_29.lc_trk_g2_2
 (26 8)  (206 472)  (206 472)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (32 8)  (212 472)  (212 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 472)  (214 472)  routing T_4_29.lc_trk_g1_0 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 472)  (216 472)  LC_4 Logic Functioning bit
 (37 8)  (217 472)  (217 472)  LC_4 Logic Functioning bit
 (38 8)  (218 472)  (218 472)  LC_4 Logic Functioning bit
 (39 8)  (219 472)  (219 472)  LC_4 Logic Functioning bit
 (40 8)  (220 472)  (220 472)  LC_4 Logic Functioning bit
 (42 8)  (222 472)  (222 472)  LC_4 Logic Functioning bit
 (15 9)  (195 473)  (195 473)  routing T_4_29.sp4_h_l_21 <X> T_4_29.lc_trk_g2_0
 (16 9)  (196 473)  (196 473)  routing T_4_29.sp4_h_l_21 <X> T_4_29.lc_trk_g2_0
 (17 9)  (197 473)  (197 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (202 473)  (202 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (206 473)  (206 473)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 473)  (209 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 473)  (216 473)  LC_4 Logic Functioning bit
 (37 9)  (217 473)  (217 473)  LC_4 Logic Functioning bit
 (38 9)  (218 473)  (218 473)  LC_4 Logic Functioning bit
 (39 9)  (219 473)  (219 473)  LC_4 Logic Functioning bit
 (41 9)  (221 473)  (221 473)  LC_4 Logic Functioning bit
 (43 9)  (223 473)  (223 473)  LC_4 Logic Functioning bit
 (52 9)  (232 473)  (232 473)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (201 474)  (201 474)  routing T_4_29.wire_logic_cluster/lc_7/out <X> T_4_29.lc_trk_g2_7
 (22 10)  (202 474)  (202 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (205 474)  (205 474)  routing T_4_29.sp4_h_r_38 <X> T_4_29.lc_trk_g2_6
 (28 10)  (208 474)  (208 474)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 474)  (209 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 474)  (211 474)  routing T_4_29.lc_trk_g2_6 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 474)  (212 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 474)  (213 474)  routing T_4_29.lc_trk_g2_6 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 474)  (216 474)  LC_5 Logic Functioning bit
 (37 10)  (217 474)  (217 474)  LC_5 Logic Functioning bit
 (38 10)  (218 474)  (218 474)  LC_5 Logic Functioning bit
 (39 10)  (219 474)  (219 474)  LC_5 Logic Functioning bit
 (41 10)  (221 474)  (221 474)  LC_5 Logic Functioning bit
 (42 10)  (222 474)  (222 474)  LC_5 Logic Functioning bit
 (43 10)  (223 474)  (223 474)  LC_5 Logic Functioning bit
 (22 11)  (202 475)  (202 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (203 475)  (203 475)  routing T_4_29.sp4_h_r_38 <X> T_4_29.lc_trk_g2_6
 (24 11)  (204 475)  (204 475)  routing T_4_29.sp4_h_r_38 <X> T_4_29.lc_trk_g2_6
 (27 11)  (207 475)  (207 475)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 475)  (208 475)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 475)  (209 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 475)  (210 475)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 475)  (211 475)  routing T_4_29.lc_trk_g2_6 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 475)  (212 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (214 475)  (214 475)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.input_2_5
 (35 11)  (215 475)  (215 475)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.input_2_5
 (36 11)  (216 475)  (216 475)  LC_5 Logic Functioning bit
 (37 11)  (217 475)  (217 475)  LC_5 Logic Functioning bit
 (38 11)  (218 475)  (218 475)  LC_5 Logic Functioning bit
 (39 11)  (219 475)  (219 475)  LC_5 Logic Functioning bit
 (40 11)  (220 475)  (220 475)  LC_5 Logic Functioning bit
 (41 11)  (221 475)  (221 475)  LC_5 Logic Functioning bit
 (42 11)  (222 475)  (222 475)  LC_5 Logic Functioning bit
 (43 11)  (223 475)  (223 475)  LC_5 Logic Functioning bit
 (51 11)  (231 475)  (231 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (205 476)  (205 476)  routing T_4_29.rgt_op_2 <X> T_4_29.lc_trk_g3_2
 (29 12)  (209 476)  (209 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 476)  (211 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 476)  (212 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 476)  (213 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 476)  (214 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 476)  (216 476)  LC_6 Logic Functioning bit
 (38 12)  (218 476)  (218 476)  LC_6 Logic Functioning bit
 (14 13)  (194 477)  (194 477)  routing T_4_29.sp4_h_r_24 <X> T_4_29.lc_trk_g3_0
 (15 13)  (195 477)  (195 477)  routing T_4_29.sp4_h_r_24 <X> T_4_29.lc_trk_g3_0
 (16 13)  (196 477)  (196 477)  routing T_4_29.sp4_h_r_24 <X> T_4_29.lc_trk_g3_0
 (17 13)  (197 477)  (197 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (202 477)  (202 477)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (204 477)  (204 477)  routing T_4_29.rgt_op_2 <X> T_4_29.lc_trk_g3_2
 (30 13)  (210 477)  (210 477)  routing T_4_29.lc_trk_g0_3 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 477)  (211 477)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 477)  (216 477)  LC_6 Logic Functioning bit
 (38 13)  (218 477)  (218 477)  LC_6 Logic Functioning bit
 (13 14)  (193 478)  (193 478)  routing T_4_29.sp4_h_r_11 <X> T_4_29.sp4_v_t_46
 (14 14)  (194 478)  (194 478)  routing T_4_29.sp4_h_r_44 <X> T_4_29.lc_trk_g3_4
 (22 14)  (202 478)  (202 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (203 478)  (203 478)  routing T_4_29.sp4_v_b_47 <X> T_4_29.lc_trk_g3_7
 (24 14)  (204 478)  (204 478)  routing T_4_29.sp4_v_b_47 <X> T_4_29.lc_trk_g3_7
 (26 14)  (206 478)  (206 478)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 478)  (207 478)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 478)  (208 478)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 478)  (209 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 478)  (210 478)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 478)  (212 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 478)  (214 478)  routing T_4_29.lc_trk_g1_1 <X> T_4_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 478)  (216 478)  LC_7 Logic Functioning bit
 (38 14)  (218 478)  (218 478)  LC_7 Logic Functioning bit
 (41 14)  (221 478)  (221 478)  LC_7 Logic Functioning bit
 (45 14)  (225 478)  (225 478)  LC_7 Logic Functioning bit
 (50 14)  (230 478)  (230 478)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (192 479)  (192 479)  routing T_4_29.sp4_h_r_11 <X> T_4_29.sp4_v_t_46
 (14 15)  (194 479)  (194 479)  routing T_4_29.sp4_h_r_44 <X> T_4_29.lc_trk_g3_4
 (15 15)  (195 479)  (195 479)  routing T_4_29.sp4_h_r_44 <X> T_4_29.lc_trk_g3_4
 (16 15)  (196 479)  (196 479)  routing T_4_29.sp4_h_r_44 <X> T_4_29.lc_trk_g3_4
 (17 15)  (197 479)  (197 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (202 479)  (202 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (205 479)  (205 479)  routing T_4_29.sp4_r_v_b_46 <X> T_4_29.lc_trk_g3_6
 (26 15)  (206 479)  (206 479)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 479)  (208 479)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 479)  (209 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 479)  (210 479)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (37 15)  (217 479)  (217 479)  LC_7 Logic Functioning bit
 (39 15)  (219 479)  (219 479)  LC_7 Logic Functioning bit
 (43 15)  (223 479)  (223 479)  LC_7 Logic Functioning bit


LogicTile_5_29

 (15 0)  (249 464)  (249 464)  routing T_5_29.sp4_h_r_1 <X> T_5_29.lc_trk_g0_1
 (16 0)  (250 464)  (250 464)  routing T_5_29.sp4_h_r_1 <X> T_5_29.lc_trk_g0_1
 (17 0)  (251 464)  (251 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (260 464)  (260 464)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 464)  (261 464)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 464)  (263 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 464)  (266 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 464)  (267 464)  routing T_5_29.lc_trk_g2_1 <X> T_5_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 464)  (270 464)  LC_0 Logic Functioning bit
 (38 0)  (272 464)  (272 464)  LC_0 Logic Functioning bit
 (41 0)  (275 464)  (275 464)  LC_0 Logic Functioning bit
 (43 0)  (277 464)  (277 464)  LC_0 Logic Functioning bit
 (45 0)  (279 464)  (279 464)  LC_0 Logic Functioning bit
 (46 0)  (280 464)  (280 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (247 465)  (247 465)  routing T_5_29.sp4_v_t_44 <X> T_5_29.sp4_h_r_2
 (18 1)  (252 465)  (252 465)  routing T_5_29.sp4_h_r_1 <X> T_5_29.lc_trk_g0_1
 (27 1)  (261 465)  (261 465)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 465)  (262 465)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 465)  (263 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 465)  (270 465)  LC_0 Logic Functioning bit
 (38 1)  (272 465)  (272 465)  LC_0 Logic Functioning bit
 (40 1)  (274 465)  (274 465)  LC_0 Logic Functioning bit
 (42 1)  (276 465)  (276 465)  LC_0 Logic Functioning bit
 (0 2)  (234 466)  (234 466)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (2 2)  (236 466)  (236 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (255 466)  (255 466)  routing T_5_29.lft_op_7 <X> T_5_29.lc_trk_g0_7
 (22 2)  (256 466)  (256 466)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (258 466)  (258 466)  routing T_5_29.lft_op_7 <X> T_5_29.lc_trk_g0_7
 (25 2)  (259 466)  (259 466)  routing T_5_29.sp4_h_l_11 <X> T_5_29.lc_trk_g0_6
 (26 2)  (260 466)  (260 466)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 466)  (261 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 466)  (262 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 466)  (263 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 466)  (266 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 466)  (268 466)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 466)  (270 466)  LC_1 Logic Functioning bit
 (38 2)  (272 466)  (272 466)  LC_1 Logic Functioning bit
 (41 2)  (275 466)  (275 466)  LC_1 Logic Functioning bit
 (43 2)  (277 466)  (277 466)  LC_1 Logic Functioning bit
 (45 2)  (279 466)  (279 466)  LC_1 Logic Functioning bit
 (46 2)  (280 466)  (280 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (286 466)  (286 466)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (234 467)  (234 467)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (22 3)  (256 467)  (256 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (257 467)  (257 467)  routing T_5_29.sp4_h_l_11 <X> T_5_29.lc_trk_g0_6
 (24 3)  (258 467)  (258 467)  routing T_5_29.sp4_h_l_11 <X> T_5_29.lc_trk_g0_6
 (25 3)  (259 467)  (259 467)  routing T_5_29.sp4_h_l_11 <X> T_5_29.lc_trk_g0_6
 (26 3)  (260 467)  (260 467)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 467)  (261 467)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 467)  (262 467)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 467)  (263 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 467)  (265 467)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 467)  (270 467)  LC_1 Logic Functioning bit
 (38 3)  (272 467)  (272 467)  LC_1 Logic Functioning bit
 (40 3)  (274 467)  (274 467)  LC_1 Logic Functioning bit
 (42 3)  (276 467)  (276 467)  LC_1 Logic Functioning bit
 (14 4)  (248 468)  (248 468)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (15 4)  (249 468)  (249 468)  routing T_5_29.sp4_h_l_4 <X> T_5_29.lc_trk_g1_1
 (16 4)  (250 468)  (250 468)  routing T_5_29.sp4_h_l_4 <X> T_5_29.lc_trk_g1_1
 (17 4)  (251 468)  (251 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (252 468)  (252 468)  routing T_5_29.sp4_h_l_4 <X> T_5_29.lc_trk_g1_1
 (22 4)  (256 468)  (256 468)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (258 468)  (258 468)  routing T_5_29.top_op_3 <X> T_5_29.lc_trk_g1_3
 (29 4)  (263 468)  (263 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 468)  (264 468)  routing T_5_29.lc_trk_g0_7 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 468)  (266 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 468)  (267 468)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 468)  (268 468)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 468)  (269 468)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.input_2_2
 (36 4)  (270 468)  (270 468)  LC_2 Logic Functioning bit
 (14 5)  (248 469)  (248 469)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (15 5)  (249 469)  (249 469)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (16 5)  (250 469)  (250 469)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (17 5)  (251 469)  (251 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (252 469)  (252 469)  routing T_5_29.sp4_h_l_4 <X> T_5_29.lc_trk_g1_1
 (21 5)  (255 469)  (255 469)  routing T_5_29.top_op_3 <X> T_5_29.lc_trk_g1_3
 (28 5)  (262 469)  (262 469)  routing T_5_29.lc_trk_g2_0 <X> T_5_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 469)  (263 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 469)  (264 469)  routing T_5_29.lc_trk_g0_7 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 469)  (265 469)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 469)  (266 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (267 469)  (267 469)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.input_2_2
 (35 5)  (269 469)  (269 469)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.input_2_2
 (15 6)  (249 470)  (249 470)  routing T_5_29.sp4_h_r_5 <X> T_5_29.lc_trk_g1_5
 (16 6)  (250 470)  (250 470)  routing T_5_29.sp4_h_r_5 <X> T_5_29.lc_trk_g1_5
 (17 6)  (251 470)  (251 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (255 470)  (255 470)  routing T_5_29.lft_op_7 <X> T_5_29.lc_trk_g1_7
 (22 6)  (256 470)  (256 470)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (258 470)  (258 470)  routing T_5_29.lft_op_7 <X> T_5_29.lc_trk_g1_7
 (29 6)  (263 470)  (263 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 470)  (264 470)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 470)  (266 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 470)  (268 470)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 470)  (270 470)  LC_3 Logic Functioning bit
 (38 6)  (272 470)  (272 470)  LC_3 Logic Functioning bit
 (41 6)  (275 470)  (275 470)  LC_3 Logic Functioning bit
 (43 6)  (277 470)  (277 470)  LC_3 Logic Functioning bit
 (45 6)  (279 470)  (279 470)  LC_3 Logic Functioning bit
 (46 6)  (280 470)  (280 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (252 471)  (252 471)  routing T_5_29.sp4_h_r_5 <X> T_5_29.lc_trk_g1_5
 (19 7)  (253 471)  (253 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (261 471)  (261 471)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 471)  (262 471)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 471)  (263 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 471)  (264 471)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 471)  (265 471)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 471)  (270 471)  LC_3 Logic Functioning bit
 (38 7)  (272 471)  (272 471)  LC_3 Logic Functioning bit
 (40 7)  (274 471)  (274 471)  LC_3 Logic Functioning bit
 (42 7)  (276 471)  (276 471)  LC_3 Logic Functioning bit
 (51 7)  (285 471)  (285 471)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (248 472)  (248 472)  routing T_5_29.sp4_h_r_40 <X> T_5_29.lc_trk_g2_0
 (17 8)  (251 472)  (251 472)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (252 472)  (252 472)  routing T_5_29.bnl_op_1 <X> T_5_29.lc_trk_g2_1
 (22 8)  (256 472)  (256 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 472)  (257 472)  routing T_5_29.sp4_h_r_27 <X> T_5_29.lc_trk_g2_3
 (24 8)  (258 472)  (258 472)  routing T_5_29.sp4_h_r_27 <X> T_5_29.lc_trk_g2_3
 (25 8)  (259 472)  (259 472)  routing T_5_29.sp4_v_b_26 <X> T_5_29.lc_trk_g2_2
 (29 8)  (263 472)  (263 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 472)  (266 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 472)  (267 472)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 472)  (269 472)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.input_2_4
 (36 8)  (270 472)  (270 472)  LC_4 Logic Functioning bit
 (37 8)  (271 472)  (271 472)  LC_4 Logic Functioning bit
 (38 8)  (272 472)  (272 472)  LC_4 Logic Functioning bit
 (41 8)  (275 472)  (275 472)  LC_4 Logic Functioning bit
 (43 8)  (277 472)  (277 472)  LC_4 Logic Functioning bit
 (14 9)  (248 473)  (248 473)  routing T_5_29.sp4_h_r_40 <X> T_5_29.lc_trk_g2_0
 (15 9)  (249 473)  (249 473)  routing T_5_29.sp4_h_r_40 <X> T_5_29.lc_trk_g2_0
 (16 9)  (250 473)  (250 473)  routing T_5_29.sp4_h_r_40 <X> T_5_29.lc_trk_g2_0
 (17 9)  (251 473)  (251 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (252 473)  (252 473)  routing T_5_29.bnl_op_1 <X> T_5_29.lc_trk_g2_1
 (21 9)  (255 473)  (255 473)  routing T_5_29.sp4_h_r_27 <X> T_5_29.lc_trk_g2_3
 (22 9)  (256 473)  (256 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 473)  (257 473)  routing T_5_29.sp4_v_b_26 <X> T_5_29.lc_trk_g2_2
 (26 9)  (260 473)  (260 473)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 473)  (262 473)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 473)  (263 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 473)  (265 473)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 473)  (266 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (268 473)  (268 473)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.input_2_4
 (35 9)  (269 473)  (269 473)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.input_2_4
 (36 9)  (270 473)  (270 473)  LC_4 Logic Functioning bit
 (39 9)  (273 473)  (273 473)  LC_4 Logic Functioning bit
 (40 9)  (274 473)  (274 473)  LC_4 Logic Functioning bit
 (22 10)  (256 474)  (256 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (260 474)  (260 474)  routing T_5_29.lc_trk_g0_7 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 474)  (261 474)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 474)  (263 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 474)  (264 474)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 474)  (266 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 474)  (268 474)  routing T_5_29.lc_trk_g1_1 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 474)  (270 474)  LC_5 Logic Functioning bit
 (37 10)  (271 474)  (271 474)  LC_5 Logic Functioning bit
 (43 10)  (277 474)  (277 474)  LC_5 Logic Functioning bit
 (50 10)  (284 474)  (284 474)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (255 475)  (255 475)  routing T_5_29.sp4_r_v_b_39 <X> T_5_29.lc_trk_g2_7
 (22 11)  (256 475)  (256 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (257 475)  (257 475)  routing T_5_29.sp4_v_b_46 <X> T_5_29.lc_trk_g2_6
 (24 11)  (258 475)  (258 475)  routing T_5_29.sp4_v_b_46 <X> T_5_29.lc_trk_g2_6
 (26 11)  (260 475)  (260 475)  routing T_5_29.lc_trk_g0_7 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 475)  (263 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 475)  (270 475)  LC_5 Logic Functioning bit
 (37 11)  (271 475)  (271 475)  LC_5 Logic Functioning bit
 (38 11)  (272 475)  (272 475)  LC_5 Logic Functioning bit
 (41 11)  (275 475)  (275 475)  LC_5 Logic Functioning bit
 (42 11)  (276 475)  (276 475)  LC_5 Logic Functioning bit
 (17 12)  (251 476)  (251 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 476)  (252 476)  routing T_5_29.wire_logic_cluster/lc_1/out <X> T_5_29.lc_trk_g3_1
 (25 12)  (259 476)  (259 476)  routing T_5_29.sp4_v_b_26 <X> T_5_29.lc_trk_g3_2
 (28 12)  (262 476)  (262 476)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 476)  (263 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 476)  (264 476)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 476)  (265 476)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 476)  (266 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 476)  (267 476)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 476)  (268 476)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 476)  (270 476)  LC_6 Logic Functioning bit
 (38 12)  (272 476)  (272 476)  LC_6 Logic Functioning bit
 (40 12)  (274 476)  (274 476)  LC_6 Logic Functioning bit
 (42 12)  (276 476)  (276 476)  LC_6 Logic Functioning bit
 (43 12)  (277 476)  (277 476)  LC_6 Logic Functioning bit
 (50 12)  (284 476)  (284 476)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (285 476)  (285 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (249 477)  (249 477)  routing T_5_29.sp4_v_t_29 <X> T_5_29.lc_trk_g3_0
 (16 13)  (250 477)  (250 477)  routing T_5_29.sp4_v_t_29 <X> T_5_29.lc_trk_g3_0
 (17 13)  (251 477)  (251 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (256 477)  (256 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (257 477)  (257 477)  routing T_5_29.sp4_v_b_26 <X> T_5_29.lc_trk_g3_2
 (30 13)  (264 477)  (264 477)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 477)  (270 477)  LC_6 Logic Functioning bit
 (38 13)  (272 477)  (272 477)  LC_6 Logic Functioning bit
 (40 13)  (274 477)  (274 477)  LC_6 Logic Functioning bit
 (42 13)  (276 477)  (276 477)  LC_6 Logic Functioning bit
 (43 13)  (277 477)  (277 477)  LC_6 Logic Functioning bit
 (14 14)  (248 478)  (248 478)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g3_4
 (16 14)  (250 478)  (250 478)  routing T_5_29.sp12_v_t_10 <X> T_5_29.lc_trk_g3_5
 (17 14)  (251 478)  (251 478)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (14 15)  (248 479)  (248 479)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g3_4
 (15 15)  (249 479)  (249 479)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g3_4
 (16 15)  (250 479)  (250 479)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g3_4
 (17 15)  (251 479)  (251 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (256 479)  (256 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 479)  (259 479)  routing T_5_29.sp4_r_v_b_46 <X> T_5_29.lc_trk_g3_6


LogicTile_6_29

 (14 0)  (302 464)  (302 464)  routing T_6_29.sp4_h_r_8 <X> T_6_29.lc_trk_g0_0
 (15 0)  (303 464)  (303 464)  routing T_6_29.sp4_h_r_9 <X> T_6_29.lc_trk_g0_1
 (16 0)  (304 464)  (304 464)  routing T_6_29.sp4_h_r_9 <X> T_6_29.lc_trk_g0_1
 (17 0)  (305 464)  (305 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (306 464)  (306 464)  routing T_6_29.sp4_h_r_9 <X> T_6_29.lc_trk_g0_1
 (27 0)  (315 464)  (315 464)  routing T_6_29.lc_trk_g1_0 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 464)  (317 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 464)  (319 464)  routing T_6_29.lc_trk_g0_5 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 464)  (320 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 464)  (324 464)  LC_0 Logic Functioning bit
 (38 0)  (326 464)  (326 464)  LC_0 Logic Functioning bit
 (41 0)  (329 464)  (329 464)  LC_0 Logic Functioning bit
 (43 0)  (331 464)  (331 464)  LC_0 Logic Functioning bit
 (45 0)  (333 464)  (333 464)  LC_0 Logic Functioning bit
 (48 0)  (336 464)  (336 464)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (341 464)  (341 464)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (303 465)  (303 465)  routing T_6_29.sp4_h_r_8 <X> T_6_29.lc_trk_g0_0
 (16 1)  (304 465)  (304 465)  routing T_6_29.sp4_h_r_8 <X> T_6_29.lc_trk_g0_0
 (17 1)  (305 465)  (305 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (27 1)  (315 465)  (315 465)  routing T_6_29.lc_trk_g1_1 <X> T_6_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 465)  (317 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 465)  (324 465)  LC_0 Logic Functioning bit
 (38 1)  (326 465)  (326 465)  LC_0 Logic Functioning bit
 (40 1)  (328 465)  (328 465)  LC_0 Logic Functioning bit
 (42 1)  (330 465)  (330 465)  LC_0 Logic Functioning bit
 (0 2)  (288 466)  (288 466)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 466)  (302 466)  routing T_6_29.wire_logic_cluster/lc_4/out <X> T_6_29.lc_trk_g0_4
 (16 2)  (304 466)  (304 466)  routing T_6_29.sp4_v_b_5 <X> T_6_29.lc_trk_g0_5
 (17 2)  (305 466)  (305 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (306 466)  (306 466)  routing T_6_29.sp4_v_b_5 <X> T_6_29.lc_trk_g0_5
 (27 2)  (315 466)  (315 466)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 466)  (317 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 466)  (318 466)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 466)  (319 466)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 466)  (320 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (329 466)  (329 466)  LC_1 Logic Functioning bit
 (43 2)  (331 466)  (331 466)  LC_1 Logic Functioning bit
 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (17 3)  (305 467)  (305 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (318 467)  (318 467)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (41 3)  (329 467)  (329 467)  LC_1 Logic Functioning bit
 (43 3)  (331 467)  (331 467)  LC_1 Logic Functioning bit
 (14 4)  (302 468)  (302 468)  routing T_6_29.wire_logic_cluster/lc_0/out <X> T_6_29.lc_trk_g1_0
 (16 4)  (304 468)  (304 468)  routing T_6_29.sp4_v_b_1 <X> T_6_29.lc_trk_g1_1
 (17 4)  (305 468)  (305 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (306 468)  (306 468)  routing T_6_29.sp4_v_b_1 <X> T_6_29.lc_trk_g1_1
 (21 4)  (309 468)  (309 468)  routing T_6_29.sp4_h_r_11 <X> T_6_29.lc_trk_g1_3
 (22 4)  (310 468)  (310 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 468)  (311 468)  routing T_6_29.sp4_h_r_11 <X> T_6_29.lc_trk_g1_3
 (24 4)  (312 468)  (312 468)  routing T_6_29.sp4_h_r_11 <X> T_6_29.lc_trk_g1_3
 (27 4)  (315 468)  (315 468)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 468)  (316 468)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 468)  (317 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 468)  (320 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 468)  (321 468)  routing T_6_29.lc_trk_g2_3 <X> T_6_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 468)  (324 468)  LC_2 Logic Functioning bit
 (38 4)  (326 468)  (326 468)  LC_2 Logic Functioning bit
 (43 4)  (331 468)  (331 468)  LC_2 Logic Functioning bit
 (17 5)  (305 469)  (305 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (314 469)  (314 469)  routing T_6_29.lc_trk_g1_3 <X> T_6_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 469)  (315 469)  routing T_6_29.lc_trk_g1_3 <X> T_6_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 469)  (317 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 469)  (319 469)  routing T_6_29.lc_trk_g2_3 <X> T_6_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 469)  (320 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (321 469)  (321 469)  routing T_6_29.lc_trk_g2_0 <X> T_6_29.input_2_2
 (36 5)  (324 469)  (324 469)  LC_2 Logic Functioning bit
 (39 5)  (327 469)  (327 469)  LC_2 Logic Functioning bit
 (43 5)  (331 469)  (331 469)  LC_2 Logic Functioning bit
 (17 6)  (305 470)  (305 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 470)  (306 470)  routing T_6_29.wire_logic_cluster/lc_5/out <X> T_6_29.lc_trk_g1_5
 (21 6)  (309 470)  (309 470)  routing T_6_29.wire_logic_cluster/lc_7/out <X> T_6_29.lc_trk_g1_7
 (22 6)  (310 470)  (310 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 470)  (313 470)  routing T_6_29.sp12_h_l_5 <X> T_6_29.lc_trk_g1_6
 (29 6)  (317 470)  (317 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 470)  (319 470)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 470)  (320 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 470)  (321 470)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 470)  (323 470)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.input_2_3
 (36 6)  (324 470)  (324 470)  LC_3 Logic Functioning bit
 (39 6)  (327 470)  (327 470)  LC_3 Logic Functioning bit
 (43 6)  (331 470)  (331 470)  LC_3 Logic Functioning bit
 (22 7)  (310 471)  (310 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (312 471)  (312 471)  routing T_6_29.sp12_h_l_5 <X> T_6_29.lc_trk_g1_6
 (25 7)  (313 471)  (313 471)  routing T_6_29.sp12_h_l_5 <X> T_6_29.lc_trk_g1_6
 (29 7)  (317 471)  (317 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 471)  (320 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (321 471)  (321 471)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.input_2_3
 (35 7)  (323 471)  (323 471)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.input_2_3
 (38 7)  (326 471)  (326 471)  LC_3 Logic Functioning bit
 (8 8)  (296 472)  (296 472)  routing T_6_29.sp4_v_b_7 <X> T_6_29.sp4_h_r_7
 (9 8)  (297 472)  (297 472)  routing T_6_29.sp4_v_b_7 <X> T_6_29.sp4_h_r_7
 (12 8)  (300 472)  (300 472)  routing T_6_29.sp4_h_l_40 <X> T_6_29.sp4_h_r_8
 (14 8)  (302 472)  (302 472)  routing T_6_29.sp4_h_r_40 <X> T_6_29.lc_trk_g2_0
 (22 8)  (310 472)  (310 472)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (311 472)  (311 472)  routing T_6_29.sp12_v_b_19 <X> T_6_29.lc_trk_g2_3
 (25 8)  (313 472)  (313 472)  routing T_6_29.rgt_op_2 <X> T_6_29.lc_trk_g2_2
 (26 8)  (314 472)  (314 472)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (316 472)  (316 472)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 472)  (317 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 472)  (318 472)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 472)  (319 472)  routing T_6_29.lc_trk_g2_5 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 472)  (320 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 472)  (321 472)  routing T_6_29.lc_trk_g2_5 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 472)  (324 472)  LC_4 Logic Functioning bit
 (38 8)  (326 472)  (326 472)  LC_4 Logic Functioning bit
 (41 8)  (329 472)  (329 472)  LC_4 Logic Functioning bit
 (42 8)  (330 472)  (330 472)  LC_4 Logic Functioning bit
 (45 8)  (333 472)  (333 472)  LC_4 Logic Functioning bit
 (50 8)  (338 472)  (338 472)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (339 472)  (339 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (301 473)  (301 473)  routing T_6_29.sp4_h_l_40 <X> T_6_29.sp4_h_r_8
 (14 9)  (302 473)  (302 473)  routing T_6_29.sp4_h_r_40 <X> T_6_29.lc_trk_g2_0
 (15 9)  (303 473)  (303 473)  routing T_6_29.sp4_h_r_40 <X> T_6_29.lc_trk_g2_0
 (16 9)  (304 473)  (304 473)  routing T_6_29.sp4_h_r_40 <X> T_6_29.lc_trk_g2_0
 (17 9)  (305 473)  (305 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (309 473)  (309 473)  routing T_6_29.sp12_v_b_19 <X> T_6_29.lc_trk_g2_3
 (22 9)  (310 473)  (310 473)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (312 473)  (312 473)  routing T_6_29.rgt_op_2 <X> T_6_29.lc_trk_g2_2
 (29 9)  (317 473)  (317 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 473)  (318 473)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (37 9)  (325 473)  (325 473)  LC_4 Logic Functioning bit
 (39 9)  (327 473)  (327 473)  LC_4 Logic Functioning bit
 (40 9)  (328 473)  (328 473)  LC_4 Logic Functioning bit
 (42 9)  (330 473)  (330 473)  LC_4 Logic Functioning bit
 (51 9)  (339 473)  (339 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (340 473)  (340 473)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (341 473)  (341 473)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (302 474)  (302 474)  routing T_6_29.sp4_h_r_36 <X> T_6_29.lc_trk_g2_4
 (17 10)  (305 474)  (305 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 474)  (306 474)  routing T_6_29.wire_logic_cluster/lc_5/out <X> T_6_29.lc_trk_g2_5
 (21 10)  (309 474)  (309 474)  routing T_6_29.sp4_v_t_26 <X> T_6_29.lc_trk_g2_7
 (22 10)  (310 474)  (310 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (311 474)  (311 474)  routing T_6_29.sp4_v_t_26 <X> T_6_29.lc_trk_g2_7
 (29 10)  (317 474)  (317 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 474)  (319 474)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 474)  (320 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 474)  (322 474)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 474)  (323 474)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.input_2_5
 (43 10)  (331 474)  (331 474)  LC_5 Logic Functioning bit
 (45 10)  (333 474)  (333 474)  LC_5 Logic Functioning bit
 (46 10)  (334 474)  (334 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (303 475)  (303 475)  routing T_6_29.sp4_h_r_36 <X> T_6_29.lc_trk_g2_4
 (16 11)  (304 475)  (304 475)  routing T_6_29.sp4_h_r_36 <X> T_6_29.lc_trk_g2_4
 (17 11)  (305 475)  (305 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (309 475)  (309 475)  routing T_6_29.sp4_v_t_26 <X> T_6_29.lc_trk_g2_7
 (29 11)  (317 475)  (317 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 475)  (320 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 475)  (321 475)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.input_2_5
 (35 11)  (323 475)  (323 475)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.input_2_5
 (47 11)  (335 475)  (335 475)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (339 475)  (339 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (300 476)  (300 476)  routing T_6_29.sp4_v_t_46 <X> T_6_29.sp4_h_r_11
 (14 12)  (302 476)  (302 476)  routing T_6_29.rgt_op_0 <X> T_6_29.lc_trk_g3_0
 (27 12)  (315 476)  (315 476)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 476)  (317 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 476)  (318 476)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 476)  (320 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 476)  (321 476)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 476)  (322 476)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 476)  (324 476)  LC_6 Logic Functioning bit
 (38 12)  (326 476)  (326 476)  LC_6 Logic Functioning bit
 (41 12)  (329 476)  (329 476)  LC_6 Logic Functioning bit
 (43 12)  (331 476)  (331 476)  LC_6 Logic Functioning bit
 (46 12)  (334 476)  (334 476)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (6 13)  (294 477)  (294 477)  routing T_6_29.sp4_h_l_44 <X> T_6_29.sp4_h_r_9
 (15 13)  (303 477)  (303 477)  routing T_6_29.rgt_op_0 <X> T_6_29.lc_trk_g3_0
 (17 13)  (305 477)  (305 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (310 477)  (310 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 477)  (313 477)  routing T_6_29.sp4_r_v_b_42 <X> T_6_29.lc_trk_g3_2
 (26 13)  (314 477)  (314 477)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 477)  (316 477)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 477)  (317 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 477)  (318 477)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 477)  (319 477)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (37 13)  (325 477)  (325 477)  LC_6 Logic Functioning bit
 (39 13)  (327 477)  (327 477)  LC_6 Logic Functioning bit
 (41 13)  (329 477)  (329 477)  LC_6 Logic Functioning bit
 (43 13)  (331 477)  (331 477)  LC_6 Logic Functioning bit
 (31 14)  (319 478)  (319 478)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 478)  (320 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 478)  (324 478)  LC_7 Logic Functioning bit
 (37 14)  (325 478)  (325 478)  LC_7 Logic Functioning bit
 (38 14)  (326 478)  (326 478)  LC_7 Logic Functioning bit
 (39 14)  (327 478)  (327 478)  LC_7 Logic Functioning bit
 (45 14)  (333 478)  (333 478)  LC_7 Logic Functioning bit
 (36 15)  (324 479)  (324 479)  LC_7 Logic Functioning bit
 (37 15)  (325 479)  (325 479)  LC_7 Logic Functioning bit
 (38 15)  (326 479)  (326 479)  LC_7 Logic Functioning bit
 (39 15)  (327 479)  (327 479)  LC_7 Logic Functioning bit


LogicTile_7_29

 (12 0)  (354 464)  (354 464)  routing T_7_29.sp4_h_l_46 <X> T_7_29.sp4_h_r_2
 (13 0)  (355 464)  (355 464)  routing T_7_29.sp4_h_l_39 <X> T_7_29.sp4_v_b_2
 (15 0)  (357 464)  (357 464)  routing T_7_29.sp4_h_r_1 <X> T_7_29.lc_trk_g0_1
 (16 0)  (358 464)  (358 464)  routing T_7_29.sp4_h_r_1 <X> T_7_29.lc_trk_g0_1
 (17 0)  (359 464)  (359 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (363 464)  (363 464)  routing T_7_29.sp4_h_r_19 <X> T_7_29.lc_trk_g0_3
 (22 0)  (364 464)  (364 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 464)  (365 464)  routing T_7_29.sp4_h_r_19 <X> T_7_29.lc_trk_g0_3
 (24 0)  (366 464)  (366 464)  routing T_7_29.sp4_h_r_19 <X> T_7_29.lc_trk_g0_3
 (25 0)  (367 464)  (367 464)  routing T_7_29.sp4_h_l_7 <X> T_7_29.lc_trk_g0_2
 (27 0)  (369 464)  (369 464)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 464)  (371 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 464)  (373 464)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 464)  (374 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 464)  (375 464)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 464)  (378 464)  LC_0 Logic Functioning bit
 (38 0)  (380 464)  (380 464)  LC_0 Logic Functioning bit
 (40 0)  (382 464)  (382 464)  LC_0 Logic Functioning bit
 (41 0)  (383 464)  (383 464)  LC_0 Logic Functioning bit
 (42 0)  (384 464)  (384 464)  LC_0 Logic Functioning bit
 (43 0)  (385 464)  (385 464)  LC_0 Logic Functioning bit
 (4 1)  (346 465)  (346 465)  routing T_7_29.sp4_v_t_42 <X> T_7_29.sp4_h_r_0
 (12 1)  (354 465)  (354 465)  routing T_7_29.sp4_h_l_39 <X> T_7_29.sp4_v_b_2
 (13 1)  (355 465)  (355 465)  routing T_7_29.sp4_h_l_46 <X> T_7_29.sp4_h_r_2
 (18 1)  (360 465)  (360 465)  routing T_7_29.sp4_h_r_1 <X> T_7_29.lc_trk_g0_1
 (21 1)  (363 465)  (363 465)  routing T_7_29.sp4_h_r_19 <X> T_7_29.lc_trk_g0_3
 (22 1)  (364 465)  (364 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 465)  (365 465)  routing T_7_29.sp4_h_l_7 <X> T_7_29.lc_trk_g0_2
 (24 1)  (366 465)  (366 465)  routing T_7_29.sp4_h_l_7 <X> T_7_29.lc_trk_g0_2
 (25 1)  (367 465)  (367 465)  routing T_7_29.sp4_h_l_7 <X> T_7_29.lc_trk_g0_2
 (26 1)  (368 465)  (368 465)  routing T_7_29.lc_trk_g0_2 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 465)  (371 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 465)  (372 465)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 465)  (373 465)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 465)  (379 465)  LC_0 Logic Functioning bit
 (39 1)  (381 465)  (381 465)  LC_0 Logic Functioning bit
 (40 1)  (382 465)  (382 465)  LC_0 Logic Functioning bit
 (42 1)  (384 465)  (384 465)  LC_0 Logic Functioning bit
 (0 2)  (342 466)  (342 466)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (357 466)  (357 466)  routing T_7_29.sp12_h_r_5 <X> T_7_29.lc_trk_g0_5
 (17 2)  (359 466)  (359 466)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 466)  (360 466)  routing T_7_29.sp12_h_r_5 <X> T_7_29.lc_trk_g0_5
 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (18 3)  (360 467)  (360 467)  routing T_7_29.sp12_h_r_5 <X> T_7_29.lc_trk_g0_5
 (8 4)  (350 468)  (350 468)  routing T_7_29.sp4_h_l_45 <X> T_7_29.sp4_h_r_4
 (10 4)  (352 468)  (352 468)  routing T_7_29.sp4_h_l_45 <X> T_7_29.sp4_h_r_4
 (12 4)  (354 468)  (354 468)  routing T_7_29.sp4_v_t_40 <X> T_7_29.sp4_h_r_5
 (15 4)  (357 468)  (357 468)  routing T_7_29.sp4_h_r_9 <X> T_7_29.lc_trk_g1_1
 (16 4)  (358 468)  (358 468)  routing T_7_29.sp4_h_r_9 <X> T_7_29.lc_trk_g1_1
 (17 4)  (359 468)  (359 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (360 468)  (360 468)  routing T_7_29.sp4_h_r_9 <X> T_7_29.lc_trk_g1_1
 (21 4)  (363 468)  (363 468)  routing T_7_29.sp4_h_r_11 <X> T_7_29.lc_trk_g1_3
 (22 4)  (364 468)  (364 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 468)  (365 468)  routing T_7_29.sp4_h_r_11 <X> T_7_29.lc_trk_g1_3
 (24 4)  (366 468)  (366 468)  routing T_7_29.sp4_h_r_11 <X> T_7_29.lc_trk_g1_3
 (26 4)  (368 468)  (368 468)  routing T_7_29.lc_trk_g2_4 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 468)  (371 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 468)  (372 468)  routing T_7_29.lc_trk_g0_5 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 468)  (373 468)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 468)  (374 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 468)  (375 468)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 468)  (376 468)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 468)  (380 468)  LC_2 Logic Functioning bit
 (41 4)  (383 468)  (383 468)  LC_2 Logic Functioning bit
 (43 4)  (385 468)  (385 468)  LC_2 Logic Functioning bit
 (45 4)  (387 468)  (387 468)  LC_2 Logic Functioning bit
 (22 5)  (364 469)  (364 469)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 469)  (366 469)  routing T_7_29.top_op_2 <X> T_7_29.lc_trk_g1_2
 (25 5)  (367 469)  (367 469)  routing T_7_29.top_op_2 <X> T_7_29.lc_trk_g1_2
 (28 5)  (370 469)  (370 469)  routing T_7_29.lc_trk_g2_4 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 469)  (371 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 469)  (374 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (376 469)  (376 469)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.input_2_2
 (35 5)  (377 469)  (377 469)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.input_2_2
 (39 5)  (381 469)  (381 469)  LC_2 Logic Functioning bit
 (40 5)  (382 469)  (382 469)  LC_2 Logic Functioning bit
 (43 5)  (385 469)  (385 469)  LC_2 Logic Functioning bit
 (51 5)  (393 469)  (393 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (354 470)  (354 470)  routing T_7_29.sp4_v_t_40 <X> T_7_29.sp4_h_l_40
 (32 6)  (374 470)  (374 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 470)  (375 470)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 470)  (378 470)  LC_3 Logic Functioning bit
 (37 6)  (379 470)  (379 470)  LC_3 Logic Functioning bit
 (38 6)  (380 470)  (380 470)  LC_3 Logic Functioning bit
 (39 6)  (381 470)  (381 470)  LC_3 Logic Functioning bit
 (41 6)  (383 470)  (383 470)  LC_3 Logic Functioning bit
 (43 6)  (385 470)  (385 470)  LC_3 Logic Functioning bit
 (53 6)  (395 470)  (395 470)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (350 471)  (350 471)  routing T_7_29.sp4_h_l_41 <X> T_7_29.sp4_v_t_41
 (11 7)  (353 471)  (353 471)  routing T_7_29.sp4_v_t_40 <X> T_7_29.sp4_h_l_40
 (26 7)  (368 471)  (368 471)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 471)  (369 471)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 471)  (370 471)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 471)  (371 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 471)  (373 471)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 471)  (378 471)  LC_3 Logic Functioning bit
 (37 7)  (379 471)  (379 471)  LC_3 Logic Functioning bit
 (38 7)  (380 471)  (380 471)  LC_3 Logic Functioning bit
 (39 7)  (381 471)  (381 471)  LC_3 Logic Functioning bit
 (40 7)  (382 471)  (382 471)  LC_3 Logic Functioning bit
 (42 7)  (384 471)  (384 471)  LC_3 Logic Functioning bit
 (29 8)  (371 472)  (371 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 472)  (373 472)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 472)  (374 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 472)  (375 472)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 472)  (376 472)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 472)  (379 472)  LC_4 Logic Functioning bit
 (39 8)  (381 472)  (381 472)  LC_4 Logic Functioning bit
 (41 8)  (383 472)  (383 472)  LC_4 Logic Functioning bit
 (43 8)  (385 472)  (385 472)  LC_4 Logic Functioning bit
 (51 8)  (393 472)  (393 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (364 473)  (364 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 473)  (365 473)  routing T_7_29.sp4_h_l_15 <X> T_7_29.lc_trk_g2_2
 (24 9)  (366 473)  (366 473)  routing T_7_29.sp4_h_l_15 <X> T_7_29.lc_trk_g2_2
 (25 9)  (367 473)  (367 473)  routing T_7_29.sp4_h_l_15 <X> T_7_29.lc_trk_g2_2
 (31 9)  (373 473)  (373 473)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 473)  (379 473)  LC_4 Logic Functioning bit
 (39 9)  (381 473)  (381 473)  LC_4 Logic Functioning bit
 (41 9)  (383 473)  (383 473)  LC_4 Logic Functioning bit
 (43 9)  (385 473)  (385 473)  LC_4 Logic Functioning bit
 (14 10)  (356 474)  (356 474)  routing T_7_29.sp4_v_b_36 <X> T_7_29.lc_trk_g2_4
 (22 10)  (364 474)  (364 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 474)  (365 474)  routing T_7_29.sp4_v_b_47 <X> T_7_29.lc_trk_g2_7
 (24 10)  (366 474)  (366 474)  routing T_7_29.sp4_v_b_47 <X> T_7_29.lc_trk_g2_7
 (27 10)  (369 474)  (369 474)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 474)  (370 474)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 474)  (371 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 474)  (372 474)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 474)  (374 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 474)  (376 474)  routing T_7_29.lc_trk_g1_1 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 474)  (378 474)  LC_5 Logic Functioning bit
 (38 10)  (380 474)  (380 474)  LC_5 Logic Functioning bit
 (41 10)  (383 474)  (383 474)  LC_5 Logic Functioning bit
 (43 10)  (385 474)  (385 474)  LC_5 Logic Functioning bit
 (45 10)  (387 474)  (387 474)  LC_5 Logic Functioning bit
 (14 11)  (356 475)  (356 475)  routing T_7_29.sp4_v_b_36 <X> T_7_29.lc_trk_g2_4
 (16 11)  (358 475)  (358 475)  routing T_7_29.sp4_v_b_36 <X> T_7_29.lc_trk_g2_4
 (17 11)  (359 475)  (359 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (368 475)  (368 475)  routing T_7_29.lc_trk_g0_3 <X> T_7_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 475)  (371 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 475)  (379 475)  LC_5 Logic Functioning bit
 (39 11)  (381 475)  (381 475)  LC_5 Logic Functioning bit
 (41 11)  (383 475)  (383 475)  LC_5 Logic Functioning bit
 (43 11)  (385 475)  (385 475)  LC_5 Logic Functioning bit
 (51 11)  (393 475)  (393 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 12)  (350 476)  (350 476)  routing T_7_29.sp4_h_l_39 <X> T_7_29.sp4_h_r_10
 (10 12)  (352 476)  (352 476)  routing T_7_29.sp4_h_l_39 <X> T_7_29.sp4_h_r_10
 (12 12)  (354 476)  (354 476)  routing T_7_29.sp4_h_l_45 <X> T_7_29.sp4_h_r_11
 (25 12)  (367 476)  (367 476)  routing T_7_29.sp4_h_r_42 <X> T_7_29.lc_trk_g3_2
 (13 13)  (355 477)  (355 477)  routing T_7_29.sp4_h_l_45 <X> T_7_29.sp4_h_r_11
 (22 13)  (364 477)  (364 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 477)  (365 477)  routing T_7_29.sp4_h_r_42 <X> T_7_29.lc_trk_g3_2
 (24 13)  (366 477)  (366 477)  routing T_7_29.sp4_h_r_42 <X> T_7_29.lc_trk_g3_2
 (25 13)  (367 477)  (367 477)  routing T_7_29.sp4_h_r_42 <X> T_7_29.lc_trk_g3_2
 (17 14)  (359 478)  (359 478)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 478)  (360 478)  routing T_7_29.wire_logic_cluster/lc_5/out <X> T_7_29.lc_trk_g3_5
 (25 14)  (367 478)  (367 478)  routing T_7_29.sp4_v_b_38 <X> T_7_29.lc_trk_g3_6
 (15 15)  (357 479)  (357 479)  routing T_7_29.sp4_v_t_33 <X> T_7_29.lc_trk_g3_4
 (16 15)  (358 479)  (358 479)  routing T_7_29.sp4_v_t_33 <X> T_7_29.lc_trk_g3_4
 (17 15)  (359 479)  (359 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (364 479)  (364 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 479)  (365 479)  routing T_7_29.sp4_v_b_38 <X> T_7_29.lc_trk_g3_6
 (25 15)  (367 479)  (367 479)  routing T_7_29.sp4_v_b_38 <X> T_7_29.lc_trk_g3_6


RAM_Tile_8_29

 (10 4)  (406 468)  (406 468)  routing T_8_29.sp4_v_t_46 <X> T_8_29.sp4_h_r_4
 (2 6)  (398 470)  (398 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_l_6
 (11 10)  (407 474)  (407 474)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_t_45
 (12 10)  (408 474)  (408 474)  routing T_8_29.sp4_v_b_8 <X> T_8_29.sp4_h_l_45
 (13 10)  (409 474)  (409 474)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_t_45
 (12 11)  (408 475)  (408 475)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_t_45
 (9 12)  (405 476)  (405 476)  routing T_8_29.sp4_v_t_47 <X> T_8_29.sp4_h_r_10
 (11 12)  (407 476)  (407 476)  routing T_8_29.sp4_h_l_40 <X> T_8_29.sp4_v_b_11
 (13 12)  (409 476)  (409 476)  routing T_8_29.sp4_h_l_40 <X> T_8_29.sp4_v_b_11
 (12 13)  (408 477)  (408 477)  routing T_8_29.sp4_h_l_40 <X> T_8_29.sp4_v_b_11


LogicTile_9_29

 (16 0)  (454 464)  (454 464)  routing T_9_29.sp12_h_l_14 <X> T_9_29.lc_trk_g0_1
 (17 0)  (455 464)  (455 464)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (25 0)  (463 464)  (463 464)  routing T_9_29.sp4_h_l_7 <X> T_9_29.lc_trk_g0_2
 (26 0)  (464 464)  (464 464)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 464)  (467 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 464)  (470 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 464)  (471 464)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 464)  (472 464)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 464)  (474 464)  LC_0 Logic Functioning bit
 (37 0)  (475 464)  (475 464)  LC_0 Logic Functioning bit
 (38 0)  (476 464)  (476 464)  LC_0 Logic Functioning bit
 (39 0)  (477 464)  (477 464)  LC_0 Logic Functioning bit
 (18 1)  (456 465)  (456 465)  routing T_9_29.sp12_h_l_14 <X> T_9_29.lc_trk_g0_1
 (22 1)  (460 465)  (460 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 465)  (461 465)  routing T_9_29.sp4_h_l_7 <X> T_9_29.lc_trk_g0_2
 (24 1)  (462 465)  (462 465)  routing T_9_29.sp4_h_l_7 <X> T_9_29.lc_trk_g0_2
 (25 1)  (463 465)  (463 465)  routing T_9_29.sp4_h_l_7 <X> T_9_29.lc_trk_g0_2
 (27 1)  (465 465)  (465 465)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 465)  (466 465)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 465)  (467 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 465)  (469 465)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 465)  (474 465)  LC_0 Logic Functioning bit
 (37 1)  (475 465)  (475 465)  LC_0 Logic Functioning bit
 (38 1)  (476 465)  (476 465)  LC_0 Logic Functioning bit
 (39 1)  (477 465)  (477 465)  LC_0 Logic Functioning bit
 (41 1)  (479 465)  (479 465)  LC_0 Logic Functioning bit
 (43 1)  (481 465)  (481 465)  LC_0 Logic Functioning bit
 (0 2)  (438 466)  (438 466)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (440 466)  (440 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (446 466)  (446 466)  routing T_9_29.sp4_h_r_5 <X> T_9_29.sp4_h_l_36
 (10 2)  (448 466)  (448 466)  routing T_9_29.sp4_h_r_5 <X> T_9_29.sp4_h_l_36
 (22 2)  (460 466)  (460 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (461 466)  (461 466)  routing T_9_29.sp4_h_r_7 <X> T_9_29.lc_trk_g0_7
 (24 2)  (462 466)  (462 466)  routing T_9_29.sp4_h_r_7 <X> T_9_29.lc_trk_g0_7
 (32 2)  (470 466)  (470 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 466)  (474 466)  LC_1 Logic Functioning bit
 (42 2)  (480 466)  (480 466)  LC_1 Logic Functioning bit
 (45 2)  (483 466)  (483 466)  LC_1 Logic Functioning bit
 (46 2)  (484 466)  (484 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 466)  (488 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 467)  (438 467)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (16 3)  (454 467)  (454 467)  routing T_9_29.sp12_h_r_12 <X> T_9_29.lc_trk_g0_4
 (17 3)  (455 467)  (455 467)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (459 467)  (459 467)  routing T_9_29.sp4_h_r_7 <X> T_9_29.lc_trk_g0_7
 (26 3)  (464 467)  (464 467)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 467)  (465 467)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 467)  (466 467)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 467)  (467 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 467)  (469 467)  routing T_9_29.lc_trk_g0_2 <X> T_9_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 467)  (475 467)  LC_1 Logic Functioning bit
 (43 3)  (481 467)  (481 467)  LC_1 Logic Functioning bit
 (16 4)  (454 468)  (454 468)  routing T_9_29.sp12_h_l_14 <X> T_9_29.lc_trk_g1_1
 (17 4)  (455 468)  (455 468)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (459 468)  (459 468)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (22 4)  (460 468)  (460 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 468)  (461 468)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (24 4)  (462 468)  (462 468)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (26 4)  (464 468)  (464 468)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 468)  (466 468)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 468)  (469 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 468)  (472 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 468)  (474 468)  LC_2 Logic Functioning bit
 (38 4)  (476 468)  (476 468)  LC_2 Logic Functioning bit
 (41 4)  (479 468)  (479 468)  LC_2 Logic Functioning bit
 (43 4)  (481 468)  (481 468)  LC_2 Logic Functioning bit
 (18 5)  (456 469)  (456 469)  routing T_9_29.sp12_h_l_14 <X> T_9_29.lc_trk_g1_1
 (21 5)  (459 469)  (459 469)  routing T_9_29.sp4_h_r_19 <X> T_9_29.lc_trk_g1_3
 (22 5)  (460 469)  (460 469)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 469)  (462 469)  routing T_9_29.bot_op_2 <X> T_9_29.lc_trk_g1_2
 (27 5)  (465 469)  (465 469)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 469)  (468 469)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (37 5)  (475 469)  (475 469)  LC_2 Logic Functioning bit
 (39 5)  (477 469)  (477 469)  LC_2 Logic Functioning bit
 (41 5)  (479 469)  (479 469)  LC_2 Logic Functioning bit
 (43 5)  (481 469)  (481 469)  LC_2 Logic Functioning bit
 (3 6)  (441 470)  (441 470)  routing T_9_29.sp12_h_r_0 <X> T_9_29.sp12_v_t_23
 (12 6)  (450 470)  (450 470)  routing T_9_29.sp4_v_t_46 <X> T_9_29.sp4_h_l_40
 (15 6)  (453 470)  (453 470)  routing T_9_29.bot_op_5 <X> T_9_29.lc_trk_g1_5
 (17 6)  (455 470)  (455 470)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (460 470)  (460 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (465 470)  (465 470)  routing T_9_29.lc_trk_g1_1 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 470)  (469 470)  routing T_9_29.lc_trk_g0_4 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 470)  (474 470)  LC_3 Logic Functioning bit
 (38 6)  (476 470)  (476 470)  LC_3 Logic Functioning bit
 (40 6)  (478 470)  (478 470)  LC_3 Logic Functioning bit
 (42 6)  (480 470)  (480 470)  LC_3 Logic Functioning bit
 (43 6)  (481 470)  (481 470)  LC_3 Logic Functioning bit
 (50 6)  (488 470)  (488 470)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (441 471)  (441 471)  routing T_9_29.sp12_h_r_0 <X> T_9_29.sp12_v_t_23
 (11 7)  (449 471)  (449 471)  routing T_9_29.sp4_v_t_46 <X> T_9_29.sp4_h_l_40
 (13 7)  (451 471)  (451 471)  routing T_9_29.sp4_v_t_46 <X> T_9_29.sp4_h_l_40
 (15 7)  (453 471)  (453 471)  routing T_9_29.bot_op_4 <X> T_9_29.lc_trk_g1_4
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (459 471)  (459 471)  routing T_9_29.sp4_r_v_b_31 <X> T_9_29.lc_trk_g1_7
 (36 7)  (474 471)  (474 471)  LC_3 Logic Functioning bit
 (38 7)  (476 471)  (476 471)  LC_3 Logic Functioning bit
 (40 7)  (478 471)  (478 471)  LC_3 Logic Functioning bit
 (42 7)  (480 471)  (480 471)  LC_3 Logic Functioning bit
 (43 7)  (481 471)  (481 471)  LC_3 Logic Functioning bit
 (48 7)  (486 471)  (486 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (459 472)  (459 472)  routing T_9_29.sp4_v_t_22 <X> T_9_29.lc_trk_g2_3
 (22 8)  (460 472)  (460 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (461 472)  (461 472)  routing T_9_29.sp4_v_t_22 <X> T_9_29.lc_trk_g2_3
 (32 8)  (470 472)  (470 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 472)  (472 472)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 472)  (474 472)  LC_4 Logic Functioning bit
 (38 8)  (476 472)  (476 472)  LC_4 Logic Functioning bit
 (21 9)  (459 473)  (459 473)  routing T_9_29.sp4_v_t_22 <X> T_9_29.lc_trk_g2_3
 (26 9)  (464 473)  (464 473)  routing T_9_29.lc_trk_g0_2 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 473)  (467 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 473)  (469 473)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 473)  (475 473)  LC_4 Logic Functioning bit
 (39 9)  (477 473)  (477 473)  LC_4 Logic Functioning bit
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 474)  (473 474)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.input_2_5
 (36 10)  (474 474)  (474 474)  LC_5 Logic Functioning bit
 (48 10)  (486 474)  (486 474)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (464 475)  (464 475)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 475)  (465 475)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 475)  (467 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 475)  (469 475)  routing T_9_29.lc_trk_g0_2 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 475)  (470 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (472 475)  (472 475)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.input_2_5
 (37 11)  (475 475)  (475 475)  LC_5 Logic Functioning bit
 (22 13)  (460 477)  (460 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (461 477)  (461 477)  routing T_9_29.sp4_h_l_15 <X> T_9_29.lc_trk_g3_2
 (24 13)  (462 477)  (462 477)  routing T_9_29.sp4_h_l_15 <X> T_9_29.lc_trk_g3_2
 (25 13)  (463 477)  (463 477)  routing T_9_29.sp4_h_l_15 <X> T_9_29.lc_trk_g3_2
 (17 14)  (455 478)  (455 478)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 478)  (456 478)  routing T_9_29.wire_logic_cluster/lc_5/out <X> T_9_29.lc_trk_g3_5
 (26 14)  (464 478)  (464 478)  routing T_9_29.lc_trk_g0_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 478)  (465 478)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 478)  (467 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 478)  (469 478)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 478)  (470 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 478)  (472 478)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 478)  (474 478)  LC_7 Logic Functioning bit
 (38 14)  (476 478)  (476 478)  LC_7 Logic Functioning bit
 (41 14)  (479 478)  (479 478)  LC_7 Logic Functioning bit
 (43 14)  (481 478)  (481 478)  LC_7 Logic Functioning bit
 (26 15)  (464 479)  (464 479)  routing T_9_29.lc_trk_g0_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 479)  (467 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 479)  (468 479)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 479)  (469 479)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 479)  (474 479)  LC_7 Logic Functioning bit
 (38 15)  (476 479)  (476 479)  LC_7 Logic Functioning bit
 (40 15)  (478 479)  (478 479)  LC_7 Logic Functioning bit
 (42 15)  (480 479)  (480 479)  LC_7 Logic Functioning bit
 (53 15)  (491 479)  (491 479)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_29

 (17 0)  (509 464)  (509 464)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 464)  (510 464)  routing T_10_29.wire_logic_cluster/lc_1/out <X> T_10_29.lc_trk_g0_1
 (21 0)  (513 464)  (513 464)  routing T_10_29.sp4_h_r_11 <X> T_10_29.lc_trk_g0_3
 (22 0)  (514 464)  (514 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (515 464)  (515 464)  routing T_10_29.sp4_h_r_11 <X> T_10_29.lc_trk_g0_3
 (24 0)  (516 464)  (516 464)  routing T_10_29.sp4_h_r_11 <X> T_10_29.lc_trk_g0_3
 (26 0)  (518 464)  (518 464)  routing T_10_29.lc_trk_g0_4 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 464)  (520 464)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 464)  (521 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 464)  (522 464)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 464)  (523 464)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 464)  (524 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 464)  (526 464)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 464)  (528 464)  LC_0 Logic Functioning bit
 (37 0)  (529 464)  (529 464)  LC_0 Logic Functioning bit
 (38 0)  (530 464)  (530 464)  LC_0 Logic Functioning bit
 (39 0)  (531 464)  (531 464)  LC_0 Logic Functioning bit
 (41 0)  (533 464)  (533 464)  LC_0 Logic Functioning bit
 (43 0)  (535 464)  (535 464)  LC_0 Logic Functioning bit
 (46 0)  (538 464)  (538 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (521 465)  (521 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 465)  (529 465)  LC_0 Logic Functioning bit
 (39 1)  (531 465)  (531 465)  LC_0 Logic Functioning bit
 (0 2)  (492 466)  (492 466)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (2 2)  (494 466)  (494 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (507 466)  (507 466)  routing T_10_29.sp4_h_r_5 <X> T_10_29.lc_trk_g0_5
 (16 2)  (508 466)  (508 466)  routing T_10_29.sp4_h_r_5 <X> T_10_29.lc_trk_g0_5
 (17 2)  (509 466)  (509 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (519 466)  (519 466)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 466)  (520 466)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 466)  (521 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 466)  (522 466)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 466)  (523 466)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 466)  (526 466)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (45 2)  (537 466)  (537 466)  LC_1 Logic Functioning bit
 (0 3)  (492 467)  (492 467)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (14 3)  (506 467)  (506 467)  routing T_10_29.top_op_4 <X> T_10_29.lc_trk_g0_4
 (15 3)  (507 467)  (507 467)  routing T_10_29.top_op_4 <X> T_10_29.lc_trk_g0_4
 (17 3)  (509 467)  (509 467)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (510 467)  (510 467)  routing T_10_29.sp4_h_r_5 <X> T_10_29.lc_trk_g0_5
 (29 3)  (521 467)  (521 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 467)  (528 467)  LC_1 Logic Functioning bit
 (37 3)  (529 467)  (529 467)  LC_1 Logic Functioning bit
 (38 3)  (530 467)  (530 467)  LC_1 Logic Functioning bit
 (39 3)  (531 467)  (531 467)  LC_1 Logic Functioning bit
 (40 3)  (532 467)  (532 467)  LC_1 Logic Functioning bit
 (42 3)  (534 467)  (534 467)  LC_1 Logic Functioning bit
 (52 3)  (544 467)  (544 467)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (507 468)  (507 468)  routing T_10_29.top_op_1 <X> T_10_29.lc_trk_g1_1
 (17 4)  (509 468)  (509 468)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (513 468)  (513 468)  routing T_10_29.wire_logic_cluster/lc_3/out <X> T_10_29.lc_trk_g1_3
 (22 4)  (514 468)  (514 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (519 468)  (519 468)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 468)  (521 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 468)  (523 468)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 468)  (524 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 468)  (525 468)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 468)  (529 468)  LC_2 Logic Functioning bit
 (41 4)  (533 468)  (533 468)  LC_2 Logic Functioning bit
 (43 4)  (535 468)  (535 468)  LC_2 Logic Functioning bit
 (18 5)  (510 469)  (510 469)  routing T_10_29.top_op_1 <X> T_10_29.lc_trk_g1_1
 (22 5)  (514 469)  (514 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 469)  (517 469)  routing T_10_29.sp4_r_v_b_26 <X> T_10_29.lc_trk_g1_2
 (27 5)  (519 469)  (519 469)  routing T_10_29.lc_trk_g1_1 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 469)  (521 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 469)  (522 469)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 469)  (523 469)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 469)  (524 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 469)  (525 469)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_2
 (34 5)  (526 469)  (526 469)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_2
 (35 5)  (527 469)  (527 469)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_2
 (37 5)  (529 469)  (529 469)  LC_2 Logic Functioning bit
 (40 5)  (532 469)  (532 469)  LC_2 Logic Functioning bit
 (42 5)  (534 469)  (534 469)  LC_2 Logic Functioning bit
 (14 6)  (506 470)  (506 470)  routing T_10_29.wire_logic_cluster/lc_4/out <X> T_10_29.lc_trk_g1_4
 (15 6)  (507 470)  (507 470)  routing T_10_29.sp4_h_r_13 <X> T_10_29.lc_trk_g1_5
 (16 6)  (508 470)  (508 470)  routing T_10_29.sp4_h_r_13 <X> T_10_29.lc_trk_g1_5
 (17 6)  (509 470)  (509 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 470)  (510 470)  routing T_10_29.sp4_h_r_13 <X> T_10_29.lc_trk_g1_5
 (27 6)  (519 470)  (519 470)  routing T_10_29.lc_trk_g1_3 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 470)  (521 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 470)  (524 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 470)  (525 470)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 470)  (526 470)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (43 6)  (535 470)  (535 470)  LC_3 Logic Functioning bit
 (45 6)  (537 470)  (537 470)  LC_3 Logic Functioning bit
 (47 6)  (539 470)  (539 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (542 470)  (542 470)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (500 471)  (500 471)  routing T_10_29.sp4_h_r_4 <X> T_10_29.sp4_v_t_41
 (9 7)  (501 471)  (501 471)  routing T_10_29.sp4_h_r_4 <X> T_10_29.sp4_v_t_41
 (17 7)  (509 471)  (509 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (520 471)  (520 471)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 471)  (521 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 471)  (522 471)  routing T_10_29.lc_trk_g1_3 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 471)  (528 471)  LC_3 Logic Functioning bit
 (38 7)  (530 471)  (530 471)  LC_3 Logic Functioning bit
 (41 7)  (533 471)  (533 471)  LC_3 Logic Functioning bit
 (42 7)  (534 471)  (534 471)  LC_3 Logic Functioning bit
 (43 7)  (535 471)  (535 471)  LC_3 Logic Functioning bit
 (8 8)  (500 472)  (500 472)  routing T_10_29.sp4_h_l_46 <X> T_10_29.sp4_h_r_7
 (10 8)  (502 472)  (502 472)  routing T_10_29.sp4_h_l_46 <X> T_10_29.sp4_h_r_7
 (14 8)  (506 472)  (506 472)  routing T_10_29.sp4_h_r_40 <X> T_10_29.lc_trk_g2_0
 (15 8)  (507 472)  (507 472)  routing T_10_29.sp4_h_r_41 <X> T_10_29.lc_trk_g2_1
 (16 8)  (508 472)  (508 472)  routing T_10_29.sp4_h_r_41 <X> T_10_29.lc_trk_g2_1
 (17 8)  (509 472)  (509 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 472)  (510 472)  routing T_10_29.sp4_h_r_41 <X> T_10_29.lc_trk_g2_1
 (25 8)  (517 472)  (517 472)  routing T_10_29.sp4_h_r_34 <X> T_10_29.lc_trk_g2_2
 (27 8)  (519 472)  (519 472)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 472)  (522 472)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 472)  (525 472)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 472)  (526 472)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 472)  (527 472)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.input_2_4
 (37 8)  (529 472)  (529 472)  LC_4 Logic Functioning bit
 (38 8)  (530 472)  (530 472)  LC_4 Logic Functioning bit
 (41 8)  (533 472)  (533 472)  LC_4 Logic Functioning bit
 (45 8)  (537 472)  (537 472)  LC_4 Logic Functioning bit
 (14 9)  (506 473)  (506 473)  routing T_10_29.sp4_h_r_40 <X> T_10_29.lc_trk_g2_0
 (15 9)  (507 473)  (507 473)  routing T_10_29.sp4_h_r_40 <X> T_10_29.lc_trk_g2_0
 (16 9)  (508 473)  (508 473)  routing T_10_29.sp4_h_r_40 <X> T_10_29.lc_trk_g2_0
 (17 9)  (509 473)  (509 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (510 473)  (510 473)  routing T_10_29.sp4_h_r_41 <X> T_10_29.lc_trk_g2_1
 (22 9)  (514 473)  (514 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 473)  (515 473)  routing T_10_29.sp4_h_r_34 <X> T_10_29.lc_trk_g2_2
 (24 9)  (516 473)  (516 473)  routing T_10_29.sp4_h_r_34 <X> T_10_29.lc_trk_g2_2
 (27 9)  (519 473)  (519 473)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 473)  (520 473)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 473)  (521 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 473)  (523 473)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 473)  (524 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (525 473)  (525 473)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.input_2_4
 (35 9)  (527 473)  (527 473)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.input_2_4
 (36 9)  (528 473)  (528 473)  LC_4 Logic Functioning bit
 (38 9)  (530 473)  (530 473)  LC_4 Logic Functioning bit
 (41 9)  (533 473)  (533 473)  LC_4 Logic Functioning bit
 (17 10)  (509 474)  (509 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (514 474)  (514 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (517 474)  (517 474)  routing T_10_29.sp4_h_r_46 <X> T_10_29.lc_trk_g2_6
 (4 11)  (496 475)  (496 475)  routing T_10_29.sp4_v_b_1 <X> T_10_29.sp4_h_l_43
 (14 11)  (506 475)  (506 475)  routing T_10_29.sp4_h_l_17 <X> T_10_29.lc_trk_g2_4
 (15 11)  (507 475)  (507 475)  routing T_10_29.sp4_h_l_17 <X> T_10_29.lc_trk_g2_4
 (16 11)  (508 475)  (508 475)  routing T_10_29.sp4_h_l_17 <X> T_10_29.lc_trk_g2_4
 (17 11)  (509 475)  (509 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (510 475)  (510 475)  routing T_10_29.sp4_r_v_b_37 <X> T_10_29.lc_trk_g2_5
 (22 11)  (514 475)  (514 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 475)  (515 475)  routing T_10_29.sp4_h_r_46 <X> T_10_29.lc_trk_g2_6
 (24 11)  (516 475)  (516 475)  routing T_10_29.sp4_h_r_46 <X> T_10_29.lc_trk_g2_6
 (25 11)  (517 475)  (517 475)  routing T_10_29.sp4_h_r_46 <X> T_10_29.lc_trk_g2_6
 (13 12)  (505 476)  (505 476)  routing T_10_29.sp4_h_l_46 <X> T_10_29.sp4_v_b_11
 (14 12)  (506 476)  (506 476)  routing T_10_29.rgt_op_0 <X> T_10_29.lc_trk_g3_0
 (16 12)  (508 476)  (508 476)  routing T_10_29.sp4_v_b_33 <X> T_10_29.lc_trk_g3_1
 (17 12)  (509 476)  (509 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 476)  (510 476)  routing T_10_29.sp4_v_b_33 <X> T_10_29.lc_trk_g3_1
 (21 12)  (513 476)  (513 476)  routing T_10_29.sp4_h_r_35 <X> T_10_29.lc_trk_g3_3
 (22 12)  (514 476)  (514 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 476)  (515 476)  routing T_10_29.sp4_h_r_35 <X> T_10_29.lc_trk_g3_3
 (24 12)  (516 476)  (516 476)  routing T_10_29.sp4_h_r_35 <X> T_10_29.lc_trk_g3_3
 (29 12)  (521 476)  (521 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 476)  (523 476)  routing T_10_29.lc_trk_g0_5 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 476)  (524 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (533 476)  (533 476)  LC_6 Logic Functioning bit
 (43 12)  (535 476)  (535 476)  LC_6 Logic Functioning bit
 (53 12)  (545 476)  (545 476)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (12 13)  (504 477)  (504 477)  routing T_10_29.sp4_h_l_46 <X> T_10_29.sp4_v_b_11
 (15 13)  (507 477)  (507 477)  routing T_10_29.rgt_op_0 <X> T_10_29.lc_trk_g3_0
 (17 13)  (509 477)  (509 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (510 477)  (510 477)  routing T_10_29.sp4_v_b_33 <X> T_10_29.lc_trk_g3_1
 (22 13)  (514 477)  (514 477)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (516 477)  (516 477)  routing T_10_29.tnr_op_2 <X> T_10_29.lc_trk_g3_2
 (28 13)  (520 477)  (520 477)  routing T_10_29.lc_trk_g2_0 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 477)  (521 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 477)  (522 477)  routing T_10_29.lc_trk_g0_3 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 477)  (529 477)  LC_6 Logic Functioning bit
 (39 13)  (531 477)  (531 477)  LC_6 Logic Functioning bit
 (15 14)  (507 478)  (507 478)  routing T_10_29.sp4_h_l_24 <X> T_10_29.lc_trk_g3_5
 (16 14)  (508 478)  (508 478)  routing T_10_29.sp4_h_l_24 <X> T_10_29.lc_trk_g3_5
 (17 14)  (509 478)  (509 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 478)  (510 478)  routing T_10_29.sp4_h_l_24 <X> T_10_29.lc_trk_g3_5
 (28 14)  (520 478)  (520 478)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 478)  (521 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 478)  (523 478)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 478)  (524 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 478)  (525 478)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 478)  (528 478)  LC_7 Logic Functioning bit
 (38 14)  (530 478)  (530 478)  LC_7 Logic Functioning bit
 (41 14)  (533 478)  (533 478)  LC_7 Logic Functioning bit
 (43 14)  (535 478)  (535 478)  LC_7 Logic Functioning bit
 (27 15)  (519 479)  (519 479)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 479)  (520 479)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 479)  (521 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 479)  (522 479)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 479)  (529 479)  LC_7 Logic Functioning bit
 (39 15)  (531 479)  (531 479)  LC_7 Logic Functioning bit
 (41 15)  (533 479)  (533 479)  LC_7 Logic Functioning bit
 (43 15)  (535 479)  (535 479)  LC_7 Logic Functioning bit
 (46 15)  (538 479)  (538 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_29

 (4 0)  (550 464)  (550 464)  routing T_11_29.sp4_h_l_43 <X> T_11_29.sp4_v_b_0
 (6 0)  (552 464)  (552 464)  routing T_11_29.sp4_h_l_43 <X> T_11_29.sp4_v_b_0
 (9 0)  (555 464)  (555 464)  routing T_11_29.sp4_v_t_36 <X> T_11_29.sp4_h_r_1
 (14 0)  (560 464)  (560 464)  routing T_11_29.wire_logic_cluster/lc_0/out <X> T_11_29.lc_trk_g0_0
 (17 0)  (563 464)  (563 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (568 464)  (568 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (571 464)  (571 464)  routing T_11_29.sp4_h_l_7 <X> T_11_29.lc_trk_g0_2
 (29 0)  (575 464)  (575 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 464)  (577 464)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 464)  (578 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 464)  (580 464)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 464)  (582 464)  LC_0 Logic Functioning bit
 (37 0)  (583 464)  (583 464)  LC_0 Logic Functioning bit
 (41 0)  (587 464)  (587 464)  LC_0 Logic Functioning bit
 (42 0)  (588 464)  (588 464)  LC_0 Logic Functioning bit
 (43 0)  (589 464)  (589 464)  LC_0 Logic Functioning bit
 (45 0)  (591 464)  (591 464)  LC_0 Logic Functioning bit
 (5 1)  (551 465)  (551 465)  routing T_11_29.sp4_h_l_43 <X> T_11_29.sp4_v_b_0
 (17 1)  (563 465)  (563 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 465)  (568 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 465)  (569 465)  routing T_11_29.sp4_h_l_7 <X> T_11_29.lc_trk_g0_2
 (24 1)  (570 465)  (570 465)  routing T_11_29.sp4_h_l_7 <X> T_11_29.lc_trk_g0_2
 (25 1)  (571 465)  (571 465)  routing T_11_29.sp4_h_l_7 <X> T_11_29.lc_trk_g0_2
 (26 1)  (572 465)  (572 465)  routing T_11_29.lc_trk_g0_2 <X> T_11_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 465)  (575 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 465)  (578 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 465)  (582 465)  LC_0 Logic Functioning bit
 (37 1)  (583 465)  (583 465)  LC_0 Logic Functioning bit
 (42 1)  (588 465)  (588 465)  LC_0 Logic Functioning bit
 (0 2)  (546 466)  (546 466)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (2 2)  (548 466)  (548 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (555 466)  (555 466)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_h_l_36
 (10 2)  (556 466)  (556 466)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_h_l_36
 (15 2)  (561 466)  (561 466)  routing T_11_29.sp4_h_r_5 <X> T_11_29.lc_trk_g0_5
 (16 2)  (562 466)  (562 466)  routing T_11_29.sp4_h_r_5 <X> T_11_29.lc_trk_g0_5
 (17 2)  (563 466)  (563 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (568 466)  (568 466)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 466)  (570 466)  routing T_11_29.bot_op_7 <X> T_11_29.lc_trk_g0_7
 (0 3)  (546 467)  (546 467)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (18 3)  (564 467)  (564 467)  routing T_11_29.sp4_h_r_5 <X> T_11_29.lc_trk_g0_5
 (15 4)  (561 468)  (561 468)  routing T_11_29.lft_op_1 <X> T_11_29.lc_trk_g1_1
 (17 4)  (563 468)  (563 468)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 468)  (564 468)  routing T_11_29.lft_op_1 <X> T_11_29.lc_trk_g1_1
 (22 4)  (568 468)  (568 468)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (569 468)  (569 468)  routing T_11_29.sp12_h_r_11 <X> T_11_29.lc_trk_g1_3
 (11 5)  (557 469)  (557 469)  routing T_11_29.sp4_h_l_40 <X> T_11_29.sp4_h_r_5
 (14 5)  (560 469)  (560 469)  routing T_11_29.sp4_r_v_b_24 <X> T_11_29.lc_trk_g1_0
 (17 5)  (563 469)  (563 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (14 6)  (560 470)  (560 470)  routing T_11_29.sp12_h_l_3 <X> T_11_29.lc_trk_g1_4
 (17 6)  (563 470)  (563 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (568 470)  (568 470)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 470)  (570 470)  routing T_11_29.top_op_7 <X> T_11_29.lc_trk_g1_7
 (26 6)  (572 470)  (572 470)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 470)  (573 470)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 470)  (574 470)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 470)  (575 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 470)  (578 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 470)  (582 470)  LC_3 Logic Functioning bit
 (38 6)  (584 470)  (584 470)  LC_3 Logic Functioning bit
 (41 6)  (587 470)  (587 470)  LC_3 Logic Functioning bit
 (42 6)  (588 470)  (588 470)  LC_3 Logic Functioning bit
 (43 6)  (589 470)  (589 470)  LC_3 Logic Functioning bit
 (45 6)  (591 470)  (591 470)  LC_3 Logic Functioning bit
 (53 6)  (599 470)  (599 470)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (560 471)  (560 471)  routing T_11_29.sp12_h_l_3 <X> T_11_29.lc_trk_g1_4
 (15 7)  (561 471)  (561 471)  routing T_11_29.sp12_h_l_3 <X> T_11_29.lc_trk_g1_4
 (17 7)  (563 471)  (563 471)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (567 471)  (567 471)  routing T_11_29.top_op_7 <X> T_11_29.lc_trk_g1_7
 (27 7)  (573 471)  (573 471)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 471)  (575 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 471)  (576 471)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 471)  (577 471)  routing T_11_29.lc_trk_g0_2 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 471)  (578 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (584 471)  (584 471)  LC_3 Logic Functioning bit
 (41 7)  (587 471)  (587 471)  LC_3 Logic Functioning bit
 (43 7)  (589 471)  (589 471)  LC_3 Logic Functioning bit
 (11 8)  (557 472)  (557 472)  routing T_11_29.sp4_h_r_3 <X> T_11_29.sp4_v_b_8
 (12 8)  (558 472)  (558 472)  routing T_11_29.sp4_h_l_40 <X> T_11_29.sp4_h_r_8
 (21 8)  (567 472)  (567 472)  routing T_11_29.sp4_v_t_22 <X> T_11_29.lc_trk_g2_3
 (22 8)  (568 472)  (568 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 472)  (569 472)  routing T_11_29.sp4_v_t_22 <X> T_11_29.lc_trk_g2_3
 (25 8)  (571 472)  (571 472)  routing T_11_29.sp4_v_t_23 <X> T_11_29.lc_trk_g2_2
 (29 8)  (575 472)  (575 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 472)  (577 472)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 472)  (578 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 472)  (579 472)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 472)  (580 472)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 472)  (582 472)  LC_4 Logic Functioning bit
 (37 8)  (583 472)  (583 472)  LC_4 Logic Functioning bit
 (38 8)  (584 472)  (584 472)  LC_4 Logic Functioning bit
 (39 8)  (585 472)  (585 472)  LC_4 Logic Functioning bit
 (52 8)  (598 472)  (598 472)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (559 473)  (559 473)  routing T_11_29.sp4_h_l_40 <X> T_11_29.sp4_h_r_8
 (21 9)  (567 473)  (567 473)  routing T_11_29.sp4_v_t_22 <X> T_11_29.lc_trk_g2_3
 (22 9)  (568 473)  (568 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 473)  (569 473)  routing T_11_29.sp4_v_t_23 <X> T_11_29.lc_trk_g2_2
 (25 9)  (571 473)  (571 473)  routing T_11_29.sp4_v_t_23 <X> T_11_29.lc_trk_g2_2
 (27 9)  (573 473)  (573 473)  routing T_11_29.lc_trk_g1_1 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 473)  (575 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 473)  (576 473)  routing T_11_29.lc_trk_g0_3 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 473)  (577 473)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (40 9)  (586 473)  (586 473)  LC_4 Logic Functioning bit
 (41 9)  (587 473)  (587 473)  LC_4 Logic Functioning bit
 (42 9)  (588 473)  (588 473)  LC_4 Logic Functioning bit
 (43 9)  (589 473)  (589 473)  LC_4 Logic Functioning bit
 (17 10)  (563 474)  (563 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 474)  (564 474)  routing T_11_29.wire_logic_cluster/lc_5/out <X> T_11_29.lc_trk_g2_5
 (26 10)  (572 474)  (572 474)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 474)  (573 474)  routing T_11_29.lc_trk_g1_3 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 474)  (575 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 474)  (577 474)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 474)  (578 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 474)  (580 474)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 474)  (581 474)  routing T_11_29.lc_trk_g0_5 <X> T_11_29.input_2_5
 (36 10)  (582 474)  (582 474)  LC_5 Logic Functioning bit
 (38 10)  (584 474)  (584 474)  LC_5 Logic Functioning bit
 (41 10)  (587 474)  (587 474)  LC_5 Logic Functioning bit
 (43 10)  (589 474)  (589 474)  LC_5 Logic Functioning bit
 (45 10)  (591 474)  (591 474)  LC_5 Logic Functioning bit
 (28 11)  (574 475)  (574 475)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 475)  (575 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 475)  (576 475)  routing T_11_29.lc_trk_g1_3 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 475)  (578 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (583 475)  (583 475)  LC_5 Logic Functioning bit
 (38 11)  (584 475)  (584 475)  LC_5 Logic Functioning bit
 (40 11)  (586 475)  (586 475)  LC_5 Logic Functioning bit
 (42 11)  (588 475)  (588 475)  LC_5 Logic Functioning bit
 (46 11)  (592 475)  (592 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (551 476)  (551 476)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_9
 (12 12)  (558 476)  (558 476)  routing T_11_29.sp4_v_t_46 <X> T_11_29.sp4_h_r_11
 (15 12)  (561 476)  (561 476)  routing T_11_29.sp4_h_r_41 <X> T_11_29.lc_trk_g3_1
 (16 12)  (562 476)  (562 476)  routing T_11_29.sp4_h_r_41 <X> T_11_29.lc_trk_g3_1
 (17 12)  (563 476)  (563 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 476)  (564 476)  routing T_11_29.sp4_h_r_41 <X> T_11_29.lc_trk_g3_1
 (21 12)  (567 476)  (567 476)  routing T_11_29.wire_logic_cluster/lc_3/out <X> T_11_29.lc_trk_g3_3
 (22 12)  (568 476)  (568 476)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (572 476)  (572 476)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 476)  (575 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 476)  (577 476)  routing T_11_29.lc_trk_g0_7 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 476)  (578 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 476)  (582 476)  LC_6 Logic Functioning bit
 (37 12)  (583 476)  (583 476)  LC_6 Logic Functioning bit
 (38 12)  (584 476)  (584 476)  LC_6 Logic Functioning bit
 (39 12)  (585 476)  (585 476)  LC_6 Logic Functioning bit
 (51 12)  (597 476)  (597 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (550 477)  (550 477)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_9
 (6 13)  (552 477)  (552 477)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_9
 (8 13)  (554 477)  (554 477)  routing T_11_29.sp4_h_l_47 <X> T_11_29.sp4_v_b_10
 (9 13)  (555 477)  (555 477)  routing T_11_29.sp4_h_l_47 <X> T_11_29.sp4_v_b_10
 (18 13)  (564 477)  (564 477)  routing T_11_29.sp4_h_r_41 <X> T_11_29.lc_trk_g3_1
 (26 13)  (572 477)  (572 477)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 477)  (573 477)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 477)  (575 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 477)  (576 477)  routing T_11_29.lc_trk_g0_3 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 477)  (577 477)  routing T_11_29.lc_trk_g0_7 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (40 13)  (586 477)  (586 477)  LC_6 Logic Functioning bit
 (41 13)  (587 477)  (587 477)  LC_6 Logic Functioning bit
 (42 13)  (588 477)  (588 477)  LC_6 Logic Functioning bit
 (43 13)  (589 477)  (589 477)  LC_6 Logic Functioning bit
 (46 13)  (592 477)  (592 477)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (551 478)  (551 478)  routing T_11_29.sp4_h_r_6 <X> T_11_29.sp4_h_l_44
 (6 14)  (552 478)  (552 478)  routing T_11_29.sp4_h_l_41 <X> T_11_29.sp4_v_t_44
 (28 14)  (574 478)  (574 478)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 478)  (575 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 478)  (578 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 478)  (579 478)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 478)  (580 478)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 478)  (582 478)  LC_7 Logic Functioning bit
 (43 14)  (589 478)  (589 478)  LC_7 Logic Functioning bit
 (4 15)  (550 479)  (550 479)  routing T_11_29.sp4_h_r_6 <X> T_11_29.sp4_h_l_44
 (22 15)  (568 479)  (568 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 479)  (569 479)  routing T_11_29.sp4_v_b_46 <X> T_11_29.lc_trk_g3_6
 (24 15)  (570 479)  (570 479)  routing T_11_29.sp4_v_b_46 <X> T_11_29.lc_trk_g3_6
 (27 15)  (573 479)  (573 479)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 479)  (575 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 479)  (576 479)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 479)  (578 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (579 479)  (579 479)  routing T_11_29.lc_trk_g2_3 <X> T_11_29.input_2_7
 (35 15)  (581 479)  (581 479)  routing T_11_29.lc_trk_g2_3 <X> T_11_29.input_2_7
 (36 15)  (582 479)  (582 479)  LC_7 Logic Functioning bit
 (37 15)  (583 479)  (583 479)  LC_7 Logic Functioning bit
 (39 15)  (585 479)  (585 479)  LC_7 Logic Functioning bit
 (43 15)  (589 479)  (589 479)  LC_7 Logic Functioning bit
 (47 15)  (593 479)  (593 479)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_29

 (28 0)  (628 464)  (628 464)  routing T_12_29.lc_trk_g2_3 <X> T_12_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 464)  (629 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 464)  (632 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 464)  (634 464)  routing T_12_29.lc_trk_g1_0 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 464)  (636 464)  LC_0 Logic Functioning bit
 (38 0)  (638 464)  (638 464)  LC_0 Logic Functioning bit
 (39 0)  (639 464)  (639 464)  LC_0 Logic Functioning bit
 (45 0)  (645 464)  (645 464)  LC_0 Logic Functioning bit
 (8 1)  (608 465)  (608 465)  routing T_12_29.sp4_h_l_42 <X> T_12_29.sp4_v_b_1
 (9 1)  (609 465)  (609 465)  routing T_12_29.sp4_h_l_42 <X> T_12_29.sp4_v_b_1
 (10 1)  (610 465)  (610 465)  routing T_12_29.sp4_h_l_42 <X> T_12_29.sp4_v_b_1
 (22 1)  (622 465)  (622 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 465)  (623 465)  routing T_12_29.sp4_v_b_18 <X> T_12_29.lc_trk_g0_2
 (24 1)  (624 465)  (624 465)  routing T_12_29.sp4_v_b_18 <X> T_12_29.lc_trk_g0_2
 (26 1)  (626 465)  (626 465)  routing T_12_29.lc_trk_g0_2 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 465)  (629 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 465)  (630 465)  routing T_12_29.lc_trk_g2_3 <X> T_12_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 465)  (632 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 465)  (634 465)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.input_2_0
 (35 1)  (635 465)  (635 465)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.input_2_0
 (36 1)  (636 465)  (636 465)  LC_0 Logic Functioning bit
 (37 1)  (637 465)  (637 465)  LC_0 Logic Functioning bit
 (38 1)  (638 465)  (638 465)  LC_0 Logic Functioning bit
 (39 1)  (639 465)  (639 465)  LC_0 Logic Functioning bit
 (43 1)  (643 465)  (643 465)  LC_0 Logic Functioning bit
 (46 1)  (646 465)  (646 465)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (600 466)  (600 466)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (2 2)  (602 466)  (602 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (604 466)  (604 466)  routing T_12_29.sp4_v_b_4 <X> T_12_29.sp4_v_t_37
 (6 2)  (606 466)  (606 466)  routing T_12_29.sp4_v_b_4 <X> T_12_29.sp4_v_t_37
 (12 2)  (612 466)  (612 466)  routing T_12_29.sp4_v_t_39 <X> T_12_29.sp4_h_l_39
 (15 2)  (615 466)  (615 466)  routing T_12_29.sp4_h_r_21 <X> T_12_29.lc_trk_g0_5
 (16 2)  (616 466)  (616 466)  routing T_12_29.sp4_h_r_21 <X> T_12_29.lc_trk_g0_5
 (17 2)  (617 466)  (617 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 466)  (618 466)  routing T_12_29.sp4_h_r_21 <X> T_12_29.lc_trk_g0_5
 (26 2)  (626 466)  (626 466)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 466)  (627 466)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 466)  (629 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 466)  (630 466)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 466)  (632 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 466)  (633 466)  routing T_12_29.lc_trk_g2_0 <X> T_12_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 466)  (636 466)  LC_1 Logic Functioning bit
 (37 2)  (637 466)  (637 466)  LC_1 Logic Functioning bit
 (38 2)  (638 466)  (638 466)  LC_1 Logic Functioning bit
 (39 2)  (639 466)  (639 466)  LC_1 Logic Functioning bit
 (46 2)  (646 466)  (646 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 467)  (600 467)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (11 3)  (611 467)  (611 467)  routing T_12_29.sp4_v_t_39 <X> T_12_29.sp4_h_l_39
 (14 3)  (614 467)  (614 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.lc_trk_g0_4
 (15 3)  (615 467)  (615 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.lc_trk_g0_4
 (16 3)  (616 467)  (616 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.lc_trk_g0_4
 (17 3)  (617 467)  (617 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (618 467)  (618 467)  routing T_12_29.sp4_h_r_21 <X> T_12_29.lc_trk_g0_5
 (26 3)  (626 467)  (626 467)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 467)  (627 467)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 467)  (628 467)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 467)  (629 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 467)  (630 467)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (40 3)  (640 467)  (640 467)  LC_1 Logic Functioning bit
 (41 3)  (641 467)  (641 467)  LC_1 Logic Functioning bit
 (42 3)  (642 467)  (642 467)  LC_1 Logic Functioning bit
 (43 3)  (643 467)  (643 467)  LC_1 Logic Functioning bit
 (47 3)  (647 467)  (647 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (614 468)  (614 468)  routing T_12_29.wire_logic_cluster/lc_0/out <X> T_12_29.lc_trk_g1_0
 (15 4)  (615 468)  (615 468)  routing T_12_29.top_op_1 <X> T_12_29.lc_trk_g1_1
 (17 4)  (617 468)  (617 468)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (621 468)  (621 468)  routing T_12_29.sp4_h_r_11 <X> T_12_29.lc_trk_g1_3
 (22 4)  (622 468)  (622 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 468)  (623 468)  routing T_12_29.sp4_h_r_11 <X> T_12_29.lc_trk_g1_3
 (24 4)  (624 468)  (624 468)  routing T_12_29.sp4_h_r_11 <X> T_12_29.lc_trk_g1_3
 (26 4)  (626 468)  (626 468)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 468)  (628 468)  routing T_12_29.lc_trk_g2_5 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 468)  (629 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 468)  (630 468)  routing T_12_29.lc_trk_g2_5 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 468)  (631 468)  routing T_12_29.lc_trk_g1_6 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 468)  (632 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 468)  (634 468)  routing T_12_29.lc_trk_g1_6 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 468)  (636 468)  LC_2 Logic Functioning bit
 (37 4)  (637 468)  (637 468)  LC_2 Logic Functioning bit
 (38 4)  (638 468)  (638 468)  LC_2 Logic Functioning bit
 (39 4)  (639 468)  (639 468)  LC_2 Logic Functioning bit
 (10 5)  (610 469)  (610 469)  routing T_12_29.sp4_h_r_11 <X> T_12_29.sp4_v_b_4
 (17 5)  (617 469)  (617 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 469)  (618 469)  routing T_12_29.top_op_1 <X> T_12_29.lc_trk_g1_1
 (22 5)  (622 469)  (622 469)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 469)  (624 469)  routing T_12_29.bot_op_2 <X> T_12_29.lc_trk_g1_2
 (26 5)  (626 469)  (626 469)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 469)  (627 469)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 469)  (629 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 469)  (631 469)  routing T_12_29.lc_trk_g1_6 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 469)  (640 469)  LC_2 Logic Functioning bit
 (41 5)  (641 469)  (641 469)  LC_2 Logic Functioning bit
 (42 5)  (642 469)  (642 469)  LC_2 Logic Functioning bit
 (43 5)  (643 469)  (643 469)  LC_2 Logic Functioning bit
 (11 6)  (611 470)  (611 470)  routing T_12_29.sp4_v_b_9 <X> T_12_29.sp4_v_t_40
 (13 6)  (613 470)  (613 470)  routing T_12_29.sp4_v_b_9 <X> T_12_29.sp4_v_t_40
 (17 6)  (617 470)  (617 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 470)  (618 470)  routing T_12_29.wire_logic_cluster/lc_5/out <X> T_12_29.lc_trk_g1_5
 (21 6)  (621 470)  (621 470)  routing T_12_29.sp4_h_l_10 <X> T_12_29.lc_trk_g1_7
 (22 6)  (622 470)  (622 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 470)  (623 470)  routing T_12_29.sp4_h_l_10 <X> T_12_29.lc_trk_g1_7
 (24 6)  (624 470)  (624 470)  routing T_12_29.sp4_h_l_10 <X> T_12_29.lc_trk_g1_7
 (25 6)  (625 470)  (625 470)  routing T_12_29.lft_op_6 <X> T_12_29.lc_trk_g1_6
 (27 6)  (627 470)  (627 470)  routing T_12_29.lc_trk_g1_1 <X> T_12_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 470)  (629 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 470)  (631 470)  routing T_12_29.lc_trk_g0_4 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 470)  (632 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (638 470)  (638 470)  LC_3 Logic Functioning bit
 (39 6)  (639 470)  (639 470)  LC_3 Logic Functioning bit
 (42 6)  (642 470)  (642 470)  LC_3 Logic Functioning bit
 (43 6)  (643 470)  (643 470)  LC_3 Logic Functioning bit
 (50 6)  (650 470)  (650 470)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (609 471)  (609 471)  routing T_12_29.sp4_v_b_4 <X> T_12_29.sp4_v_t_41
 (21 7)  (621 471)  (621 471)  routing T_12_29.sp4_h_l_10 <X> T_12_29.lc_trk_g1_7
 (22 7)  (622 471)  (622 471)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 471)  (624 471)  routing T_12_29.lft_op_6 <X> T_12_29.lc_trk_g1_6
 (26 7)  (626 471)  (626 471)  routing T_12_29.lc_trk_g1_2 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 471)  (627 471)  routing T_12_29.lc_trk_g1_2 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 471)  (629 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 471)  (636 471)  LC_3 Logic Functioning bit
 (37 7)  (637 471)  (637 471)  LC_3 Logic Functioning bit
 (40 7)  (640 471)  (640 471)  LC_3 Logic Functioning bit
 (41 7)  (641 471)  (641 471)  LC_3 Logic Functioning bit
 (46 7)  (646 471)  (646 471)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (6 8)  (606 472)  (606 472)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_v_b_6
 (11 8)  (611 472)  (611 472)  routing T_12_29.sp4_h_r_3 <X> T_12_29.sp4_v_b_8
 (12 8)  (612 472)  (612 472)  routing T_12_29.sp4_v_t_45 <X> T_12_29.sp4_h_r_8
 (21 8)  (621 472)  (621 472)  routing T_12_29.rgt_op_3 <X> T_12_29.lc_trk_g2_3
 (22 8)  (622 472)  (622 472)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 472)  (624 472)  routing T_12_29.rgt_op_3 <X> T_12_29.lc_trk_g2_3
 (15 9)  (615 473)  (615 473)  routing T_12_29.sp4_v_t_29 <X> T_12_29.lc_trk_g2_0
 (16 9)  (616 473)  (616 473)  routing T_12_29.sp4_v_t_29 <X> T_12_29.lc_trk_g2_0
 (17 9)  (617 473)  (617 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 10)  (617 474)  (617 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (625 474)  (625 474)  routing T_12_29.sp4_v_b_38 <X> T_12_29.lc_trk_g2_6
 (26 10)  (626 474)  (626 474)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 474)  (627 474)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 474)  (629 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 474)  (631 474)  routing T_12_29.lc_trk_g1_5 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 474)  (632 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 474)  (634 474)  routing T_12_29.lc_trk_g1_5 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 474)  (635 474)  routing T_12_29.lc_trk_g0_5 <X> T_12_29.input_2_5
 (36 10)  (636 474)  (636 474)  LC_5 Logic Functioning bit
 (37 10)  (637 474)  (637 474)  LC_5 Logic Functioning bit
 (38 10)  (638 474)  (638 474)  LC_5 Logic Functioning bit
 (39 10)  (639 474)  (639 474)  LC_5 Logic Functioning bit
 (41 10)  (641 474)  (641 474)  LC_5 Logic Functioning bit
 (45 10)  (645 474)  (645 474)  LC_5 Logic Functioning bit
 (4 11)  (604 475)  (604 475)  routing T_12_29.sp4_h_r_10 <X> T_12_29.sp4_h_l_43
 (6 11)  (606 475)  (606 475)  routing T_12_29.sp4_h_r_10 <X> T_12_29.sp4_h_l_43
 (18 11)  (618 475)  (618 475)  routing T_12_29.sp4_r_v_b_37 <X> T_12_29.lc_trk_g2_5
 (22 11)  (622 475)  (622 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 475)  (623 475)  routing T_12_29.sp4_v_b_38 <X> T_12_29.lc_trk_g2_6
 (25 11)  (625 475)  (625 475)  routing T_12_29.sp4_v_b_38 <X> T_12_29.lc_trk_g2_6
 (27 11)  (627 475)  (627 475)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 475)  (628 475)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 475)  (629 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 475)  (630 475)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 475)  (632 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 475)  (636 475)  LC_5 Logic Functioning bit
 (37 11)  (637 475)  (637 475)  LC_5 Logic Functioning bit
 (39 11)  (639 475)  (639 475)  LC_5 Logic Functioning bit
 (47 11)  (647 475)  (647 475)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (651 475)  (651 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (612 476)  (612 476)  routing T_12_29.sp4_v_b_5 <X> T_12_29.sp4_h_r_11
 (13 12)  (613 476)  (613 476)  routing T_12_29.sp4_v_t_46 <X> T_12_29.sp4_v_b_11
 (8 13)  (608 477)  (608 477)  routing T_12_29.sp4_h_r_10 <X> T_12_29.sp4_v_b_10
 (11 13)  (611 477)  (611 477)  routing T_12_29.sp4_v_b_5 <X> T_12_29.sp4_h_r_11
 (13 13)  (613 477)  (613 477)  routing T_12_29.sp4_v_b_5 <X> T_12_29.sp4_h_r_11
 (14 14)  (614 478)  (614 478)  routing T_12_29.rgt_op_4 <X> T_12_29.lc_trk_g3_4
 (28 14)  (628 478)  (628 478)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 478)  (629 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 478)  (630 478)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 478)  (631 478)  routing T_12_29.lc_trk_g1_5 <X> T_12_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 478)  (632 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 478)  (634 478)  routing T_12_29.lc_trk_g1_5 <X> T_12_29.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 478)  (637 478)  LC_7 Logic Functioning bit
 (39 14)  (639 478)  (639 478)  LC_7 Logic Functioning bit
 (41 14)  (641 478)  (641 478)  LC_7 Logic Functioning bit
 (43 14)  (643 478)  (643 478)  LC_7 Logic Functioning bit
 (15 15)  (615 479)  (615 479)  routing T_12_29.rgt_op_4 <X> T_12_29.lc_trk_g3_4
 (17 15)  (617 479)  (617 479)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 479)  (622 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 479)  (623 479)  routing T_12_29.sp4_v_b_46 <X> T_12_29.lc_trk_g3_6
 (24 15)  (624 479)  (624 479)  routing T_12_29.sp4_v_b_46 <X> T_12_29.lc_trk_g3_6
 (30 15)  (630 479)  (630 479)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 479)  (637 479)  LC_7 Logic Functioning bit
 (39 15)  (639 479)  (639 479)  LC_7 Logic Functioning bit
 (41 15)  (641 479)  (641 479)  LC_7 Logic Functioning bit
 (43 15)  (643 479)  (643 479)  LC_7 Logic Functioning bit
 (46 15)  (646 479)  (646 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_29

 (14 0)  (668 464)  (668 464)  routing T_13_29.wire_logic_cluster/lc_0/out <X> T_13_29.lc_trk_g0_0
 (21 0)  (675 464)  (675 464)  routing T_13_29.wire_logic_cluster/lc_3/out <X> T_13_29.lc_trk_g0_3
 (22 0)  (676 464)  (676 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 464)  (679 464)  routing T_13_29.wire_logic_cluster/lc_2/out <X> T_13_29.lc_trk_g0_2
 (27 0)  (681 464)  (681 464)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 464)  (682 464)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 464)  (683 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (690 464)  (690 464)  LC_0 Logic Functioning bit
 (39 0)  (693 464)  (693 464)  LC_0 Logic Functioning bit
 (41 0)  (695 464)  (695 464)  LC_0 Logic Functioning bit
 (42 0)  (696 464)  (696 464)  LC_0 Logic Functioning bit
 (44 0)  (698 464)  (698 464)  LC_0 Logic Functioning bit
 (45 0)  (699 464)  (699 464)  LC_0 Logic Functioning bit
 (17 1)  (671 465)  (671 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 465)  (676 465)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (686 465)  (686 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 465)  (690 465)  LC_0 Logic Functioning bit
 (39 1)  (693 465)  (693 465)  LC_0 Logic Functioning bit
 (41 1)  (695 465)  (695 465)  LC_0 Logic Functioning bit
 (42 1)  (696 465)  (696 465)  LC_0 Logic Functioning bit
 (46 1)  (700 465)  (700 465)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (654 466)  (654 466)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (660 466)  (660 466)  routing T_13_29.sp4_v_b_9 <X> T_13_29.sp4_v_t_37
 (17 2)  (671 466)  (671 466)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 466)  (672 466)  routing T_13_29.wire_logic_cluster/lc_5/out <X> T_13_29.lc_trk_g0_5
 (25 2)  (679 466)  (679 466)  routing T_13_29.wire_logic_cluster/lc_6/out <X> T_13_29.lc_trk_g0_6
 (28 2)  (682 466)  (682 466)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 466)  (683 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 466)  (686 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 466)  (690 466)  LC_1 Logic Functioning bit
 (39 2)  (693 466)  (693 466)  LC_1 Logic Functioning bit
 (41 2)  (695 466)  (695 466)  LC_1 Logic Functioning bit
 (42 2)  (696 466)  (696 466)  LC_1 Logic Functioning bit
 (44 2)  (698 466)  (698 466)  LC_1 Logic Functioning bit
 (45 2)  (699 466)  (699 466)  LC_1 Logic Functioning bit
 (0 3)  (654 467)  (654 467)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (5 3)  (659 467)  (659 467)  routing T_13_29.sp4_v_b_9 <X> T_13_29.sp4_v_t_37
 (6 3)  (660 467)  (660 467)  routing T_13_29.sp4_h_r_0 <X> T_13_29.sp4_h_l_37
 (8 3)  (662 467)  (662 467)  routing T_13_29.sp4_v_b_10 <X> T_13_29.sp4_v_t_36
 (10 3)  (664 467)  (664 467)  routing T_13_29.sp4_v_b_10 <X> T_13_29.sp4_v_t_36
 (22 3)  (676 467)  (676 467)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (684 467)  (684 467)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 467)  (686 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 467)  (687 467)  routing T_13_29.lc_trk_g2_1 <X> T_13_29.input_2_1
 (36 3)  (690 467)  (690 467)  LC_1 Logic Functioning bit
 (39 3)  (693 467)  (693 467)  LC_1 Logic Functioning bit
 (41 3)  (695 467)  (695 467)  LC_1 Logic Functioning bit
 (42 3)  (696 467)  (696 467)  LC_1 Logic Functioning bit
 (53 3)  (707 467)  (707 467)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (668 468)  (668 468)  routing T_13_29.sp4_v_b_8 <X> T_13_29.lc_trk_g1_0
 (27 4)  (681 468)  (681 468)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 468)  (682 468)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 468)  (683 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 468)  (684 468)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 468)  (686 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 468)  (690 468)  LC_2 Logic Functioning bit
 (39 4)  (693 468)  (693 468)  LC_2 Logic Functioning bit
 (41 4)  (695 468)  (695 468)  LC_2 Logic Functioning bit
 (42 4)  (696 468)  (696 468)  LC_2 Logic Functioning bit
 (44 4)  (698 468)  (698 468)  LC_2 Logic Functioning bit
 (45 4)  (699 468)  (699 468)  LC_2 Logic Functioning bit
 (4 5)  (658 469)  (658 469)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_h_r_3
 (6 5)  (660 469)  (660 469)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_h_r_3
 (14 5)  (668 469)  (668 469)  routing T_13_29.sp4_v_b_8 <X> T_13_29.lc_trk_g1_0
 (16 5)  (670 469)  (670 469)  routing T_13_29.sp4_v_b_8 <X> T_13_29.lc_trk_g1_0
 (17 5)  (671 469)  (671 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (676 469)  (676 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (32 5)  (686 469)  (686 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 469)  (689 469)  routing T_13_29.lc_trk_g0_2 <X> T_13_29.input_2_2
 (36 5)  (690 469)  (690 469)  LC_2 Logic Functioning bit
 (39 5)  (693 469)  (693 469)  LC_2 Logic Functioning bit
 (41 5)  (695 469)  (695 469)  LC_2 Logic Functioning bit
 (42 5)  (696 469)  (696 469)  LC_2 Logic Functioning bit
 (21 6)  (675 470)  (675 470)  routing T_13_29.wire_logic_cluster/lc_7/out <X> T_13_29.lc_trk_g1_7
 (22 6)  (676 470)  (676 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (682 470)  (682 470)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 470)  (683 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 470)  (684 470)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 470)  (686 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 470)  (690 470)  LC_3 Logic Functioning bit
 (39 6)  (693 470)  (693 470)  LC_3 Logic Functioning bit
 (41 6)  (695 470)  (695 470)  LC_3 Logic Functioning bit
 (42 6)  (696 470)  (696 470)  LC_3 Logic Functioning bit
 (44 6)  (698 470)  (698 470)  LC_3 Logic Functioning bit
 (45 6)  (699 470)  (699 470)  LC_3 Logic Functioning bit
 (30 7)  (684 471)  (684 471)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 471)  (686 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 471)  (689 471)  routing T_13_29.lc_trk_g0_3 <X> T_13_29.input_2_3
 (36 7)  (690 471)  (690 471)  LC_3 Logic Functioning bit
 (39 7)  (693 471)  (693 471)  LC_3 Logic Functioning bit
 (41 7)  (695 471)  (695 471)  LC_3 Logic Functioning bit
 (42 7)  (696 471)  (696 471)  LC_3 Logic Functioning bit
 (17 8)  (671 472)  (671 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 472)  (672 472)  routing T_13_29.wire_logic_cluster/lc_1/out <X> T_13_29.lc_trk_g2_1
 (27 8)  (681 472)  (681 472)  routing T_13_29.lc_trk_g1_0 <X> T_13_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 472)  (683 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 472)  (686 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 472)  (689 472)  routing T_13_29.lc_trk_g2_4 <X> T_13_29.input_2_4
 (36 8)  (690 472)  (690 472)  LC_4 Logic Functioning bit
 (39 8)  (693 472)  (693 472)  LC_4 Logic Functioning bit
 (41 8)  (695 472)  (695 472)  LC_4 Logic Functioning bit
 (42 8)  (696 472)  (696 472)  LC_4 Logic Functioning bit
 (44 8)  (698 472)  (698 472)  LC_4 Logic Functioning bit
 (45 8)  (699 472)  (699 472)  LC_4 Logic Functioning bit
 (22 9)  (676 473)  (676 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 473)  (677 473)  routing T_13_29.sp12_v_t_9 <X> T_13_29.lc_trk_g2_2
 (32 9)  (686 473)  (686 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 473)  (687 473)  routing T_13_29.lc_trk_g2_4 <X> T_13_29.input_2_4
 (36 9)  (690 473)  (690 473)  LC_4 Logic Functioning bit
 (39 9)  (693 473)  (693 473)  LC_4 Logic Functioning bit
 (41 9)  (695 473)  (695 473)  LC_4 Logic Functioning bit
 (42 9)  (696 473)  (696 473)  LC_4 Logic Functioning bit
 (11 10)  (665 474)  (665 474)  routing T_13_29.sp4_h_l_38 <X> T_13_29.sp4_v_t_45
 (14 10)  (668 474)  (668 474)  routing T_13_29.wire_logic_cluster/lc_4/out <X> T_13_29.lc_trk_g2_4
 (27 10)  (681 474)  (681 474)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 474)  (682 474)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 474)  (683 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 474)  (684 474)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 474)  (686 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 474)  (689 474)  routing T_13_29.lc_trk_g0_5 <X> T_13_29.input_2_5
 (36 10)  (690 474)  (690 474)  LC_5 Logic Functioning bit
 (39 10)  (693 474)  (693 474)  LC_5 Logic Functioning bit
 (41 10)  (695 474)  (695 474)  LC_5 Logic Functioning bit
 (42 10)  (696 474)  (696 474)  LC_5 Logic Functioning bit
 (44 10)  (698 474)  (698 474)  LC_5 Logic Functioning bit
 (45 10)  (699 474)  (699 474)  LC_5 Logic Functioning bit
 (17 11)  (671 475)  (671 475)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 475)  (676 475)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 475)  (677 475)  routing T_13_29.sp12_v_b_14 <X> T_13_29.lc_trk_g2_6
 (30 11)  (684 475)  (684 475)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 475)  (686 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 475)  (690 475)  LC_5 Logic Functioning bit
 (39 11)  (693 475)  (693 475)  LC_5 Logic Functioning bit
 (41 11)  (695 475)  (695 475)  LC_5 Logic Functioning bit
 (42 11)  (696 475)  (696 475)  LC_5 Logic Functioning bit
 (46 11)  (700 475)  (700 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 12)  (681 476)  (681 476)  routing T_13_29.lc_trk_g1_2 <X> T_13_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 476)  (683 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 476)  (686 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 476)  (689 476)  routing T_13_29.lc_trk_g0_6 <X> T_13_29.input_2_6
 (36 12)  (690 476)  (690 476)  LC_6 Logic Functioning bit
 (39 12)  (693 476)  (693 476)  LC_6 Logic Functioning bit
 (41 12)  (695 476)  (695 476)  LC_6 Logic Functioning bit
 (42 12)  (696 476)  (696 476)  LC_6 Logic Functioning bit
 (44 12)  (698 476)  (698 476)  LC_6 Logic Functioning bit
 (45 12)  (699 476)  (699 476)  LC_6 Logic Functioning bit
 (47 12)  (701 476)  (701 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (670 477)  (670 477)  routing T_13_29.sp12_v_b_8 <X> T_13_29.lc_trk_g3_0
 (17 13)  (671 477)  (671 477)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (30 13)  (684 477)  (684 477)  routing T_13_29.lc_trk_g1_2 <X> T_13_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 477)  (686 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 477)  (689 477)  routing T_13_29.lc_trk_g0_6 <X> T_13_29.input_2_6
 (36 13)  (690 477)  (690 477)  LC_6 Logic Functioning bit
 (39 13)  (693 477)  (693 477)  LC_6 Logic Functioning bit
 (41 13)  (695 477)  (695 477)  LC_6 Logic Functioning bit
 (42 13)  (696 477)  (696 477)  LC_6 Logic Functioning bit
 (22 14)  (676 478)  (676 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 478)  (677 478)  routing T_13_29.sp4_v_b_47 <X> T_13_29.lc_trk_g3_7
 (24 14)  (678 478)  (678 478)  routing T_13_29.sp4_v_b_47 <X> T_13_29.lc_trk_g3_7
 (25 14)  (679 478)  (679 478)  routing T_13_29.sp12_v_b_6 <X> T_13_29.lc_trk_g3_6
 (27 14)  (681 478)  (681 478)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 478)  (683 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 478)  (684 478)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 478)  (686 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (689 478)  (689 478)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.input_2_7
 (36 14)  (690 478)  (690 478)  LC_7 Logic Functioning bit
 (39 14)  (693 478)  (693 478)  LC_7 Logic Functioning bit
 (41 14)  (695 478)  (695 478)  LC_7 Logic Functioning bit
 (42 14)  (696 478)  (696 478)  LC_7 Logic Functioning bit
 (44 14)  (698 478)  (698 478)  LC_7 Logic Functioning bit
 (45 14)  (699 478)  (699 478)  LC_7 Logic Functioning bit
 (16 15)  (670 479)  (670 479)  routing T_13_29.sp12_v_b_12 <X> T_13_29.lc_trk_g3_4
 (17 15)  (671 479)  (671 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (676 479)  (676 479)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (678 479)  (678 479)  routing T_13_29.sp12_v_b_6 <X> T_13_29.lc_trk_g3_6
 (25 15)  (679 479)  (679 479)  routing T_13_29.sp12_v_b_6 <X> T_13_29.lc_trk_g3_6
 (30 15)  (684 479)  (684 479)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 479)  (686 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 479)  (687 479)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.input_2_7
 (34 15)  (688 479)  (688 479)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.input_2_7
 (35 15)  (689 479)  (689 479)  routing T_13_29.lc_trk_g3_6 <X> T_13_29.input_2_7
 (36 15)  (690 479)  (690 479)  LC_7 Logic Functioning bit
 (39 15)  (693 479)  (693 479)  LC_7 Logic Functioning bit
 (41 15)  (695 479)  (695 479)  LC_7 Logic Functioning bit
 (42 15)  (696 479)  (696 479)  LC_7 Logic Functioning bit


LogicTile_14_29

 (22 0)  (730 464)  (730 464)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 464)  (732 464)  routing T_14_29.bot_op_3 <X> T_14_29.lc_trk_g0_3
 (26 0)  (734 464)  (734 464)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_0/in_0
 (32 0)  (740 464)  (740 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 464)  (745 464)  LC_0 Logic Functioning bit
 (39 0)  (747 464)  (747 464)  LC_0 Logic Functioning bit
 (41 0)  (749 464)  (749 464)  LC_0 Logic Functioning bit
 (43 0)  (751 464)  (751 464)  LC_0 Logic Functioning bit
 (27 1)  (735 465)  (735 465)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 465)  (736 465)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 465)  (737 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 465)  (739 465)  routing T_14_29.lc_trk_g0_3 <X> T_14_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 465)  (744 465)  LC_0 Logic Functioning bit
 (38 1)  (746 465)  (746 465)  LC_0 Logic Functioning bit
 (40 1)  (748 465)  (748 465)  LC_0 Logic Functioning bit
 (42 1)  (750 465)  (750 465)  LC_0 Logic Functioning bit
 (0 2)  (708 466)  (708 466)  routing T_14_29.glb_netwk_3 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (2 2)  (710 466)  (710 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (714 466)  (714 466)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_v_t_37
 (21 2)  (729 466)  (729 466)  routing T_14_29.lft_op_7 <X> T_14_29.lc_trk_g0_7
 (22 2)  (730 466)  (730 466)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 466)  (732 466)  routing T_14_29.lft_op_7 <X> T_14_29.lc_trk_g0_7
 (27 2)  (735 466)  (735 466)  routing T_14_29.lc_trk_g1_5 <X> T_14_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 466)  (737 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 466)  (738 466)  routing T_14_29.lc_trk_g1_5 <X> T_14_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 466)  (740 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 466)  (742 466)  routing T_14_29.lc_trk_g1_1 <X> T_14_29.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 466)  (745 466)  LC_1 Logic Functioning bit
 (39 2)  (747 466)  (747 466)  LC_1 Logic Functioning bit
 (41 2)  (749 466)  (749 466)  LC_1 Logic Functioning bit
 (43 2)  (751 466)  (751 466)  LC_1 Logic Functioning bit
 (0 3)  (708 467)  (708 467)  routing T_14_29.glb_netwk_3 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (5 3)  (713 467)  (713 467)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_v_t_37
 (22 3)  (730 467)  (730 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 467)  (733 467)  routing T_14_29.sp4_r_v_b_30 <X> T_14_29.lc_trk_g0_6
 (37 3)  (745 467)  (745 467)  LC_1 Logic Functioning bit
 (39 3)  (747 467)  (747 467)  LC_1 Logic Functioning bit
 (41 3)  (749 467)  (749 467)  LC_1 Logic Functioning bit
 (43 3)  (751 467)  (751 467)  LC_1 Logic Functioning bit
 (46 3)  (754 467)  (754 467)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (9 4)  (717 468)  (717 468)  routing T_14_29.sp4_h_l_36 <X> T_14_29.sp4_h_r_4
 (10 4)  (718 468)  (718 468)  routing T_14_29.sp4_h_l_36 <X> T_14_29.sp4_h_r_4
 (13 4)  (721 468)  (721 468)  routing T_14_29.sp4_v_t_40 <X> T_14_29.sp4_v_b_5
 (15 4)  (723 468)  (723 468)  routing T_14_29.sp4_h_r_1 <X> T_14_29.lc_trk_g1_1
 (16 4)  (724 468)  (724 468)  routing T_14_29.sp4_h_r_1 <X> T_14_29.lc_trk_g1_1
 (17 4)  (725 468)  (725 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (730 468)  (730 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (736 468)  (736 468)  routing T_14_29.lc_trk_g2_3 <X> T_14_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 468)  (737 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 468)  (740 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 468)  (741 468)  routing T_14_29.lc_trk_g2_1 <X> T_14_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 468)  (744 468)  LC_2 Logic Functioning bit
 (37 4)  (745 468)  (745 468)  LC_2 Logic Functioning bit
 (38 4)  (746 468)  (746 468)  LC_2 Logic Functioning bit
 (39 4)  (747 468)  (747 468)  LC_2 Logic Functioning bit
 (15 5)  (723 469)  (723 469)  routing T_14_29.bot_op_0 <X> T_14_29.lc_trk_g1_0
 (17 5)  (725 469)  (725 469)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (726 469)  (726 469)  routing T_14_29.sp4_h_r_1 <X> T_14_29.lc_trk_g1_1
 (21 5)  (729 469)  (729 469)  routing T_14_29.sp4_r_v_b_27 <X> T_14_29.lc_trk_g1_3
 (27 5)  (735 469)  (735 469)  routing T_14_29.lc_trk_g1_1 <X> T_14_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 469)  (737 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 469)  (738 469)  routing T_14_29.lc_trk_g2_3 <X> T_14_29.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 469)  (748 469)  LC_2 Logic Functioning bit
 (41 5)  (749 469)  (749 469)  LC_2 Logic Functioning bit
 (42 5)  (750 469)  (750 469)  LC_2 Logic Functioning bit
 (43 5)  (751 469)  (751 469)  LC_2 Logic Functioning bit
 (8 6)  (716 470)  (716 470)  routing T_14_29.sp4_v_t_47 <X> T_14_29.sp4_h_l_41
 (9 6)  (717 470)  (717 470)  routing T_14_29.sp4_v_t_47 <X> T_14_29.sp4_h_l_41
 (10 6)  (718 470)  (718 470)  routing T_14_29.sp4_v_t_47 <X> T_14_29.sp4_h_l_41
 (12 6)  (720 470)  (720 470)  routing T_14_29.sp4_v_t_46 <X> T_14_29.sp4_h_l_40
 (16 6)  (724 470)  (724 470)  routing T_14_29.sp4_v_b_5 <X> T_14_29.lc_trk_g1_5
 (17 6)  (725 470)  (725 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 470)  (726 470)  routing T_14_29.sp4_v_b_5 <X> T_14_29.lc_trk_g1_5
 (28 6)  (736 470)  (736 470)  routing T_14_29.lc_trk_g2_4 <X> T_14_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 470)  (737 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 470)  (738 470)  routing T_14_29.lc_trk_g2_4 <X> T_14_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 470)  (739 470)  routing T_14_29.lc_trk_g2_6 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 470)  (740 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 470)  (741 470)  routing T_14_29.lc_trk_g2_6 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 470)  (746 470)  LC_3 Logic Functioning bit
 (39 6)  (747 470)  (747 470)  LC_3 Logic Functioning bit
 (42 6)  (750 470)  (750 470)  LC_3 Logic Functioning bit
 (43 6)  (751 470)  (751 470)  LC_3 Logic Functioning bit
 (50 6)  (758 470)  (758 470)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (719 471)  (719 471)  routing T_14_29.sp4_v_t_46 <X> T_14_29.sp4_h_l_40
 (13 7)  (721 471)  (721 471)  routing T_14_29.sp4_v_t_46 <X> T_14_29.sp4_h_l_40
 (27 7)  (735 471)  (735 471)  routing T_14_29.lc_trk_g1_0 <X> T_14_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 471)  (737 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 471)  (739 471)  routing T_14_29.lc_trk_g2_6 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 471)  (744 471)  LC_3 Logic Functioning bit
 (37 7)  (745 471)  (745 471)  LC_3 Logic Functioning bit
 (40 7)  (748 471)  (748 471)  LC_3 Logic Functioning bit
 (41 7)  (749 471)  (749 471)  LC_3 Logic Functioning bit
 (8 8)  (716 472)  (716 472)  routing T_14_29.sp4_h_l_42 <X> T_14_29.sp4_h_r_7
 (14 8)  (722 472)  (722 472)  routing T_14_29.sp4_h_r_40 <X> T_14_29.lc_trk_g2_0
 (15 8)  (723 472)  (723 472)  routing T_14_29.sp4_v_t_28 <X> T_14_29.lc_trk_g2_1
 (16 8)  (724 472)  (724 472)  routing T_14_29.sp4_v_t_28 <X> T_14_29.lc_trk_g2_1
 (17 8)  (725 472)  (725 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (729 472)  (729 472)  routing T_14_29.rgt_op_3 <X> T_14_29.lc_trk_g2_3
 (22 8)  (730 472)  (730 472)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 472)  (732 472)  routing T_14_29.rgt_op_3 <X> T_14_29.lc_trk_g2_3
 (26 8)  (734 472)  (734 472)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 472)  (735 472)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 472)  (736 472)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 472)  (737 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 472)  (739 472)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 472)  (740 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 472)  (741 472)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 472)  (746 472)  LC_4 Logic Functioning bit
 (39 8)  (747 472)  (747 472)  LC_4 Logic Functioning bit
 (42 8)  (750 472)  (750 472)  LC_4 Logic Functioning bit
 (43 8)  (751 472)  (751 472)  LC_4 Logic Functioning bit
 (48 8)  (756 472)  (756 472)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (758 472)  (758 472)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 473)  (722 473)  routing T_14_29.sp4_h_r_40 <X> T_14_29.lc_trk_g2_0
 (15 9)  (723 473)  (723 473)  routing T_14_29.sp4_h_r_40 <X> T_14_29.lc_trk_g2_0
 (16 9)  (724 473)  (724 473)  routing T_14_29.sp4_h_r_40 <X> T_14_29.lc_trk_g2_0
 (17 9)  (725 473)  (725 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (734 473)  (734 473)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 473)  (735 473)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 473)  (736 473)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 473)  (737 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 473)  (739 473)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 473)  (744 473)  LC_4 Logic Functioning bit
 (37 9)  (745 473)  (745 473)  LC_4 Logic Functioning bit
 (40 9)  (748 473)  (748 473)  LC_4 Logic Functioning bit
 (41 9)  (749 473)  (749 473)  LC_4 Logic Functioning bit
 (12 10)  (720 474)  (720 474)  routing T_14_29.sp4_h_r_5 <X> T_14_29.sp4_h_l_45
 (14 10)  (722 474)  (722 474)  routing T_14_29.sp4_h_r_36 <X> T_14_29.lc_trk_g2_4
 (15 10)  (723 474)  (723 474)  routing T_14_29.rgt_op_5 <X> T_14_29.lc_trk_g2_5
 (17 10)  (725 474)  (725 474)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 474)  (726 474)  routing T_14_29.rgt_op_5 <X> T_14_29.lc_trk_g2_5
 (21 10)  (729 474)  (729 474)  routing T_14_29.wire_logic_cluster/lc_7/out <X> T_14_29.lc_trk_g2_7
 (22 10)  (730 474)  (730 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 474)  (733 474)  routing T_14_29.sp4_h_r_38 <X> T_14_29.lc_trk_g2_6
 (31 10)  (739 474)  (739 474)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 474)  (740 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 474)  (741 474)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 474)  (742 474)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 474)  (744 474)  LC_5 Logic Functioning bit
 (39 10)  (747 474)  (747 474)  LC_5 Logic Functioning bit
 (41 10)  (749 474)  (749 474)  LC_5 Logic Functioning bit
 (42 10)  (750 474)  (750 474)  LC_5 Logic Functioning bit
 (50 10)  (758 474)  (758 474)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (720 475)  (720 475)  routing T_14_29.sp4_h_l_45 <X> T_14_29.sp4_v_t_45
 (13 11)  (721 475)  (721 475)  routing T_14_29.sp4_h_r_5 <X> T_14_29.sp4_h_l_45
 (15 11)  (723 475)  (723 475)  routing T_14_29.sp4_h_r_36 <X> T_14_29.lc_trk_g2_4
 (16 11)  (724 475)  (724 475)  routing T_14_29.sp4_h_r_36 <X> T_14_29.lc_trk_g2_4
 (17 11)  (725 475)  (725 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (730 475)  (730 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 475)  (731 475)  routing T_14_29.sp4_h_r_38 <X> T_14_29.lc_trk_g2_6
 (24 11)  (732 475)  (732 475)  routing T_14_29.sp4_h_r_38 <X> T_14_29.lc_trk_g2_6
 (26 11)  (734 475)  (734 475)  routing T_14_29.lc_trk_g0_3 <X> T_14_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 475)  (737 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 475)  (745 475)  LC_5 Logic Functioning bit
 (38 11)  (746 475)  (746 475)  LC_5 Logic Functioning bit
 (40 11)  (748 475)  (748 475)  LC_5 Logic Functioning bit
 (43 11)  (751 475)  (751 475)  LC_5 Logic Functioning bit
 (46 11)  (754 475)  (754 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (720 476)  (720 476)  routing T_14_29.sp4_v_t_46 <X> T_14_29.sp4_h_r_11
 (14 12)  (722 476)  (722 476)  routing T_14_29.sp4_h_l_21 <X> T_14_29.lc_trk_g3_0
 (21 12)  (729 476)  (729 476)  routing T_14_29.sp4_h_r_35 <X> T_14_29.lc_trk_g3_3
 (22 12)  (730 476)  (730 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 476)  (731 476)  routing T_14_29.sp4_h_r_35 <X> T_14_29.lc_trk_g3_3
 (24 12)  (732 476)  (732 476)  routing T_14_29.sp4_h_r_35 <X> T_14_29.lc_trk_g3_3
 (28 12)  (736 476)  (736 476)  routing T_14_29.lc_trk_g2_5 <X> T_14_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 476)  (737 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 476)  (738 476)  routing T_14_29.lc_trk_g2_5 <X> T_14_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 476)  (739 476)  routing T_14_29.lc_trk_g3_4 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 476)  (740 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 476)  (741 476)  routing T_14_29.lc_trk_g3_4 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 476)  (742 476)  routing T_14_29.lc_trk_g3_4 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 476)  (743 476)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.input_2_6
 (38 12)  (746 476)  (746 476)  LC_6 Logic Functioning bit
 (39 12)  (747 476)  (747 476)  LC_6 Logic Functioning bit
 (42 12)  (750 476)  (750 476)  LC_6 Logic Functioning bit
 (43 12)  (751 476)  (751 476)  LC_6 Logic Functioning bit
 (46 12)  (754 476)  (754 476)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (716 477)  (716 477)  routing T_14_29.sp4_h_l_47 <X> T_14_29.sp4_v_b_10
 (9 13)  (717 477)  (717 477)  routing T_14_29.sp4_h_l_47 <X> T_14_29.sp4_v_b_10
 (15 13)  (723 477)  (723 477)  routing T_14_29.sp4_h_l_21 <X> T_14_29.lc_trk_g3_0
 (16 13)  (724 477)  (724 477)  routing T_14_29.sp4_h_l_21 <X> T_14_29.lc_trk_g3_0
 (17 13)  (725 477)  (725 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (734 477)  (734 477)  routing T_14_29.lc_trk_g1_3 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 477)  (735 477)  routing T_14_29.lc_trk_g1_3 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 477)  (737 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 477)  (740 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 477)  (743 477)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.input_2_6
 (36 13)  (744 477)  (744 477)  LC_6 Logic Functioning bit
 (37 13)  (745 477)  (745 477)  LC_6 Logic Functioning bit
 (40 13)  (748 477)  (748 477)  LC_6 Logic Functioning bit
 (41 13)  (749 477)  (749 477)  LC_6 Logic Functioning bit
 (48 13)  (756 477)  (756 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (720 478)  (720 478)  routing T_14_29.sp4_v_t_40 <X> T_14_29.sp4_h_l_46
 (14 14)  (722 478)  (722 478)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g3_4
 (15 14)  (723 478)  (723 478)  routing T_14_29.tnr_op_5 <X> T_14_29.lc_trk_g3_5
 (17 14)  (725 478)  (725 478)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (730 478)  (730 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 478)  (734 478)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 478)  (736 478)  routing T_14_29.lc_trk_g2_0 <X> T_14_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 478)  (737 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 478)  (740 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 478)  (741 478)  routing T_14_29.lc_trk_g3_3 <X> T_14_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 478)  (742 478)  routing T_14_29.lc_trk_g3_3 <X> T_14_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 478)  (743 478)  routing T_14_29.lc_trk_g0_7 <X> T_14_29.input_2_7
 (36 14)  (744 478)  (744 478)  LC_7 Logic Functioning bit
 (37 14)  (745 478)  (745 478)  LC_7 Logic Functioning bit
 (38 14)  (746 478)  (746 478)  LC_7 Logic Functioning bit
 (41 14)  (749 478)  (749 478)  LC_7 Logic Functioning bit
 (43 14)  (751 478)  (751 478)  LC_7 Logic Functioning bit
 (45 14)  (753 478)  (753 478)  LC_7 Logic Functioning bit
 (11 15)  (719 479)  (719 479)  routing T_14_29.sp4_v_t_40 <X> T_14_29.sp4_h_l_46
 (13 15)  (721 479)  (721 479)  routing T_14_29.sp4_v_t_40 <X> T_14_29.sp4_h_l_46
 (14 15)  (722 479)  (722 479)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g3_4
 (15 15)  (723 479)  (723 479)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g3_4
 (16 15)  (724 479)  (724 479)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g3_4
 (17 15)  (725 479)  (725 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (734 479)  (734 479)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 479)  (736 479)  routing T_14_29.lc_trk_g2_7 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 479)  (737 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 479)  (739 479)  routing T_14_29.lc_trk_g3_3 <X> T_14_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 479)  (740 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 479)  (743 479)  routing T_14_29.lc_trk_g0_7 <X> T_14_29.input_2_7
 (37 15)  (745 479)  (745 479)  LC_7 Logic Functioning bit
 (40 15)  (748 479)  (748 479)  LC_7 Logic Functioning bit
 (42 15)  (750 479)  (750 479)  LC_7 Logic Functioning bit
 (48 15)  (756 479)  (756 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_29

 (5 0)  (767 464)  (767 464)  routing T_15_29.sp4_h_l_44 <X> T_15_29.sp4_h_r_0
 (8 0)  (770 464)  (770 464)  routing T_15_29.sp4_h_l_36 <X> T_15_29.sp4_h_r_1
 (31 0)  (793 464)  (793 464)  routing T_15_29.lc_trk_g1_4 <X> T_15_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 464)  (794 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 464)  (796 464)  routing T_15_29.lc_trk_g1_4 <X> T_15_29.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 464)  (799 464)  LC_0 Logic Functioning bit
 (39 0)  (801 464)  (801 464)  LC_0 Logic Functioning bit
 (41 0)  (803 464)  (803 464)  LC_0 Logic Functioning bit
 (43 0)  (805 464)  (805 464)  LC_0 Logic Functioning bit
 (4 1)  (766 465)  (766 465)  routing T_15_29.sp4_h_l_44 <X> T_15_29.sp4_h_r_0
 (16 1)  (778 465)  (778 465)  routing T_15_29.sp12_h_r_8 <X> T_15_29.lc_trk_g0_0
 (17 1)  (779 465)  (779 465)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (784 465)  (784 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (788 465)  (788 465)  routing T_15_29.lc_trk_g1_3 <X> T_15_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 465)  (789 465)  routing T_15_29.lc_trk_g1_3 <X> T_15_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 465)  (791 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 465)  (798 465)  LC_0 Logic Functioning bit
 (38 1)  (800 465)  (800 465)  LC_0 Logic Functioning bit
 (40 1)  (802 465)  (802 465)  LC_0 Logic Functioning bit
 (42 1)  (804 465)  (804 465)  LC_0 Logic Functioning bit
 (47 1)  (809 465)  (809 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 466)  (762 466)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (2 2)  (764 466)  (764 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (768 466)  (768 466)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_t_37
 (27 2)  (789 466)  (789 466)  routing T_15_29.lc_trk_g1_3 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 466)  (791 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 466)  (793 466)  routing T_15_29.lc_trk_g0_4 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 466)  (794 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 466)  (798 466)  LC_1 Logic Functioning bit
 (38 2)  (800 466)  (800 466)  LC_1 Logic Functioning bit
 (41 2)  (803 466)  (803 466)  LC_1 Logic Functioning bit
 (43 2)  (805 466)  (805 466)  LC_1 Logic Functioning bit
 (0 3)  (762 467)  (762 467)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (14 3)  (776 467)  (776 467)  routing T_15_29.sp4_r_v_b_28 <X> T_15_29.lc_trk_g0_4
 (17 3)  (779 467)  (779 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (790 467)  (790 467)  routing T_15_29.lc_trk_g2_1 <X> T_15_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 467)  (791 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 467)  (792 467)  routing T_15_29.lc_trk_g1_3 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (37 3)  (799 467)  (799 467)  LC_1 Logic Functioning bit
 (39 3)  (801 467)  (801 467)  LC_1 Logic Functioning bit
 (41 3)  (803 467)  (803 467)  LC_1 Logic Functioning bit
 (43 3)  (805 467)  (805 467)  LC_1 Logic Functioning bit
 (13 4)  (775 468)  (775 468)  routing T_15_29.sp4_h_l_40 <X> T_15_29.sp4_v_b_5
 (14 4)  (776 468)  (776 468)  routing T_15_29.sp12_h_r_0 <X> T_15_29.lc_trk_g1_0
 (21 4)  (783 468)  (783 468)  routing T_15_29.wire_logic_cluster/lc_3/out <X> T_15_29.lc_trk_g1_3
 (22 4)  (784 468)  (784 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 468)  (787 468)  routing T_15_29.sp4_h_l_7 <X> T_15_29.lc_trk_g1_2
 (28 4)  (790 468)  (790 468)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 468)  (791 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 468)  (792 468)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 468)  (794 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 468)  (796 468)  routing T_15_29.lc_trk_g1_2 <X> T_15_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 468)  (798 468)  LC_2 Logic Functioning bit
 (38 4)  (800 468)  (800 468)  LC_2 Logic Functioning bit
 (46 4)  (808 468)  (808 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (809 468)  (809 468)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (8 5)  (770 469)  (770 469)  routing T_15_29.sp4_h_l_47 <X> T_15_29.sp4_v_b_4
 (9 5)  (771 469)  (771 469)  routing T_15_29.sp4_h_l_47 <X> T_15_29.sp4_v_b_4
 (10 5)  (772 469)  (772 469)  routing T_15_29.sp4_h_l_47 <X> T_15_29.sp4_v_b_4
 (12 5)  (774 469)  (774 469)  routing T_15_29.sp4_h_l_40 <X> T_15_29.sp4_v_b_5
 (14 5)  (776 469)  (776 469)  routing T_15_29.sp12_h_r_0 <X> T_15_29.lc_trk_g1_0
 (15 5)  (777 469)  (777 469)  routing T_15_29.sp12_h_r_0 <X> T_15_29.lc_trk_g1_0
 (17 5)  (779 469)  (779 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (784 469)  (784 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 469)  (785 469)  routing T_15_29.sp4_h_l_7 <X> T_15_29.lc_trk_g1_2
 (24 5)  (786 469)  (786 469)  routing T_15_29.sp4_h_l_7 <X> T_15_29.lc_trk_g1_2
 (25 5)  (787 469)  (787 469)  routing T_15_29.sp4_h_l_7 <X> T_15_29.lc_trk_g1_2
 (26 5)  (788 469)  (788 469)  routing T_15_29.lc_trk_g0_2 <X> T_15_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 469)  (791 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 469)  (792 469)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 469)  (793 469)  routing T_15_29.lc_trk_g1_2 <X> T_15_29.wire_logic_cluster/lc_2/in_3
 (47 5)  (809 469)  (809 469)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (810 469)  (810 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (815 469)  (815 469)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (776 470)  (776 470)  routing T_15_29.sp4_h_l_1 <X> T_15_29.lc_trk_g1_4
 (17 6)  (779 470)  (779 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (787 470)  (787 470)  routing T_15_29.sp4_h_l_11 <X> T_15_29.lc_trk_g1_6
 (26 6)  (788 470)  (788 470)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 470)  (790 470)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 470)  (791 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 470)  (794 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 470)  (796 470)  routing T_15_29.lc_trk_g1_3 <X> T_15_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 470)  (797 470)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.input_2_3
 (36 6)  (798 470)  (798 470)  LC_3 Logic Functioning bit
 (38 6)  (800 470)  (800 470)  LC_3 Logic Functioning bit
 (39 6)  (801 470)  (801 470)  LC_3 Logic Functioning bit
 (45 6)  (807 470)  (807 470)  LC_3 Logic Functioning bit
 (12 7)  (774 471)  (774 471)  routing T_15_29.sp4_h_l_40 <X> T_15_29.sp4_v_t_40
 (15 7)  (777 471)  (777 471)  routing T_15_29.sp4_h_l_1 <X> T_15_29.lc_trk_g1_4
 (16 7)  (778 471)  (778 471)  routing T_15_29.sp4_h_l_1 <X> T_15_29.lc_trk_g1_4
 (17 7)  (779 471)  (779 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (784 471)  (784 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 471)  (785 471)  routing T_15_29.sp4_h_l_11 <X> T_15_29.lc_trk_g1_6
 (24 7)  (786 471)  (786 471)  routing T_15_29.sp4_h_l_11 <X> T_15_29.lc_trk_g1_6
 (25 7)  (787 471)  (787 471)  routing T_15_29.sp4_h_l_11 <X> T_15_29.lc_trk_g1_6
 (26 7)  (788 471)  (788 471)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 471)  (790 471)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 471)  (791 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 471)  (792 471)  routing T_15_29.lc_trk_g2_2 <X> T_15_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 471)  (793 471)  routing T_15_29.lc_trk_g1_3 <X> T_15_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 471)  (794 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (795 471)  (795 471)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.input_2_3
 (34 7)  (796 471)  (796 471)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.input_2_3
 (35 7)  (797 471)  (797 471)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.input_2_3
 (36 7)  (798 471)  (798 471)  LC_3 Logic Functioning bit
 (37 7)  (799 471)  (799 471)  LC_3 Logic Functioning bit
 (38 7)  (800 471)  (800 471)  LC_3 Logic Functioning bit
 (39 7)  (801 471)  (801 471)  LC_3 Logic Functioning bit
 (43 7)  (805 471)  (805 471)  LC_3 Logic Functioning bit
 (47 7)  (809 471)  (809 471)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (776 472)  (776 472)  routing T_15_29.sp4_v_t_21 <X> T_15_29.lc_trk_g2_0
 (16 8)  (778 472)  (778 472)  routing T_15_29.sp4_v_b_33 <X> T_15_29.lc_trk_g2_1
 (17 8)  (779 472)  (779 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 472)  (780 472)  routing T_15_29.sp4_v_b_33 <X> T_15_29.lc_trk_g2_1
 (22 8)  (784 472)  (784 472)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 472)  (786 472)  routing T_15_29.tnl_op_3 <X> T_15_29.lc_trk_g2_3
 (25 8)  (787 472)  (787 472)  routing T_15_29.sp4_h_r_34 <X> T_15_29.lc_trk_g2_2
 (28 8)  (790 472)  (790 472)  routing T_15_29.lc_trk_g2_1 <X> T_15_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 472)  (791 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 472)  (793 472)  routing T_15_29.lc_trk_g1_6 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 472)  (794 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 472)  (796 472)  routing T_15_29.lc_trk_g1_6 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 472)  (800 472)  LC_4 Logic Functioning bit
 (39 8)  (801 472)  (801 472)  LC_4 Logic Functioning bit
 (42 8)  (804 472)  (804 472)  LC_4 Logic Functioning bit
 (43 8)  (805 472)  (805 472)  LC_4 Logic Functioning bit
 (14 9)  (776 473)  (776 473)  routing T_15_29.sp4_v_t_21 <X> T_15_29.lc_trk_g2_0
 (16 9)  (778 473)  (778 473)  routing T_15_29.sp4_v_t_21 <X> T_15_29.lc_trk_g2_0
 (17 9)  (779 473)  (779 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (780 473)  (780 473)  routing T_15_29.sp4_v_b_33 <X> T_15_29.lc_trk_g2_1
 (21 9)  (783 473)  (783 473)  routing T_15_29.tnl_op_3 <X> T_15_29.lc_trk_g2_3
 (22 9)  (784 473)  (784 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 473)  (785 473)  routing T_15_29.sp4_h_r_34 <X> T_15_29.lc_trk_g2_2
 (24 9)  (786 473)  (786 473)  routing T_15_29.sp4_h_r_34 <X> T_15_29.lc_trk_g2_2
 (26 9)  (788 473)  (788 473)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 473)  (789 473)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 473)  (790 473)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 473)  (791 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 473)  (793 473)  routing T_15_29.lc_trk_g1_6 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 473)  (794 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 473)  (795 473)  routing T_15_29.lc_trk_g2_0 <X> T_15_29.input_2_4
 (36 9)  (798 473)  (798 473)  LC_4 Logic Functioning bit
 (37 9)  (799 473)  (799 473)  LC_4 Logic Functioning bit
 (40 9)  (802 473)  (802 473)  LC_4 Logic Functioning bit
 (41 9)  (803 473)  (803 473)  LC_4 Logic Functioning bit
 (46 9)  (808 473)  (808 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (767 474)  (767 474)  routing T_15_29.sp4_v_b_6 <X> T_15_29.sp4_h_l_43
 (21 10)  (783 474)  (783 474)  routing T_15_29.sp12_v_b_7 <X> T_15_29.lc_trk_g2_7
 (22 10)  (784 474)  (784 474)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (786 474)  (786 474)  routing T_15_29.sp12_v_b_7 <X> T_15_29.lc_trk_g2_7
 (31 10)  (793 474)  (793 474)  routing T_15_29.lc_trk_g3_5 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 474)  (794 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 474)  (795 474)  routing T_15_29.lc_trk_g3_5 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 474)  (796 474)  routing T_15_29.lc_trk_g3_5 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 474)  (799 474)  LC_5 Logic Functioning bit
 (39 10)  (801 474)  (801 474)  LC_5 Logic Functioning bit
 (41 10)  (803 474)  (803 474)  LC_5 Logic Functioning bit
 (43 10)  (805 474)  (805 474)  LC_5 Logic Functioning bit
 (21 11)  (783 475)  (783 475)  routing T_15_29.sp12_v_b_7 <X> T_15_29.lc_trk_g2_7
 (26 11)  (788 475)  (788 475)  routing T_15_29.lc_trk_g2_3 <X> T_15_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 475)  (790 475)  routing T_15_29.lc_trk_g2_3 <X> T_15_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 475)  (791 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 475)  (798 475)  LC_5 Logic Functioning bit
 (38 11)  (800 475)  (800 475)  LC_5 Logic Functioning bit
 (40 11)  (802 475)  (802 475)  LC_5 Logic Functioning bit
 (42 11)  (804 475)  (804 475)  LC_5 Logic Functioning bit
 (22 12)  (784 476)  (784 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (789 476)  (789 476)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 476)  (790 476)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 476)  (791 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 476)  (792 476)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 476)  (793 476)  routing T_15_29.lc_trk_g1_4 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 476)  (794 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 476)  (796 476)  routing T_15_29.lc_trk_g1_4 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 476)  (797 476)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.input_2_6
 (36 12)  (798 476)  (798 476)  LC_6 Logic Functioning bit
 (37 12)  (799 476)  (799 476)  LC_6 Logic Functioning bit
 (38 12)  (800 476)  (800 476)  LC_6 Logic Functioning bit
 (39 12)  (801 476)  (801 476)  LC_6 Logic Functioning bit
 (41 12)  (803 476)  (803 476)  LC_6 Logic Functioning bit
 (45 12)  (807 476)  (807 476)  LC_6 Logic Functioning bit
 (11 13)  (773 477)  (773 477)  routing T_15_29.sp4_h_l_46 <X> T_15_29.sp4_h_r_11
 (21 13)  (783 477)  (783 477)  routing T_15_29.sp4_r_v_b_43 <X> T_15_29.lc_trk_g3_3
 (29 13)  (791 477)  (791 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 477)  (792 477)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 477)  (794 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 477)  (795 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.input_2_6
 (34 13)  (796 477)  (796 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.input_2_6
 (35 13)  (797 477)  (797 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.input_2_6
 (36 13)  (798 477)  (798 477)  LC_6 Logic Functioning bit
 (37 13)  (799 477)  (799 477)  LC_6 Logic Functioning bit
 (39 13)  (801 477)  (801 477)  LC_6 Logic Functioning bit
 (46 13)  (808 477)  (808 477)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (777 478)  (777 478)  routing T_15_29.sp4_h_l_24 <X> T_15_29.lc_trk_g3_5
 (16 14)  (778 478)  (778 478)  routing T_15_29.sp4_h_l_24 <X> T_15_29.lc_trk_g3_5
 (17 14)  (779 478)  (779 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 478)  (780 478)  routing T_15_29.sp4_h_l_24 <X> T_15_29.lc_trk_g3_5
 (21 14)  (783 478)  (783 478)  routing T_15_29.sp12_v_b_7 <X> T_15_29.lc_trk_g3_7
 (22 14)  (784 478)  (784 478)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 478)  (786 478)  routing T_15_29.sp12_v_b_7 <X> T_15_29.lc_trk_g3_7
 (25 14)  (787 478)  (787 478)  routing T_15_29.sp4_h_r_46 <X> T_15_29.lc_trk_g3_6
 (27 14)  (789 478)  (789 478)  routing T_15_29.lc_trk_g1_5 <X> T_15_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 478)  (791 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 478)  (792 478)  routing T_15_29.lc_trk_g1_5 <X> T_15_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 478)  (794 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 478)  (795 478)  routing T_15_29.lc_trk_g2_0 <X> T_15_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 478)  (798 478)  LC_7 Logic Functioning bit
 (37 14)  (799 478)  (799 478)  LC_7 Logic Functioning bit
 (38 14)  (800 478)  (800 478)  LC_7 Logic Functioning bit
 (39 14)  (801 478)  (801 478)  LC_7 Logic Functioning bit
 (10 15)  (772 479)  (772 479)  routing T_15_29.sp4_h_l_40 <X> T_15_29.sp4_v_t_47
 (21 15)  (783 479)  (783 479)  routing T_15_29.sp12_v_b_7 <X> T_15_29.lc_trk_g3_7
 (22 15)  (784 479)  (784 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 479)  (785 479)  routing T_15_29.sp4_h_r_46 <X> T_15_29.lc_trk_g3_6
 (24 15)  (786 479)  (786 479)  routing T_15_29.sp4_h_r_46 <X> T_15_29.lc_trk_g3_6
 (25 15)  (787 479)  (787 479)  routing T_15_29.sp4_h_r_46 <X> T_15_29.lc_trk_g3_6
 (27 15)  (789 479)  (789 479)  routing T_15_29.lc_trk_g1_0 <X> T_15_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 479)  (791 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (40 15)  (802 479)  (802 479)  LC_7 Logic Functioning bit
 (41 15)  (803 479)  (803 479)  LC_7 Logic Functioning bit
 (42 15)  (804 479)  (804 479)  LC_7 Logic Functioning bit
 (43 15)  (805 479)  (805 479)  LC_7 Logic Functioning bit
 (53 15)  (815 479)  (815 479)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_29

 (4 0)  (820 464)  (820 464)  routing T_16_29.sp4_h_l_37 <X> T_16_29.sp4_v_b_0
 (15 0)  (831 464)  (831 464)  routing T_16_29.bot_op_1 <X> T_16_29.lc_trk_g0_1
 (17 0)  (833 464)  (833 464)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (838 464)  (838 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 464)  (839 464)  routing T_16_29.sp4_v_b_19 <X> T_16_29.lc_trk_g0_3
 (24 0)  (840 464)  (840 464)  routing T_16_29.sp4_v_b_19 <X> T_16_29.lc_trk_g0_3
 (25 0)  (841 464)  (841 464)  routing T_16_29.lft_op_2 <X> T_16_29.lc_trk_g0_2
 (27 0)  (843 464)  (843 464)  routing T_16_29.lc_trk_g3_6 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 464)  (844 464)  routing T_16_29.lc_trk_g3_6 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 464)  (845 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 464)  (846 464)  routing T_16_29.lc_trk_g3_6 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 464)  (847 464)  routing T_16_29.lc_trk_g2_7 <X> T_16_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 464)  (848 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 464)  (849 464)  routing T_16_29.lc_trk_g2_7 <X> T_16_29.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 464)  (854 464)  LC_0 Logic Functioning bit
 (41 0)  (857 464)  (857 464)  LC_0 Logic Functioning bit
 (42 0)  (858 464)  (858 464)  LC_0 Logic Functioning bit
 (45 0)  (861 464)  (861 464)  LC_0 Logic Functioning bit
 (5 1)  (821 465)  (821 465)  routing T_16_29.sp4_h_l_37 <X> T_16_29.sp4_v_b_0
 (11 1)  (827 465)  (827 465)  routing T_16_29.sp4_h_l_43 <X> T_16_29.sp4_h_r_2
 (13 1)  (829 465)  (829 465)  routing T_16_29.sp4_h_l_43 <X> T_16_29.sp4_h_r_2
 (22 1)  (838 465)  (838 465)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 465)  (840 465)  routing T_16_29.lft_op_2 <X> T_16_29.lc_trk_g0_2
 (28 1)  (844 465)  (844 465)  routing T_16_29.lc_trk_g2_0 <X> T_16_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 465)  (845 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 465)  (846 465)  routing T_16_29.lc_trk_g3_6 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 465)  (847 465)  routing T_16_29.lc_trk_g2_7 <X> T_16_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 465)  (848 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 465)  (849 465)  routing T_16_29.lc_trk_g2_2 <X> T_16_29.input_2_0
 (35 1)  (851 465)  (851 465)  routing T_16_29.lc_trk_g2_2 <X> T_16_29.input_2_0
 (39 1)  (855 465)  (855 465)  LC_0 Logic Functioning bit
 (40 1)  (856 465)  (856 465)  LC_0 Logic Functioning bit
 (42 1)  (858 465)  (858 465)  LC_0 Logic Functioning bit
 (0 2)  (816 466)  (816 466)  routing T_16_29.glb_netwk_3 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (2 2)  (818 466)  (818 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (844 466)  (844 466)  routing T_16_29.lc_trk_g2_4 <X> T_16_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 466)  (845 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 466)  (846 466)  routing T_16_29.lc_trk_g2_4 <X> T_16_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 466)  (848 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 466)  (849 466)  routing T_16_29.lc_trk_g2_0 <X> T_16_29.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 466)  (853 466)  LC_1 Logic Functioning bit
 (39 2)  (855 466)  (855 466)  LC_1 Logic Functioning bit
 (0 3)  (816 467)  (816 467)  routing T_16_29.glb_netwk_3 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (5 3)  (821 467)  (821 467)  routing T_16_29.sp4_h_l_37 <X> T_16_29.sp4_v_t_37
 (10 3)  (826 467)  (826 467)  routing T_16_29.sp4_h_l_45 <X> T_16_29.sp4_v_t_36
 (37 3)  (853 467)  (853 467)  LC_1 Logic Functioning bit
 (39 3)  (855 467)  (855 467)  LC_1 Logic Functioning bit
 (15 4)  (831 468)  (831 468)  routing T_16_29.sp4_v_b_17 <X> T_16_29.lc_trk_g1_1
 (16 4)  (832 468)  (832 468)  routing T_16_29.sp4_v_b_17 <X> T_16_29.lc_trk_g1_1
 (17 4)  (833 468)  (833 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 468)  (837 468)  routing T_16_29.wire_logic_cluster/lc_3/out <X> T_16_29.lc_trk_g1_3
 (22 4)  (838 468)  (838 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (838 469)  (838 469)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 469)  (840 469)  routing T_16_29.bot_op_2 <X> T_16_29.lc_trk_g1_2
 (27 6)  (843 470)  (843 470)  routing T_16_29.lc_trk_g1_3 <X> T_16_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 470)  (845 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 470)  (848 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 470)  (852 470)  LC_3 Logic Functioning bit
 (38 6)  (854 470)  (854 470)  LC_3 Logic Functioning bit
 (43 6)  (859 470)  (859 470)  LC_3 Logic Functioning bit
 (45 6)  (861 470)  (861 470)  LC_3 Logic Functioning bit
 (26 7)  (842 471)  (842 471)  routing T_16_29.lc_trk_g3_2 <X> T_16_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 471)  (843 471)  routing T_16_29.lc_trk_g3_2 <X> T_16_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 471)  (844 471)  routing T_16_29.lc_trk_g3_2 <X> T_16_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 471)  (845 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 471)  (846 471)  routing T_16_29.lc_trk_g1_3 <X> T_16_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 471)  (847 471)  routing T_16_29.lc_trk_g0_2 <X> T_16_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 471)  (848 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 471)  (851 471)  routing T_16_29.lc_trk_g0_3 <X> T_16_29.input_2_3
 (36 7)  (852 471)  (852 471)  LC_3 Logic Functioning bit
 (38 7)  (854 471)  (854 471)  LC_3 Logic Functioning bit
 (41 7)  (857 471)  (857 471)  LC_3 Logic Functioning bit
 (42 7)  (858 471)  (858 471)  LC_3 Logic Functioning bit
 (43 7)  (859 471)  (859 471)  LC_3 Logic Functioning bit
 (12 8)  (828 472)  (828 472)  routing T_16_29.sp4_v_b_2 <X> T_16_29.sp4_h_r_8
 (14 8)  (830 472)  (830 472)  routing T_16_29.wire_logic_cluster/lc_0/out <X> T_16_29.lc_trk_g2_0
 (17 8)  (833 472)  (833 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 472)  (834 472)  routing T_16_29.wire_logic_cluster/lc_1/out <X> T_16_29.lc_trk_g2_1
 (21 8)  (837 472)  (837 472)  routing T_16_29.sp4_h_r_35 <X> T_16_29.lc_trk_g2_3
 (22 8)  (838 472)  (838 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 472)  (839 472)  routing T_16_29.sp4_h_r_35 <X> T_16_29.lc_trk_g2_3
 (24 8)  (840 472)  (840 472)  routing T_16_29.sp4_h_r_35 <X> T_16_29.lc_trk_g2_3
 (26 8)  (842 472)  (842 472)  routing T_16_29.lc_trk_g2_4 <X> T_16_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 472)  (844 472)  routing T_16_29.lc_trk_g2_3 <X> T_16_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 472)  (845 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (36 8)  (852 472)  (852 472)  LC_4 Logic Functioning bit
 (38 8)  (854 472)  (854 472)  LC_4 Logic Functioning bit
 (41 8)  (857 472)  (857 472)  LC_4 Logic Functioning bit
 (43 8)  (859 472)  (859 472)  LC_4 Logic Functioning bit
 (11 9)  (827 473)  (827 473)  routing T_16_29.sp4_v_b_2 <X> T_16_29.sp4_h_r_8
 (13 9)  (829 473)  (829 473)  routing T_16_29.sp4_v_b_2 <X> T_16_29.sp4_h_r_8
 (17 9)  (833 473)  (833 473)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (838 473)  (838 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (839 473)  (839 473)  routing T_16_29.sp12_v_b_18 <X> T_16_29.lc_trk_g2_2
 (25 9)  (841 473)  (841 473)  routing T_16_29.sp12_v_b_18 <X> T_16_29.lc_trk_g2_2
 (28 9)  (844 473)  (844 473)  routing T_16_29.lc_trk_g2_4 <X> T_16_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 473)  (845 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 473)  (846 473)  routing T_16_29.lc_trk_g2_3 <X> T_16_29.wire_logic_cluster/lc_4/in_1
 (14 10)  (830 474)  (830 474)  routing T_16_29.sp4_v_t_17 <X> T_16_29.lc_trk_g2_4
 (17 10)  (833 474)  (833 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (838 474)  (838 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (839 474)  (839 474)  routing T_16_29.sp4_h_r_31 <X> T_16_29.lc_trk_g2_7
 (24 10)  (840 474)  (840 474)  routing T_16_29.sp4_h_r_31 <X> T_16_29.lc_trk_g2_7
 (25 10)  (841 474)  (841 474)  routing T_16_29.sp4_v_b_38 <X> T_16_29.lc_trk_g2_6
 (27 10)  (843 474)  (843 474)  routing T_16_29.lc_trk_g1_1 <X> T_16_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 474)  (845 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 474)  (847 474)  routing T_16_29.lc_trk_g2_6 <X> T_16_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 474)  (848 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 474)  (849 474)  routing T_16_29.lc_trk_g2_6 <X> T_16_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 474)  (852 474)  LC_5 Logic Functioning bit
 (37 10)  (853 474)  (853 474)  LC_5 Logic Functioning bit
 (38 10)  (854 474)  (854 474)  LC_5 Logic Functioning bit
 (39 10)  (855 474)  (855 474)  LC_5 Logic Functioning bit
 (43 10)  (859 474)  (859 474)  LC_5 Logic Functioning bit
 (50 10)  (866 474)  (866 474)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (832 475)  (832 475)  routing T_16_29.sp4_v_t_17 <X> T_16_29.lc_trk_g2_4
 (17 11)  (833 475)  (833 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (837 475)  (837 475)  routing T_16_29.sp4_h_r_31 <X> T_16_29.lc_trk_g2_7
 (22 11)  (838 475)  (838 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 475)  (839 475)  routing T_16_29.sp4_v_b_38 <X> T_16_29.lc_trk_g2_6
 (25 11)  (841 475)  (841 475)  routing T_16_29.sp4_v_b_38 <X> T_16_29.lc_trk_g2_6
 (29 11)  (845 475)  (845 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 475)  (847 475)  routing T_16_29.lc_trk_g2_6 <X> T_16_29.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 475)  (853 475)  LC_5 Logic Functioning bit
 (39 11)  (855 475)  (855 475)  LC_5 Logic Functioning bit
 (43 11)  (859 475)  (859 475)  LC_5 Logic Functioning bit
 (16 12)  (832 476)  (832 476)  routing T_16_29.sp4_v_t_12 <X> T_16_29.lc_trk_g3_1
 (17 12)  (833 476)  (833 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 476)  (834 476)  routing T_16_29.sp4_v_t_12 <X> T_16_29.lc_trk_g3_1
 (25 12)  (841 476)  (841 476)  routing T_16_29.sp4_v_b_26 <X> T_16_29.lc_trk_g3_2
 (28 12)  (844 476)  (844 476)  routing T_16_29.lc_trk_g2_5 <X> T_16_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 476)  (845 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 476)  (846 476)  routing T_16_29.lc_trk_g2_5 <X> T_16_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 476)  (848 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 476)  (849 476)  routing T_16_29.lc_trk_g2_1 <X> T_16_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 476)  (852 476)  LC_6 Logic Functioning bit
 (37 12)  (853 476)  (853 476)  LC_6 Logic Functioning bit
 (43 12)  (859 476)  (859 476)  LC_6 Logic Functioning bit
 (50 12)  (866 476)  (866 476)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (838 477)  (838 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 477)  (839 477)  routing T_16_29.sp4_v_b_26 <X> T_16_29.lc_trk_g3_2
 (27 13)  (843 477)  (843 477)  routing T_16_29.lc_trk_g1_1 <X> T_16_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 477)  (845 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 477)  (852 477)  LC_6 Logic Functioning bit
 (37 13)  (853 477)  (853 477)  LC_6 Logic Functioning bit
 (38 13)  (854 477)  (854 477)  LC_6 Logic Functioning bit
 (41 13)  (857 477)  (857 477)  LC_6 Logic Functioning bit
 (42 13)  (858 477)  (858 477)  LC_6 Logic Functioning bit
 (9 14)  (825 478)  (825 478)  routing T_16_29.sp4_h_r_7 <X> T_16_29.sp4_h_l_47
 (10 14)  (826 478)  (826 478)  routing T_16_29.sp4_h_r_7 <X> T_16_29.sp4_h_l_47
 (27 14)  (843 478)  (843 478)  routing T_16_29.lc_trk_g1_1 <X> T_16_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 478)  (845 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 478)  (848 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 478)  (849 478)  routing T_16_29.lc_trk_g3_1 <X> T_16_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 478)  (850 478)  routing T_16_29.lc_trk_g3_1 <X> T_16_29.wire_logic_cluster/lc_7/in_3
 (42 14)  (858 478)  (858 478)  LC_7 Logic Functioning bit
 (43 14)  (859 478)  (859 478)  LC_7 Logic Functioning bit
 (48 14)  (864 478)  (864 478)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (866 478)  (866 478)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (828 479)  (828 479)  routing T_16_29.sp4_h_l_46 <X> T_16_29.sp4_v_t_46
 (22 15)  (838 479)  (838 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 479)  (839 479)  routing T_16_29.sp4_v_b_46 <X> T_16_29.lc_trk_g3_6
 (24 15)  (840 479)  (840 479)  routing T_16_29.sp4_v_b_46 <X> T_16_29.lc_trk_g3_6
 (26 15)  (842 479)  (842 479)  routing T_16_29.lc_trk_g1_2 <X> T_16_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 479)  (843 479)  routing T_16_29.lc_trk_g1_2 <X> T_16_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 479)  (845 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 479)  (853 479)  LC_7 Logic Functioning bit
 (39 15)  (855 479)  (855 479)  LC_7 Logic Functioning bit
 (42 15)  (858 479)  (858 479)  LC_7 Logic Functioning bit
 (43 15)  (859 479)  (859 479)  LC_7 Logic Functioning bit


LogicTile_17_29

 (22 0)  (896 464)  (896 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (874 466)  (874 466)  routing T_17_29.glb_netwk_3 <X> T_17_29.wire_logic_cluster/lc_7/clk
 (2 2)  (876 466)  (876 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (895 466)  (895 466)  routing T_17_29.sp4_h_l_2 <X> T_17_29.lc_trk_g0_7
 (22 2)  (896 466)  (896 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 466)  (897 466)  routing T_17_29.sp4_h_l_2 <X> T_17_29.lc_trk_g0_7
 (24 2)  (898 466)  (898 466)  routing T_17_29.sp4_h_l_2 <X> T_17_29.lc_trk_g0_7
 (28 2)  (902 466)  (902 466)  routing T_17_29.lc_trk_g2_2 <X> T_17_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 466)  (903 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 466)  (906 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 466)  (907 466)  routing T_17_29.lc_trk_g3_1 <X> T_17_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 466)  (908 466)  routing T_17_29.lc_trk_g3_1 <X> T_17_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 466)  (909 466)  routing T_17_29.lc_trk_g2_7 <X> T_17_29.input_2_1
 (36 2)  (910 466)  (910 466)  LC_1 Logic Functioning bit
 (37 2)  (911 466)  (911 466)  LC_1 Logic Functioning bit
 (40 2)  (914 466)  (914 466)  LC_1 Logic Functioning bit
 (41 2)  (915 466)  (915 466)  LC_1 Logic Functioning bit
 (45 2)  (919 466)  (919 466)  LC_1 Logic Functioning bit
 (46 2)  (920 466)  (920 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (874 467)  (874 467)  routing T_17_29.glb_netwk_3 <X> T_17_29.wire_logic_cluster/lc_7/clk
 (26 3)  (900 467)  (900 467)  routing T_17_29.lc_trk_g3_2 <X> T_17_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 467)  (901 467)  routing T_17_29.lc_trk_g3_2 <X> T_17_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 467)  (902 467)  routing T_17_29.lc_trk_g3_2 <X> T_17_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 467)  (903 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 467)  (904 467)  routing T_17_29.lc_trk_g2_2 <X> T_17_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 467)  (906 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 467)  (907 467)  routing T_17_29.lc_trk_g2_7 <X> T_17_29.input_2_1
 (35 3)  (909 467)  (909 467)  routing T_17_29.lc_trk_g2_7 <X> T_17_29.input_2_1
 (38 3)  (912 467)  (912 467)  LC_1 Logic Functioning bit
 (39 3)  (913 467)  (913 467)  LC_1 Logic Functioning bit
 (42 3)  (916 467)  (916 467)  LC_1 Logic Functioning bit
 (43 3)  (917 467)  (917 467)  LC_1 Logic Functioning bit
 (53 3)  (927 467)  (927 467)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (874 468)  (874 468)  routing T_17_29.lc_trk_g3_3 <X> T_17_29.wire_logic_cluster/lc_7/cen
 (1 4)  (875 468)  (875 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 468)  (889 468)  routing T_17_29.bot_op_1 <X> T_17_29.lc_trk_g1_1
 (17 4)  (891 468)  (891 468)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (903 468)  (903 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 468)  (906 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 468)  (907 468)  routing T_17_29.lc_trk_g2_3 <X> T_17_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 468)  (911 468)  LC_2 Logic Functioning bit
 (39 4)  (913 468)  (913 468)  LC_2 Logic Functioning bit
 (41 4)  (915 468)  (915 468)  LC_2 Logic Functioning bit
 (43 4)  (917 468)  (917 468)  LC_2 Logic Functioning bit
 (0 5)  (874 469)  (874 469)  routing T_17_29.lc_trk_g3_3 <X> T_17_29.wire_logic_cluster/lc_7/cen
 (1 5)  (875 469)  (875 469)  routing T_17_29.lc_trk_g3_3 <X> T_17_29.wire_logic_cluster/lc_7/cen
 (30 5)  (904 469)  (904 469)  routing T_17_29.lc_trk_g0_3 <X> T_17_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 469)  (905 469)  routing T_17_29.lc_trk_g2_3 <X> T_17_29.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 469)  (911 469)  LC_2 Logic Functioning bit
 (39 5)  (913 469)  (913 469)  LC_2 Logic Functioning bit
 (41 5)  (915 469)  (915 469)  LC_2 Logic Functioning bit
 (43 5)  (917 469)  (917 469)  LC_2 Logic Functioning bit
 (15 6)  (889 470)  (889 470)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g1_5
 (16 6)  (890 470)  (890 470)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g1_5
 (17 6)  (891 470)  (891 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 470)  (892 470)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g1_5
 (26 6)  (900 470)  (900 470)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 470)  (901 470)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 470)  (903 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 470)  (904 470)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 470)  (905 470)  routing T_17_29.lc_trk_g3_7 <X> T_17_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 470)  (906 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 470)  (907 470)  routing T_17_29.lc_trk_g3_7 <X> T_17_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 470)  (908 470)  routing T_17_29.lc_trk_g3_7 <X> T_17_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (912 470)  (912 470)  LC_3 Logic Functioning bit
 (39 6)  (913 470)  (913 470)  LC_3 Logic Functioning bit
 (42 6)  (916 470)  (916 470)  LC_3 Logic Functioning bit
 (43 6)  (917 470)  (917 470)  LC_3 Logic Functioning bit
 (50 6)  (924 470)  (924 470)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (879 471)  (879 471)  routing T_17_29.sp4_h_l_38 <X> T_17_29.sp4_v_t_38
 (18 7)  (892 471)  (892 471)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g1_5
 (26 7)  (900 471)  (900 471)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 471)  (901 471)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 471)  (902 471)  routing T_17_29.lc_trk_g3_6 <X> T_17_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 471)  (903 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 471)  (905 471)  routing T_17_29.lc_trk_g3_7 <X> T_17_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 471)  (910 471)  LC_3 Logic Functioning bit
 (37 7)  (911 471)  (911 471)  LC_3 Logic Functioning bit
 (40 7)  (914 471)  (914 471)  LC_3 Logic Functioning bit
 (41 7)  (915 471)  (915 471)  LC_3 Logic Functioning bit
 (13 8)  (887 472)  (887 472)  routing T_17_29.sp4_h_l_45 <X> T_17_29.sp4_v_b_8
 (14 8)  (888 472)  (888 472)  routing T_17_29.sp4_h_l_21 <X> T_17_29.lc_trk_g2_0
 (15 8)  (889 472)  (889 472)  routing T_17_29.sp4_h_r_41 <X> T_17_29.lc_trk_g2_1
 (16 8)  (890 472)  (890 472)  routing T_17_29.sp4_h_r_41 <X> T_17_29.lc_trk_g2_1
 (17 8)  (891 472)  (891 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 472)  (892 472)  routing T_17_29.sp4_h_r_41 <X> T_17_29.lc_trk_g2_1
 (21 8)  (895 472)  (895 472)  routing T_17_29.sp4_h_r_35 <X> T_17_29.lc_trk_g2_3
 (22 8)  (896 472)  (896 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 472)  (897 472)  routing T_17_29.sp4_h_r_35 <X> T_17_29.lc_trk_g2_3
 (24 8)  (898 472)  (898 472)  routing T_17_29.sp4_h_r_35 <X> T_17_29.lc_trk_g2_3
 (25 8)  (899 472)  (899 472)  routing T_17_29.wire_logic_cluster/lc_2/out <X> T_17_29.lc_trk_g2_2
 (31 8)  (905 472)  (905 472)  routing T_17_29.lc_trk_g0_7 <X> T_17_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 472)  (906 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (911 472)  (911 472)  LC_4 Logic Functioning bit
 (38 8)  (912 472)  (912 472)  LC_4 Logic Functioning bit
 (40 8)  (914 472)  (914 472)  LC_4 Logic Functioning bit
 (43 8)  (917 472)  (917 472)  LC_4 Logic Functioning bit
 (45 8)  (919 472)  (919 472)  LC_4 Logic Functioning bit
 (50 8)  (924 472)  (924 472)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 472)  (925 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (886 473)  (886 473)  routing T_17_29.sp4_h_l_45 <X> T_17_29.sp4_v_b_8
 (15 9)  (889 473)  (889 473)  routing T_17_29.sp4_h_l_21 <X> T_17_29.lc_trk_g2_0
 (16 9)  (890 473)  (890 473)  routing T_17_29.sp4_h_l_21 <X> T_17_29.lc_trk_g2_0
 (17 9)  (891 473)  (891 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (892 473)  (892 473)  routing T_17_29.sp4_h_r_41 <X> T_17_29.lc_trk_g2_1
 (22 9)  (896 473)  (896 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (902 473)  (902 473)  routing T_17_29.lc_trk_g2_0 <X> T_17_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 473)  (903 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 473)  (905 473)  routing T_17_29.lc_trk_g0_7 <X> T_17_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 473)  (910 473)  LC_4 Logic Functioning bit
 (39 9)  (913 473)  (913 473)  LC_4 Logic Functioning bit
 (41 9)  (915 473)  (915 473)  LC_4 Logic Functioning bit
 (42 9)  (916 473)  (916 473)  LC_4 Logic Functioning bit
 (47 9)  (921 473)  (921 473)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (925 473)  (925 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (895 474)  (895 474)  routing T_17_29.sp4_h_r_39 <X> T_17_29.lc_trk_g2_7
 (22 10)  (896 474)  (896 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 474)  (897 474)  routing T_17_29.sp4_h_r_39 <X> T_17_29.lc_trk_g2_7
 (24 10)  (898 474)  (898 474)  routing T_17_29.sp4_h_r_39 <X> T_17_29.lc_trk_g2_7
 (15 12)  (889 476)  (889 476)  routing T_17_29.sp4_h_r_25 <X> T_17_29.lc_trk_g3_1
 (16 12)  (890 476)  (890 476)  routing T_17_29.sp4_h_r_25 <X> T_17_29.lc_trk_g3_1
 (17 12)  (891 476)  (891 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (895 476)  (895 476)  routing T_17_29.sp4_v_t_14 <X> T_17_29.lc_trk_g3_3
 (22 12)  (896 476)  (896 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 476)  (897 476)  routing T_17_29.sp4_v_t_14 <X> T_17_29.lc_trk_g3_3
 (26 12)  (900 476)  (900 476)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 476)  (902 476)  routing T_17_29.lc_trk_g2_1 <X> T_17_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 476)  (903 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 476)  (906 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 476)  (907 476)  routing T_17_29.lc_trk_g3_0 <X> T_17_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 476)  (908 476)  routing T_17_29.lc_trk_g3_0 <X> T_17_29.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 476)  (912 476)  LC_6 Logic Functioning bit
 (39 12)  (913 476)  (913 476)  LC_6 Logic Functioning bit
 (42 12)  (916 476)  (916 476)  LC_6 Logic Functioning bit
 (43 12)  (917 476)  (917 476)  LC_6 Logic Functioning bit
 (45 12)  (919 476)  (919 476)  LC_6 Logic Functioning bit
 (47 12)  (921 476)  (921 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (888 477)  (888 477)  routing T_17_29.sp4_h_r_24 <X> T_17_29.lc_trk_g3_0
 (15 13)  (889 477)  (889 477)  routing T_17_29.sp4_h_r_24 <X> T_17_29.lc_trk_g3_0
 (16 13)  (890 477)  (890 477)  routing T_17_29.sp4_h_r_24 <X> T_17_29.lc_trk_g3_0
 (17 13)  (891 477)  (891 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (892 477)  (892 477)  routing T_17_29.sp4_h_r_25 <X> T_17_29.lc_trk_g3_1
 (22 13)  (896 477)  (896 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 477)  (897 477)  routing T_17_29.sp4_v_b_42 <X> T_17_29.lc_trk_g3_2
 (24 13)  (898 477)  (898 477)  routing T_17_29.sp4_v_b_42 <X> T_17_29.lc_trk_g3_2
 (27 13)  (901 477)  (901 477)  routing T_17_29.lc_trk_g1_5 <X> T_17_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 477)  (903 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 477)  (906 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 477)  (908 477)  routing T_17_29.lc_trk_g1_1 <X> T_17_29.input_2_6
 (36 13)  (910 477)  (910 477)  LC_6 Logic Functioning bit
 (37 13)  (911 477)  (911 477)  LC_6 Logic Functioning bit
 (40 13)  (914 477)  (914 477)  LC_6 Logic Functioning bit
 (41 13)  (915 477)  (915 477)  LC_6 Logic Functioning bit
 (21 14)  (895 478)  (895 478)  routing T_17_29.sp4_h_l_34 <X> T_17_29.lc_trk_g3_7
 (22 14)  (896 478)  (896 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 478)  (897 478)  routing T_17_29.sp4_h_l_34 <X> T_17_29.lc_trk_g3_7
 (24 14)  (898 478)  (898 478)  routing T_17_29.sp4_h_l_34 <X> T_17_29.lc_trk_g3_7
 (25 14)  (899 478)  (899 478)  routing T_17_29.bnl_op_6 <X> T_17_29.lc_trk_g3_6
 (21 15)  (895 479)  (895 479)  routing T_17_29.sp4_h_l_34 <X> T_17_29.lc_trk_g3_7
 (22 15)  (896 479)  (896 479)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 479)  (899 479)  routing T_17_29.bnl_op_6 <X> T_17_29.lc_trk_g3_6


LogicTile_18_29

 (8 9)  (936 473)  (936 473)  routing T_18_29.sp4_h_l_42 <X> T_18_29.sp4_v_b_7
 (9 9)  (937 473)  (937 473)  routing T_18_29.sp4_h_l_42 <X> T_18_29.sp4_v_b_7
 (4 12)  (932 476)  (932 476)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_9
 (5 13)  (933 477)  (933 477)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_9


IO_Tile_0_28

 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0
 (5 4)  (12 452)  (12 452)  routing T_0_28.span4_vert_b_13 <X> T_0_28.lc_trk_g0_5
 (7 4)  (10 452)  (10 452)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 452)  (9 452)  routing T_0_28.span4_vert_b_13 <X> T_0_28.lc_trk_g0_5
 (5 7)  (12 455)  (12 455)  routing T_0_28.logic_op_bnr_6 <X> T_0_28.lc_trk_g0_6
 (7 7)  (10 455)  (10 455)  Enable bit of Mux _local_links/g0_mux_6 => logic_op_bnr_6 lc_trk_g0_6
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_5 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (22 0)  (40 448)  (40 448)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 448)  (42 448)  routing T_1_28.top_op_3 <X> T_1_28.lc_trk_g0_3
 (29 0)  (47 448)  (47 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 448)  (48 448)  routing T_1_28.lc_trk_g0_5 <X> T_1_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 448)  (50 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 448)  (54 448)  LC_0 Logic Functioning bit
 (41 0)  (59 448)  (59 448)  LC_0 Logic Functioning bit
 (44 0)  (62 448)  (62 448)  LC_0 Logic Functioning bit
 (47 0)  (65 448)  (65 448)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (33 449)  (33 449)  routing T_1_28.bot_op_0 <X> T_1_28.lc_trk_g0_0
 (17 1)  (35 449)  (35 449)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (39 449)  (39 449)  routing T_1_28.top_op_3 <X> T_1_28.lc_trk_g0_3
 (27 1)  (45 449)  (45 449)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 449)  (46 449)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 449)  (47 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (39 1)  (57 449)  (57 449)  LC_0 Logic Functioning bit
 (42 1)  (60 449)  (60 449)  LC_0 Logic Functioning bit
 (50 1)  (68 449)  (68 449)  Carry_In_Mux bit 

 (15 2)  (33 450)  (33 450)  routing T_1_28.sp12_h_r_5 <X> T_1_28.lc_trk_g0_5
 (17 2)  (35 450)  (35 450)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (36 450)  (36 450)  routing T_1_28.sp12_h_r_5 <X> T_1_28.lc_trk_g0_5
 (28 2)  (46 450)  (46 450)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 450)  (47 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 450)  (48 450)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 450)  (50 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 450)  (54 450)  LC_1 Logic Functioning bit
 (41 2)  (59 450)  (59 450)  LC_1 Logic Functioning bit
 (44 2)  (62 450)  (62 450)  LC_1 Logic Functioning bit
 (18 3)  (36 451)  (36 451)  routing T_1_28.sp12_h_r_5 <X> T_1_28.lc_trk_g0_5
 (28 3)  (46 451)  (46 451)  routing T_1_28.lc_trk_g2_1 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 451)  (47 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 451)  (48 451)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (39 3)  (57 451)  (57 451)  LC_1 Logic Functioning bit
 (42 3)  (60 451)  (60 451)  LC_1 Logic Functioning bit
 (14 4)  (32 452)  (32 452)  routing T_1_28.sp12_h_r_0 <X> T_1_28.lc_trk_g1_0
 (15 4)  (33 452)  (33 452)  routing T_1_28.top_op_1 <X> T_1_28.lc_trk_g1_1
 (17 4)  (35 452)  (35 452)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (40 452)  (40 452)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 452)  (42 452)  routing T_1_28.top_op_3 <X> T_1_28.lc_trk_g1_3
 (25 4)  (43 452)  (43 452)  routing T_1_28.sp4_h_l_7 <X> T_1_28.lc_trk_g1_2
 (28 4)  (46 452)  (46 452)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 452)  (47 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 452)  (50 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 452)  (54 452)  LC_2 Logic Functioning bit
 (41 4)  (59 452)  (59 452)  LC_2 Logic Functioning bit
 (44 4)  (62 452)  (62 452)  LC_2 Logic Functioning bit
 (14 5)  (32 453)  (32 453)  routing T_1_28.sp12_h_r_0 <X> T_1_28.lc_trk_g1_0
 (15 5)  (33 453)  (33 453)  routing T_1_28.sp12_h_r_0 <X> T_1_28.lc_trk_g1_0
 (17 5)  (35 453)  (35 453)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (36 453)  (36 453)  routing T_1_28.top_op_1 <X> T_1_28.lc_trk_g1_1
 (21 5)  (39 453)  (39 453)  routing T_1_28.top_op_3 <X> T_1_28.lc_trk_g1_3
 (22 5)  (40 453)  (40 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (41 453)  (41 453)  routing T_1_28.sp4_h_l_7 <X> T_1_28.lc_trk_g1_2
 (24 5)  (42 453)  (42 453)  routing T_1_28.sp4_h_l_7 <X> T_1_28.lc_trk_g1_2
 (25 5)  (43 453)  (43 453)  routing T_1_28.sp4_h_l_7 <X> T_1_28.lc_trk_g1_2
 (27 5)  (45 453)  (45 453)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 453)  (46 453)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 453)  (47 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 453)  (48 453)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (39 5)  (57 453)  (57 453)  LC_2 Logic Functioning bit
 (42 5)  (60 453)  (60 453)  LC_2 Logic Functioning bit
 (29 6)  (47 454)  (47 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 454)  (50 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 454)  (54 454)  LC_3 Logic Functioning bit
 (41 6)  (59 454)  (59 454)  LC_3 Logic Functioning bit
 (44 6)  (62 454)  (62 454)  LC_3 Logic Functioning bit
 (28 7)  (46 455)  (46 455)  routing T_1_28.lc_trk_g2_1 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 455)  (47 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (39 7)  (57 455)  (57 455)  LC_3 Logic Functioning bit
 (42 7)  (60 455)  (60 455)  LC_3 Logic Functioning bit
 (15 8)  (33 456)  (33 456)  routing T_1_28.tnr_op_1 <X> T_1_28.lc_trk_g2_1
 (17 8)  (35 456)  (35 456)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (39 456)  (39 456)  routing T_1_28.rgt_op_3 <X> T_1_28.lc_trk_g2_3
 (22 8)  (40 456)  (40 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 456)  (42 456)  routing T_1_28.rgt_op_3 <X> T_1_28.lc_trk_g2_3
 (27 8)  (45 456)  (45 456)  routing T_1_28.lc_trk_g1_2 <X> T_1_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 456)  (47 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 456)  (50 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 456)  (54 456)  LC_4 Logic Functioning bit
 (41 8)  (59 456)  (59 456)  LC_4 Logic Functioning bit
 (44 8)  (62 456)  (62 456)  LC_4 Logic Functioning bit
 (51 8)  (69 456)  (69 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (45 457)  (45 457)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 457)  (46 457)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 457)  (47 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 457)  (48 457)  routing T_1_28.lc_trk_g1_2 <X> T_1_28.wire_logic_cluster/lc_4/in_1
 (39 9)  (57 457)  (57 457)  LC_4 Logic Functioning bit
 (42 9)  (60 457)  (60 457)  LC_4 Logic Functioning bit
 (25 10)  (43 458)  (43 458)  routing T_1_28.rgt_op_6 <X> T_1_28.lc_trk_g2_6
 (27 10)  (45 458)  (45 458)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 458)  (46 458)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 458)  (47 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 458)  (48 458)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 458)  (50 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 458)  (54 458)  LC_5 Logic Functioning bit
 (41 10)  (59 458)  (59 458)  LC_5 Logic Functioning bit
 (44 10)  (62 458)  (62 458)  LC_5 Logic Functioning bit
 (22 11)  (40 459)  (40 459)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 459)  (42 459)  routing T_1_28.rgt_op_6 <X> T_1_28.lc_trk_g2_6
 (28 11)  (46 459)  (46 459)  routing T_1_28.lc_trk_g2_1 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 459)  (47 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (39 11)  (57 459)  (57 459)  LC_5 Logic Functioning bit
 (42 11)  (60 459)  (60 459)  LC_5 Logic Functioning bit
 (15 12)  (33 460)  (33 460)  routing T_1_28.tnr_op_1 <X> T_1_28.lc_trk_g3_1
 (17 12)  (35 460)  (35 460)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (45 460)  (45 460)  routing T_1_28.lc_trk_g1_0 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 460)  (47 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 460)  (50 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 460)  (54 460)  LC_6 Logic Functioning bit
 (41 12)  (59 460)  (59 460)  LC_6 Logic Functioning bit
 (44 12)  (62 460)  (62 460)  LC_6 Logic Functioning bit
 (47 12)  (65 460)  (65 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (44 461)  (44 461)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 461)  (45 461)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 461)  (47 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (39 13)  (57 461)  (57 461)  LC_6 Logic Functioning bit
 (42 13)  (60 461)  (60 461)  LC_6 Logic Functioning bit
 (15 14)  (33 462)  (33 462)  routing T_1_28.rgt_op_5 <X> T_1_28.lc_trk_g3_5
 (17 14)  (35 462)  (35 462)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 462)  (36 462)  routing T_1_28.rgt_op_5 <X> T_1_28.lc_trk_g3_5
 (27 14)  (45 462)  (45 462)  routing T_1_28.lc_trk_g1_1 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 462)  (47 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 462)  (50 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 462)  (54 462)  LC_7 Logic Functioning bit
 (41 14)  (59 462)  (59 462)  LC_7 Logic Functioning bit
 (44 14)  (62 462)  (62 462)  LC_7 Logic Functioning bit
 (26 15)  (44 463)  (44 463)  routing T_1_28.lc_trk_g0_3 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 463)  (47 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (39 15)  (57 463)  (57 463)  LC_7 Logic Functioning bit
 (42 15)  (60 463)  (60 463)  LC_7 Logic Functioning bit


LogicTile_2_28

 (15 0)  (87 448)  (87 448)  routing T_2_28.lft_op_1 <X> T_2_28.lc_trk_g0_1
 (17 0)  (89 448)  (89 448)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 448)  (90 448)  routing T_2_28.lft_op_1 <X> T_2_28.lc_trk_g0_1
 (21 0)  (93 448)  (93 448)  routing T_2_28.sp4_h_r_11 <X> T_2_28.lc_trk_g0_3
 (22 0)  (94 448)  (94 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 448)  (95 448)  routing T_2_28.sp4_h_r_11 <X> T_2_28.lc_trk_g0_3
 (24 0)  (96 448)  (96 448)  routing T_2_28.sp4_h_r_11 <X> T_2_28.lc_trk_g0_3
 (25 0)  (97 448)  (97 448)  routing T_2_28.lft_op_2 <X> T_2_28.lc_trk_g0_2
 (27 0)  (99 448)  (99 448)  routing T_2_28.lc_trk_g1_0 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 448)  (101 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 448)  (104 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 448)  (108 448)  LC_0 Logic Functioning bit
 (39 0)  (111 448)  (111 448)  LC_0 Logic Functioning bit
 (41 0)  (113 448)  (113 448)  LC_0 Logic Functioning bit
 (42 0)  (114 448)  (114 448)  LC_0 Logic Functioning bit
 (44 0)  (116 448)  (116 448)  LC_0 Logic Functioning bit
 (45 0)  (117 448)  (117 448)  LC_0 Logic Functioning bit
 (22 1)  (94 449)  (94 449)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 449)  (96 449)  routing T_2_28.lft_op_2 <X> T_2_28.lc_trk_g0_2
 (36 1)  (108 449)  (108 449)  LC_0 Logic Functioning bit
 (39 1)  (111 449)  (111 449)  LC_0 Logic Functioning bit
 (41 1)  (113 449)  (113 449)  LC_0 Logic Functioning bit
 (42 1)  (114 449)  (114 449)  LC_0 Logic Functioning bit
 (49 1)  (121 449)  (121 449)  Carry_In_Mux bit 

 (0 2)  (72 450)  (72 450)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (74 450)  (74 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (83 450)  (83 450)  routing T_2_28.sp4_h_r_8 <X> T_2_28.sp4_v_t_39
 (13 2)  (85 450)  (85 450)  routing T_2_28.sp4_h_r_8 <X> T_2_28.sp4_v_t_39
 (14 2)  (86 450)  (86 450)  routing T_2_28.wire_logic_cluster/lc_4/out <X> T_2_28.lc_trk_g0_4
 (22 2)  (94 450)  (94 450)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 450)  (96 450)  routing T_2_28.top_op_7 <X> T_2_28.lc_trk_g0_7
 (27 2)  (99 450)  (99 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 450)  (100 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 450)  (101 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 450)  (104 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 450)  (108 450)  LC_1 Logic Functioning bit
 (39 2)  (111 450)  (111 450)  LC_1 Logic Functioning bit
 (41 2)  (113 450)  (113 450)  LC_1 Logic Functioning bit
 (42 2)  (114 450)  (114 450)  LC_1 Logic Functioning bit
 (45 2)  (117 450)  (117 450)  LC_1 Logic Functioning bit
 (0 3)  (72 451)  (72 451)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (12 3)  (84 451)  (84 451)  routing T_2_28.sp4_h_r_8 <X> T_2_28.sp4_v_t_39
 (17 3)  (89 451)  (89 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (93 451)  (93 451)  routing T_2_28.top_op_7 <X> T_2_28.lc_trk_g0_7
 (36 3)  (108 451)  (108 451)  LC_1 Logic Functioning bit
 (39 3)  (111 451)  (111 451)  LC_1 Logic Functioning bit
 (41 3)  (113 451)  (113 451)  LC_1 Logic Functioning bit
 (42 3)  (114 451)  (114 451)  LC_1 Logic Functioning bit
 (14 4)  (86 452)  (86 452)  routing T_2_28.wire_logic_cluster/lc_0/out <X> T_2_28.lc_trk_g1_0
 (21 4)  (93 452)  (93 452)  routing T_2_28.wire_logic_cluster/lc_3/out <X> T_2_28.lc_trk_g1_3
 (22 4)  (94 452)  (94 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (101 452)  (101 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 452)  (103 452)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 452)  (104 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 452)  (105 452)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 452)  (106 452)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 452)  (108 452)  LC_2 Logic Functioning bit
 (37 4)  (109 452)  (109 452)  LC_2 Logic Functioning bit
 (38 4)  (110 452)  (110 452)  LC_2 Logic Functioning bit
 (39 4)  (111 452)  (111 452)  LC_2 Logic Functioning bit
 (40 4)  (112 452)  (112 452)  LC_2 Logic Functioning bit
 (41 4)  (113 452)  (113 452)  LC_2 Logic Functioning bit
 (42 4)  (114 452)  (114 452)  LC_2 Logic Functioning bit
 (43 4)  (115 452)  (115 452)  LC_2 Logic Functioning bit
 (8 5)  (80 453)  (80 453)  routing T_2_28.sp4_h_l_47 <X> T_2_28.sp4_v_b_4
 (9 5)  (81 453)  (81 453)  routing T_2_28.sp4_h_l_47 <X> T_2_28.sp4_v_b_4
 (10 5)  (82 453)  (82 453)  routing T_2_28.sp4_h_l_47 <X> T_2_28.sp4_v_b_4
 (17 5)  (89 453)  (89 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (94 453)  (94 453)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (95 453)  (95 453)  routing T_2_28.sp12_h_r_10 <X> T_2_28.lc_trk_g1_2
 (26 5)  (98 453)  (98 453)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 453)  (100 453)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 453)  (101 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 453)  (102 453)  routing T_2_28.lc_trk_g0_3 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 453)  (103 453)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 453)  (104 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (105 453)  (105 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.input_2_2
 (34 5)  (106 453)  (106 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.input_2_2
 (35 5)  (107 453)  (107 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.input_2_2
 (36 5)  (108 453)  (108 453)  LC_2 Logic Functioning bit
 (37 5)  (109 453)  (109 453)  LC_2 Logic Functioning bit
 (38 5)  (110 453)  (110 453)  LC_2 Logic Functioning bit
 (40 5)  (112 453)  (112 453)  LC_2 Logic Functioning bit
 (41 5)  (113 453)  (113 453)  LC_2 Logic Functioning bit
 (42 5)  (114 453)  (114 453)  LC_2 Logic Functioning bit
 (43 5)  (115 453)  (115 453)  LC_2 Logic Functioning bit
 (46 5)  (118 453)  (118 453)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (87 454)  (87 454)  routing T_2_28.lft_op_5 <X> T_2_28.lc_trk_g1_5
 (17 6)  (89 454)  (89 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 454)  (90 454)  routing T_2_28.lft_op_5 <X> T_2_28.lc_trk_g1_5
 (22 6)  (94 454)  (94 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 454)  (96 454)  routing T_2_28.top_op_7 <X> T_2_28.lc_trk_g1_7
 (25 6)  (97 454)  (97 454)  routing T_2_28.sp12_h_l_5 <X> T_2_28.lc_trk_g1_6
 (26 6)  (98 454)  (98 454)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 454)  (101 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 454)  (104 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 454)  (106 454)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 454)  (108 454)  LC_3 Logic Functioning bit
 (38 6)  (110 454)  (110 454)  LC_3 Logic Functioning bit
 (45 6)  (117 454)  (117 454)  LC_3 Logic Functioning bit
 (21 7)  (93 455)  (93 455)  routing T_2_28.top_op_7 <X> T_2_28.lc_trk_g1_7
 (22 7)  (94 455)  (94 455)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (96 455)  (96 455)  routing T_2_28.sp12_h_l_5 <X> T_2_28.lc_trk_g1_6
 (25 7)  (97 455)  (97 455)  routing T_2_28.sp12_h_l_5 <X> T_2_28.lc_trk_g1_6
 (26 7)  (98 455)  (98 455)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 455)  (101 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 455)  (102 455)  routing T_2_28.lc_trk_g0_2 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 455)  (103 455)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 455)  (108 455)  LC_3 Logic Functioning bit
 (37 7)  (109 455)  (109 455)  LC_3 Logic Functioning bit
 (38 7)  (110 455)  (110 455)  LC_3 Logic Functioning bit
 (39 7)  (111 455)  (111 455)  LC_3 Logic Functioning bit
 (41 7)  (113 455)  (113 455)  LC_3 Logic Functioning bit
 (43 7)  (115 455)  (115 455)  LC_3 Logic Functioning bit
 (14 8)  (86 456)  (86 456)  routing T_2_28.bnl_op_0 <X> T_2_28.lc_trk_g2_0
 (15 8)  (87 456)  (87 456)  routing T_2_28.tnr_op_1 <X> T_2_28.lc_trk_g2_1
 (17 8)  (89 456)  (89 456)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (98 456)  (98 456)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 456)  (99 456)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 456)  (101 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 456)  (104 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 456)  (105 456)  routing T_2_28.lc_trk_g2_1 <X> T_2_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 456)  (107 456)  routing T_2_28.lc_trk_g0_4 <X> T_2_28.input_2_4
 (36 8)  (108 456)  (108 456)  LC_4 Logic Functioning bit
 (37 8)  (109 456)  (109 456)  LC_4 Logic Functioning bit
 (41 8)  (113 456)  (113 456)  LC_4 Logic Functioning bit
 (45 8)  (117 456)  (117 456)  LC_4 Logic Functioning bit
 (47 8)  (119 456)  (119 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (86 457)  (86 457)  routing T_2_28.bnl_op_0 <X> T_2_28.lc_trk_g2_0
 (17 9)  (89 457)  (89 457)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (94 457)  (94 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (97 457)  (97 457)  routing T_2_28.sp4_r_v_b_34 <X> T_2_28.lc_trk_g2_2
 (28 9)  (100 457)  (100 457)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 457)  (101 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 457)  (102 457)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 457)  (104 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 457)  (108 457)  LC_4 Logic Functioning bit
 (37 9)  (109 457)  (109 457)  LC_4 Logic Functioning bit
 (42 9)  (114 457)  (114 457)  LC_4 Logic Functioning bit
 (25 10)  (97 458)  (97 458)  routing T_2_28.wire_logic_cluster/lc_6/out <X> T_2_28.lc_trk_g2_6
 (26 10)  (98 458)  (98 458)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 458)  (99 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 458)  (100 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 458)  (101 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 458)  (102 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 458)  (103 458)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 458)  (104 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 458)  (106 458)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 458)  (108 458)  LC_5 Logic Functioning bit
 (37 10)  (109 458)  (109 458)  LC_5 Logic Functioning bit
 (38 10)  (110 458)  (110 458)  LC_5 Logic Functioning bit
 (39 10)  (111 458)  (111 458)  LC_5 Logic Functioning bit
 (41 10)  (113 458)  (113 458)  LC_5 Logic Functioning bit
 (43 10)  (115 458)  (115 458)  LC_5 Logic Functioning bit
 (45 10)  (117 458)  (117 458)  LC_5 Logic Functioning bit
 (14 11)  (86 459)  (86 459)  routing T_2_28.sp4_h_l_17 <X> T_2_28.lc_trk_g2_4
 (15 11)  (87 459)  (87 459)  routing T_2_28.sp4_h_l_17 <X> T_2_28.lc_trk_g2_4
 (16 11)  (88 459)  (88 459)  routing T_2_28.sp4_h_l_17 <X> T_2_28.lc_trk_g2_4
 (17 11)  (89 459)  (89 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (94 459)  (94 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 459)  (98 459)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 459)  (101 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 459)  (108 459)  LC_5 Logic Functioning bit
 (38 11)  (110 459)  (110 459)  LC_5 Logic Functioning bit
 (12 12)  (84 460)  (84 460)  routing T_2_28.sp4_v_t_46 <X> T_2_28.sp4_h_r_11
 (17 12)  (89 460)  (89 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 460)  (90 460)  routing T_2_28.wire_logic_cluster/lc_1/out <X> T_2_28.lc_trk_g3_1
 (21 12)  (93 460)  (93 460)  routing T_2_28.sp4_v_t_22 <X> T_2_28.lc_trk_g3_3
 (22 12)  (94 460)  (94 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 460)  (95 460)  routing T_2_28.sp4_v_t_22 <X> T_2_28.lc_trk_g3_3
 (26 12)  (98 460)  (98 460)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 460)  (101 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (107 460)  (107 460)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.input_2_6
 (36 12)  (108 460)  (108 460)  LC_6 Logic Functioning bit
 (43 12)  (115 460)  (115 460)  LC_6 Logic Functioning bit
 (45 12)  (117 460)  (117 460)  LC_6 Logic Functioning bit
 (14 13)  (86 461)  (86 461)  routing T_2_28.sp4_h_r_24 <X> T_2_28.lc_trk_g3_0
 (15 13)  (87 461)  (87 461)  routing T_2_28.sp4_h_r_24 <X> T_2_28.lc_trk_g3_0
 (16 13)  (88 461)  (88 461)  routing T_2_28.sp4_h_r_24 <X> T_2_28.lc_trk_g3_0
 (17 13)  (89 461)  (89 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (93 461)  (93 461)  routing T_2_28.sp4_v_t_22 <X> T_2_28.lc_trk_g3_3
 (26 13)  (98 461)  (98 461)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 461)  (99 461)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 461)  (101 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 461)  (104 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (105 461)  (105 461)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.input_2_6
 (35 13)  (107 461)  (107 461)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.input_2_6
 (36 13)  (108 461)  (108 461)  LC_6 Logic Functioning bit
 (37 13)  (109 461)  (109 461)  LC_6 Logic Functioning bit
 (38 13)  (110 461)  (110 461)  LC_6 Logic Functioning bit
 (41 13)  (113 461)  (113 461)  LC_6 Logic Functioning bit
 (42 13)  (114 461)  (114 461)  LC_6 Logic Functioning bit
 (43 13)  (115 461)  (115 461)  LC_6 Logic Functioning bit
 (9 14)  (81 462)  (81 462)  routing T_2_28.sp4_h_r_7 <X> T_2_28.sp4_h_l_47
 (10 14)  (82 462)  (82 462)  routing T_2_28.sp4_h_r_7 <X> T_2_28.sp4_h_l_47
 (17 14)  (89 462)  (89 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 462)  (90 462)  routing T_2_28.wire_logic_cluster/lc_5/out <X> T_2_28.lc_trk_g3_5
 (27 14)  (99 462)  (99 462)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 462)  (101 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 462)  (104 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 462)  (105 462)  routing T_2_28.lc_trk_g2_0 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 462)  (107 462)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.input_2_7
 (36 14)  (108 462)  (108 462)  LC_7 Logic Functioning bit
 (22 15)  (94 463)  (94 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (95 463)  (95 463)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g3_6
 (24 15)  (96 463)  (96 463)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g3_6
 (27 15)  (99 463)  (99 463)  routing T_2_28.lc_trk_g3_0 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 463)  (100 463)  routing T_2_28.lc_trk_g3_0 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 463)  (101 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 463)  (102 463)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 463)  (104 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (106 463)  (106 463)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.input_2_7
 (35 15)  (107 463)  (107 463)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.input_2_7


LogicTile_3_28

 (0 2)  (126 450)  (126 450)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (128 450)  (128 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 450)  (140 450)  routing T_3_28.lft_op_4 <X> T_3_28.lc_trk_g0_4
 (27 2)  (153 450)  (153 450)  routing T_3_28.lc_trk_g1_1 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 450)  (155 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 450)  (158 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 450)  (159 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 450)  (160 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 450)  (162 450)  LC_1 Logic Functioning bit
 (38 2)  (164 450)  (164 450)  LC_1 Logic Functioning bit
 (41 2)  (167 450)  (167 450)  LC_1 Logic Functioning bit
 (43 2)  (169 450)  (169 450)  LC_1 Logic Functioning bit
 (45 2)  (171 450)  (171 450)  LC_1 Logic Functioning bit
 (0 3)  (126 451)  (126 451)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (15 3)  (141 451)  (141 451)  routing T_3_28.lft_op_4 <X> T_3_28.lc_trk_g0_4
 (17 3)  (143 451)  (143 451)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (148 451)  (148 451)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (150 451)  (150 451)  routing T_3_28.top_op_6 <X> T_3_28.lc_trk_g0_6
 (25 3)  (151 451)  (151 451)  routing T_3_28.top_op_6 <X> T_3_28.lc_trk_g0_6
 (26 3)  (152 451)  (152 451)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 451)  (153 451)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 451)  (155 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 451)  (162 451)  LC_1 Logic Functioning bit
 (38 3)  (164 451)  (164 451)  LC_1 Logic Functioning bit
 (40 3)  (166 451)  (166 451)  LC_1 Logic Functioning bit
 (42 3)  (168 451)  (168 451)  LC_1 Logic Functioning bit
 (46 3)  (172 451)  (172 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (143 452)  (143 452)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (144 452)  (144 452)  routing T_3_28.wire_logic_cluster/lc_1/out <X> T_3_28.lc_trk_g1_1
 (25 4)  (151 452)  (151 452)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (26 4)  (152 452)  (152 452)  routing T_3_28.lc_trk_g0_4 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (154 452)  (154 452)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 452)  (155 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 452)  (156 452)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 452)  (158 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 452)  (159 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 452)  (160 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 452)  (162 452)  LC_2 Logic Functioning bit
 (37 4)  (163 452)  (163 452)  LC_2 Logic Functioning bit
 (38 4)  (164 452)  (164 452)  LC_2 Logic Functioning bit
 (39 4)  (165 452)  (165 452)  LC_2 Logic Functioning bit
 (41 4)  (167 452)  (167 452)  LC_2 Logic Functioning bit
 (43 4)  (169 452)  (169 452)  LC_2 Logic Functioning bit
 (22 5)  (148 453)  (148 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 453)  (149 453)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (24 5)  (150 453)  (150 453)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (25 5)  (151 453)  (151 453)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (29 5)  (155 453)  (155 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 453)  (156 453)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 453)  (162 453)  LC_2 Logic Functioning bit
 (38 5)  (164 453)  (164 453)  LC_2 Logic Functioning bit
 (48 5)  (174 453)  (174 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 7)  (140 455)  (140 455)  routing T_3_28.top_op_4 <X> T_3_28.lc_trk_g1_4
 (15 7)  (141 455)  (141 455)  routing T_3_28.top_op_4 <X> T_3_28.lc_trk_g1_4
 (17 7)  (143 455)  (143 455)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (8 8)  (134 456)  (134 456)  routing T_3_28.sp4_v_b_7 <X> T_3_28.sp4_h_r_7
 (9 8)  (135 456)  (135 456)  routing T_3_28.sp4_v_b_7 <X> T_3_28.sp4_h_r_7
 (27 8)  (153 456)  (153 456)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 456)  (155 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 456)  (156 456)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 456)  (157 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 456)  (158 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 456)  (159 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 456)  (160 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 456)  (162 456)  LC_4 Logic Functioning bit
 (38 8)  (164 456)  (164 456)  LC_4 Logic Functioning bit
 (51 8)  (177 456)  (177 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (162 457)  (162 457)  LC_4 Logic Functioning bit
 (38 9)  (164 457)  (164 457)  LC_4 Logic Functioning bit
 (15 10)  (141 458)  (141 458)  routing T_3_28.sp4_v_t_32 <X> T_3_28.lc_trk_g2_5
 (16 10)  (142 458)  (142 458)  routing T_3_28.sp4_v_t_32 <X> T_3_28.lc_trk_g2_5
 (17 10)  (143 458)  (143 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (147 458)  (147 458)  routing T_3_28.sp4_h_r_39 <X> T_3_28.lc_trk_g2_7
 (22 10)  (148 458)  (148 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (149 458)  (149 458)  routing T_3_28.sp4_h_r_39 <X> T_3_28.lc_trk_g2_7
 (24 10)  (150 458)  (150 458)  routing T_3_28.sp4_h_r_39 <X> T_3_28.lc_trk_g2_7
 (29 10)  (155 458)  (155 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 458)  (156 458)  routing T_3_28.lc_trk_g0_6 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 458)  (157 458)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 458)  (158 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 458)  (159 458)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 458)  (160 458)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 458)  (162 458)  LC_5 Logic Functioning bit
 (37 10)  (163 458)  (163 458)  LC_5 Logic Functioning bit
 (38 10)  (164 458)  (164 458)  LC_5 Logic Functioning bit
 (39 10)  (165 458)  (165 458)  LC_5 Logic Functioning bit
 (41 10)  (167 458)  (167 458)  LC_5 Logic Functioning bit
 (43 10)  (169 458)  (169 458)  LC_5 Logic Functioning bit
 (30 11)  (156 459)  (156 459)  routing T_3_28.lc_trk_g0_6 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 459)  (162 459)  LC_5 Logic Functioning bit
 (37 11)  (163 459)  (163 459)  LC_5 Logic Functioning bit
 (38 11)  (164 459)  (164 459)  LC_5 Logic Functioning bit
 (39 11)  (165 459)  (165 459)  LC_5 Logic Functioning bit
 (41 11)  (167 459)  (167 459)  LC_5 Logic Functioning bit
 (43 11)  (169 459)  (169 459)  LC_5 Logic Functioning bit
 (46 11)  (172 459)  (172 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (129 460)  (129 460)  routing T_3_28.sp12_v_b_1 <X> T_3_28.sp12_h_r_1
 (14 12)  (140 460)  (140 460)  routing T_3_28.sp4_h_l_21 <X> T_3_28.lc_trk_g3_0
 (15 12)  (141 460)  (141 460)  routing T_3_28.rgt_op_1 <X> T_3_28.lc_trk_g3_1
 (17 12)  (143 460)  (143 460)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 460)  (144 460)  routing T_3_28.rgt_op_1 <X> T_3_28.lc_trk_g3_1
 (22 12)  (148 460)  (148 460)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (149 460)  (149 460)  routing T_3_28.sp12_v_b_11 <X> T_3_28.lc_trk_g3_3
 (27 12)  (153 460)  (153 460)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 460)  (154 460)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 460)  (155 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 460)  (156 460)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 460)  (157 460)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 460)  (158 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 460)  (159 460)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 460)  (161 460)  routing T_3_28.lc_trk_g0_6 <X> T_3_28.input_2_6
 (36 12)  (162 460)  (162 460)  LC_6 Logic Functioning bit
 (37 12)  (163 460)  (163 460)  LC_6 Logic Functioning bit
 (38 12)  (164 460)  (164 460)  LC_6 Logic Functioning bit
 (39 12)  (165 460)  (165 460)  LC_6 Logic Functioning bit
 (40 12)  (166 460)  (166 460)  LC_6 Logic Functioning bit
 (42 12)  (168 460)  (168 460)  LC_6 Logic Functioning bit
 (3 13)  (129 461)  (129 461)  routing T_3_28.sp12_v_b_1 <X> T_3_28.sp12_h_r_1
 (15 13)  (141 461)  (141 461)  routing T_3_28.sp4_h_l_21 <X> T_3_28.lc_trk_g3_0
 (16 13)  (142 461)  (142 461)  routing T_3_28.sp4_h_l_21 <X> T_3_28.lc_trk_g3_0
 (17 13)  (143 461)  (143 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (152 461)  (152 461)  routing T_3_28.lc_trk_g3_3 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 461)  (153 461)  routing T_3_28.lc_trk_g3_3 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 461)  (154 461)  routing T_3_28.lc_trk_g3_3 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 461)  (155 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 461)  (156 461)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 461)  (158 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (161 461)  (161 461)  routing T_3_28.lc_trk_g0_6 <X> T_3_28.input_2_6
 (36 13)  (162 461)  (162 461)  LC_6 Logic Functioning bit
 (38 13)  (164 461)  (164 461)  LC_6 Logic Functioning bit
 (39 13)  (165 461)  (165 461)  LC_6 Logic Functioning bit
 (40 13)  (166 461)  (166 461)  LC_6 Logic Functioning bit
 (42 13)  (168 461)  (168 461)  LC_6 Logic Functioning bit
 (46 13)  (172 461)  (172 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (137 462)  (137 462)  routing T_3_28.sp4_h_r_5 <X> T_3_28.sp4_v_t_46
 (13 14)  (139 462)  (139 462)  routing T_3_28.sp4_h_r_5 <X> T_3_28.sp4_v_t_46
 (16 14)  (142 462)  (142 462)  routing T_3_28.sp12_v_t_10 <X> T_3_28.lc_trk_g3_5
 (17 14)  (143 462)  (143 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (12 15)  (138 463)  (138 463)  routing T_3_28.sp4_h_r_5 <X> T_3_28.sp4_v_t_46
 (14 15)  (140 463)  (140 463)  routing T_3_28.tnl_op_4 <X> T_3_28.lc_trk_g3_4
 (15 15)  (141 463)  (141 463)  routing T_3_28.tnl_op_4 <X> T_3_28.lc_trk_g3_4
 (17 15)  (143 463)  (143 463)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (148 463)  (148 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (149 463)  (149 463)  routing T_3_28.sp12_v_t_21 <X> T_3_28.lc_trk_g3_6
 (25 15)  (151 463)  (151 463)  routing T_3_28.sp12_v_t_21 <X> T_3_28.lc_trk_g3_6


LogicTile_4_28

 (15 0)  (195 448)  (195 448)  routing T_4_28.sp4_v_b_17 <X> T_4_28.lc_trk_g0_1
 (16 0)  (196 448)  (196 448)  routing T_4_28.sp4_v_b_17 <X> T_4_28.lc_trk_g0_1
 (17 0)  (197 448)  (197 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (201 448)  (201 448)  routing T_4_28.sp4_v_b_3 <X> T_4_28.lc_trk_g0_3
 (22 0)  (202 448)  (202 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (203 448)  (203 448)  routing T_4_28.sp4_v_b_3 <X> T_4_28.lc_trk_g0_3
 (25 0)  (205 448)  (205 448)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (27 0)  (207 448)  (207 448)  routing T_4_28.lc_trk_g1_0 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 448)  (209 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 448)  (212 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 448)  (213 448)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 448)  (214 448)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 448)  (216 448)  LC_0 Logic Functioning bit
 (38 0)  (218 448)  (218 448)  LC_0 Logic Functioning bit
 (41 0)  (221 448)  (221 448)  LC_0 Logic Functioning bit
 (43 0)  (223 448)  (223 448)  LC_0 Logic Functioning bit
 (45 0)  (225 448)  (225 448)  LC_0 Logic Functioning bit
 (46 0)  (226 448)  (226 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (202 449)  (202 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (203 449)  (203 449)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (24 1)  (204 449)  (204 449)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (25 1)  (205 449)  (205 449)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (28 1)  (208 449)  (208 449)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 449)  (209 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (216 449)  (216 449)  LC_0 Logic Functioning bit
 (37 1)  (217 449)  (217 449)  LC_0 Logic Functioning bit
 (38 1)  (218 449)  (218 449)  LC_0 Logic Functioning bit
 (39 1)  (219 449)  (219 449)  LC_0 Logic Functioning bit
 (40 1)  (220 449)  (220 449)  LC_0 Logic Functioning bit
 (42 1)  (222 449)  (222 449)  LC_0 Logic Functioning bit
 (47 1)  (227 449)  (227 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (180 450)  (180 450)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (182 450)  (182 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (202 450)  (202 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (205 450)  (205 450)  routing T_4_28.bnr_op_6 <X> T_4_28.lc_trk_g0_6
 (27 2)  (207 450)  (207 450)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 450)  (209 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 450)  (211 450)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 450)  (212 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 450)  (216 450)  LC_1 Logic Functioning bit
 (37 2)  (217 450)  (217 450)  LC_1 Logic Functioning bit
 (38 2)  (218 450)  (218 450)  LC_1 Logic Functioning bit
 (39 2)  (219 450)  (219 450)  LC_1 Logic Functioning bit
 (40 2)  (220 450)  (220 450)  LC_1 Logic Functioning bit
 (41 2)  (221 450)  (221 450)  LC_1 Logic Functioning bit
 (42 2)  (222 450)  (222 450)  LC_1 Logic Functioning bit
 (0 3)  (180 451)  (180 451)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (4 3)  (184 451)  (184 451)  routing T_4_28.sp4_v_b_7 <X> T_4_28.sp4_h_l_37
 (11 3)  (191 451)  (191 451)  routing T_4_28.sp4_h_r_6 <X> T_4_28.sp4_h_l_39
 (13 3)  (193 451)  (193 451)  routing T_4_28.sp4_h_r_6 <X> T_4_28.sp4_h_l_39
 (21 3)  (201 451)  (201 451)  routing T_4_28.sp4_r_v_b_31 <X> T_4_28.lc_trk_g0_7
 (22 3)  (202 451)  (202 451)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (205 451)  (205 451)  routing T_4_28.bnr_op_6 <X> T_4_28.lc_trk_g0_6
 (26 3)  (206 451)  (206 451)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 451)  (208 451)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 451)  (209 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 451)  (210 451)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 451)  (211 451)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 451)  (212 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (216 451)  (216 451)  LC_1 Logic Functioning bit
 (37 3)  (217 451)  (217 451)  LC_1 Logic Functioning bit
 (38 3)  (218 451)  (218 451)  LC_1 Logic Functioning bit
 (39 3)  (219 451)  (219 451)  LC_1 Logic Functioning bit
 (40 3)  (220 451)  (220 451)  LC_1 Logic Functioning bit
 (41 3)  (221 451)  (221 451)  LC_1 Logic Functioning bit
 (42 3)  (222 451)  (222 451)  LC_1 Logic Functioning bit
 (43 3)  (223 451)  (223 451)  LC_1 Logic Functioning bit
 (14 4)  (194 452)  (194 452)  routing T_4_28.wire_logic_cluster/lc_0/out <X> T_4_28.lc_trk_g1_0
 (22 4)  (202 452)  (202 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (212 452)  (212 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 452)  (213 452)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 452)  (214 452)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 452)  (216 452)  LC_2 Logic Functioning bit
 (37 4)  (217 452)  (217 452)  LC_2 Logic Functioning bit
 (38 4)  (218 452)  (218 452)  LC_2 Logic Functioning bit
 (41 4)  (221 452)  (221 452)  LC_2 Logic Functioning bit
 (45 4)  (225 452)  (225 452)  LC_2 Logic Functioning bit
 (50 4)  (230 452)  (230 452)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (197 453)  (197 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (206 453)  (206 453)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 453)  (209 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 453)  (211 453)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 453)  (216 453)  LC_2 Logic Functioning bit
 (37 5)  (217 453)  (217 453)  LC_2 Logic Functioning bit
 (39 5)  (219 453)  (219 453)  LC_2 Logic Functioning bit
 (40 5)  (220 453)  (220 453)  LC_2 Logic Functioning bit
 (51 5)  (231 453)  (231 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (188 454)  (188 454)  routing T_4_28.sp4_v_t_47 <X> T_4_28.sp4_h_l_41
 (9 6)  (189 454)  (189 454)  routing T_4_28.sp4_v_t_47 <X> T_4_28.sp4_h_l_41
 (10 6)  (190 454)  (190 454)  routing T_4_28.sp4_v_t_47 <X> T_4_28.sp4_h_l_41
 (21 6)  (201 454)  (201 454)  routing T_4_28.wire_logic_cluster/lc_7/out <X> T_4_28.lc_trk_g1_7
 (22 6)  (202 454)  (202 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (205 454)  (205 454)  routing T_4_28.sp4_v_t_3 <X> T_4_28.lc_trk_g1_6
 (26 6)  (206 454)  (206 454)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 454)  (208 454)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 454)  (209 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 454)  (211 454)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 454)  (212 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 454)  (213 454)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 454)  (216 454)  LC_3 Logic Functioning bit
 (38 6)  (218 454)  (218 454)  LC_3 Logic Functioning bit
 (45 6)  (225 454)  (225 454)  LC_3 Logic Functioning bit
 (47 6)  (227 454)  (227 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (202 455)  (202 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (203 455)  (203 455)  routing T_4_28.sp4_v_t_3 <X> T_4_28.lc_trk_g1_6
 (25 7)  (205 455)  (205 455)  routing T_4_28.sp4_v_t_3 <X> T_4_28.lc_trk_g1_6
 (26 7)  (206 455)  (206 455)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 455)  (208 455)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 455)  (209 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 455)  (210 455)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 455)  (211 455)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (217 455)  (217 455)  LC_3 Logic Functioning bit
 (39 7)  (219 455)  (219 455)  LC_3 Logic Functioning bit
 (41 7)  (221 455)  (221 455)  LC_3 Logic Functioning bit
 (43 7)  (223 455)  (223 455)  LC_3 Logic Functioning bit
 (53 7)  (233 455)  (233 455)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (196 456)  (196 456)  routing T_4_28.sp12_v_t_6 <X> T_4_28.lc_trk_g2_1
 (17 8)  (197 456)  (197 456)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (202 456)  (202 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (203 456)  (203 456)  routing T_4_28.sp4_v_t_30 <X> T_4_28.lc_trk_g2_3
 (24 8)  (204 456)  (204 456)  routing T_4_28.sp4_v_t_30 <X> T_4_28.lc_trk_g2_3
 (16 9)  (196 457)  (196 457)  routing T_4_28.sp12_v_b_8 <X> T_4_28.lc_trk_g2_0
 (17 9)  (197 457)  (197 457)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (202 457)  (202 457)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (203 457)  (203 457)  routing T_4_28.sp12_v_b_18 <X> T_4_28.lc_trk_g2_2
 (25 9)  (205 457)  (205 457)  routing T_4_28.sp12_v_b_18 <X> T_4_28.lc_trk_g2_2
 (9 10)  (189 458)  (189 458)  routing T_4_28.sp4_v_b_7 <X> T_4_28.sp4_h_l_42
 (22 10)  (202 458)  (202 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (206 458)  (206 458)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 458)  (207 458)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 458)  (208 458)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 458)  (209 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 458)  (210 458)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 458)  (211 458)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 458)  (212 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (215 458)  (215 458)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.input_2_5
 (36 10)  (216 458)  (216 458)  LC_5 Logic Functioning bit
 (38 10)  (218 458)  (218 458)  LC_5 Logic Functioning bit
 (41 10)  (221 458)  (221 458)  LC_5 Logic Functioning bit
 (42 10)  (222 458)  (222 458)  LC_5 Logic Functioning bit
 (43 10)  (223 458)  (223 458)  LC_5 Logic Functioning bit
 (45 10)  (225 458)  (225 458)  LC_5 Logic Functioning bit
 (46 10)  (226 458)  (226 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (231 458)  (231 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (201 459)  (201 459)  routing T_4_28.sp4_r_v_b_39 <X> T_4_28.lc_trk_g2_7
 (22 11)  (202 459)  (202 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (203 459)  (203 459)  routing T_4_28.sp4_v_b_46 <X> T_4_28.lc_trk_g2_6
 (24 11)  (204 459)  (204 459)  routing T_4_28.sp4_v_b_46 <X> T_4_28.lc_trk_g2_6
 (26 11)  (206 459)  (206 459)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 459)  (207 459)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 459)  (209 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 459)  (211 459)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 459)  (212 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (215 459)  (215 459)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.input_2_5
 (36 11)  (216 459)  (216 459)  LC_5 Logic Functioning bit
 (38 11)  (218 459)  (218 459)  LC_5 Logic Functioning bit
 (43 11)  (223 459)  (223 459)  LC_5 Logic Functioning bit
 (3 12)  (183 460)  (183 460)  routing T_4_28.sp12_v_t_22 <X> T_4_28.sp12_h_r_1
 (12 12)  (192 460)  (192 460)  routing T_4_28.sp4_v_b_5 <X> T_4_28.sp4_h_r_11
 (14 12)  (194 460)  (194 460)  routing T_4_28.sp4_v_t_21 <X> T_4_28.lc_trk_g3_0
 (16 12)  (196 460)  (196 460)  routing T_4_28.sp12_v_t_6 <X> T_4_28.lc_trk_g3_1
 (17 12)  (197 460)  (197 460)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (25 12)  (205 460)  (205 460)  routing T_4_28.wire_logic_cluster/lc_2/out <X> T_4_28.lc_trk_g3_2
 (27 12)  (207 460)  (207 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 460)  (208 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 460)  (210 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 460)  (213 460)  routing T_4_28.lc_trk_g2_1 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 460)  (216 460)  LC_6 Logic Functioning bit
 (38 12)  (218 460)  (218 460)  LC_6 Logic Functioning bit
 (41 12)  (221 460)  (221 460)  LC_6 Logic Functioning bit
 (43 12)  (223 460)  (223 460)  LC_6 Logic Functioning bit
 (45 12)  (225 460)  (225 460)  LC_6 Logic Functioning bit
 (11 13)  (191 461)  (191 461)  routing T_4_28.sp4_v_b_5 <X> T_4_28.sp4_h_r_11
 (13 13)  (193 461)  (193 461)  routing T_4_28.sp4_v_b_5 <X> T_4_28.sp4_h_r_11
 (14 13)  (194 461)  (194 461)  routing T_4_28.sp4_v_t_21 <X> T_4_28.lc_trk_g3_0
 (16 13)  (196 461)  (196 461)  routing T_4_28.sp4_v_t_21 <X> T_4_28.lc_trk_g3_0
 (17 13)  (197 461)  (197 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (202 461)  (202 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (206 461)  (206 461)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 461)  (209 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 461)  (210 461)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 461)  (216 461)  LC_6 Logic Functioning bit
 (38 13)  (218 461)  (218 461)  LC_6 Logic Functioning bit
 (40 13)  (220 461)  (220 461)  LC_6 Logic Functioning bit
 (42 13)  (222 461)  (222 461)  LC_6 Logic Functioning bit
 (53 13)  (233 461)  (233 461)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (197 462)  (197 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 462)  (198 462)  routing T_4_28.wire_logic_cluster/lc_5/out <X> T_4_28.lc_trk_g3_5
 (25 14)  (205 462)  (205 462)  routing T_4_28.wire_logic_cluster/lc_6/out <X> T_4_28.lc_trk_g3_6
 (27 14)  (207 462)  (207 462)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 462)  (209 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 462)  (210 462)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 462)  (212 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 462)  (213 462)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 462)  (214 462)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 462)  (216 462)  LC_7 Logic Functioning bit
 (38 14)  (218 462)  (218 462)  LC_7 Logic Functioning bit
 (41 14)  (221 462)  (221 462)  LC_7 Logic Functioning bit
 (43 14)  (223 462)  (223 462)  LC_7 Logic Functioning bit
 (45 14)  (225 462)  (225 462)  LC_7 Logic Functioning bit
 (22 15)  (202 463)  (202 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 463)  (206 463)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 463)  (209 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 463)  (210 463)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (216 463)  (216 463)  LC_7 Logic Functioning bit
 (38 15)  (218 463)  (218 463)  LC_7 Logic Functioning bit
 (40 15)  (220 463)  (220 463)  LC_7 Logic Functioning bit
 (42 15)  (222 463)  (222 463)  LC_7 Logic Functioning bit
 (51 15)  (231 463)  (231 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_28

 (12 0)  (246 448)  (246 448)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_h_r_2
 (14 0)  (248 448)  (248 448)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g0_0
 (17 0)  (251 448)  (251 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 448)  (252 448)  routing T_5_28.wire_logic_cluster/lc_1/out <X> T_5_28.lc_trk_g0_1
 (27 0)  (261 448)  (261 448)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 448)  (264 448)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 448)  (268 448)  routing T_5_28.lc_trk_g1_0 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 448)  (270 448)  LC_0 Logic Functioning bit
 (38 0)  (272 448)  (272 448)  LC_0 Logic Functioning bit
 (45 0)  (279 448)  (279 448)  LC_0 Logic Functioning bit
 (11 1)  (245 449)  (245 449)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_h_r_2
 (13 1)  (247 449)  (247 449)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_h_r_2
 (14 1)  (248 449)  (248 449)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g0_0
 (16 1)  (250 449)  (250 449)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g0_0
 (17 1)  (251 449)  (251 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (27 1)  (261 449)  (261 449)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 449)  (263 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 449)  (270 449)  LC_0 Logic Functioning bit
 (37 1)  (271 449)  (271 449)  LC_0 Logic Functioning bit
 (38 1)  (272 449)  (272 449)  LC_0 Logic Functioning bit
 (39 1)  (273 449)  (273 449)  LC_0 Logic Functioning bit
 (41 1)  (275 449)  (275 449)  LC_0 Logic Functioning bit
 (43 1)  (277 449)  (277 449)  LC_0 Logic Functioning bit
 (48 1)  (282 449)  (282 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 450)  (234 450)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (249 450)  (249 450)  routing T_5_28.sp12_h_r_5 <X> T_5_28.lc_trk_g0_5
 (17 2)  (251 450)  (251 450)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (252 450)  (252 450)  routing T_5_28.sp12_h_r_5 <X> T_5_28.lc_trk_g0_5
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 450)  (268 450)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 450)  (270 450)  LC_1 Logic Functioning bit
 (38 2)  (272 450)  (272 450)  LC_1 Logic Functioning bit
 (41 2)  (275 450)  (275 450)  LC_1 Logic Functioning bit
 (43 2)  (277 450)  (277 450)  LC_1 Logic Functioning bit
 (45 2)  (279 450)  (279 450)  LC_1 Logic Functioning bit
 (46 2)  (280 450)  (280 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 451)  (234 451)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (18 3)  (252 451)  (252 451)  routing T_5_28.sp12_h_r_5 <X> T_5_28.lc_trk_g0_5
 (29 3)  (263 451)  (263 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (271 451)  (271 451)  LC_1 Logic Functioning bit
 (39 3)  (273 451)  (273 451)  LC_1 Logic Functioning bit
 (41 3)  (275 451)  (275 451)  LC_1 Logic Functioning bit
 (43 3)  (277 451)  (277 451)  LC_1 Logic Functioning bit
 (14 4)  (248 452)  (248 452)  routing T_5_28.wire_logic_cluster/lc_0/out <X> T_5_28.lc_trk_g1_0
 (15 4)  (249 452)  (249 452)  routing T_5_28.lft_op_1 <X> T_5_28.lc_trk_g1_1
 (17 4)  (251 452)  (251 452)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 452)  (252 452)  routing T_5_28.lft_op_1 <X> T_5_28.lc_trk_g1_1
 (25 4)  (259 452)  (259 452)  routing T_5_28.wire_logic_cluster/lc_2/out <X> T_5_28.lc_trk_g1_2
 (26 4)  (260 452)  (260 452)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 452)  (261 452)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 452)  (263 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 452)  (265 452)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 452)  (266 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 452)  (268 452)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 452)  (270 452)  LC_2 Logic Functioning bit
 (38 4)  (272 452)  (272 452)  LC_2 Logic Functioning bit
 (41 4)  (275 452)  (275 452)  LC_2 Logic Functioning bit
 (42 4)  (276 452)  (276 452)  LC_2 Logic Functioning bit
 (43 4)  (277 452)  (277 452)  LC_2 Logic Functioning bit
 (45 4)  (279 452)  (279 452)  LC_2 Logic Functioning bit
 (46 4)  (280 452)  (280 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (251 453)  (251 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (256 453)  (256 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (260 453)  (260 453)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 453)  (262 453)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 453)  (263 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 453)  (264 453)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 453)  (265 453)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 453)  (266 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (270 453)  (270 453)  LC_2 Logic Functioning bit
 (38 5)  (272 453)  (272 453)  LC_2 Logic Functioning bit
 (43 5)  (277 453)  (277 453)  LC_2 Logic Functioning bit
 (46 5)  (280 453)  (280 453)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (256 454)  (256 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (15 7)  (249 455)  (249 455)  routing T_5_28.bot_op_4 <X> T_5_28.lc_trk_g1_4
 (17 7)  (251 455)  (251 455)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (255 455)  (255 455)  routing T_5_28.sp4_r_v_b_31 <X> T_5_28.lc_trk_g1_7
 (22 7)  (256 455)  (256 455)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (258 455)  (258 455)  routing T_5_28.bot_op_6 <X> T_5_28.lc_trk_g1_6
 (15 8)  (249 456)  (249 456)  routing T_5_28.sp4_h_r_41 <X> T_5_28.lc_trk_g2_1
 (16 8)  (250 456)  (250 456)  routing T_5_28.sp4_h_r_41 <X> T_5_28.lc_trk_g2_1
 (17 8)  (251 456)  (251 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 456)  (252 456)  routing T_5_28.sp4_h_r_41 <X> T_5_28.lc_trk_g2_1
 (22 8)  (256 456)  (256 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (259 456)  (259 456)  routing T_5_28.sp4_h_r_34 <X> T_5_28.lc_trk_g2_2
 (28 8)  (262 456)  (262 456)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 456)  (263 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 456)  (266 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 456)  (267 456)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 456)  (270 456)  LC_4 Logic Functioning bit
 (37 8)  (271 456)  (271 456)  LC_4 Logic Functioning bit
 (38 8)  (272 456)  (272 456)  LC_4 Logic Functioning bit
 (39 8)  (273 456)  (273 456)  LC_4 Logic Functioning bit
 (41 8)  (275 456)  (275 456)  LC_4 Logic Functioning bit
 (43 8)  (277 456)  (277 456)  LC_4 Logic Functioning bit
 (52 8)  (286 456)  (286 456)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (252 457)  (252 457)  routing T_5_28.sp4_h_r_41 <X> T_5_28.lc_trk_g2_1
 (21 9)  (255 457)  (255 457)  routing T_5_28.sp4_r_v_b_35 <X> T_5_28.lc_trk_g2_3
 (22 9)  (256 457)  (256 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 457)  (257 457)  routing T_5_28.sp4_h_r_34 <X> T_5_28.lc_trk_g2_2
 (24 9)  (258 457)  (258 457)  routing T_5_28.sp4_h_r_34 <X> T_5_28.lc_trk_g2_2
 (30 9)  (264 457)  (264 457)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (36 9)  (270 457)  (270 457)  LC_4 Logic Functioning bit
 (37 9)  (271 457)  (271 457)  LC_4 Logic Functioning bit
 (38 9)  (272 457)  (272 457)  LC_4 Logic Functioning bit
 (39 9)  (273 457)  (273 457)  LC_4 Logic Functioning bit
 (41 9)  (275 457)  (275 457)  LC_4 Logic Functioning bit
 (43 9)  (277 457)  (277 457)  LC_4 Logic Functioning bit
 (17 10)  (251 458)  (251 458)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 458)  (252 458)  routing T_5_28.wire_logic_cluster/lc_5/out <X> T_5_28.lc_trk_g2_5
 (26 10)  (260 458)  (260 458)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 458)  (262 458)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 458)  (263 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 458)  (265 458)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 458)  (266 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 458)  (268 458)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 458)  (270 458)  LC_5 Logic Functioning bit
 (38 10)  (272 458)  (272 458)  LC_5 Logic Functioning bit
 (39 10)  (273 458)  (273 458)  LC_5 Logic Functioning bit
 (41 10)  (275 458)  (275 458)  LC_5 Logic Functioning bit
 (43 10)  (277 458)  (277 458)  LC_5 Logic Functioning bit
 (45 10)  (279 458)  (279 458)  LC_5 Logic Functioning bit
 (48 10)  (282 458)  (282 458)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (284 458)  (284 458)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (245 459)  (245 459)  routing T_5_28.sp4_h_r_8 <X> T_5_28.sp4_h_l_45
 (22 11)  (256 459)  (256 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 459)  (259 459)  routing T_5_28.sp4_r_v_b_38 <X> T_5_28.lc_trk_g2_6
 (28 11)  (262 459)  (262 459)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 459)  (263 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 459)  (264 459)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 459)  (265 459)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 459)  (271 459)  LC_5 Logic Functioning bit
 (39 11)  (273 459)  (273 459)  LC_5 Logic Functioning bit
 (42 11)  (276 459)  (276 459)  LC_5 Logic Functioning bit
 (47 11)  (281 459)  (281 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (282 459)  (282 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (29 12)  (263 460)  (263 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 460)  (264 460)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 460)  (265 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 460)  (266 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 460)  (267 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 460)  (268 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 460)  (270 460)  LC_6 Logic Functioning bit
 (38 12)  (272 460)  (272 460)  LC_6 Logic Functioning bit
 (45 12)  (279 460)  (279 460)  LC_6 Logic Functioning bit
 (51 12)  (285 460)  (285 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (256 461)  (256 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 461)  (257 461)  routing T_5_28.sp4_v_b_42 <X> T_5_28.lc_trk_g3_2
 (24 13)  (258 461)  (258 461)  routing T_5_28.sp4_v_b_42 <X> T_5_28.lc_trk_g3_2
 (27 13)  (261 461)  (261 461)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 461)  (263 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 461)  (265 461)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 461)  (270 461)  LC_6 Logic Functioning bit
 (37 13)  (271 461)  (271 461)  LC_6 Logic Functioning bit
 (38 13)  (272 461)  (272 461)  LC_6 Logic Functioning bit
 (39 13)  (273 461)  (273 461)  LC_6 Logic Functioning bit
 (41 13)  (275 461)  (275 461)  LC_6 Logic Functioning bit
 (43 13)  (277 461)  (277 461)  LC_6 Logic Functioning bit
 (11 14)  (245 462)  (245 462)  routing T_5_28.sp4_h_r_5 <X> T_5_28.sp4_v_t_46
 (13 14)  (247 462)  (247 462)  routing T_5_28.sp4_h_r_5 <X> T_5_28.sp4_v_t_46
 (19 14)  (253 462)  (253 462)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (255 462)  (255 462)  routing T_5_28.wire_logic_cluster/lc_7/out <X> T_5_28.lc_trk_g3_7
 (22 14)  (256 462)  (256 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (259 462)  (259 462)  routing T_5_28.wire_logic_cluster/lc_6/out <X> T_5_28.lc_trk_g3_6
 (27 14)  (261 462)  (261 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 462)  (262 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 462)  (263 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 462)  (264 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 462)  (266 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 462)  (268 462)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 462)  (270 462)  LC_7 Logic Functioning bit
 (38 14)  (272 462)  (272 462)  LC_7 Logic Functioning bit
 (41 14)  (275 462)  (275 462)  LC_7 Logic Functioning bit
 (43 14)  (277 462)  (277 462)  LC_7 Logic Functioning bit
 (45 14)  (279 462)  (279 462)  LC_7 Logic Functioning bit
 (47 14)  (281 462)  (281 462)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (12 15)  (246 463)  (246 463)  routing T_5_28.sp4_h_r_5 <X> T_5_28.sp4_v_t_46
 (22 15)  (256 463)  (256 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (260 463)  (260 463)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 463)  (261 463)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 463)  (262 463)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 463)  (263 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 463)  (264 463)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 463)  (270 463)  LC_7 Logic Functioning bit
 (38 15)  (272 463)  (272 463)  LC_7 Logic Functioning bit
 (40 15)  (274 463)  (274 463)  LC_7 Logic Functioning bit
 (42 15)  (276 463)  (276 463)  LC_7 Logic Functioning bit


LogicTile_6_28

 (2 0)  (290 448)  (290 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 0)  (310 448)  (310 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (311 448)  (311 448)  routing T_6_28.sp4_v_b_19 <X> T_6_28.lc_trk_g0_3
 (24 0)  (312 448)  (312 448)  routing T_6_28.sp4_v_b_19 <X> T_6_28.lc_trk_g0_3
 (26 0)  (314 448)  (314 448)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 448)  (315 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 448)  (316 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 448)  (317 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 448)  (318 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 448)  (319 448)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 448)  (320 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 448)  (321 448)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 448)  (322 448)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 448)  (324 448)  LC_0 Logic Functioning bit
 (37 0)  (325 448)  (325 448)  LC_0 Logic Functioning bit
 (43 0)  (331 448)  (331 448)  LC_0 Logic Functioning bit
 (45 0)  (333 448)  (333 448)  LC_0 Logic Functioning bit
 (48 0)  (336 448)  (336 448)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (341 448)  (341 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (302 449)  (302 449)  routing T_6_28.top_op_0 <X> T_6_28.lc_trk_g0_0
 (15 1)  (303 449)  (303 449)  routing T_6_28.top_op_0 <X> T_6_28.lc_trk_g0_0
 (17 1)  (305 449)  (305 449)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (314 449)  (314 449)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 449)  (316 449)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 449)  (317 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 449)  (319 449)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 449)  (320 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 449)  (321 449)  routing T_6_28.lc_trk_g2_0 <X> T_6_28.input_2_0
 (36 1)  (324 449)  (324 449)  LC_0 Logic Functioning bit
 (37 1)  (325 449)  (325 449)  LC_0 Logic Functioning bit
 (41 1)  (329 449)  (329 449)  LC_0 Logic Functioning bit
 (42 1)  (330 449)  (330 449)  LC_0 Logic Functioning bit
 (43 1)  (331 449)  (331 449)  LC_0 Logic Functioning bit
 (0 2)  (288 450)  (288 450)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (2 2)  (290 450)  (290 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 450)  (302 450)  routing T_6_28.wire_logic_cluster/lc_4/out <X> T_6_28.lc_trk_g0_4
 (15 2)  (303 450)  (303 450)  routing T_6_28.lft_op_5 <X> T_6_28.lc_trk_g0_5
 (17 2)  (305 450)  (305 450)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 450)  (306 450)  routing T_6_28.lft_op_5 <X> T_6_28.lc_trk_g0_5
 (21 2)  (309 450)  (309 450)  routing T_6_28.sp4_h_l_2 <X> T_6_28.lc_trk_g0_7
 (22 2)  (310 450)  (310 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (311 450)  (311 450)  routing T_6_28.sp4_h_l_2 <X> T_6_28.lc_trk_g0_7
 (24 2)  (312 450)  (312 450)  routing T_6_28.sp4_h_l_2 <X> T_6_28.lc_trk_g0_7
 (29 2)  (317 450)  (317 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 450)  (319 450)  routing T_6_28.lc_trk_g1_7 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 450)  (320 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 450)  (322 450)  routing T_6_28.lc_trk_g1_7 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 450)  (324 450)  LC_1 Logic Functioning bit
 (37 2)  (325 450)  (325 450)  LC_1 Logic Functioning bit
 (39 2)  (327 450)  (327 450)  LC_1 Logic Functioning bit
 (40 2)  (328 450)  (328 450)  LC_1 Logic Functioning bit
 (41 2)  (329 450)  (329 450)  LC_1 Logic Functioning bit
 (42 2)  (330 450)  (330 450)  LC_1 Logic Functioning bit
 (0 3)  (288 451)  (288 451)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (17 3)  (305 451)  (305 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (310 451)  (310 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (311 451)  (311 451)  routing T_6_28.sp4_v_b_22 <X> T_6_28.lc_trk_g0_6
 (24 3)  (312 451)  (312 451)  routing T_6_28.sp4_v_b_22 <X> T_6_28.lc_trk_g0_6
 (27 3)  (315 451)  (315 451)  routing T_6_28.lc_trk_g1_0 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 451)  (317 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 451)  (319 451)  routing T_6_28.lc_trk_g1_7 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 451)  (320 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (321 451)  (321 451)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.input_2_1
 (34 3)  (322 451)  (322 451)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.input_2_1
 (36 3)  (324 451)  (324 451)  LC_1 Logic Functioning bit
 (38 3)  (326 451)  (326 451)  LC_1 Logic Functioning bit
 (39 3)  (327 451)  (327 451)  LC_1 Logic Functioning bit
 (41 3)  (329 451)  (329 451)  LC_1 Logic Functioning bit
 (42 3)  (330 451)  (330 451)  LC_1 Logic Functioning bit
 (43 3)  (331 451)  (331 451)  LC_1 Logic Functioning bit
 (5 4)  (293 452)  (293 452)  routing T_6_28.sp4_v_t_38 <X> T_6_28.sp4_h_r_3
 (9 4)  (297 452)  (297 452)  routing T_6_28.sp4_h_l_36 <X> T_6_28.sp4_h_r_4
 (10 4)  (298 452)  (298 452)  routing T_6_28.sp4_h_l_36 <X> T_6_28.sp4_h_r_4
 (14 4)  (302 452)  (302 452)  routing T_6_28.wire_logic_cluster/lc_0/out <X> T_6_28.lc_trk_g1_0
 (21 4)  (309 452)  (309 452)  routing T_6_28.wire_logic_cluster/lc_3/out <X> T_6_28.lc_trk_g1_3
 (22 4)  (310 452)  (310 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 452)  (314 452)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 452)  (315 452)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 452)  (316 452)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 452)  (317 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 452)  (320 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 452)  (322 452)  routing T_6_28.lc_trk_g1_2 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 452)  (323 452)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.input_2_2
 (36 4)  (324 452)  (324 452)  LC_2 Logic Functioning bit
 (38 4)  (326 452)  (326 452)  LC_2 Logic Functioning bit
 (41 4)  (329 452)  (329 452)  LC_2 Logic Functioning bit
 (42 4)  (330 452)  (330 452)  LC_2 Logic Functioning bit
 (43 4)  (331 452)  (331 452)  LC_2 Logic Functioning bit
 (45 4)  (333 452)  (333 452)  LC_2 Logic Functioning bit
 (17 5)  (305 453)  (305 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 453)  (310 453)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 453)  (312 453)  routing T_6_28.bot_op_2 <X> T_6_28.lc_trk_g1_2
 (28 5)  (316 453)  (316 453)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 453)  (317 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 453)  (318 453)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 453)  (319 453)  routing T_6_28.lc_trk_g1_2 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 453)  (320 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (323 453)  (323 453)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.input_2_2
 (36 5)  (324 453)  (324 453)  LC_2 Logic Functioning bit
 (38 5)  (326 453)  (326 453)  LC_2 Logic Functioning bit
 (43 5)  (331 453)  (331 453)  LC_2 Logic Functioning bit
 (48 5)  (336 453)  (336 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (305 454)  (305 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 454)  (306 454)  routing T_6_28.wire_logic_cluster/lc_5/out <X> T_6_28.lc_trk_g1_5
 (21 6)  (309 454)  (309 454)  routing T_6_28.bnr_op_7 <X> T_6_28.lc_trk_g1_7
 (22 6)  (310 454)  (310 454)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (314 454)  (314 454)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 454)  (316 454)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 454)  (317 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 454)  (318 454)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 454)  (320 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 454)  (322 454)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 454)  (324 454)  LC_3 Logic Functioning bit
 (37 6)  (325 454)  (325 454)  LC_3 Logic Functioning bit
 (38 6)  (326 454)  (326 454)  LC_3 Logic Functioning bit
 (42 6)  (330 454)  (330 454)  LC_3 Logic Functioning bit
 (45 6)  (333 454)  (333 454)  LC_3 Logic Functioning bit
 (53 6)  (341 454)  (341 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (19 7)  (307 455)  (307 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (309 455)  (309 455)  routing T_6_28.bnr_op_7 <X> T_6_28.lc_trk_g1_7
 (26 7)  (314 455)  (314 455)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 455)  (315 455)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 455)  (316 455)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 455)  (317 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 455)  (319 455)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 455)  (320 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 455)  (323 455)  routing T_6_28.lc_trk_g0_3 <X> T_6_28.input_2_3
 (36 7)  (324 455)  (324 455)  LC_3 Logic Functioning bit
 (37 7)  (325 455)  (325 455)  LC_3 Logic Functioning bit
 (38 7)  (326 455)  (326 455)  LC_3 Logic Functioning bit
 (39 7)  (327 455)  (327 455)  LC_3 Logic Functioning bit
 (14 8)  (302 456)  (302 456)  routing T_6_28.wire_logic_cluster/lc_0/out <X> T_6_28.lc_trk_g2_0
 (22 8)  (310 456)  (310 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 456)  (311 456)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g2_3
 (24 8)  (312 456)  (312 456)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g2_3
 (26 8)  (314 456)  (314 456)  routing T_6_28.lc_trk_g0_4 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 456)  (317 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 456)  (318 456)  routing T_6_28.lc_trk_g0_5 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 456)  (320 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 456)  (321 456)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 456)  (324 456)  LC_4 Logic Functioning bit
 (38 8)  (326 456)  (326 456)  LC_4 Logic Functioning bit
 (41 8)  (329 456)  (329 456)  LC_4 Logic Functioning bit
 (43 8)  (331 456)  (331 456)  LC_4 Logic Functioning bit
 (45 8)  (333 456)  (333 456)  LC_4 Logic Functioning bit
 (51 8)  (339 456)  (339 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (305 457)  (305 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (309 457)  (309 457)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g2_3
 (29 9)  (317 457)  (317 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 457)  (319 457)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 457)  (325 457)  LC_4 Logic Functioning bit
 (39 9)  (327 457)  (327 457)  LC_4 Logic Functioning bit
 (41 9)  (329 457)  (329 457)  LC_4 Logic Functioning bit
 (43 9)  (331 457)  (331 457)  LC_4 Logic Functioning bit
 (14 10)  (302 458)  (302 458)  routing T_6_28.sp4_v_t_17 <X> T_6_28.lc_trk_g2_4
 (25 10)  (313 458)  (313 458)  routing T_6_28.sp4_v_b_38 <X> T_6_28.lc_trk_g2_6
 (26 10)  (314 458)  (314 458)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 458)  (316 458)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 458)  (317 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 458)  (318 458)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 458)  (319 458)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 458)  (320 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 458)  (322 458)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 458)  (323 458)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.input_2_5
 (36 10)  (324 458)  (324 458)  LC_5 Logic Functioning bit
 (37 10)  (325 458)  (325 458)  LC_5 Logic Functioning bit
 (38 10)  (326 458)  (326 458)  LC_5 Logic Functioning bit
 (42 10)  (330 458)  (330 458)  LC_5 Logic Functioning bit
 (45 10)  (333 458)  (333 458)  LC_5 Logic Functioning bit
 (16 11)  (304 459)  (304 459)  routing T_6_28.sp4_v_t_17 <X> T_6_28.lc_trk_g2_4
 (17 11)  (305 459)  (305 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (310 459)  (310 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (311 459)  (311 459)  routing T_6_28.sp4_v_b_38 <X> T_6_28.lc_trk_g2_6
 (25 11)  (313 459)  (313 459)  routing T_6_28.sp4_v_b_38 <X> T_6_28.lc_trk_g2_6
 (26 11)  (314 459)  (314 459)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 459)  (315 459)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 459)  (316 459)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 459)  (317 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 459)  (320 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (321 459)  (321 459)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.input_2_5
 (34 11)  (322 459)  (322 459)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.input_2_5
 (36 11)  (324 459)  (324 459)  LC_5 Logic Functioning bit
 (37 11)  (325 459)  (325 459)  LC_5 Logic Functioning bit
 (38 11)  (326 459)  (326 459)  LC_5 Logic Functioning bit
 (39 11)  (327 459)  (327 459)  LC_5 Logic Functioning bit
 (48 11)  (336 459)  (336 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 12)  (291 460)  (291 460)  routing T_6_28.sp12_v_t_22 <X> T_6_28.sp12_h_r_1
 (5 12)  (293 460)  (293 460)  routing T_6_28.sp4_v_b_3 <X> T_6_28.sp4_h_r_9
 (8 12)  (296 460)  (296 460)  routing T_6_28.sp4_h_l_39 <X> T_6_28.sp4_h_r_10
 (10 12)  (298 460)  (298 460)  routing T_6_28.sp4_h_l_39 <X> T_6_28.sp4_h_r_10
 (14 12)  (302 460)  (302 460)  routing T_6_28.bnl_op_0 <X> T_6_28.lc_trk_g3_0
 (25 12)  (313 460)  (313 460)  routing T_6_28.wire_logic_cluster/lc_2/out <X> T_6_28.lc_trk_g3_2
 (4 13)  (292 461)  (292 461)  routing T_6_28.sp4_v_b_3 <X> T_6_28.sp4_h_r_9
 (6 13)  (294 461)  (294 461)  routing T_6_28.sp4_v_b_3 <X> T_6_28.sp4_h_r_9
 (14 13)  (302 461)  (302 461)  routing T_6_28.bnl_op_0 <X> T_6_28.lc_trk_g3_0
 (17 13)  (305 461)  (305 461)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (310 461)  (310 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (302 462)  (302 462)  routing T_6_28.bnl_op_4 <X> T_6_28.lc_trk_g3_4
 (21 14)  (309 462)  (309 462)  routing T_6_28.wire_logic_cluster/lc_7/out <X> T_6_28.lc_trk_g3_7
 (22 14)  (310 462)  (310 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (313 462)  (313 462)  routing T_6_28.bnl_op_6 <X> T_6_28.lc_trk_g3_6
 (26 14)  (314 462)  (314 462)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 462)  (316 462)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 462)  (317 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 462)  (318 462)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 462)  (319 462)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 462)  (320 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 462)  (321 462)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 462)  (322 462)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 462)  (323 462)  routing T_6_28.lc_trk_g0_7 <X> T_6_28.input_2_7
 (36 14)  (324 462)  (324 462)  LC_7 Logic Functioning bit
 (37 14)  (325 462)  (325 462)  LC_7 Logic Functioning bit
 (38 14)  (326 462)  (326 462)  LC_7 Logic Functioning bit
 (42 14)  (330 462)  (330 462)  LC_7 Logic Functioning bit
 (45 14)  (333 462)  (333 462)  LC_7 Logic Functioning bit
 (14 15)  (302 463)  (302 463)  routing T_6_28.bnl_op_4 <X> T_6_28.lc_trk_g3_4
 (17 15)  (305 463)  (305 463)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (310 463)  (310 463)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (313 463)  (313 463)  routing T_6_28.bnl_op_6 <X> T_6_28.lc_trk_g3_6
 (26 15)  (314 463)  (314 463)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 463)  (315 463)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 463)  (316 463)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 463)  (317 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 463)  (319 463)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 463)  (320 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (323 463)  (323 463)  routing T_6_28.lc_trk_g0_7 <X> T_6_28.input_2_7
 (36 15)  (324 463)  (324 463)  LC_7 Logic Functioning bit
 (37 15)  (325 463)  (325 463)  LC_7 Logic Functioning bit
 (38 15)  (326 463)  (326 463)  LC_7 Logic Functioning bit
 (39 15)  (327 463)  (327 463)  LC_7 Logic Functioning bit
 (46 15)  (334 463)  (334 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_28

 (14 0)  (356 448)  (356 448)  routing T_7_28.lft_op_0 <X> T_7_28.lc_trk_g0_0
 (15 0)  (357 448)  (357 448)  routing T_7_28.lft_op_1 <X> T_7_28.lc_trk_g0_1
 (17 0)  (359 448)  (359 448)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 448)  (360 448)  routing T_7_28.lft_op_1 <X> T_7_28.lc_trk_g0_1
 (22 0)  (364 448)  (364 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (367 448)  (367 448)  routing T_7_28.wire_logic_cluster/lc_2/out <X> T_7_28.lc_trk_g0_2
 (32 0)  (374 448)  (374 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 448)  (375 448)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 448)  (376 448)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 448)  (378 448)  LC_0 Logic Functioning bit
 (38 0)  (380 448)  (380 448)  LC_0 Logic Functioning bit
 (42 0)  (384 448)  (384 448)  LC_0 Logic Functioning bit
 (43 0)  (385 448)  (385 448)  LC_0 Logic Functioning bit
 (45 0)  (387 448)  (387 448)  LC_0 Logic Functioning bit
 (48 0)  (390 448)  (390 448)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (357 449)  (357 449)  routing T_7_28.lft_op_0 <X> T_7_28.lc_trk_g0_0
 (17 1)  (359 449)  (359 449)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (363 449)  (363 449)  routing T_7_28.sp4_r_v_b_32 <X> T_7_28.lc_trk_g0_3
 (22 1)  (364 449)  (364 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (370 449)  (370 449)  routing T_7_28.lc_trk_g2_0 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 449)  (371 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 449)  (373 449)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 449)  (374 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 449)  (376 449)  routing T_7_28.lc_trk_g1_1 <X> T_7_28.input_2_0
 (37 1)  (379 449)  (379 449)  LC_0 Logic Functioning bit
 (39 1)  (381 449)  (381 449)  LC_0 Logic Functioning bit
 (42 1)  (384 449)  (384 449)  LC_0 Logic Functioning bit
 (43 1)  (385 449)  (385 449)  LC_0 Logic Functioning bit
 (48 1)  (390 449)  (390 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 450)  (342 450)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 450)  (356 450)  routing T_7_28.sp4_h_l_9 <X> T_7_28.lc_trk_g0_4
 (21 2)  (363 450)  (363 450)  routing T_7_28.sp4_v_b_15 <X> T_7_28.lc_trk_g0_7
 (22 2)  (364 450)  (364 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (365 450)  (365 450)  routing T_7_28.sp4_v_b_15 <X> T_7_28.lc_trk_g0_7
 (29 2)  (371 450)  (371 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 450)  (372 450)  routing T_7_28.lc_trk_g0_4 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 450)  (374 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 450)  (375 450)  routing T_7_28.lc_trk_g2_0 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 450)  (379 450)  LC_1 Logic Functioning bit
 (39 2)  (381 450)  (381 450)  LC_1 Logic Functioning bit
 (41 2)  (383 450)  (383 450)  LC_1 Logic Functioning bit
 (43 2)  (385 450)  (385 450)  LC_1 Logic Functioning bit
 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (14 3)  (356 451)  (356 451)  routing T_7_28.sp4_h_l_9 <X> T_7_28.lc_trk_g0_4
 (15 3)  (357 451)  (357 451)  routing T_7_28.sp4_h_l_9 <X> T_7_28.lc_trk_g0_4
 (16 3)  (358 451)  (358 451)  routing T_7_28.sp4_h_l_9 <X> T_7_28.lc_trk_g0_4
 (17 3)  (359 451)  (359 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (363 451)  (363 451)  routing T_7_28.sp4_v_b_15 <X> T_7_28.lc_trk_g0_7
 (37 3)  (379 451)  (379 451)  LC_1 Logic Functioning bit
 (39 3)  (381 451)  (381 451)  LC_1 Logic Functioning bit
 (41 3)  (383 451)  (383 451)  LC_1 Logic Functioning bit
 (43 3)  (385 451)  (385 451)  LC_1 Logic Functioning bit
 (48 3)  (390 451)  (390 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (393 451)  (393 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (351 452)  (351 452)  routing T_7_28.sp4_v_t_41 <X> T_7_28.sp4_h_r_4
 (12 4)  (354 452)  (354 452)  routing T_7_28.sp4_v_t_40 <X> T_7_28.sp4_h_r_5
 (16 4)  (358 452)  (358 452)  routing T_7_28.sp12_h_r_9 <X> T_7_28.lc_trk_g1_1
 (17 4)  (359 452)  (359 452)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (29 4)  (371 452)  (371 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 452)  (372 452)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 452)  (374 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 452)  (376 452)  routing T_7_28.lc_trk_g1_0 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 452)  (378 452)  LC_2 Logic Functioning bit
 (37 4)  (379 452)  (379 452)  LC_2 Logic Functioning bit
 (38 4)  (380 452)  (380 452)  LC_2 Logic Functioning bit
 (39 4)  (381 452)  (381 452)  LC_2 Logic Functioning bit
 (41 4)  (383 452)  (383 452)  LC_2 Logic Functioning bit
 (43 4)  (385 452)  (385 452)  LC_2 Logic Functioning bit
 (45 4)  (387 452)  (387 452)  LC_2 Logic Functioning bit
 (47 4)  (389 452)  (389 452)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (395 452)  (395 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (356 453)  (356 453)  routing T_7_28.sp12_h_r_16 <X> T_7_28.lc_trk_g1_0
 (16 5)  (358 453)  (358 453)  routing T_7_28.sp12_h_r_16 <X> T_7_28.lc_trk_g1_0
 (17 5)  (359 453)  (359 453)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (364 453)  (364 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (368 453)  (368 453)  routing T_7_28.lc_trk_g0_2 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 453)  (371 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 453)  (372 453)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (379 453)  (379 453)  LC_2 Logic Functioning bit
 (39 5)  (381 453)  (381 453)  LC_2 Logic Functioning bit
 (16 6)  (358 454)  (358 454)  routing T_7_28.sp4_v_b_5 <X> T_7_28.lc_trk_g1_5
 (17 6)  (359 454)  (359 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (360 454)  (360 454)  routing T_7_28.sp4_v_b_5 <X> T_7_28.lc_trk_g1_5
 (21 6)  (363 454)  (363 454)  routing T_7_28.sp4_v_b_7 <X> T_7_28.lc_trk_g1_7
 (22 6)  (364 454)  (364 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (365 454)  (365 454)  routing T_7_28.sp4_v_b_7 <X> T_7_28.lc_trk_g1_7
 (25 6)  (367 454)  (367 454)  routing T_7_28.wire_logic_cluster/lc_6/out <X> T_7_28.lc_trk_g1_6
 (31 6)  (373 454)  (373 454)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 454)  (374 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 454)  (376 454)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 454)  (379 454)  LC_3 Logic Functioning bit
 (39 6)  (381 454)  (381 454)  LC_3 Logic Functioning bit
 (41 6)  (383 454)  (383 454)  LC_3 Logic Functioning bit
 (43 6)  (385 454)  (385 454)  LC_3 Logic Functioning bit
 (22 7)  (364 455)  (364 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (368 455)  (368 455)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 455)  (369 455)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 455)  (371 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 455)  (378 455)  LC_3 Logic Functioning bit
 (38 7)  (380 455)  (380 455)  LC_3 Logic Functioning bit
 (40 7)  (382 455)  (382 455)  LC_3 Logic Functioning bit
 (42 7)  (384 455)  (384 455)  LC_3 Logic Functioning bit
 (11 8)  (353 456)  (353 456)  routing T_7_28.sp4_h_l_39 <X> T_7_28.sp4_v_b_8
 (13 8)  (355 456)  (355 456)  routing T_7_28.sp4_h_l_39 <X> T_7_28.sp4_v_b_8
 (14 8)  (356 456)  (356 456)  routing T_7_28.wire_logic_cluster/lc_0/out <X> T_7_28.lc_trk_g2_0
 (25 8)  (367 456)  (367 456)  routing T_7_28.bnl_op_2 <X> T_7_28.lc_trk_g2_2
 (29 8)  (371 456)  (371 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 456)  (373 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 456)  (374 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 456)  (375 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 456)  (376 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 456)  (378 456)  LC_4 Logic Functioning bit
 (37 8)  (379 456)  (379 456)  LC_4 Logic Functioning bit
 (38 8)  (380 456)  (380 456)  LC_4 Logic Functioning bit
 (40 8)  (382 456)  (382 456)  LC_4 Logic Functioning bit
 (41 8)  (383 456)  (383 456)  LC_4 Logic Functioning bit
 (42 8)  (384 456)  (384 456)  LC_4 Logic Functioning bit
 (43 8)  (385 456)  (385 456)  LC_4 Logic Functioning bit
 (46 8)  (388 456)  (388 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (392 456)  (392 456)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (354 457)  (354 457)  routing T_7_28.sp4_h_l_39 <X> T_7_28.sp4_v_b_8
 (17 9)  (359 457)  (359 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (364 457)  (364 457)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (367 457)  (367 457)  routing T_7_28.bnl_op_2 <X> T_7_28.lc_trk_g2_2
 (26 9)  (368 457)  (368 457)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 457)  (369 457)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 457)  (370 457)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 457)  (371 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 457)  (378 457)  LC_4 Logic Functioning bit
 (38 9)  (380 457)  (380 457)  LC_4 Logic Functioning bit
 (39 9)  (381 457)  (381 457)  LC_4 Logic Functioning bit
 (40 9)  (382 457)  (382 457)  LC_4 Logic Functioning bit
 (41 9)  (383 457)  (383 457)  LC_4 Logic Functioning bit
 (42 9)  (384 457)  (384 457)  LC_4 Logic Functioning bit
 (43 9)  (385 457)  (385 457)  LC_4 Logic Functioning bit
 (21 10)  (363 458)  (363 458)  routing T_7_28.sp4_h_r_39 <X> T_7_28.lc_trk_g2_7
 (22 10)  (364 458)  (364 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (365 458)  (365 458)  routing T_7_28.sp4_h_r_39 <X> T_7_28.lc_trk_g2_7
 (24 10)  (366 458)  (366 458)  routing T_7_28.sp4_h_r_39 <X> T_7_28.lc_trk_g2_7
 (26 10)  (368 458)  (368 458)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 458)  (369 458)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 458)  (370 458)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 458)  (371 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 458)  (372 458)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 458)  (373 458)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 458)  (374 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 458)  (376 458)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 458)  (377 458)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.input_2_5
 (36 10)  (378 458)  (378 458)  LC_5 Logic Functioning bit
 (37 10)  (379 458)  (379 458)  LC_5 Logic Functioning bit
 (38 10)  (380 458)  (380 458)  LC_5 Logic Functioning bit
 (40 10)  (382 458)  (382 458)  LC_5 Logic Functioning bit
 (41 10)  (383 458)  (383 458)  LC_5 Logic Functioning bit
 (42 10)  (384 458)  (384 458)  LC_5 Logic Functioning bit
 (8 11)  (350 459)  (350 459)  routing T_7_28.sp4_h_r_7 <X> T_7_28.sp4_v_t_42
 (9 11)  (351 459)  (351 459)  routing T_7_28.sp4_h_r_7 <X> T_7_28.sp4_v_t_42
 (26 11)  (368 459)  (368 459)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 459)  (370 459)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 459)  (371 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 459)  (373 459)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 459)  (374 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (375 459)  (375 459)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.input_2_5
 (34 11)  (376 459)  (376 459)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.input_2_5
 (35 11)  (377 459)  (377 459)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.input_2_5
 (37 11)  (379 459)  (379 459)  LC_5 Logic Functioning bit
 (38 11)  (380 459)  (380 459)  LC_5 Logic Functioning bit
 (39 11)  (381 459)  (381 459)  LC_5 Logic Functioning bit
 (41 11)  (383 459)  (383 459)  LC_5 Logic Functioning bit
 (42 11)  (384 459)  (384 459)  LC_5 Logic Functioning bit
 (43 11)  (385 459)  (385 459)  LC_5 Logic Functioning bit
 (51 11)  (393 459)  (393 459)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (358 460)  (358 460)  routing T_7_28.sp4_v_t_12 <X> T_7_28.lc_trk_g3_1
 (17 12)  (359 460)  (359 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (360 460)  (360 460)  routing T_7_28.sp4_v_t_12 <X> T_7_28.lc_trk_g3_1
 (19 12)  (361 460)  (361 460)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (364 460)  (364 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 460)  (365 460)  routing T_7_28.sp4_h_r_27 <X> T_7_28.lc_trk_g3_3
 (24 12)  (366 460)  (366 460)  routing T_7_28.sp4_h_r_27 <X> T_7_28.lc_trk_g3_3
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 460)  (373 460)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 460)  (376 460)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 460)  (378 460)  LC_6 Logic Functioning bit
 (37 12)  (379 460)  (379 460)  LC_6 Logic Functioning bit
 (38 12)  (380 460)  (380 460)  LC_6 Logic Functioning bit
 (42 12)  (384 460)  (384 460)  LC_6 Logic Functioning bit
 (45 12)  (387 460)  (387 460)  LC_6 Logic Functioning bit
 (21 13)  (363 461)  (363 461)  routing T_7_28.sp4_h_r_27 <X> T_7_28.lc_trk_g3_3
 (22 13)  (364 461)  (364 461)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (365 461)  (365 461)  routing T_7_28.sp12_v_t_9 <X> T_7_28.lc_trk_g3_2
 (26 13)  (368 461)  (368 461)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 461)  (370 461)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 461)  (372 461)  routing T_7_28.lc_trk_g0_3 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 461)  (373 461)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 461)  (374 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (375 461)  (375 461)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.input_2_6
 (34 13)  (376 461)  (376 461)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.input_2_6
 (36 13)  (378 461)  (378 461)  LC_6 Logic Functioning bit
 (37 13)  (379 461)  (379 461)  LC_6 Logic Functioning bit
 (38 13)  (380 461)  (380 461)  LC_6 Logic Functioning bit
 (39 13)  (381 461)  (381 461)  LC_6 Logic Functioning bit
 (14 14)  (356 462)  (356 462)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (16 14)  (358 462)  (358 462)  routing T_7_28.sp12_v_t_10 <X> T_7_28.lc_trk_g3_5
 (17 14)  (359 462)  (359 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (29 14)  (371 462)  (371 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 462)  (373 462)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 462)  (374 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 462)  (376 462)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 462)  (377 462)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.input_2_7
 (38 14)  (380 462)  (380 462)  LC_7 Logic Functioning bit
 (39 14)  (381 462)  (381 462)  LC_7 Logic Functioning bit
 (42 14)  (384 462)  (384 462)  LC_7 Logic Functioning bit
 (43 14)  (385 462)  (385 462)  LC_7 Logic Functioning bit
 (14 15)  (356 463)  (356 463)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (15 15)  (357 463)  (357 463)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (16 15)  (358 463)  (358 463)  routing T_7_28.sp4_h_r_44 <X> T_7_28.lc_trk_g3_4
 (17 15)  (359 463)  (359 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (364 463)  (364 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (368 463)  (368 463)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 463)  (369 463)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 463)  (371 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (374 463)  (374 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (376 463)  (376 463)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.input_2_7
 (35 15)  (377 463)  (377 463)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.input_2_7
 (36 15)  (378 463)  (378 463)  LC_7 Logic Functioning bit
 (37 15)  (379 463)  (379 463)  LC_7 Logic Functioning bit
 (40 15)  (382 463)  (382 463)  LC_7 Logic Functioning bit
 (41 15)  (383 463)  (383 463)  LC_7 Logic Functioning bit
 (48 15)  (390 463)  (390 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_28

 (8 1)  (404 449)  (404 449)  routing T_8_28.sp4_h_l_42 <X> T_8_28.sp4_v_b_1
 (9 1)  (405 449)  (405 449)  routing T_8_28.sp4_h_l_42 <X> T_8_28.sp4_v_b_1
 (10 1)  (406 449)  (406 449)  routing T_8_28.sp4_h_l_42 <X> T_8_28.sp4_v_b_1
 (2 4)  (398 452)  (398 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (407 452)  (407 452)  routing T_8_28.sp4_h_l_46 <X> T_8_28.sp4_v_b_5
 (13 4)  (409 452)  (409 452)  routing T_8_28.sp4_h_l_46 <X> T_8_28.sp4_v_b_5
 (12 5)  (408 453)  (408 453)  routing T_8_28.sp4_h_l_46 <X> T_8_28.sp4_v_b_5
 (5 6)  (401 454)  (401 454)  routing T_8_28.sp4_v_b_3 <X> T_8_28.sp4_h_l_38
 (10 8)  (406 456)  (406 456)  routing T_8_28.sp4_v_t_39 <X> T_8_28.sp4_h_r_7
 (3 9)  (399 457)  (399 457)  routing T_8_28.sp12_h_l_22 <X> T_8_28.sp12_v_b_1
 (4 11)  (400 459)  (400 459)  routing T_8_28.sp4_h_r_10 <X> T_8_28.sp4_h_l_43
 (6 11)  (402 459)  (402 459)  routing T_8_28.sp4_h_r_10 <X> T_8_28.sp4_h_l_43
 (13 13)  (409 461)  (409 461)  routing T_8_28.sp4_v_t_43 <X> T_8_28.sp4_h_r_11


LogicTile_9_28

 (4 0)  (442 448)  (442 448)  routing T_9_28.sp4_h_l_37 <X> T_9_28.sp4_v_b_0
 (15 0)  (453 448)  (453 448)  routing T_9_28.top_op_1 <X> T_9_28.lc_trk_g0_1
 (17 0)  (455 448)  (455 448)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (463 448)  (463 448)  routing T_9_28.wire_logic_cluster/lc_2/out <X> T_9_28.lc_trk_g0_2
 (5 1)  (443 449)  (443 449)  routing T_9_28.sp4_h_l_37 <X> T_9_28.sp4_v_b_0
 (18 1)  (456 449)  (456 449)  routing T_9_28.top_op_1 <X> T_9_28.lc_trk_g0_1
 (22 1)  (460 449)  (460 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (438 450)  (438 450)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (453 450)  (453 450)  routing T_9_28.sp4_h_r_5 <X> T_9_28.lc_trk_g0_5
 (16 2)  (454 450)  (454 450)  routing T_9_28.sp4_h_r_5 <X> T_9_28.lc_trk_g0_5
 (17 2)  (455 450)  (455 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (459 450)  (459 450)  routing T_9_28.sp4_h_l_2 <X> T_9_28.lc_trk_g0_7
 (22 2)  (460 450)  (460 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (461 450)  (461 450)  routing T_9_28.sp4_h_l_2 <X> T_9_28.lc_trk_g0_7
 (24 2)  (462 450)  (462 450)  routing T_9_28.sp4_h_l_2 <X> T_9_28.lc_trk_g0_7
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (14 3)  (452 451)  (452 451)  routing T_9_28.top_op_4 <X> T_9_28.lc_trk_g0_4
 (15 3)  (453 451)  (453 451)  routing T_9_28.top_op_4 <X> T_9_28.lc_trk_g0_4
 (17 3)  (455 451)  (455 451)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (456 451)  (456 451)  routing T_9_28.sp4_h_r_5 <X> T_9_28.lc_trk_g0_5
 (15 4)  (453 452)  (453 452)  routing T_9_28.top_op_1 <X> T_9_28.lc_trk_g1_1
 (17 4)  (455 452)  (455 452)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (459 452)  (459 452)  routing T_9_28.sp4_h_r_19 <X> T_9_28.lc_trk_g1_3
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 452)  (461 452)  routing T_9_28.sp4_h_r_19 <X> T_9_28.lc_trk_g1_3
 (24 4)  (462 452)  (462 452)  routing T_9_28.sp4_h_r_19 <X> T_9_28.lc_trk_g1_3
 (27 4)  (465 452)  (465 452)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 452)  (472 452)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (37 4)  (475 452)  (475 452)  LC_2 Logic Functioning bit
 (45 4)  (483 452)  (483 452)  LC_2 Logic Functioning bit
 (3 5)  (441 453)  (441 453)  routing T_9_28.sp12_h_l_23 <X> T_9_28.sp12_h_r_0
 (14 5)  (452 453)  (452 453)  routing T_9_28.top_op_0 <X> T_9_28.lc_trk_g1_0
 (15 5)  (453 453)  (453 453)  routing T_9_28.top_op_0 <X> T_9_28.lc_trk_g1_0
 (17 5)  (455 453)  (455 453)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (456 453)  (456 453)  routing T_9_28.top_op_1 <X> T_9_28.lc_trk_g1_1
 (21 5)  (459 453)  (459 453)  routing T_9_28.sp4_h_r_19 <X> T_9_28.lc_trk_g1_3
 (22 5)  (460 453)  (460 453)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 453)  (461 453)  routing T_9_28.sp12_h_r_10 <X> T_9_28.lc_trk_g1_2
 (27 5)  (465 453)  (465 453)  routing T_9_28.lc_trk_g1_1 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 453)  (470 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 453)  (473 453)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.input_2_2
 (36 5)  (474 453)  (474 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (46 5)  (484 453)  (484 453)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (460 454)  (460 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (461 454)  (461 454)  routing T_9_28.sp4_h_r_7 <X> T_9_28.lc_trk_g1_7
 (24 6)  (462 454)  (462 454)  routing T_9_28.sp4_h_r_7 <X> T_9_28.lc_trk_g1_7
 (12 7)  (450 455)  (450 455)  routing T_9_28.sp4_h_l_40 <X> T_9_28.sp4_v_t_40
 (15 7)  (453 455)  (453 455)  routing T_9_28.sp4_v_t_9 <X> T_9_28.lc_trk_g1_4
 (16 7)  (454 455)  (454 455)  routing T_9_28.sp4_v_t_9 <X> T_9_28.lc_trk_g1_4
 (17 7)  (455 455)  (455 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (459 455)  (459 455)  routing T_9_28.sp4_h_r_7 <X> T_9_28.lc_trk_g1_7
 (22 8)  (460 456)  (460 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (464 456)  (464 456)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 456)  (465 456)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 456)  (467 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 456)  (472 456)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 456)  (473 456)  routing T_9_28.lc_trk_g0_4 <X> T_9_28.input_2_4
 (36 8)  (474 456)  (474 456)  LC_4 Logic Functioning bit
 (37 8)  (475 456)  (475 456)  LC_4 Logic Functioning bit
 (38 8)  (476 456)  (476 456)  LC_4 Logic Functioning bit
 (45 8)  (483 456)  (483 456)  LC_4 Logic Functioning bit
 (28 9)  (466 457)  (466 457)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 457)  (467 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 457)  (468 457)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 457)  (470 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (477 457)  (477 457)  LC_4 Logic Functioning bit
 (12 10)  (450 458)  (450 458)  routing T_9_28.sp4_v_t_39 <X> T_9_28.sp4_h_l_45
 (14 10)  (452 458)  (452 458)  routing T_9_28.wire_logic_cluster/lc_4/out <X> T_9_28.lc_trk_g2_4
 (26 10)  (464 458)  (464 458)  routing T_9_28.lc_trk_g1_4 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 458)  (469 458)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 458)  (472 458)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 458)  (473 458)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.input_2_5
 (36 10)  (474 458)  (474 458)  LC_5 Logic Functioning bit
 (38 10)  (476 458)  (476 458)  LC_5 Logic Functioning bit
 (42 10)  (480 458)  (480 458)  LC_5 Logic Functioning bit
 (11 11)  (449 459)  (449 459)  routing T_9_28.sp4_v_t_39 <X> T_9_28.sp4_h_l_45
 (13 11)  (451 459)  (451 459)  routing T_9_28.sp4_v_t_39 <X> T_9_28.sp4_h_l_45
 (17 11)  (455 459)  (455 459)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (465 459)  (465 459)  routing T_9_28.lc_trk_g1_4 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 459)  (467 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 459)  (468 459)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 459)  (469 459)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 459)  (470 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (473 459)  (473 459)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.input_2_5
 (36 11)  (474 459)  (474 459)  LC_5 Logic Functioning bit
 (37 11)  (475 459)  (475 459)  LC_5 Logic Functioning bit
 (38 11)  (476 459)  (476 459)  LC_5 Logic Functioning bit
 (39 11)  (477 459)  (477 459)  LC_5 Logic Functioning bit
 (42 11)  (480 459)  (480 459)  LC_5 Logic Functioning bit
 (26 12)  (464 460)  (464 460)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 460)  (467 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 460)  (470 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 460)  (471 460)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 460)  (474 460)  LC_6 Logic Functioning bit
 (37 12)  (475 460)  (475 460)  LC_6 Logic Functioning bit
 (38 12)  (476 460)  (476 460)  LC_6 Logic Functioning bit
 (41 12)  (479 460)  (479 460)  LC_6 Logic Functioning bit
 (43 12)  (481 460)  (481 460)  LC_6 Logic Functioning bit
 (8 13)  (446 461)  (446 461)  routing T_9_28.sp4_h_l_41 <X> T_9_28.sp4_v_b_10
 (9 13)  (447 461)  (447 461)  routing T_9_28.sp4_h_l_41 <X> T_9_28.sp4_v_b_10
 (10 13)  (448 461)  (448 461)  routing T_9_28.sp4_h_l_41 <X> T_9_28.sp4_v_b_10
 (27 13)  (465 461)  (465 461)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 461)  (466 461)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 461)  (467 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 461)  (469 461)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 461)  (470 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (473 461)  (473 461)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.input_2_6
 (37 13)  (475 461)  (475 461)  LC_6 Logic Functioning bit
 (38 13)  (476 461)  (476 461)  LC_6 Logic Functioning bit
 (41 13)  (479 461)  (479 461)  LC_6 Logic Functioning bit
 (15 14)  (453 462)  (453 462)  routing T_9_28.sp12_v_t_2 <X> T_9_28.lc_trk_g3_5
 (17 14)  (455 462)  (455 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 462)  (456 462)  routing T_9_28.sp12_v_t_2 <X> T_9_28.lc_trk_g3_5
 (26 14)  (464 462)  (464 462)  routing T_9_28.lc_trk_g0_5 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 462)  (465 462)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 462)  (467 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 462)  (470 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 462)  (474 462)  LC_7 Logic Functioning bit
 (37 14)  (475 462)  (475 462)  LC_7 Logic Functioning bit
 (41 14)  (479 462)  (479 462)  LC_7 Logic Functioning bit
 (43 14)  (481 462)  (481 462)  LC_7 Logic Functioning bit
 (50 14)  (488 462)  (488 462)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (489 462)  (489 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (456 463)  (456 463)  routing T_9_28.sp12_v_t_2 <X> T_9_28.lc_trk_g3_5
 (29 15)  (467 463)  (467 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 463)  (468 463)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 463)  (469 463)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 463)  (474 463)  LC_7 Logic Functioning bit
 (37 15)  (475 463)  (475 463)  LC_7 Logic Functioning bit
 (40 15)  (478 463)  (478 463)  LC_7 Logic Functioning bit
 (43 15)  (481 463)  (481 463)  LC_7 Logic Functioning bit


LogicTile_10_28

 (16 0)  (508 448)  (508 448)  routing T_10_28.sp12_h_r_9 <X> T_10_28.lc_trk_g0_1
 (17 0)  (509 448)  (509 448)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (514 448)  (514 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (520 448)  (520 448)  routing T_10_28.lc_trk_g2_1 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 448)  (525 448)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (38 0)  (530 448)  (530 448)  LC_0 Logic Functioning bit
 (41 0)  (533 448)  (533 448)  LC_0 Logic Functioning bit
 (43 0)  (535 448)  (535 448)  LC_0 Logic Functioning bit
 (22 1)  (514 449)  (514 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 449)  (515 449)  routing T_10_28.sp12_h_r_10 <X> T_10_28.lc_trk_g0_2
 (26 1)  (518 449)  (518 449)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 449)  (520 449)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 449)  (521 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 449)  (523 449)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 449)  (528 449)  LC_0 Logic Functioning bit
 (38 1)  (530 449)  (530 449)  LC_0 Logic Functioning bit
 (40 1)  (532 449)  (532 449)  LC_0 Logic Functioning bit
 (42 1)  (534 449)  (534 449)  LC_0 Logic Functioning bit
 (52 1)  (544 449)  (544 449)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (505 450)  (505 450)  routing T_10_28.sp4_h_r_2 <X> T_10_28.sp4_v_t_39
 (26 2)  (518 450)  (518 450)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 450)  (519 450)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 450)  (520 450)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 450)  (522 450)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 450)  (525 450)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 450)  (526 450)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 450)  (528 450)  LC_1 Logic Functioning bit
 (37 2)  (529 450)  (529 450)  LC_1 Logic Functioning bit
 (38 2)  (530 450)  (530 450)  LC_1 Logic Functioning bit
 (39 2)  (531 450)  (531 450)  LC_1 Logic Functioning bit
 (41 2)  (533 450)  (533 450)  LC_1 Logic Functioning bit
 (43 2)  (535 450)  (535 450)  LC_1 Logic Functioning bit
 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (5 3)  (497 451)  (497 451)  routing T_10_28.sp4_h_l_37 <X> T_10_28.sp4_v_t_37
 (12 3)  (504 451)  (504 451)  routing T_10_28.sp4_h_r_2 <X> T_10_28.sp4_v_t_39
 (22 3)  (514 451)  (514 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (515 451)  (515 451)  routing T_10_28.sp4_v_b_22 <X> T_10_28.lc_trk_g0_6
 (24 3)  (516 451)  (516 451)  routing T_10_28.sp4_v_b_22 <X> T_10_28.lc_trk_g0_6
 (26 3)  (518 451)  (518 451)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 451)  (519 451)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 451)  (520 451)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 451)  (521 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 451)  (528 451)  LC_1 Logic Functioning bit
 (37 3)  (529 451)  (529 451)  LC_1 Logic Functioning bit
 (38 3)  (530 451)  (530 451)  LC_1 Logic Functioning bit
 (39 3)  (531 451)  (531 451)  LC_1 Logic Functioning bit
 (40 3)  (532 451)  (532 451)  LC_1 Logic Functioning bit
 (41 3)  (533 451)  (533 451)  LC_1 Logic Functioning bit
 (42 3)  (534 451)  (534 451)  LC_1 Logic Functioning bit
 (43 3)  (535 451)  (535 451)  LC_1 Logic Functioning bit
 (53 3)  (545 451)  (545 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (513 452)  (513 452)  routing T_10_28.sp12_h_r_3 <X> T_10_28.lc_trk_g1_3
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (516 452)  (516 452)  routing T_10_28.sp12_h_r_3 <X> T_10_28.lc_trk_g1_3
 (6 5)  (498 453)  (498 453)  routing T_10_28.sp4_h_l_38 <X> T_10_28.sp4_h_r_3
 (8 5)  (500 453)  (500 453)  routing T_10_28.sp4_h_l_47 <X> T_10_28.sp4_v_b_4
 (9 5)  (501 453)  (501 453)  routing T_10_28.sp4_h_l_47 <X> T_10_28.sp4_v_b_4
 (10 5)  (502 453)  (502 453)  routing T_10_28.sp4_h_l_47 <X> T_10_28.sp4_v_b_4
 (21 5)  (513 453)  (513 453)  routing T_10_28.sp12_h_r_3 <X> T_10_28.lc_trk_g1_3
 (21 6)  (513 454)  (513 454)  routing T_10_28.wire_logic_cluster/lc_7/out <X> T_10_28.lc_trk_g1_7
 (22 6)  (514 454)  (514 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 454)  (519 454)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 454)  (520 454)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 454)  (523 454)  routing T_10_28.lc_trk_g0_6 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 454)  (527 454)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.input_2_3
 (36 6)  (528 454)  (528 454)  LC_3 Logic Functioning bit
 (38 6)  (530 454)  (530 454)  LC_3 Logic Functioning bit
 (41 6)  (533 454)  (533 454)  LC_3 Logic Functioning bit
 (42 6)  (534 454)  (534 454)  LC_3 Logic Functioning bit
 (43 6)  (535 454)  (535 454)  LC_3 Logic Functioning bit
 (45 6)  (537 454)  (537 454)  LC_3 Logic Functioning bit
 (8 7)  (500 455)  (500 455)  routing T_10_28.sp4_h_r_10 <X> T_10_28.sp4_v_t_41
 (9 7)  (501 455)  (501 455)  routing T_10_28.sp4_h_r_10 <X> T_10_28.sp4_v_t_41
 (10 7)  (502 455)  (502 455)  routing T_10_28.sp4_h_r_10 <X> T_10_28.sp4_v_t_41
 (26 7)  (518 455)  (518 455)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 455)  (522 455)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 455)  (523 455)  routing T_10_28.lc_trk_g0_6 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 455)  (524 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (525 455)  (525 455)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.input_2_3
 (34 7)  (526 455)  (526 455)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.input_2_3
 (35 7)  (527 455)  (527 455)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.input_2_3
 (38 7)  (530 455)  (530 455)  LC_3 Logic Functioning bit
 (41 7)  (533 455)  (533 455)  LC_3 Logic Functioning bit
 (43 7)  (535 455)  (535 455)  LC_3 Logic Functioning bit
 (15 8)  (507 456)  (507 456)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g2_1
 (17 8)  (509 456)  (509 456)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 456)  (510 456)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g2_1
 (21 8)  (513 456)  (513 456)  routing T_10_28.sp4_h_r_35 <X> T_10_28.lc_trk_g2_3
 (22 8)  (514 456)  (514 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 456)  (515 456)  routing T_10_28.sp4_h_r_35 <X> T_10_28.lc_trk_g2_3
 (24 8)  (516 456)  (516 456)  routing T_10_28.sp4_h_r_35 <X> T_10_28.lc_trk_g2_3
 (25 8)  (517 456)  (517 456)  routing T_10_28.rgt_op_2 <X> T_10_28.lc_trk_g2_2
 (22 9)  (514 457)  (514 457)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 457)  (516 457)  routing T_10_28.rgt_op_2 <X> T_10_28.lc_trk_g2_2
 (21 10)  (513 458)  (513 458)  routing T_10_28.sp4_v_t_26 <X> T_10_28.lc_trk_g2_7
 (22 10)  (514 458)  (514 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 458)  (515 458)  routing T_10_28.sp4_v_t_26 <X> T_10_28.lc_trk_g2_7
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 458)  (525 458)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 458)  (526 458)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 458)  (528 458)  LC_5 Logic Functioning bit
 (37 10)  (529 458)  (529 458)  LC_5 Logic Functioning bit
 (38 10)  (530 458)  (530 458)  LC_5 Logic Functioning bit
 (39 10)  (531 458)  (531 458)  LC_5 Logic Functioning bit
 (40 10)  (532 458)  (532 458)  LC_5 Logic Functioning bit
 (42 10)  (534 458)  (534 458)  LC_5 Logic Functioning bit
 (17 11)  (509 459)  (509 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (513 459)  (513 459)  routing T_10_28.sp4_v_t_26 <X> T_10_28.lc_trk_g2_7
 (26 11)  (518 459)  (518 459)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 459)  (520 459)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 459)  (521 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 459)  (523 459)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 459)  (528 459)  LC_5 Logic Functioning bit
 (37 11)  (529 459)  (529 459)  LC_5 Logic Functioning bit
 (38 11)  (530 459)  (530 459)  LC_5 Logic Functioning bit
 (39 11)  (531 459)  (531 459)  LC_5 Logic Functioning bit
 (41 11)  (533 459)  (533 459)  LC_5 Logic Functioning bit
 (43 11)  (535 459)  (535 459)  LC_5 Logic Functioning bit
 (46 11)  (538 459)  (538 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (507 460)  (507 460)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (16 12)  (508 460)  (508 460)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 460)  (510 460)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (21 12)  (513 460)  (513 460)  routing T_10_28.wire_logic_cluster/lc_3/out <X> T_10_28.lc_trk_g3_3
 (22 12)  (514 460)  (514 460)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (518 460)  (518 460)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 460)  (521 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 460)  (525 460)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (43 12)  (535 460)  (535 460)  LC_6 Logic Functioning bit
 (8 13)  (500 461)  (500 461)  routing T_10_28.sp4_h_l_41 <X> T_10_28.sp4_v_b_10
 (9 13)  (501 461)  (501 461)  routing T_10_28.sp4_h_l_41 <X> T_10_28.sp4_v_b_10
 (10 13)  (502 461)  (502 461)  routing T_10_28.sp4_h_l_41 <X> T_10_28.sp4_v_b_10
 (18 13)  (510 461)  (510 461)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (28 13)  (520 461)  (520 461)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 461)  (523 461)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 461)  (524 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 461)  (527 461)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.input_2_6
 (37 13)  (529 461)  (529 461)  LC_6 Logic Functioning bit
 (39 13)  (531 461)  (531 461)  LC_6 Logic Functioning bit
 (40 13)  (532 461)  (532 461)  LC_6 Logic Functioning bit
 (42 13)  (534 461)  (534 461)  LC_6 Logic Functioning bit
 (43 13)  (535 461)  (535 461)  LC_6 Logic Functioning bit
 (51 13)  (543 461)  (543 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (509 462)  (509 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (517 462)  (517 462)  routing T_10_28.sp4_v_b_38 <X> T_10_28.lc_trk_g3_6
 (26 14)  (518 462)  (518 462)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 462)  (519 462)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 462)  (521 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 462)  (523 462)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 462)  (524 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 462)  (526 462)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 462)  (528 462)  LC_7 Logic Functioning bit
 (38 14)  (530 462)  (530 462)  LC_7 Logic Functioning bit
 (45 14)  (537 462)  (537 462)  LC_7 Logic Functioning bit
 (48 14)  (540 462)  (540 462)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (18 15)  (510 463)  (510 463)  routing T_10_28.sp4_r_v_b_45 <X> T_10_28.lc_trk_g3_5
 (22 15)  (514 463)  (514 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 463)  (515 463)  routing T_10_28.sp4_v_b_38 <X> T_10_28.lc_trk_g3_6
 (25 15)  (517 463)  (517 463)  routing T_10_28.sp4_v_b_38 <X> T_10_28.lc_trk_g3_6
 (26 15)  (518 463)  (518 463)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 463)  (520 463)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 463)  (521 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 463)  (522 463)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 463)  (523 463)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 463)  (528 463)  LC_7 Logic Functioning bit
 (37 15)  (529 463)  (529 463)  LC_7 Logic Functioning bit
 (38 15)  (530 463)  (530 463)  LC_7 Logic Functioning bit
 (39 15)  (531 463)  (531 463)  LC_7 Logic Functioning bit
 (41 15)  (533 463)  (533 463)  LC_7 Logic Functioning bit
 (43 15)  (535 463)  (535 463)  LC_7 Logic Functioning bit


LogicTile_11_28

 (8 0)  (554 448)  (554 448)  routing T_11_28.sp4_h_l_40 <X> T_11_28.sp4_h_r_1
 (10 0)  (556 448)  (556 448)  routing T_11_28.sp4_h_l_40 <X> T_11_28.sp4_h_r_1
 (15 0)  (561 448)  (561 448)  routing T_11_28.sp4_h_r_1 <X> T_11_28.lc_trk_g0_1
 (16 0)  (562 448)  (562 448)  routing T_11_28.sp4_h_r_1 <X> T_11_28.lc_trk_g0_1
 (17 0)  (563 448)  (563 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (567 448)  (567 448)  routing T_11_28.sp4_h_r_11 <X> T_11_28.lc_trk_g0_3
 (22 0)  (568 448)  (568 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 448)  (569 448)  routing T_11_28.sp4_h_r_11 <X> T_11_28.lc_trk_g0_3
 (24 0)  (570 448)  (570 448)  routing T_11_28.sp4_h_r_11 <X> T_11_28.lc_trk_g0_3
 (25 0)  (571 448)  (571 448)  routing T_11_28.wire_logic_cluster/lc_2/out <X> T_11_28.lc_trk_g0_2
 (26 0)  (572 448)  (572 448)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 448)  (573 448)  routing T_11_28.lc_trk_g1_0 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 448)  (575 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 448)  (579 448)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 448)  (581 448)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (36 0)  (582 448)  (582 448)  LC_0 Logic Functioning bit
 (38 0)  (584 448)  (584 448)  LC_0 Logic Functioning bit
 (41 0)  (587 448)  (587 448)  LC_0 Logic Functioning bit
 (42 0)  (588 448)  (588 448)  LC_0 Logic Functioning bit
 (45 0)  (591 448)  (591 448)  LC_0 Logic Functioning bit
 (5 1)  (551 449)  (551 449)  routing T_11_28.sp4_h_r_0 <X> T_11_28.sp4_v_b_0
 (15 1)  (561 449)  (561 449)  routing T_11_28.bot_op_0 <X> T_11_28.lc_trk_g0_0
 (17 1)  (563 449)  (563 449)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (564 449)  (564 449)  routing T_11_28.sp4_h_r_1 <X> T_11_28.lc_trk_g0_1
 (22 1)  (568 449)  (568 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 449)  (573 449)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 449)  (574 449)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 449)  (575 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 449)  (577 449)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 449)  (578 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 449)  (579 449)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (34 1)  (580 449)  (580 449)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (35 1)  (581 449)  (581 449)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.input_2_0
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (38 1)  (584 449)  (584 449)  LC_0 Logic Functioning bit
 (41 1)  (587 449)  (587 449)  LC_0 Logic Functioning bit
 (43 1)  (589 449)  (589 449)  LC_0 Logic Functioning bit
 (0 2)  (546 450)  (546 450)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (552 450)  (552 450)  routing T_11_28.sp4_h_l_42 <X> T_11_28.sp4_v_t_37
 (14 2)  (560 450)  (560 450)  routing T_11_28.sp4_h_l_9 <X> T_11_28.lc_trk_g0_4
 (27 2)  (573 450)  (573 450)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 450)  (574 450)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 450)  (577 450)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 450)  (579 450)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 450)  (580 450)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (37 2)  (583 450)  (583 450)  LC_1 Logic Functioning bit
 (38 2)  (584 450)  (584 450)  LC_1 Logic Functioning bit
 (41 2)  (587 450)  (587 450)  LC_1 Logic Functioning bit
 (43 2)  (589 450)  (589 450)  LC_1 Logic Functioning bit
 (45 2)  (591 450)  (591 450)  LC_1 Logic Functioning bit
 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (14 3)  (560 451)  (560 451)  routing T_11_28.sp4_h_l_9 <X> T_11_28.lc_trk_g0_4
 (15 3)  (561 451)  (561 451)  routing T_11_28.sp4_h_l_9 <X> T_11_28.lc_trk_g0_4
 (16 3)  (562 451)  (562 451)  routing T_11_28.sp4_h_l_9 <X> T_11_28.lc_trk_g0_4
 (17 3)  (563 451)  (563 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (572 451)  (572 451)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 451)  (574 451)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 451)  (578 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 451)  (579 451)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.input_2_1
 (34 3)  (580 451)  (580 451)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.input_2_1
 (35 3)  (581 451)  (581 451)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.input_2_1
 (36 3)  (582 451)  (582 451)  LC_1 Logic Functioning bit
 (38 3)  (584 451)  (584 451)  LC_1 Logic Functioning bit
 (41 3)  (587 451)  (587 451)  LC_1 Logic Functioning bit
 (12 4)  (558 452)  (558 452)  routing T_11_28.sp4_v_b_5 <X> T_11_28.sp4_h_r_5
 (14 4)  (560 452)  (560 452)  routing T_11_28.wire_logic_cluster/lc_0/out <X> T_11_28.lc_trk_g1_0
 (26 4)  (572 452)  (572 452)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 452)  (574 452)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 452)  (579 452)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 452)  (580 452)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 452)  (582 452)  LC_2 Logic Functioning bit
 (37 4)  (583 452)  (583 452)  LC_2 Logic Functioning bit
 (39 4)  (585 452)  (585 452)  LC_2 Logic Functioning bit
 (42 4)  (588 452)  (588 452)  LC_2 Logic Functioning bit
 (43 4)  (589 452)  (589 452)  LC_2 Logic Functioning bit
 (45 4)  (591 452)  (591 452)  LC_2 Logic Functioning bit
 (4 5)  (550 453)  (550 453)  routing T_11_28.sp4_v_t_47 <X> T_11_28.sp4_h_r_3
 (11 5)  (557 453)  (557 453)  routing T_11_28.sp4_v_b_5 <X> T_11_28.sp4_h_r_5
 (17 5)  (563 453)  (563 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (573 453)  (573 453)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 453)  (574 453)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 453)  (575 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 453)  (576 453)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 453)  (577 453)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 453)  (578 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 453)  (581 453)  routing T_11_28.lc_trk_g0_2 <X> T_11_28.input_2_2
 (36 5)  (582 453)  (582 453)  LC_2 Logic Functioning bit
 (42 5)  (588 453)  (588 453)  LC_2 Logic Functioning bit
 (43 5)  (589 453)  (589 453)  LC_2 Logic Functioning bit
 (26 6)  (572 454)  (572 454)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 454)  (575 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 454)  (579 454)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 454)  (584 454)  LC_3 Logic Functioning bit
 (39 6)  (585 454)  (585 454)  LC_3 Logic Functioning bit
 (42 6)  (588 454)  (588 454)  LC_3 Logic Functioning bit
 (43 6)  (589 454)  (589 454)  LC_3 Logic Functioning bit
 (46 6)  (592 454)  (592 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (573 455)  (573 455)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 455)  (574 455)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 455)  (575 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 455)  (577 455)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 455)  (578 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (582 455)  (582 455)  LC_3 Logic Functioning bit
 (37 7)  (583 455)  (583 455)  LC_3 Logic Functioning bit
 (40 7)  (586 455)  (586 455)  LC_3 Logic Functioning bit
 (41 7)  (587 455)  (587 455)  LC_3 Logic Functioning bit
 (14 8)  (560 456)  (560 456)  routing T_11_28.rgt_op_0 <X> T_11_28.lc_trk_g2_0
 (15 8)  (561 456)  (561 456)  routing T_11_28.tnl_op_1 <X> T_11_28.lc_trk_g2_1
 (17 8)  (563 456)  (563 456)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (567 456)  (567 456)  routing T_11_28.sp4_v_t_14 <X> T_11_28.lc_trk_g2_3
 (22 8)  (568 456)  (568 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 456)  (569 456)  routing T_11_28.sp4_v_t_14 <X> T_11_28.lc_trk_g2_3
 (26 8)  (572 456)  (572 456)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 456)  (574 456)  routing T_11_28.lc_trk_g2_1 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 456)  (575 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 456)  (578 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 456)  (581 456)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.input_2_4
 (38 8)  (584 456)  (584 456)  LC_4 Logic Functioning bit
 (39 8)  (585 456)  (585 456)  LC_4 Logic Functioning bit
 (42 8)  (588 456)  (588 456)  LC_4 Logic Functioning bit
 (43 8)  (589 456)  (589 456)  LC_4 Logic Functioning bit
 (47 8)  (593 456)  (593 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (5 9)  (551 457)  (551 457)  routing T_11_28.sp4_h_r_6 <X> T_11_28.sp4_v_b_6
 (15 9)  (561 457)  (561 457)  routing T_11_28.rgt_op_0 <X> T_11_28.lc_trk_g2_0
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (564 457)  (564 457)  routing T_11_28.tnl_op_1 <X> T_11_28.lc_trk_g2_1
 (22 9)  (568 457)  (568 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 457)  (569 457)  routing T_11_28.sp4_v_b_42 <X> T_11_28.lc_trk_g2_2
 (24 9)  (570 457)  (570 457)  routing T_11_28.sp4_v_b_42 <X> T_11_28.lc_trk_g2_2
 (26 9)  (572 457)  (572 457)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 457)  (574 457)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 457)  (575 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 457)  (577 457)  routing T_11_28.lc_trk_g0_3 <X> T_11_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 457)  (578 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 457)  (582 457)  LC_4 Logic Functioning bit
 (37 9)  (583 457)  (583 457)  LC_4 Logic Functioning bit
 (40 9)  (586 457)  (586 457)  LC_4 Logic Functioning bit
 (41 9)  (587 457)  (587 457)  LC_4 Logic Functioning bit
 (14 10)  (560 458)  (560 458)  routing T_11_28.sp4_v_b_36 <X> T_11_28.lc_trk_g2_4
 (21 10)  (567 458)  (567 458)  routing T_11_28.wire_logic_cluster/lc_7/out <X> T_11_28.lc_trk_g2_7
 (22 10)  (568 458)  (568 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 11)  (554 459)  (554 459)  routing T_11_28.sp4_h_r_7 <X> T_11_28.sp4_v_t_42
 (9 11)  (555 459)  (555 459)  routing T_11_28.sp4_h_r_7 <X> T_11_28.sp4_v_t_42
 (14 11)  (560 459)  (560 459)  routing T_11_28.sp4_v_b_36 <X> T_11_28.lc_trk_g2_4
 (16 11)  (562 459)  (562 459)  routing T_11_28.sp4_v_b_36 <X> T_11_28.lc_trk_g2_4
 (17 11)  (563 459)  (563 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (568 459)  (568 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 459)  (571 459)  routing T_11_28.sp4_r_v_b_38 <X> T_11_28.lc_trk_g2_6
 (5 12)  (551 460)  (551 460)  routing T_11_28.sp4_v_t_44 <X> T_11_28.sp4_h_r_9
 (14 12)  (560 460)  (560 460)  routing T_11_28.sp4_h_l_21 <X> T_11_28.lc_trk_g3_0
 (17 12)  (563 460)  (563 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 460)  (564 460)  routing T_11_28.wire_logic_cluster/lc_1/out <X> T_11_28.lc_trk_g3_1
 (25 12)  (571 460)  (571 460)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g3_2
 (15 13)  (561 461)  (561 461)  routing T_11_28.sp4_h_l_21 <X> T_11_28.lc_trk_g3_0
 (16 13)  (562 461)  (562 461)  routing T_11_28.sp4_h_l_21 <X> T_11_28.lc_trk_g3_0
 (17 13)  (563 461)  (563 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (568 461)  (568 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 461)  (569 461)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g3_2
 (24 13)  (570 461)  (570 461)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g3_2
 (25 13)  (571 461)  (571 461)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g3_2
 (13 14)  (559 462)  (559 462)  routing T_11_28.sp4_h_r_11 <X> T_11_28.sp4_v_t_46
 (14 14)  (560 462)  (560 462)  routing T_11_28.sp4_v_t_17 <X> T_11_28.lc_trk_g3_4
 (17 14)  (563 462)  (563 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (568 462)  (568 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (574 462)  (574 462)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 462)  (575 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 462)  (576 462)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 462)  (579 462)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 462)  (581 462)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.input_2_7
 (36 14)  (582 462)  (582 462)  LC_7 Logic Functioning bit
 (37 14)  (583 462)  (583 462)  LC_7 Logic Functioning bit
 (38 14)  (584 462)  (584 462)  LC_7 Logic Functioning bit
 (42 14)  (588 462)  (588 462)  LC_7 Logic Functioning bit
 (45 14)  (591 462)  (591 462)  LC_7 Logic Functioning bit
 (12 15)  (558 463)  (558 463)  routing T_11_28.sp4_h_r_11 <X> T_11_28.sp4_v_t_46
 (16 15)  (562 463)  (562 463)  routing T_11_28.sp4_v_t_17 <X> T_11_28.lc_trk_g3_4
 (17 15)  (563 463)  (563 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (564 463)  (564 463)  routing T_11_28.sp4_r_v_b_45 <X> T_11_28.lc_trk_g3_5
 (21 15)  (567 463)  (567 463)  routing T_11_28.sp4_r_v_b_47 <X> T_11_28.lc_trk_g3_7
 (27 15)  (573 463)  (573 463)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 463)  (574 463)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 463)  (575 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 463)  (578 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 463)  (579 463)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.input_2_7
 (35 15)  (581 463)  (581 463)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.input_2_7
 (37 15)  (583 463)  (583 463)  LC_7 Logic Functioning bit
 (42 15)  (588 463)  (588 463)  LC_7 Logic Functioning bit
 (51 15)  (597 463)  (597 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_28

 (8 0)  (608 448)  (608 448)  routing T_12_28.sp4_v_b_1 <X> T_12_28.sp4_h_r_1
 (9 0)  (609 448)  (609 448)  routing T_12_28.sp4_v_b_1 <X> T_12_28.sp4_h_r_1
 (21 0)  (621 448)  (621 448)  routing T_12_28.sp4_h_r_11 <X> T_12_28.lc_trk_g0_3
 (22 0)  (622 448)  (622 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 448)  (623 448)  routing T_12_28.sp4_h_r_11 <X> T_12_28.lc_trk_g0_3
 (24 0)  (624 448)  (624 448)  routing T_12_28.sp4_h_r_11 <X> T_12_28.lc_trk_g0_3
 (27 0)  (627 448)  (627 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 448)  (628 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 448)  (630 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 448)  (631 448)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 448)  (633 448)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (4 1)  (604 449)  (604 449)  routing T_12_28.sp4_v_t_42 <X> T_12_28.sp4_h_r_0
 (14 1)  (614 449)  (614 449)  routing T_12_28.sp4_r_v_b_35 <X> T_12_28.lc_trk_g0_0
 (17 1)  (617 449)  (617 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (36 1)  (636 449)  (636 449)  LC_0 Logic Functioning bit
 (38 1)  (638 449)  (638 449)  LC_0 Logic Functioning bit
 (47 1)  (647 449)  (647 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (648 449)  (648 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (614 450)  (614 450)  routing T_12_28.sp4_v_t_1 <X> T_12_28.lc_trk_g0_4
 (25 2)  (625 450)  (625 450)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (11 3)  (611 451)  (611 451)  routing T_12_28.sp4_h_r_2 <X> T_12_28.sp4_h_l_39
 (14 3)  (614 451)  (614 451)  routing T_12_28.sp4_v_t_1 <X> T_12_28.lc_trk_g0_4
 (16 3)  (616 451)  (616 451)  routing T_12_28.sp4_v_t_1 <X> T_12_28.lc_trk_g0_4
 (17 3)  (617 451)  (617 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (622 451)  (622 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 451)  (623 451)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (24 3)  (624 451)  (624 451)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (25 3)  (625 451)  (625 451)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (8 4)  (608 452)  (608 452)  routing T_12_28.sp4_v_b_10 <X> T_12_28.sp4_h_r_4
 (9 4)  (609 452)  (609 452)  routing T_12_28.sp4_v_b_10 <X> T_12_28.sp4_h_r_4
 (10 4)  (610 452)  (610 452)  routing T_12_28.sp4_v_b_10 <X> T_12_28.sp4_h_r_4
 (11 4)  (611 452)  (611 452)  routing T_12_28.sp4_h_l_46 <X> T_12_28.sp4_v_b_5
 (13 4)  (613 452)  (613 452)  routing T_12_28.sp4_h_l_46 <X> T_12_28.sp4_v_b_5
 (26 4)  (626 452)  (626 452)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 452)  (629 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 452)  (631 452)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 452)  (632 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 452)  (634 452)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 452)  (638 452)  LC_2 Logic Functioning bit
 (39 4)  (639 452)  (639 452)  LC_2 Logic Functioning bit
 (42 4)  (642 452)  (642 452)  LC_2 Logic Functioning bit
 (43 4)  (643 452)  (643 452)  LC_2 Logic Functioning bit
 (12 5)  (612 453)  (612 453)  routing T_12_28.sp4_h_l_46 <X> T_12_28.sp4_v_b_5
 (14 5)  (614 453)  (614 453)  routing T_12_28.top_op_0 <X> T_12_28.lc_trk_g1_0
 (15 5)  (615 453)  (615 453)  routing T_12_28.top_op_0 <X> T_12_28.lc_trk_g1_0
 (17 5)  (617 453)  (617 453)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (626 453)  (626 453)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 453)  (627 453)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 453)  (629 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 453)  (630 453)  routing T_12_28.lc_trk_g0_3 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 453)  (631 453)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 453)  (632 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 453)  (633 453)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.input_2_2
 (34 5)  (634 453)  (634 453)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.input_2_2
 (36 5)  (636 453)  (636 453)  LC_2 Logic Functioning bit
 (37 5)  (637 453)  (637 453)  LC_2 Logic Functioning bit
 (40 5)  (640 453)  (640 453)  LC_2 Logic Functioning bit
 (41 5)  (641 453)  (641 453)  LC_2 Logic Functioning bit
 (22 6)  (622 454)  (622 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 454)  (623 454)  routing T_12_28.sp4_v_b_23 <X> T_12_28.lc_trk_g1_7
 (24 6)  (624 454)  (624 454)  routing T_12_28.sp4_v_b_23 <X> T_12_28.lc_trk_g1_7
 (16 7)  (616 455)  (616 455)  routing T_12_28.sp12_h_r_12 <X> T_12_28.lc_trk_g1_4
 (17 7)  (617 455)  (617 455)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (622 455)  (622 455)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 455)  (623 455)  routing T_12_28.sp12_h_r_14 <X> T_12_28.lc_trk_g1_6
 (8 8)  (608 456)  (608 456)  routing T_12_28.sp4_h_l_46 <X> T_12_28.sp4_h_r_7
 (10 8)  (610 456)  (610 456)  routing T_12_28.sp4_h_l_46 <X> T_12_28.sp4_h_r_7
 (15 8)  (615 456)  (615 456)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g2_1
 (16 8)  (616 456)  (616 456)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g2_1
 (17 8)  (617 456)  (617 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 456)  (618 456)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g2_1
 (25 8)  (625 456)  (625 456)  routing T_12_28.sp4_v_b_26 <X> T_12_28.lc_trk_g2_2
 (8 9)  (608 457)  (608 457)  routing T_12_28.sp4_h_l_42 <X> T_12_28.sp4_v_b_7
 (9 9)  (609 457)  (609 457)  routing T_12_28.sp4_h_l_42 <X> T_12_28.sp4_v_b_7
 (18 9)  (618 457)  (618 457)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g2_1
 (22 9)  (622 457)  (622 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 457)  (623 457)  routing T_12_28.sp4_v_b_26 <X> T_12_28.lc_trk_g2_2
 (5 10)  (605 458)  (605 458)  routing T_12_28.sp4_v_b_6 <X> T_12_28.sp4_h_l_43
 (15 10)  (615 458)  (615 458)  routing T_12_28.sp4_v_t_32 <X> T_12_28.lc_trk_g2_5
 (16 10)  (616 458)  (616 458)  routing T_12_28.sp4_v_t_32 <X> T_12_28.lc_trk_g2_5
 (17 10)  (617 458)  (617 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (626 458)  (626 458)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 458)  (628 458)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 458)  (629 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 458)  (631 458)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 458)  (632 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 458)  (636 458)  LC_5 Logic Functioning bit
 (38 10)  (638 458)  (638 458)  LC_5 Logic Functioning bit
 (39 10)  (639 458)  (639 458)  LC_5 Logic Functioning bit
 (43 10)  (643 458)  (643 458)  LC_5 Logic Functioning bit
 (27 11)  (627 459)  (627 459)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 459)  (629 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 459)  (630 459)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 459)  (632 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (633 459)  (633 459)  routing T_12_28.lc_trk_g2_1 <X> T_12_28.input_2_5
 (36 11)  (636 459)  (636 459)  LC_5 Logic Functioning bit
 (38 11)  (638 459)  (638 459)  LC_5 Logic Functioning bit
 (39 11)  (639 459)  (639 459)  LC_5 Logic Functioning bit
 (42 11)  (642 459)  (642 459)  LC_5 Logic Functioning bit
 (47 11)  (647 459)  (647 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (604 460)  (604 460)  routing T_12_28.sp4_v_t_36 <X> T_12_28.sp4_v_b_9
 (6 12)  (606 460)  (606 460)  routing T_12_28.sp4_v_t_36 <X> T_12_28.sp4_v_b_9
 (9 12)  (609 460)  (609 460)  routing T_12_28.sp4_v_t_47 <X> T_12_28.sp4_h_r_10
 (11 12)  (611 460)  (611 460)  routing T_12_28.sp4_h_r_6 <X> T_12_28.sp4_v_b_11
 (17 12)  (617 460)  (617 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 461)  (618 461)  routing T_12_28.sp4_r_v_b_41 <X> T_12_28.lc_trk_g3_1
 (8 14)  (608 462)  (608 462)  routing T_12_28.sp4_v_t_41 <X> T_12_28.sp4_h_l_47
 (9 14)  (609 462)  (609 462)  routing T_12_28.sp4_v_t_41 <X> T_12_28.sp4_h_l_47
 (10 14)  (610 462)  (610 462)  routing T_12_28.sp4_v_t_41 <X> T_12_28.sp4_h_l_47
 (14 14)  (614 462)  (614 462)  routing T_12_28.sp4_v_b_36 <X> T_12_28.lc_trk_g3_4
 (29 14)  (629 462)  (629 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 462)  (631 462)  routing T_12_28.lc_trk_g0_6 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 462)  (632 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 462)  (636 462)  LC_7 Logic Functioning bit
 (37 14)  (637 462)  (637 462)  LC_7 Logic Functioning bit
 (38 14)  (638 462)  (638 462)  LC_7 Logic Functioning bit
 (39 14)  (639 462)  (639 462)  LC_7 Logic Functioning bit
 (51 14)  (651 462)  (651 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (614 463)  (614 463)  routing T_12_28.sp4_v_b_36 <X> T_12_28.lc_trk_g3_4
 (16 15)  (616 463)  (616 463)  routing T_12_28.sp4_v_b_36 <X> T_12_28.lc_trk_g3_4
 (17 15)  (617 463)  (617 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (627 463)  (627 463)  routing T_12_28.lc_trk_g1_0 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 463)  (629 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 463)  (631 463)  routing T_12_28.lc_trk_g0_6 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (40 15)  (640 463)  (640 463)  LC_7 Logic Functioning bit
 (41 15)  (641 463)  (641 463)  LC_7 Logic Functioning bit
 (42 15)  (642 463)  (642 463)  LC_7 Logic Functioning bit
 (43 15)  (643 463)  (643 463)  LC_7 Logic Functioning bit


LogicTile_13_28

 (27 0)  (681 448)  (681 448)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 448)  (682 448)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 448)  (683 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 448)  (686 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 448)  (690 448)  LC_0 Logic Functioning bit
 (39 0)  (693 448)  (693 448)  LC_0 Logic Functioning bit
 (41 0)  (695 448)  (695 448)  LC_0 Logic Functioning bit
 (42 0)  (696 448)  (696 448)  LC_0 Logic Functioning bit
 (44 0)  (698 448)  (698 448)  LC_0 Logic Functioning bit
 (45 0)  (699 448)  (699 448)  LC_0 Logic Functioning bit
 (13 1)  (667 449)  (667 449)  routing T_13_28.sp4_v_t_44 <X> T_13_28.sp4_h_r_2
 (36 1)  (690 449)  (690 449)  LC_0 Logic Functioning bit
 (39 1)  (693 449)  (693 449)  LC_0 Logic Functioning bit
 (41 1)  (695 449)  (695 449)  LC_0 Logic Functioning bit
 (42 1)  (696 449)  (696 449)  LC_0 Logic Functioning bit
 (48 1)  (702 449)  (702 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (703 449)  (703 449)  Carry_In_Mux bit 

 (51 1)  (705 449)  (705 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (707 449)  (707 449)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 450)  (654 450)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (2 2)  (656 450)  (656 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (658 450)  (658 450)  routing T_13_28.sp4_h_r_6 <X> T_13_28.sp4_v_t_37
 (6 2)  (660 450)  (660 450)  routing T_13_28.sp4_h_r_6 <X> T_13_28.sp4_v_t_37
 (27 2)  (681 450)  (681 450)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 450)  (682 450)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 450)  (683 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 450)  (686 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 450)  (690 450)  LC_1 Logic Functioning bit
 (39 2)  (693 450)  (693 450)  LC_1 Logic Functioning bit
 (41 2)  (695 450)  (695 450)  LC_1 Logic Functioning bit
 (42 2)  (696 450)  (696 450)  LC_1 Logic Functioning bit
 (44 2)  (698 450)  (698 450)  LC_1 Logic Functioning bit
 (45 2)  (699 450)  (699 450)  LC_1 Logic Functioning bit
 (0 3)  (654 451)  (654 451)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (5 3)  (659 451)  (659 451)  routing T_13_28.sp4_h_r_6 <X> T_13_28.sp4_v_t_37
 (36 3)  (690 451)  (690 451)  LC_1 Logic Functioning bit
 (39 3)  (693 451)  (693 451)  LC_1 Logic Functioning bit
 (41 3)  (695 451)  (695 451)  LC_1 Logic Functioning bit
 (42 3)  (696 451)  (696 451)  LC_1 Logic Functioning bit
 (48 3)  (702 451)  (702 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (705 451)  (705 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (675 452)  (675 452)  routing T_13_28.wire_logic_cluster/lc_3/out <X> T_13_28.lc_trk_g1_3
 (22 4)  (676 452)  (676 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 452)  (679 452)  routing T_13_28.wire_logic_cluster/lc_2/out <X> T_13_28.lc_trk_g1_2
 (27 4)  (681 452)  (681 452)  routing T_13_28.lc_trk_g1_2 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 452)  (683 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 452)  (686 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 452)  (690 452)  LC_2 Logic Functioning bit
 (39 4)  (693 452)  (693 452)  LC_2 Logic Functioning bit
 (41 4)  (695 452)  (695 452)  LC_2 Logic Functioning bit
 (42 4)  (696 452)  (696 452)  LC_2 Logic Functioning bit
 (44 4)  (698 452)  (698 452)  LC_2 Logic Functioning bit
 (45 4)  (699 452)  (699 452)  LC_2 Logic Functioning bit
 (52 4)  (706 452)  (706 452)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (676 453)  (676 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 453)  (684 453)  routing T_13_28.lc_trk_g1_2 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 453)  (690 453)  LC_2 Logic Functioning bit
 (39 5)  (693 453)  (693 453)  LC_2 Logic Functioning bit
 (41 5)  (695 453)  (695 453)  LC_2 Logic Functioning bit
 (42 5)  (696 453)  (696 453)  LC_2 Logic Functioning bit
 (52 5)  (706 453)  (706 453)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (2 6)  (656 454)  (656 454)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (12 6)  (666 454)  (666 454)  routing T_13_28.sp4_v_b_5 <X> T_13_28.sp4_h_l_40
 (17 6)  (671 454)  (671 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 454)  (672 454)  routing T_13_28.wire_logic_cluster/lc_5/out <X> T_13_28.lc_trk_g1_5
 (21 6)  (675 454)  (675 454)  routing T_13_28.wire_logic_cluster/lc_7/out <X> T_13_28.lc_trk_g1_7
 (22 6)  (676 454)  (676 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 454)  (679 454)  routing T_13_28.wire_logic_cluster/lc_6/out <X> T_13_28.lc_trk_g1_6
 (27 6)  (681 454)  (681 454)  routing T_13_28.lc_trk_g1_3 <X> T_13_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 454)  (683 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 454)  (686 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 454)  (690 454)  LC_3 Logic Functioning bit
 (39 6)  (693 454)  (693 454)  LC_3 Logic Functioning bit
 (41 6)  (695 454)  (695 454)  LC_3 Logic Functioning bit
 (42 6)  (696 454)  (696 454)  LC_3 Logic Functioning bit
 (44 6)  (698 454)  (698 454)  LC_3 Logic Functioning bit
 (45 6)  (699 454)  (699 454)  LC_3 Logic Functioning bit
 (52 6)  (706 454)  (706 454)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (676 455)  (676 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 455)  (684 455)  routing T_13_28.lc_trk_g1_3 <X> T_13_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 455)  (690 455)  LC_3 Logic Functioning bit
 (39 7)  (693 455)  (693 455)  LC_3 Logic Functioning bit
 (41 7)  (695 455)  (695 455)  LC_3 Logic Functioning bit
 (42 7)  (696 455)  (696 455)  LC_3 Logic Functioning bit
 (48 7)  (702 455)  (702 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (706 455)  (706 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (27 8)  (681 456)  (681 456)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 456)  (682 456)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 456)  (683 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 456)  (684 456)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 456)  (686 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 456)  (690 456)  LC_4 Logic Functioning bit
 (39 8)  (693 456)  (693 456)  LC_4 Logic Functioning bit
 (41 8)  (695 456)  (695 456)  LC_4 Logic Functioning bit
 (42 8)  (696 456)  (696 456)  LC_4 Logic Functioning bit
 (44 8)  (698 456)  (698 456)  LC_4 Logic Functioning bit
 (45 8)  (699 456)  (699 456)  LC_4 Logic Functioning bit
 (46 8)  (700 456)  (700 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (706 456)  (706 456)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (690 457)  (690 457)  LC_4 Logic Functioning bit
 (39 9)  (693 457)  (693 457)  LC_4 Logic Functioning bit
 (41 9)  (695 457)  (695 457)  LC_4 Logic Functioning bit
 (42 9)  (696 457)  (696 457)  LC_4 Logic Functioning bit
 (53 9)  (707 457)  (707 457)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (666 458)  (666 458)  routing T_13_28.sp4_v_t_39 <X> T_13_28.sp4_h_l_45
 (27 10)  (681 458)  (681 458)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 458)  (683 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 458)  (684 458)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 458)  (686 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 458)  (690 458)  LC_5 Logic Functioning bit
 (39 10)  (693 458)  (693 458)  LC_5 Logic Functioning bit
 (41 10)  (695 458)  (695 458)  LC_5 Logic Functioning bit
 (42 10)  (696 458)  (696 458)  LC_5 Logic Functioning bit
 (44 10)  (698 458)  (698 458)  LC_5 Logic Functioning bit
 (45 10)  (699 458)  (699 458)  LC_5 Logic Functioning bit
 (11 11)  (665 459)  (665 459)  routing T_13_28.sp4_v_t_39 <X> T_13_28.sp4_h_l_45
 (13 11)  (667 459)  (667 459)  routing T_13_28.sp4_v_t_39 <X> T_13_28.sp4_h_l_45
 (36 11)  (690 459)  (690 459)  LC_5 Logic Functioning bit
 (39 11)  (693 459)  (693 459)  LC_5 Logic Functioning bit
 (41 11)  (695 459)  (695 459)  LC_5 Logic Functioning bit
 (42 11)  (696 459)  (696 459)  LC_5 Logic Functioning bit
 (51 11)  (705 459)  (705 459)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (668 460)  (668 460)  routing T_13_28.wire_logic_cluster/lc_0/out <X> T_13_28.lc_trk_g3_0
 (17 12)  (671 460)  (671 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 460)  (672 460)  routing T_13_28.wire_logic_cluster/lc_1/out <X> T_13_28.lc_trk_g3_1
 (27 12)  (681 460)  (681 460)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 460)  (683 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 460)  (684 460)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 460)  (686 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 460)  (690 460)  LC_6 Logic Functioning bit
 (39 12)  (693 460)  (693 460)  LC_6 Logic Functioning bit
 (41 12)  (695 460)  (695 460)  LC_6 Logic Functioning bit
 (42 12)  (696 460)  (696 460)  LC_6 Logic Functioning bit
 (44 12)  (698 460)  (698 460)  LC_6 Logic Functioning bit
 (45 12)  (699 460)  (699 460)  LC_6 Logic Functioning bit
 (48 12)  (702 460)  (702 460)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (705 460)  (705 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (707 460)  (707 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (671 461)  (671 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 461)  (684 461)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 461)  (690 461)  LC_6 Logic Functioning bit
 (39 13)  (693 461)  (693 461)  LC_6 Logic Functioning bit
 (41 13)  (695 461)  (695 461)  LC_6 Logic Functioning bit
 (42 13)  (696 461)  (696 461)  LC_6 Logic Functioning bit
 (51 13)  (705 461)  (705 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (668 462)  (668 462)  routing T_13_28.wire_logic_cluster/lc_4/out <X> T_13_28.lc_trk_g3_4
 (27 14)  (681 462)  (681 462)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 462)  (683 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 462)  (684 462)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 462)  (686 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 462)  (690 462)  LC_7 Logic Functioning bit
 (39 14)  (693 462)  (693 462)  LC_7 Logic Functioning bit
 (41 14)  (695 462)  (695 462)  LC_7 Logic Functioning bit
 (42 14)  (696 462)  (696 462)  LC_7 Logic Functioning bit
 (45 14)  (699 462)  (699 462)  LC_7 Logic Functioning bit
 (46 14)  (700 462)  (700 462)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (8 15)  (662 463)  (662 463)  routing T_13_28.sp4_v_b_7 <X> T_13_28.sp4_v_t_47
 (10 15)  (664 463)  (664 463)  routing T_13_28.sp4_v_b_7 <X> T_13_28.sp4_v_t_47
 (17 15)  (671 463)  (671 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 463)  (684 463)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 463)  (690 463)  LC_7 Logic Functioning bit
 (39 15)  (693 463)  (693 463)  LC_7 Logic Functioning bit
 (41 15)  (695 463)  (695 463)  LC_7 Logic Functioning bit
 (42 15)  (696 463)  (696 463)  LC_7 Logic Functioning bit
 (51 15)  (705 463)  (705 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_28

 (21 0)  (729 448)  (729 448)  routing T_14_28.sp4_h_r_19 <X> T_14_28.lc_trk_g0_3
 (22 0)  (730 448)  (730 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 448)  (731 448)  routing T_14_28.sp4_h_r_19 <X> T_14_28.lc_trk_g0_3
 (24 0)  (732 448)  (732 448)  routing T_14_28.sp4_h_r_19 <X> T_14_28.lc_trk_g0_3
 (29 0)  (737 448)  (737 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 448)  (739 448)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 448)  (740 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 448)  (741 448)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 448)  (742 448)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 448)  (743 448)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.input_2_0
 (38 0)  (746 448)  (746 448)  LC_0 Logic Functioning bit
 (39 0)  (747 448)  (747 448)  LC_0 Logic Functioning bit
 (42 0)  (750 448)  (750 448)  LC_0 Logic Functioning bit
 (43 0)  (751 448)  (751 448)  LC_0 Logic Functioning bit
 (45 0)  (753 448)  (753 448)  LC_0 Logic Functioning bit
 (13 1)  (721 449)  (721 449)  routing T_14_28.sp4_v_t_44 <X> T_14_28.sp4_h_r_2
 (21 1)  (729 449)  (729 449)  routing T_14_28.sp4_h_r_19 <X> T_14_28.lc_trk_g0_3
 (27 1)  (735 449)  (735 449)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 449)  (736 449)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 449)  (737 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 449)  (738 449)  routing T_14_28.lc_trk_g0_3 <X> T_14_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 449)  (740 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 449)  (742 449)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.input_2_0
 (36 1)  (744 449)  (744 449)  LC_0 Logic Functioning bit
 (37 1)  (745 449)  (745 449)  LC_0 Logic Functioning bit
 (40 1)  (748 449)  (748 449)  LC_0 Logic Functioning bit
 (41 1)  (749 449)  (749 449)  LC_0 Logic Functioning bit
 (51 1)  (759 449)  (759 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 450)  (708 450)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (2 2)  (710 450)  (710 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (729 450)  (729 450)  routing T_14_28.sp12_h_l_4 <X> T_14_28.lc_trk_g0_7
 (22 2)  (730 450)  (730 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 450)  (732 450)  routing T_14_28.sp12_h_l_4 <X> T_14_28.lc_trk_g0_7
 (0 3)  (708 451)  (708 451)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (10 3)  (718 451)  (718 451)  routing T_14_28.sp4_h_l_45 <X> T_14_28.sp4_v_t_36
 (11 3)  (719 451)  (719 451)  routing T_14_28.sp4_h_r_6 <X> T_14_28.sp4_h_l_39
 (13 3)  (721 451)  (721 451)  routing T_14_28.sp4_h_r_6 <X> T_14_28.sp4_h_l_39
 (21 3)  (729 451)  (729 451)  routing T_14_28.sp12_h_l_4 <X> T_14_28.lc_trk_g0_7
 (1 4)  (709 452)  (709 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (713 452)  (713 452)  routing T_14_28.sp4_v_t_38 <X> T_14_28.sp4_h_r_3
 (21 4)  (729 452)  (729 452)  routing T_14_28.sp4_h_r_11 <X> T_14_28.lc_trk_g1_3
 (22 4)  (730 452)  (730 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 452)  (731 452)  routing T_14_28.sp4_h_r_11 <X> T_14_28.lc_trk_g1_3
 (24 4)  (732 452)  (732 452)  routing T_14_28.sp4_h_r_11 <X> T_14_28.lc_trk_g1_3
 (26 4)  (734 452)  (734 452)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 452)  (737 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 452)  (738 452)  routing T_14_28.lc_trk_g0_7 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 452)  (739 452)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 452)  (740 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 452)  (741 452)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 452)  (742 452)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 452)  (743 452)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.input_2_2
 (38 4)  (746 452)  (746 452)  LC_2 Logic Functioning bit
 (39 4)  (747 452)  (747 452)  LC_2 Logic Functioning bit
 (42 4)  (750 452)  (750 452)  LC_2 Logic Functioning bit
 (43 4)  (751 452)  (751 452)  LC_2 Logic Functioning bit
 (0 5)  (708 453)  (708 453)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_7/cen
 (1 5)  (709 453)  (709 453)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_7/cen
 (14 5)  (722 453)  (722 453)  routing T_14_28.sp4_h_r_0 <X> T_14_28.lc_trk_g1_0
 (15 5)  (723 453)  (723 453)  routing T_14_28.sp4_h_r_0 <X> T_14_28.lc_trk_g1_0
 (16 5)  (724 453)  (724 453)  routing T_14_28.sp4_h_r_0 <X> T_14_28.lc_trk_g1_0
 (17 5)  (725 453)  (725 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (734 453)  (734 453)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 453)  (735 453)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 453)  (737 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 453)  (738 453)  routing T_14_28.lc_trk_g0_7 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 453)  (739 453)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 453)  (740 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (742 453)  (742 453)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.input_2_2
 (36 5)  (744 453)  (744 453)  LC_2 Logic Functioning bit
 (37 5)  (745 453)  (745 453)  LC_2 Logic Functioning bit
 (40 5)  (748 453)  (748 453)  LC_2 Logic Functioning bit
 (41 5)  (749 453)  (749 453)  LC_2 Logic Functioning bit
 (15 6)  (723 454)  (723 454)  routing T_14_28.sp4_v_b_21 <X> T_14_28.lc_trk_g1_5
 (16 6)  (724 454)  (724 454)  routing T_14_28.sp4_v_b_21 <X> T_14_28.lc_trk_g1_5
 (17 6)  (725 454)  (725 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (730 454)  (730 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 454)  (731 454)  routing T_14_28.sp4_v_b_23 <X> T_14_28.lc_trk_g1_7
 (24 6)  (732 454)  (732 454)  routing T_14_28.sp4_v_b_23 <X> T_14_28.lc_trk_g1_7
 (28 6)  (736 454)  (736 454)  routing T_14_28.lc_trk_g2_0 <X> T_14_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 454)  (737 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 454)  (740 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 454)  (741 454)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 454)  (742 454)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 454)  (746 454)  LC_3 Logic Functioning bit
 (39 6)  (747 454)  (747 454)  LC_3 Logic Functioning bit
 (42 6)  (750 454)  (750 454)  LC_3 Logic Functioning bit
 (43 6)  (751 454)  (751 454)  LC_3 Logic Functioning bit
 (45 6)  (753 454)  (753 454)  LC_3 Logic Functioning bit
 (50 6)  (758 454)  (758 454)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 455)  (734 455)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 455)  (736 455)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 455)  (737 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 455)  (739 455)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 455)  (744 455)  LC_3 Logic Functioning bit
 (37 7)  (745 455)  (745 455)  LC_3 Logic Functioning bit
 (40 7)  (748 455)  (748 455)  LC_3 Logic Functioning bit
 (41 7)  (749 455)  (749 455)  LC_3 Logic Functioning bit
 (46 7)  (754 455)  (754 455)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (52 7)  (760 455)  (760 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (8 8)  (716 456)  (716 456)  routing T_14_28.sp4_h_l_46 <X> T_14_28.sp4_h_r_7
 (10 8)  (718 456)  (718 456)  routing T_14_28.sp4_h_l_46 <X> T_14_28.sp4_h_r_7
 (19 8)  (727 456)  (727 456)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (730 456)  (730 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 456)  (731 456)  routing T_14_28.sp4_v_t_30 <X> T_14_28.lc_trk_g2_3
 (24 8)  (732 456)  (732 456)  routing T_14_28.sp4_v_t_30 <X> T_14_28.lc_trk_g2_3
 (15 9)  (723 457)  (723 457)  routing T_14_28.sp4_v_t_29 <X> T_14_28.lc_trk_g2_0
 (16 9)  (724 457)  (724 457)  routing T_14_28.sp4_v_t_29 <X> T_14_28.lc_trk_g2_0
 (17 9)  (725 457)  (725 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (13 10)  (721 458)  (721 458)  routing T_14_28.sp4_h_r_8 <X> T_14_28.sp4_v_t_45
 (25 10)  (733 458)  (733 458)  routing T_14_28.sp4_h_r_38 <X> T_14_28.lc_trk_g2_6
 (28 10)  (736 458)  (736 458)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 458)  (737 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 458)  (738 458)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 458)  (740 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 458)  (741 458)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 458)  (742 458)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 458)  (746 458)  LC_5 Logic Functioning bit
 (39 10)  (747 458)  (747 458)  LC_5 Logic Functioning bit
 (42 10)  (750 458)  (750 458)  LC_5 Logic Functioning bit
 (43 10)  (751 458)  (751 458)  LC_5 Logic Functioning bit
 (45 10)  (753 458)  (753 458)  LC_5 Logic Functioning bit
 (48 10)  (756 458)  (756 458)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (720 459)  (720 459)  routing T_14_28.sp4_h_r_8 <X> T_14_28.sp4_v_t_45
 (22 11)  (730 459)  (730 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 459)  (731 459)  routing T_14_28.sp4_h_r_38 <X> T_14_28.lc_trk_g2_6
 (24 11)  (732 459)  (732 459)  routing T_14_28.sp4_h_r_38 <X> T_14_28.lc_trk_g2_6
 (27 11)  (735 459)  (735 459)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 459)  (736 459)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 459)  (737 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 459)  (738 459)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 459)  (739 459)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 459)  (740 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 459)  (742 459)  routing T_14_28.lc_trk_g1_0 <X> T_14_28.input_2_5
 (36 11)  (744 459)  (744 459)  LC_5 Logic Functioning bit
 (37 11)  (745 459)  (745 459)  LC_5 Logic Functioning bit
 (40 11)  (748 459)  (748 459)  LC_5 Logic Functioning bit
 (41 11)  (749 459)  (749 459)  LC_5 Logic Functioning bit
 (17 12)  (725 460)  (725 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (729 460)  (729 460)  routing T_14_28.rgt_op_3 <X> T_14_28.lc_trk_g3_3
 (22 12)  (730 460)  (730 460)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 460)  (732 460)  routing T_14_28.rgt_op_3 <X> T_14_28.lc_trk_g3_3
 (11 13)  (719 461)  (719 461)  routing T_14_28.sp4_h_l_38 <X> T_14_28.sp4_h_r_11
 (13 13)  (721 461)  (721 461)  routing T_14_28.sp4_h_l_38 <X> T_14_28.sp4_h_r_11
 (14 13)  (722 461)  (722 461)  routing T_14_28.sp4_h_r_24 <X> T_14_28.lc_trk_g3_0
 (15 13)  (723 461)  (723 461)  routing T_14_28.sp4_h_r_24 <X> T_14_28.lc_trk_g3_0
 (16 13)  (724 461)  (724 461)  routing T_14_28.sp4_h_r_24 <X> T_14_28.lc_trk_g3_0
 (17 13)  (725 461)  (725 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (5 14)  (713 462)  (713 462)  routing T_14_28.sp4_v_t_38 <X> T_14_28.sp4_h_l_44
 (14 14)  (722 462)  (722 462)  routing T_14_28.sp4_h_r_44 <X> T_14_28.lc_trk_g3_4
 (4 15)  (712 463)  (712 463)  routing T_14_28.sp4_v_t_38 <X> T_14_28.sp4_h_l_44
 (6 15)  (714 463)  (714 463)  routing T_14_28.sp4_v_t_38 <X> T_14_28.sp4_h_l_44
 (14 15)  (722 463)  (722 463)  routing T_14_28.sp4_h_r_44 <X> T_14_28.lc_trk_g3_4
 (15 15)  (723 463)  (723 463)  routing T_14_28.sp4_h_r_44 <X> T_14_28.lc_trk_g3_4
 (16 15)  (724 463)  (724 463)  routing T_14_28.sp4_h_r_44 <X> T_14_28.lc_trk_g3_4
 (17 15)  (725 463)  (725 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 463)  (730 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 463)  (731 463)  routing T_14_28.sp12_v_b_14 <X> T_14_28.lc_trk_g3_6


LogicTile_15_28

 (4 0)  (766 448)  (766 448)  routing T_15_28.sp4_h_l_43 <X> T_15_28.sp4_v_b_0
 (6 0)  (768 448)  (768 448)  routing T_15_28.sp4_h_l_43 <X> T_15_28.sp4_v_b_0
 (3 1)  (765 449)  (765 449)  routing T_15_28.sp12_h_l_23 <X> T_15_28.sp12_v_b_0
 (5 1)  (767 449)  (767 449)  routing T_15_28.sp4_h_l_43 <X> T_15_28.sp4_v_b_0
 (16 1)  (778 449)  (778 449)  routing T_15_28.sp12_h_r_8 <X> T_15_28.lc_trk_g0_0
 (17 1)  (779 449)  (779 449)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (15 2)  (777 450)  (777 450)  routing T_15_28.lft_op_5 <X> T_15_28.lc_trk_g0_5
 (17 2)  (779 450)  (779 450)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 450)  (780 450)  routing T_15_28.lft_op_5 <X> T_15_28.lc_trk_g0_5
 (25 2)  (787 450)  (787 450)  routing T_15_28.sp4_h_r_14 <X> T_15_28.lc_trk_g0_6
 (26 2)  (788 450)  (788 450)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 450)  (790 450)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 450)  (791 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 450)  (792 450)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 450)  (793 450)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 450)  (794 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 450)  (796 450)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 450)  (797 450)  routing T_15_28.lc_trk_g0_5 <X> T_15_28.input_2_1
 (38 2)  (800 450)  (800 450)  LC_1 Logic Functioning bit
 (39 2)  (801 450)  (801 450)  LC_1 Logic Functioning bit
 (42 2)  (804 450)  (804 450)  LC_1 Logic Functioning bit
 (43 2)  (805 450)  (805 450)  LC_1 Logic Functioning bit
 (22 3)  (784 451)  (784 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 451)  (785 451)  routing T_15_28.sp4_h_r_14 <X> T_15_28.lc_trk_g0_6
 (24 3)  (786 451)  (786 451)  routing T_15_28.sp4_h_r_14 <X> T_15_28.lc_trk_g0_6
 (26 3)  (788 451)  (788 451)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 451)  (789 451)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 451)  (790 451)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 451)  (791 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 451)  (792 451)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 451)  (794 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (798 451)  (798 451)  LC_1 Logic Functioning bit
 (37 3)  (799 451)  (799 451)  LC_1 Logic Functioning bit
 (40 3)  (802 451)  (802 451)  LC_1 Logic Functioning bit
 (41 3)  (803 451)  (803 451)  LC_1 Logic Functioning bit
 (53 3)  (815 451)  (815 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (776 452)  (776 452)  routing T_15_28.sp4_h_r_8 <X> T_15_28.lc_trk_g1_0
 (28 4)  (790 452)  (790 452)  routing T_15_28.lc_trk_g2_7 <X> T_15_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 452)  (791 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 452)  (792 452)  routing T_15_28.lc_trk_g2_7 <X> T_15_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 452)  (794 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 452)  (796 452)  routing T_15_28.lc_trk_g1_2 <X> T_15_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 452)  (800 452)  LC_2 Logic Functioning bit
 (39 4)  (801 452)  (801 452)  LC_2 Logic Functioning bit
 (42 4)  (804 452)  (804 452)  LC_2 Logic Functioning bit
 (43 4)  (805 452)  (805 452)  LC_2 Logic Functioning bit
 (50 4)  (812 452)  (812 452)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 453)  (777 453)  routing T_15_28.sp4_h_r_8 <X> T_15_28.lc_trk_g1_0
 (16 5)  (778 453)  (778 453)  routing T_15_28.sp4_h_r_8 <X> T_15_28.lc_trk_g1_0
 (17 5)  (779 453)  (779 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (784 453)  (784 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 453)  (785 453)  routing T_15_28.sp4_h_r_2 <X> T_15_28.lc_trk_g1_2
 (24 5)  (786 453)  (786 453)  routing T_15_28.sp4_h_r_2 <X> T_15_28.lc_trk_g1_2
 (25 5)  (787 453)  (787 453)  routing T_15_28.sp4_h_r_2 <X> T_15_28.lc_trk_g1_2
 (26 5)  (788 453)  (788 453)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 453)  (789 453)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 453)  (790 453)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 453)  (791 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 453)  (792 453)  routing T_15_28.lc_trk_g2_7 <X> T_15_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 453)  (793 453)  routing T_15_28.lc_trk_g1_2 <X> T_15_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 453)  (798 453)  LC_2 Logic Functioning bit
 (37 5)  (799 453)  (799 453)  LC_2 Logic Functioning bit
 (40 5)  (802 453)  (802 453)  LC_2 Logic Functioning bit
 (41 5)  (803 453)  (803 453)  LC_2 Logic Functioning bit
 (13 6)  (775 454)  (775 454)  routing T_15_28.sp4_h_r_5 <X> T_15_28.sp4_v_t_40
 (14 6)  (776 454)  (776 454)  routing T_15_28.sp4_v_t_1 <X> T_15_28.lc_trk_g1_4
 (15 6)  (777 454)  (777 454)  routing T_15_28.top_op_5 <X> T_15_28.lc_trk_g1_5
 (17 6)  (779 454)  (779 454)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (784 454)  (784 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 454)  (786 454)  routing T_15_28.top_op_7 <X> T_15_28.lc_trk_g1_7
 (26 6)  (788 454)  (788 454)  routing T_15_28.lc_trk_g1_4 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 454)  (789 454)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 454)  (791 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 454)  (792 454)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 454)  (793 454)  routing T_15_28.lc_trk_g3_5 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 454)  (794 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 454)  (795 454)  routing T_15_28.lc_trk_g3_5 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 454)  (796 454)  routing T_15_28.lc_trk_g3_5 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 454)  (800 454)  LC_3 Logic Functioning bit
 (39 6)  (801 454)  (801 454)  LC_3 Logic Functioning bit
 (42 6)  (804 454)  (804 454)  LC_3 Logic Functioning bit
 (43 6)  (805 454)  (805 454)  LC_3 Logic Functioning bit
 (50 6)  (812 454)  (812 454)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (774 455)  (774 455)  routing T_15_28.sp4_h_r_5 <X> T_15_28.sp4_v_t_40
 (14 7)  (776 455)  (776 455)  routing T_15_28.sp4_v_t_1 <X> T_15_28.lc_trk_g1_4
 (16 7)  (778 455)  (778 455)  routing T_15_28.sp4_v_t_1 <X> T_15_28.lc_trk_g1_4
 (17 7)  (779 455)  (779 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (780 455)  (780 455)  routing T_15_28.top_op_5 <X> T_15_28.lc_trk_g1_5
 (21 7)  (783 455)  (783 455)  routing T_15_28.top_op_7 <X> T_15_28.lc_trk_g1_7
 (27 7)  (789 455)  (789 455)  routing T_15_28.lc_trk_g1_4 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 455)  (791 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 455)  (792 455)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 455)  (798 455)  LC_3 Logic Functioning bit
 (37 7)  (799 455)  (799 455)  LC_3 Logic Functioning bit
 (40 7)  (802 455)  (802 455)  LC_3 Logic Functioning bit
 (41 7)  (803 455)  (803 455)  LC_3 Logic Functioning bit
 (5 8)  (767 456)  (767 456)  routing T_15_28.sp4_h_l_38 <X> T_15_28.sp4_h_r_6
 (25 8)  (787 456)  (787 456)  routing T_15_28.sp4_h_r_42 <X> T_15_28.lc_trk_g2_2
 (4 9)  (766 457)  (766 457)  routing T_15_28.sp4_h_l_38 <X> T_15_28.sp4_h_r_6
 (22 9)  (784 457)  (784 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 457)  (785 457)  routing T_15_28.sp4_h_r_42 <X> T_15_28.lc_trk_g2_2
 (24 9)  (786 457)  (786 457)  routing T_15_28.sp4_h_r_42 <X> T_15_28.lc_trk_g2_2
 (25 9)  (787 457)  (787 457)  routing T_15_28.sp4_h_r_42 <X> T_15_28.lc_trk_g2_2
 (2 10)  (764 458)  (764 458)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 10)  (770 458)  (770 458)  routing T_15_28.sp4_v_t_36 <X> T_15_28.sp4_h_l_42
 (9 10)  (771 458)  (771 458)  routing T_15_28.sp4_v_t_36 <X> T_15_28.sp4_h_l_42
 (10 10)  (772 458)  (772 458)  routing T_15_28.sp4_v_t_36 <X> T_15_28.sp4_h_l_42
 (17 10)  (779 458)  (779 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 458)  (783 458)  routing T_15_28.sp4_v_t_26 <X> T_15_28.lc_trk_g2_7
 (22 10)  (784 458)  (784 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 458)  (785 458)  routing T_15_28.sp4_v_t_26 <X> T_15_28.lc_trk_g2_7
 (25 10)  (787 458)  (787 458)  routing T_15_28.sp4_v_b_38 <X> T_15_28.lc_trk_g2_6
 (29 10)  (791 458)  (791 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 458)  (793 458)  routing T_15_28.lc_trk_g2_4 <X> T_15_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 458)  (794 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 458)  (795 458)  routing T_15_28.lc_trk_g2_4 <X> T_15_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 458)  (799 458)  LC_5 Logic Functioning bit
 (39 10)  (801 458)  (801 458)  LC_5 Logic Functioning bit
 (41 10)  (803 458)  (803 458)  LC_5 Logic Functioning bit
 (43 10)  (805 458)  (805 458)  LC_5 Logic Functioning bit
 (51 10)  (813 458)  (813 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (771 459)  (771 459)  routing T_15_28.sp4_v_b_7 <X> T_15_28.sp4_v_t_42
 (15 11)  (777 459)  (777 459)  routing T_15_28.sp4_v_t_33 <X> T_15_28.lc_trk_g2_4
 (16 11)  (778 459)  (778 459)  routing T_15_28.sp4_v_t_33 <X> T_15_28.lc_trk_g2_4
 (17 11)  (779 459)  (779 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (783 459)  (783 459)  routing T_15_28.sp4_v_t_26 <X> T_15_28.lc_trk_g2_7
 (22 11)  (784 459)  (784 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 459)  (785 459)  routing T_15_28.sp4_v_b_38 <X> T_15_28.lc_trk_g2_6
 (25 11)  (787 459)  (787 459)  routing T_15_28.sp4_v_b_38 <X> T_15_28.lc_trk_g2_6
 (37 11)  (799 459)  (799 459)  LC_5 Logic Functioning bit
 (39 11)  (801 459)  (801 459)  LC_5 Logic Functioning bit
 (41 11)  (803 459)  (803 459)  LC_5 Logic Functioning bit
 (43 11)  (805 459)  (805 459)  LC_5 Logic Functioning bit
 (11 12)  (773 460)  (773 460)  routing T_15_28.sp4_v_t_45 <X> T_15_28.sp4_v_b_11
 (21 12)  (783 460)  (783 460)  routing T_15_28.sp4_h_r_35 <X> T_15_28.lc_trk_g3_3
 (22 12)  (784 460)  (784 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 460)  (785 460)  routing T_15_28.sp4_h_r_35 <X> T_15_28.lc_trk_g3_3
 (24 12)  (786 460)  (786 460)  routing T_15_28.sp4_h_r_35 <X> T_15_28.lc_trk_g3_3
 (27 12)  (789 460)  (789 460)  routing T_15_28.lc_trk_g1_0 <X> T_15_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 460)  (791 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 460)  (793 460)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 460)  (794 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 460)  (795 460)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 460)  (798 460)  LC_6 Logic Functioning bit
 (37 12)  (799 460)  (799 460)  LC_6 Logic Functioning bit
 (38 12)  (800 460)  (800 460)  LC_6 Logic Functioning bit
 (39 12)  (801 460)  (801 460)  LC_6 Logic Functioning bit
 (41 12)  (803 460)  (803 460)  LC_6 Logic Functioning bit
 (43 12)  (805 460)  (805 460)  LC_6 Logic Functioning bit
 (12 13)  (774 461)  (774 461)  routing T_15_28.sp4_v_t_45 <X> T_15_28.sp4_v_b_11
 (26 13)  (788 461)  (788 461)  routing T_15_28.lc_trk_g2_2 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 461)  (790 461)  routing T_15_28.lc_trk_g2_2 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 461)  (791 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 461)  (798 461)  LC_6 Logic Functioning bit
 (38 13)  (800 461)  (800 461)  LC_6 Logic Functioning bit
 (12 14)  (774 462)  (774 462)  routing T_15_28.sp4_v_t_46 <X> T_15_28.sp4_h_l_46
 (15 14)  (777 462)  (777 462)  routing T_15_28.tnl_op_5 <X> T_15_28.lc_trk_g3_5
 (17 14)  (779 462)  (779 462)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (29 14)  (791 462)  (791 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 462)  (792 462)  routing T_15_28.lc_trk_g0_6 <X> T_15_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 462)  (794 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 462)  (795 462)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 462)  (796 462)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 462)  (799 462)  LC_7 Logic Functioning bit
 (39 14)  (801 462)  (801 462)  LC_7 Logic Functioning bit
 (41 14)  (803 462)  (803 462)  LC_7 Logic Functioning bit
 (43 14)  (805 462)  (805 462)  LC_7 Logic Functioning bit
 (10 15)  (772 463)  (772 463)  routing T_15_28.sp4_h_l_40 <X> T_15_28.sp4_v_t_47
 (11 15)  (773 463)  (773 463)  routing T_15_28.sp4_v_t_46 <X> T_15_28.sp4_h_l_46
 (18 15)  (780 463)  (780 463)  routing T_15_28.tnl_op_5 <X> T_15_28.lc_trk_g3_5
 (22 15)  (784 463)  (784 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 463)  (785 463)  routing T_15_28.sp4_v_b_46 <X> T_15_28.lc_trk_g3_6
 (24 15)  (786 463)  (786 463)  routing T_15_28.sp4_v_b_46 <X> T_15_28.lc_trk_g3_6
 (30 15)  (792 463)  (792 463)  routing T_15_28.lc_trk_g0_6 <X> T_15_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 463)  (793 463)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 463)  (799 463)  LC_7 Logic Functioning bit
 (39 15)  (801 463)  (801 463)  LC_7 Logic Functioning bit
 (41 15)  (803 463)  (803 463)  LC_7 Logic Functioning bit
 (43 15)  (805 463)  (805 463)  LC_7 Logic Functioning bit
 (52 15)  (814 463)  (814 463)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_28

 (9 0)  (825 448)  (825 448)  routing T_16_28.sp4_h_l_47 <X> T_16_28.sp4_h_r_1
 (10 0)  (826 448)  (826 448)  routing T_16_28.sp4_h_l_47 <X> T_16_28.sp4_h_r_1
 (21 0)  (837 448)  (837 448)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g0_3
 (22 0)  (838 448)  (838 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 448)  (839 448)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g0_3
 (24 0)  (840 448)  (840 448)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g0_3
 (26 0)  (842 448)  (842 448)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 448)  (843 448)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 448)  (844 448)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 448)  (845 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 448)  (847 448)  routing T_16_28.lc_trk_g2_5 <X> T_16_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 448)  (848 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 448)  (849 448)  routing T_16_28.lc_trk_g2_5 <X> T_16_28.wire_logic_cluster/lc_0/in_3
 (46 0)  (862 448)  (862 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (824 449)  (824 449)  routing T_16_28.sp4_h_l_42 <X> T_16_28.sp4_v_b_1
 (9 1)  (825 449)  (825 449)  routing T_16_28.sp4_h_l_42 <X> T_16_28.sp4_v_b_1
 (10 1)  (826 449)  (826 449)  routing T_16_28.sp4_h_l_42 <X> T_16_28.sp4_v_b_1
 (13 1)  (829 449)  (829 449)  routing T_16_28.sp4_v_t_44 <X> T_16_28.sp4_h_r_2
 (21 1)  (837 449)  (837 449)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g0_3
 (22 1)  (838 449)  (838 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 449)  (839 449)  routing T_16_28.sp4_h_r_2 <X> T_16_28.lc_trk_g0_2
 (24 1)  (840 449)  (840 449)  routing T_16_28.sp4_h_r_2 <X> T_16_28.lc_trk_g0_2
 (25 1)  (841 449)  (841 449)  routing T_16_28.sp4_h_r_2 <X> T_16_28.lc_trk_g0_2
 (26 1)  (842 449)  (842 449)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 449)  (843 449)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 449)  (844 449)  routing T_16_28.lc_trk_g3_7 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 449)  (845 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 449)  (846 449)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 449)  (856 449)  LC_0 Logic Functioning bit
 (42 1)  (858 449)  (858 449)  LC_0 Logic Functioning bit
 (28 2)  (844 450)  (844 450)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 450)  (845 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 450)  (848 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 450)  (849 450)  routing T_16_28.lc_trk_g3_1 <X> T_16_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 450)  (850 450)  routing T_16_28.lc_trk_g3_1 <X> T_16_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 450)  (852 450)  LC_1 Logic Functioning bit
 (38 2)  (854 450)  (854 450)  LC_1 Logic Functioning bit
 (41 2)  (857 450)  (857 450)  LC_1 Logic Functioning bit
 (43 2)  (859 450)  (859 450)  LC_1 Logic Functioning bit
 (13 3)  (829 451)  (829 451)  routing T_16_28.sp4_v_b_9 <X> T_16_28.sp4_h_l_39
 (26 3)  (842 451)  (842 451)  routing T_16_28.lc_trk_g0_3 <X> T_16_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 451)  (845 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 451)  (846 451)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 451)  (853 451)  LC_1 Logic Functioning bit
 (39 3)  (855 451)  (855 451)  LC_1 Logic Functioning bit
 (41 3)  (857 451)  (857 451)  LC_1 Logic Functioning bit
 (43 3)  (859 451)  (859 451)  LC_1 Logic Functioning bit
 (27 4)  (843 452)  (843 452)  routing T_16_28.lc_trk_g1_6 <X> T_16_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 452)  (845 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 452)  (846 452)  routing T_16_28.lc_trk_g1_6 <X> T_16_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 452)  (847 452)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 452)  (848 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 452)  (849 452)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 452)  (850 452)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 452)  (853 452)  LC_2 Logic Functioning bit
 (38 4)  (854 452)  (854 452)  LC_2 Logic Functioning bit
 (41 4)  (857 452)  (857 452)  LC_2 Logic Functioning bit
 (8 5)  (824 453)  (824 453)  routing T_16_28.sp4_h_l_41 <X> T_16_28.sp4_v_b_4
 (9 5)  (825 453)  (825 453)  routing T_16_28.sp4_h_l_41 <X> T_16_28.sp4_v_b_4
 (27 5)  (843 453)  (843 453)  routing T_16_28.lc_trk_g3_1 <X> T_16_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 453)  (844 453)  routing T_16_28.lc_trk_g3_1 <X> T_16_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 453)  (845 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 453)  (846 453)  routing T_16_28.lc_trk_g1_6 <X> T_16_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 453)  (847 453)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 453)  (848 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 453)  (849 453)  routing T_16_28.lc_trk_g2_0 <X> T_16_28.input_2_2
 (36 5)  (852 453)  (852 453)  LC_2 Logic Functioning bit
 (38 5)  (854 453)  (854 453)  LC_2 Logic Functioning bit
 (41 5)  (857 453)  (857 453)  LC_2 Logic Functioning bit
 (4 6)  (820 454)  (820 454)  routing T_16_28.sp4_h_r_9 <X> T_16_28.sp4_v_t_38
 (6 6)  (822 454)  (822 454)  routing T_16_28.sp4_h_r_9 <X> T_16_28.sp4_v_t_38
 (15 6)  (831 454)  (831 454)  routing T_16_28.lft_op_5 <X> T_16_28.lc_trk_g1_5
 (17 6)  (833 454)  (833 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 454)  (834 454)  routing T_16_28.lft_op_5 <X> T_16_28.lc_trk_g1_5
 (25 6)  (841 454)  (841 454)  routing T_16_28.lft_op_6 <X> T_16_28.lc_trk_g1_6
 (5 7)  (821 455)  (821 455)  routing T_16_28.sp4_h_r_9 <X> T_16_28.sp4_v_t_38
 (22 7)  (838 455)  (838 455)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 455)  (840 455)  routing T_16_28.lft_op_6 <X> T_16_28.lc_trk_g1_6
 (14 8)  (830 456)  (830 456)  routing T_16_28.sp4_h_l_21 <X> T_16_28.lc_trk_g2_0
 (15 8)  (831 456)  (831 456)  routing T_16_28.rgt_op_1 <X> T_16_28.lc_trk_g2_1
 (17 8)  (833 456)  (833 456)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 456)  (834 456)  routing T_16_28.rgt_op_1 <X> T_16_28.lc_trk_g2_1
 (22 8)  (838 456)  (838 456)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 456)  (839 456)  routing T_16_28.sp12_v_b_19 <X> T_16_28.lc_trk_g2_3
 (26 8)  (842 456)  (842 456)  routing T_16_28.lc_trk_g1_5 <X> T_16_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 456)  (844 456)  routing T_16_28.lc_trk_g2_3 <X> T_16_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 456)  (845 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 456)  (848 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 456)  (849 456)  routing T_16_28.lc_trk_g2_1 <X> T_16_28.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 456)  (854 456)  LC_4 Logic Functioning bit
 (39 8)  (855 456)  (855 456)  LC_4 Logic Functioning bit
 (42 8)  (858 456)  (858 456)  LC_4 Logic Functioning bit
 (43 8)  (859 456)  (859 456)  LC_4 Logic Functioning bit
 (46 8)  (862 456)  (862 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (824 457)  (824 457)  routing T_16_28.sp4_h_l_36 <X> T_16_28.sp4_v_b_7
 (9 9)  (825 457)  (825 457)  routing T_16_28.sp4_h_l_36 <X> T_16_28.sp4_v_b_7
 (10 9)  (826 457)  (826 457)  routing T_16_28.sp4_h_l_36 <X> T_16_28.sp4_v_b_7
 (15 9)  (831 457)  (831 457)  routing T_16_28.sp4_h_l_21 <X> T_16_28.lc_trk_g2_0
 (16 9)  (832 457)  (832 457)  routing T_16_28.sp4_h_l_21 <X> T_16_28.lc_trk_g2_0
 (17 9)  (833 457)  (833 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (837 457)  (837 457)  routing T_16_28.sp12_v_b_19 <X> T_16_28.lc_trk_g2_3
 (22 9)  (838 457)  (838 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 457)  (839 457)  routing T_16_28.sp4_h_l_15 <X> T_16_28.lc_trk_g2_2
 (24 9)  (840 457)  (840 457)  routing T_16_28.sp4_h_l_15 <X> T_16_28.lc_trk_g2_2
 (25 9)  (841 457)  (841 457)  routing T_16_28.sp4_h_l_15 <X> T_16_28.lc_trk_g2_2
 (27 9)  (843 457)  (843 457)  routing T_16_28.lc_trk_g1_5 <X> T_16_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 457)  (845 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 457)  (846 457)  routing T_16_28.lc_trk_g2_3 <X> T_16_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 457)  (848 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 457)  (851 457)  routing T_16_28.lc_trk_g0_2 <X> T_16_28.input_2_4
 (36 9)  (852 457)  (852 457)  LC_4 Logic Functioning bit
 (37 9)  (853 457)  (853 457)  LC_4 Logic Functioning bit
 (40 9)  (856 457)  (856 457)  LC_4 Logic Functioning bit
 (41 9)  (857 457)  (857 457)  LC_4 Logic Functioning bit
 (16 10)  (832 458)  (832 458)  routing T_16_28.sp4_v_b_37 <X> T_16_28.lc_trk_g2_5
 (17 10)  (833 458)  (833 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 458)  (834 458)  routing T_16_28.sp4_v_b_37 <X> T_16_28.lc_trk_g2_5
 (18 11)  (834 459)  (834 459)  routing T_16_28.sp4_v_b_37 <X> T_16_28.lc_trk_g2_5
 (5 12)  (821 460)  (821 460)  routing T_16_28.sp4_h_l_43 <X> T_16_28.sp4_h_r_9
 (9 12)  (825 460)  (825 460)  routing T_16_28.sp4_v_t_47 <X> T_16_28.sp4_h_r_10
 (15 12)  (831 460)  (831 460)  routing T_16_28.sp4_v_t_28 <X> T_16_28.lc_trk_g3_1
 (16 12)  (832 460)  (832 460)  routing T_16_28.sp4_v_t_28 <X> T_16_28.lc_trk_g3_1
 (17 12)  (833 460)  (833 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (843 460)  (843 460)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 460)  (844 460)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 460)  (845 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 460)  (846 460)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 460)  (848 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 460)  (849 460)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 460)  (850 460)  routing T_16_28.lc_trk_g3_0 <X> T_16_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 460)  (852 460)  LC_6 Logic Functioning bit
 (37 12)  (853 460)  (853 460)  LC_6 Logic Functioning bit
 (38 12)  (854 460)  (854 460)  LC_6 Logic Functioning bit
 (39 12)  (855 460)  (855 460)  LC_6 Logic Functioning bit
 (4 13)  (820 461)  (820 461)  routing T_16_28.sp4_h_l_43 <X> T_16_28.sp4_h_r_9
 (15 13)  (831 461)  (831 461)  routing T_16_28.sp4_v_t_29 <X> T_16_28.lc_trk_g3_0
 (16 13)  (832 461)  (832 461)  routing T_16_28.sp4_v_t_29 <X> T_16_28.lc_trk_g3_0
 (17 13)  (833 461)  (833 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (838 461)  (838 461)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 461)  (840 461)  routing T_16_28.tnl_op_2 <X> T_16_28.lc_trk_g3_2
 (25 13)  (841 461)  (841 461)  routing T_16_28.tnl_op_2 <X> T_16_28.lc_trk_g3_2
 (26 13)  (842 461)  (842 461)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 461)  (844 461)  routing T_16_28.lc_trk_g2_2 <X> T_16_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 461)  (845 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 461)  (846 461)  routing T_16_28.lc_trk_g3_6 <X> T_16_28.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 461)  (856 461)  LC_6 Logic Functioning bit
 (41 13)  (857 461)  (857 461)  LC_6 Logic Functioning bit
 (42 13)  (858 461)  (858 461)  LC_6 Logic Functioning bit
 (43 13)  (859 461)  (859 461)  LC_6 Logic Functioning bit
 (12 14)  (828 462)  (828 462)  routing T_16_28.sp4_v_t_40 <X> T_16_28.sp4_h_l_46
 (21 14)  (837 462)  (837 462)  routing T_16_28.sp4_v_t_26 <X> T_16_28.lc_trk_g3_7
 (22 14)  (838 462)  (838 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 462)  (839 462)  routing T_16_28.sp4_v_t_26 <X> T_16_28.lc_trk_g3_7
 (11 15)  (827 463)  (827 463)  routing T_16_28.sp4_v_t_40 <X> T_16_28.sp4_h_l_46
 (13 15)  (829 463)  (829 463)  routing T_16_28.sp4_v_t_40 <X> T_16_28.sp4_h_l_46
 (21 15)  (837 463)  (837 463)  routing T_16_28.sp4_v_t_26 <X> T_16_28.lc_trk_g3_7
 (22 15)  (838 463)  (838 463)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (840 463)  (840 463)  routing T_16_28.tnr_op_6 <X> T_16_28.lc_trk_g3_6


LogicTile_17_28

 (14 0)  (888 448)  (888 448)  routing T_17_28.wire_logic_cluster/lc_0/out <X> T_17_28.lc_trk_g0_0
 (29 0)  (903 448)  (903 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 448)  (904 448)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 448)  (906 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 448)  (907 448)  routing T_17_28.lc_trk_g2_1 <X> T_17_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 448)  (909 448)  routing T_17_28.lc_trk_g1_5 <X> T_17_28.input_2_0
 (36 0)  (910 448)  (910 448)  LC_0 Logic Functioning bit
 (37 0)  (911 448)  (911 448)  LC_0 Logic Functioning bit
 (40 0)  (914 448)  (914 448)  LC_0 Logic Functioning bit
 (41 0)  (915 448)  (915 448)  LC_0 Logic Functioning bit
 (45 0)  (919 448)  (919 448)  LC_0 Logic Functioning bit
 (17 1)  (891 449)  (891 449)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (901 449)  (901 449)  routing T_17_28.lc_trk_g3_1 <X> T_17_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 449)  (902 449)  routing T_17_28.lc_trk_g3_1 <X> T_17_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 449)  (903 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 449)  (904 449)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 449)  (906 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 449)  (908 449)  routing T_17_28.lc_trk_g1_5 <X> T_17_28.input_2_0
 (38 1)  (912 449)  (912 449)  LC_0 Logic Functioning bit
 (39 1)  (913 449)  (913 449)  LC_0 Logic Functioning bit
 (42 1)  (916 449)  (916 449)  LC_0 Logic Functioning bit
 (43 1)  (917 449)  (917 449)  LC_0 Logic Functioning bit
 (47 1)  (921 449)  (921 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 450)  (874 450)  routing T_17_28.glb_netwk_3 <X> T_17_28.wire_logic_cluster/lc_7/clk
 (2 2)  (876 450)  (876 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 450)  (888 450)  routing T_17_28.sp4_h_l_1 <X> T_17_28.lc_trk_g0_4
 (21 2)  (895 450)  (895 450)  routing T_17_28.sp4_h_l_10 <X> T_17_28.lc_trk_g0_7
 (22 2)  (896 450)  (896 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 450)  (897 450)  routing T_17_28.sp4_h_l_10 <X> T_17_28.lc_trk_g0_7
 (24 2)  (898 450)  (898 450)  routing T_17_28.sp4_h_l_10 <X> T_17_28.lc_trk_g0_7
 (29 2)  (903 450)  (903 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 450)  (905 450)  routing T_17_28.lc_trk_g0_4 <X> T_17_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 450)  (906 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (911 450)  (911 450)  LC_1 Logic Functioning bit
 (39 2)  (913 450)  (913 450)  LC_1 Logic Functioning bit
 (41 2)  (915 450)  (915 450)  LC_1 Logic Functioning bit
 (43 2)  (917 450)  (917 450)  LC_1 Logic Functioning bit
 (0 3)  (874 451)  (874 451)  routing T_17_28.glb_netwk_3 <X> T_17_28.wire_logic_cluster/lc_7/clk
 (15 3)  (889 451)  (889 451)  routing T_17_28.sp4_h_l_1 <X> T_17_28.lc_trk_g0_4
 (16 3)  (890 451)  (890 451)  routing T_17_28.sp4_h_l_1 <X> T_17_28.lc_trk_g0_4
 (17 3)  (891 451)  (891 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (895 451)  (895 451)  routing T_17_28.sp4_h_l_10 <X> T_17_28.lc_trk_g0_7
 (37 3)  (911 451)  (911 451)  LC_1 Logic Functioning bit
 (39 3)  (913 451)  (913 451)  LC_1 Logic Functioning bit
 (41 3)  (915 451)  (915 451)  LC_1 Logic Functioning bit
 (43 3)  (917 451)  (917 451)  LC_1 Logic Functioning bit
 (0 4)  (874 452)  (874 452)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_7/cen
 (1 4)  (875 452)  (875 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 453)  (874 453)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_7/cen
 (1 5)  (875 453)  (875 453)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_7/cen
 (15 6)  (889 454)  (889 454)  routing T_17_28.sp4_v_b_21 <X> T_17_28.lc_trk_g1_5
 (16 6)  (890 454)  (890 454)  routing T_17_28.sp4_v_b_21 <X> T_17_28.lc_trk_g1_5
 (17 6)  (891 454)  (891 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 8)  (891 456)  (891 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (892 457)  (892 457)  routing T_17_28.sp4_r_v_b_33 <X> T_17_28.lc_trk_g2_1
 (29 10)  (903 458)  (903 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 458)  (905 458)  routing T_17_28.lc_trk_g3_7 <X> T_17_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 458)  (906 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 458)  (907 458)  routing T_17_28.lc_trk_g3_7 <X> T_17_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 458)  (908 458)  routing T_17_28.lc_trk_g3_7 <X> T_17_28.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 458)  (914 458)  LC_5 Logic Functioning bit
 (41 10)  (915 458)  (915 458)  LC_5 Logic Functioning bit
 (42 10)  (916 458)  (916 458)  LC_5 Logic Functioning bit
 (43 10)  (917 458)  (917 458)  LC_5 Logic Functioning bit
 (45 10)  (919 458)  (919 458)  LC_5 Logic Functioning bit
 (46 10)  (920 458)  (920 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (927 458)  (927 458)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (878 459)  (878 459)  routing T_17_28.sp4_h_r_10 <X> T_17_28.sp4_h_l_43
 (6 11)  (880 459)  (880 459)  routing T_17_28.sp4_h_r_10 <X> T_17_28.sp4_h_l_43
 (10 11)  (884 459)  (884 459)  routing T_17_28.sp4_h_l_39 <X> T_17_28.sp4_v_t_42
 (26 11)  (900 459)  (900 459)  routing T_17_28.lc_trk_g3_2 <X> T_17_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 459)  (901 459)  routing T_17_28.lc_trk_g3_2 <X> T_17_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 459)  (902 459)  routing T_17_28.lc_trk_g3_2 <X> T_17_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 459)  (903 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 459)  (905 459)  routing T_17_28.lc_trk_g3_7 <X> T_17_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 459)  (910 459)  LC_5 Logic Functioning bit
 (37 11)  (911 459)  (911 459)  LC_5 Logic Functioning bit
 (38 11)  (912 459)  (912 459)  LC_5 Logic Functioning bit
 (39 11)  (913 459)  (913 459)  LC_5 Logic Functioning bit
 (46 11)  (920 459)  (920 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (891 460)  (891 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (896 460)  (896 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 460)  (897 460)  routing T_17_28.sp4_v_t_30 <X> T_17_28.lc_trk_g3_3
 (24 12)  (898 460)  (898 460)  routing T_17_28.sp4_v_t_30 <X> T_17_28.lc_trk_g3_3
 (25 12)  (899 460)  (899 460)  routing T_17_28.sp4_h_r_42 <X> T_17_28.lc_trk_g3_2
 (18 13)  (892 461)  (892 461)  routing T_17_28.sp4_r_v_b_41 <X> T_17_28.lc_trk_g3_1
 (22 13)  (896 461)  (896 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 461)  (897 461)  routing T_17_28.sp4_h_r_42 <X> T_17_28.lc_trk_g3_2
 (24 13)  (898 461)  (898 461)  routing T_17_28.sp4_h_r_42 <X> T_17_28.lc_trk_g3_2
 (25 13)  (899 461)  (899 461)  routing T_17_28.sp4_h_r_42 <X> T_17_28.lc_trk_g3_2
 (12 14)  (886 462)  (886 462)  routing T_17_28.sp4_v_t_40 <X> T_17_28.sp4_h_l_46
 (21 14)  (895 462)  (895 462)  routing T_17_28.sp4_v_t_26 <X> T_17_28.lc_trk_g3_7
 (22 14)  (896 462)  (896 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 462)  (897 462)  routing T_17_28.sp4_v_t_26 <X> T_17_28.lc_trk_g3_7
 (11 15)  (885 463)  (885 463)  routing T_17_28.sp4_v_t_40 <X> T_17_28.sp4_h_l_46
 (13 15)  (887 463)  (887 463)  routing T_17_28.sp4_v_t_40 <X> T_17_28.sp4_h_l_46
 (21 15)  (895 463)  (895 463)  routing T_17_28.sp4_v_t_26 <X> T_17_28.lc_trk_g3_7


LogicTile_18_28

 (3 3)  (931 451)  (931 451)  routing T_18_28.sp12_v_b_0 <X> T_18_28.sp12_h_l_23
 (3 15)  (931 463)  (931 463)  routing T_18_28.sp12_h_l_22 <X> T_18_28.sp12_v_t_22


IO_Tile_0_27

 (11 2)  (6 434)  (6 434)  routing T_0_27.span4_horz_7 <X> T_0_27.span4_vert_t_13
 (12 2)  (5 434)  (5 434)  routing T_0_27.span4_horz_7 <X> T_0_27.span4_vert_t_13


LogicTile_1_27

 (21 0)  (39 432)  (39 432)  routing T_1_27.sp12_h_r_3 <X> T_1_27.lc_trk_g0_3
 (22 0)  (40 432)  (40 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (42 432)  (42 432)  routing T_1_27.sp12_h_r_3 <X> T_1_27.lc_trk_g0_3
 (28 0)  (46 432)  (46 432)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 432)  (47 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 432)  (50 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 432)  (52 432)  routing T_1_27.lc_trk_g1_0 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 432)  (54 432)  LC_0 Logic Functioning bit
 (38 0)  (56 432)  (56 432)  LC_0 Logic Functioning bit
 (45 0)  (63 432)  (63 432)  LC_0 Logic Functioning bit
 (21 1)  (39 433)  (39 433)  routing T_1_27.sp12_h_r_3 <X> T_1_27.lc_trk_g0_3
 (26 1)  (44 433)  (44 433)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 433)  (45 433)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 433)  (47 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 433)  (48 433)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 433)  (54 433)  LC_0 Logic Functioning bit
 (37 1)  (55 433)  (55 433)  LC_0 Logic Functioning bit
 (38 1)  (56 433)  (56 433)  LC_0 Logic Functioning bit
 (39 1)  (57 433)  (57 433)  LC_0 Logic Functioning bit
 (40 1)  (58 433)  (58 433)  LC_0 Logic Functioning bit
 (42 1)  (60 433)  (60 433)  LC_0 Logic Functioning bit
 (0 2)  (18 434)  (18 434)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (20 434)  (20 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (34 434)  (34 434)  routing T_1_27.sp12_h_l_18 <X> T_1_27.lc_trk_g0_5
 (17 2)  (35 434)  (35 434)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (26 2)  (44 434)  (44 434)  routing T_1_27.lc_trk_g2_5 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 434)  (45 434)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 434)  (46 434)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 434)  (47 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 434)  (48 434)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 434)  (50 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 434)  (51 434)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 434)  (53 434)  routing T_1_27.lc_trk_g0_5 <X> T_1_27.input_2_1
 (36 2)  (54 434)  (54 434)  LC_1 Logic Functioning bit
 (37 2)  (55 434)  (55 434)  LC_1 Logic Functioning bit
 (38 2)  (56 434)  (56 434)  LC_1 Logic Functioning bit
 (41 2)  (59 434)  (59 434)  LC_1 Logic Functioning bit
 (42 2)  (60 434)  (60 434)  LC_1 Logic Functioning bit
 (43 2)  (61 434)  (61 434)  LC_1 Logic Functioning bit
 (0 3)  (18 435)  (18 435)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (16 3)  (34 435)  (34 435)  routing T_1_27.sp12_h_r_12 <X> T_1_27.lc_trk_g0_4
 (17 3)  (35 435)  (35 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (36 435)  (36 435)  routing T_1_27.sp12_h_l_18 <X> T_1_27.lc_trk_g0_5
 (28 3)  (46 435)  (46 435)  routing T_1_27.lc_trk_g2_5 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 435)  (47 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 435)  (49 435)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 435)  (50 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (54 435)  (54 435)  LC_1 Logic Functioning bit
 (37 3)  (55 435)  (55 435)  LC_1 Logic Functioning bit
 (38 3)  (56 435)  (56 435)  LC_1 Logic Functioning bit
 (40 3)  (58 435)  (58 435)  LC_1 Logic Functioning bit
 (41 3)  (59 435)  (59 435)  LC_1 Logic Functioning bit
 (42 3)  (60 435)  (60 435)  LC_1 Logic Functioning bit
 (43 3)  (61 435)  (61 435)  LC_1 Logic Functioning bit
 (47 3)  (65 435)  (65 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (69 435)  (69 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (20 436)  (20 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (23 436)  (23 436)  routing T_1_27.sp4_v_t_38 <X> T_1_27.sp4_h_r_3
 (14 4)  (32 436)  (32 436)  routing T_1_27.wire_logic_cluster/lc_0/out <X> T_1_27.lc_trk_g1_0
 (22 4)  (40 436)  (40 436)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 436)  (42 436)  routing T_1_27.top_op_3 <X> T_1_27.lc_trk_g1_3
 (26 4)  (44 436)  (44 436)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 436)  (46 436)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 436)  (47 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 436)  (48 436)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 436)  (50 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 436)  (51 436)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 436)  (52 436)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 436)  (54 436)  LC_2 Logic Functioning bit
 (37 4)  (55 436)  (55 436)  LC_2 Logic Functioning bit
 (38 4)  (56 436)  (56 436)  LC_2 Logic Functioning bit
 (43 4)  (61 436)  (61 436)  LC_2 Logic Functioning bit
 (17 5)  (35 437)  (35 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (39 437)  (39 437)  routing T_1_27.top_op_3 <X> T_1_27.lc_trk_g1_3
 (26 5)  (44 437)  (44 437)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 437)  (46 437)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 437)  (47 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 437)  (48 437)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 437)  (49 437)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 437)  (50 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (51 437)  (51 437)  routing T_1_27.lc_trk_g2_0 <X> T_1_27.input_2_2
 (36 5)  (54 437)  (54 437)  LC_2 Logic Functioning bit
 (37 5)  (55 437)  (55 437)  LC_2 Logic Functioning bit
 (38 5)  (56 437)  (56 437)  LC_2 Logic Functioning bit
 (39 5)  (57 437)  (57 437)  LC_2 Logic Functioning bit
 (41 5)  (59 437)  (59 437)  LC_2 Logic Functioning bit
 (43 5)  (61 437)  (61 437)  LC_2 Logic Functioning bit
 (21 6)  (39 438)  (39 438)  routing T_1_27.wire_logic_cluster/lc_7/out <X> T_1_27.lc_trk_g1_7
 (22 6)  (40 438)  (40 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (49 438)  (49 438)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 438)  (50 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 438)  (52 438)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (38 6)  (56 438)  (56 438)  LC_3 Logic Functioning bit
 (40 6)  (58 438)  (58 438)  LC_3 Logic Functioning bit
 (41 6)  (59 438)  (59 438)  LC_3 Logic Functioning bit
 (42 6)  (60 438)  (60 438)  LC_3 Logic Functioning bit
 (50 6)  (68 438)  (68 438)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (46 439)  (46 439)  routing T_1_27.lc_trk_g2_1 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 439)  (47 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 439)  (49 439)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (39 7)  (57 439)  (57 439)  LC_3 Logic Functioning bit
 (40 7)  (58 439)  (58 439)  LC_3 Logic Functioning bit
 (41 7)  (59 439)  (59 439)  LC_3 Logic Functioning bit
 (43 7)  (61 439)  (61 439)  LC_3 Logic Functioning bit
 (46 7)  (64 439)  (64 439)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (33 440)  (33 440)  routing T_1_27.tnr_op_1 <X> T_1_27.lc_trk_g2_1
 (17 8)  (35 440)  (35 440)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (39 440)  (39 440)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (22 8)  (40 440)  (40 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (41 440)  (41 440)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (24 8)  (42 440)  (42 440)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (27 8)  (45 440)  (45 440)  routing T_1_27.lc_trk_g3_0 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 440)  (46 440)  routing T_1_27.lc_trk_g3_0 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 440)  (47 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 440)  (50 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (53 440)  (53 440)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.input_2_4
 (36 8)  (54 440)  (54 440)  LC_4 Logic Functioning bit
 (37 8)  (55 440)  (55 440)  LC_4 Logic Functioning bit
 (43 8)  (61 440)  (61 440)  LC_4 Logic Functioning bit
 (45 8)  (63 440)  (63 440)  LC_4 Logic Functioning bit
 (15 9)  (33 441)  (33 441)  routing T_1_27.tnr_op_0 <X> T_1_27.lc_trk_g2_0
 (17 9)  (35 441)  (35 441)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (39 441)  (39 441)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (22 9)  (40 441)  (40 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (41 441)  (41 441)  routing T_1_27.sp12_v_b_18 <X> T_1_27.lc_trk_g2_2
 (25 9)  (43 441)  (43 441)  routing T_1_27.sp12_v_b_18 <X> T_1_27.lc_trk_g2_2
 (27 9)  (45 441)  (45 441)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 441)  (46 441)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 441)  (47 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 441)  (49 441)  routing T_1_27.lc_trk_g0_3 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 441)  (50 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (51 441)  (51 441)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.input_2_4
 (36 9)  (54 441)  (54 441)  LC_4 Logic Functioning bit
 (37 9)  (55 441)  (55 441)  LC_4 Logic Functioning bit
 (40 9)  (58 441)  (58 441)  LC_4 Logic Functioning bit
 (42 9)  (60 441)  (60 441)  LC_4 Logic Functioning bit
 (43 9)  (61 441)  (61 441)  LC_4 Logic Functioning bit
 (51 9)  (69 441)  (69 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (32 442)  (32 442)  routing T_1_27.wire_logic_cluster/lc_4/out <X> T_1_27.lc_trk_g2_4
 (17 10)  (35 442)  (35 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (39 442)  (39 442)  routing T_1_27.rgt_op_7 <X> T_1_27.lc_trk_g2_7
 (22 10)  (40 442)  (40 442)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 442)  (42 442)  routing T_1_27.rgt_op_7 <X> T_1_27.lc_trk_g2_7
 (25 10)  (43 442)  (43 442)  routing T_1_27.rgt_op_6 <X> T_1_27.lc_trk_g2_6
 (26 10)  (44 442)  (44 442)  routing T_1_27.lc_trk_g2_5 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 442)  (49 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 442)  (50 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 442)  (51 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 442)  (52 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 442)  (53 442)  routing T_1_27.lc_trk_g0_5 <X> T_1_27.input_2_5
 (36 10)  (54 442)  (54 442)  LC_5 Logic Functioning bit
 (37 10)  (55 442)  (55 442)  LC_5 Logic Functioning bit
 (38 10)  (56 442)  (56 442)  LC_5 Logic Functioning bit
 (39 10)  (57 442)  (57 442)  LC_5 Logic Functioning bit
 (40 10)  (58 442)  (58 442)  LC_5 Logic Functioning bit
 (41 10)  (59 442)  (59 442)  LC_5 Logic Functioning bit
 (42 10)  (60 442)  (60 442)  LC_5 Logic Functioning bit
 (53 10)  (71 442)  (71 442)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (35 443)  (35 443)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (36 443)  (36 443)  routing T_1_27.sp4_r_v_b_37 <X> T_1_27.lc_trk_g2_5
 (22 11)  (40 443)  (40 443)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 443)  (42 443)  routing T_1_27.rgt_op_6 <X> T_1_27.lc_trk_g2_6
 (28 11)  (46 443)  (46 443)  routing T_1_27.lc_trk_g2_5 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 443)  (47 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 443)  (50 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (54 443)  (54 443)  LC_5 Logic Functioning bit
 (37 11)  (55 443)  (55 443)  LC_5 Logic Functioning bit
 (38 11)  (56 443)  (56 443)  LC_5 Logic Functioning bit
 (39 11)  (57 443)  (57 443)  LC_5 Logic Functioning bit
 (40 11)  (58 443)  (58 443)  LC_5 Logic Functioning bit
 (41 11)  (59 443)  (59 443)  LC_5 Logic Functioning bit
 (43 11)  (61 443)  (61 443)  LC_5 Logic Functioning bit
 (10 12)  (28 444)  (28 444)  routing T_1_27.sp4_v_t_40 <X> T_1_27.sp4_h_r_10
 (17 12)  (35 444)  (35 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (44 444)  (44 444)  routing T_1_27.lc_trk_g0_4 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (37 12)  (55 444)  (55 444)  LC_6 Logic Functioning bit
 (39 12)  (57 444)  (57 444)  LC_6 Logic Functioning bit
 (40 12)  (58 444)  (58 444)  LC_6 Logic Functioning bit
 (42 12)  (60 444)  (60 444)  LC_6 Logic Functioning bit
 (14 13)  (32 445)  (32 445)  routing T_1_27.sp4_r_v_b_40 <X> T_1_27.lc_trk_g3_0
 (17 13)  (35 445)  (35 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (40 445)  (40 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (43 445)  (43 445)  routing T_1_27.sp4_r_v_b_42 <X> T_1_27.lc_trk_g3_2
 (29 13)  (47 445)  (47 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 445)  (54 445)  LC_6 Logic Functioning bit
 (38 13)  (56 445)  (56 445)  LC_6 Logic Functioning bit
 (41 13)  (59 445)  (59 445)  LC_6 Logic Functioning bit
 (43 13)  (61 445)  (61 445)  LC_6 Logic Functioning bit
 (16 14)  (34 446)  (34 446)  routing T_1_27.sp12_v_b_21 <X> T_1_27.lc_trk_g3_5
 (17 14)  (35 446)  (35 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (28 14)  (46 446)  (46 446)  routing T_1_27.lc_trk_g2_0 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 446)  (47 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 446)  (49 446)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 446)  (50 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 446)  (51 446)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 446)  (53 446)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.input_2_7
 (36 14)  (54 446)  (54 446)  LC_7 Logic Functioning bit
 (37 14)  (55 446)  (55 446)  LC_7 Logic Functioning bit
 (38 14)  (56 446)  (56 446)  LC_7 Logic Functioning bit
 (18 15)  (36 447)  (36 447)  routing T_1_27.sp12_v_b_21 <X> T_1_27.lc_trk_g3_5
 (19 15)  (37 447)  (37 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (44 447)  (44 447)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 447)  (45 447)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 447)  (46 447)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 447)  (47 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 447)  (49 447)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 447)  (50 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (51 447)  (51 447)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.input_2_7
 (35 15)  (53 447)  (53 447)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.input_2_7
 (37 15)  (55 447)  (55 447)  LC_7 Logic Functioning bit
 (39 15)  (57 447)  (57 447)  LC_7 Logic Functioning bit
 (40 15)  (58 447)  (58 447)  LC_7 Logic Functioning bit
 (42 15)  (60 447)  (60 447)  LC_7 Logic Functioning bit


LogicTile_2_27

 (27 0)  (99 432)  (99 432)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 432)  (100 432)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 432)  (101 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 432)  (104 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 432)  (108 432)  LC_0 Logic Functioning bit
 (39 0)  (111 432)  (111 432)  LC_0 Logic Functioning bit
 (41 0)  (113 432)  (113 432)  LC_0 Logic Functioning bit
 (42 0)  (114 432)  (114 432)  LC_0 Logic Functioning bit
 (44 0)  (116 432)  (116 432)  LC_0 Logic Functioning bit
 (45 0)  (117 432)  (117 432)  LC_0 Logic Functioning bit
 (36 1)  (108 433)  (108 433)  LC_0 Logic Functioning bit
 (39 1)  (111 433)  (111 433)  LC_0 Logic Functioning bit
 (41 1)  (113 433)  (113 433)  LC_0 Logic Functioning bit
 (42 1)  (114 433)  (114 433)  LC_0 Logic Functioning bit
 (49 1)  (121 433)  (121 433)  Carry_In_Mux bit 

 (0 2)  (72 434)  (72 434)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (2 2)  (74 434)  (74 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (99 434)  (99 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 434)  (100 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 434)  (101 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 434)  (104 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 434)  (108 434)  LC_1 Logic Functioning bit
 (39 2)  (111 434)  (111 434)  LC_1 Logic Functioning bit
 (41 2)  (113 434)  (113 434)  LC_1 Logic Functioning bit
 (42 2)  (114 434)  (114 434)  LC_1 Logic Functioning bit
 (44 2)  (116 434)  (116 434)  LC_1 Logic Functioning bit
 (45 2)  (117 434)  (117 434)  LC_1 Logic Functioning bit
 (0 3)  (72 435)  (72 435)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (36 3)  (108 435)  (108 435)  LC_1 Logic Functioning bit
 (39 3)  (111 435)  (111 435)  LC_1 Logic Functioning bit
 (41 3)  (113 435)  (113 435)  LC_1 Logic Functioning bit
 (42 3)  (114 435)  (114 435)  LC_1 Logic Functioning bit
 (12 4)  (84 436)  (84 436)  routing T_2_27.sp4_v_b_5 <X> T_2_27.sp4_h_r_5
 (21 4)  (93 436)  (93 436)  routing T_2_27.wire_logic_cluster/lc_3/out <X> T_2_27.lc_trk_g1_3
 (22 4)  (94 436)  (94 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 436)  (97 436)  routing T_2_27.wire_logic_cluster/lc_2/out <X> T_2_27.lc_trk_g1_2
 (27 4)  (99 436)  (99 436)  routing T_2_27.lc_trk_g1_2 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 436)  (101 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 436)  (104 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 436)  (108 436)  LC_2 Logic Functioning bit
 (39 4)  (111 436)  (111 436)  LC_2 Logic Functioning bit
 (41 4)  (113 436)  (113 436)  LC_2 Logic Functioning bit
 (42 4)  (114 436)  (114 436)  LC_2 Logic Functioning bit
 (44 4)  (116 436)  (116 436)  LC_2 Logic Functioning bit
 (45 4)  (117 436)  (117 436)  LC_2 Logic Functioning bit
 (11 5)  (83 437)  (83 437)  routing T_2_27.sp4_v_b_5 <X> T_2_27.sp4_h_r_5
 (22 5)  (94 437)  (94 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 437)  (102 437)  routing T_2_27.lc_trk_g1_2 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 437)  (108 437)  LC_2 Logic Functioning bit
 (39 5)  (111 437)  (111 437)  LC_2 Logic Functioning bit
 (41 5)  (113 437)  (113 437)  LC_2 Logic Functioning bit
 (42 5)  (114 437)  (114 437)  LC_2 Logic Functioning bit
 (17 6)  (89 438)  (89 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 438)  (90 438)  routing T_2_27.wire_logic_cluster/lc_5/out <X> T_2_27.lc_trk_g1_5
 (25 6)  (97 438)  (97 438)  routing T_2_27.wire_logic_cluster/lc_6/out <X> T_2_27.lc_trk_g1_6
 (27 6)  (99 438)  (99 438)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 438)  (101 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 438)  (104 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 438)  (108 438)  LC_3 Logic Functioning bit
 (39 6)  (111 438)  (111 438)  LC_3 Logic Functioning bit
 (41 6)  (113 438)  (113 438)  LC_3 Logic Functioning bit
 (42 6)  (114 438)  (114 438)  LC_3 Logic Functioning bit
 (44 6)  (116 438)  (116 438)  LC_3 Logic Functioning bit
 (45 6)  (117 438)  (117 438)  LC_3 Logic Functioning bit
 (22 7)  (94 439)  (94 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 439)  (102 439)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 439)  (108 439)  LC_3 Logic Functioning bit
 (39 7)  (111 439)  (111 439)  LC_3 Logic Functioning bit
 (41 7)  (113 439)  (113 439)  LC_3 Logic Functioning bit
 (42 7)  (114 439)  (114 439)  LC_3 Logic Functioning bit
 (5 8)  (77 440)  (77 440)  routing T_2_27.sp4_v_t_43 <X> T_2_27.sp4_h_r_6
 (10 8)  (82 440)  (82 440)  routing T_2_27.sp4_v_t_39 <X> T_2_27.sp4_h_r_7
 (27 8)  (99 440)  (99 440)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 440)  (100 440)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 440)  (101 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 440)  (102 440)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 440)  (104 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 440)  (108 440)  LC_4 Logic Functioning bit
 (39 8)  (111 440)  (111 440)  LC_4 Logic Functioning bit
 (41 8)  (113 440)  (113 440)  LC_4 Logic Functioning bit
 (42 8)  (114 440)  (114 440)  LC_4 Logic Functioning bit
 (44 8)  (116 440)  (116 440)  LC_4 Logic Functioning bit
 (45 8)  (117 440)  (117 440)  LC_4 Logic Functioning bit
 (36 9)  (108 441)  (108 441)  LC_4 Logic Functioning bit
 (39 9)  (111 441)  (111 441)  LC_4 Logic Functioning bit
 (41 9)  (113 441)  (113 441)  LC_4 Logic Functioning bit
 (42 9)  (114 441)  (114 441)  LC_4 Logic Functioning bit
 (5 10)  (77 442)  (77 442)  routing T_2_27.sp4_v_t_43 <X> T_2_27.sp4_h_l_43
 (27 10)  (99 442)  (99 442)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 442)  (101 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 442)  (102 442)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 442)  (104 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 442)  (108 442)  LC_5 Logic Functioning bit
 (39 10)  (111 442)  (111 442)  LC_5 Logic Functioning bit
 (41 10)  (113 442)  (113 442)  LC_5 Logic Functioning bit
 (42 10)  (114 442)  (114 442)  LC_5 Logic Functioning bit
 (44 10)  (116 442)  (116 442)  LC_5 Logic Functioning bit
 (45 10)  (117 442)  (117 442)  LC_5 Logic Functioning bit
 (51 10)  (123 442)  (123 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (78 443)  (78 443)  routing T_2_27.sp4_v_t_43 <X> T_2_27.sp4_h_l_43
 (36 11)  (108 443)  (108 443)  LC_5 Logic Functioning bit
 (39 11)  (111 443)  (111 443)  LC_5 Logic Functioning bit
 (41 11)  (113 443)  (113 443)  LC_5 Logic Functioning bit
 (42 11)  (114 443)  (114 443)  LC_5 Logic Functioning bit
 (12 12)  (84 444)  (84 444)  routing T_2_27.sp4_v_t_46 <X> T_2_27.sp4_h_r_11
 (14 12)  (86 444)  (86 444)  routing T_2_27.wire_logic_cluster/lc_0/out <X> T_2_27.lc_trk_g3_0
 (17 12)  (89 444)  (89 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 444)  (90 444)  routing T_2_27.wire_logic_cluster/lc_1/out <X> T_2_27.lc_trk_g3_1
 (27 12)  (99 444)  (99 444)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 444)  (101 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 444)  (102 444)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 444)  (104 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 444)  (108 444)  LC_6 Logic Functioning bit
 (39 12)  (111 444)  (111 444)  LC_6 Logic Functioning bit
 (41 12)  (113 444)  (113 444)  LC_6 Logic Functioning bit
 (42 12)  (114 444)  (114 444)  LC_6 Logic Functioning bit
 (44 12)  (116 444)  (116 444)  LC_6 Logic Functioning bit
 (45 12)  (117 444)  (117 444)  LC_6 Logic Functioning bit
 (4 13)  (76 445)  (76 445)  routing T_2_27.sp4_v_t_41 <X> T_2_27.sp4_h_r_9
 (17 13)  (89 445)  (89 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 445)  (102 445)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 445)  (108 445)  LC_6 Logic Functioning bit
 (39 13)  (111 445)  (111 445)  LC_6 Logic Functioning bit
 (41 13)  (113 445)  (113 445)  LC_6 Logic Functioning bit
 (42 13)  (114 445)  (114 445)  LC_6 Logic Functioning bit
 (14 14)  (86 446)  (86 446)  routing T_2_27.wire_logic_cluster/lc_4/out <X> T_2_27.lc_trk_g3_4
 (21 14)  (93 446)  (93 446)  routing T_2_27.wire_logic_cluster/lc_7/out <X> T_2_27.lc_trk_g3_7
 (22 14)  (94 446)  (94 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 446)  (99 446)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 446)  (100 446)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 446)  (101 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 446)  (102 446)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 446)  (104 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 446)  (108 446)  LC_7 Logic Functioning bit
 (39 14)  (111 446)  (111 446)  LC_7 Logic Functioning bit
 (41 14)  (113 446)  (113 446)  LC_7 Logic Functioning bit
 (42 14)  (114 446)  (114 446)  LC_7 Logic Functioning bit
 (44 14)  (116 446)  (116 446)  LC_7 Logic Functioning bit
 (45 14)  (117 446)  (117 446)  LC_7 Logic Functioning bit
 (17 15)  (89 447)  (89 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 447)  (102 447)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (108 447)  (108 447)  LC_7 Logic Functioning bit
 (39 15)  (111 447)  (111 447)  LC_7 Logic Functioning bit
 (41 15)  (113 447)  (113 447)  LC_7 Logic Functioning bit
 (42 15)  (114 447)  (114 447)  LC_7 Logic Functioning bit


LogicTile_3_27

 (5 0)  (131 432)  (131 432)  routing T_3_27.sp4_v_t_37 <X> T_3_27.sp4_h_r_0
 (12 0)  (138 432)  (138 432)  routing T_3_27.sp4_v_b_2 <X> T_3_27.sp4_h_r_2
 (14 0)  (140 432)  (140 432)  routing T_3_27.wire_logic_cluster/lc_0/out <X> T_3_27.lc_trk_g0_0
 (22 0)  (148 432)  (148 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (152 432)  (152 432)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 432)  (155 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 432)  (157 432)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 432)  (162 432)  LC_0 Logic Functioning bit
 (37 0)  (163 432)  (163 432)  LC_0 Logic Functioning bit
 (43 0)  (169 432)  (169 432)  LC_0 Logic Functioning bit
 (45 0)  (171 432)  (171 432)  LC_0 Logic Functioning bit
 (11 1)  (137 433)  (137 433)  routing T_3_27.sp4_v_b_2 <X> T_3_27.sp4_h_r_2
 (17 1)  (143 433)  (143 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (153 433)  (153 433)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 433)  (154 433)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 433)  (155 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 433)  (156 433)  routing T_3_27.lc_trk_g0_3 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 433)  (157 433)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 433)  (158 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (162 433)  (162 433)  LC_0 Logic Functioning bit
 (37 1)  (163 433)  (163 433)  LC_0 Logic Functioning bit
 (40 1)  (166 433)  (166 433)  LC_0 Logic Functioning bit
 (42 1)  (168 433)  (168 433)  LC_0 Logic Functioning bit
 (43 1)  (169 433)  (169 433)  LC_0 Logic Functioning bit
 (53 1)  (179 433)  (179 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 434)  (126 434)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (128 434)  (128 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (143 434)  (143 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (144 434)  (144 434)  routing T_3_27.wire_logic_cluster/lc_5/out <X> T_3_27.lc_trk_g0_5
 (21 2)  (147 434)  (147 434)  routing T_3_27.sp12_h_l_4 <X> T_3_27.lc_trk_g0_7
 (22 2)  (148 434)  (148 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (150 434)  (150 434)  routing T_3_27.sp12_h_l_4 <X> T_3_27.lc_trk_g0_7
 (26 2)  (152 434)  (152 434)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (32 2)  (158 434)  (158 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 434)  (159 434)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 434)  (160 434)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 434)  (161 434)  routing T_3_27.lc_trk_g0_5 <X> T_3_27.input_2_1
 (36 2)  (162 434)  (162 434)  LC_1 Logic Functioning bit
 (37 2)  (163 434)  (163 434)  LC_1 Logic Functioning bit
 (39 2)  (165 434)  (165 434)  LC_1 Logic Functioning bit
 (43 2)  (169 434)  (169 434)  LC_1 Logic Functioning bit
 (45 2)  (171 434)  (171 434)  LC_1 Logic Functioning bit
 (0 3)  (126 435)  (126 435)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (16 3)  (142 435)  (142 435)  routing T_3_27.sp12_h_r_12 <X> T_3_27.lc_trk_g0_4
 (17 3)  (143 435)  (143 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (147 435)  (147 435)  routing T_3_27.sp12_h_l_4 <X> T_3_27.lc_trk_g0_7
 (26 3)  (152 435)  (152 435)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 435)  (154 435)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 435)  (155 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 435)  (158 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (162 435)  (162 435)  LC_1 Logic Functioning bit
 (37 3)  (163 435)  (163 435)  LC_1 Logic Functioning bit
 (38 3)  (164 435)  (164 435)  LC_1 Logic Functioning bit
 (42 3)  (168 435)  (168 435)  LC_1 Logic Functioning bit
 (53 3)  (179 435)  (179 435)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (134 436)  (134 436)  routing T_3_27.sp4_v_b_4 <X> T_3_27.sp4_h_r_4
 (9 4)  (135 436)  (135 436)  routing T_3_27.sp4_v_b_4 <X> T_3_27.sp4_h_r_4
 (15 4)  (141 436)  (141 436)  routing T_3_27.sp12_h_r_1 <X> T_3_27.lc_trk_g1_1
 (17 4)  (143 436)  (143 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (144 436)  (144 436)  routing T_3_27.sp12_h_r_1 <X> T_3_27.lc_trk_g1_1
 (21 4)  (147 436)  (147 436)  routing T_3_27.wire_logic_cluster/lc_3/out <X> T_3_27.lc_trk_g1_3
 (22 4)  (148 436)  (148 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (153 436)  (153 436)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 436)  (154 436)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 436)  (155 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 436)  (156 436)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 436)  (158 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 436)  (160 436)  routing T_3_27.lc_trk_g1_0 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (167 436)  (167 436)  LC_2 Logic Functioning bit
 (43 4)  (169 436)  (169 436)  LC_2 Logic Functioning bit
 (14 5)  (140 437)  (140 437)  routing T_3_27.sp4_h_r_0 <X> T_3_27.lc_trk_g1_0
 (15 5)  (141 437)  (141 437)  routing T_3_27.sp4_h_r_0 <X> T_3_27.lc_trk_g1_0
 (16 5)  (142 437)  (142 437)  routing T_3_27.sp4_h_r_0 <X> T_3_27.lc_trk_g1_0
 (17 5)  (143 437)  (143 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (144 437)  (144 437)  routing T_3_27.sp12_h_r_1 <X> T_3_27.lc_trk_g1_1
 (41 5)  (167 437)  (167 437)  LC_2 Logic Functioning bit
 (43 5)  (169 437)  (169 437)  LC_2 Logic Functioning bit
 (47 5)  (173 437)  (173 437)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (6 6)  (132 438)  (132 438)  routing T_3_27.sp4_h_l_47 <X> T_3_27.sp4_v_t_38
 (15 6)  (141 438)  (141 438)  routing T_3_27.top_op_5 <X> T_3_27.lc_trk_g1_5
 (17 6)  (143 438)  (143 438)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (151 438)  (151 438)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g1_6
 (26 6)  (152 438)  (152 438)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 438)  (153 438)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 438)  (155 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 438)  (157 438)  routing T_3_27.lc_trk_g0_4 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 438)  (158 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 438)  (162 438)  LC_3 Logic Functioning bit
 (38 6)  (164 438)  (164 438)  LC_3 Logic Functioning bit
 (45 6)  (171 438)  (171 438)  LC_3 Logic Functioning bit
 (18 7)  (144 439)  (144 439)  routing T_3_27.top_op_5 <X> T_3_27.lc_trk_g1_5
 (22 7)  (148 439)  (148 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (149 439)  (149 439)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g1_6
 (24 7)  (150 439)  (150 439)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g1_6
 (25 7)  (151 439)  (151 439)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g1_6
 (26 7)  (152 439)  (152 439)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 439)  (154 439)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 439)  (155 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 439)  (156 439)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 439)  (162 439)  LC_3 Logic Functioning bit
 (37 7)  (163 439)  (163 439)  LC_3 Logic Functioning bit
 (38 7)  (164 439)  (164 439)  LC_3 Logic Functioning bit
 (39 7)  (165 439)  (165 439)  LC_3 Logic Functioning bit
 (41 7)  (167 439)  (167 439)  LC_3 Logic Functioning bit
 (43 7)  (169 439)  (169 439)  LC_3 Logic Functioning bit
 (22 8)  (148 440)  (148 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 440)  (149 440)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (24 8)  (150 440)  (150 440)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (28 8)  (154 440)  (154 440)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 440)  (155 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 440)  (156 440)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 440)  (158 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 440)  (159 440)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 440)  (160 440)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 440)  (162 440)  LC_4 Logic Functioning bit
 (37 8)  (163 440)  (163 440)  LC_4 Logic Functioning bit
 (38 8)  (164 440)  (164 440)  LC_4 Logic Functioning bit
 (39 8)  (165 440)  (165 440)  LC_4 Logic Functioning bit
 (40 8)  (166 440)  (166 440)  LC_4 Logic Functioning bit
 (42 8)  (168 440)  (168 440)  LC_4 Logic Functioning bit
 (46 8)  (172 440)  (172 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (147 441)  (147 441)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (31 9)  (157 441)  (157 441)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 441)  (162 441)  LC_4 Logic Functioning bit
 (37 9)  (163 441)  (163 441)  LC_4 Logic Functioning bit
 (38 9)  (164 441)  (164 441)  LC_4 Logic Functioning bit
 (39 9)  (165 441)  (165 441)  LC_4 Logic Functioning bit
 (40 9)  (166 441)  (166 441)  LC_4 Logic Functioning bit
 (42 9)  (168 441)  (168 441)  LC_4 Logic Functioning bit
 (48 9)  (174 441)  (174 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (129 442)  (129 442)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_h_l_22
 (16 10)  (142 442)  (142 442)  routing T_3_27.sp12_v_t_10 <X> T_3_27.lc_trk_g2_5
 (17 10)  (143 442)  (143 442)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (147 442)  (147 442)  routing T_3_27.wire_logic_cluster/lc_7/out <X> T_3_27.lc_trk_g2_7
 (22 10)  (148 442)  (148 442)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (151 442)  (151 442)  routing T_3_27.sp4_v_b_38 <X> T_3_27.lc_trk_g2_6
 (26 10)  (152 442)  (152 442)  routing T_3_27.lc_trk_g0_5 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 442)  (153 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 442)  (155 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 442)  (156 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 442)  (157 442)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 442)  (158 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 442)  (159 442)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 442)  (162 442)  LC_5 Logic Functioning bit
 (38 10)  (164 442)  (164 442)  LC_5 Logic Functioning bit
 (39 10)  (165 442)  (165 442)  LC_5 Logic Functioning bit
 (41 10)  (167 442)  (167 442)  LC_5 Logic Functioning bit
 (43 10)  (169 442)  (169 442)  LC_5 Logic Functioning bit
 (45 10)  (171 442)  (171 442)  LC_5 Logic Functioning bit
 (46 10)  (172 442)  (172 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (173 442)  (173 442)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (176 442)  (176 442)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (177 442)  (177 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (129 443)  (129 443)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_h_l_22
 (22 11)  (148 443)  (148 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 443)  (149 443)  routing T_3_27.sp4_v_b_38 <X> T_3_27.lc_trk_g2_6
 (25 11)  (151 443)  (151 443)  routing T_3_27.sp4_v_b_38 <X> T_3_27.lc_trk_g2_6
 (29 11)  (155 443)  (155 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 443)  (157 443)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (163 443)  (163 443)  LC_5 Logic Functioning bit
 (39 11)  (165 443)  (165 443)  LC_5 Logic Functioning bit
 (42 11)  (168 443)  (168 443)  LC_5 Logic Functioning bit
 (10 12)  (136 444)  (136 444)  routing T_3_27.sp4_v_t_40 <X> T_3_27.sp4_h_r_10
 (17 12)  (143 444)  (143 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 444)  (144 444)  routing T_3_27.wire_logic_cluster/lc_1/out <X> T_3_27.lc_trk_g3_1
 (22 12)  (148 444)  (148 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (149 444)  (149 444)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g3_3
 (24 12)  (150 444)  (150 444)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g3_3
 (26 12)  (152 444)  (152 444)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (154 444)  (154 444)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 444)  (155 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 444)  (157 444)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 444)  (158 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 444)  (160 444)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (39 12)  (165 444)  (165 444)  LC_6 Logic Functioning bit
 (40 12)  (166 444)  (166 444)  LC_6 Logic Functioning bit
 (21 13)  (147 445)  (147 445)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g3_3
 (22 13)  (148 445)  (148 445)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (150 445)  (150 445)  routing T_3_27.tnl_op_2 <X> T_3_27.lc_trk_g3_2
 (25 13)  (151 445)  (151 445)  routing T_3_27.tnl_op_2 <X> T_3_27.lc_trk_g3_2
 (26 13)  (152 445)  (152 445)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 445)  (153 445)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 445)  (154 445)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 445)  (155 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 445)  (156 445)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 445)  (157 445)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 445)  (158 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (160 445)  (160 445)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.input_2_6
 (37 13)  (163 445)  (163 445)  LC_6 Logic Functioning bit
 (38 13)  (164 445)  (164 445)  LC_6 Logic Functioning bit
 (41 13)  (167 445)  (167 445)  LC_6 Logic Functioning bit
 (3 14)  (129 446)  (129 446)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_v_t_22
 (14 14)  (140 446)  (140 446)  routing T_3_27.sp12_v_t_3 <X> T_3_27.lc_trk_g3_4
 (15 14)  (141 446)  (141 446)  routing T_3_27.sp4_h_l_16 <X> T_3_27.lc_trk_g3_5
 (16 14)  (142 446)  (142 446)  routing T_3_27.sp4_h_l_16 <X> T_3_27.lc_trk_g3_5
 (17 14)  (143 446)  (143 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (148 446)  (148 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (149 446)  (149 446)  routing T_3_27.sp4_v_b_47 <X> T_3_27.lc_trk_g3_7
 (24 14)  (150 446)  (150 446)  routing T_3_27.sp4_v_b_47 <X> T_3_27.lc_trk_g3_7
 (26 14)  (152 446)  (152 446)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 446)  (153 446)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 446)  (154 446)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 446)  (155 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 446)  (156 446)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 446)  (158 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 446)  (159 446)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 446)  (160 446)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (38 14)  (164 446)  (164 446)  LC_7 Logic Functioning bit
 (41 14)  (167 446)  (167 446)  LC_7 Logic Functioning bit
 (43 14)  (169 446)  (169 446)  LC_7 Logic Functioning bit
 (45 14)  (171 446)  (171 446)  LC_7 Logic Functioning bit
 (47 14)  (173 446)  (173 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (176 446)  (176 446)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (129 447)  (129 447)  routing T_3_27.sp12_h_r_1 <X> T_3_27.sp12_v_t_22
 (14 15)  (140 447)  (140 447)  routing T_3_27.sp12_v_t_3 <X> T_3_27.lc_trk_g3_4
 (15 15)  (141 447)  (141 447)  routing T_3_27.sp12_v_t_3 <X> T_3_27.lc_trk_g3_4
 (17 15)  (143 447)  (143 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (144 447)  (144 447)  routing T_3_27.sp4_h_l_16 <X> T_3_27.lc_trk_g3_5
 (26 15)  (152 447)  (152 447)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 447)  (154 447)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 447)  (155 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 447)  (156 447)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 447)  (157 447)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (39 15)  (165 447)  (165 447)  LC_7 Logic Functioning bit
 (40 15)  (166 447)  (166 447)  LC_7 Logic Functioning bit
 (43 15)  (169 447)  (169 447)  LC_7 Logic Functioning bit
 (51 15)  (177 447)  (177 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (178 447)  (178 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (179 447)  (179 447)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_27

 (8 0)  (188 432)  (188 432)  routing T_4_27.sp4_h_l_36 <X> T_4_27.sp4_h_r_1
 (14 0)  (194 432)  (194 432)  routing T_4_27.bnr_op_0 <X> T_4_27.lc_trk_g0_0
 (15 0)  (195 432)  (195 432)  routing T_4_27.top_op_1 <X> T_4_27.lc_trk_g0_1
 (17 0)  (197 432)  (197 432)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (205 432)  (205 432)  routing T_4_27.sp4_h_l_7 <X> T_4_27.lc_trk_g0_2
 (27 0)  (207 432)  (207 432)  routing T_4_27.lc_trk_g1_0 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 432)  (209 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 432)  (212 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 432)  (213 432)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 432)  (214 432)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 432)  (216 432)  LC_0 Logic Functioning bit
 (38 0)  (218 432)  (218 432)  LC_0 Logic Functioning bit
 (41 0)  (221 432)  (221 432)  LC_0 Logic Functioning bit
 (43 0)  (223 432)  (223 432)  LC_0 Logic Functioning bit
 (45 0)  (225 432)  (225 432)  LC_0 Logic Functioning bit
 (4 1)  (184 433)  (184 433)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_r_0
 (14 1)  (194 433)  (194 433)  routing T_4_27.bnr_op_0 <X> T_4_27.lc_trk_g0_0
 (17 1)  (197 433)  (197 433)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (198 433)  (198 433)  routing T_4_27.top_op_1 <X> T_4_27.lc_trk_g0_1
 (22 1)  (202 433)  (202 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (203 433)  (203 433)  routing T_4_27.sp4_h_l_7 <X> T_4_27.lc_trk_g0_2
 (24 1)  (204 433)  (204 433)  routing T_4_27.sp4_h_l_7 <X> T_4_27.lc_trk_g0_2
 (25 1)  (205 433)  (205 433)  routing T_4_27.sp4_h_l_7 <X> T_4_27.lc_trk_g0_2
 (27 1)  (207 433)  (207 433)  routing T_4_27.lc_trk_g1_1 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 433)  (209 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 433)  (211 433)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 433)  (216 433)  LC_0 Logic Functioning bit
 (38 1)  (218 433)  (218 433)  LC_0 Logic Functioning bit
 (40 1)  (220 433)  (220 433)  LC_0 Logic Functioning bit
 (42 1)  (222 433)  (222 433)  LC_0 Logic Functioning bit
 (48 1)  (228 433)  (228 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 434)  (180 434)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (182 434)  (182 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (197 434)  (197 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (198 434)  (198 434)  routing T_4_27.wire_logic_cluster/lc_5/out <X> T_4_27.lc_trk_g0_5
 (21 2)  (201 434)  (201 434)  routing T_4_27.lft_op_7 <X> T_4_27.lc_trk_g0_7
 (22 2)  (202 434)  (202 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (204 434)  (204 434)  routing T_4_27.lft_op_7 <X> T_4_27.lc_trk_g0_7
 (25 2)  (205 434)  (205 434)  routing T_4_27.sp4_v_t_3 <X> T_4_27.lc_trk_g0_6
 (27 2)  (207 434)  (207 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 434)  (208 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 434)  (209 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 434)  (210 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 434)  (211 434)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 434)  (212 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 434)  (213 434)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 434)  (216 434)  LC_1 Logic Functioning bit
 (38 2)  (218 434)  (218 434)  LC_1 Logic Functioning bit
 (41 2)  (221 434)  (221 434)  LC_1 Logic Functioning bit
 (43 2)  (223 434)  (223 434)  LC_1 Logic Functioning bit
 (45 2)  (225 434)  (225 434)  LC_1 Logic Functioning bit
 (0 3)  (180 435)  (180 435)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (22 3)  (202 435)  (202 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (203 435)  (203 435)  routing T_4_27.sp4_v_t_3 <X> T_4_27.lc_trk_g0_6
 (25 3)  (205 435)  (205 435)  routing T_4_27.sp4_v_t_3 <X> T_4_27.lc_trk_g0_6
 (28 3)  (208 435)  (208 435)  routing T_4_27.lc_trk_g2_1 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 435)  (209 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 435)  (210 435)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 435)  (211 435)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (37 3)  (217 435)  (217 435)  LC_1 Logic Functioning bit
 (39 3)  (219 435)  (219 435)  LC_1 Logic Functioning bit
 (41 3)  (221 435)  (221 435)  LC_1 Logic Functioning bit
 (43 3)  (223 435)  (223 435)  LC_1 Logic Functioning bit
 (48 3)  (228 435)  (228 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (184 436)  (184 436)  routing T_4_27.sp4_h_l_38 <X> T_4_27.sp4_v_b_3
 (14 4)  (194 436)  (194 436)  routing T_4_27.wire_logic_cluster/lc_0/out <X> T_4_27.lc_trk_g1_0
 (17 4)  (197 436)  (197 436)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 436)  (198 436)  routing T_4_27.bnr_op_1 <X> T_4_27.lc_trk_g1_1
 (21 4)  (201 436)  (201 436)  routing T_4_27.wire_logic_cluster/lc_3/out <X> T_4_27.lc_trk_g1_3
 (22 4)  (202 436)  (202 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (205 436)  (205 436)  routing T_4_27.wire_logic_cluster/lc_2/out <X> T_4_27.lc_trk_g1_2
 (27 4)  (207 436)  (207 436)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 436)  (209 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 436)  (212 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 436)  (213 436)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 436)  (214 436)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 436)  (216 436)  LC_2 Logic Functioning bit
 (38 4)  (218 436)  (218 436)  LC_2 Logic Functioning bit
 (41 4)  (221 436)  (221 436)  LC_2 Logic Functioning bit
 (43 4)  (223 436)  (223 436)  LC_2 Logic Functioning bit
 (45 4)  (225 436)  (225 436)  LC_2 Logic Functioning bit
 (5 5)  (185 437)  (185 437)  routing T_4_27.sp4_h_l_38 <X> T_4_27.sp4_v_b_3
 (17 5)  (197 437)  (197 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (198 437)  (198 437)  routing T_4_27.bnr_op_1 <X> T_4_27.lc_trk_g1_1
 (22 5)  (202 437)  (202 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (208 437)  (208 437)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 437)  (209 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 437)  (210 437)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 437)  (211 437)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 437)  (216 437)  LC_2 Logic Functioning bit
 (38 5)  (218 437)  (218 437)  LC_2 Logic Functioning bit
 (40 5)  (220 437)  (220 437)  LC_2 Logic Functioning bit
 (42 5)  (222 437)  (222 437)  LC_2 Logic Functioning bit
 (46 5)  (226 437)  (226 437)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (194 438)  (194 438)  routing T_4_27.wire_logic_cluster/lc_4/out <X> T_4_27.lc_trk_g1_4
 (15 6)  (195 438)  (195 438)  routing T_4_27.sp4_h_r_13 <X> T_4_27.lc_trk_g1_5
 (16 6)  (196 438)  (196 438)  routing T_4_27.sp4_h_r_13 <X> T_4_27.lc_trk_g1_5
 (17 6)  (197 438)  (197 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 438)  (198 438)  routing T_4_27.sp4_h_r_13 <X> T_4_27.lc_trk_g1_5
 (26 6)  (206 438)  (206 438)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (212 438)  (212 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 438)  (214 438)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 438)  (215 438)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.input_2_3
 (36 6)  (216 438)  (216 438)  LC_3 Logic Functioning bit
 (37 6)  (217 438)  (217 438)  LC_3 Logic Functioning bit
 (39 6)  (219 438)  (219 438)  LC_3 Logic Functioning bit
 (43 6)  (223 438)  (223 438)  LC_3 Logic Functioning bit
 (45 6)  (225 438)  (225 438)  LC_3 Logic Functioning bit
 (48 6)  (228 438)  (228 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (197 439)  (197 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (206 439)  (206 439)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 439)  (209 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 439)  (211 439)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 439)  (212 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (213 439)  (213 439)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.input_2_3
 (36 7)  (216 439)  (216 439)  LC_3 Logic Functioning bit
 (37 7)  (217 439)  (217 439)  LC_3 Logic Functioning bit
 (38 7)  (218 439)  (218 439)  LC_3 Logic Functioning bit
 (42 7)  (222 439)  (222 439)  LC_3 Logic Functioning bit
 (8 8)  (188 440)  (188 440)  routing T_4_27.sp4_v_b_1 <X> T_4_27.sp4_h_r_7
 (9 8)  (189 440)  (189 440)  routing T_4_27.sp4_v_b_1 <X> T_4_27.sp4_h_r_7
 (10 8)  (190 440)  (190 440)  routing T_4_27.sp4_v_b_1 <X> T_4_27.sp4_h_r_7
 (14 8)  (194 440)  (194 440)  routing T_4_27.sp4_v_b_24 <X> T_4_27.lc_trk_g2_0
 (17 8)  (197 440)  (197 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 440)  (198 440)  routing T_4_27.wire_logic_cluster/lc_1/out <X> T_4_27.lc_trk_g2_1
 (27 8)  (207 440)  (207 440)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 440)  (209 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 440)  (210 440)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 440)  (211 440)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 440)  (212 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 440)  (216 440)  LC_4 Logic Functioning bit
 (38 8)  (218 440)  (218 440)  LC_4 Logic Functioning bit
 (41 8)  (221 440)  (221 440)  LC_4 Logic Functioning bit
 (43 8)  (223 440)  (223 440)  LC_4 Logic Functioning bit
 (45 8)  (225 440)  (225 440)  LC_4 Logic Functioning bit
 (4 9)  (184 441)  (184 441)  routing T_4_27.sp4_v_t_36 <X> T_4_27.sp4_h_r_6
 (16 9)  (196 441)  (196 441)  routing T_4_27.sp4_v_b_24 <X> T_4_27.lc_trk_g2_0
 (17 9)  (197 441)  (197 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (202 441)  (202 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (203 441)  (203 441)  routing T_4_27.sp12_v_t_9 <X> T_4_27.lc_trk_g2_2
 (26 9)  (206 441)  (206 441)  routing T_4_27.lc_trk_g0_2 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 441)  (209 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 441)  (211 441)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (37 9)  (217 441)  (217 441)  LC_4 Logic Functioning bit
 (39 9)  (219 441)  (219 441)  LC_4 Logic Functioning bit
 (41 9)  (221 441)  (221 441)  LC_4 Logic Functioning bit
 (43 9)  (223 441)  (223 441)  LC_4 Logic Functioning bit
 (6 10)  (186 442)  (186 442)  routing T_4_27.sp4_v_b_3 <X> T_4_27.sp4_v_t_43
 (15 10)  (195 442)  (195 442)  routing T_4_27.tnr_op_5 <X> T_4_27.lc_trk_g2_5
 (17 10)  (197 442)  (197 442)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (202 442)  (202 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 442)  (203 442)  routing T_4_27.sp4_h_r_31 <X> T_4_27.lc_trk_g2_7
 (24 10)  (204 442)  (204 442)  routing T_4_27.sp4_h_r_31 <X> T_4_27.lc_trk_g2_7
 (26 10)  (206 442)  (206 442)  routing T_4_27.lc_trk_g0_5 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 442)  (209 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 442)  (212 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 442)  (213 442)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 442)  (216 442)  LC_5 Logic Functioning bit
 (38 10)  (218 442)  (218 442)  LC_5 Logic Functioning bit
 (41 10)  (221 442)  (221 442)  LC_5 Logic Functioning bit
 (43 10)  (223 442)  (223 442)  LC_5 Logic Functioning bit
 (45 10)  (225 442)  (225 442)  LC_5 Logic Functioning bit
 (5 11)  (185 443)  (185 443)  routing T_4_27.sp4_v_b_3 <X> T_4_27.sp4_v_t_43
 (21 11)  (201 443)  (201 443)  routing T_4_27.sp4_h_r_31 <X> T_4_27.lc_trk_g2_7
 (22 11)  (202 443)  (202 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (203 443)  (203 443)  routing T_4_27.sp4_h_r_30 <X> T_4_27.lc_trk_g2_6
 (24 11)  (204 443)  (204 443)  routing T_4_27.sp4_h_r_30 <X> T_4_27.lc_trk_g2_6
 (25 11)  (205 443)  (205 443)  routing T_4_27.sp4_h_r_30 <X> T_4_27.lc_trk_g2_6
 (29 11)  (209 443)  (209 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 443)  (211 443)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (217 443)  (217 443)  LC_5 Logic Functioning bit
 (39 11)  (219 443)  (219 443)  LC_5 Logic Functioning bit
 (41 11)  (221 443)  (221 443)  LC_5 Logic Functioning bit
 (43 11)  (223 443)  (223 443)  LC_5 Logic Functioning bit
 (46 11)  (226 443)  (226 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (206 444)  (206 444)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 444)  (209 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 444)  (211 444)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 444)  (212 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 444)  (213 444)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 444)  (214 444)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 444)  (216 444)  LC_6 Logic Functioning bit
 (38 12)  (218 444)  (218 444)  LC_6 Logic Functioning bit
 (45 12)  (225 444)  (225 444)  LC_6 Logic Functioning bit
 (47 12)  (227 444)  (227 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (197 445)  (197 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (202 445)  (202 445)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (203 445)  (203 445)  routing T_4_27.sp12_v_t_9 <X> T_4_27.lc_trk_g3_2
 (26 13)  (206 445)  (206 445)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 445)  (209 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 445)  (211 445)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 445)  (216 445)  LC_6 Logic Functioning bit
 (37 13)  (217 445)  (217 445)  LC_6 Logic Functioning bit
 (38 13)  (218 445)  (218 445)  LC_6 Logic Functioning bit
 (39 13)  (219 445)  (219 445)  LC_6 Logic Functioning bit
 (40 13)  (220 445)  (220 445)  LC_6 Logic Functioning bit
 (42 13)  (222 445)  (222 445)  LC_6 Logic Functioning bit
 (21 14)  (201 446)  (201 446)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (22 14)  (202 446)  (202 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (203 446)  (203 446)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (24 14)  (204 446)  (204 446)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (25 14)  (205 446)  (205 446)  routing T_4_27.wire_logic_cluster/lc_6/out <X> T_4_27.lc_trk_g3_6
 (26 14)  (206 446)  (206 446)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 446)  (208 446)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 446)  (209 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 446)  (210 446)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 446)  (211 446)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 446)  (212 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 446)  (214 446)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (42 14)  (222 446)  (222 446)  LC_7 Logic Functioning bit
 (48 14)  (228 446)  (228 446)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (53 14)  (233 446)  (233 446)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (201 447)  (201 447)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (22 15)  (202 447)  (202 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 447)  (206 447)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 447)  (208 447)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 447)  (209 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 447)  (210 447)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 447)  (212 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (213 447)  (213 447)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.input_2_7
 (34 15)  (214 447)  (214 447)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.input_2_7
 (51 15)  (231 447)  (231 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_27

 (5 0)  (239 432)  (239 432)  routing T_5_27.sp4_v_b_0 <X> T_5_27.sp4_h_r_0
 (10 0)  (244 432)  (244 432)  routing T_5_27.sp4_v_t_45 <X> T_5_27.sp4_h_r_1
 (27 0)  (261 432)  (261 432)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 432)  (263 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 432)  (265 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 432)  (266 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 432)  (267 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 432)  (268 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 432)  (270 432)  LC_0 Logic Functioning bit
 (38 0)  (272 432)  (272 432)  LC_0 Logic Functioning bit
 (41 0)  (275 432)  (275 432)  LC_0 Logic Functioning bit
 (42 0)  (276 432)  (276 432)  LC_0 Logic Functioning bit
 (43 0)  (277 432)  (277 432)  LC_0 Logic Functioning bit
 (45 0)  (279 432)  (279 432)  LC_0 Logic Functioning bit
 (6 1)  (240 433)  (240 433)  routing T_5_27.sp4_v_b_0 <X> T_5_27.sp4_h_r_0
 (14 1)  (248 433)  (248 433)  routing T_5_27.sp4_r_v_b_35 <X> T_5_27.lc_trk_g0_0
 (17 1)  (251 433)  (251 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (256 433)  (256 433)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 433)  (258 433)  routing T_5_27.top_op_2 <X> T_5_27.lc_trk_g0_2
 (25 1)  (259 433)  (259 433)  routing T_5_27.top_op_2 <X> T_5_27.lc_trk_g0_2
 (27 1)  (261 433)  (261 433)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 433)  (262 433)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 433)  (263 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 433)  (265 433)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 433)  (266 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 433)  (270 433)  LC_0 Logic Functioning bit
 (38 1)  (272 433)  (272 433)  LC_0 Logic Functioning bit
 (43 1)  (277 433)  (277 433)  LC_0 Logic Functioning bit
 (0 2)  (234 434)  (234 434)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 434)  (248 434)  routing T_5_27.wire_logic_cluster/lc_4/out <X> T_5_27.lc_trk_g0_4
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 434)  (265 434)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 434)  (268 434)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 434)  (270 434)  LC_1 Logic Functioning bit
 (37 2)  (271 434)  (271 434)  LC_1 Logic Functioning bit
 (38 2)  (272 434)  (272 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (53 2)  (287 434)  (287 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (17 3)  (251 435)  (251 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (261 435)  (261 435)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 435)  (262 435)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 435)  (263 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 435)  (264 435)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 435)  (265 435)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 435)  (274 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (42 3)  (276 435)  (276 435)  LC_1 Logic Functioning bit
 (43 3)  (277 435)  (277 435)  LC_1 Logic Functioning bit
 (14 4)  (248 436)  (248 436)  routing T_5_27.wire_logic_cluster/lc_0/out <X> T_5_27.lc_trk_g1_0
 (25 4)  (259 436)  (259 436)  routing T_5_27.sp4_h_l_7 <X> T_5_27.lc_trk_g1_2
 (28 4)  (262 436)  (262 436)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 436)  (263 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 436)  (264 436)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 436)  (265 436)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 436)  (266 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 436)  (267 436)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 436)  (268 436)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 436)  (269 436)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.input_2_2
 (36 4)  (270 436)  (270 436)  LC_2 Logic Functioning bit
 (38 4)  (272 436)  (272 436)  LC_2 Logic Functioning bit
 (41 4)  (275 436)  (275 436)  LC_2 Logic Functioning bit
 (42 4)  (276 436)  (276 436)  LC_2 Logic Functioning bit
 (43 4)  (277 436)  (277 436)  LC_2 Logic Functioning bit
 (45 4)  (279 436)  (279 436)  LC_2 Logic Functioning bit
 (17 5)  (251 437)  (251 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (256 437)  (256 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (257 437)  (257 437)  routing T_5_27.sp4_h_l_7 <X> T_5_27.lc_trk_g1_2
 (24 5)  (258 437)  (258 437)  routing T_5_27.sp4_h_l_7 <X> T_5_27.lc_trk_g1_2
 (25 5)  (259 437)  (259 437)  routing T_5_27.sp4_h_l_7 <X> T_5_27.lc_trk_g1_2
 (27 5)  (261 437)  (261 437)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 437)  (262 437)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 437)  (263 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 437)  (265 437)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 437)  (266 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (268 437)  (268 437)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.input_2_2
 (36 5)  (270 437)  (270 437)  LC_2 Logic Functioning bit
 (38 5)  (272 437)  (272 437)  LC_2 Logic Functioning bit
 (43 5)  (277 437)  (277 437)  LC_2 Logic Functioning bit
 (48 5)  (282 437)  (282 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (287 437)  (287 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (246 438)  (246 438)  routing T_5_27.sp4_v_b_5 <X> T_5_27.sp4_h_l_40
 (15 6)  (249 438)  (249 438)  routing T_5_27.top_op_5 <X> T_5_27.lc_trk_g1_5
 (17 6)  (251 438)  (251 438)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (256 438)  (256 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 438)  (258 438)  routing T_5_27.bot_op_7 <X> T_5_27.lc_trk_g1_7
 (27 6)  (261 438)  (261 438)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 438)  (262 438)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 438)  (264 438)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 438)  (265 438)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 438)  (268 438)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 438)  (271 438)  LC_3 Logic Functioning bit
 (39 6)  (273 438)  (273 438)  LC_3 Logic Functioning bit
 (41 6)  (275 438)  (275 438)  LC_3 Logic Functioning bit
 (43 6)  (277 438)  (277 438)  LC_3 Logic Functioning bit
 (47 6)  (281 438)  (281 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (248 439)  (248 439)  routing T_5_27.top_op_4 <X> T_5_27.lc_trk_g1_4
 (15 7)  (249 439)  (249 439)  routing T_5_27.top_op_4 <X> T_5_27.lc_trk_g1_4
 (17 7)  (251 439)  (251 439)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (252 439)  (252 439)  routing T_5_27.top_op_5 <X> T_5_27.lc_trk_g1_5
 (31 7)  (265 439)  (265 439)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 439)  (271 439)  LC_3 Logic Functioning bit
 (39 7)  (273 439)  (273 439)  LC_3 Logic Functioning bit
 (41 7)  (275 439)  (275 439)  LC_3 Logic Functioning bit
 (43 7)  (277 439)  (277 439)  LC_3 Logic Functioning bit
 (48 7)  (282 439)  (282 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (238 440)  (238 440)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (5 8)  (239 440)  (239 440)  routing T_5_27.sp4_h_l_38 <X> T_5_27.sp4_h_r_6
 (6 8)  (240 440)  (240 440)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (14 8)  (248 440)  (248 440)  routing T_5_27.sp4_h_r_40 <X> T_5_27.lc_trk_g2_0
 (15 8)  (249 440)  (249 440)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (16 8)  (250 440)  (250 440)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (17 8)  (251 440)  (251 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (260 440)  (260 440)  routing T_5_27.lc_trk_g0_4 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 440)  (261 440)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 440)  (263 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 440)  (265 440)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 440)  (268 440)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 440)  (269 440)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.input_2_4
 (36 8)  (270 440)  (270 440)  LC_4 Logic Functioning bit
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (43 8)  (277 440)  (277 440)  LC_4 Logic Functioning bit
 (45 8)  (279 440)  (279 440)  LC_4 Logic Functioning bit
 (53 8)  (287 440)  (287 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (237 441)  (237 441)  routing T_5_27.sp12_h_l_22 <X> T_5_27.sp12_v_b_1
 (4 9)  (238 441)  (238 441)  routing T_5_27.sp4_h_l_38 <X> T_5_27.sp4_h_r_6
 (5 9)  (239 441)  (239 441)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (14 9)  (248 441)  (248 441)  routing T_5_27.sp4_h_r_40 <X> T_5_27.lc_trk_g2_0
 (15 9)  (249 441)  (249 441)  routing T_5_27.sp4_h_r_40 <X> T_5_27.lc_trk_g2_0
 (16 9)  (250 441)  (250 441)  routing T_5_27.sp4_h_r_40 <X> T_5_27.lc_trk_g2_0
 (17 9)  (251 441)  (251 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (252 441)  (252 441)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (22 9)  (256 441)  (256 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 441)  (257 441)  routing T_5_27.sp4_h_l_15 <X> T_5_27.lc_trk_g2_2
 (24 9)  (258 441)  (258 441)  routing T_5_27.sp4_h_l_15 <X> T_5_27.lc_trk_g2_2
 (25 9)  (259 441)  (259 441)  routing T_5_27.sp4_h_l_15 <X> T_5_27.lc_trk_g2_2
 (29 9)  (263 441)  (263 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 441)  (264 441)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 441)  (266 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (267 441)  (267 441)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.input_2_4
 (35 9)  (269 441)  (269 441)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.input_2_4
 (37 9)  (271 441)  (271 441)  LC_4 Logic Functioning bit
 (39 9)  (273 441)  (273 441)  LC_4 Logic Functioning bit
 (40 9)  (274 441)  (274 441)  LC_4 Logic Functioning bit
 (42 9)  (276 441)  (276 441)  LC_4 Logic Functioning bit
 (43 9)  (277 441)  (277 441)  LC_4 Logic Functioning bit
 (51 9)  (285 441)  (285 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (286 441)  (286 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (251 442)  (251 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (10 11)  (244 443)  (244 443)  routing T_5_27.sp4_h_l_39 <X> T_5_27.sp4_v_t_42
 (14 11)  (248 443)  (248 443)  routing T_5_27.sp4_h_l_17 <X> T_5_27.lc_trk_g2_4
 (15 11)  (249 443)  (249 443)  routing T_5_27.sp4_h_l_17 <X> T_5_27.lc_trk_g2_4
 (16 11)  (250 443)  (250 443)  routing T_5_27.sp4_h_l_17 <X> T_5_27.lc_trk_g2_4
 (17 11)  (251 443)  (251 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (252 443)  (252 443)  routing T_5_27.sp4_r_v_b_37 <X> T_5_27.lc_trk_g2_5
 (22 11)  (256 443)  (256 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 443)  (259 443)  routing T_5_27.sp4_r_v_b_38 <X> T_5_27.lc_trk_g2_6
 (5 12)  (239 444)  (239 444)  routing T_5_27.sp4_v_t_44 <X> T_5_27.sp4_h_r_9
 (14 12)  (248 444)  (248 444)  routing T_5_27.rgt_op_0 <X> T_5_27.lc_trk_g3_0
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (260 444)  (260 444)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 444)  (262 444)  routing T_5_27.lc_trk_g2_1 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 444)  (265 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 444)  (267 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 444)  (268 444)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 444)  (270 444)  LC_6 Logic Functioning bit
 (37 12)  (271 444)  (271 444)  LC_6 Logic Functioning bit
 (38 12)  (272 444)  (272 444)  LC_6 Logic Functioning bit
 (40 12)  (274 444)  (274 444)  LC_6 Logic Functioning bit
 (41 12)  (275 444)  (275 444)  LC_6 Logic Functioning bit
 (42 12)  (276 444)  (276 444)  LC_6 Logic Functioning bit
 (43 12)  (277 444)  (277 444)  LC_6 Logic Functioning bit
 (47 12)  (281 444)  (281 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (249 445)  (249 445)  routing T_5_27.rgt_op_0 <X> T_5_27.lc_trk_g3_0
 (17 13)  (251 445)  (251 445)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (252 445)  (252 445)  routing T_5_27.sp4_r_v_b_41 <X> T_5_27.lc_trk_g3_1
 (22 13)  (256 445)  (256 445)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (257 445)  (257 445)  routing T_5_27.sp12_v_t_9 <X> T_5_27.lc_trk_g3_2
 (28 13)  (262 445)  (262 445)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 445)  (263 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 445)  (266 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (267 445)  (267 445)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.input_2_6
 (36 13)  (270 445)  (270 445)  LC_6 Logic Functioning bit
 (37 13)  (271 445)  (271 445)  LC_6 Logic Functioning bit
 (38 13)  (272 445)  (272 445)  LC_6 Logic Functioning bit
 (39 13)  (273 445)  (273 445)  LC_6 Logic Functioning bit
 (40 13)  (274 445)  (274 445)  LC_6 Logic Functioning bit
 (41 13)  (275 445)  (275 445)  LC_6 Logic Functioning bit
 (42 13)  (276 445)  (276 445)  LC_6 Logic Functioning bit
 (43 13)  (277 445)  (277 445)  LC_6 Logic Functioning bit
 (11 14)  (245 446)  (245 446)  routing T_5_27.sp4_h_l_43 <X> T_5_27.sp4_v_t_46
 (15 14)  (249 446)  (249 446)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g3_5
 (17 14)  (251 446)  (251 446)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (255 446)  (255 446)  routing T_5_27.wire_logic_cluster/lc_7/out <X> T_5_27.lc_trk_g3_7
 (22 14)  (256 446)  (256 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (259 446)  (259 446)  routing T_5_27.wire_logic_cluster/lc_6/out <X> T_5_27.lc_trk_g3_6
 (28 14)  (262 446)  (262 446)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 446)  (263 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 446)  (265 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 446)  (266 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 446)  (267 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 446)  (268 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 446)  (270 446)  LC_7 Logic Functioning bit
 (37 14)  (271 446)  (271 446)  LC_7 Logic Functioning bit
 (38 14)  (272 446)  (272 446)  LC_7 Logic Functioning bit
 (45 14)  (279 446)  (279 446)  LC_7 Logic Functioning bit
 (50 14)  (284 446)  (284 446)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (285 446)  (285 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (252 447)  (252 447)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g3_5
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (260 447)  (260 447)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 447)  (261 447)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 447)  (262 447)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 447)  (263 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 447)  (264 447)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 447)  (265 447)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 447)  (270 447)  LC_7 Logic Functioning bit
 (37 15)  (271 447)  (271 447)  LC_7 Logic Functioning bit
 (38 15)  (272 447)  (272 447)  LC_7 Logic Functioning bit
 (39 15)  (273 447)  (273 447)  LC_7 Logic Functioning bit
 (41 15)  (275 447)  (275 447)  LC_7 Logic Functioning bit
 (52 15)  (286 447)  (286 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_27

 (8 0)  (296 432)  (296 432)  routing T_6_27.sp4_v_b_7 <X> T_6_27.sp4_h_r_1
 (9 0)  (297 432)  (297 432)  routing T_6_27.sp4_v_b_7 <X> T_6_27.sp4_h_r_1
 (10 0)  (298 432)  (298 432)  routing T_6_27.sp4_v_b_7 <X> T_6_27.sp4_h_r_1
 (15 0)  (303 432)  (303 432)  routing T_6_27.sp4_h_r_1 <X> T_6_27.lc_trk_g0_1
 (16 0)  (304 432)  (304 432)  routing T_6_27.sp4_h_r_1 <X> T_6_27.lc_trk_g0_1
 (17 0)  (305 432)  (305 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (313 432)  (313 432)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g0_2
 (29 0)  (317 432)  (317 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 432)  (320 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 432)  (322 432)  routing T_6_27.lc_trk_g1_0 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 432)  (323 432)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.input_2_0
 (36 0)  (324 432)  (324 432)  LC_0 Logic Functioning bit
 (37 0)  (325 432)  (325 432)  LC_0 Logic Functioning bit
 (38 0)  (326 432)  (326 432)  LC_0 Logic Functioning bit
 (42 0)  (330 432)  (330 432)  LC_0 Logic Functioning bit
 (45 0)  (333 432)  (333 432)  LC_0 Logic Functioning bit
 (11 1)  (299 433)  (299 433)  routing T_6_27.sp4_h_l_43 <X> T_6_27.sp4_h_r_2
 (13 1)  (301 433)  (301 433)  routing T_6_27.sp4_h_l_43 <X> T_6_27.sp4_h_r_2
 (18 1)  (306 433)  (306 433)  routing T_6_27.sp4_h_r_1 <X> T_6_27.lc_trk_g0_1
 (22 1)  (310 433)  (310 433)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (314 433)  (314 433)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 433)  (317 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 433)  (320 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (323 433)  (323 433)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.input_2_0
 (36 1)  (324 433)  (324 433)  LC_0 Logic Functioning bit
 (37 1)  (325 433)  (325 433)  LC_0 Logic Functioning bit
 (38 1)  (326 433)  (326 433)  LC_0 Logic Functioning bit
 (39 1)  (327 433)  (327 433)  LC_0 Logic Functioning bit
 (0 2)  (288 434)  (288 434)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (2 2)  (290 434)  (290 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (309 434)  (309 434)  routing T_6_27.lft_op_7 <X> T_6_27.lc_trk_g0_7
 (22 2)  (310 434)  (310 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (312 434)  (312 434)  routing T_6_27.lft_op_7 <X> T_6_27.lc_trk_g0_7
 (25 2)  (313 434)  (313 434)  routing T_6_27.sp4_v_b_6 <X> T_6_27.lc_trk_g0_6
 (28 2)  (316 434)  (316 434)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 434)  (317 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 434)  (318 434)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 434)  (321 434)  routing T_6_27.lc_trk_g2_0 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 434)  (324 434)  LC_1 Logic Functioning bit
 (37 2)  (325 434)  (325 434)  LC_1 Logic Functioning bit
 (38 2)  (326 434)  (326 434)  LC_1 Logic Functioning bit
 (39 2)  (327 434)  (327 434)  LC_1 Logic Functioning bit
 (48 2)  (336 434)  (336 434)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (288 435)  (288 435)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (15 3)  (303 435)  (303 435)  routing T_6_27.bot_op_4 <X> T_6_27.lc_trk_g0_4
 (17 3)  (305 435)  (305 435)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (310 435)  (310 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (311 435)  (311 435)  routing T_6_27.sp4_v_b_6 <X> T_6_27.lc_trk_g0_6
 (26 3)  (314 435)  (314 435)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 435)  (315 435)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 435)  (316 435)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 435)  (317 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 435)  (318 435)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (40 3)  (328 435)  (328 435)  LC_1 Logic Functioning bit
 (41 3)  (329 435)  (329 435)  LC_1 Logic Functioning bit
 (42 3)  (330 435)  (330 435)  LC_1 Logic Functioning bit
 (43 3)  (331 435)  (331 435)  LC_1 Logic Functioning bit
 (8 4)  (296 436)  (296 436)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_r_4
 (9 4)  (297 436)  (297 436)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_r_4
 (10 4)  (298 436)  (298 436)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_r_4
 (12 4)  (300 436)  (300 436)  routing T_6_27.sp4_v_t_40 <X> T_6_27.sp4_h_r_5
 (13 4)  (301 436)  (301 436)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_5
 (14 4)  (302 436)  (302 436)  routing T_6_27.wire_logic_cluster/lc_0/out <X> T_6_27.lc_trk_g1_0
 (16 4)  (304 436)  (304 436)  routing T_6_27.sp12_h_r_9 <X> T_6_27.lc_trk_g1_1
 (17 4)  (305 436)  (305 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (27 4)  (315 436)  (315 436)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 436)  (316 436)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 436)  (317 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 436)  (318 436)  routing T_6_27.lc_trk_g3_4 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 436)  (319 436)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 436)  (322 436)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 436)  (323 436)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.input_2_2
 (36 4)  (324 436)  (324 436)  LC_2 Logic Functioning bit
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (39 4)  (327 436)  (327 436)  LC_2 Logic Functioning bit
 (40 4)  (328 436)  (328 436)  LC_2 Logic Functioning bit
 (41 4)  (329 436)  (329 436)  LC_2 Logic Functioning bit
 (42 4)  (330 436)  (330 436)  LC_2 Logic Functioning bit
 (43 4)  (331 436)  (331 436)  LC_2 Logic Functioning bit
 (47 4)  (335 436)  (335 436)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (300 437)  (300 437)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_5
 (17 5)  (305 437)  (305 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (315 437)  (315 437)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 437)  (316 437)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 437)  (320 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (322 437)  (322 437)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.input_2_2
 (36 5)  (324 437)  (324 437)  LC_2 Logic Functioning bit
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (38 5)  (326 437)  (326 437)  LC_2 Logic Functioning bit
 (39 5)  (327 437)  (327 437)  LC_2 Logic Functioning bit
 (40 5)  (328 437)  (328 437)  LC_2 Logic Functioning bit
 (41 5)  (329 437)  (329 437)  LC_2 Logic Functioning bit
 (42 5)  (330 437)  (330 437)  LC_2 Logic Functioning bit
 (43 5)  (331 437)  (331 437)  LC_2 Logic Functioning bit
 (51 5)  (339 437)  (339 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (292 438)  (292 438)  routing T_6_27.sp4_v_b_7 <X> T_6_27.sp4_v_t_38
 (6 6)  (294 438)  (294 438)  routing T_6_27.sp4_v_b_7 <X> T_6_27.sp4_v_t_38
 (16 6)  (304 438)  (304 438)  routing T_6_27.sp4_v_b_5 <X> T_6_27.lc_trk_g1_5
 (17 6)  (305 438)  (305 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (306 438)  (306 438)  routing T_6_27.sp4_v_b_5 <X> T_6_27.lc_trk_g1_5
 (21 6)  (309 438)  (309 438)  routing T_6_27.wire_logic_cluster/lc_7/out <X> T_6_27.lc_trk_g1_7
 (22 6)  (310 438)  (310 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 438)  (313 438)  routing T_6_27.lft_op_6 <X> T_6_27.lc_trk_g1_6
 (29 6)  (317 438)  (317 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 438)  (318 438)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 438)  (320 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 438)  (321 438)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 438)  (322 438)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 438)  (324 438)  LC_3 Logic Functioning bit
 (37 6)  (325 438)  (325 438)  LC_3 Logic Functioning bit
 (38 6)  (326 438)  (326 438)  LC_3 Logic Functioning bit
 (45 6)  (333 438)  (333 438)  LC_3 Logic Functioning bit
 (50 6)  (338 438)  (338 438)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (303 439)  (303 439)  routing T_6_27.sp4_v_t_9 <X> T_6_27.lc_trk_g1_4
 (16 7)  (304 439)  (304 439)  routing T_6_27.sp4_v_t_9 <X> T_6_27.lc_trk_g1_4
 (17 7)  (305 439)  (305 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (310 439)  (310 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 439)  (312 439)  routing T_6_27.lft_op_6 <X> T_6_27.lc_trk_g1_6
 (28 7)  (316 439)  (316 439)  routing T_6_27.lc_trk_g2_1 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 439)  (317 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 439)  (318 439)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 439)  (319 439)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 439)  (324 439)  LC_3 Logic Functioning bit
 (37 7)  (325 439)  (325 439)  LC_3 Logic Functioning bit
 (38 7)  (326 439)  (326 439)  LC_3 Logic Functioning bit
 (39 7)  (327 439)  (327 439)  LC_3 Logic Functioning bit
 (41 7)  (329 439)  (329 439)  LC_3 Logic Functioning bit
 (5 8)  (293 440)  (293 440)  routing T_6_27.sp4_v_b_6 <X> T_6_27.sp4_h_r_6
 (14 8)  (302 440)  (302 440)  routing T_6_27.sp4_v_b_24 <X> T_6_27.lc_trk_g2_0
 (15 8)  (303 440)  (303 440)  routing T_6_27.sp4_v_t_28 <X> T_6_27.lc_trk_g2_1
 (16 8)  (304 440)  (304 440)  routing T_6_27.sp4_v_t_28 <X> T_6_27.lc_trk_g2_1
 (17 8)  (305 440)  (305 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (314 440)  (314 440)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 440)  (317 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 440)  (318 440)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 440)  (320 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 440)  (321 440)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 440)  (322 440)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 440)  (324 440)  LC_4 Logic Functioning bit
 (37 8)  (325 440)  (325 440)  LC_4 Logic Functioning bit
 (38 8)  (326 440)  (326 440)  LC_4 Logic Functioning bit
 (39 8)  (327 440)  (327 440)  LC_4 Logic Functioning bit
 (51 8)  (339 440)  (339 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (294 441)  (294 441)  routing T_6_27.sp4_v_b_6 <X> T_6_27.sp4_h_r_6
 (16 9)  (304 441)  (304 441)  routing T_6_27.sp4_v_b_24 <X> T_6_27.lc_trk_g2_0
 (17 9)  (305 441)  (305 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (29 9)  (317 441)  (317 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 441)  (318 441)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (40 9)  (328 441)  (328 441)  LC_4 Logic Functioning bit
 (41 9)  (329 441)  (329 441)  LC_4 Logic Functioning bit
 (42 9)  (330 441)  (330 441)  LC_4 Logic Functioning bit
 (43 9)  (331 441)  (331 441)  LC_4 Logic Functioning bit
 (15 10)  (303 442)  (303 442)  routing T_6_27.tnl_op_5 <X> T_6_27.lc_trk_g2_5
 (17 10)  (305 442)  (305 442)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (313 442)  (313 442)  routing T_6_27.wire_logic_cluster/lc_6/out <X> T_6_27.lc_trk_g2_6
 (27 10)  (315 442)  (315 442)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 442)  (316 442)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 442)  (317 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 442)  (318 442)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 442)  (323 442)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.input_2_5
 (36 10)  (324 442)  (324 442)  LC_5 Logic Functioning bit
 (38 10)  (326 442)  (326 442)  LC_5 Logic Functioning bit
 (41 10)  (329 442)  (329 442)  LC_5 Logic Functioning bit
 (42 10)  (330 442)  (330 442)  LC_5 Logic Functioning bit
 (43 10)  (331 442)  (331 442)  LC_5 Logic Functioning bit
 (45 10)  (333 442)  (333 442)  LC_5 Logic Functioning bit
 (47 10)  (335 442)  (335 442)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (306 443)  (306 443)  routing T_6_27.tnl_op_5 <X> T_6_27.lc_trk_g2_5
 (22 11)  (310 443)  (310 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (317 443)  (317 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 443)  (319 443)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 443)  (320 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 443)  (321 443)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.input_2_5
 (36 11)  (324 443)  (324 443)  LC_5 Logic Functioning bit
 (38 11)  (326 443)  (326 443)  LC_5 Logic Functioning bit
 (43 11)  (331 443)  (331 443)  LC_5 Logic Functioning bit
 (9 12)  (297 444)  (297 444)  routing T_6_27.sp4_h_l_42 <X> T_6_27.sp4_h_r_10
 (10 12)  (298 444)  (298 444)  routing T_6_27.sp4_h_l_42 <X> T_6_27.sp4_h_r_10
 (15 12)  (303 444)  (303 444)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (16 12)  (304 444)  (304 444)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (17 12)  (305 444)  (305 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 444)  (306 444)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (21 12)  (309 444)  (309 444)  routing T_6_27.wire_logic_cluster/lc_3/out <X> T_6_27.lc_trk_g3_3
 (22 12)  (310 444)  (310 444)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (314 444)  (314 444)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 444)  (317 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 444)  (319 444)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 444)  (320 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 444)  (322 444)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 444)  (324 444)  LC_6 Logic Functioning bit
 (38 12)  (326 444)  (326 444)  LC_6 Logic Functioning bit
 (41 12)  (329 444)  (329 444)  LC_6 Logic Functioning bit
 (42 12)  (330 444)  (330 444)  LC_6 Logic Functioning bit
 (43 12)  (331 444)  (331 444)  LC_6 Logic Functioning bit
 (45 12)  (333 444)  (333 444)  LC_6 Logic Functioning bit
 (6 13)  (294 445)  (294 445)  routing T_6_27.sp4_h_l_44 <X> T_6_27.sp4_h_r_9
 (14 13)  (302 445)  (302 445)  routing T_6_27.sp4_h_r_24 <X> T_6_27.lc_trk_g3_0
 (15 13)  (303 445)  (303 445)  routing T_6_27.sp4_h_r_24 <X> T_6_27.lc_trk_g3_0
 (16 13)  (304 445)  (304 445)  routing T_6_27.sp4_h_r_24 <X> T_6_27.lc_trk_g3_0
 (17 13)  (305 445)  (305 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (306 445)  (306 445)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (22 13)  (310 445)  (310 445)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 445)  (312 445)  routing T_6_27.tnl_op_2 <X> T_6_27.lc_trk_g3_2
 (25 13)  (313 445)  (313 445)  routing T_6_27.tnl_op_2 <X> T_6_27.lc_trk_g3_2
 (26 13)  (314 445)  (314 445)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 445)  (316 445)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 445)  (317 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 445)  (319 445)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 445)  (320 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (322 445)  (322 445)  routing T_6_27.lc_trk_g1_1 <X> T_6_27.input_2_6
 (37 13)  (325 445)  (325 445)  LC_6 Logic Functioning bit
 (39 13)  (327 445)  (327 445)  LC_6 Logic Functioning bit
 (42 13)  (330 445)  (330 445)  LC_6 Logic Functioning bit
 (51 13)  (339 445)  (339 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (302 446)  (302 446)  routing T_6_27.sp4_h_r_36 <X> T_6_27.lc_trk_g3_4
 (17 14)  (305 446)  (305 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 446)  (306 446)  routing T_6_27.wire_logic_cluster/lc_5/out <X> T_6_27.lc_trk_g3_5
 (25 14)  (313 446)  (313 446)  routing T_6_27.sp4_v_b_30 <X> T_6_27.lc_trk_g3_6
 (27 14)  (315 446)  (315 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 446)  (317 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 446)  (318 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 446)  (320 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 446)  (323 446)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_7
 (36 14)  (324 446)  (324 446)  LC_7 Logic Functioning bit
 (38 14)  (326 446)  (326 446)  LC_7 Logic Functioning bit
 (41 14)  (329 446)  (329 446)  LC_7 Logic Functioning bit
 (42 14)  (330 446)  (330 446)  LC_7 Logic Functioning bit
 (43 14)  (331 446)  (331 446)  LC_7 Logic Functioning bit
 (45 14)  (333 446)  (333 446)  LC_7 Logic Functioning bit
 (15 15)  (303 447)  (303 447)  routing T_6_27.sp4_h_r_36 <X> T_6_27.lc_trk_g3_4
 (16 15)  (304 447)  (304 447)  routing T_6_27.sp4_h_r_36 <X> T_6_27.lc_trk_g3_4
 (17 15)  (305 447)  (305 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (310 447)  (310 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (311 447)  (311 447)  routing T_6_27.sp4_v_b_30 <X> T_6_27.lc_trk_g3_6
 (29 15)  (317 447)  (317 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 447)  (318 447)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 447)  (319 447)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 447)  (320 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (321 447)  (321 447)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_7
 (34 15)  (322 447)  (322 447)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_7
 (35 15)  (323 447)  (323 447)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_7
 (36 15)  (324 447)  (324 447)  LC_7 Logic Functioning bit
 (38 15)  (326 447)  (326 447)  LC_7 Logic Functioning bit
 (43 15)  (331 447)  (331 447)  LC_7 Logic Functioning bit
 (46 15)  (334 447)  (334 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_27

 (9 0)  (351 432)  (351 432)  routing T_7_27.sp4_h_l_47 <X> T_7_27.sp4_h_r_1
 (10 0)  (352 432)  (352 432)  routing T_7_27.sp4_h_l_47 <X> T_7_27.sp4_h_r_1
 (22 0)  (364 432)  (364 432)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (366 432)  (366 432)  routing T_7_27.top_op_3 <X> T_7_27.lc_trk_g0_3
 (25 0)  (367 432)  (367 432)  routing T_7_27.wire_logic_cluster/lc_2/out <X> T_7_27.lc_trk_g0_2
 (28 0)  (370 432)  (370 432)  routing T_7_27.lc_trk_g2_3 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 432)  (371 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 432)  (374 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 432)  (375 432)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 432)  (376 432)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 432)  (378 432)  LC_0 Logic Functioning bit
 (38 0)  (380 432)  (380 432)  LC_0 Logic Functioning bit
 (14 1)  (356 433)  (356 433)  routing T_7_27.top_op_0 <X> T_7_27.lc_trk_g0_0
 (15 1)  (357 433)  (357 433)  routing T_7_27.top_op_0 <X> T_7_27.lc_trk_g0_0
 (17 1)  (359 433)  (359 433)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (363 433)  (363 433)  routing T_7_27.top_op_3 <X> T_7_27.lc_trk_g0_3
 (22 1)  (364 433)  (364 433)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (372 433)  (372 433)  routing T_7_27.lc_trk_g2_3 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 433)  (373 433)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 433)  (378 433)  LC_0 Logic Functioning bit
 (38 1)  (380 433)  (380 433)  LC_0 Logic Functioning bit
 (46 1)  (388 433)  (388 433)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (342 434)  (342 434)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (345 434)  (345 434)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_h_l_23
 (10 2)  (352 434)  (352 434)  routing T_7_27.sp4_v_b_8 <X> T_7_27.sp4_h_l_36
 (14 2)  (356 434)  (356 434)  routing T_7_27.wire_logic_cluster/lc_4/out <X> T_7_27.lc_trk_g0_4
 (15 2)  (357 434)  (357 434)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g0_5
 (16 2)  (358 434)  (358 434)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g0_5
 (17 2)  (359 434)  (359 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (29 2)  (371 434)  (371 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 434)  (375 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 434)  (376 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 434)  (379 434)  LC_1 Logic Functioning bit
 (39 2)  (381 434)  (381 434)  LC_1 Logic Functioning bit
 (41 2)  (383 434)  (383 434)  LC_1 Logic Functioning bit
 (43 2)  (385 434)  (385 434)  LC_1 Logic Functioning bit
 (46 2)  (388 434)  (388 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (3 3)  (345 435)  (345 435)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_h_l_23
 (17 3)  (359 435)  (359 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (360 435)  (360 435)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g0_5
 (37 3)  (379 435)  (379 435)  LC_1 Logic Functioning bit
 (39 3)  (381 435)  (381 435)  LC_1 Logic Functioning bit
 (41 3)  (383 435)  (383 435)  LC_1 Logic Functioning bit
 (43 3)  (385 435)  (385 435)  LC_1 Logic Functioning bit
 (5 4)  (347 436)  (347 436)  routing T_7_27.sp4_v_b_9 <X> T_7_27.sp4_h_r_3
 (12 4)  (354 436)  (354 436)  routing T_7_27.sp4_h_l_39 <X> T_7_27.sp4_h_r_5
 (17 4)  (359 436)  (359 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (363 436)  (363 436)  routing T_7_27.wire_logic_cluster/lc_3/out <X> T_7_27.lc_trk_g1_3
 (22 4)  (364 436)  (364 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 436)  (367 436)  routing T_7_27.lft_op_2 <X> T_7_27.lc_trk_g1_2
 (27 4)  (369 436)  (369 436)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 436)  (371 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 436)  (372 436)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 436)  (374 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 436)  (375 436)  routing T_7_27.lc_trk_g3_0 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 436)  (376 436)  routing T_7_27.lc_trk_g3_0 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 436)  (378 436)  LC_2 Logic Functioning bit
 (38 4)  (380 436)  (380 436)  LC_2 Logic Functioning bit
 (45 4)  (387 436)  (387 436)  LC_2 Logic Functioning bit
 (48 4)  (390 436)  (390 436)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (4 5)  (346 437)  (346 437)  routing T_7_27.sp4_v_b_9 <X> T_7_27.sp4_h_r_3
 (6 5)  (348 437)  (348 437)  routing T_7_27.sp4_v_b_9 <X> T_7_27.sp4_h_r_3
 (13 5)  (355 437)  (355 437)  routing T_7_27.sp4_h_l_39 <X> T_7_27.sp4_h_r_5
 (22 5)  (364 437)  (364 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 437)  (366 437)  routing T_7_27.lft_op_2 <X> T_7_27.lc_trk_g1_2
 (26 5)  (368 437)  (368 437)  routing T_7_27.lc_trk_g0_2 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 437)  (371 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 437)  (372 437)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 437)  (378 437)  LC_2 Logic Functioning bit
 (37 5)  (379 437)  (379 437)  LC_2 Logic Functioning bit
 (38 5)  (380 437)  (380 437)  LC_2 Logic Functioning bit
 (39 5)  (381 437)  (381 437)  LC_2 Logic Functioning bit
 (40 5)  (382 437)  (382 437)  LC_2 Logic Functioning bit
 (42 5)  (384 437)  (384 437)  LC_2 Logic Functioning bit
 (14 6)  (356 438)  (356 438)  routing T_7_27.sp4_v_t_1 <X> T_7_27.lc_trk_g1_4
 (21 6)  (363 438)  (363 438)  routing T_7_27.wire_logic_cluster/lc_7/out <X> T_7_27.lc_trk_g1_7
 (22 6)  (364 438)  (364 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (368 438)  (368 438)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 438)  (369 438)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 438)  (371 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 438)  (378 438)  LC_3 Logic Functioning bit
 (38 6)  (380 438)  (380 438)  LC_3 Logic Functioning bit
 (45 6)  (387 438)  (387 438)  LC_3 Logic Functioning bit
 (51 6)  (393 438)  (393 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (356 439)  (356 439)  routing T_7_27.sp4_v_t_1 <X> T_7_27.lc_trk_g1_4
 (16 7)  (358 439)  (358 439)  routing T_7_27.sp4_v_t_1 <X> T_7_27.lc_trk_g1_4
 (17 7)  (359 439)  (359 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (364 439)  (364 439)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (365 439)  (365 439)  routing T_7_27.sp12_h_r_14 <X> T_7_27.lc_trk_g1_6
 (26 7)  (368 439)  (368 439)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 439)  (369 439)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 439)  (372 439)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 439)  (373 439)  routing T_7_27.lc_trk_g0_2 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 439)  (378 439)  LC_3 Logic Functioning bit
 (37 7)  (379 439)  (379 439)  LC_3 Logic Functioning bit
 (38 7)  (380 439)  (380 439)  LC_3 Logic Functioning bit
 (39 7)  (381 439)  (381 439)  LC_3 Logic Functioning bit
 (41 7)  (383 439)  (383 439)  LC_3 Logic Functioning bit
 (43 7)  (385 439)  (385 439)  LC_3 Logic Functioning bit
 (51 7)  (393 439)  (393 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (10 8)  (352 440)  (352 440)  routing T_7_27.sp4_v_t_39 <X> T_7_27.sp4_h_r_7
 (15 8)  (357 440)  (357 440)  routing T_7_27.sp4_h_r_33 <X> T_7_27.lc_trk_g2_1
 (16 8)  (358 440)  (358 440)  routing T_7_27.sp4_h_r_33 <X> T_7_27.lc_trk_g2_1
 (17 8)  (359 440)  (359 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 440)  (360 440)  routing T_7_27.sp4_h_r_33 <X> T_7_27.lc_trk_g2_1
 (22 8)  (364 440)  (364 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (365 440)  (365 440)  routing T_7_27.sp4_v_t_30 <X> T_7_27.lc_trk_g2_3
 (24 8)  (366 440)  (366 440)  routing T_7_27.sp4_v_t_30 <X> T_7_27.lc_trk_g2_3
 (28 8)  (370 440)  (370 440)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 440)  (371 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 440)  (372 440)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 440)  (374 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 440)  (376 440)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 440)  (377 440)  routing T_7_27.lc_trk_g0_4 <X> T_7_27.input_2_4
 (36 8)  (378 440)  (378 440)  LC_4 Logic Functioning bit
 (37 8)  (379 440)  (379 440)  LC_4 Logic Functioning bit
 (43 8)  (385 440)  (385 440)  LC_4 Logic Functioning bit
 (45 8)  (387 440)  (387 440)  LC_4 Logic Functioning bit
 (27 9)  (369 441)  (369 441)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 441)  (371 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 441)  (373 441)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 441)  (374 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (378 441)  (378 441)  LC_4 Logic Functioning bit
 (37 9)  (379 441)  (379 441)  LC_4 Logic Functioning bit
 (41 9)  (383 441)  (383 441)  LC_4 Logic Functioning bit
 (42 9)  (384 441)  (384 441)  LC_4 Logic Functioning bit
 (43 9)  (385 441)  (385 441)  LC_4 Logic Functioning bit
 (8 10)  (350 442)  (350 442)  routing T_7_27.sp4_h_r_11 <X> T_7_27.sp4_h_l_42
 (10 10)  (352 442)  (352 442)  routing T_7_27.sp4_h_r_11 <X> T_7_27.sp4_h_l_42
 (17 10)  (359 442)  (359 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (363 442)  (363 442)  routing T_7_27.sp4_h_l_34 <X> T_7_27.lc_trk_g2_7
 (22 10)  (364 442)  (364 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 442)  (365 442)  routing T_7_27.sp4_h_l_34 <X> T_7_27.lc_trk_g2_7
 (24 10)  (366 442)  (366 442)  routing T_7_27.sp4_h_l_34 <X> T_7_27.lc_trk_g2_7
 (26 10)  (368 442)  (368 442)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 442)  (369 442)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 442)  (370 442)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 442)  (371 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 442)  (373 442)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 442)  (374 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 442)  (376 442)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 442)  (378 442)  LC_5 Logic Functioning bit
 (37 10)  (379 442)  (379 442)  LC_5 Logic Functioning bit
 (39 10)  (381 442)  (381 442)  LC_5 Logic Functioning bit
 (40 10)  (382 442)  (382 442)  LC_5 Logic Functioning bit
 (41 10)  (383 442)  (383 442)  LC_5 Logic Functioning bit
 (42 10)  (384 442)  (384 442)  LC_5 Logic Functioning bit
 (17 11)  (359 443)  (359 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (363 443)  (363 443)  routing T_7_27.sp4_h_l_34 <X> T_7_27.lc_trk_g2_7
 (27 11)  (369 443)  (369 443)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 443)  (371 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 443)  (373 443)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 443)  (374 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (375 443)  (375 443)  routing T_7_27.lc_trk_g2_1 <X> T_7_27.input_2_5
 (36 11)  (378 443)  (378 443)  LC_5 Logic Functioning bit
 (38 11)  (380 443)  (380 443)  LC_5 Logic Functioning bit
 (39 11)  (381 443)  (381 443)  LC_5 Logic Functioning bit
 (41 11)  (383 443)  (383 443)  LC_5 Logic Functioning bit
 (42 11)  (384 443)  (384 443)  LC_5 Logic Functioning bit
 (43 11)  (385 443)  (385 443)  LC_5 Logic Functioning bit
 (12 12)  (354 444)  (354 444)  routing T_7_27.sp4_v_b_11 <X> T_7_27.sp4_h_r_11
 (15 12)  (357 444)  (357 444)  routing T_7_27.sp4_v_t_28 <X> T_7_27.lc_trk_g3_1
 (16 12)  (358 444)  (358 444)  routing T_7_27.sp4_v_t_28 <X> T_7_27.lc_trk_g3_1
 (17 12)  (359 444)  (359 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (368 444)  (368 444)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 444)  (370 444)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 444)  (371 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 444)  (372 444)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 444)  (374 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 444)  (378 444)  LC_6 Logic Functioning bit
 (37 12)  (379 444)  (379 444)  LC_6 Logic Functioning bit
 (39 12)  (381 444)  (381 444)  LC_6 Logic Functioning bit
 (40 12)  (382 444)  (382 444)  LC_6 Logic Functioning bit
 (41 12)  (383 444)  (383 444)  LC_6 Logic Functioning bit
 (42 12)  (384 444)  (384 444)  LC_6 Logic Functioning bit
 (43 12)  (385 444)  (385 444)  LC_6 Logic Functioning bit
 (50 12)  (392 444)  (392 444)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (353 445)  (353 445)  routing T_7_27.sp4_v_b_11 <X> T_7_27.sp4_h_r_11
 (14 13)  (356 445)  (356 445)  routing T_7_27.sp4_h_r_24 <X> T_7_27.lc_trk_g3_0
 (15 13)  (357 445)  (357 445)  routing T_7_27.sp4_h_r_24 <X> T_7_27.lc_trk_g3_0
 (16 13)  (358 445)  (358 445)  routing T_7_27.sp4_h_r_24 <X> T_7_27.lc_trk_g3_0
 (17 13)  (359 445)  (359 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (364 445)  (364 445)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (365 445)  (365 445)  routing T_7_27.sp12_v_t_9 <X> T_7_27.lc_trk_g3_2
 (28 13)  (370 445)  (370 445)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 445)  (371 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 445)  (372 445)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 445)  (373 445)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 445)  (378 445)  LC_6 Logic Functioning bit
 (37 13)  (379 445)  (379 445)  LC_6 Logic Functioning bit
 (38 13)  (380 445)  (380 445)  LC_6 Logic Functioning bit
 (39 13)  (381 445)  (381 445)  LC_6 Logic Functioning bit
 (40 13)  (382 445)  (382 445)  LC_6 Logic Functioning bit
 (42 13)  (384 445)  (384 445)  LC_6 Logic Functioning bit
 (43 13)  (385 445)  (385 445)  LC_6 Logic Functioning bit
 (16 14)  (358 446)  (358 446)  routing T_7_27.sp12_v_t_10 <X> T_7_27.lc_trk_g3_5
 (17 14)  (359 446)  (359 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (368 446)  (368 446)  routing T_7_27.lc_trk_g0_5 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 446)  (369 446)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 446)  (371 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 446)  (372 446)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 446)  (373 446)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 446)  (374 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 446)  (375 446)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 446)  (376 446)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 446)  (378 446)  LC_7 Logic Functioning bit
 (38 14)  (380 446)  (380 446)  LC_7 Logic Functioning bit
 (41 14)  (383 446)  (383 446)  LC_7 Logic Functioning bit
 (43 14)  (385 446)  (385 446)  LC_7 Logic Functioning bit
 (45 14)  (387 446)  (387 446)  LC_7 Logic Functioning bit
 (51 14)  (393 446)  (393 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (371 447)  (371 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 447)  (372 447)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 447)  (378 447)  LC_7 Logic Functioning bit
 (38 15)  (380 447)  (380 447)  LC_7 Logic Functioning bit
 (40 15)  (382 447)  (382 447)  LC_7 Logic Functioning bit
 (42 15)  (384 447)  (384 447)  LC_7 Logic Functioning bit
 (48 15)  (390 447)  (390 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_27

 (9 4)  (405 436)  (405 436)  routing T_8_27.sp4_h_l_36 <X> T_8_27.sp4_h_r_4
 (10 4)  (406 436)  (406 436)  routing T_8_27.sp4_h_l_36 <X> T_8_27.sp4_h_r_4
 (8 8)  (404 440)  (404 440)  routing T_8_27.sp4_v_b_1 <X> T_8_27.sp4_h_r_7
 (9 8)  (405 440)  (405 440)  routing T_8_27.sp4_v_b_1 <X> T_8_27.sp4_h_r_7
 (10 8)  (406 440)  (406 440)  routing T_8_27.sp4_v_b_1 <X> T_8_27.sp4_h_r_7
 (5 12)  (401 444)  (401 444)  routing T_8_27.sp4_h_l_43 <X> T_8_27.sp4_h_r_9
 (4 13)  (400 445)  (400 445)  routing T_8_27.sp4_h_l_43 <X> T_8_27.sp4_h_r_9
 (8 13)  (404 445)  (404 445)  routing T_8_27.sp4_h_l_41 <X> T_8_27.sp4_v_b_10
 (9 13)  (405 445)  (405 445)  routing T_8_27.sp4_h_l_41 <X> T_8_27.sp4_v_b_10
 (10 13)  (406 445)  (406 445)  routing T_8_27.sp4_h_l_41 <X> T_8_27.sp4_v_b_10


LogicTile_9_27

 (8 0)  (446 432)  (446 432)  routing T_9_27.sp4_h_l_36 <X> T_9_27.sp4_h_r_1
 (15 0)  (453 432)  (453 432)  routing T_9_27.sp4_h_r_1 <X> T_9_27.lc_trk_g0_1
 (16 0)  (454 432)  (454 432)  routing T_9_27.sp4_h_r_1 <X> T_9_27.lc_trk_g0_1
 (17 0)  (455 432)  (455 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (460 432)  (460 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 432)  (461 432)  routing T_9_27.sp12_h_l_16 <X> T_9_27.lc_trk_g0_3
 (26 0)  (464 432)  (464 432)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 432)  (465 432)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 432)  (466 432)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 432)  (469 432)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 432)  (472 432)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 432)  (475 432)  LC_0 Logic Functioning bit
 (38 0)  (476 432)  (476 432)  LC_0 Logic Functioning bit
 (39 0)  (477 432)  (477 432)  LC_0 Logic Functioning bit
 (41 0)  (479 432)  (479 432)  LC_0 Logic Functioning bit
 (42 0)  (480 432)  (480 432)  LC_0 Logic Functioning bit
 (43 0)  (481 432)  (481 432)  LC_0 Logic Functioning bit
 (18 1)  (456 433)  (456 433)  routing T_9_27.sp4_h_r_1 <X> T_9_27.lc_trk_g0_1
 (21 1)  (459 433)  (459 433)  routing T_9_27.sp12_h_l_16 <X> T_9_27.lc_trk_g0_3
 (27 1)  (465 433)  (465 433)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 433)  (466 433)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 433)  (467 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 433)  (468 433)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 433)  (469 433)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 433)  (470 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 433)  (472 433)  routing T_9_27.lc_trk_g1_1 <X> T_9_27.input_2_0
 (36 1)  (474 433)  (474 433)  LC_0 Logic Functioning bit
 (37 1)  (475 433)  (475 433)  LC_0 Logic Functioning bit
 (38 1)  (476 433)  (476 433)  LC_0 Logic Functioning bit
 (40 1)  (478 433)  (478 433)  LC_0 Logic Functioning bit
 (41 1)  (479 433)  (479 433)  LC_0 Logic Functioning bit
 (42 1)  (480 433)  (480 433)  LC_0 Logic Functioning bit
 (0 2)  (438 434)  (438 434)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (455 434)  (455 434)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 434)  (456 434)  routing T_9_27.bnr_op_5 <X> T_9_27.lc_trk_g0_5
 (22 2)  (460 434)  (460 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (461 434)  (461 434)  routing T_9_27.sp12_h_l_12 <X> T_9_27.lc_trk_g0_7
 (26 2)  (464 434)  (464 434)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 434)  (465 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 434)  (466 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 434)  (467 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 434)  (468 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 434)  (470 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 434)  (471 434)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 434)  (472 434)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 434)  (473 434)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.input_2_1
 (37 2)  (475 434)  (475 434)  LC_1 Logic Functioning bit
 (38 2)  (476 434)  (476 434)  LC_1 Logic Functioning bit
 (39 2)  (477 434)  (477 434)  LC_1 Logic Functioning bit
 (41 2)  (479 434)  (479 434)  LC_1 Logic Functioning bit
 (42 2)  (480 434)  (480 434)  LC_1 Logic Functioning bit
 (43 2)  (481 434)  (481 434)  LC_1 Logic Functioning bit
 (0 3)  (438 435)  (438 435)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (3 3)  (441 435)  (441 435)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_h_l_23
 (18 3)  (456 435)  (456 435)  routing T_9_27.bnr_op_5 <X> T_9_27.lc_trk_g0_5
 (22 3)  (460 435)  (460 435)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (461 435)  (461 435)  routing T_9_27.sp12_h_r_14 <X> T_9_27.lc_trk_g0_6
 (26 3)  (464 435)  (464 435)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 435)  (467 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 435)  (468 435)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 435)  (469 435)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 435)  (470 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (472 435)  (472 435)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.input_2_1
 (36 3)  (474 435)  (474 435)  LC_1 Logic Functioning bit
 (37 3)  (475 435)  (475 435)  LC_1 Logic Functioning bit
 (38 3)  (476 435)  (476 435)  LC_1 Logic Functioning bit
 (40 3)  (478 435)  (478 435)  LC_1 Logic Functioning bit
 (41 3)  (479 435)  (479 435)  LC_1 Logic Functioning bit
 (42 3)  (480 435)  (480 435)  LC_1 Logic Functioning bit
 (4 4)  (442 436)  (442 436)  routing T_9_27.sp4_h_l_38 <X> T_9_27.sp4_v_b_3
 (5 4)  (443 436)  (443 436)  routing T_9_27.sp4_v_t_38 <X> T_9_27.sp4_h_r_3
 (16 4)  (454 436)  (454 436)  routing T_9_27.sp12_h_r_9 <X> T_9_27.lc_trk_g1_1
 (17 4)  (455 436)  (455 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (29 4)  (467 436)  (467 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 436)  (471 436)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 436)  (472 436)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 436)  (474 436)  LC_2 Logic Functioning bit
 (37 4)  (475 436)  (475 436)  LC_2 Logic Functioning bit
 (38 4)  (476 436)  (476 436)  LC_2 Logic Functioning bit
 (39 4)  (477 436)  (477 436)  LC_2 Logic Functioning bit
 (40 4)  (478 436)  (478 436)  LC_2 Logic Functioning bit
 (42 4)  (480 436)  (480 436)  LC_2 Logic Functioning bit
 (43 4)  (481 436)  (481 436)  LC_2 Logic Functioning bit
 (50 4)  (488 436)  (488 436)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (443 437)  (443 437)  routing T_9_27.sp4_h_l_38 <X> T_9_27.sp4_v_b_3
 (28 5)  (466 437)  (466 437)  routing T_9_27.lc_trk_g2_0 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 437)  (467 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 437)  (469 437)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 437)  (474 437)  LC_2 Logic Functioning bit
 (37 5)  (475 437)  (475 437)  LC_2 Logic Functioning bit
 (39 5)  (477 437)  (477 437)  LC_2 Logic Functioning bit
 (40 5)  (478 437)  (478 437)  LC_2 Logic Functioning bit
 (41 5)  (479 437)  (479 437)  LC_2 Logic Functioning bit
 (42 5)  (480 437)  (480 437)  LC_2 Logic Functioning bit
 (43 5)  (481 437)  (481 437)  LC_2 Logic Functioning bit
 (14 6)  (452 438)  (452 438)  routing T_9_27.sp4_h_l_9 <X> T_9_27.lc_trk_g1_4
 (21 6)  (459 438)  (459 438)  routing T_9_27.bnr_op_7 <X> T_9_27.lc_trk_g1_7
 (22 6)  (460 438)  (460 438)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (14 7)  (452 439)  (452 439)  routing T_9_27.sp4_h_l_9 <X> T_9_27.lc_trk_g1_4
 (15 7)  (453 439)  (453 439)  routing T_9_27.sp4_h_l_9 <X> T_9_27.lc_trk_g1_4
 (16 7)  (454 439)  (454 439)  routing T_9_27.sp4_h_l_9 <X> T_9_27.lc_trk_g1_4
 (17 7)  (455 439)  (455 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (459 439)  (459 439)  routing T_9_27.bnr_op_7 <X> T_9_27.lc_trk_g1_7
 (22 7)  (460 439)  (460 439)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (461 439)  (461 439)  routing T_9_27.sp12_h_l_21 <X> T_9_27.lc_trk_g1_6
 (25 7)  (463 439)  (463 439)  routing T_9_27.sp12_h_l_21 <X> T_9_27.lc_trk_g1_6
 (14 8)  (452 440)  (452 440)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g2_0
 (26 8)  (464 440)  (464 440)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 440)  (465 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 440)  (466 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 440)  (467 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 440)  (468 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 440)  (470 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 440)  (473 440)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.input_2_4
 (36 8)  (474 440)  (474 440)  LC_4 Logic Functioning bit
 (38 8)  (476 440)  (476 440)  LC_4 Logic Functioning bit
 (41 8)  (479 440)  (479 440)  LC_4 Logic Functioning bit
 (43 8)  (481 440)  (481 440)  LC_4 Logic Functioning bit
 (45 8)  (483 440)  (483 440)  LC_4 Logic Functioning bit
 (6 9)  (444 441)  (444 441)  routing T_9_27.sp4_h_l_43 <X> T_9_27.sp4_h_r_6
 (14 9)  (452 441)  (452 441)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g2_0
 (15 9)  (453 441)  (453 441)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g2_0
 (16 9)  (454 441)  (454 441)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g2_0
 (17 9)  (455 441)  (455 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (464 441)  (464 441)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 441)  (467 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 441)  (469 441)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 441)  (470 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 441)  (471 441)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.input_2_4
 (36 9)  (474 441)  (474 441)  LC_4 Logic Functioning bit
 (38 9)  (476 441)  (476 441)  LC_4 Logic Functioning bit
 (40 9)  (478 441)  (478 441)  LC_4 Logic Functioning bit
 (43 9)  (481 441)  (481 441)  LC_4 Logic Functioning bit
 (14 10)  (452 442)  (452 442)  routing T_9_27.sp4_h_r_36 <X> T_9_27.lc_trk_g2_4
 (15 10)  (453 442)  (453 442)  routing T_9_27.sp4_h_l_16 <X> T_9_27.lc_trk_g2_5
 (16 10)  (454 442)  (454 442)  routing T_9_27.sp4_h_l_16 <X> T_9_27.lc_trk_g2_5
 (17 10)  (455 442)  (455 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (459 442)  (459 442)  routing T_9_27.sp4_h_r_39 <X> T_9_27.lc_trk_g2_7
 (22 10)  (460 442)  (460 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (461 442)  (461 442)  routing T_9_27.sp4_h_r_39 <X> T_9_27.lc_trk_g2_7
 (24 10)  (462 442)  (462 442)  routing T_9_27.sp4_h_r_39 <X> T_9_27.lc_trk_g2_7
 (25 10)  (463 442)  (463 442)  routing T_9_27.wire_logic_cluster/lc_6/out <X> T_9_27.lc_trk_g2_6
 (28 10)  (466 442)  (466 442)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 442)  (468 442)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 442)  (469 442)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 442)  (470 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 442)  (471 442)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 442)  (472 442)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 442)  (473 442)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.input_2_5
 (36 10)  (474 442)  (474 442)  LC_5 Logic Functioning bit
 (37 10)  (475 442)  (475 442)  LC_5 Logic Functioning bit
 (38 10)  (476 442)  (476 442)  LC_5 Logic Functioning bit
 (42 10)  (480 442)  (480 442)  LC_5 Logic Functioning bit
 (45 10)  (483 442)  (483 442)  LC_5 Logic Functioning bit
 (15 11)  (453 443)  (453 443)  routing T_9_27.sp4_h_r_36 <X> T_9_27.lc_trk_g2_4
 (16 11)  (454 443)  (454 443)  routing T_9_27.sp4_h_r_36 <X> T_9_27.lc_trk_g2_4
 (17 11)  (455 443)  (455 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (456 443)  (456 443)  routing T_9_27.sp4_h_l_16 <X> T_9_27.lc_trk_g2_5
 (22 11)  (460 443)  (460 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 443)  (464 443)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 443)  (467 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 443)  (470 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 443)  (471 443)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.input_2_5
 (36 11)  (474 443)  (474 443)  LC_5 Logic Functioning bit
 (37 11)  (475 443)  (475 443)  LC_5 Logic Functioning bit
 (38 11)  (476 443)  (476 443)  LC_5 Logic Functioning bit
 (39 11)  (477 443)  (477 443)  LC_5 Logic Functioning bit
 (22 12)  (460 444)  (460 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 444)  (461 444)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g3_3
 (24 12)  (462 444)  (462 444)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g3_3
 (25 12)  (463 444)  (463 444)  routing T_9_27.sp4_h_r_42 <X> T_9_27.lc_trk_g3_2
 (26 12)  (464 444)  (464 444)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 444)  (466 444)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 444)  (467 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 444)  (468 444)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 444)  (469 444)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 444)  (471 444)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 444)  (472 444)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 444)  (474 444)  LC_6 Logic Functioning bit
 (37 12)  (475 444)  (475 444)  LC_6 Logic Functioning bit
 (38 12)  (476 444)  (476 444)  LC_6 Logic Functioning bit
 (39 12)  (477 444)  (477 444)  LC_6 Logic Functioning bit
 (41 12)  (479 444)  (479 444)  LC_6 Logic Functioning bit
 (43 12)  (481 444)  (481 444)  LC_6 Logic Functioning bit
 (45 12)  (483 444)  (483 444)  LC_6 Logic Functioning bit
 (47 12)  (485 444)  (485 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (452 445)  (452 445)  routing T_9_27.sp4_r_v_b_40 <X> T_9_27.lc_trk_g3_0
 (17 13)  (455 445)  (455 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (459 445)  (459 445)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g3_3
 (22 13)  (460 445)  (460 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 445)  (461 445)  routing T_9_27.sp4_h_r_42 <X> T_9_27.lc_trk_g3_2
 (24 13)  (462 445)  (462 445)  routing T_9_27.sp4_h_r_42 <X> T_9_27.lc_trk_g3_2
 (25 13)  (463 445)  (463 445)  routing T_9_27.sp4_h_r_42 <X> T_9_27.lc_trk_g3_2
 (26 13)  (464 445)  (464 445)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 445)  (466 445)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 445)  (467 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 445)  (468 445)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 445)  (469 445)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 445)  (475 445)  LC_6 Logic Functioning bit
 (39 13)  (477 445)  (477 445)  LC_6 Logic Functioning bit
 (14 14)  (452 446)  (452 446)  routing T_9_27.wire_logic_cluster/lc_4/out <X> T_9_27.lc_trk_g3_4
 (17 14)  (455 446)  (455 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 446)  (456 446)  routing T_9_27.wire_logic_cluster/lc_5/out <X> T_9_27.lc_trk_g3_5
 (21 14)  (459 446)  (459 446)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g3_7
 (22 14)  (460 446)  (460 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 446)  (461 446)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g3_7
 (26 14)  (464 446)  (464 446)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 446)  (469 446)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 446)  (472 446)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (38 14)  (476 446)  (476 446)  LC_7 Logic Functioning bit
 (41 14)  (479 446)  (479 446)  LC_7 Logic Functioning bit
 (42 14)  (480 446)  (480 446)  LC_7 Logic Functioning bit
 (43 14)  (481 446)  (481 446)  LC_7 Logic Functioning bit
 (17 15)  (455 447)  (455 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (459 447)  (459 447)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g3_7
 (22 15)  (460 447)  (460 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 447)  (461 447)  routing T_9_27.sp4_v_b_46 <X> T_9_27.lc_trk_g3_6
 (24 15)  (462 447)  (462 447)  routing T_9_27.sp4_v_b_46 <X> T_9_27.lc_trk_g3_6
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 447)  (469 447)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 447)  (470 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (471 447)  (471 447)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.input_2_7
 (34 15)  (472 447)  (472 447)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.input_2_7
 (39 15)  (477 447)  (477 447)  LC_7 Logic Functioning bit
 (40 15)  (478 447)  (478 447)  LC_7 Logic Functioning bit
 (42 15)  (480 447)  (480 447)  LC_7 Logic Functioning bit
 (43 15)  (481 447)  (481 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (17 0)  (509 432)  (509 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (513 432)  (513 432)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g0_3
 (22 0)  (514 432)  (514 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 432)  (515 432)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g0_3
 (24 0)  (516 432)  (516 432)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g0_3
 (26 0)  (518 432)  (518 432)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 432)  (519 432)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 432)  (523 432)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 432)  (526 432)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 432)  (528 432)  LC_0 Logic Functioning bit
 (38 0)  (530 432)  (530 432)  LC_0 Logic Functioning bit
 (41 0)  (533 432)  (533 432)  LC_0 Logic Functioning bit
 (42 0)  (534 432)  (534 432)  LC_0 Logic Functioning bit
 (43 0)  (535 432)  (535 432)  LC_0 Logic Functioning bit
 (45 0)  (537 432)  (537 432)  LC_0 Logic Functioning bit
 (17 1)  (509 433)  (509 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (510 433)  (510 433)  routing T_10_27.sp4_r_v_b_34 <X> T_10_27.lc_trk_g0_1
 (21 1)  (513 433)  (513 433)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g0_3
 (22 1)  (514 433)  (514 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (515 433)  (515 433)  routing T_10_27.sp12_h_l_17 <X> T_10_27.lc_trk_g0_2
 (25 1)  (517 433)  (517 433)  routing T_10_27.sp12_h_l_17 <X> T_10_27.lc_trk_g0_2
 (26 1)  (518 433)  (518 433)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 433)  (519 433)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 433)  (520 433)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 433)  (521 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 433)  (524 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 433)  (525 433)  routing T_10_27.lc_trk_g2_0 <X> T_10_27.input_2_0
 (36 1)  (528 433)  (528 433)  LC_0 Logic Functioning bit
 (38 1)  (530 433)  (530 433)  LC_0 Logic Functioning bit
 (43 1)  (535 433)  (535 433)  LC_0 Logic Functioning bit
 (51 1)  (543 433)  (543 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (514 434)  (514 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (515 434)  (515 434)  routing T_10_27.sp12_h_l_12 <X> T_10_27.lc_trk_g0_7
 (25 2)  (517 434)  (517 434)  routing T_10_27.sp4_v_t_3 <X> T_10_27.lc_trk_g0_6
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 434)  (523 434)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 434)  (525 434)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 434)  (527 434)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.input_2_1
 (37 2)  (529 434)  (529 434)  LC_1 Logic Functioning bit
 (42 2)  (534 434)  (534 434)  LC_1 Logic Functioning bit
 (0 3)  (492 435)  (492 435)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (8 3)  (500 435)  (500 435)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_t_36
 (9 3)  (501 435)  (501 435)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_t_36
 (10 3)  (502 435)  (502 435)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_t_36
 (12 3)  (504 435)  (504 435)  routing T_10_27.sp4_h_l_39 <X> T_10_27.sp4_v_t_39
 (22 3)  (514 435)  (514 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 435)  (515 435)  routing T_10_27.sp4_v_t_3 <X> T_10_27.lc_trk_g0_6
 (25 3)  (517 435)  (517 435)  routing T_10_27.sp4_v_t_3 <X> T_10_27.lc_trk_g0_6
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 435)  (524 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (525 435)  (525 435)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.input_2_1
 (34 3)  (526 435)  (526 435)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.input_2_1
 (36 3)  (528 435)  (528 435)  LC_1 Logic Functioning bit
 (38 3)  (530 435)  (530 435)  LC_1 Logic Functioning bit
 (48 3)  (540 435)  (540 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (504 436)  (504 436)  routing T_10_27.sp4_v_b_5 <X> T_10_27.sp4_h_r_5
 (14 4)  (506 436)  (506 436)  routing T_10_27.wire_logic_cluster/lc_0/out <X> T_10_27.lc_trk_g1_0
 (16 4)  (508 436)  (508 436)  routing T_10_27.sp12_h_l_14 <X> T_10_27.lc_trk_g1_1
 (17 4)  (509 436)  (509 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (28 4)  (520 436)  (520 436)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 436)  (523 436)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 436)  (525 436)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 436)  (528 436)  LC_2 Logic Functioning bit
 (37 4)  (529 436)  (529 436)  LC_2 Logic Functioning bit
 (39 4)  (531 436)  (531 436)  LC_2 Logic Functioning bit
 (41 4)  (533 436)  (533 436)  LC_2 Logic Functioning bit
 (43 4)  (535 436)  (535 436)  LC_2 Logic Functioning bit
 (46 4)  (538 436)  (538 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (8 5)  (500 437)  (500 437)  routing T_10_27.sp4_h_l_41 <X> T_10_27.sp4_v_b_4
 (9 5)  (501 437)  (501 437)  routing T_10_27.sp4_h_l_41 <X> T_10_27.sp4_v_b_4
 (11 5)  (503 437)  (503 437)  routing T_10_27.sp4_v_b_5 <X> T_10_27.sp4_h_r_5
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 437)  (510 437)  routing T_10_27.sp12_h_l_14 <X> T_10_27.lc_trk_g1_1
 (26 5)  (518 437)  (518 437)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 437)  (520 437)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 437)  (521 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 437)  (522 437)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 437)  (524 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 437)  (527 437)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.input_2_2
 (36 5)  (528 437)  (528 437)  LC_2 Logic Functioning bit
 (37 5)  (529 437)  (529 437)  LC_2 Logic Functioning bit
 (39 5)  (531 437)  (531 437)  LC_2 Logic Functioning bit
 (22 6)  (514 438)  (514 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 438)  (515 438)  routing T_10_27.sp4_v_b_23 <X> T_10_27.lc_trk_g1_7
 (24 6)  (516 438)  (516 438)  routing T_10_27.sp4_v_b_23 <X> T_10_27.lc_trk_g1_7
 (27 6)  (519 438)  (519 438)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 438)  (522 438)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 438)  (523 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 438)  (525 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 438)  (526 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 438)  (527 438)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_3
 (37 6)  (529 438)  (529 438)  LC_3 Logic Functioning bit
 (39 6)  (531 438)  (531 438)  LC_3 Logic Functioning bit
 (42 6)  (534 438)  (534 438)  LC_3 Logic Functioning bit
 (45 6)  (537 438)  (537 438)  LC_3 Logic Functioning bit
 (47 6)  (539 438)  (539 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (506 439)  (506 439)  routing T_10_27.sp12_h_r_20 <X> T_10_27.lc_trk_g1_4
 (16 7)  (508 439)  (508 439)  routing T_10_27.sp12_h_r_20 <X> T_10_27.lc_trk_g1_4
 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (514 439)  (514 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 439)  (515 439)  routing T_10_27.sp4_h_r_6 <X> T_10_27.lc_trk_g1_6
 (24 7)  (516 439)  (516 439)  routing T_10_27.sp4_h_r_6 <X> T_10_27.lc_trk_g1_6
 (25 7)  (517 439)  (517 439)  routing T_10_27.sp4_h_r_6 <X> T_10_27.lc_trk_g1_6
 (26 7)  (518 439)  (518 439)  routing T_10_27.lc_trk_g0_3 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 439)  (522 439)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 439)  (524 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (525 439)  (525 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_3
 (35 7)  (527 439)  (527 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_3
 (38 7)  (530 439)  (530 439)  LC_3 Logic Functioning bit
 (51 7)  (543 439)  (543 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 440)  (506 440)  routing T_10_27.sp4_h_r_40 <X> T_10_27.lc_trk_g2_0
 (22 8)  (514 440)  (514 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (515 440)  (515 440)  routing T_10_27.sp4_v_t_30 <X> T_10_27.lc_trk_g2_3
 (24 8)  (516 440)  (516 440)  routing T_10_27.sp4_v_t_30 <X> T_10_27.lc_trk_g2_3
 (25 8)  (517 440)  (517 440)  routing T_10_27.sp4_h_r_42 <X> T_10_27.lc_trk_g2_2
 (6 9)  (498 441)  (498 441)  routing T_10_27.sp4_h_l_43 <X> T_10_27.sp4_h_r_6
 (14 9)  (506 441)  (506 441)  routing T_10_27.sp4_h_r_40 <X> T_10_27.lc_trk_g2_0
 (15 9)  (507 441)  (507 441)  routing T_10_27.sp4_h_r_40 <X> T_10_27.lc_trk_g2_0
 (16 9)  (508 441)  (508 441)  routing T_10_27.sp4_h_r_40 <X> T_10_27.lc_trk_g2_0
 (17 9)  (509 441)  (509 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (514 441)  (514 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 441)  (515 441)  routing T_10_27.sp4_h_r_42 <X> T_10_27.lc_trk_g2_2
 (24 9)  (516 441)  (516 441)  routing T_10_27.sp4_h_r_42 <X> T_10_27.lc_trk_g2_2
 (25 9)  (517 441)  (517 441)  routing T_10_27.sp4_h_r_42 <X> T_10_27.lc_trk_g2_2
 (13 10)  (505 442)  (505 442)  routing T_10_27.sp4_h_r_8 <X> T_10_27.sp4_v_t_45
 (14 10)  (506 442)  (506 442)  routing T_10_27.sp4_h_r_36 <X> T_10_27.lc_trk_g2_4
 (15 10)  (507 442)  (507 442)  routing T_10_27.sp4_h_l_16 <X> T_10_27.lc_trk_g2_5
 (16 10)  (508 442)  (508 442)  routing T_10_27.sp4_h_l_16 <X> T_10_27.lc_trk_g2_5
 (17 10)  (509 442)  (509 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (513 442)  (513 442)  routing T_10_27.sp4_v_t_26 <X> T_10_27.lc_trk_g2_7
 (22 10)  (514 442)  (514 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 442)  (515 442)  routing T_10_27.sp4_v_t_26 <X> T_10_27.lc_trk_g2_7
 (12 11)  (504 443)  (504 443)  routing T_10_27.sp4_h_r_8 <X> T_10_27.sp4_v_t_45
 (15 11)  (507 443)  (507 443)  routing T_10_27.sp4_h_r_36 <X> T_10_27.lc_trk_g2_4
 (16 11)  (508 443)  (508 443)  routing T_10_27.sp4_h_r_36 <X> T_10_27.lc_trk_g2_4
 (17 11)  (509 443)  (509 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (510 443)  (510 443)  routing T_10_27.sp4_h_l_16 <X> T_10_27.lc_trk_g2_5
 (21 11)  (513 443)  (513 443)  routing T_10_27.sp4_v_t_26 <X> T_10_27.lc_trk_g2_7
 (26 12)  (518 444)  (518 444)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 444)  (519 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 444)  (520 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 444)  (521 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 444)  (522 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 444)  (523 444)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 444)  (528 444)  LC_6 Logic Functioning bit
 (38 12)  (530 444)  (530 444)  LC_6 Logic Functioning bit
 (41 12)  (533 444)  (533 444)  LC_6 Logic Functioning bit
 (42 12)  (534 444)  (534 444)  LC_6 Logic Functioning bit
 (43 12)  (535 444)  (535 444)  LC_6 Logic Functioning bit
 (45 12)  (537 444)  (537 444)  LC_6 Logic Functioning bit
 (6 13)  (498 445)  (498 445)  routing T_10_27.sp4_h_l_44 <X> T_10_27.sp4_h_r_9
 (8 13)  (500 445)  (500 445)  routing T_10_27.sp4_h_l_47 <X> T_10_27.sp4_v_b_10
 (9 13)  (501 445)  (501 445)  routing T_10_27.sp4_h_l_47 <X> T_10_27.sp4_v_b_10
 (26 13)  (518 445)  (518 445)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 445)  (519 445)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 445)  (520 445)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 445)  (521 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 445)  (522 445)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 445)  (523 445)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 445)  (524 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 445)  (526 445)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.input_2_6
 (36 13)  (528 445)  (528 445)  LC_6 Logic Functioning bit
 (38 13)  (530 445)  (530 445)  LC_6 Logic Functioning bit
 (43 13)  (535 445)  (535 445)  LC_6 Logic Functioning bit
 (48 13)  (540 445)  (540 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (507 446)  (507 446)  routing T_10_27.rgt_op_5 <X> T_10_27.lc_trk_g3_5
 (17 14)  (509 446)  (509 446)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 446)  (510 446)  routing T_10_27.rgt_op_5 <X> T_10_27.lc_trk_g3_5
 (22 14)  (514 446)  (514 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 446)  (515 446)  routing T_10_27.sp4_h_r_31 <X> T_10_27.lc_trk_g3_7
 (24 14)  (516 446)  (516 446)  routing T_10_27.sp4_h_r_31 <X> T_10_27.lc_trk_g3_7
 (25 14)  (517 446)  (517 446)  routing T_10_27.wire_logic_cluster/lc_6/out <X> T_10_27.lc_trk_g3_6
 (26 14)  (518 446)  (518 446)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 446)  (519 446)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 446)  (520 446)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 446)  (521 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 446)  (522 446)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 446)  (523 446)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 446)  (527 446)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.input_2_7
 (36 14)  (528 446)  (528 446)  LC_7 Logic Functioning bit
 (37 14)  (529 446)  (529 446)  LC_7 Logic Functioning bit
 (38 14)  (530 446)  (530 446)  LC_7 Logic Functioning bit
 (42 14)  (534 446)  (534 446)  LC_7 Logic Functioning bit
 (45 14)  (537 446)  (537 446)  LC_7 Logic Functioning bit
 (14 15)  (506 447)  (506 447)  routing T_10_27.sp4_h_l_17 <X> T_10_27.lc_trk_g3_4
 (15 15)  (507 447)  (507 447)  routing T_10_27.sp4_h_l_17 <X> T_10_27.lc_trk_g3_4
 (16 15)  (508 447)  (508 447)  routing T_10_27.sp4_h_l_17 <X> T_10_27.lc_trk_g3_4
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (513 447)  (513 447)  routing T_10_27.sp4_h_r_31 <X> T_10_27.lc_trk_g3_7
 (22 15)  (514 447)  (514 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 447)  (518 447)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 447)  (522 447)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 447)  (523 447)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 447)  (524 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (526 447)  (526 447)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.input_2_7
 (35 15)  (527 447)  (527 447)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.input_2_7
 (36 15)  (528 447)  (528 447)  LC_7 Logic Functioning bit
 (37 15)  (529 447)  (529 447)  LC_7 Logic Functioning bit
 (38 15)  (530 447)  (530 447)  LC_7 Logic Functioning bit
 (39 15)  (531 447)  (531 447)  LC_7 Logic Functioning bit
 (48 15)  (540 447)  (540 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_27

 (16 0)  (562 432)  (562 432)  routing T_11_27.sp12_h_l_14 <X> T_11_27.lc_trk_g0_1
 (17 0)  (563 432)  (563 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (568 432)  (568 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (575 432)  (575 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 432)  (578 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 432)  (579 432)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 432)  (580 432)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 432)  (582 432)  LC_0 Logic Functioning bit
 (37 0)  (583 432)  (583 432)  LC_0 Logic Functioning bit
 (38 0)  (584 432)  (584 432)  LC_0 Logic Functioning bit
 (39 0)  (585 432)  (585 432)  LC_0 Logic Functioning bit
 (45 0)  (591 432)  (591 432)  LC_0 Logic Functioning bit
 (18 1)  (564 433)  (564 433)  routing T_11_27.sp12_h_l_14 <X> T_11_27.lc_trk_g0_1
 (21 1)  (567 433)  (567 433)  routing T_11_27.sp4_r_v_b_32 <X> T_11_27.lc_trk_g0_3
 (27 1)  (573 433)  (573 433)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 433)  (574 433)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 433)  (575 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 433)  (576 433)  routing T_11_27.lc_trk_g0_3 <X> T_11_27.wire_logic_cluster/lc_0/in_1
 (40 1)  (586 433)  (586 433)  LC_0 Logic Functioning bit
 (41 1)  (587 433)  (587 433)  LC_0 Logic Functioning bit
 (42 1)  (588 433)  (588 433)  LC_0 Logic Functioning bit
 (43 1)  (589 433)  (589 433)  LC_0 Logic Functioning bit
 (48 1)  (594 433)  (594 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (599 433)  (599 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 434)  (546 434)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 434)  (560 434)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (26 2)  (572 434)  (572 434)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 434)  (574 434)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 434)  (575 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 434)  (576 434)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 434)  (579 434)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (37 2)  (583 434)  (583 434)  LC_1 Logic Functioning bit
 (38 2)  (584 434)  (584 434)  LC_1 Logic Functioning bit
 (39 2)  (585 434)  (585 434)  LC_1 Logic Functioning bit
 (45 2)  (591 434)  (591 434)  LC_1 Logic Functioning bit
 (46 2)  (592 434)  (592 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (3 3)  (549 435)  (549 435)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_l_23
 (14 3)  (560 435)  (560 435)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (15 3)  (561 435)  (561 435)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (16 3)  (562 435)  (562 435)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (17 3)  (563 435)  (563 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 3)  (574 435)  (574 435)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 435)  (575 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 435)  (577 435)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 435)  (586 435)  LC_1 Logic Functioning bit
 (41 3)  (587 435)  (587 435)  LC_1 Logic Functioning bit
 (42 3)  (588 435)  (588 435)  LC_1 Logic Functioning bit
 (43 3)  (589 435)  (589 435)  LC_1 Logic Functioning bit
 (46 3)  (592 435)  (592 435)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (546 436)  (546 436)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (1 4)  (547 436)  (547 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 437)  (546 437)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (1 5)  (547 437)  (547 437)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_7/cen
 (4 8)  (550 440)  (550 440)  routing T_11_27.sp4_h_l_37 <X> T_11_27.sp4_v_b_6
 (6 8)  (552 440)  (552 440)  routing T_11_27.sp4_h_l_37 <X> T_11_27.sp4_v_b_6
 (5 9)  (551 441)  (551 441)  routing T_11_27.sp4_h_l_37 <X> T_11_27.sp4_v_b_6
 (9 9)  (555 441)  (555 441)  routing T_11_27.sp4_v_t_42 <X> T_11_27.sp4_v_b_7
 (22 9)  (568 441)  (568 441)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 441)  (570 441)  routing T_11_27.tnr_op_2 <X> T_11_27.lc_trk_g2_2
 (16 10)  (562 442)  (562 442)  routing T_11_27.sp12_v_b_21 <X> T_11_27.lc_trk_g2_5
 (17 10)  (563 442)  (563 442)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (29 10)  (575 442)  (575 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 442)  (576 442)  routing T_11_27.lc_trk_g0_4 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 442)  (577 442)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 442)  (578 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 442)  (579 442)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 442)  (580 442)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 442)  (582 442)  LC_5 Logic Functioning bit
 (38 10)  (584 442)  (584 442)  LC_5 Logic Functioning bit
 (40 10)  (586 442)  (586 442)  LC_5 Logic Functioning bit
 (41 10)  (587 442)  (587 442)  LC_5 Logic Functioning bit
 (42 10)  (588 442)  (588 442)  LC_5 Logic Functioning bit
 (43 10)  (589 442)  (589 442)  LC_5 Logic Functioning bit
 (16 11)  (562 443)  (562 443)  routing T_11_27.sp12_v_b_12 <X> T_11_27.lc_trk_g2_4
 (17 11)  (563 443)  (563 443)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (564 443)  (564 443)  routing T_11_27.sp12_v_b_21 <X> T_11_27.lc_trk_g2_5
 (29 11)  (575 443)  (575 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (587 443)  (587 443)  LC_5 Logic Functioning bit
 (43 11)  (589 443)  (589 443)  LC_5 Logic Functioning bit
 (14 12)  (560 444)  (560 444)  routing T_11_27.sp4_v_t_21 <X> T_11_27.lc_trk_g3_0
 (17 12)  (563 444)  (563 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 444)  (568 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 444)  (569 444)  routing T_11_27.sp4_h_r_27 <X> T_11_27.lc_trk_g3_3
 (24 12)  (570 444)  (570 444)  routing T_11_27.sp4_h_r_27 <X> T_11_27.lc_trk_g3_3
 (14 13)  (560 445)  (560 445)  routing T_11_27.sp4_v_t_21 <X> T_11_27.lc_trk_g3_0
 (16 13)  (562 445)  (562 445)  routing T_11_27.sp4_v_t_21 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (564 445)  (564 445)  routing T_11_27.sp4_r_v_b_41 <X> T_11_27.lc_trk_g3_1
 (21 13)  (567 445)  (567 445)  routing T_11_27.sp4_h_r_27 <X> T_11_27.lc_trk_g3_3
 (15 14)  (561 446)  (561 446)  routing T_11_27.sp4_v_t_32 <X> T_11_27.lc_trk_g3_5
 (16 14)  (562 446)  (562 446)  routing T_11_27.sp4_v_t_32 <X> T_11_27.lc_trk_g3_5
 (17 14)  (563 446)  (563 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_12_27

 (5 0)  (605 432)  (605 432)  routing T_12_27.sp4_v_t_37 <X> T_12_27.sp4_h_r_0
 (19 0)  (619 432)  (619 432)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (626 432)  (626 432)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 432)  (627 432)  routing T_12_27.lc_trk_g1_0 <X> T_12_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 432)  (629 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 432)  (632 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 432)  (633 432)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 432)  (634 432)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 432)  (636 432)  LC_0 Logic Functioning bit
 (37 0)  (637 432)  (637 432)  LC_0 Logic Functioning bit
 (38 0)  (638 432)  (638 432)  LC_0 Logic Functioning bit
 (39 0)  (639 432)  (639 432)  LC_0 Logic Functioning bit
 (41 0)  (641 432)  (641 432)  LC_0 Logic Functioning bit
 (43 0)  (643 432)  (643 432)  LC_0 Logic Functioning bit
 (14 1)  (614 433)  (614 433)  routing T_12_27.sp4_h_r_0 <X> T_12_27.lc_trk_g0_0
 (15 1)  (615 433)  (615 433)  routing T_12_27.sp4_h_r_0 <X> T_12_27.lc_trk_g0_0
 (16 1)  (616 433)  (616 433)  routing T_12_27.sp4_h_r_0 <X> T_12_27.lc_trk_g0_0
 (17 1)  (617 433)  (617 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (629 433)  (629 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 433)  (637 433)  LC_0 Logic Functioning bit
 (39 1)  (639 433)  (639 433)  LC_0 Logic Functioning bit
 (47 1)  (647 433)  (647 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 434)  (600 434)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (2 2)  (602 434)  (602 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 434)  (614 434)  routing T_12_27.wire_logic_cluster/lc_4/out <X> T_12_27.lc_trk_g0_4
 (19 2)  (619 434)  (619 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (621 434)  (621 434)  routing T_12_27.sp4_v_b_15 <X> T_12_27.lc_trk_g0_7
 (22 2)  (622 434)  (622 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 434)  (623 434)  routing T_12_27.sp4_v_b_15 <X> T_12_27.lc_trk_g0_7
 (0 3)  (600 435)  (600 435)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (17 3)  (617 435)  (617 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 435)  (621 435)  routing T_12_27.sp4_v_b_15 <X> T_12_27.lc_trk_g0_7
 (27 4)  (627 436)  (627 436)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 436)  (628 436)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 436)  (629 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 436)  (631 436)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 436)  (632 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 436)  (634 436)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 436)  (641 436)  LC_2 Logic Functioning bit
 (43 4)  (643 436)  (643 436)  LC_2 Logic Functioning bit
 (5 5)  (605 437)  (605 437)  routing T_12_27.sp4_h_r_3 <X> T_12_27.sp4_v_b_3
 (15 5)  (615 437)  (615 437)  routing T_12_27.sp4_v_t_5 <X> T_12_27.lc_trk_g1_0
 (16 5)  (616 437)  (616 437)  routing T_12_27.sp4_v_t_5 <X> T_12_27.lc_trk_g1_0
 (17 5)  (617 437)  (617 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (622 437)  (622 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 437)  (623 437)  routing T_12_27.sp4_v_b_18 <X> T_12_27.lc_trk_g1_2
 (24 5)  (624 437)  (624 437)  routing T_12_27.sp4_v_b_18 <X> T_12_27.lc_trk_g1_2
 (29 5)  (629 437)  (629 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 437)  (630 437)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 437)  (636 437)  LC_2 Logic Functioning bit
 (38 5)  (638 437)  (638 437)  LC_2 Logic Functioning bit
 (46 5)  (646 437)  (646 437)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (12 6)  (612 438)  (612 438)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_l_40
 (16 6)  (616 438)  (616 438)  routing T_12_27.sp4_v_b_5 <X> T_12_27.lc_trk_g1_5
 (17 6)  (617 438)  (617 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 438)  (618 438)  routing T_12_27.sp4_v_b_5 <X> T_12_27.lc_trk_g1_5
 (15 7)  (615 439)  (615 439)  routing T_12_27.sp4_v_t_9 <X> T_12_27.lc_trk_g1_4
 (16 7)  (616 439)  (616 439)  routing T_12_27.sp4_v_t_9 <X> T_12_27.lc_trk_g1_4
 (17 7)  (617 439)  (617 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (10 8)  (610 440)  (610 440)  routing T_12_27.sp4_v_t_39 <X> T_12_27.sp4_h_r_7
 (13 8)  (613 440)  (613 440)  routing T_12_27.sp4_v_t_45 <X> T_12_27.sp4_v_b_8
 (15 8)  (615 440)  (615 440)  routing T_12_27.sp4_h_r_25 <X> T_12_27.lc_trk_g2_1
 (16 8)  (616 440)  (616 440)  routing T_12_27.sp4_h_r_25 <X> T_12_27.lc_trk_g2_1
 (17 8)  (617 440)  (617 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (626 440)  (626 440)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 440)  (627 440)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 440)  (629 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 440)  (631 440)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 440)  (632 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 440)  (633 440)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 440)  (634 440)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 440)  (635 440)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_4
 (36 8)  (636 440)  (636 440)  LC_4 Logic Functioning bit
 (38 8)  (638 440)  (638 440)  LC_4 Logic Functioning bit
 (43 8)  (643 440)  (643 440)  LC_4 Logic Functioning bit
 (45 8)  (645 440)  (645 440)  LC_4 Logic Functioning bit
 (18 9)  (618 441)  (618 441)  routing T_12_27.sp4_h_r_25 <X> T_12_27.lc_trk_g2_1
 (29 9)  (629 441)  (629 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 441)  (630 441)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 441)  (631 441)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 441)  (632 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 441)  (633 441)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_4
 (35 9)  (635 441)  (635 441)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_4
 (37 9)  (637 441)  (637 441)  LC_4 Logic Functioning bit
 (39 9)  (639 441)  (639 441)  LC_4 Logic Functioning bit
 (40 9)  (640 441)  (640 441)  LC_4 Logic Functioning bit
 (42 9)  (642 441)  (642 441)  LC_4 Logic Functioning bit
 (43 9)  (643 441)  (643 441)  LC_4 Logic Functioning bit
 (15 10)  (615 442)  (615 442)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g2_5
 (16 10)  (616 442)  (616 442)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g2_5
 (17 10)  (617 442)  (617 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (618 443)  (618 443)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g2_5
 (22 11)  (622 443)  (622 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 443)  (623 443)  routing T_12_27.sp4_v_b_46 <X> T_12_27.lc_trk_g2_6
 (24 11)  (624 443)  (624 443)  routing T_12_27.sp4_v_b_46 <X> T_12_27.lc_trk_g2_6
 (6 12)  (606 444)  (606 444)  routing T_12_27.sp4_v_t_43 <X> T_12_27.sp4_v_b_9
 (12 12)  (612 444)  (612 444)  routing T_12_27.sp4_v_t_46 <X> T_12_27.sp4_h_r_11
 (21 12)  (621 444)  (621 444)  routing T_12_27.sp12_v_t_0 <X> T_12_27.lc_trk_g3_3
 (22 12)  (622 444)  (622 444)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 444)  (624 444)  routing T_12_27.sp12_v_t_0 <X> T_12_27.lc_trk_g3_3
 (26 12)  (626 444)  (626 444)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 444)  (628 444)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 444)  (629 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 444)  (630 444)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 444)  (632 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 444)  (633 444)  routing T_12_27.lc_trk_g2_1 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 444)  (636 444)  LC_6 Logic Functioning bit
 (37 12)  (637 444)  (637 444)  LC_6 Logic Functioning bit
 (38 12)  (638 444)  (638 444)  LC_6 Logic Functioning bit
 (39 12)  (639 444)  (639 444)  LC_6 Logic Functioning bit
 (41 12)  (641 444)  (641 444)  LC_6 Logic Functioning bit
 (43 12)  (643 444)  (643 444)  LC_6 Logic Functioning bit
 (5 13)  (605 445)  (605 445)  routing T_12_27.sp4_v_t_43 <X> T_12_27.sp4_v_b_9
 (14 13)  (614 445)  (614 445)  routing T_12_27.tnl_op_0 <X> T_12_27.lc_trk_g3_0
 (15 13)  (615 445)  (615 445)  routing T_12_27.tnl_op_0 <X> T_12_27.lc_trk_g3_0
 (17 13)  (617 445)  (617 445)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (621 445)  (621 445)  routing T_12_27.sp12_v_t_0 <X> T_12_27.lc_trk_g3_3
 (22 13)  (622 445)  (622 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 445)  (623 445)  routing T_12_27.sp4_v_b_42 <X> T_12_27.lc_trk_g3_2
 (24 13)  (624 445)  (624 445)  routing T_12_27.sp4_v_b_42 <X> T_12_27.lc_trk_g3_2
 (27 13)  (627 445)  (627 445)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 445)  (629 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 445)  (636 445)  LC_6 Logic Functioning bit
 (38 13)  (638 445)  (638 445)  LC_6 Logic Functioning bit
 (17 14)  (617 446)  (617 446)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 446)  (618 446)  routing T_12_27.bnl_op_5 <X> T_12_27.lc_trk_g3_5
 (25 14)  (625 446)  (625 446)  routing T_12_27.sp4_v_b_30 <X> T_12_27.lc_trk_g3_6
 (26 14)  (626 446)  (626 446)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 446)  (627 446)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 446)  (628 446)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 446)  (629 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 446)  (630 446)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 446)  (632 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 446)  (633 446)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 446)  (634 446)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 446)  (636 446)  LC_7 Logic Functioning bit
 (38 14)  (638 446)  (638 446)  LC_7 Logic Functioning bit
 (41 14)  (641 446)  (641 446)  LC_7 Logic Functioning bit
 (42 14)  (642 446)  (642 446)  LC_7 Logic Functioning bit
 (43 14)  (643 446)  (643 446)  LC_7 Logic Functioning bit
 (50 14)  (650 446)  (650 446)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (618 447)  (618 447)  routing T_12_27.bnl_op_5 <X> T_12_27.lc_trk_g3_5
 (22 15)  (622 447)  (622 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 447)  (623 447)  routing T_12_27.sp4_v_b_30 <X> T_12_27.lc_trk_g3_6
 (26 15)  (626 447)  (626 447)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 447)  (629 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 447)  (631 447)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 447)  (636 447)  LC_7 Logic Functioning bit
 (38 15)  (638 447)  (638 447)  LC_7 Logic Functioning bit
 (42 15)  (642 447)  (642 447)  LC_7 Logic Functioning bit
 (52 15)  (652 447)  (652 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_27

 (27 0)  (681 432)  (681 432)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 432)  (682 432)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 432)  (683 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (39 0)  (693 432)  (693 432)  LC_0 Logic Functioning bit
 (41 0)  (695 432)  (695 432)  LC_0 Logic Functioning bit
 (42 0)  (696 432)  (696 432)  LC_0 Logic Functioning bit
 (44 0)  (698 432)  (698 432)  LC_0 Logic Functioning bit
 (45 0)  (699 432)  (699 432)  LC_0 Logic Functioning bit
 (46 0)  (700 432)  (700 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (702 432)  (702 432)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (690 433)  (690 433)  LC_0 Logic Functioning bit
 (39 1)  (693 433)  (693 433)  LC_0 Logic Functioning bit
 (41 1)  (695 433)  (695 433)  LC_0 Logic Functioning bit
 (42 1)  (696 433)  (696 433)  LC_0 Logic Functioning bit
 (49 1)  (703 433)  (703 433)  Carry_In_Mux bit 

 (53 1)  (707 433)  (707 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 434)  (681 434)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 434)  (682 434)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 434)  (690 434)  LC_1 Logic Functioning bit
 (39 2)  (693 434)  (693 434)  LC_1 Logic Functioning bit
 (41 2)  (695 434)  (695 434)  LC_1 Logic Functioning bit
 (42 2)  (696 434)  (696 434)  LC_1 Logic Functioning bit
 (44 2)  (698 434)  (698 434)  LC_1 Logic Functioning bit
 (45 2)  (699 434)  (699 434)  LC_1 Logic Functioning bit
 (0 3)  (654 435)  (654 435)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (36 3)  (690 435)  (690 435)  LC_1 Logic Functioning bit
 (39 3)  (693 435)  (693 435)  LC_1 Logic Functioning bit
 (41 3)  (695 435)  (695 435)  LC_1 Logic Functioning bit
 (42 3)  (696 435)  (696 435)  LC_1 Logic Functioning bit
 (47 3)  (701 435)  (701 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (705 435)  (705 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (706 435)  (706 435)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (675 436)  (675 436)  routing T_13_27.wire_logic_cluster/lc_3/out <X> T_13_27.lc_trk_g1_3
 (22 4)  (676 436)  (676 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 436)  (679 436)  routing T_13_27.wire_logic_cluster/lc_2/out <X> T_13_27.lc_trk_g1_2
 (27 4)  (681 436)  (681 436)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 436)  (683 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 436)  (686 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 436)  (690 436)  LC_2 Logic Functioning bit
 (39 4)  (693 436)  (693 436)  LC_2 Logic Functioning bit
 (41 4)  (695 436)  (695 436)  LC_2 Logic Functioning bit
 (42 4)  (696 436)  (696 436)  LC_2 Logic Functioning bit
 (44 4)  (698 436)  (698 436)  LC_2 Logic Functioning bit
 (45 4)  (699 436)  (699 436)  LC_2 Logic Functioning bit
 (52 4)  (706 436)  (706 436)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (660 437)  (660 437)  routing T_13_27.sp4_h_l_38 <X> T_13_27.sp4_h_r_3
 (22 5)  (676 437)  (676 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 437)  (684 437)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 437)  (690 437)  LC_2 Logic Functioning bit
 (39 5)  (693 437)  (693 437)  LC_2 Logic Functioning bit
 (41 5)  (695 437)  (695 437)  LC_2 Logic Functioning bit
 (42 5)  (696 437)  (696 437)  LC_2 Logic Functioning bit
 (51 5)  (705 437)  (705 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (671 438)  (671 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 438)  (672 438)  routing T_13_27.wire_logic_cluster/lc_5/out <X> T_13_27.lc_trk_g1_5
 (25 6)  (679 438)  (679 438)  routing T_13_27.wire_logic_cluster/lc_6/out <X> T_13_27.lc_trk_g1_6
 (27 6)  (681 438)  (681 438)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 438)  (683 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 438)  (686 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 438)  (690 438)  LC_3 Logic Functioning bit
 (39 6)  (693 438)  (693 438)  LC_3 Logic Functioning bit
 (41 6)  (695 438)  (695 438)  LC_3 Logic Functioning bit
 (42 6)  (696 438)  (696 438)  LC_3 Logic Functioning bit
 (44 6)  (698 438)  (698 438)  LC_3 Logic Functioning bit
 (45 6)  (699 438)  (699 438)  LC_3 Logic Functioning bit
 (52 6)  (706 438)  (706 438)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (676 439)  (676 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 439)  (684 439)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 439)  (690 439)  LC_3 Logic Functioning bit
 (39 7)  (693 439)  (693 439)  LC_3 Logic Functioning bit
 (41 7)  (695 439)  (695 439)  LC_3 Logic Functioning bit
 (42 7)  (696 439)  (696 439)  LC_3 Logic Functioning bit
 (48 7)  (702 439)  (702 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (706 439)  (706 439)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (707 439)  (707 439)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (659 440)  (659 440)  routing T_13_27.sp4_h_l_38 <X> T_13_27.sp4_h_r_6
 (27 8)  (681 440)  (681 440)  routing T_13_27.lc_trk_g3_4 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 440)  (682 440)  routing T_13_27.lc_trk_g3_4 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 440)  (683 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 440)  (684 440)  routing T_13_27.lc_trk_g3_4 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 440)  (686 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 440)  (690 440)  LC_4 Logic Functioning bit
 (39 8)  (693 440)  (693 440)  LC_4 Logic Functioning bit
 (41 8)  (695 440)  (695 440)  LC_4 Logic Functioning bit
 (42 8)  (696 440)  (696 440)  LC_4 Logic Functioning bit
 (44 8)  (698 440)  (698 440)  LC_4 Logic Functioning bit
 (45 8)  (699 440)  (699 440)  LC_4 Logic Functioning bit
 (46 8)  (700 440)  (700 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (706 440)  (706 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (658 441)  (658 441)  routing T_13_27.sp4_h_l_38 <X> T_13_27.sp4_h_r_6
 (36 9)  (690 441)  (690 441)  LC_4 Logic Functioning bit
 (39 9)  (693 441)  (693 441)  LC_4 Logic Functioning bit
 (41 9)  (695 441)  (695 441)  LC_4 Logic Functioning bit
 (42 9)  (696 441)  (696 441)  LC_4 Logic Functioning bit
 (27 10)  (681 442)  (681 442)  routing T_13_27.lc_trk_g1_5 <X> T_13_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 442)  (683 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 442)  (684 442)  routing T_13_27.lc_trk_g1_5 <X> T_13_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 442)  (686 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 442)  (690 442)  LC_5 Logic Functioning bit
 (39 10)  (693 442)  (693 442)  LC_5 Logic Functioning bit
 (41 10)  (695 442)  (695 442)  LC_5 Logic Functioning bit
 (42 10)  (696 442)  (696 442)  LC_5 Logic Functioning bit
 (44 10)  (698 442)  (698 442)  LC_5 Logic Functioning bit
 (45 10)  (699 442)  (699 442)  LC_5 Logic Functioning bit
 (51 10)  (705 442)  (705 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (657 443)  (657 443)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_l_22
 (36 11)  (690 443)  (690 443)  LC_5 Logic Functioning bit
 (39 11)  (693 443)  (693 443)  LC_5 Logic Functioning bit
 (41 11)  (695 443)  (695 443)  LC_5 Logic Functioning bit
 (42 11)  (696 443)  (696 443)  LC_5 Logic Functioning bit
 (51 11)  (705 443)  (705 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (658 444)  (658 444)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_9
 (14 12)  (668 444)  (668 444)  routing T_13_27.wire_logic_cluster/lc_0/out <X> T_13_27.lc_trk_g3_0
 (17 12)  (671 444)  (671 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 444)  (672 444)  routing T_13_27.wire_logic_cluster/lc_1/out <X> T_13_27.lc_trk_g3_1
 (27 12)  (681 444)  (681 444)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 444)  (683 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 444)  (684 444)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 444)  (686 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 444)  (690 444)  LC_6 Logic Functioning bit
 (39 12)  (693 444)  (693 444)  LC_6 Logic Functioning bit
 (41 12)  (695 444)  (695 444)  LC_6 Logic Functioning bit
 (42 12)  (696 444)  (696 444)  LC_6 Logic Functioning bit
 (44 12)  (698 444)  (698 444)  LC_6 Logic Functioning bit
 (45 12)  (699 444)  (699 444)  LC_6 Logic Functioning bit
 (51 12)  (705 444)  (705 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (659 445)  (659 445)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_9
 (11 13)  (665 445)  (665 445)  routing T_13_27.sp4_h_l_38 <X> T_13_27.sp4_h_r_11
 (13 13)  (667 445)  (667 445)  routing T_13_27.sp4_h_l_38 <X> T_13_27.sp4_h_r_11
 (17 13)  (671 445)  (671 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 445)  (684 445)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 445)  (690 445)  LC_6 Logic Functioning bit
 (39 13)  (693 445)  (693 445)  LC_6 Logic Functioning bit
 (41 13)  (695 445)  (695 445)  LC_6 Logic Functioning bit
 (42 13)  (696 445)  (696 445)  LC_6 Logic Functioning bit
 (46 13)  (700 445)  (700 445)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (706 445)  (706 445)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (668 446)  (668 446)  routing T_13_27.wire_logic_cluster/lc_4/out <X> T_13_27.lc_trk_g3_4
 (21 14)  (675 446)  (675 446)  routing T_13_27.wire_logic_cluster/lc_7/out <X> T_13_27.lc_trk_g3_7
 (22 14)  (676 446)  (676 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 446)  (681 446)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 446)  (682 446)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 446)  (683 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 446)  (684 446)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 446)  (686 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 446)  (690 446)  LC_7 Logic Functioning bit
 (39 14)  (693 446)  (693 446)  LC_7 Logic Functioning bit
 (41 14)  (695 446)  (695 446)  LC_7 Logic Functioning bit
 (42 14)  (696 446)  (696 446)  LC_7 Logic Functioning bit
 (44 14)  (698 446)  (698 446)  LC_7 Logic Functioning bit
 (45 14)  (699 446)  (699 446)  LC_7 Logic Functioning bit
 (17 15)  (671 447)  (671 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 447)  (684 447)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 447)  (690 447)  LC_7 Logic Functioning bit
 (39 15)  (693 447)  (693 447)  LC_7 Logic Functioning bit
 (41 15)  (695 447)  (695 447)  LC_7 Logic Functioning bit
 (42 15)  (696 447)  (696 447)  LC_7 Logic Functioning bit
 (46 15)  (700 447)  (700 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (707 447)  (707 447)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_27

 (12 0)  (720 432)  (720 432)  routing T_14_27.sp4_v_b_2 <X> T_14_27.sp4_h_r_2
 (26 0)  (734 432)  (734 432)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 432)  (735 432)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 432)  (736 432)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 432)  (737 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 432)  (738 432)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 432)  (740 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 432)  (741 432)  routing T_14_27.lc_trk_g2_1 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (38 0)  (746 432)  (746 432)  LC_0 Logic Functioning bit
 (39 0)  (747 432)  (747 432)  LC_0 Logic Functioning bit
 (42 0)  (750 432)  (750 432)  LC_0 Logic Functioning bit
 (43 0)  (751 432)  (751 432)  LC_0 Logic Functioning bit
 (45 0)  (753 432)  (753 432)  LC_0 Logic Functioning bit
 (11 1)  (719 433)  (719 433)  routing T_14_27.sp4_v_b_2 <X> T_14_27.sp4_h_r_2
 (26 1)  (734 433)  (734 433)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 433)  (736 433)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 433)  (737 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 433)  (740 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 433)  (742 433)  routing T_14_27.lc_trk_g1_1 <X> T_14_27.input_2_0
 (36 1)  (744 433)  (744 433)  LC_0 Logic Functioning bit
 (37 1)  (745 433)  (745 433)  LC_0 Logic Functioning bit
 (40 1)  (748 433)  (748 433)  LC_0 Logic Functioning bit
 (41 1)  (749 433)  (749 433)  LC_0 Logic Functioning bit
 (47 1)  (755 433)  (755 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 434)  (708 434)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (2 2)  (710 434)  (710 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (717 434)  (717 434)  routing T_14_27.sp4_v_b_1 <X> T_14_27.sp4_h_l_36
 (0 3)  (708 435)  (708 435)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (0 4)  (708 436)  (708 436)  routing T_14_27.lc_trk_g3_3 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (1 4)  (709 436)  (709 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (717 436)  (717 436)  routing T_14_27.sp4_v_t_41 <X> T_14_27.sp4_h_r_4
 (15 4)  (723 436)  (723 436)  routing T_14_27.bot_op_1 <X> T_14_27.lc_trk_g1_1
 (17 4)  (725 436)  (725 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (0 5)  (708 437)  (708 437)  routing T_14_27.lc_trk_g3_3 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (1 5)  (709 437)  (709 437)  routing T_14_27.lc_trk_g3_3 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (4 5)  (712 437)  (712 437)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_h_r_3
 (6 5)  (714 437)  (714 437)  routing T_14_27.sp4_h_l_42 <X> T_14_27.sp4_h_r_3
 (11 6)  (719 438)  (719 438)  routing T_14_27.sp4_h_r_11 <X> T_14_27.sp4_v_t_40
 (13 6)  (721 438)  (721 438)  routing T_14_27.sp4_h_r_11 <X> T_14_27.sp4_v_t_40
 (17 6)  (725 438)  (725 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (12 7)  (720 439)  (720 439)  routing T_14_27.sp4_h_r_11 <X> T_14_27.sp4_v_t_40
 (18 7)  (726 439)  (726 439)  routing T_14_27.sp4_r_v_b_29 <X> T_14_27.lc_trk_g1_5
 (16 8)  (724 440)  (724 440)  routing T_14_27.sp12_v_t_6 <X> T_14_27.lc_trk_g2_1
 (17 8)  (725 440)  (725 440)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (730 440)  (730 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (731 440)  (731 440)  routing T_14_27.sp12_v_b_19 <X> T_14_27.lc_trk_g2_3
 (14 9)  (722 441)  (722 441)  routing T_14_27.sp4_h_r_24 <X> T_14_27.lc_trk_g2_0
 (15 9)  (723 441)  (723 441)  routing T_14_27.sp4_h_r_24 <X> T_14_27.lc_trk_g2_0
 (16 9)  (724 441)  (724 441)  routing T_14_27.sp4_h_r_24 <X> T_14_27.lc_trk_g2_0
 (17 9)  (725 441)  (725 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (729 441)  (729 441)  routing T_14_27.sp12_v_b_19 <X> T_14_27.lc_trk_g2_3
 (22 10)  (730 442)  (730 442)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 442)  (731 442)  routing T_14_27.sp12_v_t_12 <X> T_14_27.lc_trk_g2_7
 (27 10)  (735 442)  (735 442)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 442)  (737 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 442)  (738 442)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 442)  (739 442)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 442)  (740 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 442)  (741 442)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 442)  (742 442)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 442)  (749 442)  LC_5 Logic Functioning bit
 (43 10)  (751 442)  (751 442)  LC_5 Logic Functioning bit
 (22 11)  (730 443)  (730 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 443)  (731 443)  routing T_14_27.sp4_h_r_30 <X> T_14_27.lc_trk_g2_6
 (24 11)  (732 443)  (732 443)  routing T_14_27.sp4_h_r_30 <X> T_14_27.lc_trk_g2_6
 (25 11)  (733 443)  (733 443)  routing T_14_27.sp4_h_r_30 <X> T_14_27.lc_trk_g2_6
 (26 11)  (734 443)  (734 443)  routing T_14_27.lc_trk_g2_3 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 443)  (736 443)  routing T_14_27.lc_trk_g2_3 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 443)  (737 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 443)  (744 443)  LC_5 Logic Functioning bit
 (38 11)  (746 443)  (746 443)  LC_5 Logic Functioning bit
 (47 11)  (755 443)  (755 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (730 444)  (730 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 444)  (731 444)  routing T_14_27.sp4_v_t_30 <X> T_14_27.lc_trk_g3_3
 (24 12)  (732 444)  (732 444)  routing T_14_27.sp4_v_t_30 <X> T_14_27.lc_trk_g3_3
 (31 12)  (739 444)  (739 444)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 444)  (740 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 444)  (741 444)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 444)  (743 444)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.input_2_6
 (37 12)  (745 444)  (745 444)  LC_6 Logic Functioning bit
 (43 12)  (751 444)  (751 444)  LC_6 Logic Functioning bit
 (52 12)  (760 444)  (760 444)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (736 445)  (736 445)  routing T_14_27.lc_trk_g2_0 <X> T_14_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 445)  (737 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 445)  (739 445)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 445)  (740 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 445)  (742 445)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.input_2_6
 (36 13)  (744 445)  (744 445)  LC_6 Logic Functioning bit
 (42 13)  (750 445)  (750 445)  LC_6 Logic Functioning bit
 (14 14)  (722 446)  (722 446)  routing T_14_27.sp12_v_t_3 <X> T_14_27.lc_trk_g3_4
 (16 14)  (724 446)  (724 446)  routing T_14_27.sp12_v_t_10 <X> T_14_27.lc_trk_g3_5
 (17 14)  (725 446)  (725 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (14 15)  (722 447)  (722 447)  routing T_14_27.sp12_v_t_3 <X> T_14_27.lc_trk_g3_4
 (15 15)  (723 447)  (723 447)  routing T_14_27.sp12_v_t_3 <X> T_14_27.lc_trk_g3_4
 (17 15)  (725 447)  (725 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_15_27

 (12 1)  (774 433)  (774 433)  routing T_15_27.sp4_h_r_2 <X> T_15_27.sp4_v_b_2
 (0 2)  (762 434)  (762 434)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (768 434)  (768 434)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_v_t_37
 (0 3)  (762 435)  (762 435)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (0 4)  (762 436)  (762 436)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (1 4)  (763 436)  (763 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (774 436)  (774 436)  routing T_15_27.sp4_h_l_39 <X> T_15_27.sp4_h_r_5
 (0 5)  (762 437)  (762 437)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (1 5)  (763 437)  (763 437)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (13 5)  (775 437)  (775 437)  routing T_15_27.sp4_h_l_39 <X> T_15_27.sp4_h_r_5
 (4 8)  (766 440)  (766 440)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_6
 (6 8)  (768 440)  (768 440)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_6
 (25 8)  (787 440)  (787 440)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (5 9)  (767 441)  (767 441)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_6
 (10 9)  (772 441)  (772 441)  routing T_15_27.sp4_h_r_2 <X> T_15_27.sp4_v_b_7
 (22 9)  (784 441)  (784 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 441)  (785 441)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (24 9)  (786 441)  (786 441)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (25 9)  (787 441)  (787 441)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g2_2
 (22 11)  (784 443)  (784 443)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 443)  (786 443)  routing T_15_27.tnr_op_6 <X> T_15_27.lc_trk_g2_6
 (21 12)  (783 444)  (783 444)  routing T_15_27.sp4_h_r_35 <X> T_15_27.lc_trk_g3_3
 (22 12)  (784 444)  (784 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 444)  (785 444)  routing T_15_27.sp4_h_r_35 <X> T_15_27.lc_trk_g3_3
 (24 12)  (786 444)  (786 444)  routing T_15_27.sp4_h_r_35 <X> T_15_27.lc_trk_g3_3
 (26 12)  (788 444)  (788 444)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 444)  (789 444)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 444)  (790 444)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 444)  (791 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 444)  (793 444)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 444)  (794 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 444)  (795 444)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 444)  (796 444)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 444)  (800 444)  LC_6 Logic Functioning bit
 (39 12)  (801 444)  (801 444)  LC_6 Logic Functioning bit
 (42 12)  (804 444)  (804 444)  LC_6 Logic Functioning bit
 (43 12)  (805 444)  (805 444)  LC_6 Logic Functioning bit
 (45 12)  (807 444)  (807 444)  LC_6 Logic Functioning bit
 (53 12)  (815 444)  (815 444)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (770 445)  (770 445)  routing T_15_27.sp4_h_l_47 <X> T_15_27.sp4_v_b_10
 (9 13)  (771 445)  (771 445)  routing T_15_27.sp4_h_l_47 <X> T_15_27.sp4_v_b_10
 (14 13)  (776 445)  (776 445)  routing T_15_27.sp4_h_r_24 <X> T_15_27.lc_trk_g3_0
 (15 13)  (777 445)  (777 445)  routing T_15_27.sp4_h_r_24 <X> T_15_27.lc_trk_g3_0
 (16 13)  (778 445)  (778 445)  routing T_15_27.sp4_h_r_24 <X> T_15_27.lc_trk_g3_0
 (17 13)  (779 445)  (779 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (788 445)  (788 445)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 445)  (790 445)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 445)  (791 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 445)  (793 445)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 445)  (794 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (795 445)  (795 445)  routing T_15_27.lc_trk_g2_2 <X> T_15_27.input_2_6
 (35 13)  (797 445)  (797 445)  routing T_15_27.lc_trk_g2_2 <X> T_15_27.input_2_6
 (36 13)  (798 445)  (798 445)  LC_6 Logic Functioning bit
 (37 13)  (799 445)  (799 445)  LC_6 Logic Functioning bit
 (40 13)  (802 445)  (802 445)  LC_6 Logic Functioning bit
 (41 13)  (803 445)  (803 445)  LC_6 Logic Functioning bit
 (53 13)  (815 445)  (815 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (773 446)  (773 446)  routing T_15_27.sp4_h_r_5 <X> T_15_27.sp4_v_t_46
 (13 14)  (775 446)  (775 446)  routing T_15_27.sp4_h_r_5 <X> T_15_27.sp4_v_t_46
 (25 14)  (787 446)  (787 446)  routing T_15_27.sp4_h_r_46 <X> T_15_27.lc_trk_g3_6
 (12 15)  (774 447)  (774 447)  routing T_15_27.sp4_h_r_5 <X> T_15_27.sp4_v_t_46
 (22 15)  (784 447)  (784 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 447)  (785 447)  routing T_15_27.sp4_h_r_46 <X> T_15_27.lc_trk_g3_6
 (24 15)  (786 447)  (786 447)  routing T_15_27.sp4_h_r_46 <X> T_15_27.lc_trk_g3_6
 (25 15)  (787 447)  (787 447)  routing T_15_27.sp4_h_r_46 <X> T_15_27.lc_trk_g3_6


LogicTile_16_27

 (12 0)  (828 432)  (828 432)  routing T_16_27.sp4_v_t_39 <X> T_16_27.sp4_h_r_2
 (14 2)  (830 434)  (830 434)  routing T_16_27.sp4_v_t_1 <X> T_16_27.lc_trk_g0_4
 (14 3)  (830 435)  (830 435)  routing T_16_27.sp4_v_t_1 <X> T_16_27.lc_trk_g0_4
 (16 3)  (832 435)  (832 435)  routing T_16_27.sp4_v_t_1 <X> T_16_27.lc_trk_g0_4
 (17 3)  (833 435)  (833 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (8 4)  (824 436)  (824 436)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_h_r_4
 (10 4)  (826 436)  (826 436)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_h_r_4
 (13 4)  (829 436)  (829 436)  routing T_16_27.sp4_v_t_40 <X> T_16_27.sp4_v_b_5
 (8 5)  (824 437)  (824 437)  routing T_16_27.sp4_h_r_4 <X> T_16_27.sp4_v_b_4
 (14 8)  (830 440)  (830 440)  routing T_16_27.rgt_op_0 <X> T_16_27.lc_trk_g2_0
 (8 9)  (824 441)  (824 441)  routing T_16_27.sp4_h_l_36 <X> T_16_27.sp4_v_b_7
 (9 9)  (825 441)  (825 441)  routing T_16_27.sp4_h_l_36 <X> T_16_27.sp4_v_b_7
 (10 9)  (826 441)  (826 441)  routing T_16_27.sp4_h_l_36 <X> T_16_27.sp4_v_b_7
 (15 9)  (831 441)  (831 441)  routing T_16_27.rgt_op_0 <X> T_16_27.lc_trk_g2_0
 (17 9)  (833 441)  (833 441)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 10)  (844 442)  (844 442)  routing T_16_27.lc_trk_g2_0 <X> T_16_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 442)  (845 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 442)  (847 442)  routing T_16_27.lc_trk_g0_4 <X> T_16_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 442)  (848 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 442)  (852 442)  LC_5 Logic Functioning bit
 (37 10)  (853 442)  (853 442)  LC_5 Logic Functioning bit
 (38 10)  (854 442)  (854 442)  LC_5 Logic Functioning bit
 (39 10)  (855 442)  (855 442)  LC_5 Logic Functioning bit
 (41 10)  (857 442)  (857 442)  LC_5 Logic Functioning bit
 (43 10)  (859 442)  (859 442)  LC_5 Logic Functioning bit
 (51 10)  (867 442)  (867 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (820 443)  (820 443)  routing T_16_27.sp4_v_b_1 <X> T_16_27.sp4_h_l_43
 (36 11)  (852 443)  (852 443)  LC_5 Logic Functioning bit
 (37 11)  (853 443)  (853 443)  LC_5 Logic Functioning bit
 (38 11)  (854 443)  (854 443)  LC_5 Logic Functioning bit
 (39 11)  (855 443)  (855 443)  LC_5 Logic Functioning bit
 (41 11)  (857 443)  (857 443)  LC_5 Logic Functioning bit
 (43 11)  (859 443)  (859 443)  LC_5 Logic Functioning bit
 (11 12)  (827 444)  (827 444)  routing T_16_27.sp4_h_l_40 <X> T_16_27.sp4_v_b_11
 (13 12)  (829 444)  (829 444)  routing T_16_27.sp4_h_l_40 <X> T_16_27.sp4_v_b_11
 (12 13)  (828 445)  (828 445)  routing T_16_27.sp4_h_l_40 <X> T_16_27.sp4_v_b_11
 (6 14)  (822 446)  (822 446)  routing T_16_27.sp4_h_l_41 <X> T_16_27.sp4_v_t_44


LogicTile_17_27

 (14 0)  (888 432)  (888 432)  routing T_17_27.wire_logic_cluster/lc_0/out <X> T_17_27.lc_trk_g0_0
 (26 0)  (900 432)  (900 432)  routing T_17_27.lc_trk_g1_7 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 432)  (902 432)  routing T_17_27.lc_trk_g2_1 <X> T_17_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 432)  (903 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 432)  (905 432)  routing T_17_27.lc_trk_g0_7 <X> T_17_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 432)  (906 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 432)  (910 432)  LC_0 Logic Functioning bit
 (37 0)  (911 432)  (911 432)  LC_0 Logic Functioning bit
 (42 0)  (916 432)  (916 432)  LC_0 Logic Functioning bit
 (43 0)  (917 432)  (917 432)  LC_0 Logic Functioning bit
 (45 0)  (919 432)  (919 432)  LC_0 Logic Functioning bit
 (17 1)  (891 433)  (891 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 433)  (896 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 433)  (897 433)  routing T_17_27.sp4_v_b_18 <X> T_17_27.lc_trk_g0_2
 (24 1)  (898 433)  (898 433)  routing T_17_27.sp4_v_b_18 <X> T_17_27.lc_trk_g0_2
 (26 1)  (900 433)  (900 433)  routing T_17_27.lc_trk_g1_7 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 433)  (901 433)  routing T_17_27.lc_trk_g1_7 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 433)  (903 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 433)  (905 433)  routing T_17_27.lc_trk_g0_7 <X> T_17_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 433)  (906 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 433)  (910 433)  LC_0 Logic Functioning bit
 (37 1)  (911 433)  (911 433)  LC_0 Logic Functioning bit
 (39 1)  (913 433)  (913 433)  LC_0 Logic Functioning bit
 (43 1)  (917 433)  (917 433)  LC_0 Logic Functioning bit
 (0 2)  (874 434)  (874 434)  routing T_17_27.glb_netwk_3 <X> T_17_27.wire_logic_cluster/lc_7/clk
 (2 2)  (876 434)  (876 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (879 434)  (879 434)  routing T_17_27.sp4_v_t_37 <X> T_17_27.sp4_h_l_37
 (22 2)  (896 434)  (896 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (874 435)  (874 435)  routing T_17_27.glb_netwk_3 <X> T_17_27.wire_logic_cluster/lc_7/clk
 (6 3)  (880 435)  (880 435)  routing T_17_27.sp4_v_t_37 <X> T_17_27.sp4_h_l_37
 (21 3)  (895 435)  (895 435)  routing T_17_27.sp4_r_v_b_31 <X> T_17_27.lc_trk_g0_7
 (14 6)  (888 438)  (888 438)  routing T_17_27.sp4_v_b_4 <X> T_17_27.lc_trk_g1_4
 (21 6)  (895 438)  (895 438)  routing T_17_27.sp4_h_l_2 <X> T_17_27.lc_trk_g1_7
 (22 6)  (896 438)  (896 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 438)  (897 438)  routing T_17_27.sp4_h_l_2 <X> T_17_27.lc_trk_g1_7
 (24 6)  (898 438)  (898 438)  routing T_17_27.sp4_h_l_2 <X> T_17_27.lc_trk_g1_7
 (5 7)  (879 439)  (879 439)  routing T_17_27.sp4_h_l_38 <X> T_17_27.sp4_v_t_38
 (16 7)  (890 439)  (890 439)  routing T_17_27.sp4_v_b_4 <X> T_17_27.lc_trk_g1_4
 (17 7)  (891 439)  (891 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (17 8)  (891 440)  (891 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (892 441)  (892 441)  routing T_17_27.sp4_r_v_b_33 <X> T_17_27.lc_trk_g2_1
 (21 10)  (895 442)  (895 442)  routing T_17_27.sp4_v_t_26 <X> T_17_27.lc_trk_g2_7
 (22 10)  (896 442)  (896 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 442)  (897 442)  routing T_17_27.sp4_v_t_26 <X> T_17_27.lc_trk_g2_7
 (26 10)  (900 442)  (900 442)  routing T_17_27.lc_trk_g1_4 <X> T_17_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 442)  (901 442)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 442)  (902 442)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 442)  (903 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 442)  (904 442)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 442)  (906 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 442)  (910 442)  LC_5 Logic Functioning bit
 (38 10)  (912 442)  (912 442)  LC_5 Logic Functioning bit
 (41 10)  (915 442)  (915 442)  LC_5 Logic Functioning bit
 (43 10)  (917 442)  (917 442)  LC_5 Logic Functioning bit
 (45 10)  (919 442)  (919 442)  LC_5 Logic Functioning bit
 (46 10)  (920 442)  (920 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (925 442)  (925 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (879 443)  (879 443)  routing T_17_27.sp4_h_l_43 <X> T_17_27.sp4_v_t_43
 (21 11)  (895 443)  (895 443)  routing T_17_27.sp4_v_t_26 <X> T_17_27.lc_trk_g2_7
 (27 11)  (901 443)  (901 443)  routing T_17_27.lc_trk_g1_4 <X> T_17_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 443)  (903 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 443)  (905 443)  routing T_17_27.lc_trk_g0_2 <X> T_17_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 443)  (911 443)  LC_5 Logic Functioning bit
 (39 11)  (913 443)  (913 443)  LC_5 Logic Functioning bit
 (41 11)  (915 443)  (915 443)  LC_5 Logic Functioning bit
 (43 11)  (917 443)  (917 443)  LC_5 Logic Functioning bit
 (48 11)  (922 443)  (922 443)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (28 12)  (902 444)  (902 444)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 444)  (903 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 444)  (904 444)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 444)  (905 444)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 444)  (906 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 444)  (907 444)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 444)  (908 444)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 444)  (910 444)  LC_6 Logic Functioning bit
 (37 12)  (911 444)  (911 444)  LC_6 Logic Functioning bit
 (38 12)  (912 444)  (912 444)  LC_6 Logic Functioning bit
 (39 12)  (913 444)  (913 444)  LC_6 Logic Functioning bit
 (41 12)  (915 444)  (915 444)  LC_6 Logic Functioning bit
 (43 12)  (917 444)  (917 444)  LC_6 Logic Functioning bit
 (45 12)  (919 444)  (919 444)  LC_6 Logic Functioning bit
 (26 13)  (900 445)  (900 445)  routing T_17_27.lc_trk_g0_2 <X> T_17_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 445)  (903 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 445)  (904 445)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 445)  (905 445)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 445)  (910 445)  LC_6 Logic Functioning bit
 (38 13)  (912 445)  (912 445)  LC_6 Logic Functioning bit
 (51 13)  (925 445)  (925 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (926 445)  (926 445)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (891 446)  (891 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 446)  (892 446)  routing T_17_27.wire_logic_cluster/lc_5/out <X> T_17_27.lc_trk_g3_5
 (25 14)  (899 446)  (899 446)  routing T_17_27.wire_logic_cluster/lc_6/out <X> T_17_27.lc_trk_g3_6
 (22 15)  (896 447)  (896 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_27

 (8 5)  (936 437)  (936 437)  routing T_18_27.sp4_h_l_41 <X> T_18_27.sp4_v_b_4
 (9 5)  (937 437)  (937 437)  routing T_18_27.sp4_h_l_41 <X> T_18_27.sp4_v_b_4
 (5 7)  (933 439)  (933 439)  routing T_18_27.sp4_h_l_38 <X> T_18_27.sp4_v_t_38
 (11 8)  (939 440)  (939 440)  routing T_18_27.sp4_h_l_39 <X> T_18_27.sp4_v_b_8
 (13 8)  (941 440)  (941 440)  routing T_18_27.sp4_h_l_39 <X> T_18_27.sp4_v_b_8
 (12 9)  (940 441)  (940 441)  routing T_18_27.sp4_h_l_39 <X> T_18_27.sp4_v_b_8
 (12 14)  (940 446)  (940 446)  routing T_18_27.sp4_v_t_46 <X> T_18_27.sp4_h_l_46
 (11 15)  (939 447)  (939 447)  routing T_18_27.sp4_v_t_46 <X> T_18_27.sp4_h_l_46


LogicTile_1_26

 (28 0)  (46 416)  (46 416)  routing T_1_26.lc_trk_g2_1 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 416)  (47 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 416)  (49 416)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 416)  (50 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 416)  (52 416)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 416)  (55 416)  LC_0 Logic Functioning bit
 (39 0)  (57 416)  (57 416)  LC_0 Logic Functioning bit
 (45 0)  (63 416)  (63 416)  LC_0 Logic Functioning bit
 (46 0)  (64 416)  (64 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (66 416)  (66 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (32 417)  (32 417)  routing T_1_26.sp4_r_v_b_35 <X> T_1_26.lc_trk_g0_0
 (17 1)  (35 417)  (35 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (47 417)  (47 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 417)  (49 417)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 417)  (54 417)  LC_0 Logic Functioning bit
 (37 1)  (55 417)  (55 417)  LC_0 Logic Functioning bit
 (38 1)  (56 417)  (56 417)  LC_0 Logic Functioning bit
 (39 1)  (57 417)  (57 417)  LC_0 Logic Functioning bit
 (44 1)  (62 417)  (62 417)  LC_0 Logic Functioning bit
 (0 2)  (18 418)  (18 418)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (20 418)  (20 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 419)  (18 419)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (16 6)  (34 422)  (34 422)  routing T_1_26.sp4_v_b_5 <X> T_1_26.lc_trk_g1_5
 (17 6)  (35 422)  (35 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (36 422)  (36 422)  routing T_1_26.sp4_v_b_5 <X> T_1_26.lc_trk_g1_5
 (25 6)  (43 422)  (43 422)  routing T_1_26.sp4_h_l_11 <X> T_1_26.lc_trk_g1_6
 (22 7)  (40 423)  (40 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (41 423)  (41 423)  routing T_1_26.sp4_h_l_11 <X> T_1_26.lc_trk_g1_6
 (24 7)  (42 423)  (42 423)  routing T_1_26.sp4_h_l_11 <X> T_1_26.lc_trk_g1_6
 (25 7)  (43 423)  (43 423)  routing T_1_26.sp4_h_l_11 <X> T_1_26.lc_trk_g1_6
 (17 8)  (35 424)  (35 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (1 14)  (19 430)  (19 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 431)  (18 431)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 431)  (19 431)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_7/s_r


LogicTile_2_26

 (27 0)  (99 416)  (99 416)  routing T_2_26.lc_trk_g3_0 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 416)  (100 416)  routing T_2_26.lc_trk_g3_0 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 416)  (108 416)  LC_0 Logic Functioning bit
 (39 0)  (111 416)  (111 416)  LC_0 Logic Functioning bit
 (41 0)  (113 416)  (113 416)  LC_0 Logic Functioning bit
 (42 0)  (114 416)  (114 416)  LC_0 Logic Functioning bit
 (44 0)  (116 416)  (116 416)  LC_0 Logic Functioning bit
 (45 0)  (117 416)  (117 416)  LC_0 Logic Functioning bit
 (36 1)  (108 417)  (108 417)  LC_0 Logic Functioning bit
 (39 1)  (111 417)  (111 417)  LC_0 Logic Functioning bit
 (41 1)  (113 417)  (113 417)  LC_0 Logic Functioning bit
 (42 1)  (114 417)  (114 417)  LC_0 Logic Functioning bit
 (49 1)  (121 417)  (121 417)  Carry_In_Mux bit 

 (0 2)  (72 418)  (72 418)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (99 418)  (99 418)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 418)  (100 418)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 418)  (101 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 418)  (104 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 418)  (108 418)  LC_1 Logic Functioning bit
 (39 2)  (111 418)  (111 418)  LC_1 Logic Functioning bit
 (41 2)  (113 418)  (113 418)  LC_1 Logic Functioning bit
 (42 2)  (114 418)  (114 418)  LC_1 Logic Functioning bit
 (44 2)  (116 418)  (116 418)  LC_1 Logic Functioning bit
 (45 2)  (117 418)  (117 418)  LC_1 Logic Functioning bit
 (0 3)  (72 419)  (72 419)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (36 3)  (108 419)  (108 419)  LC_1 Logic Functioning bit
 (39 3)  (111 419)  (111 419)  LC_1 Logic Functioning bit
 (41 3)  (113 419)  (113 419)  LC_1 Logic Functioning bit
 (42 3)  (114 419)  (114 419)  LC_1 Logic Functioning bit
 (21 4)  (93 420)  (93 420)  routing T_2_26.wire_logic_cluster/lc_3/out <X> T_2_26.lc_trk_g1_3
 (22 4)  (94 420)  (94 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 420)  (97 420)  routing T_2_26.wire_logic_cluster/lc_2/out <X> T_2_26.lc_trk_g1_2
 (27 4)  (99 420)  (99 420)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 420)  (101 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 420)  (104 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 420)  (108 420)  LC_2 Logic Functioning bit
 (39 4)  (111 420)  (111 420)  LC_2 Logic Functioning bit
 (41 4)  (113 420)  (113 420)  LC_2 Logic Functioning bit
 (42 4)  (114 420)  (114 420)  LC_2 Logic Functioning bit
 (44 4)  (116 420)  (116 420)  LC_2 Logic Functioning bit
 (45 4)  (117 420)  (117 420)  LC_2 Logic Functioning bit
 (22 5)  (94 421)  (94 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 421)  (102 421)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 421)  (108 421)  LC_2 Logic Functioning bit
 (39 5)  (111 421)  (111 421)  LC_2 Logic Functioning bit
 (41 5)  (113 421)  (113 421)  LC_2 Logic Functioning bit
 (42 5)  (114 421)  (114 421)  LC_2 Logic Functioning bit
 (11 6)  (83 422)  (83 422)  routing T_2_26.sp4_h_r_11 <X> T_2_26.sp4_v_t_40
 (13 6)  (85 422)  (85 422)  routing T_2_26.sp4_h_r_11 <X> T_2_26.sp4_v_t_40
 (17 6)  (89 422)  (89 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 422)  (90 422)  routing T_2_26.wire_logic_cluster/lc_5/out <X> T_2_26.lc_trk_g1_5
 (25 6)  (97 422)  (97 422)  routing T_2_26.wire_logic_cluster/lc_6/out <X> T_2_26.lc_trk_g1_6
 (27 6)  (99 422)  (99 422)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 422)  (101 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 422)  (104 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 422)  (108 422)  LC_3 Logic Functioning bit
 (39 6)  (111 422)  (111 422)  LC_3 Logic Functioning bit
 (41 6)  (113 422)  (113 422)  LC_3 Logic Functioning bit
 (42 6)  (114 422)  (114 422)  LC_3 Logic Functioning bit
 (44 6)  (116 422)  (116 422)  LC_3 Logic Functioning bit
 (45 6)  (117 422)  (117 422)  LC_3 Logic Functioning bit
 (12 7)  (84 423)  (84 423)  routing T_2_26.sp4_h_r_11 <X> T_2_26.sp4_v_t_40
 (22 7)  (94 423)  (94 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 423)  (102 423)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 423)  (108 423)  LC_3 Logic Functioning bit
 (39 7)  (111 423)  (111 423)  LC_3 Logic Functioning bit
 (41 7)  (113 423)  (113 423)  LC_3 Logic Functioning bit
 (42 7)  (114 423)  (114 423)  LC_3 Logic Functioning bit
 (27 8)  (99 424)  (99 424)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 424)  (100 424)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 424)  (101 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 424)  (102 424)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 424)  (104 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 424)  (108 424)  LC_4 Logic Functioning bit
 (39 8)  (111 424)  (111 424)  LC_4 Logic Functioning bit
 (41 8)  (113 424)  (113 424)  LC_4 Logic Functioning bit
 (42 8)  (114 424)  (114 424)  LC_4 Logic Functioning bit
 (44 8)  (116 424)  (116 424)  LC_4 Logic Functioning bit
 (45 8)  (117 424)  (117 424)  LC_4 Logic Functioning bit
 (36 9)  (108 425)  (108 425)  LC_4 Logic Functioning bit
 (39 9)  (111 425)  (111 425)  LC_4 Logic Functioning bit
 (41 9)  (113 425)  (113 425)  LC_4 Logic Functioning bit
 (42 9)  (114 425)  (114 425)  LC_4 Logic Functioning bit
 (27 10)  (99 426)  (99 426)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 426)  (101 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 426)  (102 426)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 426)  (104 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 426)  (108 426)  LC_5 Logic Functioning bit
 (39 10)  (111 426)  (111 426)  LC_5 Logic Functioning bit
 (41 10)  (113 426)  (113 426)  LC_5 Logic Functioning bit
 (42 10)  (114 426)  (114 426)  LC_5 Logic Functioning bit
 (44 10)  (116 426)  (116 426)  LC_5 Logic Functioning bit
 (45 10)  (117 426)  (117 426)  LC_5 Logic Functioning bit
 (36 11)  (108 427)  (108 427)  LC_5 Logic Functioning bit
 (39 11)  (111 427)  (111 427)  LC_5 Logic Functioning bit
 (41 11)  (113 427)  (113 427)  LC_5 Logic Functioning bit
 (42 11)  (114 427)  (114 427)  LC_5 Logic Functioning bit
 (14 12)  (86 428)  (86 428)  routing T_2_26.wire_logic_cluster/lc_0/out <X> T_2_26.lc_trk_g3_0
 (17 12)  (89 428)  (89 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 428)  (90 428)  routing T_2_26.wire_logic_cluster/lc_1/out <X> T_2_26.lc_trk_g3_1
 (27 12)  (99 428)  (99 428)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 428)  (101 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 428)  (102 428)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 428)  (104 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 428)  (108 428)  LC_6 Logic Functioning bit
 (39 12)  (111 428)  (111 428)  LC_6 Logic Functioning bit
 (41 12)  (113 428)  (113 428)  LC_6 Logic Functioning bit
 (42 12)  (114 428)  (114 428)  LC_6 Logic Functioning bit
 (44 12)  (116 428)  (116 428)  LC_6 Logic Functioning bit
 (45 12)  (117 428)  (117 428)  LC_6 Logic Functioning bit
 (17 13)  (89 429)  (89 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 429)  (102 429)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 429)  (108 429)  LC_6 Logic Functioning bit
 (39 13)  (111 429)  (111 429)  LC_6 Logic Functioning bit
 (41 13)  (113 429)  (113 429)  LC_6 Logic Functioning bit
 (42 13)  (114 429)  (114 429)  LC_6 Logic Functioning bit
 (14 14)  (86 430)  (86 430)  routing T_2_26.wire_logic_cluster/lc_4/out <X> T_2_26.lc_trk_g3_4
 (21 14)  (93 430)  (93 430)  routing T_2_26.wire_logic_cluster/lc_7/out <X> T_2_26.lc_trk_g3_7
 (22 14)  (94 430)  (94 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 430)  (99 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 430)  (100 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 430)  (101 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 430)  (102 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 430)  (104 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 430)  (108 430)  LC_7 Logic Functioning bit
 (39 14)  (111 430)  (111 430)  LC_7 Logic Functioning bit
 (41 14)  (113 430)  (113 430)  LC_7 Logic Functioning bit
 (42 14)  (114 430)  (114 430)  LC_7 Logic Functioning bit
 (44 14)  (116 430)  (116 430)  LC_7 Logic Functioning bit
 (45 14)  (117 430)  (117 430)  LC_7 Logic Functioning bit
 (17 15)  (89 431)  (89 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 431)  (102 431)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (108 431)  (108 431)  LC_7 Logic Functioning bit
 (39 15)  (111 431)  (111 431)  LC_7 Logic Functioning bit
 (41 15)  (113 431)  (113 431)  LC_7 Logic Functioning bit
 (42 15)  (114 431)  (114 431)  LC_7 Logic Functioning bit


LogicTile_3_26

 (3 0)  (129 416)  (129 416)  routing T_3_26.sp12_v_t_23 <X> T_3_26.sp12_v_b_0
 (29 0)  (155 416)  (155 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 416)  (156 416)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 416)  (157 416)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 416)  (158 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 416)  (159 416)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 416)  (160 416)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 416)  (162 416)  LC_0 Logic Functioning bit
 (38 0)  (164 416)  (164 416)  LC_0 Logic Functioning bit
 (45 0)  (171 416)  (171 416)  LC_0 Logic Functioning bit
 (46 0)  (172 416)  (172 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (154 417)  (154 417)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 417)  (155 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 417)  (156 417)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 417)  (162 417)  LC_0 Logic Functioning bit
 (37 1)  (163 417)  (163 417)  LC_0 Logic Functioning bit
 (38 1)  (164 417)  (164 417)  LC_0 Logic Functioning bit
 (39 1)  (165 417)  (165 417)  LC_0 Logic Functioning bit
 (40 1)  (166 417)  (166 417)  LC_0 Logic Functioning bit
 (42 1)  (168 417)  (168 417)  LC_0 Logic Functioning bit
 (0 2)  (126 418)  (126 418)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (2 2)  (128 418)  (128 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 418)  (140 418)  routing T_3_26.wire_logic_cluster/lc_4/out <X> T_3_26.lc_trk_g0_4
 (22 2)  (148 418)  (148 418)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (150 418)  (150 418)  routing T_3_26.top_op_7 <X> T_3_26.lc_trk_g0_7
 (25 2)  (151 418)  (151 418)  routing T_3_26.wire_logic_cluster/lc_6/out <X> T_3_26.lc_trk_g0_6
 (27 2)  (153 418)  (153 418)  routing T_3_26.lc_trk_g1_1 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 418)  (155 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 418)  (158 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 418)  (159 418)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 418)  (162 418)  LC_1 Logic Functioning bit
 (38 2)  (164 418)  (164 418)  LC_1 Logic Functioning bit
 (0 3)  (126 419)  (126 419)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (17 3)  (143 419)  (143 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (147 419)  (147 419)  routing T_3_26.top_op_7 <X> T_3_26.lc_trk_g0_7
 (22 3)  (148 419)  (148 419)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (36 3)  (162 419)  (162 419)  LC_1 Logic Functioning bit
 (38 3)  (164 419)  (164 419)  LC_1 Logic Functioning bit
 (12 4)  (138 420)  (138 420)  routing T_3_26.sp4_v_b_11 <X> T_3_26.sp4_h_r_5
 (15 4)  (141 420)  (141 420)  routing T_3_26.bot_op_1 <X> T_3_26.lc_trk_g1_1
 (17 4)  (143 420)  (143 420)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (19 4)  (145 420)  (145 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (148 420)  (148 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 420)  (150 420)  routing T_3_26.top_op_3 <X> T_3_26.lc_trk_g1_3
 (26 4)  (152 420)  (152 420)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 420)  (153 420)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 420)  (154 420)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 420)  (155 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 420)  (156 420)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 420)  (157 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 420)  (158 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 420)  (160 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 420)  (162 420)  LC_2 Logic Functioning bit
 (48 4)  (174 420)  (174 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (176 420)  (176 420)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (137 421)  (137 421)  routing T_3_26.sp4_v_b_11 <X> T_3_26.sp4_h_r_5
 (13 5)  (139 421)  (139 421)  routing T_3_26.sp4_v_b_11 <X> T_3_26.sp4_h_r_5
 (17 5)  (143 421)  (143 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (147 421)  (147 421)  routing T_3_26.top_op_3 <X> T_3_26.lc_trk_g1_3
 (26 5)  (152 421)  (152 421)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 421)  (153 421)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 421)  (155 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 421)  (156 421)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (14 6)  (140 422)  (140 422)  routing T_3_26.wire_logic_cluster/lc_4/out <X> T_3_26.lc_trk_g1_4
 (21 6)  (147 422)  (147 422)  routing T_3_26.wire_logic_cluster/lc_7/out <X> T_3_26.lc_trk_g1_7
 (22 6)  (148 422)  (148 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (151 422)  (151 422)  routing T_3_26.sp4_v_t_3 <X> T_3_26.lc_trk_g1_6
 (27 6)  (153 422)  (153 422)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 422)  (154 422)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 422)  (155 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 422)  (157 422)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 422)  (158 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 422)  (159 422)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 422)  (162 422)  LC_3 Logic Functioning bit
 (37 6)  (163 422)  (163 422)  LC_3 Logic Functioning bit
 (38 6)  (164 422)  (164 422)  LC_3 Logic Functioning bit
 (39 6)  (165 422)  (165 422)  LC_3 Logic Functioning bit
 (40 6)  (166 422)  (166 422)  LC_3 Logic Functioning bit
 (41 6)  (167 422)  (167 422)  LC_3 Logic Functioning bit
 (42 6)  (168 422)  (168 422)  LC_3 Logic Functioning bit
 (43 6)  (169 422)  (169 422)  LC_3 Logic Functioning bit
 (46 6)  (172 422)  (172 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (173 422)  (173 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (143 423)  (143 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (148 423)  (148 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (149 423)  (149 423)  routing T_3_26.sp4_v_t_3 <X> T_3_26.lc_trk_g1_6
 (25 7)  (151 423)  (151 423)  routing T_3_26.sp4_v_t_3 <X> T_3_26.lc_trk_g1_6
 (27 7)  (153 423)  (153 423)  routing T_3_26.lc_trk_g1_0 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 423)  (155 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 423)  (157 423)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 423)  (162 423)  LC_3 Logic Functioning bit
 (37 7)  (163 423)  (163 423)  LC_3 Logic Functioning bit
 (38 7)  (164 423)  (164 423)  LC_3 Logic Functioning bit
 (39 7)  (165 423)  (165 423)  LC_3 Logic Functioning bit
 (40 7)  (166 423)  (166 423)  LC_3 Logic Functioning bit
 (42 7)  (168 423)  (168 423)  LC_3 Logic Functioning bit
 (6 8)  (132 424)  (132 424)  routing T_3_26.sp4_v_t_38 <X> T_3_26.sp4_v_b_6
 (9 8)  (135 424)  (135 424)  routing T_3_26.sp4_v_t_42 <X> T_3_26.sp4_h_r_7
 (14 8)  (140 424)  (140 424)  routing T_3_26.wire_logic_cluster/lc_0/out <X> T_3_26.lc_trk_g2_0
 (21 8)  (147 424)  (147 424)  routing T_3_26.sp4_h_r_35 <X> T_3_26.lc_trk_g2_3
 (22 8)  (148 424)  (148 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (149 424)  (149 424)  routing T_3_26.sp4_h_r_35 <X> T_3_26.lc_trk_g2_3
 (24 8)  (150 424)  (150 424)  routing T_3_26.sp4_h_r_35 <X> T_3_26.lc_trk_g2_3
 (26 8)  (152 424)  (152 424)  routing T_3_26.lc_trk_g0_4 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 424)  (154 424)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 424)  (155 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 424)  (157 424)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 424)  (158 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (162 424)  (162 424)  LC_4 Logic Functioning bit
 (38 8)  (164 424)  (164 424)  LC_4 Logic Functioning bit
 (41 8)  (167 424)  (167 424)  LC_4 Logic Functioning bit
 (43 8)  (169 424)  (169 424)  LC_4 Logic Functioning bit
 (45 8)  (171 424)  (171 424)  LC_4 Logic Functioning bit
 (5 9)  (131 425)  (131 425)  routing T_3_26.sp4_v_t_38 <X> T_3_26.sp4_v_b_6
 (17 9)  (143 425)  (143 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (155 425)  (155 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 425)  (156 425)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 425)  (157 425)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 425)  (162 425)  LC_4 Logic Functioning bit
 (38 9)  (164 425)  (164 425)  LC_4 Logic Functioning bit
 (40 9)  (166 425)  (166 425)  LC_4 Logic Functioning bit
 (42 9)  (168 425)  (168 425)  LC_4 Logic Functioning bit
 (26 10)  (152 426)  (152 426)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 426)  (153 426)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 426)  (155 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 426)  (157 426)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 426)  (158 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 426)  (159 426)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 426)  (160 426)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 426)  (162 426)  LC_5 Logic Functioning bit
 (38 10)  (164 426)  (164 426)  LC_5 Logic Functioning bit
 (22 11)  (148 427)  (148 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (153 427)  (153 427)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 427)  (154 427)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 427)  (155 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 427)  (156 427)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 427)  (157 427)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (46 11)  (172 427)  (172 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (131 428)  (131 428)  routing T_3_26.sp4_v_b_9 <X> T_3_26.sp4_h_r_9
 (17 12)  (143 428)  (143 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (152 428)  (152 428)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 428)  (153 428)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 428)  (155 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 428)  (156 428)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 428)  (157 428)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 428)  (158 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (162 428)  (162 428)  LC_6 Logic Functioning bit
 (38 12)  (164 428)  (164 428)  LC_6 Logic Functioning bit
 (41 12)  (167 428)  (167 428)  LC_6 Logic Functioning bit
 (43 12)  (169 428)  (169 428)  LC_6 Logic Functioning bit
 (45 12)  (171 428)  (171 428)  LC_6 Logic Functioning bit
 (6 13)  (132 429)  (132 429)  routing T_3_26.sp4_v_b_9 <X> T_3_26.sp4_h_r_9
 (18 13)  (144 429)  (144 429)  routing T_3_26.sp4_r_v_b_41 <X> T_3_26.lc_trk_g3_1
 (26 13)  (152 429)  (152 429)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 429)  (155 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 429)  (156 429)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 429)  (157 429)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 429)  (162 429)  LC_6 Logic Functioning bit
 (38 13)  (164 429)  (164 429)  LC_6 Logic Functioning bit
 (40 13)  (166 429)  (166 429)  LC_6 Logic Functioning bit
 (42 13)  (168 429)  (168 429)  LC_6 Logic Functioning bit
 (21 14)  (147 430)  (147 430)  routing T_3_26.rgt_op_7 <X> T_3_26.lc_trk_g3_7
 (22 14)  (148 430)  (148 430)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 430)  (150 430)  routing T_3_26.rgt_op_7 <X> T_3_26.lc_trk_g3_7
 (25 14)  (151 430)  (151 430)  routing T_3_26.wire_logic_cluster/lc_6/out <X> T_3_26.lc_trk_g3_6
 (26 14)  (152 430)  (152 430)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 430)  (153 430)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 430)  (154 430)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 430)  (155 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 430)  (156 430)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 430)  (157 430)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 430)  (158 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 430)  (160 430)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 430)  (162 430)  LC_7 Logic Functioning bit
 (37 14)  (163 430)  (163 430)  LC_7 Logic Functioning bit
 (38 14)  (164 430)  (164 430)  LC_7 Logic Functioning bit
 (39 14)  (165 430)  (165 430)  LC_7 Logic Functioning bit
 (41 14)  (167 430)  (167 430)  LC_7 Logic Functioning bit
 (43 14)  (169 430)  (169 430)  LC_7 Logic Functioning bit
 (45 14)  (171 430)  (171 430)  LC_7 Logic Functioning bit
 (15 15)  (141 431)  (141 431)  routing T_3_26.tnr_op_4 <X> T_3_26.lc_trk_g3_4
 (17 15)  (143 431)  (143 431)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (148 431)  (148 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (152 431)  (152 431)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 431)  (155 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 431)  (156 431)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 431)  (157 431)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 431)  (162 431)  LC_7 Logic Functioning bit
 (38 15)  (164 431)  (164 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (22 0)  (202 416)  (202 416)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (204 416)  (204 416)  routing T_4_26.top_op_3 <X> T_4_26.lc_trk_g0_3
 (25 0)  (205 416)  (205 416)  routing T_4_26.wire_logic_cluster/lc_2/out <X> T_4_26.lc_trk_g0_2
 (26 0)  (206 416)  (206 416)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 416)  (209 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 416)  (211 416)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 416)  (212 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 416)  (213 416)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 416)  (215 416)  routing T_4_26.lc_trk_g0_4 <X> T_4_26.input_2_0
 (36 0)  (216 416)  (216 416)  LC_0 Logic Functioning bit
 (21 1)  (201 417)  (201 417)  routing T_4_26.top_op_3 <X> T_4_26.lc_trk_g0_3
 (22 1)  (202 417)  (202 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (206 417)  (206 417)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 417)  (209 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 417)  (210 417)  routing T_4_26.lc_trk_g0_3 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 417)  (211 417)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 417)  (212 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (180 418)  (180 418)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (182 418)  (182 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 418)  (194 418)  routing T_4_26.bnr_op_4 <X> T_4_26.lc_trk_g0_4
 (21 2)  (201 418)  (201 418)  routing T_4_26.bnr_op_7 <X> T_4_26.lc_trk_g0_7
 (22 2)  (202 418)  (202 418)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (205 418)  (205 418)  routing T_4_26.bnr_op_6 <X> T_4_26.lc_trk_g0_6
 (26 2)  (206 418)  (206 418)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 418)  (207 418)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 418)  (208 418)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 418)  (211 418)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 418)  (214 418)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 418)  (216 418)  LC_1 Logic Functioning bit
 (37 2)  (217 418)  (217 418)  LC_1 Logic Functioning bit
 (38 2)  (218 418)  (218 418)  LC_1 Logic Functioning bit
 (39 2)  (219 418)  (219 418)  LC_1 Logic Functioning bit
 (40 2)  (220 418)  (220 418)  LC_1 Logic Functioning bit
 (41 2)  (221 418)  (221 418)  LC_1 Logic Functioning bit
 (43 2)  (223 418)  (223 418)  LC_1 Logic Functioning bit
 (50 2)  (230 418)  (230 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 419)  (180 419)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (14 3)  (194 419)  (194 419)  routing T_4_26.bnr_op_4 <X> T_4_26.lc_trk_g0_4
 (17 3)  (197 419)  (197 419)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (201 419)  (201 419)  routing T_4_26.bnr_op_7 <X> T_4_26.lc_trk_g0_7
 (22 3)  (202 419)  (202 419)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (205 419)  (205 419)  routing T_4_26.bnr_op_6 <X> T_4_26.lc_trk_g0_6
 (27 3)  (207 419)  (207 419)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 419)  (209 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 419)  (210 419)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 419)  (211 419)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 419)  (216 419)  LC_1 Logic Functioning bit
 (37 3)  (217 419)  (217 419)  LC_1 Logic Functioning bit
 (38 3)  (218 419)  (218 419)  LC_1 Logic Functioning bit
 (39 3)  (219 419)  (219 419)  LC_1 Logic Functioning bit
 (40 3)  (220 419)  (220 419)  LC_1 Logic Functioning bit
 (41 3)  (221 419)  (221 419)  LC_1 Logic Functioning bit
 (42 3)  (222 419)  (222 419)  LC_1 Logic Functioning bit
 (43 3)  (223 419)  (223 419)  LC_1 Logic Functioning bit
 (48 3)  (228 419)  (228 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (232 419)  (232 419)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (13 4)  (193 420)  (193 420)  routing T_4_26.sp4_h_l_40 <X> T_4_26.sp4_v_b_5
 (26 4)  (206 420)  (206 420)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (32 4)  (212 420)  (212 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 420)  (213 420)  routing T_4_26.lc_trk_g2_1 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 420)  (216 420)  LC_2 Logic Functioning bit
 (37 4)  (217 420)  (217 420)  LC_2 Logic Functioning bit
 (38 4)  (218 420)  (218 420)  LC_2 Logic Functioning bit
 (42 4)  (222 420)  (222 420)  LC_2 Logic Functioning bit
 (45 4)  (225 420)  (225 420)  LC_2 Logic Functioning bit
 (4 5)  (184 421)  (184 421)  routing T_4_26.sp4_v_t_47 <X> T_4_26.sp4_h_r_3
 (12 5)  (192 421)  (192 421)  routing T_4_26.sp4_h_l_40 <X> T_4_26.sp4_v_b_5
 (26 5)  (206 421)  (206 421)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 421)  (207 421)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 421)  (208 421)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 421)  (209 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 421)  (212 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (215 421)  (215 421)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.input_2_2
 (36 5)  (216 421)  (216 421)  LC_2 Logic Functioning bit
 (37 5)  (217 421)  (217 421)  LC_2 Logic Functioning bit
 (39 5)  (219 421)  (219 421)  LC_2 Logic Functioning bit
 (43 5)  (223 421)  (223 421)  LC_2 Logic Functioning bit
 (48 5)  (228 421)  (228 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (201 422)  (201 422)  routing T_4_26.wire_logic_cluster/lc_7/out <X> T_4_26.lc_trk_g1_7
 (22 6)  (202 422)  (202 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (211 422)  (211 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 422)  (212 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 422)  (213 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 422)  (214 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (220 422)  (220 422)  LC_3 Logic Functioning bit
 (41 6)  (221 422)  (221 422)  LC_3 Logic Functioning bit
 (42 6)  (222 422)  (222 422)  LC_3 Logic Functioning bit
 (43 6)  (223 422)  (223 422)  LC_3 Logic Functioning bit
 (51 6)  (231 422)  (231 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (194 423)  (194 423)  routing T_4_26.top_op_4 <X> T_4_26.lc_trk_g1_4
 (15 7)  (195 423)  (195 423)  routing T_4_26.top_op_4 <X> T_4_26.lc_trk_g1_4
 (17 7)  (197 423)  (197 423)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (31 7)  (211 423)  (211 423)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (40 7)  (220 423)  (220 423)  LC_3 Logic Functioning bit
 (41 7)  (221 423)  (221 423)  LC_3 Logic Functioning bit
 (42 7)  (222 423)  (222 423)  LC_3 Logic Functioning bit
 (43 7)  (223 423)  (223 423)  LC_3 Logic Functioning bit
 (48 7)  (228 423)  (228 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (185 424)  (185 424)  routing T_4_26.sp4_v_t_43 <X> T_4_26.sp4_h_r_6
 (15 8)  (195 424)  (195 424)  routing T_4_26.tnl_op_1 <X> T_4_26.lc_trk_g2_1
 (17 8)  (197 424)  (197 424)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (201 424)  (201 424)  routing T_4_26.rgt_op_3 <X> T_4_26.lc_trk_g2_3
 (22 8)  (202 424)  (202 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (204 424)  (204 424)  routing T_4_26.rgt_op_3 <X> T_4_26.lc_trk_g2_3
 (26 8)  (206 424)  (206 424)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 424)  (208 424)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 424)  (209 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 424)  (211 424)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 424)  (212 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 424)  (213 424)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 424)  (214 424)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 424)  (216 424)  LC_4 Logic Functioning bit
 (37 8)  (217 424)  (217 424)  LC_4 Logic Functioning bit
 (38 8)  (218 424)  (218 424)  LC_4 Logic Functioning bit
 (39 8)  (219 424)  (219 424)  LC_4 Logic Functioning bit
 (41 8)  (221 424)  (221 424)  LC_4 Logic Functioning bit
 (42 8)  (222 424)  (222 424)  LC_4 Logic Functioning bit
 (43 8)  (223 424)  (223 424)  LC_4 Logic Functioning bit
 (18 9)  (198 425)  (198 425)  routing T_4_26.tnl_op_1 <X> T_4_26.lc_trk_g2_1
 (26 9)  (206 425)  (206 425)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 425)  (208 425)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 425)  (209 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 425)  (210 425)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 425)  (211 425)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 425)  (212 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (215 425)  (215 425)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.input_2_4
 (36 9)  (216 425)  (216 425)  LC_4 Logic Functioning bit
 (37 9)  (217 425)  (217 425)  LC_4 Logic Functioning bit
 (38 9)  (218 425)  (218 425)  LC_4 Logic Functioning bit
 (39 9)  (219 425)  (219 425)  LC_4 Logic Functioning bit
 (40 9)  (220 425)  (220 425)  LC_4 Logic Functioning bit
 (41 9)  (221 425)  (221 425)  LC_4 Logic Functioning bit
 (42 9)  (222 425)  (222 425)  LC_4 Logic Functioning bit
 (43 9)  (223 425)  (223 425)  LC_4 Logic Functioning bit
 (52 9)  (232 425)  (232 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (16 10)  (196 426)  (196 426)  routing T_4_26.sp4_v_b_37 <X> T_4_26.lc_trk_g2_5
 (17 10)  (197 426)  (197 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (198 426)  (198 426)  routing T_4_26.sp4_v_b_37 <X> T_4_26.lc_trk_g2_5
 (21 10)  (201 426)  (201 426)  routing T_4_26.bnl_op_7 <X> T_4_26.lc_trk_g2_7
 (22 10)  (202 426)  (202 426)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (206 426)  (206 426)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 426)  (207 426)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 426)  (208 426)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 426)  (209 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 426)  (210 426)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 426)  (212 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 426)  (213 426)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 426)  (214 426)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 426)  (215 426)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_5
 (36 10)  (216 426)  (216 426)  LC_5 Logic Functioning bit
 (38 10)  (218 426)  (218 426)  LC_5 Logic Functioning bit
 (41 10)  (221 426)  (221 426)  LC_5 Logic Functioning bit
 (42 10)  (222 426)  (222 426)  LC_5 Logic Functioning bit
 (43 10)  (223 426)  (223 426)  LC_5 Logic Functioning bit
 (45 10)  (225 426)  (225 426)  LC_5 Logic Functioning bit
 (51 10)  (231 426)  (231 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (198 427)  (198 427)  routing T_4_26.sp4_v_b_37 <X> T_4_26.lc_trk_g2_5
 (21 11)  (201 427)  (201 427)  routing T_4_26.bnl_op_7 <X> T_4_26.lc_trk_g2_7
 (22 11)  (202 427)  (202 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (203 427)  (203 427)  routing T_4_26.sp4_v_b_46 <X> T_4_26.lc_trk_g2_6
 (24 11)  (204 427)  (204 427)  routing T_4_26.sp4_v_b_46 <X> T_4_26.lc_trk_g2_6
 (26 11)  (206 427)  (206 427)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 427)  (209 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 427)  (212 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (213 427)  (213 427)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_5
 (36 11)  (216 427)  (216 427)  LC_5 Logic Functioning bit
 (38 11)  (218 427)  (218 427)  LC_5 Logic Functioning bit
 (43 11)  (223 427)  (223 427)  LC_5 Logic Functioning bit
 (15 12)  (195 428)  (195 428)  routing T_4_26.sp4_h_r_25 <X> T_4_26.lc_trk_g3_1
 (16 12)  (196 428)  (196 428)  routing T_4_26.sp4_h_r_25 <X> T_4_26.lc_trk_g3_1
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (202 428)  (202 428)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (204 428)  (204 428)  routing T_4_26.tnl_op_3 <X> T_4_26.lc_trk_g3_3
 (26 12)  (206 428)  (206 428)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (31 12)  (211 428)  (211 428)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 428)  (212 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 428)  (213 428)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 428)  (214 428)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 428)  (215 428)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.input_2_6
 (36 12)  (216 428)  (216 428)  LC_6 Logic Functioning bit
 (38 12)  (218 428)  (218 428)  LC_6 Logic Functioning bit
 (39 12)  (219 428)  (219 428)  LC_6 Logic Functioning bit
 (43 12)  (223 428)  (223 428)  LC_6 Logic Functioning bit
 (45 12)  (225 428)  (225 428)  LC_6 Logic Functioning bit
 (18 13)  (198 429)  (198 429)  routing T_4_26.sp4_h_r_25 <X> T_4_26.lc_trk_g3_1
 (21 13)  (201 429)  (201 429)  routing T_4_26.tnl_op_3 <X> T_4_26.lc_trk_g3_3
 (26 13)  (206 429)  (206 429)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 429)  (209 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 429)  (211 429)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 429)  (212 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (213 429)  (213 429)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.input_2_6
 (34 13)  (214 429)  (214 429)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.input_2_6
 (35 13)  (215 429)  (215 429)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.input_2_6
 (37 13)  (217 429)  (217 429)  LC_6 Logic Functioning bit
 (38 13)  (218 429)  (218 429)  LC_6 Logic Functioning bit
 (39 13)  (219 429)  (219 429)  LC_6 Logic Functioning bit
 (42 13)  (222 429)  (222 429)  LC_6 Logic Functioning bit
 (12 14)  (192 430)  (192 430)  routing T_4_26.sp4_v_b_11 <X> T_4_26.sp4_h_l_46
 (17 14)  (197 430)  (197 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 430)  (198 430)  routing T_4_26.wire_logic_cluster/lc_5/out <X> T_4_26.lc_trk_g3_5
 (22 14)  (202 430)  (202 430)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (204 430)  (204 430)  routing T_4_26.tnl_op_7 <X> T_4_26.lc_trk_g3_7
 (25 14)  (205 430)  (205 430)  routing T_4_26.wire_logic_cluster/lc_6/out <X> T_4_26.lc_trk_g3_6
 (26 14)  (206 430)  (206 430)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 430)  (207 430)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 430)  (208 430)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 430)  (209 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 430)  (210 430)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 430)  (211 430)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 430)  (212 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 430)  (214 430)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 430)  (216 430)  LC_7 Logic Functioning bit
 (37 14)  (217 430)  (217 430)  LC_7 Logic Functioning bit
 (38 14)  (218 430)  (218 430)  LC_7 Logic Functioning bit
 (39 14)  (219 430)  (219 430)  LC_7 Logic Functioning bit
 (41 14)  (221 430)  (221 430)  LC_7 Logic Functioning bit
 (43 14)  (223 430)  (223 430)  LC_7 Logic Functioning bit
 (45 14)  (225 430)  (225 430)  LC_7 Logic Functioning bit
 (21 15)  (201 431)  (201 431)  routing T_4_26.tnl_op_7 <X> T_4_26.lc_trk_g3_7
 (22 15)  (202 431)  (202 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 431)  (206 431)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 431)  (207 431)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 431)  (208 431)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 431)  (209 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 431)  (210 431)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 431)  (211 431)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (217 431)  (217 431)  LC_7 Logic Functioning bit
 (39 15)  (219 431)  (219 431)  LC_7 Logic Functioning bit


LogicTile_5_26

 (14 0)  (248 416)  (248 416)  routing T_5_26.wire_logic_cluster/lc_0/out <X> T_5_26.lc_trk_g0_0
 (25 0)  (259 416)  (259 416)  routing T_5_26.wire_logic_cluster/lc_2/out <X> T_5_26.lc_trk_g0_2
 (27 0)  (261 416)  (261 416)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 416)  (262 416)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 416)  (263 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 416)  (265 416)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 416)  (267 416)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 416)  (268 416)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 416)  (270 416)  LC_0 Logic Functioning bit
 (37 0)  (271 416)  (271 416)  LC_0 Logic Functioning bit
 (43 0)  (277 416)  (277 416)  LC_0 Logic Functioning bit
 (45 0)  (279 416)  (279 416)  LC_0 Logic Functioning bit
 (17 1)  (251 417)  (251 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (256 417)  (256 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (261 417)  (261 417)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 417)  (262 417)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 417)  (263 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 417)  (264 417)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 417)  (266 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 417)  (270 417)  LC_0 Logic Functioning bit
 (37 1)  (271 417)  (271 417)  LC_0 Logic Functioning bit
 (41 1)  (275 417)  (275 417)  LC_0 Logic Functioning bit
 (42 1)  (276 417)  (276 417)  LC_0 Logic Functioning bit
 (43 1)  (277 417)  (277 417)  LC_0 Logic Functioning bit
 (47 1)  (281 417)  (281 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (282 417)  (282 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (285 417)  (285 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 418)  (234 418)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (236 418)  (236 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (251 418)  (251 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (252 418)  (252 418)  routing T_5_26.wire_logic_cluster/lc_5/out <X> T_5_26.lc_trk_g0_5
 (22 2)  (256 418)  (256 418)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 418)  (258 418)  routing T_5_26.bot_op_7 <X> T_5_26.lc_trk_g0_7
 (26 2)  (260 418)  (260 418)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 418)  (261 418)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 418)  (265 418)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 418)  (267 418)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 418)  (270 418)  LC_1 Logic Functioning bit
 (38 2)  (272 418)  (272 418)  LC_1 Logic Functioning bit
 (41 2)  (275 418)  (275 418)  LC_1 Logic Functioning bit
 (42 2)  (276 418)  (276 418)  LC_1 Logic Functioning bit
 (43 2)  (277 418)  (277 418)  LC_1 Logic Functioning bit
 (45 2)  (279 418)  (279 418)  LC_1 Logic Functioning bit
 (52 2)  (286 418)  (286 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (287 418)  (287 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 419)  (234 419)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (22 3)  (256 419)  (256 419)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (258 419)  (258 419)  routing T_5_26.top_op_6 <X> T_5_26.lc_trk_g0_6
 (25 3)  (259 419)  (259 419)  routing T_5_26.top_op_6 <X> T_5_26.lc_trk_g0_6
 (27 3)  (261 419)  (261 419)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 419)  (262 419)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 419)  (266 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (267 419)  (267 419)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.input_2_1
 (34 3)  (268 419)  (268 419)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.input_2_1
 (35 3)  (269 419)  (269 419)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.input_2_1
 (36 3)  (270 419)  (270 419)  LC_1 Logic Functioning bit
 (38 3)  (272 419)  (272 419)  LC_1 Logic Functioning bit
 (43 3)  (277 419)  (277 419)  LC_1 Logic Functioning bit
 (17 4)  (251 420)  (251 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (252 420)  (252 420)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g1_1
 (21 4)  (255 420)  (255 420)  routing T_5_26.wire_logic_cluster/lc_3/out <X> T_5_26.lc_trk_g1_3
 (22 4)  (256 420)  (256 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (260 420)  (260 420)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 420)  (264 420)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 420)  (265 420)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 420)  (267 420)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 420)  (270 420)  LC_2 Logic Functioning bit
 (37 4)  (271 420)  (271 420)  LC_2 Logic Functioning bit
 (39 4)  (273 420)  (273 420)  LC_2 Logic Functioning bit
 (43 4)  (277 420)  (277 420)  LC_2 Logic Functioning bit
 (45 4)  (279 420)  (279 420)  LC_2 Logic Functioning bit
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (257 421)  (257 421)  routing T_5_26.sp12_h_l_17 <X> T_5_26.lc_trk_g1_2
 (25 5)  (259 421)  (259 421)  routing T_5_26.sp12_h_l_17 <X> T_5_26.lc_trk_g1_2
 (26 5)  (260 421)  (260 421)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 421)  (263 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 421)  (264 421)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 421)  (266 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (269 421)  (269 421)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.input_2_2
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (37 5)  (271 421)  (271 421)  LC_2 Logic Functioning bit
 (42 5)  (276 421)  (276 421)  LC_2 Logic Functioning bit
 (43 5)  (277 421)  (277 421)  LC_2 Logic Functioning bit
 (46 5)  (280 421)  (280 421)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (248 422)  (248 422)  routing T_5_26.wire_logic_cluster/lc_4/out <X> T_5_26.lc_trk_g1_4
 (25 6)  (259 422)  (259 422)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g1_6
 (26 6)  (260 422)  (260 422)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 422)  (261 422)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 422)  (262 422)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 422)  (268 422)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (37 6)  (271 422)  (271 422)  LC_3 Logic Functioning bit
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (39 6)  (273 422)  (273 422)  LC_3 Logic Functioning bit
 (41 6)  (275 422)  (275 422)  LC_3 Logic Functioning bit
 (43 6)  (277 422)  (277 422)  LC_3 Logic Functioning bit
 (45 6)  (279 422)  (279 422)  LC_3 Logic Functioning bit
 (17 7)  (251 423)  (251 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 423)  (256 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (257 423)  (257 423)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g1_6
 (24 7)  (258 423)  (258 423)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g1_6
 (26 7)  (260 423)  (260 423)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 423)  (261 423)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 423)  (264 423)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 423)  (265 423)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 423)  (270 423)  LC_3 Logic Functioning bit
 (38 7)  (272 423)  (272 423)  LC_3 Logic Functioning bit
 (14 8)  (248 424)  (248 424)  routing T_5_26.sp4_h_r_40 <X> T_5_26.lc_trk_g2_0
 (19 8)  (253 424)  (253 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (259 424)  (259 424)  routing T_5_26.sp4_v_t_23 <X> T_5_26.lc_trk_g2_2
 (27 8)  (261 424)  (261 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 424)  (264 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 424)  (265 424)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 424)  (268 424)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (41 8)  (275 424)  (275 424)  LC_4 Logic Functioning bit
 (43 8)  (277 424)  (277 424)  LC_4 Logic Functioning bit
 (45 8)  (279 424)  (279 424)  LC_4 Logic Functioning bit
 (14 9)  (248 425)  (248 425)  routing T_5_26.sp4_h_r_40 <X> T_5_26.lc_trk_g2_0
 (15 9)  (249 425)  (249 425)  routing T_5_26.sp4_h_r_40 <X> T_5_26.lc_trk_g2_0
 (16 9)  (250 425)  (250 425)  routing T_5_26.sp4_h_r_40 <X> T_5_26.lc_trk_g2_0
 (17 9)  (251 425)  (251 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (256 425)  (256 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (257 425)  (257 425)  routing T_5_26.sp4_v_t_23 <X> T_5_26.lc_trk_g2_2
 (25 9)  (259 425)  (259 425)  routing T_5_26.sp4_v_t_23 <X> T_5_26.lc_trk_g2_2
 (28 9)  (262 425)  (262 425)  routing T_5_26.lc_trk_g2_0 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 425)  (263 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 425)  (265 425)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 425)  (271 425)  LC_4 Logic Functioning bit
 (39 9)  (273 425)  (273 425)  LC_4 Logic Functioning bit
 (41 9)  (275 425)  (275 425)  LC_4 Logic Functioning bit
 (43 9)  (277 425)  (277 425)  LC_4 Logic Functioning bit
 (2 10)  (236 426)  (236 426)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (249 426)  (249 426)  routing T_5_26.sp4_h_l_16 <X> T_5_26.lc_trk_g2_5
 (16 10)  (250 426)  (250 426)  routing T_5_26.sp4_h_l_16 <X> T_5_26.lc_trk_g2_5
 (17 10)  (251 426)  (251 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (255 426)  (255 426)  routing T_5_26.wire_logic_cluster/lc_7/out <X> T_5_26.lc_trk_g2_7
 (22 10)  (256 426)  (256 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (260 426)  (260 426)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 426)  (262 426)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 426)  (263 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 426)  (265 426)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (269 426)  (269 426)  routing T_5_26.lc_trk_g0_5 <X> T_5_26.input_2_5
 (36 10)  (270 426)  (270 426)  LC_5 Logic Functioning bit
 (37 10)  (271 426)  (271 426)  LC_5 Logic Functioning bit
 (43 10)  (277 426)  (277 426)  LC_5 Logic Functioning bit
 (45 10)  (279 426)  (279 426)  LC_5 Logic Functioning bit
 (53 10)  (287 426)  (287 426)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (15 11)  (249 427)  (249 427)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g2_4
 (16 11)  (250 427)  (250 427)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g2_4
 (17 11)  (251 427)  (251 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (252 427)  (252 427)  routing T_5_26.sp4_h_l_16 <X> T_5_26.lc_trk_g2_5
 (22 11)  (256 427)  (256 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (257 427)  (257 427)  routing T_5_26.sp12_v_b_14 <X> T_5_26.lc_trk_g2_6
 (26 11)  (260 427)  (260 427)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 427)  (263 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 427)  (264 427)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 427)  (265 427)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 427)  (266 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (270 427)  (270 427)  LC_5 Logic Functioning bit
 (37 11)  (271 427)  (271 427)  LC_5 Logic Functioning bit
 (41 11)  (275 427)  (275 427)  LC_5 Logic Functioning bit
 (42 11)  (276 427)  (276 427)  LC_5 Logic Functioning bit
 (43 11)  (277 427)  (277 427)  LC_5 Logic Functioning bit
 (46 11)  (280 427)  (280 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (246 428)  (246 428)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_h_r_11
 (15 12)  (249 428)  (249 428)  routing T_5_26.sp4_h_r_33 <X> T_5_26.lc_trk_g3_1
 (16 12)  (250 428)  (250 428)  routing T_5_26.sp4_h_r_33 <X> T_5_26.lc_trk_g3_1
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 428)  (252 428)  routing T_5_26.sp4_h_r_33 <X> T_5_26.lc_trk_g3_1
 (22 12)  (256 428)  (256 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (257 428)  (257 428)  routing T_5_26.sp4_h_r_27 <X> T_5_26.lc_trk_g3_3
 (24 12)  (258 428)  (258 428)  routing T_5_26.sp4_h_r_27 <X> T_5_26.lc_trk_g3_3
 (25 12)  (259 428)  (259 428)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g3_2
 (26 12)  (260 428)  (260 428)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 428)  (261 428)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 428)  (263 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 428)  (265 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 428)  (266 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 428)  (267 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 428)  (268 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 428)  (269 428)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_6
 (36 12)  (270 428)  (270 428)  LC_6 Logic Functioning bit
 (37 12)  (271 428)  (271 428)  LC_6 Logic Functioning bit
 (38 12)  (272 428)  (272 428)  LC_6 Logic Functioning bit
 (42 12)  (276 428)  (276 428)  LC_6 Logic Functioning bit
 (45 12)  (279 428)  (279 428)  LC_6 Logic Functioning bit
 (47 12)  (281 428)  (281 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (255 429)  (255 429)  routing T_5_26.sp4_h_r_27 <X> T_5_26.lc_trk_g3_3
 (22 13)  (256 429)  (256 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (257 429)  (257 429)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g3_2
 (24 13)  (258 429)  (258 429)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g3_2
 (25 13)  (259 429)  (259 429)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g3_2
 (26 13)  (260 429)  (260 429)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 429)  (263 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 429)  (264 429)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 429)  (265 429)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 429)  (266 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (267 429)  (267 429)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_6
 (34 13)  (268 429)  (268 429)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_6
 (35 13)  (269 429)  (269 429)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_6
 (36 13)  (270 429)  (270 429)  LC_6 Logic Functioning bit
 (37 13)  (271 429)  (271 429)  LC_6 Logic Functioning bit
 (38 13)  (272 429)  (272 429)  LC_6 Logic Functioning bit
 (39 13)  (273 429)  (273 429)  LC_6 Logic Functioning bit
 (12 14)  (246 430)  (246 430)  routing T_5_26.sp4_v_b_11 <X> T_5_26.sp4_h_l_46
 (21 14)  (255 430)  (255 430)  routing T_5_26.sp4_v_t_26 <X> T_5_26.lc_trk_g3_7
 (22 14)  (256 430)  (256 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (257 430)  (257 430)  routing T_5_26.sp4_v_t_26 <X> T_5_26.lc_trk_g3_7
 (25 14)  (259 430)  (259 430)  routing T_5_26.wire_logic_cluster/lc_6/out <X> T_5_26.lc_trk_g3_6
 (26 14)  (260 430)  (260 430)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 430)  (262 430)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 430)  (263 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 430)  (264 430)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 430)  (265 430)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 430)  (266 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (269 430)  (269 430)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.input_2_7
 (36 14)  (270 430)  (270 430)  LC_7 Logic Functioning bit
 (37 14)  (271 430)  (271 430)  LC_7 Logic Functioning bit
 (43 14)  (277 430)  (277 430)  LC_7 Logic Functioning bit
 (45 14)  (279 430)  (279 430)  LC_7 Logic Functioning bit
 (16 15)  (250 431)  (250 431)  routing T_5_26.sp12_v_b_12 <X> T_5_26.lc_trk_g3_4
 (17 15)  (251 431)  (251 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (255 431)  (255 431)  routing T_5_26.sp4_v_t_26 <X> T_5_26.lc_trk_g3_7
 (22 15)  (256 431)  (256 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (260 431)  (260 431)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 431)  (263 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 431)  (264 431)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 431)  (265 431)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 431)  (266 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (267 431)  (267 431)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.input_2_7
 (35 15)  (269 431)  (269 431)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.input_2_7
 (36 15)  (270 431)  (270 431)  LC_7 Logic Functioning bit
 (37 15)  (271 431)  (271 431)  LC_7 Logic Functioning bit
 (41 15)  (275 431)  (275 431)  LC_7 Logic Functioning bit
 (42 15)  (276 431)  (276 431)  LC_7 Logic Functioning bit
 (43 15)  (277 431)  (277 431)  LC_7 Logic Functioning bit
 (53 15)  (287 431)  (287 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_26

 (17 0)  (305 416)  (305 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (306 416)  (306 416)  routing T_6_26.bnr_op_1 <X> T_6_26.lc_trk_g0_1
 (22 0)  (310 416)  (310 416)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (312 416)  (312 416)  routing T_6_26.top_op_3 <X> T_6_26.lc_trk_g0_3
 (26 0)  (314 416)  (314 416)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 416)  (315 416)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 416)  (318 416)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 416)  (321 416)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 416)  (324 416)  LC_0 Logic Functioning bit
 (38 0)  (326 416)  (326 416)  LC_0 Logic Functioning bit
 (51 0)  (339 416)  (339 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (18 1)  (306 417)  (306 417)  routing T_6_26.bnr_op_1 <X> T_6_26.lc_trk_g0_1
 (21 1)  (309 417)  (309 417)  routing T_6_26.top_op_3 <X> T_6_26.lc_trk_g0_3
 (28 1)  (316 417)  (316 417)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 417)  (317 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 417)  (319 417)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (0 2)  (288 418)  (288 418)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (296 418)  (296 418)  routing T_6_26.sp4_v_t_36 <X> T_6_26.sp4_h_l_36
 (9 2)  (297 418)  (297 418)  routing T_6_26.sp4_v_t_36 <X> T_6_26.sp4_h_l_36
 (27 2)  (315 418)  (315 418)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 418)  (318 418)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 418)  (319 418)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 418)  (322 418)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 418)  (324 418)  LC_1 Logic Functioning bit
 (37 2)  (325 418)  (325 418)  LC_1 Logic Functioning bit
 (43 2)  (331 418)  (331 418)  LC_1 Logic Functioning bit
 (45 2)  (333 418)  (333 418)  LC_1 Logic Functioning bit
 (0 3)  (288 419)  (288 419)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (15 3)  (303 419)  (303 419)  routing T_6_26.sp4_v_t_9 <X> T_6_26.lc_trk_g0_4
 (16 3)  (304 419)  (304 419)  routing T_6_26.sp4_v_t_9 <X> T_6_26.lc_trk_g0_4
 (17 3)  (305 419)  (305 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (314 419)  (314 419)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 419)  (315 419)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 419)  (317 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 419)  (318 419)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 419)  (320 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (321 419)  (321 419)  routing T_6_26.lc_trk_g2_1 <X> T_6_26.input_2_1
 (36 3)  (324 419)  (324 419)  LC_1 Logic Functioning bit
 (37 3)  (325 419)  (325 419)  LC_1 Logic Functioning bit
 (41 3)  (329 419)  (329 419)  LC_1 Logic Functioning bit
 (42 3)  (330 419)  (330 419)  LC_1 Logic Functioning bit
 (43 3)  (331 419)  (331 419)  LC_1 Logic Functioning bit
 (4 4)  (292 420)  (292 420)  routing T_6_26.sp4_v_t_42 <X> T_6_26.sp4_v_b_3
 (6 4)  (294 420)  (294 420)  routing T_6_26.sp4_v_t_42 <X> T_6_26.sp4_v_b_3
 (12 4)  (300 420)  (300 420)  routing T_6_26.sp4_v_t_40 <X> T_6_26.sp4_h_r_5
 (22 4)  (310 420)  (310 420)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 420)  (312 420)  routing T_6_26.bot_op_3 <X> T_6_26.lc_trk_g1_3
 (26 4)  (314 420)  (314 420)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 420)  (315 420)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 420)  (316 420)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 420)  (320 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 420)  (322 420)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 420)  (323 420)  routing T_6_26.lc_trk_g0_4 <X> T_6_26.input_2_2
 (36 4)  (324 420)  (324 420)  LC_2 Logic Functioning bit
 (38 4)  (326 420)  (326 420)  LC_2 Logic Functioning bit
 (41 4)  (329 420)  (329 420)  LC_2 Logic Functioning bit
 (42 4)  (330 420)  (330 420)  LC_2 Logic Functioning bit
 (43 4)  (331 420)  (331 420)  LC_2 Logic Functioning bit
 (45 4)  (333 420)  (333 420)  LC_2 Logic Functioning bit
 (22 5)  (310 421)  (310 421)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 421)  (312 421)  routing T_6_26.top_op_2 <X> T_6_26.lc_trk_g1_2
 (25 5)  (313 421)  (313 421)  routing T_6_26.top_op_2 <X> T_6_26.lc_trk_g1_2
 (27 5)  (315 421)  (315 421)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 421)  (317 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 421)  (318 421)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 421)  (319 421)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 421)  (320 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (324 421)  (324 421)  LC_2 Logic Functioning bit
 (38 5)  (326 421)  (326 421)  LC_2 Logic Functioning bit
 (43 5)  (331 421)  (331 421)  LC_2 Logic Functioning bit
 (14 6)  (302 422)  (302 422)  routing T_6_26.lft_op_4 <X> T_6_26.lc_trk_g1_4
 (16 6)  (304 422)  (304 422)  routing T_6_26.sp12_h_l_18 <X> T_6_26.lc_trk_g1_5
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (310 422)  (310 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (316 422)  (316 422)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 422)  (317 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 422)  (318 422)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 422)  (320 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 422)  (321 422)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 422)  (323 422)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.input_2_3
 (36 6)  (324 422)  (324 422)  LC_3 Logic Functioning bit
 (37 6)  (325 422)  (325 422)  LC_3 Logic Functioning bit
 (38 6)  (326 422)  (326 422)  LC_3 Logic Functioning bit
 (39 6)  (327 422)  (327 422)  LC_3 Logic Functioning bit
 (41 6)  (329 422)  (329 422)  LC_3 Logic Functioning bit
 (42 6)  (330 422)  (330 422)  LC_3 Logic Functioning bit
 (43 6)  (331 422)  (331 422)  LC_3 Logic Functioning bit
 (48 6)  (336 422)  (336 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (10 7)  (298 423)  (298 423)  routing T_6_26.sp4_h_l_46 <X> T_6_26.sp4_v_t_41
 (15 7)  (303 423)  (303 423)  routing T_6_26.lft_op_4 <X> T_6_26.lc_trk_g1_4
 (17 7)  (305 423)  (305 423)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (306 423)  (306 423)  routing T_6_26.sp12_h_l_18 <X> T_6_26.lc_trk_g1_5
 (26 7)  (314 423)  (314 423)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 423)  (316 423)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 423)  (317 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 423)  (318 423)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 423)  (319 423)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 423)  (320 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (322 423)  (322 423)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.input_2_3
 (36 7)  (324 423)  (324 423)  LC_3 Logic Functioning bit
 (37 7)  (325 423)  (325 423)  LC_3 Logic Functioning bit
 (38 7)  (326 423)  (326 423)  LC_3 Logic Functioning bit
 (39 7)  (327 423)  (327 423)  LC_3 Logic Functioning bit
 (40 7)  (328 423)  (328 423)  LC_3 Logic Functioning bit
 (41 7)  (329 423)  (329 423)  LC_3 Logic Functioning bit
 (42 7)  (330 423)  (330 423)  LC_3 Logic Functioning bit
 (43 7)  (331 423)  (331 423)  LC_3 Logic Functioning bit
 (14 8)  (302 424)  (302 424)  routing T_6_26.bnl_op_0 <X> T_6_26.lc_trk_g2_0
 (17 8)  (305 424)  (305 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 424)  (306 424)  routing T_6_26.wire_logic_cluster/lc_1/out <X> T_6_26.lc_trk_g2_1
 (21 8)  (309 424)  (309 424)  routing T_6_26.bnl_op_3 <X> T_6_26.lc_trk_g2_3
 (22 8)  (310 424)  (310 424)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (314 424)  (314 424)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 424)  (315 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 424)  (316 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 424)  (318 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 424)  (322 424)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 424)  (323 424)  routing T_6_26.lc_trk_g0_4 <X> T_6_26.input_2_4
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (41 8)  (329 424)  (329 424)  LC_4 Logic Functioning bit
 (42 8)  (330 424)  (330 424)  LC_4 Logic Functioning bit
 (43 8)  (331 424)  (331 424)  LC_4 Logic Functioning bit
 (45 8)  (333 424)  (333 424)  LC_4 Logic Functioning bit
 (14 9)  (302 425)  (302 425)  routing T_6_26.bnl_op_0 <X> T_6_26.lc_trk_g2_0
 (17 9)  (305 425)  (305 425)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (309 425)  (309 425)  routing T_6_26.bnl_op_3 <X> T_6_26.lc_trk_g2_3
 (22 9)  (310 425)  (310 425)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (312 425)  (312 425)  routing T_6_26.tnr_op_2 <X> T_6_26.lc_trk_g2_2
 (26 9)  (314 425)  (314 425)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 425)  (315 425)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 425)  (316 425)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 425)  (317 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 425)  (319 425)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 425)  (320 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (38 9)  (326 425)  (326 425)  LC_4 Logic Functioning bit
 (43 9)  (331 425)  (331 425)  LC_4 Logic Functioning bit
 (8 10)  (296 426)  (296 426)  routing T_6_26.sp4_v_t_42 <X> T_6_26.sp4_h_l_42
 (9 10)  (297 426)  (297 426)  routing T_6_26.sp4_v_t_42 <X> T_6_26.sp4_h_l_42
 (22 10)  (310 426)  (310 426)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (312 426)  (312 426)  routing T_6_26.tnl_op_7 <X> T_6_26.lc_trk_g2_7
 (26 10)  (314 426)  (314 426)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 426)  (315 426)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 426)  (316 426)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 426)  (317 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 426)  (321 426)  routing T_6_26.lc_trk_g2_0 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 426)  (326 426)  LC_5 Logic Functioning bit
 (39 10)  (327 426)  (327 426)  LC_5 Logic Functioning bit
 (42 10)  (330 426)  (330 426)  LC_5 Logic Functioning bit
 (43 10)  (331 426)  (331 426)  LC_5 Logic Functioning bit
 (14 11)  (302 427)  (302 427)  routing T_6_26.sp4_r_v_b_36 <X> T_6_26.lc_trk_g2_4
 (17 11)  (305 427)  (305 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (309 427)  (309 427)  routing T_6_26.tnl_op_7 <X> T_6_26.lc_trk_g2_7
 (22 11)  (310 427)  (310 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (314 427)  (314 427)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 427)  (316 427)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 427)  (317 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 427)  (320 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (321 427)  (321 427)  routing T_6_26.lc_trk_g2_1 <X> T_6_26.input_2_5
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (37 11)  (325 427)  (325 427)  LC_5 Logic Functioning bit
 (40 11)  (328 427)  (328 427)  LC_5 Logic Functioning bit
 (41 11)  (329 427)  (329 427)  LC_5 Logic Functioning bit
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (309 428)  (309 428)  routing T_6_26.sp4_v_t_22 <X> T_6_26.lc_trk_g3_3
 (22 12)  (310 428)  (310 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (311 428)  (311 428)  routing T_6_26.sp4_v_t_22 <X> T_6_26.lc_trk_g3_3
 (25 12)  (313 428)  (313 428)  routing T_6_26.wire_logic_cluster/lc_2/out <X> T_6_26.lc_trk_g3_2
 (29 12)  (317 428)  (317 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 428)  (324 428)  LC_6 Logic Functioning bit
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (39 12)  (327 428)  (327 428)  LC_6 Logic Functioning bit
 (41 12)  (329 428)  (329 428)  LC_6 Logic Functioning bit
 (42 12)  (330 428)  (330 428)  LC_6 Logic Functioning bit
 (43 12)  (331 428)  (331 428)  LC_6 Logic Functioning bit
 (50 12)  (338 428)  (338 428)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (306 429)  (306 429)  routing T_6_26.sp4_r_v_b_41 <X> T_6_26.lc_trk_g3_1
 (21 13)  (309 429)  (309 429)  routing T_6_26.sp4_v_t_22 <X> T_6_26.lc_trk_g3_3
 (22 13)  (310 429)  (310 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (319 429)  (319 429)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (37 13)  (325 429)  (325 429)  LC_6 Logic Functioning bit
 (39 13)  (327 429)  (327 429)  LC_6 Logic Functioning bit
 (41 13)  (329 429)  (329 429)  LC_6 Logic Functioning bit
 (42 13)  (330 429)  (330 429)  LC_6 Logic Functioning bit
 (43 13)  (331 429)  (331 429)  LC_6 Logic Functioning bit
 (14 14)  (302 430)  (302 430)  routing T_6_26.wire_logic_cluster/lc_4/out <X> T_6_26.lc_trk_g3_4
 (21 14)  (309 430)  (309 430)  routing T_6_26.bnl_op_7 <X> T_6_26.lc_trk_g3_7
 (22 14)  (310 430)  (310 430)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (315 430)  (315 430)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 430)  (316 430)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 430)  (317 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 430)  (320 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 430)  (322 430)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 430)  (324 430)  LC_7 Logic Functioning bit
 (37 14)  (325 430)  (325 430)  LC_7 Logic Functioning bit
 (40 14)  (328 430)  (328 430)  LC_7 Logic Functioning bit
 (41 14)  (329 430)  (329 430)  LC_7 Logic Functioning bit
 (42 14)  (330 430)  (330 430)  LC_7 Logic Functioning bit
 (43 14)  (331 430)  (331 430)  LC_7 Logic Functioning bit
 (47 14)  (335 430)  (335 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (338 430)  (338 430)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (305 431)  (305 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (309 431)  (309 431)  routing T_6_26.bnl_op_7 <X> T_6_26.lc_trk_g3_7
 (26 15)  (314 431)  (314 431)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 431)  (315 431)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 431)  (316 431)  routing T_6_26.lc_trk_g3_2 <X> T_6_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 431)  (317 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 431)  (318 431)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 431)  (319 431)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 431)  (324 431)  LC_7 Logic Functioning bit
 (37 15)  (325 431)  (325 431)  LC_7 Logic Functioning bit
 (38 15)  (326 431)  (326 431)  LC_7 Logic Functioning bit
 (39 15)  (327 431)  (327 431)  LC_7 Logic Functioning bit
 (40 15)  (328 431)  (328 431)  LC_7 Logic Functioning bit
 (41 15)  (329 431)  (329 431)  LC_7 Logic Functioning bit
 (42 15)  (330 431)  (330 431)  LC_7 Logic Functioning bit
 (43 15)  (331 431)  (331 431)  LC_7 Logic Functioning bit


LogicTile_7_26

 (12 0)  (354 416)  (354 416)  routing T_7_26.sp4_v_t_39 <X> T_7_26.sp4_h_r_2
 (27 0)  (369 416)  (369 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 416)  (372 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 416)  (373 416)  routing T_7_26.lc_trk_g0_7 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 416)  (377 416)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.input_2_0
 (36 0)  (378 416)  (378 416)  LC_0 Logic Functioning bit
 (37 0)  (379 416)  (379 416)  LC_0 Logic Functioning bit
 (38 0)  (380 416)  (380 416)  LC_0 Logic Functioning bit
 (39 0)  (381 416)  (381 416)  LC_0 Logic Functioning bit
 (40 0)  (382 416)  (382 416)  LC_0 Logic Functioning bit
 (41 0)  (383 416)  (383 416)  LC_0 Logic Functioning bit
 (42 0)  (384 416)  (384 416)  LC_0 Logic Functioning bit
 (43 0)  (385 416)  (385 416)  LC_0 Logic Functioning bit
 (16 1)  (358 417)  (358 417)  routing T_7_26.sp12_h_r_8 <X> T_7_26.lc_trk_g0_0
 (17 1)  (359 417)  (359 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (368 417)  (368 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 417)  (369 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 417)  (370 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 417)  (372 417)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 417)  (373 417)  routing T_7_26.lc_trk_g0_7 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 417)  (374 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (376 417)  (376 417)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.input_2_0
 (36 1)  (378 417)  (378 417)  LC_0 Logic Functioning bit
 (37 1)  (379 417)  (379 417)  LC_0 Logic Functioning bit
 (38 1)  (380 417)  (380 417)  LC_0 Logic Functioning bit
 (39 1)  (381 417)  (381 417)  LC_0 Logic Functioning bit
 (40 1)  (382 417)  (382 417)  LC_0 Logic Functioning bit
 (41 1)  (383 417)  (383 417)  LC_0 Logic Functioning bit
 (43 1)  (385 417)  (385 417)  LC_0 Logic Functioning bit
 (46 1)  (388 417)  (388 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (342 418)  (342 418)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (344 418)  (344 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (364 418)  (364 418)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (366 418)  (366 418)  routing T_7_26.bot_op_7 <X> T_7_26.lc_trk_g0_7
 (25 2)  (367 418)  (367 418)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g0_6
 (26 2)  (368 418)  (368 418)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 418)  (369 418)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 418)  (370 418)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 418)  (371 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 418)  (374 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 418)  (376 418)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 418)  (378 418)  LC_1 Logic Functioning bit
 (38 2)  (380 418)  (380 418)  LC_1 Logic Functioning bit
 (41 2)  (383 418)  (383 418)  LC_1 Logic Functioning bit
 (43 2)  (385 418)  (385 418)  LC_1 Logic Functioning bit
 (45 2)  (387 418)  (387 418)  LC_1 Logic Functioning bit
 (53 2)  (395 418)  (395 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 419)  (342 419)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (10 3)  (352 419)  (352 419)  routing T_7_26.sp4_h_l_45 <X> T_7_26.sp4_v_t_36
 (14 3)  (356 419)  (356 419)  routing T_7_26.top_op_4 <X> T_7_26.lc_trk_g0_4
 (15 3)  (357 419)  (357 419)  routing T_7_26.top_op_4 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (364 419)  (364 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 419)  (365 419)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g0_6
 (24 3)  (366 419)  (366 419)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g0_6
 (27 3)  (369 419)  (369 419)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 419)  (370 419)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 419)  (371 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 419)  (373 419)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 419)  (379 419)  LC_1 Logic Functioning bit
 (39 3)  (381 419)  (381 419)  LC_1 Logic Functioning bit
 (41 3)  (383 419)  (383 419)  LC_1 Logic Functioning bit
 (43 3)  (385 419)  (385 419)  LC_1 Logic Functioning bit
 (10 4)  (352 420)  (352 420)  routing T_7_26.sp4_v_t_46 <X> T_7_26.sp4_h_r_4
 (15 4)  (357 420)  (357 420)  routing T_7_26.top_op_1 <X> T_7_26.lc_trk_g1_1
 (17 4)  (359 420)  (359 420)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (363 420)  (363 420)  routing T_7_26.sp4_h_r_19 <X> T_7_26.lc_trk_g1_3
 (22 4)  (364 420)  (364 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 420)  (365 420)  routing T_7_26.sp4_h_r_19 <X> T_7_26.lc_trk_g1_3
 (24 4)  (366 420)  (366 420)  routing T_7_26.sp4_h_r_19 <X> T_7_26.lc_trk_g1_3
 (27 4)  (369 420)  (369 420)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 420)  (370 420)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 420)  (371 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 420)  (372 420)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 420)  (373 420)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 420)  (374 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 420)  (376 420)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 420)  (379 420)  LC_2 Logic Functioning bit
 (39 4)  (381 420)  (381 420)  LC_2 Logic Functioning bit
 (41 4)  (383 420)  (383 420)  LC_2 Logic Functioning bit
 (43 4)  (385 420)  (385 420)  LC_2 Logic Functioning bit
 (4 5)  (346 421)  (346 421)  routing T_7_26.sp4_v_t_47 <X> T_7_26.sp4_h_r_3
 (18 5)  (360 421)  (360 421)  routing T_7_26.top_op_1 <X> T_7_26.lc_trk_g1_1
 (21 5)  (363 421)  (363 421)  routing T_7_26.sp4_h_r_19 <X> T_7_26.lc_trk_g1_3
 (30 5)  (372 421)  (372 421)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (379 421)  (379 421)  LC_2 Logic Functioning bit
 (39 5)  (381 421)  (381 421)  LC_2 Logic Functioning bit
 (41 5)  (383 421)  (383 421)  LC_2 Logic Functioning bit
 (43 5)  (385 421)  (385 421)  LC_2 Logic Functioning bit
 (48 5)  (390 421)  (390 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (347 422)  (347 422)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_h_l_38
 (17 6)  (359 422)  (359 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (364 422)  (364 422)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (366 422)  (366 422)  routing T_7_26.top_op_7 <X> T_7_26.lc_trk_g1_7
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 422)  (372 422)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 422)  (373 422)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 422)  (376 422)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (38 6)  (380 422)  (380 422)  LC_3 Logic Functioning bit
 (39 6)  (381 422)  (381 422)  LC_3 Logic Functioning bit
 (42 6)  (384 422)  (384 422)  LC_3 Logic Functioning bit
 (43 6)  (385 422)  (385 422)  LC_3 Logic Functioning bit
 (50 6)  (392 422)  (392 422)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (348 423)  (348 423)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_h_l_38
 (15 7)  (357 423)  (357 423)  routing T_7_26.bot_op_4 <X> T_7_26.lc_trk_g1_4
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (360 423)  (360 423)  routing T_7_26.sp4_r_v_b_29 <X> T_7_26.lc_trk_g1_5
 (21 7)  (363 423)  (363 423)  routing T_7_26.top_op_7 <X> T_7_26.lc_trk_g1_7
 (22 7)  (364 423)  (364 423)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 423)  (366 423)  routing T_7_26.top_op_6 <X> T_7_26.lc_trk_g1_6
 (25 7)  (367 423)  (367 423)  routing T_7_26.top_op_6 <X> T_7_26.lc_trk_g1_6
 (28 7)  (370 423)  (370 423)  routing T_7_26.lc_trk_g2_1 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 423)  (371 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 423)  (372 423)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 423)  (373 423)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 423)  (378 423)  LC_3 Logic Functioning bit
 (37 7)  (379 423)  (379 423)  LC_3 Logic Functioning bit
 (40 7)  (382 423)  (382 423)  LC_3 Logic Functioning bit
 (41 7)  (383 423)  (383 423)  LC_3 Logic Functioning bit
 (53 7)  (395 423)  (395 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (359 424)  (359 424)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 424)  (360 424)  routing T_7_26.bnl_op_1 <X> T_7_26.lc_trk_g2_1
 (21 8)  (363 424)  (363 424)  routing T_7_26.sp4_h_r_35 <X> T_7_26.lc_trk_g2_3
 (22 8)  (364 424)  (364 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (365 424)  (365 424)  routing T_7_26.sp4_h_r_35 <X> T_7_26.lc_trk_g2_3
 (24 8)  (366 424)  (366 424)  routing T_7_26.sp4_h_r_35 <X> T_7_26.lc_trk_g2_3
 (25 8)  (367 424)  (367 424)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g2_2
 (26 8)  (368 424)  (368 424)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 424)  (369 424)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 424)  (370 424)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 424)  (371 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 424)  (372 424)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 424)  (373 424)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 424)  (374 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 424)  (376 424)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 424)  (377 424)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.input_2_4
 (38 8)  (380 424)  (380 424)  LC_4 Logic Functioning bit
 (39 8)  (381 424)  (381 424)  LC_4 Logic Functioning bit
 (42 8)  (384 424)  (384 424)  LC_4 Logic Functioning bit
 (43 8)  (385 424)  (385 424)  LC_4 Logic Functioning bit
 (8 9)  (350 425)  (350 425)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_v_b_7
 (9 9)  (351 425)  (351 425)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_v_b_7
 (18 9)  (360 425)  (360 425)  routing T_7_26.bnl_op_1 <X> T_7_26.lc_trk_g2_1
 (22 9)  (364 425)  (364 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (365 425)  (365 425)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g2_2
 (24 9)  (366 425)  (366 425)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g2_2
 (28 9)  (370 425)  (370 425)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 425)  (371 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 425)  (372 425)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 425)  (374 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (378 425)  (378 425)  LC_4 Logic Functioning bit
 (37 9)  (379 425)  (379 425)  LC_4 Logic Functioning bit
 (40 9)  (382 425)  (382 425)  LC_4 Logic Functioning bit
 (41 9)  (383 425)  (383 425)  LC_4 Logic Functioning bit
 (46 9)  (388 425)  (388 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (364 426)  (364 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 426)  (365 426)  routing T_7_26.sp4_v_b_47 <X> T_7_26.lc_trk_g2_7
 (24 10)  (366 426)  (366 426)  routing T_7_26.sp4_v_b_47 <X> T_7_26.lc_trk_g2_7
 (31 10)  (373 426)  (373 426)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (379 426)  (379 426)  LC_5 Logic Functioning bit
 (39 10)  (381 426)  (381 426)  LC_5 Logic Functioning bit
 (41 10)  (383 426)  (383 426)  LC_5 Logic Functioning bit
 (43 10)  (385 426)  (385 426)  LC_5 Logic Functioning bit
 (46 10)  (388 426)  (388 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (356 427)  (356 427)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g2_4
 (15 11)  (357 427)  (357 427)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g2_4
 (16 11)  (358 427)  (358 427)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g2_4
 (17 11)  (359 427)  (359 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (370 427)  (370 427)  routing T_7_26.lc_trk_g2_1 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 427)  (371 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 427)  (373 427)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 427)  (378 427)  LC_5 Logic Functioning bit
 (38 11)  (380 427)  (380 427)  LC_5 Logic Functioning bit
 (40 11)  (382 427)  (382 427)  LC_5 Logic Functioning bit
 (42 11)  (384 427)  (384 427)  LC_5 Logic Functioning bit
 (46 11)  (388 427)  (388 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (354 428)  (354 428)  routing T_7_26.sp4_v_b_5 <X> T_7_26.sp4_h_r_11
 (17 12)  (359 428)  (359 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 428)  (360 428)  routing T_7_26.wire_logic_cluster/lc_1/out <X> T_7_26.lc_trk_g3_1
 (21 12)  (363 428)  (363 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 428)  (365 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (24 12)  (366 428)  (366 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (25 12)  (367 428)  (367 428)  routing T_7_26.wire_logic_cluster/lc_2/out <X> T_7_26.lc_trk_g3_2
 (28 12)  (370 428)  (370 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 428)  (371 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 428)  (372 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 428)  (374 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 428)  (375 428)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 428)  (376 428)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 428)  (379 428)  LC_6 Logic Functioning bit
 (38 12)  (380 428)  (380 428)  LC_6 Logic Functioning bit
 (39 12)  (381 428)  (381 428)  LC_6 Logic Functioning bit
 (41 12)  (383 428)  (383 428)  LC_6 Logic Functioning bit
 (42 12)  (384 428)  (384 428)  LC_6 Logic Functioning bit
 (43 12)  (385 428)  (385 428)  LC_6 Logic Functioning bit
 (50 12)  (392 428)  (392 428)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (346 429)  (346 429)  routing T_7_26.sp4_v_t_41 <X> T_7_26.sp4_h_r_9
 (8 13)  (350 429)  (350 429)  routing T_7_26.sp4_h_l_47 <X> T_7_26.sp4_v_b_10
 (9 13)  (351 429)  (351 429)  routing T_7_26.sp4_h_l_47 <X> T_7_26.sp4_v_b_10
 (11 13)  (353 429)  (353 429)  routing T_7_26.sp4_v_b_5 <X> T_7_26.sp4_h_r_11
 (13 13)  (355 429)  (355 429)  routing T_7_26.sp4_v_b_5 <X> T_7_26.sp4_h_r_11
 (21 13)  (363 429)  (363 429)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (22 13)  (364 429)  (364 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (371 429)  (371 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 429)  (372 429)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 429)  (373 429)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 429)  (378 429)  LC_6 Logic Functioning bit
 (37 13)  (379 429)  (379 429)  LC_6 Logic Functioning bit
 (39 13)  (381 429)  (381 429)  LC_6 Logic Functioning bit
 (40 13)  (382 429)  (382 429)  LC_6 Logic Functioning bit
 (41 13)  (383 429)  (383 429)  LC_6 Logic Functioning bit
 (43 13)  (385 429)  (385 429)  LC_6 Logic Functioning bit
 (14 14)  (356 430)  (356 430)  routing T_7_26.sp4_h_r_44 <X> T_7_26.lc_trk_g3_4
 (25 14)  (367 430)  (367 430)  routing T_7_26.bnl_op_6 <X> T_7_26.lc_trk_g3_6
 (27 14)  (369 430)  (369 430)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 430)  (371 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 430)  (374 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 430)  (375 430)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 430)  (378 430)  LC_7 Logic Functioning bit
 (37 14)  (379 430)  (379 430)  LC_7 Logic Functioning bit
 (38 14)  (380 430)  (380 430)  LC_7 Logic Functioning bit
 (39 14)  (381 430)  (381 430)  LC_7 Logic Functioning bit
 (40 14)  (382 430)  (382 430)  LC_7 Logic Functioning bit
 (42 14)  (384 430)  (384 430)  LC_7 Logic Functioning bit
 (43 14)  (385 430)  (385 430)  LC_7 Logic Functioning bit
 (50 14)  (392 430)  (392 430)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (356 431)  (356 431)  routing T_7_26.sp4_h_r_44 <X> T_7_26.lc_trk_g3_4
 (15 15)  (357 431)  (357 431)  routing T_7_26.sp4_h_r_44 <X> T_7_26.lc_trk_g3_4
 (16 15)  (358 431)  (358 431)  routing T_7_26.sp4_h_r_44 <X> T_7_26.lc_trk_g3_4
 (17 15)  (359 431)  (359 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (364 431)  (364 431)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (367 431)  (367 431)  routing T_7_26.bnl_op_6 <X> T_7_26.lc_trk_g3_6
 (26 15)  (368 431)  (368 431)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 431)  (370 431)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 431)  (371 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 431)  (373 431)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 431)  (378 431)  LC_7 Logic Functioning bit
 (37 15)  (379 431)  (379 431)  LC_7 Logic Functioning bit
 (38 15)  (380 431)  (380 431)  LC_7 Logic Functioning bit
 (40 15)  (382 431)  (382 431)  LC_7 Logic Functioning bit
 (41 15)  (383 431)  (383 431)  LC_7 Logic Functioning bit
 (42 15)  (384 431)  (384 431)  LC_7 Logic Functioning bit
 (43 15)  (385 431)  (385 431)  LC_7 Logic Functioning bit
 (51 15)  (393 431)  (393 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_26

 (19 1)  (415 417)  (415 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 9)  (399 425)  (399 425)  routing T_8_26.sp12_h_l_22 <X> T_8_26.sp12_v_b_1
 (12 11)  (408 427)  (408 427)  routing T_8_26.sp4_h_l_45 <X> T_8_26.sp4_v_t_45
 (5 12)  (401 428)  (401 428)  routing T_8_26.sp4_v_t_44 <X> T_8_26.sp4_h_r_9
 (4 15)  (400 431)  (400 431)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_h_l_44
 (6 15)  (402 431)  (402 431)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_h_l_44


LogicTile_9_26

 (25 0)  (463 416)  (463 416)  routing T_9_26.wire_logic_cluster/lc_2/out <X> T_9_26.lc_trk_g0_2
 (28 0)  (466 416)  (466 416)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 416)  (468 416)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 416)  (469 416)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 416)  (473 416)  routing T_9_26.lc_trk_g0_4 <X> T_9_26.input_2_0
 (36 0)  (474 416)  (474 416)  LC_0 Logic Functioning bit
 (37 0)  (475 416)  (475 416)  LC_0 Logic Functioning bit
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (39 0)  (477 416)  (477 416)  LC_0 Logic Functioning bit
 (41 0)  (479 416)  (479 416)  LC_0 Logic Functioning bit
 (42 0)  (480 416)  (480 416)  LC_0 Logic Functioning bit
 (43 0)  (481 416)  (481 416)  LC_0 Logic Functioning bit
 (48 0)  (486 416)  (486 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (460 417)  (460 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 417)  (464 417)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 417)  (470 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (474 417)  (474 417)  LC_0 Logic Functioning bit
 (37 1)  (475 417)  (475 417)  LC_0 Logic Functioning bit
 (38 1)  (476 417)  (476 417)  LC_0 Logic Functioning bit
 (39 1)  (477 417)  (477 417)  LC_0 Logic Functioning bit
 (40 1)  (478 417)  (478 417)  LC_0 Logic Functioning bit
 (41 1)  (479 417)  (479 417)  LC_0 Logic Functioning bit
 (42 1)  (480 417)  (480 417)  LC_0 Logic Functioning bit
 (43 1)  (481 417)  (481 417)  LC_0 Logic Functioning bit
 (51 1)  (489 417)  (489 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (491 417)  (491 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (16 2)  (454 418)  (454 418)  routing T_9_26.sp12_h_r_13 <X> T_9_26.lc_trk_g0_5
 (17 2)  (455 418)  (455 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (463 418)  (463 418)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g0_6
 (27 2)  (465 418)  (465 418)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 418)  (468 418)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (39 2)  (477 418)  (477 418)  LC_1 Logic Functioning bit
 (43 2)  (481 418)  (481 418)  LC_1 Logic Functioning bit
 (50 2)  (488 418)  (488 418)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (450 419)  (450 419)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_v_t_39
 (15 3)  (453 419)  (453 419)  routing T_9_26.bot_op_4 <X> T_9_26.lc_trk_g0_4
 (17 3)  (455 419)  (455 419)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (460 419)  (460 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 419)  (461 419)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g0_6
 (25 3)  (463 419)  (463 419)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g0_6
 (31 3)  (469 419)  (469 419)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (37 3)  (475 419)  (475 419)  LC_1 Logic Functioning bit
 (39 3)  (477 419)  (477 419)  LC_1 Logic Functioning bit
 (43 3)  (481 419)  (481 419)  LC_1 Logic Functioning bit
 (48 3)  (486 419)  (486 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (465 420)  (465 420)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 420)  (466 420)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 420)  (467 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 420)  (470 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 420)  (472 420)  routing T_9_26.lc_trk_g1_0 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 420)  (473 420)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (36 4)  (474 420)  (474 420)  LC_2 Logic Functioning bit
 (37 4)  (475 420)  (475 420)  LC_2 Logic Functioning bit
 (38 4)  (476 420)  (476 420)  LC_2 Logic Functioning bit
 (39 4)  (477 420)  (477 420)  LC_2 Logic Functioning bit
 (40 4)  (478 420)  (478 420)  LC_2 Logic Functioning bit
 (41 4)  (479 420)  (479 420)  LC_2 Logic Functioning bit
 (42 4)  (480 420)  (480 420)  LC_2 Logic Functioning bit
 (14 5)  (452 421)  (452 421)  routing T_9_26.top_op_0 <X> T_9_26.lc_trk_g1_0
 (15 5)  (453 421)  (453 421)  routing T_9_26.top_op_0 <X> T_9_26.lc_trk_g1_0
 (17 5)  (455 421)  (455 421)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (464 421)  (464 421)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 421)  (466 421)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 421)  (467 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 421)  (470 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 421)  (471 421)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (34 5)  (472 421)  (472 421)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (36 5)  (474 421)  (474 421)  LC_2 Logic Functioning bit
 (37 5)  (475 421)  (475 421)  LC_2 Logic Functioning bit
 (38 5)  (476 421)  (476 421)  LC_2 Logic Functioning bit
 (39 5)  (477 421)  (477 421)  LC_2 Logic Functioning bit
 (40 5)  (478 421)  (478 421)  LC_2 Logic Functioning bit
 (42 5)  (480 421)  (480 421)  LC_2 Logic Functioning bit
 (43 5)  (481 421)  (481 421)  LC_2 Logic Functioning bit
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (14 7)  (452 423)  (452 423)  routing T_9_26.top_op_4 <X> T_9_26.lc_trk_g1_4
 (15 7)  (453 423)  (453 423)  routing T_9_26.top_op_4 <X> T_9_26.lc_trk_g1_4
 (17 7)  (455 423)  (455 423)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (14 8)  (452 424)  (452 424)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g2_0
 (25 8)  (463 424)  (463 424)  routing T_9_26.sp4_h_r_34 <X> T_9_26.lc_trk_g2_2
 (27 8)  (465 424)  (465 424)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 424)  (466 424)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 424)  (467 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 424)  (469 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 424)  (470 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 424)  (471 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 424)  (472 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 424)  (473 424)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.input_2_4
 (36 8)  (474 424)  (474 424)  LC_4 Logic Functioning bit
 (38 8)  (476 424)  (476 424)  LC_4 Logic Functioning bit
 (39 8)  (477 424)  (477 424)  LC_4 Logic Functioning bit
 (41 8)  (479 424)  (479 424)  LC_4 Logic Functioning bit
 (42 8)  (480 424)  (480 424)  LC_4 Logic Functioning bit
 (43 8)  (481 424)  (481 424)  LC_4 Logic Functioning bit
 (14 9)  (452 425)  (452 425)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g2_0
 (15 9)  (453 425)  (453 425)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g2_0
 (16 9)  (454 425)  (454 425)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g2_0
 (17 9)  (455 425)  (455 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (460 425)  (460 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 425)  (461 425)  routing T_9_26.sp4_h_r_34 <X> T_9_26.lc_trk_g2_2
 (24 9)  (462 425)  (462 425)  routing T_9_26.sp4_h_r_34 <X> T_9_26.lc_trk_g2_2
 (28 9)  (466 425)  (466 425)  routing T_9_26.lc_trk_g2_0 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 425)  (467 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 425)  (468 425)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 425)  (470 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (473 425)  (473 425)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.input_2_4
 (36 9)  (474 425)  (474 425)  LC_4 Logic Functioning bit
 (37 9)  (475 425)  (475 425)  LC_4 Logic Functioning bit
 (39 9)  (477 425)  (477 425)  LC_4 Logic Functioning bit
 (40 9)  (478 425)  (478 425)  LC_4 Logic Functioning bit
 (41 9)  (479 425)  (479 425)  LC_4 Logic Functioning bit
 (42 9)  (480 425)  (480 425)  LC_4 Logic Functioning bit
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 426)  (456 426)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g2_5
 (26 10)  (464 426)  (464 426)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 426)  (465 426)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 426)  (468 426)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 426)  (471 426)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 426)  (472 426)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (37 10)  (475 426)  (475 426)  LC_5 Logic Functioning bit
 (39 10)  (477 426)  (477 426)  LC_5 Logic Functioning bit
 (40 10)  (478 426)  (478 426)  LC_5 Logic Functioning bit
 (41 10)  (479 426)  (479 426)  LC_5 Logic Functioning bit
 (42 10)  (480 426)  (480 426)  LC_5 Logic Functioning bit
 (43 10)  (481 426)  (481 426)  LC_5 Logic Functioning bit
 (50 10)  (488 426)  (488 426)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 427)  (452 427)  routing T_9_26.sp4_h_l_17 <X> T_9_26.lc_trk_g2_4
 (15 11)  (453 427)  (453 427)  routing T_9_26.sp4_h_l_17 <X> T_9_26.lc_trk_g2_4
 (16 11)  (454 427)  (454 427)  routing T_9_26.sp4_h_l_17 <X> T_9_26.lc_trk_g2_4
 (17 11)  (455 427)  (455 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (460 427)  (460 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (465 427)  (465 427)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 427)  (468 427)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 427)  (469 427)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (37 11)  (475 427)  (475 427)  LC_5 Logic Functioning bit
 (38 11)  (476 427)  (476 427)  LC_5 Logic Functioning bit
 (39 11)  (477 427)  (477 427)  LC_5 Logic Functioning bit
 (40 11)  (478 427)  (478 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (43 11)  (481 427)  (481 427)  LC_5 Logic Functioning bit
 (14 12)  (452 428)  (452 428)  routing T_9_26.sp4_h_l_21 <X> T_9_26.lc_trk_g3_0
 (15 12)  (453 428)  (453 428)  routing T_9_26.sp4_h_r_33 <X> T_9_26.lc_trk_g3_1
 (16 12)  (454 428)  (454 428)  routing T_9_26.sp4_h_r_33 <X> T_9_26.lc_trk_g3_1
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 428)  (456 428)  routing T_9_26.sp4_h_r_33 <X> T_9_26.lc_trk_g3_1
 (22 12)  (460 428)  (460 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 428)  (461 428)  routing T_9_26.sp4_h_r_27 <X> T_9_26.lc_trk_g3_3
 (24 12)  (462 428)  (462 428)  routing T_9_26.sp4_h_r_27 <X> T_9_26.lc_trk_g3_3
 (25 12)  (463 428)  (463 428)  routing T_9_26.sp4_v_t_23 <X> T_9_26.lc_trk_g3_2
 (8 13)  (446 429)  (446 429)  routing T_9_26.sp4_h_l_41 <X> T_9_26.sp4_v_b_10
 (9 13)  (447 429)  (447 429)  routing T_9_26.sp4_h_l_41 <X> T_9_26.sp4_v_b_10
 (10 13)  (448 429)  (448 429)  routing T_9_26.sp4_h_l_41 <X> T_9_26.sp4_v_b_10
 (15 13)  (453 429)  (453 429)  routing T_9_26.sp4_h_l_21 <X> T_9_26.lc_trk_g3_0
 (16 13)  (454 429)  (454 429)  routing T_9_26.sp4_h_l_21 <X> T_9_26.lc_trk_g3_0
 (17 13)  (455 429)  (455 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (459 429)  (459 429)  routing T_9_26.sp4_h_r_27 <X> T_9_26.lc_trk_g3_3
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (461 429)  (461 429)  routing T_9_26.sp4_v_t_23 <X> T_9_26.lc_trk_g3_2
 (25 13)  (463 429)  (463 429)  routing T_9_26.sp4_v_t_23 <X> T_9_26.lc_trk_g3_2
 (17 14)  (455 430)  (455 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 430)  (466 430)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 430)  (471 430)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 430)  (475 430)  LC_7 Logic Functioning bit
 (39 14)  (477 430)  (477 430)  LC_7 Logic Functioning bit
 (41 14)  (479 430)  (479 430)  LC_7 Logic Functioning bit
 (43 14)  (481 430)  (481 430)  LC_7 Logic Functioning bit
 (14 15)  (452 431)  (452 431)  routing T_9_26.sp4_r_v_b_44 <X> T_9_26.lc_trk_g3_4
 (17 15)  (455 431)  (455 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (456 431)  (456 431)  routing T_9_26.sp4_r_v_b_45 <X> T_9_26.lc_trk_g3_5
 (21 15)  (459 431)  (459 431)  routing T_9_26.sp4_r_v_b_47 <X> T_9_26.lc_trk_g3_7
 (37 15)  (475 431)  (475 431)  LC_7 Logic Functioning bit
 (39 15)  (477 431)  (477 431)  LC_7 Logic Functioning bit
 (41 15)  (479 431)  (479 431)  LC_7 Logic Functioning bit
 (43 15)  (481 431)  (481 431)  LC_7 Logic Functioning bit
 (52 15)  (490 431)  (490 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_26

 (21 0)  (513 416)  (513 416)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g0_3
 (22 0)  (514 416)  (514 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (515 416)  (515 416)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g0_3
 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 416)  (526 416)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 416)  (528 416)  LC_0 Logic Functioning bit
 (38 0)  (530 416)  (530 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (43 0)  (535 416)  (535 416)  LC_0 Logic Functioning bit
 (45 0)  (537 416)  (537 416)  LC_0 Logic Functioning bit
 (17 1)  (509 417)  (509 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (513 417)  (513 417)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g0_3
 (22 1)  (514 417)  (514 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 417)  (515 417)  routing T_10_26.sp12_h_r_10 <X> T_10_26.lc_trk_g0_2
 (29 1)  (521 417)  (521 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 417)  (523 417)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 417)  (529 417)  LC_0 Logic Functioning bit
 (39 1)  (531 417)  (531 417)  LC_0 Logic Functioning bit
 (41 1)  (533 417)  (533 417)  LC_0 Logic Functioning bit
 (43 1)  (535 417)  (535 417)  LC_0 Logic Functioning bit
 (48 1)  (540 417)  (540 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (543 417)  (543 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (544 417)  (544 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (492 418)  (492 418)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 419)  (492 419)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (8 4)  (500 420)  (500 420)  routing T_10_26.sp4_v_b_4 <X> T_10_26.sp4_h_r_4
 (9 4)  (501 420)  (501 420)  routing T_10_26.sp4_v_b_4 <X> T_10_26.sp4_h_r_4
 (14 4)  (506 420)  (506 420)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g1_0
 (15 4)  (507 420)  (507 420)  routing T_10_26.lft_op_1 <X> T_10_26.lc_trk_g1_1
 (17 4)  (509 420)  (509 420)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 420)  (510 420)  routing T_10_26.lft_op_1 <X> T_10_26.lc_trk_g1_1
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (517 420)  (517 420)  routing T_10_26.sp4_h_r_10 <X> T_10_26.lc_trk_g1_2
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 420)  (523 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 420)  (525 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (38 4)  (530 420)  (530 420)  LC_2 Logic Functioning bit
 (17 5)  (509 421)  (509 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 421)  (514 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (515 421)  (515 421)  routing T_10_26.sp4_h_r_10 <X> T_10_26.lc_trk_g1_2
 (24 5)  (516 421)  (516 421)  routing T_10_26.sp4_h_r_10 <X> T_10_26.lc_trk_g1_2
 (27 5)  (519 421)  (519 421)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 421)  (520 421)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 421)  (522 421)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 421)  (524 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 421)  (527 421)  routing T_10_26.lc_trk_g0_2 <X> T_10_26.input_2_2
 (36 5)  (528 421)  (528 421)  LC_2 Logic Functioning bit
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (38 5)  (530 421)  (530 421)  LC_2 Logic Functioning bit
 (40 5)  (532 421)  (532 421)  LC_2 Logic Functioning bit
 (42 5)  (534 421)  (534 421)  LC_2 Logic Functioning bit
 (5 6)  (497 422)  (497 422)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_h_l_38
 (13 6)  (505 422)  (505 422)  routing T_10_26.sp4_v_b_5 <X> T_10_26.sp4_v_t_40
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (518 422)  (518 422)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 422)  (519 422)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 422)  (522 422)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 422)  (526 422)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 422)  (528 422)  LC_3 Logic Functioning bit
 (37 6)  (529 422)  (529 422)  LC_3 Logic Functioning bit
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (41 6)  (533 422)  (533 422)  LC_3 Logic Functioning bit
 (43 6)  (535 422)  (535 422)  LC_3 Logic Functioning bit
 (50 6)  (542 422)  (542 422)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (519 423)  (519 423)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 423)  (520 423)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 423)  (521 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 423)  (523 423)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 423)  (528 423)  LC_3 Logic Functioning bit
 (37 7)  (529 423)  (529 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (6 8)  (498 424)  (498 424)  routing T_10_26.sp4_h_r_1 <X> T_10_26.sp4_v_b_6
 (11 8)  (503 424)  (503 424)  routing T_10_26.sp4_h_r_3 <X> T_10_26.sp4_v_b_8
 (4 10)  (496 426)  (496 426)  routing T_10_26.sp4_v_b_10 <X> T_10_26.sp4_v_t_43
 (6 10)  (498 426)  (498 426)  routing T_10_26.sp4_v_b_10 <X> T_10_26.sp4_v_t_43
 (11 10)  (503 426)  (503 426)  routing T_10_26.sp4_h_r_2 <X> T_10_26.sp4_v_t_45
 (13 10)  (505 426)  (505 426)  routing T_10_26.sp4_h_r_2 <X> T_10_26.sp4_v_t_45
 (16 10)  (508 426)  (508 426)  routing T_10_26.sp4_v_t_16 <X> T_10_26.lc_trk_g2_5
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.sp4_v_t_16 <X> T_10_26.lc_trk_g2_5
 (21 10)  (513 426)  (513 426)  routing T_10_26.sp4_h_r_39 <X> T_10_26.lc_trk_g2_7
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (515 426)  (515 426)  routing T_10_26.sp4_h_r_39 <X> T_10_26.lc_trk_g2_7
 (24 10)  (516 426)  (516 426)  routing T_10_26.sp4_h_r_39 <X> T_10_26.lc_trk_g2_7
 (25 10)  (517 426)  (517 426)  routing T_10_26.sp4_h_r_46 <X> T_10_26.lc_trk_g2_6
 (26 10)  (518 426)  (518 426)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 426)  (519 426)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 426)  (520 426)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 426)  (522 426)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 426)  (526 426)  routing T_10_26.lc_trk_g1_1 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 426)  (533 426)  LC_5 Logic Functioning bit
 (43 10)  (535 426)  (535 426)  LC_5 Logic Functioning bit
 (45 10)  (537 426)  (537 426)  LC_5 Logic Functioning bit
 (46 10)  (538 426)  (538 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (496 427)  (496 427)  routing T_10_26.sp4_h_r_10 <X> T_10_26.sp4_h_l_43
 (6 11)  (498 427)  (498 427)  routing T_10_26.sp4_h_r_10 <X> T_10_26.sp4_h_l_43
 (12 11)  (504 427)  (504 427)  routing T_10_26.sp4_h_r_2 <X> T_10_26.sp4_v_t_45
 (22 11)  (514 427)  (514 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 427)  (515 427)  routing T_10_26.sp4_h_r_46 <X> T_10_26.lc_trk_g2_6
 (24 11)  (516 427)  (516 427)  routing T_10_26.sp4_h_r_46 <X> T_10_26.lc_trk_g2_6
 (25 11)  (517 427)  (517 427)  routing T_10_26.sp4_h_r_46 <X> T_10_26.lc_trk_g2_6
 (26 11)  (518 427)  (518 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 427)  (519 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 427)  (520 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 427)  (521 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 427)  (522 427)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 427)  (528 427)  LC_5 Logic Functioning bit
 (38 11)  (530 427)  (530 427)  LC_5 Logic Functioning bit
 (40 11)  (532 427)  (532 427)  LC_5 Logic Functioning bit
 (41 11)  (533 427)  (533 427)  LC_5 Logic Functioning bit
 (42 11)  (534 427)  (534 427)  LC_5 Logic Functioning bit
 (43 11)  (535 427)  (535 427)  LC_5 Logic Functioning bit
 (52 11)  (544 427)  (544 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (509 428)  (509 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (12 13)  (504 429)  (504 429)  routing T_10_26.sp4_h_r_11 <X> T_10_26.sp4_v_b_11
 (13 13)  (505 429)  (505 429)  routing T_10_26.sp4_v_t_43 <X> T_10_26.sp4_h_r_11
 (18 13)  (510 429)  (510 429)  routing T_10_26.sp4_r_v_b_41 <X> T_10_26.lc_trk_g3_1
 (22 13)  (514 429)  (514 429)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 429)  (516 429)  routing T_10_26.tnl_op_2 <X> T_10_26.lc_trk_g3_2
 (25 13)  (517 429)  (517 429)  routing T_10_26.tnl_op_2 <X> T_10_26.lc_trk_g3_2
 (15 14)  (507 430)  (507 430)  routing T_10_26.sp4_h_l_24 <X> T_10_26.lc_trk_g3_5
 (16 14)  (508 430)  (508 430)  routing T_10_26.sp4_h_l_24 <X> T_10_26.lc_trk_g3_5
 (17 14)  (509 430)  (509 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 430)  (510 430)  routing T_10_26.sp4_h_l_24 <X> T_10_26.lc_trk_g3_5
 (22 14)  (514 430)  (514 430)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (516 430)  (516 430)  routing T_10_26.tnl_op_7 <X> T_10_26.lc_trk_g3_7
 (25 14)  (517 430)  (517 430)  routing T_10_26.sp4_v_b_30 <X> T_10_26.lc_trk_g3_6
 (26 14)  (518 430)  (518 430)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 430)  (520 430)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 430)  (525 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (37 14)  (529 430)  (529 430)  LC_7 Logic Functioning bit
 (38 14)  (530 430)  (530 430)  LC_7 Logic Functioning bit
 (39 14)  (531 430)  (531 430)  LC_7 Logic Functioning bit
 (41 14)  (533 430)  (533 430)  LC_7 Logic Functioning bit
 (42 14)  (534 430)  (534 430)  LC_7 Logic Functioning bit
 (43 14)  (535 430)  (535 430)  LC_7 Logic Functioning bit
 (53 14)  (545 430)  (545 430)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (506 431)  (506 431)  routing T_10_26.sp4_h_l_17 <X> T_10_26.lc_trk_g3_4
 (15 15)  (507 431)  (507 431)  routing T_10_26.sp4_h_l_17 <X> T_10_26.lc_trk_g3_4
 (16 15)  (508 431)  (508 431)  routing T_10_26.sp4_h_l_17 <X> T_10_26.lc_trk_g3_4
 (17 15)  (509 431)  (509 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (513 431)  (513 431)  routing T_10_26.tnl_op_7 <X> T_10_26.lc_trk_g3_7
 (22 15)  (514 431)  (514 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 431)  (515 431)  routing T_10_26.sp4_v_b_30 <X> T_10_26.lc_trk_g3_6
 (26 15)  (518 431)  (518 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 431)  (520 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 431)  (522 431)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 431)  (524 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 431)  (525 431)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.input_2_7
 (34 15)  (526 431)  (526 431)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.input_2_7
 (35 15)  (527 431)  (527 431)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.input_2_7
 (36 15)  (528 431)  (528 431)  LC_7 Logic Functioning bit
 (37 15)  (529 431)  (529 431)  LC_7 Logic Functioning bit
 (38 15)  (530 431)  (530 431)  LC_7 Logic Functioning bit
 (39 15)  (531 431)  (531 431)  LC_7 Logic Functioning bit
 (40 15)  (532 431)  (532 431)  LC_7 Logic Functioning bit
 (41 15)  (533 431)  (533 431)  LC_7 Logic Functioning bit
 (42 15)  (534 431)  (534 431)  LC_7 Logic Functioning bit
 (43 15)  (535 431)  (535 431)  LC_7 Logic Functioning bit


LogicTile_11_26

 (4 0)  (550 416)  (550 416)  routing T_11_26.sp4_h_l_43 <X> T_11_26.sp4_v_b_0
 (6 0)  (552 416)  (552 416)  routing T_11_26.sp4_h_l_43 <X> T_11_26.sp4_v_b_0
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (568 416)  (568 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 416)  (569 416)  routing T_11_26.sp4_v_b_19 <X> T_11_26.lc_trk_g0_3
 (24 0)  (570 416)  (570 416)  routing T_11_26.sp4_v_b_19 <X> T_11_26.lc_trk_g0_3
 (26 0)  (572 416)  (572 416)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 416)  (581 416)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_0
 (36 0)  (582 416)  (582 416)  LC_0 Logic Functioning bit
 (37 0)  (583 416)  (583 416)  LC_0 Logic Functioning bit
 (39 0)  (585 416)  (585 416)  LC_0 Logic Functioning bit
 (41 0)  (587 416)  (587 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (5 1)  (551 417)  (551 417)  routing T_11_26.sp4_h_l_43 <X> T_11_26.sp4_v_b_0
 (17 1)  (563 417)  (563 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (574 417)  (574 417)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 417)  (576 417)  routing T_11_26.lc_trk_g0_3 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 417)  (578 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 417)  (579 417)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_0
 (35 1)  (581 417)  (581 417)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_0
 (36 1)  (582 417)  (582 417)  LC_0 Logic Functioning bit
 (37 1)  (583 417)  (583 417)  LC_0 Logic Functioning bit
 (38 1)  (584 417)  (584 417)  LC_0 Logic Functioning bit
 (17 2)  (563 418)  (563 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (572 418)  (572 418)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 418)  (573 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 418)  (574 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 418)  (577 418)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 418)  (579 418)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (37 2)  (583 418)  (583 418)  LC_1 Logic Functioning bit
 (41 2)  (587 418)  (587 418)  LC_1 Logic Functioning bit
 (43 2)  (589 418)  (589 418)  LC_1 Logic Functioning bit
 (50 2)  (596 418)  (596 418)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (598 418)  (598 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (564 419)  (564 419)  routing T_11_26.sp4_r_v_b_29 <X> T_11_26.lc_trk_g0_5
 (28 3)  (574 419)  (574 419)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 419)  (582 419)  LC_1 Logic Functioning bit
 (37 3)  (583 419)  (583 419)  LC_1 Logic Functioning bit
 (40 3)  (586 419)  (586 419)  LC_1 Logic Functioning bit
 (43 3)  (589 419)  (589 419)  LC_1 Logic Functioning bit
 (21 4)  (567 420)  (567 420)  routing T_11_26.sp4_h_r_11 <X> T_11_26.lc_trk_g1_3
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 420)  (569 420)  routing T_11_26.sp4_h_r_11 <X> T_11_26.lc_trk_g1_3
 (24 4)  (570 420)  (570 420)  routing T_11_26.sp4_h_r_11 <X> T_11_26.lc_trk_g1_3
 (26 4)  (572 420)  (572 420)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 420)  (573 420)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 420)  (574 420)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 420)  (576 420)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 420)  (577 420)  routing T_11_26.lc_trk_g0_5 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (41 4)  (587 420)  (587 420)  LC_2 Logic Functioning bit
 (43 4)  (589 420)  (589 420)  LC_2 Logic Functioning bit
 (27 5)  (573 421)  (573 421)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 421)  (574 421)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 421)  (576 421)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (51 5)  (597 421)  (597 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 7)  (554 423)  (554 423)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_v_t_41
 (9 7)  (555 423)  (555 423)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_v_t_41
 (10 7)  (556 423)  (556 423)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_v_t_41
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (6 8)  (552 424)  (552 424)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_v_b_6
 (22 8)  (568 424)  (568 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (567 425)  (567 425)  routing T_11_26.sp4_r_v_b_35 <X> T_11_26.lc_trk_g2_3
 (14 10)  (560 426)  (560 426)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (15 10)  (561 426)  (561 426)  routing T_11_26.sp12_v_t_2 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (564 426)  (564 426)  routing T_11_26.sp12_v_t_2 <X> T_11_26.lc_trk_g2_5
 (25 10)  (571 426)  (571 426)  routing T_11_26.wire_logic_cluster/lc_6/out <X> T_11_26.lc_trk_g2_6
 (26 10)  (572 426)  (572 426)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 426)  (579 426)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 426)  (580 426)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (37 10)  (583 426)  (583 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (42 10)  (588 426)  (588 426)  LC_5 Logic Functioning bit
 (43 10)  (589 426)  (589 426)  LC_5 Logic Functioning bit
 (4 11)  (550 427)  (550 427)  routing T_11_26.sp4_v_b_1 <X> T_11_26.sp4_h_l_43
 (14 11)  (560 427)  (560 427)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (15 11)  (561 427)  (561 427)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (16 11)  (562 427)  (562 427)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (17 11)  (563 427)  (563 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (564 427)  (564 427)  routing T_11_26.sp12_v_t_2 <X> T_11_26.lc_trk_g2_5
 (22 11)  (568 427)  (568 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 427)  (573 427)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 427)  (578 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (583 427)  (583 427)  LC_5 Logic Functioning bit
 (38 11)  (584 427)  (584 427)  LC_5 Logic Functioning bit
 (42 11)  (588 427)  (588 427)  LC_5 Logic Functioning bit
 (16 12)  (562 428)  (562 428)  routing T_11_26.sp4_v_t_12 <X> T_11_26.lc_trk_g3_1
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 428)  (564 428)  routing T_11_26.sp4_v_t_12 <X> T_11_26.lc_trk_g3_1
 (22 12)  (568 428)  (568 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 428)  (569 428)  routing T_11_26.sp4_h_r_27 <X> T_11_26.lc_trk_g3_3
 (24 12)  (570 428)  (570 428)  routing T_11_26.sp4_h_r_27 <X> T_11_26.lc_trk_g3_3
 (27 12)  (573 428)  (573 428)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 428)  (574 428)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 428)  (575 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 428)  (576 428)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 428)  (577 428)  routing T_11_26.lc_trk_g0_5 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 428)  (582 428)  LC_6 Logic Functioning bit
 (38 12)  (584 428)  (584 428)  LC_6 Logic Functioning bit
 (41 12)  (587 428)  (587 428)  LC_6 Logic Functioning bit
 (43 12)  (589 428)  (589 428)  LC_6 Logic Functioning bit
 (13 13)  (559 429)  (559 429)  routing T_11_26.sp4_v_t_43 <X> T_11_26.sp4_h_r_11
 (21 13)  (567 429)  (567 429)  routing T_11_26.sp4_h_r_27 <X> T_11_26.lc_trk_g3_3
 (26 13)  (572 429)  (572 429)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 429)  (573 429)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 429)  (583 429)  LC_6 Logic Functioning bit
 (39 13)  (585 429)  (585 429)  LC_6 Logic Functioning bit
 (41 13)  (587 429)  (587 429)  LC_6 Logic Functioning bit
 (43 13)  (589 429)  (589 429)  LC_6 Logic Functioning bit
 (16 14)  (562 430)  (562 430)  routing T_11_26.sp4_v_t_16 <X> T_11_26.lc_trk_g3_5
 (17 14)  (563 430)  (563 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 430)  (564 430)  routing T_11_26.sp4_v_t_16 <X> T_11_26.lc_trk_g3_5
 (25 14)  (571 430)  (571 430)  routing T_11_26.sp4_v_b_38 <X> T_11_26.lc_trk_g3_6
 (17 15)  (563 431)  (563 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (568 431)  (568 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 431)  (569 431)  routing T_11_26.sp4_v_b_38 <X> T_11_26.lc_trk_g3_6
 (25 15)  (571 431)  (571 431)  routing T_11_26.sp4_v_b_38 <X> T_11_26.lc_trk_g3_6


LogicTile_12_26

 (13 0)  (613 416)  (613 416)  routing T_12_26.sp4_h_l_39 <X> T_12_26.sp4_v_b_2
 (17 0)  (617 416)  (617 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 416)  (618 416)  routing T_12_26.bnr_op_1 <X> T_12_26.lc_trk_g0_1
 (22 0)  (622 416)  (622 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (625 416)  (625 416)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g0_2
 (26 0)  (626 416)  (626 416)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 416)  (628 416)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 416)  (629 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 416)  (630 416)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 416)  (633 416)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 416)  (634 416)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 416)  (636 416)  LC_0 Logic Functioning bit
 (37 0)  (637 416)  (637 416)  LC_0 Logic Functioning bit
 (38 0)  (638 416)  (638 416)  LC_0 Logic Functioning bit
 (39 0)  (639 416)  (639 416)  LC_0 Logic Functioning bit
 (41 0)  (641 416)  (641 416)  LC_0 Logic Functioning bit
 (45 0)  (645 416)  (645 416)  LC_0 Logic Functioning bit
 (48 0)  (648 416)  (648 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (612 417)  (612 417)  routing T_12_26.sp4_h_l_39 <X> T_12_26.sp4_v_b_2
 (18 1)  (618 417)  (618 417)  routing T_12_26.bnr_op_1 <X> T_12_26.lc_trk_g0_1
 (21 1)  (621 417)  (621 417)  routing T_12_26.sp4_r_v_b_32 <X> T_12_26.lc_trk_g0_3
 (22 1)  (622 417)  (622 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 417)  (623 417)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g0_2
 (24 1)  (624 417)  (624 417)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g0_2
 (25 1)  (625 417)  (625 417)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g0_2
 (26 1)  (626 417)  (626 417)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 417)  (629 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 417)  (630 417)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 417)  (632 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 417)  (633 417)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.input_2_0
 (34 1)  (634 417)  (634 417)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.input_2_0
 (35 1)  (635 417)  (635 417)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.input_2_0
 (36 1)  (636 417)  (636 417)  LC_0 Logic Functioning bit
 (37 1)  (637 417)  (637 417)  LC_0 Logic Functioning bit
 (39 1)  (639 417)  (639 417)  LC_0 Logic Functioning bit
 (0 2)  (600 418)  (600 418)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (608 418)  (608 418)  routing T_12_26.sp4_h_r_5 <X> T_12_26.sp4_h_l_36
 (10 2)  (610 418)  (610 418)  routing T_12_26.sp4_h_r_5 <X> T_12_26.sp4_h_l_36
 (13 2)  (613 418)  (613 418)  routing T_12_26.sp4_h_r_2 <X> T_12_26.sp4_v_t_39
 (27 2)  (627 418)  (627 418)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 418)  (633 418)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (41 2)  (641 418)  (641 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (45 2)  (645 418)  (645 418)  LC_1 Logic Functioning bit
 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (12 3)  (612 419)  (612 419)  routing T_12_26.sp4_h_r_2 <X> T_12_26.sp4_v_t_39
 (22 3)  (622 419)  (622 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 419)  (623 419)  routing T_12_26.sp4_h_r_6 <X> T_12_26.lc_trk_g0_6
 (24 3)  (624 419)  (624 419)  routing T_12_26.sp4_h_r_6 <X> T_12_26.lc_trk_g0_6
 (25 3)  (625 419)  (625 419)  routing T_12_26.sp4_h_r_6 <X> T_12_26.lc_trk_g0_6
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 419)  (631 419)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 419)  (637 419)  LC_1 Logic Functioning bit
 (39 3)  (639 419)  (639 419)  LC_1 Logic Functioning bit
 (41 3)  (641 419)  (641 419)  LC_1 Logic Functioning bit
 (43 3)  (643 419)  (643 419)  LC_1 Logic Functioning bit
 (51 3)  (651 419)  (651 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (652 419)  (652 419)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 4)  (608 420)  (608 420)  routing T_12_26.sp4_v_b_10 <X> T_12_26.sp4_h_r_4
 (9 4)  (609 420)  (609 420)  routing T_12_26.sp4_v_b_10 <X> T_12_26.sp4_h_r_4
 (10 4)  (610 420)  (610 420)  routing T_12_26.sp4_v_b_10 <X> T_12_26.sp4_h_r_4
 (21 4)  (621 420)  (621 420)  routing T_12_26.wire_logic_cluster/lc_3/out <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (16 5)  (616 421)  (616 421)  routing T_12_26.sp12_h_r_8 <X> T_12_26.lc_trk_g1_0
 (17 5)  (617 421)  (617 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (8 6)  (608 422)  (608 422)  routing T_12_26.sp4_h_r_8 <X> T_12_26.sp4_h_l_41
 (10 6)  (610 422)  (610 422)  routing T_12_26.sp4_h_r_8 <X> T_12_26.sp4_h_l_41
 (14 6)  (614 422)  (614 422)  routing T_12_26.bnr_op_4 <X> T_12_26.lc_trk_g1_4
 (15 6)  (615 422)  (615 422)  routing T_12_26.sp4_v_b_21 <X> T_12_26.lc_trk_g1_5
 (16 6)  (616 422)  (616 422)  routing T_12_26.sp4_v_b_21 <X> T_12_26.lc_trk_g1_5
 (17 6)  (617 422)  (617 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (621 422)  (621 422)  routing T_12_26.wire_logic_cluster/lc_7/out <X> T_12_26.lc_trk_g1_7
 (22 6)  (622 422)  (622 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 422)  (626 422)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 422)  (627 422)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 422)  (633 422)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 422)  (636 422)  LC_3 Logic Functioning bit
 (38 6)  (638 422)  (638 422)  LC_3 Logic Functioning bit
 (41 6)  (641 422)  (641 422)  LC_3 Logic Functioning bit
 (43 6)  (643 422)  (643 422)  LC_3 Logic Functioning bit
 (45 6)  (645 422)  (645 422)  LC_3 Logic Functioning bit
 (48 6)  (648 422)  (648 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (614 423)  (614 423)  routing T_12_26.bnr_op_4 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (28 7)  (628 423)  (628 423)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 423)  (630 423)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 423)  (631 423)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 423)  (637 423)  LC_3 Logic Functioning bit
 (39 7)  (639 423)  (639 423)  LC_3 Logic Functioning bit
 (41 7)  (641 423)  (641 423)  LC_3 Logic Functioning bit
 (43 7)  (643 423)  (643 423)  LC_3 Logic Functioning bit
 (5 8)  (605 424)  (605 424)  routing T_12_26.sp4_v_t_43 <X> T_12_26.sp4_h_r_6
 (22 8)  (622 424)  (622 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 424)  (623 424)  routing T_12_26.sp4_v_t_30 <X> T_12_26.lc_trk_g2_3
 (24 8)  (624 424)  (624 424)  routing T_12_26.sp4_v_t_30 <X> T_12_26.lc_trk_g2_3
 (25 8)  (625 424)  (625 424)  routing T_12_26.sp4_h_r_34 <X> T_12_26.lc_trk_g2_2
 (29 8)  (629 424)  (629 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 424)  (632 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 424)  (634 424)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 424)  (636 424)  LC_4 Logic Functioning bit
 (38 8)  (638 424)  (638 424)  LC_4 Logic Functioning bit
 (52 8)  (652 424)  (652 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 425)  (623 425)  routing T_12_26.sp4_h_r_34 <X> T_12_26.lc_trk_g2_2
 (24 9)  (624 425)  (624 425)  routing T_12_26.sp4_h_r_34 <X> T_12_26.lc_trk_g2_2
 (26 9)  (626 425)  (626 425)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 425)  (629 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 425)  (630 425)  routing T_12_26.lc_trk_g0_3 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 425)  (636 425)  LC_4 Logic Functioning bit
 (37 9)  (637 425)  (637 425)  LC_4 Logic Functioning bit
 (38 9)  (638 425)  (638 425)  LC_4 Logic Functioning bit
 (39 9)  (639 425)  (639 425)  LC_4 Logic Functioning bit
 (40 9)  (640 425)  (640 425)  LC_4 Logic Functioning bit
 (42 9)  (642 425)  (642 425)  LC_4 Logic Functioning bit
 (15 10)  (615 426)  (615 426)  routing T_12_26.tnr_op_5 <X> T_12_26.lc_trk_g2_5
 (17 10)  (617 426)  (617 426)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (621 426)  (621 426)  routing T_12_26.sp4_v_t_18 <X> T_12_26.lc_trk_g2_7
 (22 10)  (622 426)  (622 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 426)  (623 426)  routing T_12_26.sp4_v_t_18 <X> T_12_26.lc_trk_g2_7
 (27 10)  (627 426)  (627 426)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 426)  (628 426)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 426)  (630 426)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 426)  (631 426)  routing T_12_26.lc_trk_g1_5 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 426)  (634 426)  routing T_12_26.lc_trk_g1_5 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 426)  (635 426)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.input_2_5
 (36 10)  (636 426)  (636 426)  LC_5 Logic Functioning bit
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (41 10)  (641 426)  (641 426)  LC_5 Logic Functioning bit
 (42 10)  (642 426)  (642 426)  LC_5 Logic Functioning bit
 (43 10)  (643 426)  (643 426)  LC_5 Logic Functioning bit
 (45 10)  (645 426)  (645 426)  LC_5 Logic Functioning bit
 (46 10)  (646 426)  (646 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (626 427)  (626 427)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 427)  (628 427)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 427)  (632 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (633 427)  (633 427)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.input_2_5
 (35 11)  (635 427)  (635 427)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.input_2_5
 (38 11)  (638 427)  (638 427)  LC_5 Logic Functioning bit
 (41 11)  (641 427)  (641 427)  LC_5 Logic Functioning bit
 (43 11)  (643 427)  (643 427)  LC_5 Logic Functioning bit
 (14 12)  (614 428)  (614 428)  routing T_12_26.wire_logic_cluster/lc_0/out <X> T_12_26.lc_trk_g3_0
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 428)  (618 428)  routing T_12_26.wire_logic_cluster/lc_1/out <X> T_12_26.lc_trk_g3_1
 (22 12)  (622 428)  (622 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 428)  (623 428)  routing T_12_26.sp4_v_t_30 <X> T_12_26.lc_trk_g3_3
 (24 12)  (624 428)  (624 428)  routing T_12_26.sp4_v_t_30 <X> T_12_26.lc_trk_g3_3
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (17 14)  (617 430)  (617 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 430)  (618 430)  routing T_12_26.wire_logic_cluster/lc_5/out <X> T_12_26.lc_trk_g3_5
 (26 14)  (626 430)  (626 430)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 430)  (627 430)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 430)  (630 430)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 430)  (633 430)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 430)  (636 430)  LC_7 Logic Functioning bit
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (41 14)  (641 430)  (641 430)  LC_7 Logic Functioning bit
 (43 14)  (643 430)  (643 430)  LC_7 Logic Functioning bit
 (45 14)  (645 430)  (645 430)  LC_7 Logic Functioning bit
 (27 15)  (627 431)  (627 431)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 431)  (630 431)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 431)  (637 431)  LC_7 Logic Functioning bit
 (39 15)  (639 431)  (639 431)  LC_7 Logic Functioning bit
 (41 15)  (641 431)  (641 431)  LC_7 Logic Functioning bit
 (43 15)  (643 431)  (643 431)  LC_7 Logic Functioning bit
 (46 15)  (646 431)  (646 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_26

 (9 0)  (663 416)  (663 416)  routing T_13_26.sp4_v_t_36 <X> T_13_26.sp4_h_r_1
 (12 0)  (666 416)  (666 416)  routing T_13_26.sp4_v_t_39 <X> T_13_26.sp4_h_r_2
 (27 0)  (681 416)  (681 416)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 416)  (682 416)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (39 0)  (693 416)  (693 416)  LC_0 Logic Functioning bit
 (41 0)  (695 416)  (695 416)  LC_0 Logic Functioning bit
 (42 0)  (696 416)  (696 416)  LC_0 Logic Functioning bit
 (44 0)  (698 416)  (698 416)  LC_0 Logic Functioning bit
 (45 0)  (699 416)  (699 416)  LC_0 Logic Functioning bit
 (46 0)  (700 416)  (700 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (706 416)  (706 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (41 1)  (695 417)  (695 417)  LC_0 Logic Functioning bit
 (42 1)  (696 417)  (696 417)  LC_0 Logic Functioning bit
 (47 1)  (701 417)  (701 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (703 417)  (703 417)  Carry_In_Mux bit 

 (0 2)  (654 418)  (654 418)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 418)  (681 418)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 418)  (682 418)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (39 2)  (693 418)  (693 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (42 2)  (696 418)  (696 418)  LC_1 Logic Functioning bit
 (44 2)  (698 418)  (698 418)  LC_1 Logic Functioning bit
 (45 2)  (699 418)  (699 418)  LC_1 Logic Functioning bit
 (52 2)  (706 418)  (706 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 419)  (654 419)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (36 3)  (690 419)  (690 419)  LC_1 Logic Functioning bit
 (39 3)  (693 419)  (693 419)  LC_1 Logic Functioning bit
 (41 3)  (695 419)  (695 419)  LC_1 Logic Functioning bit
 (42 3)  (696 419)  (696 419)  LC_1 Logic Functioning bit
 (51 3)  (705 419)  (705 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (657 420)  (657 420)  routing T_13_26.sp12_v_t_23 <X> T_13_26.sp12_h_r_0
 (21 4)  (675 420)  (675 420)  routing T_13_26.wire_logic_cluster/lc_3/out <X> T_13_26.lc_trk_g1_3
 (22 4)  (676 420)  (676 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 420)  (679 420)  routing T_13_26.wire_logic_cluster/lc_2/out <X> T_13_26.lc_trk_g1_2
 (27 4)  (681 420)  (681 420)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 420)  (683 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 420)  (690 420)  LC_2 Logic Functioning bit
 (39 4)  (693 420)  (693 420)  LC_2 Logic Functioning bit
 (41 4)  (695 420)  (695 420)  LC_2 Logic Functioning bit
 (42 4)  (696 420)  (696 420)  LC_2 Logic Functioning bit
 (44 4)  (698 420)  (698 420)  LC_2 Logic Functioning bit
 (45 4)  (699 420)  (699 420)  LC_2 Logic Functioning bit
 (51 4)  (705 420)  (705 420)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (706 420)  (706 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (707 420)  (707 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (676 421)  (676 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 421)  (684 421)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 421)  (690 421)  LC_2 Logic Functioning bit
 (39 5)  (693 421)  (693 421)  LC_2 Logic Functioning bit
 (41 5)  (695 421)  (695 421)  LC_2 Logic Functioning bit
 (42 5)  (696 421)  (696 421)  LC_2 Logic Functioning bit
 (47 5)  (701 421)  (701 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 422)  (672 422)  routing T_13_26.wire_logic_cluster/lc_5/out <X> T_13_26.lc_trk_g1_5
 (25 6)  (679 422)  (679 422)  routing T_13_26.wire_logic_cluster/lc_6/out <X> T_13_26.lc_trk_g1_6
 (27 6)  (681 422)  (681 422)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (39 6)  (693 422)  (693 422)  LC_3 Logic Functioning bit
 (41 6)  (695 422)  (695 422)  LC_3 Logic Functioning bit
 (42 6)  (696 422)  (696 422)  LC_3 Logic Functioning bit
 (44 6)  (698 422)  (698 422)  LC_3 Logic Functioning bit
 (45 6)  (699 422)  (699 422)  LC_3 Logic Functioning bit
 (47 6)  (701 422)  (701 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (706 422)  (706 422)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (658 423)  (658 423)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_h_l_38
 (22 7)  (676 423)  (676 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 423)  (684 423)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (39 7)  (693 423)  (693 423)  LC_3 Logic Functioning bit
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (42 7)  (696 423)  (696 423)  LC_3 Logic Functioning bit
 (47 7)  (701 423)  (701 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 423)  (705 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (706 423)  (706 423)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 8)  (657 424)  (657 424)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_v_b_1
 (6 8)  (660 424)  (660 424)  routing T_13_26.sp4_h_r_1 <X> T_13_26.sp4_v_b_6
 (27 8)  (681 424)  (681 424)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 424)  (682 424)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 424)  (684 424)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 424)  (690 424)  LC_4 Logic Functioning bit
 (39 8)  (693 424)  (693 424)  LC_4 Logic Functioning bit
 (41 8)  (695 424)  (695 424)  LC_4 Logic Functioning bit
 (42 8)  (696 424)  (696 424)  LC_4 Logic Functioning bit
 (44 8)  (698 424)  (698 424)  LC_4 Logic Functioning bit
 (45 8)  (699 424)  (699 424)  LC_4 Logic Functioning bit
 (52 8)  (706 424)  (706 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (657 425)  (657 425)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_v_b_1
 (8 9)  (662 425)  (662 425)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_v_b_7
 (10 9)  (664 425)  (664 425)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_v_b_7
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (39 9)  (693 425)  (693 425)  LC_4 Logic Functioning bit
 (41 9)  (695 425)  (695 425)  LC_4 Logic Functioning bit
 (42 9)  (696 425)  (696 425)  LC_4 Logic Functioning bit
 (47 9)  (701 425)  (701 425)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (702 425)  (702 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (705 425)  (705 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (681 426)  (681 426)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 426)  (684 426)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 426)  (690 426)  LC_5 Logic Functioning bit
 (39 10)  (693 426)  (693 426)  LC_5 Logic Functioning bit
 (41 10)  (695 426)  (695 426)  LC_5 Logic Functioning bit
 (42 10)  (696 426)  (696 426)  LC_5 Logic Functioning bit
 (44 10)  (698 426)  (698 426)  LC_5 Logic Functioning bit
 (45 10)  (699 426)  (699 426)  LC_5 Logic Functioning bit
 (46 10)  (700 426)  (700 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (706 426)  (706 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (19 11)  (673 427)  (673 427)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (36 11)  (690 427)  (690 427)  LC_5 Logic Functioning bit
 (39 11)  (693 427)  (693 427)  LC_5 Logic Functioning bit
 (41 11)  (695 427)  (695 427)  LC_5 Logic Functioning bit
 (42 11)  (696 427)  (696 427)  LC_5 Logic Functioning bit
 (53 11)  (707 427)  (707 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (668 428)  (668 428)  routing T_13_26.wire_logic_cluster/lc_0/out <X> T_13_26.lc_trk_g3_0
 (17 12)  (671 428)  (671 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 428)  (672 428)  routing T_13_26.wire_logic_cluster/lc_1/out <X> T_13_26.lc_trk_g3_1
 (27 12)  (681 428)  (681 428)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 428)  (684 428)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (39 12)  (693 428)  (693 428)  LC_6 Logic Functioning bit
 (41 12)  (695 428)  (695 428)  LC_6 Logic Functioning bit
 (42 12)  (696 428)  (696 428)  LC_6 Logic Functioning bit
 (44 12)  (698 428)  (698 428)  LC_6 Logic Functioning bit
 (45 12)  (699 428)  (699 428)  LC_6 Logic Functioning bit
 (51 12)  (705 428)  (705 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (666 429)  (666 429)  routing T_13_26.sp4_h_r_11 <X> T_13_26.sp4_v_b_11
 (17 13)  (671 429)  (671 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 429)  (684 429)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 429)  (690 429)  LC_6 Logic Functioning bit
 (39 13)  (693 429)  (693 429)  LC_6 Logic Functioning bit
 (41 13)  (695 429)  (695 429)  LC_6 Logic Functioning bit
 (42 13)  (696 429)  (696 429)  LC_6 Logic Functioning bit
 (51 13)  (705 429)  (705 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (706 429)  (706 429)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (668 430)  (668 430)  routing T_13_26.wire_logic_cluster/lc_4/out <X> T_13_26.lc_trk_g3_4
 (21 14)  (675 430)  (675 430)  routing T_13_26.wire_logic_cluster/lc_7/out <X> T_13_26.lc_trk_g3_7
 (22 14)  (676 430)  (676 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 430)  (681 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 430)  (684 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 430)  (690 430)  LC_7 Logic Functioning bit
 (39 14)  (693 430)  (693 430)  LC_7 Logic Functioning bit
 (41 14)  (695 430)  (695 430)  LC_7 Logic Functioning bit
 (42 14)  (696 430)  (696 430)  LC_7 Logic Functioning bit
 (44 14)  (698 430)  (698 430)  LC_7 Logic Functioning bit
 (45 14)  (699 430)  (699 430)  LC_7 Logic Functioning bit
 (52 14)  (706 430)  (706 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (671 431)  (671 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 431)  (684 431)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 431)  (690 431)  LC_7 Logic Functioning bit
 (39 15)  (693 431)  (693 431)  LC_7 Logic Functioning bit
 (41 15)  (695 431)  (695 431)  LC_7 Logic Functioning bit
 (42 15)  (696 431)  (696 431)  LC_7 Logic Functioning bit
 (46 15)  (700 431)  (700 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (706 431)  (706 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_26

 (3 0)  (711 416)  (711 416)  routing T_14_26.sp12_h_r_0 <X> T_14_26.sp12_v_b_0
 (8 0)  (716 416)  (716 416)  routing T_14_26.sp4_h_l_40 <X> T_14_26.sp4_h_r_1
 (10 0)  (718 416)  (718 416)  routing T_14_26.sp4_h_l_40 <X> T_14_26.sp4_h_r_1
 (26 0)  (734 416)  (734 416)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 416)  (735 416)  routing T_14_26.lc_trk_g1_0 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (41 0)  (749 416)  (749 416)  LC_0 Logic Functioning bit
 (43 0)  (751 416)  (751 416)  LC_0 Logic Functioning bit
 (45 0)  (753 416)  (753 416)  LC_0 Logic Functioning bit
 (48 0)  (756 416)  (756 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (761 416)  (761 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (711 417)  (711 417)  routing T_14_26.sp12_h_r_0 <X> T_14_26.sp12_v_b_0
 (4 1)  (712 417)  (712 417)  routing T_14_26.sp4_h_l_41 <X> T_14_26.sp4_h_r_0
 (6 1)  (714 417)  (714 417)  routing T_14_26.sp4_h_l_41 <X> T_14_26.sp4_h_r_0
 (13 1)  (721 417)  (721 417)  routing T_14_26.sp4_v_t_44 <X> T_14_26.sp4_h_r_2
 (15 1)  (723 417)  (723 417)  routing T_14_26.sp4_v_t_5 <X> T_14_26.lc_trk_g0_0
 (16 1)  (724 417)  (724 417)  routing T_14_26.sp4_v_t_5 <X> T_14_26.lc_trk_g0_0
 (17 1)  (725 417)  (725 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (734 417)  (734 417)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 417)  (735 417)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 417)  (736 417)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 417)  (737 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 417)  (740 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 417)  (741 417)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.input_2_0
 (34 1)  (742 417)  (742 417)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.input_2_0
 (35 1)  (743 417)  (743 417)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.input_2_0
 (37 1)  (745 417)  (745 417)  LC_0 Logic Functioning bit
 (38 1)  (746 417)  (746 417)  LC_0 Logic Functioning bit
 (41 1)  (749 417)  (749 417)  LC_0 Logic Functioning bit
 (42 1)  (750 417)  (750 417)  LC_0 Logic Functioning bit
 (52 1)  (760 417)  (760 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 418)  (708 418)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 418)  (739 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 418)  (741 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 418)  (745 418)  LC_1 Logic Functioning bit
 (39 2)  (747 418)  (747 418)  LC_1 Logic Functioning bit
 (41 2)  (749 418)  (749 418)  LC_1 Logic Functioning bit
 (43 2)  (751 418)  (751 418)  LC_1 Logic Functioning bit
 (0 3)  (708 419)  (708 419)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (37 3)  (745 419)  (745 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (41 3)  (749 419)  (749 419)  LC_1 Logic Functioning bit
 (43 3)  (751 419)  (751 419)  LC_1 Logic Functioning bit
 (11 4)  (719 420)  (719 420)  routing T_14_26.sp4_v_t_39 <X> T_14_26.sp4_v_b_5
 (14 4)  (722 420)  (722 420)  routing T_14_26.wire_logic_cluster/lc_0/out <X> T_14_26.lc_trk_g1_0
 (15 4)  (723 420)  (723 420)  routing T_14_26.lft_op_1 <X> T_14_26.lc_trk_g1_1
 (17 4)  (725 420)  (725 420)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 420)  (726 420)  routing T_14_26.lft_op_1 <X> T_14_26.lc_trk_g1_1
 (27 4)  (735 420)  (735 420)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 420)  (736 420)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 420)  (737 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (36 4)  (744 420)  (744 420)  LC_2 Logic Functioning bit
 (38 4)  (746 420)  (746 420)  LC_2 Logic Functioning bit
 (41 4)  (749 420)  (749 420)  LC_2 Logic Functioning bit
 (43 4)  (751 420)  (751 420)  LC_2 Logic Functioning bit
 (45 4)  (753 420)  (753 420)  LC_2 Logic Functioning bit
 (4 5)  (712 421)  (712 421)  routing T_14_26.sp4_v_t_47 <X> T_14_26.sp4_h_r_3
 (10 5)  (718 421)  (718 421)  routing T_14_26.sp4_h_r_11 <X> T_14_26.sp4_v_b_4
 (12 5)  (720 421)  (720 421)  routing T_14_26.sp4_v_t_39 <X> T_14_26.sp4_v_b_5
 (17 5)  (725 421)  (725 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (735 421)  (735 421)  routing T_14_26.lc_trk_g1_1 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 421)  (737 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 421)  (738 421)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 421)  (740 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 421)  (741 421)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.input_2_2
 (34 5)  (742 421)  (742 421)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.input_2_2
 (35 5)  (743 421)  (743 421)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.input_2_2
 (37 5)  (745 421)  (745 421)  LC_2 Logic Functioning bit
 (38 5)  (746 421)  (746 421)  LC_2 Logic Functioning bit
 (41 5)  (749 421)  (749 421)  LC_2 Logic Functioning bit
 (42 5)  (750 421)  (750 421)  LC_2 Logic Functioning bit
 (47 5)  (755 421)  (755 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (725 422)  (725 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 422)  (726 422)  routing T_14_26.wire_logic_cluster/lc_5/out <X> T_14_26.lc_trk_g1_5
 (4 10)  (712 426)  (712 426)  routing T_14_26.sp4_v_b_10 <X> T_14_26.sp4_v_t_43
 (6 10)  (714 426)  (714 426)  routing T_14_26.sp4_v_b_10 <X> T_14_26.sp4_v_t_43
 (27 10)  (735 426)  (735 426)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 426)  (736 426)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 426)  (737 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 426)  (739 426)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 426)  (740 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 426)  (742 426)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 426)  (743 426)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.input_2_5
 (36 10)  (744 426)  (744 426)  LC_5 Logic Functioning bit
 (37 10)  (745 426)  (745 426)  LC_5 Logic Functioning bit
 (39 10)  (747 426)  (747 426)  LC_5 Logic Functioning bit
 (43 10)  (751 426)  (751 426)  LC_5 Logic Functioning bit
 (45 10)  (753 426)  (753 426)  LC_5 Logic Functioning bit
 (47 10)  (755 426)  (755 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (759 426)  (759 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (722 427)  (722 427)  routing T_14_26.sp4_h_l_17 <X> T_14_26.lc_trk_g2_4
 (15 11)  (723 427)  (723 427)  routing T_14_26.sp4_h_l_17 <X> T_14_26.lc_trk_g2_4
 (16 11)  (724 427)  (724 427)  routing T_14_26.sp4_h_l_17 <X> T_14_26.lc_trk_g2_4
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (30 11)  (738 427)  (738 427)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 427)  (740 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 427)  (741 427)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.input_2_5
 (34 11)  (742 427)  (742 427)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.input_2_5
 (36 11)  (744 427)  (744 427)  LC_5 Logic Functioning bit
 (37 11)  (745 427)  (745 427)  LC_5 Logic Functioning bit
 (39 11)  (747 427)  (747 427)  LC_5 Logic Functioning bit
 (43 11)  (751 427)  (751 427)  LC_5 Logic Functioning bit
 (47 11)  (755 427)  (755 427)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (10 12)  (718 428)  (718 428)  routing T_14_26.sp4_v_t_40 <X> T_14_26.sp4_h_r_10
 (22 12)  (730 428)  (730 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 428)  (733 428)  routing T_14_26.wire_logic_cluster/lc_2/out <X> T_14_26.lc_trk_g3_2
 (21 13)  (729 429)  (729 429)  routing T_14_26.sp4_r_v_b_43 <X> T_14_26.lc_trk_g3_3
 (22 13)  (730 429)  (730 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (9 14)  (717 430)  (717 430)  routing T_14_26.sp4_v_b_10 <X> T_14_26.sp4_h_l_47
 (21 14)  (729 430)  (729 430)  routing T_14_26.sp4_v_t_18 <X> T_14_26.lc_trk_g3_7
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 430)  (731 430)  routing T_14_26.sp4_v_t_18 <X> T_14_26.lc_trk_g3_7
 (14 15)  (722 431)  (722 431)  routing T_14_26.tnl_op_4 <X> T_14_26.lc_trk_g3_4
 (15 15)  (723 431)  (723 431)  routing T_14_26.tnl_op_4 <X> T_14_26.lc_trk_g3_4
 (17 15)  (725 431)  (725 431)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_15_26

 (13 0)  (775 416)  (775 416)  routing T_15_26.sp4_h_l_39 <X> T_15_26.sp4_v_b_2
 (25 0)  (787 416)  (787 416)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (26 0)  (788 416)  (788 416)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 416)  (790 416)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 416)  (792 416)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 416)  (793 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 416)  (795 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 416)  (796 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (12 1)  (774 417)  (774 417)  routing T_15_26.sp4_h_l_39 <X> T_15_26.sp4_v_b_2
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 417)  (785 417)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (24 1)  (786 417)  (786 417)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (25 1)  (787 417)  (787 417)  routing T_15_26.sp4_h_l_7 <X> T_15_26.lc_trk_g0_2
 (26 1)  (788 417)  (788 417)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 417)  (793 417)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (37 1)  (799 417)  (799 417)  LC_0 Logic Functioning bit
 (38 1)  (800 417)  (800 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (43 1)  (805 417)  (805 417)  LC_0 Logic Functioning bit
 (51 1)  (813 417)  (813 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 418)  (762 418)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (783 418)  (783 418)  routing T_15_26.sp4_h_l_2 <X> T_15_26.lc_trk_g0_7
 (22 2)  (784 418)  (784 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 418)  (785 418)  routing T_15_26.sp4_h_l_2 <X> T_15_26.lc_trk_g0_7
 (24 2)  (786 418)  (786 418)  routing T_15_26.sp4_h_l_2 <X> T_15_26.lc_trk_g0_7
 (25 2)  (787 418)  (787 418)  routing T_15_26.sp4_v_b_6 <X> T_15_26.lc_trk_g0_6
 (26 2)  (788 418)  (788 418)  routing T_15_26.lc_trk_g1_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 418)  (796 418)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (43 2)  (805 418)  (805 418)  LC_1 Logic Functioning bit
 (45 2)  (807 418)  (807 418)  LC_1 Logic Functioning bit
 (46 2)  (808 418)  (808 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (815 418)  (815 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (762 419)  (762 419)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (22 3)  (784 419)  (784 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 419)  (785 419)  routing T_15_26.sp4_v_b_6 <X> T_15_26.lc_trk_g0_6
 (27 3)  (789 419)  (789 419)  routing T_15_26.lc_trk_g1_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 419)  (792 419)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 419)  (793 419)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 419)  (799 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (41 3)  (803 419)  (803 419)  LC_1 Logic Functioning bit
 (43 3)  (805 419)  (805 419)  LC_1 Logic Functioning bit
 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (790 420)  (790 420)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 420)  (795 420)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 420)  (796 420)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (43 4)  (805 420)  (805 420)  LC_2 Logic Functioning bit
 (5 5)  (767 421)  (767 421)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_3
 (10 5)  (772 421)  (772 421)  routing T_15_26.sp4_h_r_11 <X> T_15_26.sp4_v_b_4
 (21 5)  (783 421)  (783 421)  routing T_15_26.sp4_r_v_b_27 <X> T_15_26.lc_trk_g1_3
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 421)  (799 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (43 5)  (805 421)  (805 421)  LC_2 Logic Functioning bit
 (51 5)  (813 421)  (813 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (776 422)  (776 422)  routing T_15_26.sp12_h_l_3 <X> T_15_26.lc_trk_g1_4
 (21 6)  (783 422)  (783 422)  routing T_15_26.wire_logic_cluster/lc_7/out <X> T_15_26.lc_trk_g1_7
 (22 6)  (784 422)  (784 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 422)  (789 422)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 422)  (790 422)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 422)  (796 422)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (38 6)  (800 422)  (800 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (43 6)  (805 422)  (805 422)  LC_3 Logic Functioning bit
 (45 6)  (807 422)  (807 422)  LC_3 Logic Functioning bit
 (46 6)  (808 422)  (808 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (776 423)  (776 423)  routing T_15_26.sp12_h_l_3 <X> T_15_26.lc_trk_g1_4
 (15 7)  (777 423)  (777 423)  routing T_15_26.sp12_h_l_3 <X> T_15_26.lc_trk_g1_4
 (17 7)  (779 423)  (779 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (28 7)  (790 423)  (790 423)  routing T_15_26.lc_trk_g2_1 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 423)  (792 423)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 423)  (793 423)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 423)  (799 423)  LC_3 Logic Functioning bit
 (39 7)  (801 423)  (801 423)  LC_3 Logic Functioning bit
 (41 7)  (803 423)  (803 423)  LC_3 Logic Functioning bit
 (43 7)  (805 423)  (805 423)  LC_3 Logic Functioning bit
 (48 7)  (810 423)  (810 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (777 424)  (777 424)  routing T_15_26.sp4_h_r_25 <X> T_15_26.lc_trk_g2_1
 (16 8)  (778 424)  (778 424)  routing T_15_26.sp4_h_r_25 <X> T_15_26.lc_trk_g2_1
 (17 8)  (779 424)  (779 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (783 424)  (783 424)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g2_3
 (22 8)  (784 424)  (784 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 424)  (785 424)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g2_3
 (18 9)  (780 425)  (780 425)  routing T_15_26.sp4_h_r_25 <X> T_15_26.lc_trk_g2_1
 (21 9)  (783 425)  (783 425)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g2_3
 (17 10)  (779 426)  (779 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 426)  (780 426)  routing T_15_26.wire_logic_cluster/lc_5/out <X> T_15_26.lc_trk_g2_5
 (26 10)  (788 426)  (788 426)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 426)  (789 426)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 426)  (790 426)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 426)  (796 426)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (38 10)  (800 426)  (800 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (43 10)  (805 426)  (805 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (51 10)  (813 426)  (813 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (814 426)  (814 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (790 427)  (790 427)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 427)  (792 427)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 427)  (793 427)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (38 11)  (800 427)  (800 427)  LC_5 Logic Functioning bit
 (40 11)  (802 427)  (802 427)  LC_5 Logic Functioning bit
 (42 11)  (804 427)  (804 427)  LC_5 Logic Functioning bit
 (48 11)  (810 427)  (810 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (774 428)  (774 428)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_h_r_11
 (21 12)  (783 428)  (783 428)  routing T_15_26.wire_logic_cluster/lc_3/out <X> T_15_26.lc_trk_g3_3
 (22 12)  (784 428)  (784 428)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 428)  (792 428)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 428)  (793 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 428)  (795 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 428)  (796 428)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (37 12)  (799 428)  (799 428)  LC_6 Logic Functioning bit
 (38 12)  (800 428)  (800 428)  LC_6 Logic Functioning bit
 (39 12)  (801 428)  (801 428)  LC_6 Logic Functioning bit
 (41 12)  (803 428)  (803 428)  LC_6 Logic Functioning bit
 (43 12)  (805 428)  (805 428)  LC_6 Logic Functioning bit
 (45 12)  (807 428)  (807 428)  LC_6 Logic Functioning bit
 (51 12)  (813 428)  (813 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (775 429)  (775 429)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_h_r_11
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 429)  (785 429)  routing T_15_26.sp4_h_l_15 <X> T_15_26.lc_trk_g3_2
 (24 13)  (786 429)  (786 429)  routing T_15_26.sp4_h_l_15 <X> T_15_26.lc_trk_g3_2
 (25 13)  (787 429)  (787 429)  routing T_15_26.sp4_h_l_15 <X> T_15_26.lc_trk_g3_2
 (26 13)  (788 429)  (788 429)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 429)  (789 429)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 429)  (791 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 429)  (792 429)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 429)  (793 429)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (38 13)  (800 429)  (800 429)  LC_6 Logic Functioning bit
 (8 14)  (770 430)  (770 430)  routing T_15_26.sp4_v_t_47 <X> T_15_26.sp4_h_l_47
 (9 14)  (771 430)  (771 430)  routing T_15_26.sp4_v_t_47 <X> T_15_26.sp4_h_l_47
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (787 430)  (787 430)  routing T_15_26.wire_logic_cluster/lc_6/out <X> T_15_26.lc_trk_g3_6
 (27 14)  (789 430)  (789 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 430)  (792 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 430)  (796 430)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (38 14)  (800 430)  (800 430)  LC_7 Logic Functioning bit
 (41 14)  (803 430)  (803 430)  LC_7 Logic Functioning bit
 (43 14)  (805 430)  (805 430)  LC_7 Logic Functioning bit
 (45 14)  (807 430)  (807 430)  LC_7 Logic Functioning bit
 (51 14)  (813 430)  (813 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (783 431)  (783 431)  routing T_15_26.sp4_r_v_b_47 <X> T_15_26.lc_trk_g3_7
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 431)  (788 431)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 431)  (789 431)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 431)  (790 431)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 431)  (792 431)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 431)  (793 431)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 431)  (799 431)  LC_7 Logic Functioning bit
 (39 15)  (801 431)  (801 431)  LC_7 Logic Functioning bit
 (41 15)  (803 431)  (803 431)  LC_7 Logic Functioning bit
 (43 15)  (805 431)  (805 431)  LC_7 Logic Functioning bit
 (51 15)  (813 431)  (813 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (814 431)  (814 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_26

 (15 0)  (831 416)  (831 416)  routing T_16_26.sp4_v_b_17 <X> T_16_26.lc_trk_g0_1
 (16 0)  (832 416)  (832 416)  routing T_16_26.sp4_v_b_17 <X> T_16_26.lc_trk_g0_1
 (17 0)  (833 416)  (833 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (843 416)  (843 416)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 416)  (850 416)  routing T_16_26.lc_trk_g1_0 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (39 0)  (855 416)  (855 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (45 0)  (861 416)  (861 416)  LC_0 Logic Functioning bit
 (14 1)  (830 417)  (830 417)  routing T_16_26.sp4_r_v_b_35 <X> T_16_26.lc_trk_g0_0
 (17 1)  (833 417)  (833 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (842 417)  (842 417)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 417)  (843 417)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (38 1)  (854 417)  (854 417)  LC_0 Logic Functioning bit
 (0 2)  (816 418)  (816 418)  routing T_16_26.glb_netwk_3 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (2 2)  (818 418)  (818 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (828 418)  (828 418)  routing T_16_26.sp4_h_r_11 <X> T_16_26.sp4_h_l_39
 (16 2)  (832 418)  (832 418)  routing T_16_26.sp12_h_r_13 <X> T_16_26.lc_trk_g0_5
 (17 2)  (833 418)  (833 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (838 418)  (838 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 418)  (839 418)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g0_7
 (24 2)  (840 418)  (840 418)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g0_7
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 418)  (847 418)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 418)  (850 418)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 418)  (851 418)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.input_2_1
 (36 2)  (852 418)  (852 418)  LC_1 Logic Functioning bit
 (37 2)  (853 418)  (853 418)  LC_1 Logic Functioning bit
 (39 2)  (855 418)  (855 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (0 3)  (816 419)  (816 419)  routing T_16_26.glb_netwk_3 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (13 3)  (829 419)  (829 419)  routing T_16_26.sp4_h_r_11 <X> T_16_26.sp4_h_l_39
 (22 3)  (838 419)  (838 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 419)  (839 419)  routing T_16_26.sp4_h_r_6 <X> T_16_26.lc_trk_g0_6
 (24 3)  (840 419)  (840 419)  routing T_16_26.sp4_h_r_6 <X> T_16_26.lc_trk_g0_6
 (25 3)  (841 419)  (841 419)  routing T_16_26.sp4_h_r_6 <X> T_16_26.lc_trk_g0_6
 (27 3)  (843 419)  (843 419)  routing T_16_26.lc_trk_g1_0 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 419)  (845 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 419)  (848 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 419)  (851 419)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.input_2_1
 (36 3)  (852 419)  (852 419)  LC_1 Logic Functioning bit
 (37 3)  (853 419)  (853 419)  LC_1 Logic Functioning bit
 (39 3)  (855 419)  (855 419)  LC_1 Logic Functioning bit
 (13 4)  (829 420)  (829 420)  routing T_16_26.sp4_h_l_40 <X> T_16_26.sp4_v_b_5
 (14 4)  (830 420)  (830 420)  routing T_16_26.wire_logic_cluster/lc_0/out <X> T_16_26.lc_trk_g1_0
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 420)  (846 420)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 420)  (847 420)  routing T_16_26.lc_trk_g0_5 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 420)  (852 420)  LC_2 Logic Functioning bit
 (39 4)  (855 420)  (855 420)  LC_2 Logic Functioning bit
 (43 4)  (859 420)  (859 420)  LC_2 Logic Functioning bit
 (50 4)  (866 420)  (866 420)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (828 421)  (828 421)  routing T_16_26.sp4_h_l_40 <X> T_16_26.sp4_v_b_5
 (17 5)  (833 421)  (833 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (844 421)  (844 421)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 421)  (852 421)  LC_2 Logic Functioning bit
 (37 5)  (853 421)  (853 421)  LC_2 Logic Functioning bit
 (38 5)  (854 421)  (854 421)  LC_2 Logic Functioning bit
 (42 5)  (858 421)  (858 421)  LC_2 Logic Functioning bit
 (43 5)  (859 421)  (859 421)  LC_2 Logic Functioning bit
 (14 6)  (830 422)  (830 422)  routing T_16_26.wire_logic_cluster/lc_4/out <X> T_16_26.lc_trk_g1_4
 (16 6)  (832 422)  (832 422)  routing T_16_26.sp4_v_b_13 <X> T_16_26.lc_trk_g1_5
 (17 6)  (833 422)  (833 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 422)  (834 422)  routing T_16_26.sp4_v_b_13 <X> T_16_26.lc_trk_g1_5
 (28 6)  (844 422)  (844 422)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 422)  (846 422)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 422)  (847 422)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 422)  (849 422)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 422)  (850 422)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (42 6)  (858 422)  (858 422)  LC_3 Logic Functioning bit
 (43 6)  (859 422)  (859 422)  LC_3 Logic Functioning bit
 (50 6)  (866 422)  (866 422)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (833 423)  (833 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (834 423)  (834 423)  routing T_16_26.sp4_v_b_13 <X> T_16_26.lc_trk_g1_5
 (22 7)  (838 423)  (838 423)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 423)  (840 423)  routing T_16_26.bot_op_6 <X> T_16_26.lc_trk_g1_6
 (29 7)  (845 423)  (845 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 423)  (846 423)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 423)  (853 423)  LC_3 Logic Functioning bit
 (39 7)  (855 423)  (855 423)  LC_3 Logic Functioning bit
 (42 7)  (858 423)  (858 423)  LC_3 Logic Functioning bit
 (43 7)  (859 423)  (859 423)  LC_3 Logic Functioning bit
 (5 8)  (821 424)  (821 424)  routing T_16_26.sp4_h_l_38 <X> T_16_26.sp4_h_r_6
 (15 8)  (831 424)  (831 424)  routing T_16_26.sp4_h_r_25 <X> T_16_26.lc_trk_g2_1
 (16 8)  (832 424)  (832 424)  routing T_16_26.sp4_h_r_25 <X> T_16_26.lc_trk_g2_1
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 424)  (847 424)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (39 8)  (855 424)  (855 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (45 8)  (861 424)  (861 424)  LC_4 Logic Functioning bit
 (48 8)  (864 424)  (864 424)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (820 425)  (820 425)  routing T_16_26.sp4_h_l_38 <X> T_16_26.sp4_h_r_6
 (14 9)  (830 425)  (830 425)  routing T_16_26.sp4_r_v_b_32 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (834 425)  (834 425)  routing T_16_26.sp4_h_r_25 <X> T_16_26.lc_trk_g2_1
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 425)  (843 425)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 425)  (844 425)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (48 9)  (864 425)  (864 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (833 426)  (833 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 426)  (834 426)  routing T_16_26.wire_logic_cluster/lc_5/out <X> T_16_26.lc_trk_g2_5
 (25 10)  (841 426)  (841 426)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g2_6
 (26 10)  (842 426)  (842 426)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 426)  (846 426)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 426)  (849 426)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 426)  (850 426)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (41 10)  (857 426)  (857 426)  LC_5 Logic Functioning bit
 (43 10)  (859 426)  (859 426)  LC_5 Logic Functioning bit
 (45 10)  (861 426)  (861 426)  LC_5 Logic Functioning bit
 (5 11)  (821 427)  (821 427)  routing T_16_26.sp4_h_l_43 <X> T_16_26.sp4_v_t_43
 (13 11)  (829 427)  (829 427)  routing T_16_26.sp4_v_b_3 <X> T_16_26.sp4_h_l_45
 (22 11)  (838 427)  (838 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 427)  (839 427)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g2_6
 (24 11)  (840 427)  (840 427)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g2_6
 (25 11)  (841 427)  (841 427)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g2_6
 (28 11)  (844 427)  (844 427)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 427)  (846 427)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 427)  (847 427)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 427)  (852 427)  LC_5 Logic Functioning bit
 (38 11)  (854 427)  (854 427)  LC_5 Logic Functioning bit
 (40 11)  (856 427)  (856 427)  LC_5 Logic Functioning bit
 (42 11)  (858 427)  (858 427)  LC_5 Logic Functioning bit
 (21 12)  (837 428)  (837 428)  routing T_16_26.sp4_v_t_14 <X> T_16_26.lc_trk_g3_3
 (22 12)  (838 428)  (838 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 428)  (839 428)  routing T_16_26.sp4_v_t_14 <X> T_16_26.lc_trk_g3_3
 (27 12)  (843 428)  (843 428)  routing T_16_26.lc_trk_g1_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 428)  (846 428)  routing T_16_26.lc_trk_g1_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 428)  (849 428)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 428)  (850 428)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 428)  (853 428)  LC_6 Logic Functioning bit
 (39 12)  (855 428)  (855 428)  LC_6 Logic Functioning bit
 (41 12)  (857 428)  (857 428)  LC_6 Logic Functioning bit
 (43 12)  (859 428)  (859 428)  LC_6 Logic Functioning bit
 (47 12)  (863 428)  (863 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (830 429)  (830 429)  routing T_16_26.sp4_h_r_24 <X> T_16_26.lc_trk_g3_0
 (15 13)  (831 429)  (831 429)  routing T_16_26.sp4_h_r_24 <X> T_16_26.lc_trk_g3_0
 (16 13)  (832 429)  (832 429)  routing T_16_26.sp4_h_r_24 <X> T_16_26.lc_trk_g3_0
 (17 13)  (833 429)  (833 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (30 13)  (846 429)  (846 429)  routing T_16_26.lc_trk_g1_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 429)  (853 429)  LC_6 Logic Functioning bit
 (39 13)  (855 429)  (855 429)  LC_6 Logic Functioning bit
 (41 13)  (857 429)  (857 429)  LC_6 Logic Functioning bit
 (43 13)  (859 429)  (859 429)  LC_6 Logic Functioning bit
 (16 14)  (832 430)  (832 430)  routing T_16_26.sp4_v_t_16 <X> T_16_26.lc_trk_g3_5
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 430)  (834 430)  routing T_16_26.sp4_v_t_16 <X> T_16_26.lc_trk_g3_5
 (21 14)  (837 430)  (837 430)  routing T_16_26.bnl_op_7 <X> T_16_26.lc_trk_g3_7
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 430)  (849 430)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 430)  (850 430)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (42 14)  (858 430)  (858 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (50 14)  (866 430)  (866 430)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (831 431)  (831 431)  routing T_16_26.sp4_v_t_33 <X> T_16_26.lc_trk_g3_4
 (16 15)  (832 431)  (832 431)  routing T_16_26.sp4_v_t_33 <X> T_16_26.lc_trk_g3_4
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (837 431)  (837 431)  routing T_16_26.bnl_op_7 <X> T_16_26.lc_trk_g3_7
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 431)  (841 431)  routing T_16_26.sp4_r_v_b_46 <X> T_16_26.lc_trk_g3_6
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 431)  (843 431)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 431)  (844 431)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 431)  (847 431)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 431)  (852 431)  LC_7 Logic Functioning bit
 (37 15)  (853 431)  (853 431)  LC_7 Logic Functioning bit
 (40 15)  (856 431)  (856 431)  LC_7 Logic Functioning bit
 (41 15)  (857 431)  (857 431)  LC_7 Logic Functioning bit
 (52 15)  (868 431)  (868 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_26

 (13 0)  (887 416)  (887 416)  routing T_17_26.sp4_h_l_39 <X> T_17_26.sp4_v_b_2
 (12 1)  (886 417)  (886 417)  routing T_17_26.sp4_h_l_39 <X> T_17_26.sp4_v_b_2
 (0 2)  (874 418)  (874 418)  routing T_17_26.glb_netwk_3 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (2 2)  (876 418)  (876 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 419)  (874 419)  routing T_17_26.glb_netwk_3 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (12 3)  (886 419)  (886 419)  routing T_17_26.sp4_h_l_39 <X> T_17_26.sp4_v_t_39
 (0 4)  (874 420)  (874 420)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (1 4)  (875 420)  (875 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 420)  (895 420)  routing T_17_26.lft_op_3 <X> T_17_26.lc_trk_g1_3
 (22 4)  (896 420)  (896 420)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 420)  (898 420)  routing T_17_26.lft_op_3 <X> T_17_26.lc_trk_g1_3
 (0 5)  (874 421)  (874 421)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (1 5)  (875 421)  (875 421)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (26 6)  (900 422)  (900 422)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 422)  (901 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 422)  (902 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 422)  (908 422)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 422)  (909 422)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.input_2_3
 (37 6)  (911 422)  (911 422)  LC_3 Logic Functioning bit
 (38 6)  (912 422)  (912 422)  LC_3 Logic Functioning bit
 (41 6)  (915 422)  (915 422)  LC_3 Logic Functioning bit
 (45 6)  (919 422)  (919 422)  LC_3 Logic Functioning bit
 (46 6)  (920 422)  (920 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (896 423)  (896 423)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 423)  (898 423)  routing T_17_26.bot_op_6 <X> T_17_26.lc_trk_g1_6
 (26 7)  (900 423)  (900 423)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 423)  (901 423)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 423)  (905 423)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 423)  (906 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (908 423)  (908 423)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.input_2_3
 (37 7)  (911 423)  (911 423)  LC_3 Logic Functioning bit
 (39 7)  (913 423)  (913 423)  LC_3 Logic Functioning bit
 (40 7)  (914 423)  (914 423)  LC_3 Logic Functioning bit
 (8 9)  (882 425)  (882 425)  routing T_17_26.sp4_h_l_36 <X> T_17_26.sp4_v_b_7
 (9 9)  (883 425)  (883 425)  routing T_17_26.sp4_h_l_36 <X> T_17_26.sp4_v_b_7
 (10 9)  (884 425)  (884 425)  routing T_17_26.sp4_h_l_36 <X> T_17_26.sp4_v_b_7
 (3 11)  (877 427)  (877 427)  routing T_17_26.sp12_v_b_1 <X> T_17_26.sp12_h_l_22
 (16 12)  (890 428)  (890 428)  routing T_17_26.sp12_v_t_6 <X> T_17_26.lc_trk_g3_1
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (896 428)  (896 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 428)  (897 428)  routing T_17_26.sp4_v_t_30 <X> T_17_26.lc_trk_g3_3
 (24 12)  (898 428)  (898 428)  routing T_17_26.sp4_v_t_30 <X> T_17_26.lc_trk_g3_3
 (8 13)  (882 429)  (882 429)  routing T_17_26.sp4_v_t_42 <X> T_17_26.sp4_v_b_10
 (10 13)  (884 429)  (884 429)  routing T_17_26.sp4_v_t_42 <X> T_17_26.sp4_v_b_10
 (13 15)  (887 431)  (887 431)  routing T_17_26.sp4_v_b_6 <X> T_17_26.sp4_h_l_46


LogicTile_18_26

 (6 0)  (934 416)  (934 416)  routing T_18_26.sp4_h_r_7 <X> T_18_26.sp4_v_b_0
 (8 8)  (936 424)  (936 424)  routing T_18_26.sp4_h_l_42 <X> T_18_26.sp4_h_r_7
 (3 9)  (931 425)  (931 425)  routing T_18_26.sp12_h_l_22 <X> T_18_26.sp12_v_b_1
 (8 9)  (936 425)  (936 425)  routing T_18_26.sp4_h_l_36 <X> T_18_26.sp4_v_b_7
 (9 9)  (937 425)  (937 425)  routing T_18_26.sp4_h_l_36 <X> T_18_26.sp4_v_b_7
 (10 9)  (938 425)  (938 425)  routing T_18_26.sp4_h_l_36 <X> T_18_26.sp4_v_b_7
 (4 12)  (932 428)  (932 428)  routing T_18_26.sp4_h_l_38 <X> T_18_26.sp4_v_b_9
 (6 12)  (934 428)  (934 428)  routing T_18_26.sp4_h_l_38 <X> T_18_26.sp4_v_b_9
 (5 13)  (933 429)  (933 429)  routing T_18_26.sp4_h_l_38 <X> T_18_26.sp4_v_b_9
 (8 13)  (936 429)  (936 429)  routing T_18_26.sp4_h_l_47 <X> T_18_26.sp4_v_b_10
 (9 13)  (937 429)  (937 429)  routing T_18_26.sp4_h_l_47 <X> T_18_26.sp4_v_b_10


LogicTile_19_26

 (0 2)  (982 418)  (982 418)  routing T_19_26.glb_netwk_3 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (2 2)  (984 418)  (984 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 419)  (982 419)  routing T_19_26.glb_netwk_3 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (11 4)  (993 420)  (993 420)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_b_5
 (13 4)  (995 420)  (995 420)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_b_5
 (12 5)  (994 421)  (994 421)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_b_5
 (26 10)  (1008 426)  (1008 426)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 426)  (1009 426)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 426)  (1010 426)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 426)  (1011 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 426)  (1012 426)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 426)  (1014 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 426)  (1015 426)  routing T_19_26.lc_trk_g3_1 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 426)  (1016 426)  routing T_19_26.lc_trk_g3_1 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 426)  (1018 426)  LC_5 Logic Functioning bit
 (38 10)  (1020 426)  (1020 426)  LC_5 Logic Functioning bit
 (41 10)  (1023 426)  (1023 426)  LC_5 Logic Functioning bit
 (43 10)  (1025 426)  (1025 426)  LC_5 Logic Functioning bit
 (45 10)  (1027 426)  (1027 426)  LC_5 Logic Functioning bit
 (48 10)  (1030 426)  (1030 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1009 427)  (1009 427)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 427)  (1010 427)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 427)  (1011 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 427)  (1019 427)  LC_5 Logic Functioning bit
 (39 11)  (1021 427)  (1021 427)  LC_5 Logic Functioning bit
 (41 11)  (1023 427)  (1023 427)  LC_5 Logic Functioning bit
 (43 11)  (1025 427)  (1025 427)  LC_5 Logic Functioning bit
 (48 11)  (1030 427)  (1030 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (1035 427)  (1035 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (997 428)  (997 428)  routing T_19_26.sp4_v_t_28 <X> T_19_26.lc_trk_g3_1
 (16 12)  (998 428)  (998 428)  routing T_19_26.sp4_v_t_28 <X> T_19_26.lc_trk_g3_1
 (17 12)  (999 428)  (999 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (17 14)  (999 430)  (999 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 430)  (1000 430)  routing T_19_26.wire_logic_cluster/lc_5/out <X> T_19_26.lc_trk_g3_5
 (14 15)  (996 431)  (996 431)  routing T_19_26.sp4_r_v_b_44 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


IO_Tile_0_25



LogicTile_1_25

 (5 0)  (23 400)  (23 400)  routing T_1_25.sp4_v_t_37 <X> T_1_25.sp4_h_r_0
 (27 0)  (45 400)  (45 400)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 400)  (46 400)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 400)  (47 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 400)  (48 400)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 400)  (49 400)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 400)  (50 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 400)  (51 400)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 400)  (52 400)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 400)  (55 400)  LC_0 Logic Functioning bit
 (42 0)  (60 400)  (60 400)  LC_0 Logic Functioning bit
 (43 0)  (61 400)  (61 400)  LC_0 Logic Functioning bit
 (45 0)  (63 400)  (63 400)  LC_0 Logic Functioning bit
 (46 0)  (64 400)  (64 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (48 401)  (48 401)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 401)  (50 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (51 401)  (51 401)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.input_2_0
 (34 1)  (52 401)  (52 401)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.input_2_0
 (37 1)  (55 401)  (55 401)  LC_0 Logic Functioning bit
 (42 1)  (60 401)  (60 401)  LC_0 Logic Functioning bit
 (43 1)  (61 401)  (61 401)  LC_0 Logic Functioning bit
 (44 1)  (62 401)  (62 401)  LC_0 Logic Functioning bit
 (52 1)  (70 401)  (70 401)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (18 402)  (18 402)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (20 402)  (20 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 403)  (18 403)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (16 6)  (34 406)  (34 406)  routing T_1_25.sp4_v_b_5 <X> T_1_25.lc_trk_g1_5
 (17 6)  (35 406)  (35 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (36 406)  (36 406)  routing T_1_25.sp4_v_b_5 <X> T_1_25.lc_trk_g1_5
 (7 10)  (25 410)  (25 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 12)  (35 412)  (35 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (19 414)  (19 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 415)  (18 415)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 415)  (19 415)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 415)  (35 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (40 415)  (40 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (43 415)  (43 415)  routing T_1_25.sp4_r_v_b_46 <X> T_1_25.lc_trk_g3_6


LogicTile_2_25

 (27 0)  (99 400)  (99 400)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 400)  (100 400)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 400)  (101 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 400)  (104 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 400)  (108 400)  LC_0 Logic Functioning bit
 (39 0)  (111 400)  (111 400)  LC_0 Logic Functioning bit
 (41 0)  (113 400)  (113 400)  LC_0 Logic Functioning bit
 (42 0)  (114 400)  (114 400)  LC_0 Logic Functioning bit
 (44 0)  (116 400)  (116 400)  LC_0 Logic Functioning bit
 (45 0)  (117 400)  (117 400)  LC_0 Logic Functioning bit
 (36 1)  (108 401)  (108 401)  LC_0 Logic Functioning bit
 (39 1)  (111 401)  (111 401)  LC_0 Logic Functioning bit
 (41 1)  (113 401)  (113 401)  LC_0 Logic Functioning bit
 (42 1)  (114 401)  (114 401)  LC_0 Logic Functioning bit
 (50 1)  (122 401)  (122 401)  Carry_In_Mux bit 

 (0 2)  (72 402)  (72 402)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (2 2)  (74 402)  (74 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (99 402)  (99 402)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 402)  (100 402)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 402)  (101 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 402)  (104 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 402)  (108 402)  LC_1 Logic Functioning bit
 (39 2)  (111 402)  (111 402)  LC_1 Logic Functioning bit
 (41 2)  (113 402)  (113 402)  LC_1 Logic Functioning bit
 (42 2)  (114 402)  (114 402)  LC_1 Logic Functioning bit
 (44 2)  (116 402)  (116 402)  LC_1 Logic Functioning bit
 (45 2)  (117 402)  (117 402)  LC_1 Logic Functioning bit
 (0 3)  (72 403)  (72 403)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (36 3)  (108 403)  (108 403)  LC_1 Logic Functioning bit
 (39 3)  (111 403)  (111 403)  LC_1 Logic Functioning bit
 (41 3)  (113 403)  (113 403)  LC_1 Logic Functioning bit
 (42 3)  (114 403)  (114 403)  LC_1 Logic Functioning bit
 (21 4)  (93 404)  (93 404)  routing T_2_25.wire_logic_cluster/lc_3/out <X> T_2_25.lc_trk_g1_3
 (22 4)  (94 404)  (94 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 404)  (97 404)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g1_2
 (27 4)  (99 404)  (99 404)  routing T_2_25.lc_trk_g1_2 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 404)  (101 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 404)  (104 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 404)  (108 404)  LC_2 Logic Functioning bit
 (39 4)  (111 404)  (111 404)  LC_2 Logic Functioning bit
 (41 4)  (113 404)  (113 404)  LC_2 Logic Functioning bit
 (42 4)  (114 404)  (114 404)  LC_2 Logic Functioning bit
 (44 4)  (116 404)  (116 404)  LC_2 Logic Functioning bit
 (45 4)  (117 404)  (117 404)  LC_2 Logic Functioning bit
 (22 5)  (94 405)  (94 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 405)  (102 405)  routing T_2_25.lc_trk_g1_2 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 405)  (108 405)  LC_2 Logic Functioning bit
 (39 5)  (111 405)  (111 405)  LC_2 Logic Functioning bit
 (41 5)  (113 405)  (113 405)  LC_2 Logic Functioning bit
 (42 5)  (114 405)  (114 405)  LC_2 Logic Functioning bit
 (17 6)  (89 406)  (89 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 406)  (90 406)  routing T_2_25.wire_logic_cluster/lc_5/out <X> T_2_25.lc_trk_g1_5
 (25 6)  (97 406)  (97 406)  routing T_2_25.wire_logic_cluster/lc_6/out <X> T_2_25.lc_trk_g1_6
 (27 6)  (99 406)  (99 406)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 406)  (101 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 406)  (104 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 406)  (108 406)  LC_3 Logic Functioning bit
 (39 6)  (111 406)  (111 406)  LC_3 Logic Functioning bit
 (41 6)  (113 406)  (113 406)  LC_3 Logic Functioning bit
 (42 6)  (114 406)  (114 406)  LC_3 Logic Functioning bit
 (44 6)  (116 406)  (116 406)  LC_3 Logic Functioning bit
 (45 6)  (117 406)  (117 406)  LC_3 Logic Functioning bit
 (22 7)  (94 407)  (94 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 407)  (102 407)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 407)  (108 407)  LC_3 Logic Functioning bit
 (39 7)  (111 407)  (111 407)  LC_3 Logic Functioning bit
 (41 7)  (113 407)  (113 407)  LC_3 Logic Functioning bit
 (42 7)  (114 407)  (114 407)  LC_3 Logic Functioning bit
 (27 8)  (99 408)  (99 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 408)  (100 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 408)  (101 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 408)  (102 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 408)  (104 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 408)  (108 408)  LC_4 Logic Functioning bit
 (39 8)  (111 408)  (111 408)  LC_4 Logic Functioning bit
 (41 8)  (113 408)  (113 408)  LC_4 Logic Functioning bit
 (42 8)  (114 408)  (114 408)  LC_4 Logic Functioning bit
 (44 8)  (116 408)  (116 408)  LC_4 Logic Functioning bit
 (45 8)  (117 408)  (117 408)  LC_4 Logic Functioning bit
 (36 9)  (108 409)  (108 409)  LC_4 Logic Functioning bit
 (39 9)  (111 409)  (111 409)  LC_4 Logic Functioning bit
 (41 9)  (113 409)  (113 409)  LC_4 Logic Functioning bit
 (42 9)  (114 409)  (114 409)  LC_4 Logic Functioning bit
 (7 10)  (79 410)  (79 410)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (99 410)  (99 410)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 410)  (101 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 410)  (102 410)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 410)  (104 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 410)  (108 410)  LC_5 Logic Functioning bit
 (39 10)  (111 410)  (111 410)  LC_5 Logic Functioning bit
 (41 10)  (113 410)  (113 410)  LC_5 Logic Functioning bit
 (42 10)  (114 410)  (114 410)  LC_5 Logic Functioning bit
 (44 10)  (116 410)  (116 410)  LC_5 Logic Functioning bit
 (45 10)  (117 410)  (117 410)  LC_5 Logic Functioning bit
 (36 11)  (108 411)  (108 411)  LC_5 Logic Functioning bit
 (39 11)  (111 411)  (111 411)  LC_5 Logic Functioning bit
 (41 11)  (113 411)  (113 411)  LC_5 Logic Functioning bit
 (42 11)  (114 411)  (114 411)  LC_5 Logic Functioning bit
 (14 12)  (86 412)  (86 412)  routing T_2_25.wire_logic_cluster/lc_0/out <X> T_2_25.lc_trk_g3_0
 (17 12)  (89 412)  (89 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 412)  (90 412)  routing T_2_25.wire_logic_cluster/lc_1/out <X> T_2_25.lc_trk_g3_1
 (27 12)  (99 412)  (99 412)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 412)  (101 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 412)  (102 412)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 412)  (104 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 412)  (108 412)  LC_6 Logic Functioning bit
 (39 12)  (111 412)  (111 412)  LC_6 Logic Functioning bit
 (41 12)  (113 412)  (113 412)  LC_6 Logic Functioning bit
 (42 12)  (114 412)  (114 412)  LC_6 Logic Functioning bit
 (44 12)  (116 412)  (116 412)  LC_6 Logic Functioning bit
 (45 12)  (117 412)  (117 412)  LC_6 Logic Functioning bit
 (17 13)  (89 413)  (89 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 413)  (102 413)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 413)  (108 413)  LC_6 Logic Functioning bit
 (39 13)  (111 413)  (111 413)  LC_6 Logic Functioning bit
 (41 13)  (113 413)  (113 413)  LC_6 Logic Functioning bit
 (42 13)  (114 413)  (114 413)  LC_6 Logic Functioning bit
 (14 14)  (86 414)  (86 414)  routing T_2_25.wire_logic_cluster/lc_4/out <X> T_2_25.lc_trk_g3_4
 (21 14)  (93 414)  (93 414)  routing T_2_25.wire_logic_cluster/lc_7/out <X> T_2_25.lc_trk_g3_7
 (22 14)  (94 414)  (94 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 414)  (99 414)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 414)  (100 414)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 414)  (101 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 414)  (102 414)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 414)  (104 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 414)  (108 414)  LC_7 Logic Functioning bit
 (39 14)  (111 414)  (111 414)  LC_7 Logic Functioning bit
 (41 14)  (113 414)  (113 414)  LC_7 Logic Functioning bit
 (42 14)  (114 414)  (114 414)  LC_7 Logic Functioning bit
 (44 14)  (116 414)  (116 414)  LC_7 Logic Functioning bit
 (45 14)  (117 414)  (117 414)  LC_7 Logic Functioning bit
 (17 15)  (89 415)  (89 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 415)  (102 415)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (108 415)  (108 415)  LC_7 Logic Functioning bit
 (39 15)  (111 415)  (111 415)  LC_7 Logic Functioning bit
 (41 15)  (113 415)  (113 415)  LC_7 Logic Functioning bit
 (42 15)  (114 415)  (114 415)  LC_7 Logic Functioning bit


LogicTile_3_25

 (11 0)  (137 400)  (137 400)  routing T_3_25.sp4_v_t_43 <X> T_3_25.sp4_v_b_2
 (13 0)  (139 400)  (139 400)  routing T_3_25.sp4_v_t_43 <X> T_3_25.sp4_v_b_2
 (21 0)  (147 400)  (147 400)  routing T_3_25.wire_logic_cluster/lc_3/out <X> T_3_25.lc_trk_g0_3
 (22 0)  (148 400)  (148 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (148 401)  (148 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (151 401)  (151 401)  routing T_3_25.sp4_r_v_b_33 <X> T_3_25.lc_trk_g0_2
 (0 2)  (126 402)  (126 402)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (2 2)  (128 402)  (128 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 402)  (140 402)  routing T_3_25.wire_logic_cluster/lc_4/out <X> T_3_25.lc_trk_g0_4
 (26 2)  (152 402)  (152 402)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 402)  (155 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 402)  (156 402)  routing T_3_25.lc_trk_g0_4 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 402)  (158 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 402)  (159 402)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 402)  (160 402)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 402)  (162 402)  LC_1 Logic Functioning bit
 (37 2)  (163 402)  (163 402)  LC_1 Logic Functioning bit
 (38 2)  (164 402)  (164 402)  LC_1 Logic Functioning bit
 (39 2)  (165 402)  (165 402)  LC_1 Logic Functioning bit
 (41 2)  (167 402)  (167 402)  LC_1 Logic Functioning bit
 (43 2)  (169 402)  (169 402)  LC_1 Logic Functioning bit
 (45 2)  (171 402)  (171 402)  LC_1 Logic Functioning bit
 (51 2)  (177 402)  (177 402)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (126 403)  (126 403)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (17 3)  (143 403)  (143 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (148 403)  (148 403)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (150 403)  (150 403)  routing T_3_25.top_op_6 <X> T_3_25.lc_trk_g0_6
 (25 3)  (151 403)  (151 403)  routing T_3_25.top_op_6 <X> T_3_25.lc_trk_g0_6
 (26 3)  (152 403)  (152 403)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 403)  (154 403)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 403)  (155 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 403)  (162 403)  LC_1 Logic Functioning bit
 (38 3)  (164 403)  (164 403)  LC_1 Logic Functioning bit
 (22 4)  (148 404)  (148 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (149 404)  (149 404)  routing T_3_25.sp4_v_b_19 <X> T_3_25.lc_trk_g1_3
 (24 4)  (150 404)  (150 404)  routing T_3_25.sp4_v_b_19 <X> T_3_25.lc_trk_g1_3
 (31 4)  (157 404)  (157 404)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 404)  (158 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 404)  (159 404)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 404)  (160 404)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 404)  (162 404)  LC_2 Logic Functioning bit
 (37 4)  (163 404)  (163 404)  LC_2 Logic Functioning bit
 (38 4)  (164 404)  (164 404)  LC_2 Logic Functioning bit
 (39 4)  (165 404)  (165 404)  LC_2 Logic Functioning bit
 (40 4)  (166 404)  (166 404)  LC_2 Logic Functioning bit
 (42 4)  (168 404)  (168 404)  LC_2 Logic Functioning bit
 (5 5)  (131 405)  (131 405)  routing T_3_25.sp4_h_r_3 <X> T_3_25.sp4_v_b_3
 (22 5)  (148 405)  (148 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (152 405)  (152 405)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 405)  (154 405)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 405)  (155 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 405)  (162 405)  LC_2 Logic Functioning bit
 (37 5)  (163 405)  (163 405)  LC_2 Logic Functioning bit
 (38 5)  (164 405)  (164 405)  LC_2 Logic Functioning bit
 (39 5)  (165 405)  (165 405)  LC_2 Logic Functioning bit
 (41 5)  (167 405)  (167 405)  LC_2 Logic Functioning bit
 (43 5)  (169 405)  (169 405)  LC_2 Logic Functioning bit
 (48 5)  (174 405)  (174 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (177 405)  (177 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (147 406)  (147 406)  routing T_3_25.wire_logic_cluster/lc_7/out <X> T_3_25.lc_trk_g1_7
 (22 6)  (148 406)  (148 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (153 406)  (153 406)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 406)  (155 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 406)  (158 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 406)  (159 406)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 406)  (162 406)  LC_3 Logic Functioning bit
 (37 6)  (163 406)  (163 406)  LC_3 Logic Functioning bit
 (41 6)  (167 406)  (167 406)  LC_3 Logic Functioning bit
 (42 6)  (168 406)  (168 406)  LC_3 Logic Functioning bit
 (43 6)  (169 406)  (169 406)  LC_3 Logic Functioning bit
 (45 6)  (171 406)  (171 406)  LC_3 Logic Functioning bit
 (46 6)  (172 406)  (172 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (177 406)  (177 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (148 407)  (148 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (151 407)  (151 407)  routing T_3_25.sp4_r_v_b_30 <X> T_3_25.lc_trk_g1_6
 (26 7)  (152 407)  (152 407)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 407)  (153 407)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 407)  (155 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 407)  (156 407)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (158 407)  (158 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 407)  (161 407)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.input_2_3
 (36 7)  (162 407)  (162 407)  LC_3 Logic Functioning bit
 (37 7)  (163 407)  (163 407)  LC_3 Logic Functioning bit
 (43 7)  (169 407)  (169 407)  LC_3 Logic Functioning bit
 (46 7)  (172 407)  (172 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (174 407)  (174 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (178 407)  (178 407)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (140 408)  (140 408)  routing T_3_25.sp4_v_t_21 <X> T_3_25.lc_trk_g2_0
 (22 8)  (148 408)  (148 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 408)  (149 408)  routing T_3_25.sp4_h_r_27 <X> T_3_25.lc_trk_g2_3
 (24 8)  (150 408)  (150 408)  routing T_3_25.sp4_h_r_27 <X> T_3_25.lc_trk_g2_3
 (26 8)  (152 408)  (152 408)  routing T_3_25.lc_trk_g0_4 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 408)  (153 408)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 408)  (155 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 408)  (156 408)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 408)  (157 408)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 408)  (158 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 408)  (159 408)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 408)  (162 408)  LC_4 Logic Functioning bit
 (38 8)  (164 408)  (164 408)  LC_4 Logic Functioning bit
 (41 8)  (167 408)  (167 408)  LC_4 Logic Functioning bit
 (43 8)  (169 408)  (169 408)  LC_4 Logic Functioning bit
 (45 8)  (171 408)  (171 408)  LC_4 Logic Functioning bit
 (14 9)  (140 409)  (140 409)  routing T_3_25.sp4_v_t_21 <X> T_3_25.lc_trk_g2_0
 (16 9)  (142 409)  (142 409)  routing T_3_25.sp4_v_t_21 <X> T_3_25.lc_trk_g2_0
 (17 9)  (143 409)  (143 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (147 409)  (147 409)  routing T_3_25.sp4_h_r_27 <X> T_3_25.lc_trk_g2_3
 (22 9)  (148 409)  (148 409)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (149 409)  (149 409)  routing T_3_25.sp12_v_b_18 <X> T_3_25.lc_trk_g2_2
 (25 9)  (151 409)  (151 409)  routing T_3_25.sp12_v_b_18 <X> T_3_25.lc_trk_g2_2
 (29 9)  (155 409)  (155 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 409)  (156 409)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 409)  (157 409)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 409)  (162 409)  LC_4 Logic Functioning bit
 (38 9)  (164 409)  (164 409)  LC_4 Logic Functioning bit
 (40 9)  (166 409)  (166 409)  LC_4 Logic Functioning bit
 (42 9)  (168 409)  (168 409)  LC_4 Logic Functioning bit
 (46 9)  (172 409)  (172 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (177 409)  (177 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (133 410)  (133 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (143 410)  (143 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 410)  (144 410)  routing T_3_25.wire_logic_cluster/lc_5/out <X> T_3_25.lc_trk_g2_5
 (22 10)  (148 410)  (148 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (153 410)  (153 410)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 410)  (155 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 410)  (158 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 410)  (159 410)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 410)  (161 410)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.input_2_5
 (36 10)  (162 410)  (162 410)  LC_5 Logic Functioning bit
 (37 10)  (163 410)  (163 410)  LC_5 Logic Functioning bit
 (43 10)  (169 410)  (169 410)  LC_5 Logic Functioning bit
 (45 10)  (171 410)  (171 410)  LC_5 Logic Functioning bit
 (46 10)  (172 410)  (172 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (177 410)  (177 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (147 411)  (147 411)  routing T_3_25.sp4_r_v_b_39 <X> T_3_25.lc_trk_g2_7
 (26 11)  (152 411)  (152 411)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 411)  (154 411)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 411)  (155 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 411)  (156 411)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (158 411)  (158 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (159 411)  (159 411)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.input_2_5
 (36 11)  (162 411)  (162 411)  LC_5 Logic Functioning bit
 (37 11)  (163 411)  (163 411)  LC_5 Logic Functioning bit
 (41 11)  (167 411)  (167 411)  LC_5 Logic Functioning bit
 (42 11)  (168 411)  (168 411)  LC_5 Logic Functioning bit
 (43 11)  (169 411)  (169 411)  LC_5 Logic Functioning bit
 (51 11)  (177 411)  (177 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (143 412)  (143 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 412)  (144 412)  routing T_3_25.wire_logic_cluster/lc_1/out <X> T_3_25.lc_trk_g3_1
 (27 12)  (153 412)  (153 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 412)  (154 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 412)  (155 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 412)  (156 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 412)  (157 412)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 412)  (158 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 412)  (159 412)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 412)  (162 412)  LC_6 Logic Functioning bit
 (38 12)  (164 412)  (164 412)  LC_6 Logic Functioning bit
 (41 12)  (167 412)  (167 412)  LC_6 Logic Functioning bit
 (43 12)  (169 412)  (169 412)  LC_6 Logic Functioning bit
 (45 12)  (171 412)  (171 412)  LC_6 Logic Functioning bit
 (47 12)  (173 412)  (173 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (131 413)  (131 413)  routing T_3_25.sp4_h_r_9 <X> T_3_25.sp4_v_b_9
 (13 13)  (139 413)  (139 413)  routing T_3_25.sp4_v_t_43 <X> T_3_25.sp4_h_r_11
 (26 13)  (152 413)  (152 413)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 413)  (155 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 413)  (156 413)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 413)  (157 413)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (163 413)  (163 413)  LC_6 Logic Functioning bit
 (39 13)  (165 413)  (165 413)  LC_6 Logic Functioning bit
 (41 13)  (167 413)  (167 413)  LC_6 Logic Functioning bit
 (43 13)  (169 413)  (169 413)  LC_6 Logic Functioning bit
 (25 14)  (151 414)  (151 414)  routing T_3_25.wire_logic_cluster/lc_6/out <X> T_3_25.lc_trk_g3_6
 (26 14)  (152 414)  (152 414)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 414)  (153 414)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 414)  (155 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 414)  (156 414)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 414)  (157 414)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 414)  (158 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 414)  (162 414)  LC_7 Logic Functioning bit
 (38 14)  (164 414)  (164 414)  LC_7 Logic Functioning bit
 (45 14)  (171 414)  (171 414)  LC_7 Logic Functioning bit
 (8 15)  (134 415)  (134 415)  routing T_3_25.sp4_v_b_7 <X> T_3_25.sp4_v_t_47
 (10 15)  (136 415)  (136 415)  routing T_3_25.sp4_v_b_7 <X> T_3_25.sp4_v_t_47
 (14 15)  (140 415)  (140 415)  routing T_3_25.sp12_v_b_20 <X> T_3_25.lc_trk_g3_4
 (16 15)  (142 415)  (142 415)  routing T_3_25.sp12_v_b_20 <X> T_3_25.lc_trk_g3_4
 (17 15)  (143 415)  (143 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (148 415)  (148 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (152 415)  (152 415)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 415)  (154 415)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 415)  (155 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 415)  (156 415)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 415)  (157 415)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 415)  (162 415)  LC_7 Logic Functioning bit
 (37 15)  (163 415)  (163 415)  LC_7 Logic Functioning bit
 (38 15)  (164 415)  (164 415)  LC_7 Logic Functioning bit
 (39 15)  (165 415)  (165 415)  LC_7 Logic Functioning bit
 (41 15)  (167 415)  (167 415)  LC_7 Logic Functioning bit
 (43 15)  (169 415)  (169 415)  LC_7 Logic Functioning bit
 (51 15)  (177 415)  (177 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_25

 (21 0)  (201 400)  (201 400)  routing T_4_25.bnr_op_3 <X> T_4_25.lc_trk_g0_3
 (22 0)  (202 400)  (202 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (205 400)  (205 400)  routing T_4_25.bnr_op_2 <X> T_4_25.lc_trk_g0_2
 (26 0)  (206 400)  (206 400)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 400)  (208 400)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 400)  (209 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 400)  (212 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (215 400)  (215 400)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.input_2_0
 (36 0)  (216 400)  (216 400)  LC_0 Logic Functioning bit
 (38 0)  (218 400)  (218 400)  LC_0 Logic Functioning bit
 (39 0)  (219 400)  (219 400)  LC_0 Logic Functioning bit
 (41 0)  (221 400)  (221 400)  LC_0 Logic Functioning bit
 (42 0)  (222 400)  (222 400)  LC_0 Logic Functioning bit
 (43 0)  (223 400)  (223 400)  LC_0 Logic Functioning bit
 (44 0)  (224 400)  (224 400)  LC_0 Logic Functioning bit
 (51 0)  (231 400)  (231 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (4 1)  (184 401)  (184 401)  routing T_4_25.sp4_v_t_42 <X> T_4_25.sp4_h_r_0
 (10 1)  (190 401)  (190 401)  routing T_4_25.sp4_h_r_8 <X> T_4_25.sp4_v_b_1
 (15 1)  (195 401)  (195 401)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g0_0
 (16 1)  (196 401)  (196 401)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g0_0
 (17 1)  (197 401)  (197 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (201 401)  (201 401)  routing T_4_25.bnr_op_3 <X> T_4_25.lc_trk_g0_3
 (22 1)  (202 401)  (202 401)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (205 401)  (205 401)  routing T_4_25.bnr_op_2 <X> T_4_25.lc_trk_g0_2
 (27 1)  (207 401)  (207 401)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 401)  (209 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 401)  (212 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (213 401)  (213 401)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.input_2_0
 (39 1)  (219 401)  (219 401)  LC_0 Logic Functioning bit
 (42 1)  (222 401)  (222 401)  LC_0 Logic Functioning bit
 (49 1)  (229 401)  (229 401)  Carry_In_Mux bit 

 (14 2)  (194 402)  (194 402)  routing T_4_25.bnr_op_4 <X> T_4_25.lc_trk_g0_4
 (21 2)  (201 402)  (201 402)  routing T_4_25.sp4_v_b_15 <X> T_4_25.lc_trk_g0_7
 (22 2)  (202 402)  (202 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (203 402)  (203 402)  routing T_4_25.sp4_v_b_15 <X> T_4_25.lc_trk_g0_7
 (25 2)  (205 402)  (205 402)  routing T_4_25.bnr_op_6 <X> T_4_25.lc_trk_g0_6
 (28 2)  (208 402)  (208 402)  routing T_4_25.lc_trk_g2_0 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 402)  (209 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 402)  (212 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 402)  (216 402)  LC_1 Logic Functioning bit
 (39 2)  (219 402)  (219 402)  LC_1 Logic Functioning bit
 (41 2)  (221 402)  (221 402)  LC_1 Logic Functioning bit
 (43 2)  (223 402)  (223 402)  LC_1 Logic Functioning bit
 (44 2)  (224 402)  (224 402)  LC_1 Logic Functioning bit
 (4 3)  (184 403)  (184 403)  routing T_4_25.sp4_v_b_7 <X> T_4_25.sp4_h_l_37
 (5 3)  (185 403)  (185 403)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_t_37
 (14 3)  (194 403)  (194 403)  routing T_4_25.bnr_op_4 <X> T_4_25.lc_trk_g0_4
 (17 3)  (197 403)  (197 403)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (201 403)  (201 403)  routing T_4_25.sp4_v_b_15 <X> T_4_25.lc_trk_g0_7
 (22 3)  (202 403)  (202 403)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (205 403)  (205 403)  routing T_4_25.bnr_op_6 <X> T_4_25.lc_trk_g0_6
 (26 3)  (206 403)  (206 403)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 403)  (209 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 403)  (212 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (213 403)  (213 403)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.input_2_1
 (37 3)  (217 403)  (217 403)  LC_1 Logic Functioning bit
 (39 3)  (219 403)  (219 403)  LC_1 Logic Functioning bit
 (41 3)  (221 403)  (221 403)  LC_1 Logic Functioning bit
 (42 3)  (222 403)  (222 403)  LC_1 Logic Functioning bit
 (14 4)  (194 404)  (194 404)  routing T_4_25.bnr_op_0 <X> T_4_25.lc_trk_g1_0
 (22 4)  (202 404)  (202 404)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (204 404)  (204 404)  routing T_4_25.top_op_3 <X> T_4_25.lc_trk_g1_3
 (26 4)  (206 404)  (206 404)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 404)  (208 404)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 404)  (209 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 404)  (210 404)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 404)  (212 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 404)  (216 404)  LC_2 Logic Functioning bit
 (39 4)  (219 404)  (219 404)  LC_2 Logic Functioning bit
 (41 4)  (221 404)  (221 404)  LC_2 Logic Functioning bit
 (43 4)  (223 404)  (223 404)  LC_2 Logic Functioning bit
 (44 4)  (224 404)  (224 404)  LC_2 Logic Functioning bit
 (14 5)  (194 405)  (194 405)  routing T_4_25.bnr_op_0 <X> T_4_25.lc_trk_g1_0
 (17 5)  (197 405)  (197 405)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (201 405)  (201 405)  routing T_4_25.top_op_3 <X> T_4_25.lc_trk_g1_3
 (26 5)  (206 405)  (206 405)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 405)  (209 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 405)  (210 405)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 405)  (212 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (214 405)  (214 405)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_2
 (35 5)  (215 405)  (215 405)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_2
 (37 5)  (217 405)  (217 405)  LC_2 Logic Functioning bit
 (39 5)  (219 405)  (219 405)  LC_2 Logic Functioning bit
 (41 5)  (221 405)  (221 405)  LC_2 Logic Functioning bit
 (42 5)  (222 405)  (222 405)  LC_2 Logic Functioning bit
 (51 5)  (231 405)  (231 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (184 406)  (184 406)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_v_t_38
 (17 6)  (197 406)  (197 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (198 406)  (198 406)  routing T_4_25.bnr_op_5 <X> T_4_25.lc_trk_g1_5
 (29 6)  (209 406)  (209 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 406)  (212 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 406)  (216 406)  LC_3 Logic Functioning bit
 (39 6)  (219 406)  (219 406)  LC_3 Logic Functioning bit
 (41 6)  (221 406)  (221 406)  LC_3 Logic Functioning bit
 (43 6)  (223 406)  (223 406)  LC_3 Logic Functioning bit
 (44 6)  (224 406)  (224 406)  LC_3 Logic Functioning bit
 (5 7)  (185 407)  (185 407)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_v_t_38
 (8 7)  (188 407)  (188 407)  routing T_4_25.sp4_v_b_1 <X> T_4_25.sp4_v_t_41
 (10 7)  (190 407)  (190 407)  routing T_4_25.sp4_v_b_1 <X> T_4_25.sp4_v_t_41
 (18 7)  (198 407)  (198 407)  routing T_4_25.bnr_op_5 <X> T_4_25.lc_trk_g1_5
 (27 7)  (207 407)  (207 407)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 407)  (209 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 407)  (212 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (213 407)  (213 407)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.input_2_3
 (37 7)  (217 407)  (217 407)  LC_3 Logic Functioning bit
 (39 7)  (219 407)  (219 407)  LC_3 Logic Functioning bit
 (41 7)  (221 407)  (221 407)  LC_3 Logic Functioning bit
 (42 7)  (222 407)  (222 407)  LC_3 Logic Functioning bit
 (48 7)  (228 407)  (228 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (192 408)  (192 408)  routing T_4_25.sp4_h_l_40 <X> T_4_25.sp4_h_r_8
 (14 8)  (194 408)  (194 408)  routing T_4_25.bnl_op_0 <X> T_4_25.lc_trk_g2_0
 (16 8)  (196 408)  (196 408)  routing T_4_25.sp12_v_t_6 <X> T_4_25.lc_trk_g2_1
 (17 8)  (197 408)  (197 408)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (201 408)  (201 408)  routing T_4_25.sp12_v_t_0 <X> T_4_25.lc_trk_g2_3
 (22 8)  (202 408)  (202 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (204 408)  (204 408)  routing T_4_25.sp12_v_t_0 <X> T_4_25.lc_trk_g2_3
 (26 8)  (206 408)  (206 408)  routing T_4_25.lc_trk_g0_4 <X> T_4_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 408)  (209 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 408)  (210 408)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 408)  (212 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 408)  (216 408)  LC_4 Logic Functioning bit
 (39 8)  (219 408)  (219 408)  LC_4 Logic Functioning bit
 (41 8)  (221 408)  (221 408)  LC_4 Logic Functioning bit
 (43 8)  (223 408)  (223 408)  LC_4 Logic Functioning bit
 (44 8)  (224 408)  (224 408)  LC_4 Logic Functioning bit
 (52 8)  (232 408)  (232 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (193 409)  (193 409)  routing T_4_25.sp4_h_l_40 <X> T_4_25.sp4_h_r_8
 (14 9)  (194 409)  (194 409)  routing T_4_25.bnl_op_0 <X> T_4_25.lc_trk_g2_0
 (17 9)  (197 409)  (197 409)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (201 409)  (201 409)  routing T_4_25.sp12_v_t_0 <X> T_4_25.lc_trk_g2_3
 (22 9)  (202 409)  (202 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (209 409)  (209 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 409)  (210 409)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 409)  (212 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (214 409)  (214 409)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_4
 (35 9)  (215 409)  (215 409)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_4
 (37 9)  (217 409)  (217 409)  LC_4 Logic Functioning bit
 (39 9)  (219 409)  (219 409)  LC_4 Logic Functioning bit
 (41 9)  (221 409)  (221 409)  LC_4 Logic Functioning bit
 (42 9)  (222 409)  (222 409)  LC_4 Logic Functioning bit
 (7 10)  (187 410)  (187 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (195 410)  (195 410)  routing T_4_25.rgt_op_5 <X> T_4_25.lc_trk_g2_5
 (17 10)  (197 410)  (197 410)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (198 410)  (198 410)  routing T_4_25.rgt_op_5 <X> T_4_25.lc_trk_g2_5
 (22 10)  (202 410)  (202 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (205 410)  (205 410)  routing T_4_25.sp12_v_b_6 <X> T_4_25.lc_trk_g2_6
 (28 10)  (208 410)  (208 410)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 410)  (209 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 410)  (210 410)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 410)  (212 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 410)  (216 410)  LC_5 Logic Functioning bit
 (39 10)  (219 410)  (219 410)  LC_5 Logic Functioning bit
 (41 10)  (221 410)  (221 410)  LC_5 Logic Functioning bit
 (43 10)  (223 410)  (223 410)  LC_5 Logic Functioning bit
 (44 10)  (224 410)  (224 410)  LC_5 Logic Functioning bit
 (52 10)  (232 410)  (232 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (194 411)  (194 411)  routing T_4_25.sp12_v_b_20 <X> T_4_25.lc_trk_g2_4
 (16 11)  (196 411)  (196 411)  routing T_4_25.sp12_v_b_20 <X> T_4_25.lc_trk_g2_4
 (17 11)  (197 411)  (197 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (202 411)  (202 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (204 411)  (204 411)  routing T_4_25.sp12_v_b_6 <X> T_4_25.lc_trk_g2_6
 (25 11)  (205 411)  (205 411)  routing T_4_25.sp12_v_b_6 <X> T_4_25.lc_trk_g2_6
 (27 11)  (207 411)  (207 411)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 411)  (208 411)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 411)  (209 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 411)  (210 411)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 411)  (212 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (213 411)  (213 411)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.input_2_5
 (37 11)  (217 411)  (217 411)  LC_5 Logic Functioning bit
 (39 11)  (219 411)  (219 411)  LC_5 Logic Functioning bit
 (41 11)  (221 411)  (221 411)  LC_5 Logic Functioning bit
 (42 11)  (222 411)  (222 411)  LC_5 Logic Functioning bit
 (5 12)  (185 412)  (185 412)  routing T_4_25.sp4_v_t_44 <X> T_4_25.sp4_h_r_9
 (14 12)  (194 412)  (194 412)  routing T_4_25.sp4_h_l_21 <X> T_4_25.lc_trk_g3_0
 (28 12)  (208 412)  (208 412)  routing T_4_25.lc_trk_g2_3 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 412)  (209 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 412)  (212 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 412)  (216 412)  LC_6 Logic Functioning bit
 (39 12)  (219 412)  (219 412)  LC_6 Logic Functioning bit
 (41 12)  (221 412)  (221 412)  LC_6 Logic Functioning bit
 (43 12)  (223 412)  (223 412)  LC_6 Logic Functioning bit
 (44 12)  (224 412)  (224 412)  LC_6 Logic Functioning bit
 (52 12)  (232 412)  (232 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (193 413)  (193 413)  routing T_4_25.sp4_v_t_43 <X> T_4_25.sp4_h_r_11
 (15 13)  (195 413)  (195 413)  routing T_4_25.sp4_h_l_21 <X> T_4_25.lc_trk_g3_0
 (16 13)  (196 413)  (196 413)  routing T_4_25.sp4_h_l_21 <X> T_4_25.lc_trk_g3_0
 (17 13)  (197 413)  (197 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (206 413)  (206 413)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 413)  (209 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 413)  (210 413)  routing T_4_25.lc_trk_g2_3 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 413)  (212 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (214 413)  (214 413)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_6
 (35 13)  (215 413)  (215 413)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_6
 (37 13)  (217 413)  (217 413)  LC_6 Logic Functioning bit
 (39 13)  (219 413)  (219 413)  LC_6 Logic Functioning bit
 (41 13)  (221 413)  (221 413)  LC_6 Logic Functioning bit
 (42 13)  (222 413)  (222 413)  LC_6 Logic Functioning bit
 (28 14)  (208 414)  (208 414)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 414)  (209 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 414)  (212 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (215 414)  (215 414)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.input_2_7
 (36 14)  (216 414)  (216 414)  LC_7 Logic Functioning bit
 (37 14)  (217 414)  (217 414)  LC_7 Logic Functioning bit
 (39 14)  (219 414)  (219 414)  LC_7 Logic Functioning bit
 (43 14)  (223 414)  (223 414)  LC_7 Logic Functioning bit
 (28 15)  (208 415)  (208 415)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 415)  (209 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 415)  (210 415)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 415)  (212 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (213 415)  (213 415)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.input_2_7
 (37 15)  (217 415)  (217 415)  LC_7 Logic Functioning bit
 (41 15)  (221 415)  (221 415)  LC_7 Logic Functioning bit
 (42 15)  (222 415)  (222 415)  LC_7 Logic Functioning bit
 (43 15)  (223 415)  (223 415)  LC_7 Logic Functioning bit
 (46 15)  (226 415)  (226 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_25

 (5 0)  (239 400)  (239 400)  routing T_5_25.sp4_v_t_37 <X> T_5_25.sp4_h_r_0
 (26 0)  (260 400)  (260 400)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 400)  (261 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 400)  (262 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 400)  (263 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 400)  (264 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 400)  (265 400)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 400)  (266 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (272 400)  (272 400)  LC_0 Logic Functioning bit
 (39 0)  (273 400)  (273 400)  LC_0 Logic Functioning bit
 (42 0)  (276 400)  (276 400)  LC_0 Logic Functioning bit
 (43 0)  (277 400)  (277 400)  LC_0 Logic Functioning bit
 (14 1)  (248 401)  (248 401)  routing T_5_25.top_op_0 <X> T_5_25.lc_trk_g0_0
 (15 1)  (249 401)  (249 401)  routing T_5_25.top_op_0 <X> T_5_25.lc_trk_g0_0
 (17 1)  (251 401)  (251 401)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (256 401)  (256 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (260 401)  (260 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 401)  (261 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 401)  (262 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 401)  (263 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 401)  (264 401)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 401)  (265 401)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 401)  (266 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 401)  (269 401)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.input_2_0
 (36 1)  (270 401)  (270 401)  LC_0 Logic Functioning bit
 (37 1)  (271 401)  (271 401)  LC_0 Logic Functioning bit
 (40 1)  (274 401)  (274 401)  LC_0 Logic Functioning bit
 (41 1)  (275 401)  (275 401)  LC_0 Logic Functioning bit
 (0 2)  (234 402)  (234 402)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (236 402)  (236 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (249 402)  (249 402)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (16 2)  (250 402)  (250 402)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (17 2)  (251 402)  (251 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (252 402)  (252 402)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (21 2)  (255 402)  (255 402)  routing T_5_25.sp4_h_l_2 <X> T_5_25.lc_trk_g0_7
 (22 2)  (256 402)  (256 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 402)  (257 402)  routing T_5_25.sp4_h_l_2 <X> T_5_25.lc_trk_g0_7
 (24 2)  (258 402)  (258 402)  routing T_5_25.sp4_h_l_2 <X> T_5_25.lc_trk_g0_7
 (26 2)  (260 402)  (260 402)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 402)  (262 402)  routing T_5_25.lc_trk_g2_0 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 402)  (263 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 402)  (266 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 402)  (267 402)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 402)  (268 402)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 402)  (270 402)  LC_1 Logic Functioning bit
 (37 2)  (271 402)  (271 402)  LC_1 Logic Functioning bit
 (38 2)  (272 402)  (272 402)  LC_1 Logic Functioning bit
 (39 2)  (273 402)  (273 402)  LC_1 Logic Functioning bit
 (40 2)  (274 402)  (274 402)  LC_1 Logic Functioning bit
 (41 2)  (275 402)  (275 402)  LC_1 Logic Functioning bit
 (43 2)  (277 402)  (277 402)  LC_1 Logic Functioning bit
 (0 3)  (234 403)  (234 403)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (12 3)  (246 403)  (246 403)  routing T_5_25.sp4_h_l_39 <X> T_5_25.sp4_v_t_39
 (18 3)  (252 403)  (252 403)  routing T_5_25.sp4_h_r_21 <X> T_5_25.lc_trk_g0_5
 (26 3)  (260 403)  (260 403)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 403)  (262 403)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 403)  (263 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 403)  (265 403)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 403)  (266 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (268 403)  (268 403)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.input_2_1
 (36 3)  (270 403)  (270 403)  LC_1 Logic Functioning bit
 (37 3)  (271 403)  (271 403)  LC_1 Logic Functioning bit
 (38 3)  (272 403)  (272 403)  LC_1 Logic Functioning bit
 (39 3)  (273 403)  (273 403)  LC_1 Logic Functioning bit
 (40 3)  (274 403)  (274 403)  LC_1 Logic Functioning bit
 (41 3)  (275 403)  (275 403)  LC_1 Logic Functioning bit
 (42 3)  (276 403)  (276 403)  LC_1 Logic Functioning bit
 (43 3)  (277 403)  (277 403)  LC_1 Logic Functioning bit
 (48 3)  (282 403)  (282 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (249 404)  (249 404)  routing T_5_25.top_op_1 <X> T_5_25.lc_trk_g1_1
 (17 4)  (251 404)  (251 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (255 404)  (255 404)  routing T_5_25.wire_logic_cluster/lc_3/out <X> T_5_25.lc_trk_g1_3
 (22 4)  (256 404)  (256 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 404)  (259 404)  routing T_5_25.sp4_v_b_10 <X> T_5_25.lc_trk_g1_2
 (27 4)  (261 404)  (261 404)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 404)  (263 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 404)  (265 404)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 404)  (266 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 404)  (267 404)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 404)  (270 404)  LC_2 Logic Functioning bit
 (37 4)  (271 404)  (271 404)  LC_2 Logic Functioning bit
 (38 4)  (272 404)  (272 404)  LC_2 Logic Functioning bit
 (39 4)  (273 404)  (273 404)  LC_2 Logic Functioning bit
 (40 4)  (274 404)  (274 404)  LC_2 Logic Functioning bit
 (41 4)  (275 404)  (275 404)  LC_2 Logic Functioning bit
 (42 4)  (276 404)  (276 404)  LC_2 Logic Functioning bit
 (43 4)  (277 404)  (277 404)  LC_2 Logic Functioning bit
 (52 4)  (286 404)  (286 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (13 5)  (247 405)  (247 405)  routing T_5_25.sp4_v_t_37 <X> T_5_25.sp4_h_r_5
 (16 5)  (250 405)  (250 405)  routing T_5_25.sp12_h_r_8 <X> T_5_25.lc_trk_g1_0
 (17 5)  (251 405)  (251 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (252 405)  (252 405)  routing T_5_25.top_op_1 <X> T_5_25.lc_trk_g1_1
 (22 5)  (256 405)  (256 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (257 405)  (257 405)  routing T_5_25.sp4_v_b_10 <X> T_5_25.lc_trk_g1_2
 (25 5)  (259 405)  (259 405)  routing T_5_25.sp4_v_b_10 <X> T_5_25.lc_trk_g1_2
 (28 5)  (262 405)  (262 405)  routing T_5_25.lc_trk_g2_0 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 405)  (263 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 405)  (265 405)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 405)  (270 405)  LC_2 Logic Functioning bit
 (37 5)  (271 405)  (271 405)  LC_2 Logic Functioning bit
 (38 5)  (272 405)  (272 405)  LC_2 Logic Functioning bit
 (39 5)  (273 405)  (273 405)  LC_2 Logic Functioning bit
 (40 5)  (274 405)  (274 405)  LC_2 Logic Functioning bit
 (42 5)  (276 405)  (276 405)  LC_2 Logic Functioning bit
 (5 6)  (239 406)  (239 406)  routing T_5_25.sp4_v_t_44 <X> T_5_25.sp4_h_l_38
 (14 6)  (248 406)  (248 406)  routing T_5_25.wire_logic_cluster/lc_4/out <X> T_5_25.lc_trk_g1_4
 (25 6)  (259 406)  (259 406)  routing T_5_25.wire_logic_cluster/lc_6/out <X> T_5_25.lc_trk_g1_6
 (27 6)  (261 406)  (261 406)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 406)  (262 406)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 406)  (263 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 406)  (266 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 406)  (268 406)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 406)  (270 406)  LC_3 Logic Functioning bit
 (37 6)  (271 406)  (271 406)  LC_3 Logic Functioning bit
 (38 6)  (272 406)  (272 406)  LC_3 Logic Functioning bit
 (39 6)  (273 406)  (273 406)  LC_3 Logic Functioning bit
 (41 6)  (275 406)  (275 406)  LC_3 Logic Functioning bit
 (43 6)  (277 406)  (277 406)  LC_3 Logic Functioning bit
 (45 6)  (279 406)  (279 406)  LC_3 Logic Functioning bit
 (4 7)  (238 407)  (238 407)  routing T_5_25.sp4_v_t_44 <X> T_5_25.sp4_h_l_38
 (6 7)  (240 407)  (240 407)  routing T_5_25.sp4_v_t_44 <X> T_5_25.sp4_h_l_38
 (17 7)  (251 407)  (251 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 407)  (256 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (260 407)  (260 407)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 407)  (262 407)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 407)  (263 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 407)  (264 407)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 407)  (265 407)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 407)  (270 407)  LC_3 Logic Functioning bit
 (38 7)  (272 407)  (272 407)  LC_3 Logic Functioning bit
 (48 7)  (282 407)  (282 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (9 8)  (243 408)  (243 408)  routing T_5_25.sp4_v_t_42 <X> T_5_25.sp4_h_r_7
 (21 8)  (255 408)  (255 408)  routing T_5_25.sp4_h_r_35 <X> T_5_25.lc_trk_g2_3
 (22 8)  (256 408)  (256 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (257 408)  (257 408)  routing T_5_25.sp4_h_r_35 <X> T_5_25.lc_trk_g2_3
 (24 8)  (258 408)  (258 408)  routing T_5_25.sp4_h_r_35 <X> T_5_25.lc_trk_g2_3
 (25 8)  (259 408)  (259 408)  routing T_5_25.sp4_v_b_26 <X> T_5_25.lc_trk_g2_2
 (28 8)  (262 408)  (262 408)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 408)  (263 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 408)  (265 408)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 408)  (266 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 408)  (268 408)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 408)  (270 408)  LC_4 Logic Functioning bit
 (37 8)  (271 408)  (271 408)  LC_4 Logic Functioning bit
 (38 8)  (272 408)  (272 408)  LC_4 Logic Functioning bit
 (39 8)  (273 408)  (273 408)  LC_4 Logic Functioning bit
 (41 8)  (275 408)  (275 408)  LC_4 Logic Functioning bit
 (43 8)  (277 408)  (277 408)  LC_4 Logic Functioning bit
 (45 8)  (279 408)  (279 408)  LC_4 Logic Functioning bit
 (11 9)  (245 409)  (245 409)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_h_r_8
 (13 9)  (247 409)  (247 409)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_h_r_8
 (14 9)  (248 409)  (248 409)  routing T_5_25.sp4_h_r_24 <X> T_5_25.lc_trk_g2_0
 (15 9)  (249 409)  (249 409)  routing T_5_25.sp4_h_r_24 <X> T_5_25.lc_trk_g2_0
 (16 9)  (250 409)  (250 409)  routing T_5_25.sp4_h_r_24 <X> T_5_25.lc_trk_g2_0
 (17 9)  (251 409)  (251 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (256 409)  (256 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 409)  (257 409)  routing T_5_25.sp4_v_b_26 <X> T_5_25.lc_trk_g2_2
 (29 9)  (263 409)  (263 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 409)  (264 409)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (37 9)  (271 409)  (271 409)  LC_4 Logic Functioning bit
 (39 9)  (273 409)  (273 409)  LC_4 Logic Functioning bit
 (51 9)  (285 409)  (285 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (286 409)  (286 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (255 410)  (255 410)  routing T_5_25.rgt_op_7 <X> T_5_25.lc_trk_g2_7
 (22 10)  (256 410)  (256 410)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (258 410)  (258 410)  routing T_5_25.rgt_op_7 <X> T_5_25.lc_trk_g2_7
 (25 10)  (259 410)  (259 410)  routing T_5_25.sp4_v_b_38 <X> T_5_25.lc_trk_g2_6
 (27 10)  (261 410)  (261 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 410)  (262 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 410)  (263 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 410)  (264 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 410)  (265 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 410)  (266 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 410)  (267 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 410)  (270 410)  LC_5 Logic Functioning bit
 (17 11)  (251 411)  (251 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (256 411)  (256 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 411)  (257 411)  routing T_5_25.sp4_v_b_38 <X> T_5_25.lc_trk_g2_6
 (25 11)  (259 411)  (259 411)  routing T_5_25.sp4_v_b_38 <X> T_5_25.lc_trk_g2_6
 (27 11)  (261 411)  (261 411)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 411)  (262 411)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 411)  (263 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 411)  (266 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 411)  (268 411)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_5
 (35 11)  (269 411)  (269 411)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_5
 (10 12)  (244 412)  (244 412)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_h_r_10
 (22 12)  (256 412)  (256 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 412)  (257 412)  routing T_5_25.sp4_v_t_30 <X> T_5_25.lc_trk_g3_3
 (24 12)  (258 412)  (258 412)  routing T_5_25.sp4_v_t_30 <X> T_5_25.lc_trk_g3_3
 (28 12)  (262 412)  (262 412)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 412)  (263 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 412)  (265 412)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 412)  (266 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 412)  (268 412)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 412)  (270 412)  LC_6 Logic Functioning bit
 (37 12)  (271 412)  (271 412)  LC_6 Logic Functioning bit
 (38 12)  (272 412)  (272 412)  LC_6 Logic Functioning bit
 (39 12)  (273 412)  (273 412)  LC_6 Logic Functioning bit
 (41 12)  (275 412)  (275 412)  LC_6 Logic Functioning bit
 (43 12)  (277 412)  (277 412)  LC_6 Logic Functioning bit
 (45 12)  (279 412)  (279 412)  LC_6 Logic Functioning bit
 (17 13)  (251 413)  (251 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (261 413)  (261 413)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 413)  (263 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 413)  (264 413)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 413)  (265 413)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (271 413)  (271 413)  LC_6 Logic Functioning bit
 (39 13)  (273 413)  (273 413)  LC_6 Logic Functioning bit
 (52 13)  (286 413)  (286 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (251 414)  (251 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (256 414)  (256 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (257 414)  (257 414)  routing T_5_25.sp4_h_r_31 <X> T_5_25.lc_trk_g3_7
 (24 14)  (258 414)  (258 414)  routing T_5_25.sp4_h_r_31 <X> T_5_25.lc_trk_g3_7
 (26 14)  (260 414)  (260 414)  routing T_5_25.lc_trk_g0_5 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 414)  (262 414)  routing T_5_25.lc_trk_g2_2 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 414)  (265 414)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 414)  (267 414)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 414)  (270 414)  LC_7 Logic Functioning bit
 (37 14)  (271 414)  (271 414)  LC_7 Logic Functioning bit
 (38 14)  (272 414)  (272 414)  LC_7 Logic Functioning bit
 (39 14)  (273 414)  (273 414)  LC_7 Logic Functioning bit
 (40 14)  (274 414)  (274 414)  LC_7 Logic Functioning bit
 (41 14)  (275 414)  (275 414)  LC_7 Logic Functioning bit
 (42 14)  (276 414)  (276 414)  LC_7 Logic Functioning bit
 (43 14)  (277 414)  (277 414)  LC_7 Logic Functioning bit
 (52 14)  (286 414)  (286 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (287 414)  (287 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (255 415)  (255 415)  routing T_5_25.sp4_h_r_31 <X> T_5_25.lc_trk_g3_7
 (22 15)  (256 415)  (256 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 415)  (257 415)  routing T_5_25.sp4_v_b_46 <X> T_5_25.lc_trk_g3_6
 (24 15)  (258 415)  (258 415)  routing T_5_25.sp4_v_b_46 <X> T_5_25.lc_trk_g3_6
 (29 15)  (263 415)  (263 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 415)  (264 415)  routing T_5_25.lc_trk_g2_2 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 415)  (265 415)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 415)  (270 415)  LC_7 Logic Functioning bit
 (37 15)  (271 415)  (271 415)  LC_7 Logic Functioning bit
 (38 15)  (272 415)  (272 415)  LC_7 Logic Functioning bit
 (39 15)  (273 415)  (273 415)  LC_7 Logic Functioning bit
 (40 15)  (274 415)  (274 415)  LC_7 Logic Functioning bit
 (42 15)  (276 415)  (276 415)  LC_7 Logic Functioning bit
 (46 15)  (280 415)  (280 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_25

 (5 0)  (293 400)  (293 400)  routing T_6_25.sp4_v_b_6 <X> T_6_25.sp4_h_r_0
 (12 0)  (300 400)  (300 400)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_h_r_2
 (14 0)  (302 400)  (302 400)  routing T_6_25.lft_op_0 <X> T_6_25.lc_trk_g0_0
 (26 0)  (314 400)  (314 400)  routing T_6_25.lc_trk_g0_4 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 400)  (316 400)  routing T_6_25.lc_trk_g2_1 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 400)  (319 400)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 400)  (321 400)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 400)  (324 400)  LC_0 Logic Functioning bit
 (37 0)  (325 400)  (325 400)  LC_0 Logic Functioning bit
 (38 0)  (326 400)  (326 400)  LC_0 Logic Functioning bit
 (39 0)  (327 400)  (327 400)  LC_0 Logic Functioning bit
 (42 0)  (330 400)  (330 400)  LC_0 Logic Functioning bit
 (43 0)  (331 400)  (331 400)  LC_0 Logic Functioning bit
 (47 0)  (335 400)  (335 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (292 401)  (292 401)  routing T_6_25.sp4_v_b_6 <X> T_6_25.sp4_h_r_0
 (6 1)  (294 401)  (294 401)  routing T_6_25.sp4_v_b_6 <X> T_6_25.sp4_h_r_0
 (11 1)  (299 401)  (299 401)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_h_r_2
 (15 1)  (303 401)  (303 401)  routing T_6_25.lft_op_0 <X> T_6_25.lc_trk_g0_0
 (17 1)  (305 401)  (305 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (317 401)  (317 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 401)  (320 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 401)  (321 401)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.input_2_0
 (34 1)  (322 401)  (322 401)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.input_2_0
 (35 1)  (323 401)  (323 401)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.input_2_0
 (36 1)  (324 401)  (324 401)  LC_0 Logic Functioning bit
 (37 1)  (325 401)  (325 401)  LC_0 Logic Functioning bit
 (40 1)  (328 401)  (328 401)  LC_0 Logic Functioning bit
 (41 1)  (329 401)  (329 401)  LC_0 Logic Functioning bit
 (42 1)  (330 401)  (330 401)  LC_0 Logic Functioning bit
 (43 1)  (331 401)  (331 401)  LC_0 Logic Functioning bit
 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (303 402)  (303 402)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g0_5
 (16 2)  (304 402)  (304 402)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g0_5
 (17 2)  (305 402)  (305 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 402)  (306 402)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g0_5
 (27 2)  (315 402)  (315 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 402)  (316 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 402)  (322 402)  routing T_6_25.lc_trk_g1_1 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (38 2)  (326 402)  (326 402)  LC_1 Logic Functioning bit
 (45 2)  (333 402)  (333 402)  LC_1 Logic Functioning bit
 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (14 3)  (302 403)  (302 403)  routing T_6_25.sp4_h_r_4 <X> T_6_25.lc_trk_g0_4
 (15 3)  (303 403)  (303 403)  routing T_6_25.sp4_h_r_4 <X> T_6_25.lc_trk_g0_4
 (16 3)  (304 403)  (304 403)  routing T_6_25.sp4_h_r_4 <X> T_6_25.lc_trk_g0_4
 (17 3)  (305 403)  (305 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (306 403)  (306 403)  routing T_6_25.sp4_h_r_21 <X> T_6_25.lc_trk_g0_5
 (26 3)  (314 403)  (314 403)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 403)  (315 403)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 403)  (317 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (37 3)  (325 403)  (325 403)  LC_1 Logic Functioning bit
 (38 3)  (326 403)  (326 403)  LC_1 Logic Functioning bit
 (39 3)  (327 403)  (327 403)  LC_1 Logic Functioning bit
 (41 3)  (329 403)  (329 403)  LC_1 Logic Functioning bit
 (43 3)  (331 403)  (331 403)  LC_1 Logic Functioning bit
 (51 3)  (339 403)  (339 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (297 404)  (297 404)  routing T_6_25.sp4_v_t_41 <X> T_6_25.sp4_h_r_4
 (14 4)  (302 404)  (302 404)  routing T_6_25.sp4_h_l_5 <X> T_6_25.lc_trk_g1_0
 (17 4)  (305 404)  (305 404)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (306 404)  (306 404)  routing T_6_25.wire_logic_cluster/lc_1/out <X> T_6_25.lc_trk_g1_1
 (25 4)  (313 404)  (313 404)  routing T_6_25.sp4_v_b_2 <X> T_6_25.lc_trk_g1_2
 (27 4)  (315 404)  (315 404)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 404)  (316 404)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 404)  (317 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 404)  (321 404)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 404)  (325 404)  LC_2 Logic Functioning bit
 (39 4)  (327 404)  (327 404)  LC_2 Logic Functioning bit
 (41 4)  (329 404)  (329 404)  LC_2 Logic Functioning bit
 (43 4)  (331 404)  (331 404)  LC_2 Logic Functioning bit
 (4 5)  (292 405)  (292 405)  routing T_6_25.sp4_v_t_47 <X> T_6_25.sp4_h_r_3
 (13 5)  (301 405)  (301 405)  routing T_6_25.sp4_v_t_37 <X> T_6_25.sp4_h_r_5
 (14 5)  (302 405)  (302 405)  routing T_6_25.sp4_h_l_5 <X> T_6_25.lc_trk_g1_0
 (15 5)  (303 405)  (303 405)  routing T_6_25.sp4_h_l_5 <X> T_6_25.lc_trk_g1_0
 (16 5)  (304 405)  (304 405)  routing T_6_25.sp4_h_l_5 <X> T_6_25.lc_trk_g1_0
 (17 5)  (305 405)  (305 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (310 405)  (310 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (311 405)  (311 405)  routing T_6_25.sp4_v_b_2 <X> T_6_25.lc_trk_g1_2
 (30 5)  (318 405)  (318 405)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 405)  (319 405)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 405)  (325 405)  LC_2 Logic Functioning bit
 (39 5)  (327 405)  (327 405)  LC_2 Logic Functioning bit
 (41 5)  (329 405)  (329 405)  LC_2 Logic Functioning bit
 (43 5)  (331 405)  (331 405)  LC_2 Logic Functioning bit
 (51 5)  (339 405)  (339 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (299 406)  (299 406)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_v_t_40
 (14 6)  (302 406)  (302 406)  routing T_6_25.wire_logic_cluster/lc_4/out <X> T_6_25.lc_trk_g1_4
 (21 6)  (309 406)  (309 406)  routing T_6_25.wire_logic_cluster/lc_7/out <X> T_6_25.lc_trk_g1_7
 (22 6)  (310 406)  (310 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (314 406)  (314 406)  routing T_6_25.lc_trk_g0_5 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 406)  (319 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 406)  (321 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 406)  (322 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 406)  (326 406)  LC_3 Logic Functioning bit
 (39 6)  (327 406)  (327 406)  LC_3 Logic Functioning bit
 (42 6)  (330 406)  (330 406)  LC_3 Logic Functioning bit
 (43 6)  (331 406)  (331 406)  LC_3 Logic Functioning bit
 (50 6)  (338 406)  (338 406)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (300 407)  (300 407)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_v_t_40
 (17 7)  (305 407)  (305 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (317 407)  (317 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 407)  (319 407)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 407)  (324 407)  LC_3 Logic Functioning bit
 (37 7)  (325 407)  (325 407)  LC_3 Logic Functioning bit
 (40 7)  (328 407)  (328 407)  LC_3 Logic Functioning bit
 (41 7)  (329 407)  (329 407)  LC_3 Logic Functioning bit
 (15 8)  (303 408)  (303 408)  routing T_6_25.sp4_h_r_33 <X> T_6_25.lc_trk_g2_1
 (16 8)  (304 408)  (304 408)  routing T_6_25.sp4_h_r_33 <X> T_6_25.lc_trk_g2_1
 (17 8)  (305 408)  (305 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (306 408)  (306 408)  routing T_6_25.sp4_h_r_33 <X> T_6_25.lc_trk_g2_1
 (21 8)  (309 408)  (309 408)  routing T_6_25.rgt_op_3 <X> T_6_25.lc_trk_g2_3
 (22 8)  (310 408)  (310 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (312 408)  (312 408)  routing T_6_25.rgt_op_3 <X> T_6_25.lc_trk_g2_3
 (26 8)  (314 408)  (314 408)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (31 8)  (319 408)  (319 408)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 408)  (322 408)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 408)  (323 408)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.input_2_4
 (36 8)  (324 408)  (324 408)  LC_4 Logic Functioning bit
 (38 8)  (326 408)  (326 408)  LC_4 Logic Functioning bit
 (39 8)  (327 408)  (327 408)  LC_4 Logic Functioning bit
 (43 8)  (331 408)  (331 408)  LC_4 Logic Functioning bit
 (45 8)  (333 408)  (333 408)  LC_4 Logic Functioning bit
 (8 9)  (296 409)  (296 409)  routing T_6_25.sp4_h_r_7 <X> T_6_25.sp4_v_b_7
 (14 9)  (302 409)  (302 409)  routing T_6_25.tnl_op_0 <X> T_6_25.lc_trk_g2_0
 (15 9)  (303 409)  (303 409)  routing T_6_25.tnl_op_0 <X> T_6_25.lc_trk_g2_0
 (17 9)  (305 409)  (305 409)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (314 409)  (314 409)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 409)  (315 409)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 409)  (317 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 409)  (320 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (321 409)  (321 409)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.input_2_4
 (35 9)  (323 409)  (323 409)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.input_2_4
 (37 9)  (325 409)  (325 409)  LC_4 Logic Functioning bit
 (38 9)  (326 409)  (326 409)  LC_4 Logic Functioning bit
 (39 9)  (327 409)  (327 409)  LC_4 Logic Functioning bit
 (42 9)  (330 409)  (330 409)  LC_4 Logic Functioning bit
 (51 9)  (339 409)  (339 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (292 410)  (292 410)  routing T_6_25.sp4_h_r_0 <X> T_6_25.sp4_v_t_43
 (6 10)  (294 410)  (294 410)  routing T_6_25.sp4_h_r_0 <X> T_6_25.sp4_v_t_43
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (300 410)  (300 410)  routing T_6_25.sp4_v_b_8 <X> T_6_25.sp4_h_l_45
 (15 10)  (303 410)  (303 410)  routing T_6_25.tnl_op_5 <X> T_6_25.lc_trk_g2_5
 (17 10)  (305 410)  (305 410)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (313 410)  (313 410)  routing T_6_25.sp4_h_r_46 <X> T_6_25.lc_trk_g2_6
 (26 10)  (314 410)  (314 410)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 410)  (317 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 410)  (319 410)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 410)  (320 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 410)  (321 410)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 410)  (322 410)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 410)  (326 410)  LC_5 Logic Functioning bit
 (39 10)  (327 410)  (327 410)  LC_5 Logic Functioning bit
 (42 10)  (330 410)  (330 410)  LC_5 Logic Functioning bit
 (43 10)  (331 410)  (331 410)  LC_5 Logic Functioning bit
 (5 11)  (293 411)  (293 411)  routing T_6_25.sp4_h_r_0 <X> T_6_25.sp4_v_t_43
 (18 11)  (306 411)  (306 411)  routing T_6_25.tnl_op_5 <X> T_6_25.lc_trk_g2_5
 (22 11)  (310 411)  (310 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 411)  (311 411)  routing T_6_25.sp4_h_r_46 <X> T_6_25.lc_trk_g2_6
 (24 11)  (312 411)  (312 411)  routing T_6_25.sp4_h_r_46 <X> T_6_25.lc_trk_g2_6
 (25 11)  (313 411)  (313 411)  routing T_6_25.sp4_h_r_46 <X> T_6_25.lc_trk_g2_6
 (27 11)  (315 411)  (315 411)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 411)  (316 411)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 411)  (317 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 411)  (320 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (321 411)  (321 411)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.input_2_5
 (34 11)  (322 411)  (322 411)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.input_2_5
 (36 11)  (324 411)  (324 411)  LC_5 Logic Functioning bit
 (37 11)  (325 411)  (325 411)  LC_5 Logic Functioning bit
 (40 11)  (328 411)  (328 411)  LC_5 Logic Functioning bit
 (41 11)  (329 411)  (329 411)  LC_5 Logic Functioning bit
 (46 11)  (334 411)  (334 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (293 412)  (293 412)  routing T_6_25.sp4_v_t_44 <X> T_6_25.sp4_h_r_9
 (15 12)  (303 412)  (303 412)  routing T_6_25.tnl_op_1 <X> T_6_25.lc_trk_g3_1
 (17 12)  (305 412)  (305 412)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (310 412)  (310 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 412)  (311 412)  routing T_6_25.sp4_v_t_30 <X> T_6_25.lc_trk_g3_3
 (24 12)  (312 412)  (312 412)  routing T_6_25.sp4_v_t_30 <X> T_6_25.lc_trk_g3_3
 (27 12)  (315 412)  (315 412)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 412)  (316 412)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 412)  (317 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 412)  (318 412)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 412)  (322 412)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 412)  (324 412)  LC_6 Logic Functioning bit
 (38 12)  (326 412)  (326 412)  LC_6 Logic Functioning bit
 (41 12)  (329 412)  (329 412)  LC_6 Logic Functioning bit
 (43 12)  (331 412)  (331 412)  LC_6 Logic Functioning bit
 (45 12)  (333 412)  (333 412)  LC_6 Logic Functioning bit
 (14 13)  (302 413)  (302 413)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g3_0
 (15 13)  (303 413)  (303 413)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g3_0
 (16 13)  (304 413)  (304 413)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g3_0
 (17 13)  (305 413)  (305 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (306 413)  (306 413)  routing T_6_25.tnl_op_1 <X> T_6_25.lc_trk_g3_1
 (22 13)  (310 413)  (310 413)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 413)  (312 413)  routing T_6_25.tnl_op_2 <X> T_6_25.lc_trk_g3_2
 (25 13)  (313 413)  (313 413)  routing T_6_25.tnl_op_2 <X> T_6_25.lc_trk_g3_2
 (28 13)  (316 413)  (316 413)  routing T_6_25.lc_trk_g2_0 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 413)  (317 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 413)  (318 413)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 413)  (319 413)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 413)  (324 413)  LC_6 Logic Functioning bit
 (38 13)  (326 413)  (326 413)  LC_6 Logic Functioning bit
 (40 13)  (328 413)  (328 413)  LC_6 Logic Functioning bit
 (42 13)  (330 413)  (330 413)  LC_6 Logic Functioning bit
 (14 14)  (302 414)  (302 414)  routing T_6_25.sp4_v_b_36 <X> T_6_25.lc_trk_g3_4
 (16 14)  (304 414)  (304 414)  routing T_6_25.sp4_v_b_37 <X> T_6_25.lc_trk_g3_5
 (17 14)  (305 414)  (305 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 414)  (306 414)  routing T_6_25.sp4_v_b_37 <X> T_6_25.lc_trk_g3_5
 (21 14)  (309 414)  (309 414)  routing T_6_25.sp4_v_t_26 <X> T_6_25.lc_trk_g3_7
 (22 14)  (310 414)  (310 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 414)  (311 414)  routing T_6_25.sp4_v_t_26 <X> T_6_25.lc_trk_g3_7
 (25 14)  (313 414)  (313 414)  routing T_6_25.wire_logic_cluster/lc_6/out <X> T_6_25.lc_trk_g3_6
 (28 14)  (316 414)  (316 414)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 414)  (317 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 414)  (318 414)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 414)  (319 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 414)  (320 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 414)  (322 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 414)  (324 414)  LC_7 Logic Functioning bit
 (37 14)  (325 414)  (325 414)  LC_7 Logic Functioning bit
 (38 14)  (326 414)  (326 414)  LC_7 Logic Functioning bit
 (39 14)  (327 414)  (327 414)  LC_7 Logic Functioning bit
 (41 14)  (329 414)  (329 414)  LC_7 Logic Functioning bit
 (43 14)  (331 414)  (331 414)  LC_7 Logic Functioning bit
 (45 14)  (333 414)  (333 414)  LC_7 Logic Functioning bit
 (12 15)  (300 415)  (300 415)  routing T_6_25.sp4_h_l_46 <X> T_6_25.sp4_v_t_46
 (14 15)  (302 415)  (302 415)  routing T_6_25.sp4_v_b_36 <X> T_6_25.lc_trk_g3_4
 (16 15)  (304 415)  (304 415)  routing T_6_25.sp4_v_b_36 <X> T_6_25.lc_trk_g3_4
 (17 15)  (305 415)  (305 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (306 415)  (306 415)  routing T_6_25.sp4_v_b_37 <X> T_6_25.lc_trk_g3_5
 (21 15)  (309 415)  (309 415)  routing T_6_25.sp4_v_t_26 <X> T_6_25.lc_trk_g3_7
 (22 15)  (310 415)  (310 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (315 415)  (315 415)  routing T_6_25.lc_trk_g1_0 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 415)  (317 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 415)  (318 415)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 415)  (319 415)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 415)  (325 415)  LC_7 Logic Functioning bit
 (39 15)  (327 415)  (327 415)  LC_7 Logic Functioning bit
 (52 15)  (340 415)  (340 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_25

 (4 0)  (346 400)  (346 400)  routing T_7_25.sp4_h_l_43 <X> T_7_25.sp4_v_b_0
 (6 0)  (348 400)  (348 400)  routing T_7_25.sp4_h_l_43 <X> T_7_25.sp4_v_b_0
 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (363 400)  (363 400)  routing T_7_25.sp4_h_r_11 <X> T_7_25.lc_trk_g0_3
 (22 0)  (364 400)  (364 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (365 400)  (365 400)  routing T_7_25.sp4_h_r_11 <X> T_7_25.lc_trk_g0_3
 (24 0)  (366 400)  (366 400)  routing T_7_25.sp4_h_r_11 <X> T_7_25.lc_trk_g0_3
 (28 0)  (370 400)  (370 400)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 400)  (371 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 400)  (372 400)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 400)  (373 400)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 400)  (375 400)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 400)  (376 400)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 400)  (379 400)  LC_0 Logic Functioning bit
 (38 0)  (380 400)  (380 400)  LC_0 Logic Functioning bit
 (39 0)  (381 400)  (381 400)  LC_0 Logic Functioning bit
 (41 0)  (383 400)  (383 400)  LC_0 Logic Functioning bit
 (42 0)  (384 400)  (384 400)  LC_0 Logic Functioning bit
 (43 0)  (385 400)  (385 400)  LC_0 Logic Functioning bit
 (5 1)  (347 401)  (347 401)  routing T_7_25.sp4_h_l_43 <X> T_7_25.sp4_v_b_0
 (18 1)  (360 401)  (360 401)  routing T_7_25.sp4_r_v_b_34 <X> T_7_25.lc_trk_g0_1
 (22 1)  (364 401)  (364 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 401)  (366 401)  routing T_7_25.bot_op_2 <X> T_7_25.lc_trk_g0_2
 (27 1)  (369 401)  (369 401)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 401)  (370 401)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 401)  (373 401)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 401)  (374 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 401)  (375 401)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.input_2_0
 (35 1)  (377 401)  (377 401)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.input_2_0
 (36 1)  (378 401)  (378 401)  LC_0 Logic Functioning bit
 (37 1)  (379 401)  (379 401)  LC_0 Logic Functioning bit
 (39 1)  (381 401)  (381 401)  LC_0 Logic Functioning bit
 (40 1)  (382 401)  (382 401)  LC_0 Logic Functioning bit
 (41 1)  (383 401)  (383 401)  LC_0 Logic Functioning bit
 (43 1)  (385 401)  (385 401)  LC_0 Logic Functioning bit
 (48 1)  (390 401)  (390 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (367 402)  (367 402)  routing T_7_25.lft_op_6 <X> T_7_25.lc_trk_g0_6
 (31 2)  (373 402)  (373 402)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (379 402)  (379 402)  LC_1 Logic Functioning bit
 (39 2)  (381 402)  (381 402)  LC_1 Logic Functioning bit
 (41 2)  (383 402)  (383 402)  LC_1 Logic Functioning bit
 (43 2)  (385 402)  (385 402)  LC_1 Logic Functioning bit
 (52 2)  (394 402)  (394 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (342 403)  (342 403)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (4 3)  (346 403)  (346 403)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_h_l_37
 (10 3)  (352 403)  (352 403)  routing T_7_25.sp4_h_l_45 <X> T_7_25.sp4_v_t_36
 (22 3)  (364 403)  (364 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 403)  (366 403)  routing T_7_25.lft_op_6 <X> T_7_25.lc_trk_g0_6
 (26 3)  (368 403)  (368 403)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 403)  (371 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 403)  (373 403)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 403)  (378 403)  LC_1 Logic Functioning bit
 (38 3)  (380 403)  (380 403)  LC_1 Logic Functioning bit
 (40 3)  (382 403)  (382 403)  LC_1 Logic Functioning bit
 (42 3)  (384 403)  (384 403)  LC_1 Logic Functioning bit
 (46 3)  (388 403)  (388 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (2 4)  (344 404)  (344 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (353 404)  (353 404)  routing T_7_25.sp4_h_l_46 <X> T_7_25.sp4_v_b_5
 (12 4)  (354 404)  (354 404)  routing T_7_25.sp4_v_t_40 <X> T_7_25.sp4_h_r_5
 (13 4)  (355 404)  (355 404)  routing T_7_25.sp4_h_l_46 <X> T_7_25.sp4_v_b_5
 (14 4)  (356 404)  (356 404)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g1_0
 (22 4)  (364 404)  (364 404)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 404)  (366 404)  routing T_7_25.top_op_3 <X> T_7_25.lc_trk_g1_3
 (26 4)  (368 404)  (368 404)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 404)  (369 404)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 404)  (370 404)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 404)  (371 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 404)  (374 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 404)  (375 404)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 404)  (376 404)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 404)  (378 404)  LC_2 Logic Functioning bit
 (38 4)  (380 404)  (380 404)  LC_2 Logic Functioning bit
 (45 4)  (387 404)  (387 404)  LC_2 Logic Functioning bit
 (12 5)  (354 405)  (354 405)  routing T_7_25.sp4_h_l_46 <X> T_7_25.sp4_v_b_5
 (14 5)  (356 405)  (356 405)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g1_0
 (15 5)  (357 405)  (357 405)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g1_0
 (16 5)  (358 405)  (358 405)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g1_0
 (17 5)  (359 405)  (359 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (363 405)  (363 405)  routing T_7_25.top_op_3 <X> T_7_25.lc_trk_g1_3
 (22 5)  (364 405)  (364 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 405)  (365 405)  routing T_7_25.sp4_v_b_18 <X> T_7_25.lc_trk_g1_2
 (24 5)  (366 405)  (366 405)  routing T_7_25.sp4_v_b_18 <X> T_7_25.lc_trk_g1_2
 (26 5)  (368 405)  (368 405)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 405)  (370 405)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 405)  (371 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 405)  (373 405)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 405)  (378 405)  LC_2 Logic Functioning bit
 (37 5)  (379 405)  (379 405)  LC_2 Logic Functioning bit
 (38 5)  (380 405)  (380 405)  LC_2 Logic Functioning bit
 (39 5)  (381 405)  (381 405)  LC_2 Logic Functioning bit
 (41 5)  (383 405)  (383 405)  LC_2 Logic Functioning bit
 (43 5)  (385 405)  (385 405)  LC_2 Logic Functioning bit
 (51 5)  (393 405)  (393 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (356 406)  (356 406)  routing T_7_25.wire_logic_cluster/lc_4/out <X> T_7_25.lc_trk_g1_4
 (17 6)  (359 406)  (359 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (363 406)  (363 406)  routing T_7_25.sp4_h_l_2 <X> T_7_25.lc_trk_g1_7
 (22 6)  (364 406)  (364 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (365 406)  (365 406)  routing T_7_25.sp4_h_l_2 <X> T_7_25.lc_trk_g1_7
 (24 6)  (366 406)  (366 406)  routing T_7_25.sp4_h_l_2 <X> T_7_25.lc_trk_g1_7
 (27 6)  (369 406)  (369 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 406)  (372 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 406)  (373 406)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 406)  (376 406)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 406)  (378 406)  LC_3 Logic Functioning bit
 (38 6)  (380 406)  (380 406)  LC_3 Logic Functioning bit
 (41 6)  (383 406)  (383 406)  LC_3 Logic Functioning bit
 (43 6)  (385 406)  (385 406)  LC_3 Logic Functioning bit
 (45 6)  (387 406)  (387 406)  LC_3 Logic Functioning bit
 (17 7)  (359 407)  (359 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (368 407)  (368 407)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 407)  (370 407)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 407)  (371 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 407)  (373 407)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 407)  (379 407)  LC_3 Logic Functioning bit
 (39 7)  (381 407)  (381 407)  LC_3 Logic Functioning bit
 (41 7)  (383 407)  (383 407)  LC_3 Logic Functioning bit
 (43 7)  (385 407)  (385 407)  LC_3 Logic Functioning bit
 (53 7)  (395 407)  (395 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (363 408)  (363 408)  routing T_7_25.wire_logic_cluster/lc_3/out <X> T_7_25.lc_trk_g2_3
 (22 8)  (364 408)  (364 408)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (367 408)  (367 408)  routing T_7_25.sp4_h_r_34 <X> T_7_25.lc_trk_g2_2
 (26 8)  (368 408)  (368 408)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 408)  (369 408)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 408)  (371 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 408)  (373 408)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 408)  (374 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 408)  (376 408)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 408)  (378 408)  LC_4 Logic Functioning bit
 (38 8)  (380 408)  (380 408)  LC_4 Logic Functioning bit
 (45 8)  (387 408)  (387 408)  LC_4 Logic Functioning bit
 (51 8)  (393 408)  (393 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (355 409)  (355 409)  routing T_7_25.sp4_v_t_38 <X> T_7_25.sp4_h_r_8
 (22 9)  (364 409)  (364 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (365 409)  (365 409)  routing T_7_25.sp4_h_r_34 <X> T_7_25.lc_trk_g2_2
 (24 9)  (366 409)  (366 409)  routing T_7_25.sp4_h_r_34 <X> T_7_25.lc_trk_g2_2
 (26 9)  (368 409)  (368 409)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 409)  (369 409)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 409)  (371 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 409)  (372 409)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 409)  (378 409)  LC_4 Logic Functioning bit
 (37 9)  (379 409)  (379 409)  LC_4 Logic Functioning bit
 (38 9)  (380 409)  (380 409)  LC_4 Logic Functioning bit
 (39 9)  (381 409)  (381 409)  LC_4 Logic Functioning bit
 (41 9)  (383 409)  (383 409)  LC_4 Logic Functioning bit
 (43 9)  (385 409)  (385 409)  LC_4 Logic Functioning bit
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (350 410)  (350 410)  routing T_7_25.sp4_v_t_42 <X> T_7_25.sp4_h_l_42
 (9 10)  (351 410)  (351 410)  routing T_7_25.sp4_v_t_42 <X> T_7_25.sp4_h_l_42
 (15 10)  (357 410)  (357 410)  routing T_7_25.sp4_v_t_32 <X> T_7_25.lc_trk_g2_5
 (16 10)  (358 410)  (358 410)  routing T_7_25.sp4_v_t_32 <X> T_7_25.lc_trk_g2_5
 (17 10)  (359 410)  (359 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (369 410)  (369 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 410)  (370 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 410)  (371 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 410)  (372 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 410)  (374 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 410)  (376 410)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 410)  (378 410)  LC_5 Logic Functioning bit
 (37 10)  (379 410)  (379 410)  LC_5 Logic Functioning bit
 (38 10)  (380 410)  (380 410)  LC_5 Logic Functioning bit
 (39 10)  (381 410)  (381 410)  LC_5 Logic Functioning bit
 (51 10)  (393 410)  (393 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (364 411)  (364 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (367 411)  (367 411)  routing T_7_25.sp4_r_v_b_38 <X> T_7_25.lc_trk_g2_6
 (27 11)  (369 411)  (369 411)  routing T_7_25.lc_trk_g1_0 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 411)  (371 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 411)  (373 411)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (40 11)  (382 411)  (382 411)  LC_5 Logic Functioning bit
 (41 11)  (383 411)  (383 411)  LC_5 Logic Functioning bit
 (42 11)  (384 411)  (384 411)  LC_5 Logic Functioning bit
 (43 11)  (385 411)  (385 411)  LC_5 Logic Functioning bit
 (46 11)  (388 411)  (388 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (367 412)  (367 412)  routing T_7_25.wire_logic_cluster/lc_2/out <X> T_7_25.lc_trk_g3_2
 (32 12)  (374 412)  (374 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 412)  (375 412)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 412)  (380 412)  LC_6 Logic Functioning bit
 (39 12)  (381 412)  (381 412)  LC_6 Logic Functioning bit
 (42 12)  (384 412)  (384 412)  LC_6 Logic Functioning bit
 (43 12)  (385 412)  (385 412)  LC_6 Logic Functioning bit
 (50 12)  (392 412)  (392 412)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (356 413)  (356 413)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g3_0
 (15 13)  (357 413)  (357 413)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g3_0
 (16 13)  (358 413)  (358 413)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g3_0
 (17 13)  (359 413)  (359 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (360 413)  (360 413)  routing T_7_25.sp4_r_v_b_41 <X> T_7_25.lc_trk_g3_1
 (22 13)  (364 413)  (364 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (373 413)  (373 413)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (38 13)  (380 413)  (380 413)  LC_6 Logic Functioning bit
 (39 13)  (381 413)  (381 413)  LC_6 Logic Functioning bit
 (42 13)  (384 413)  (384 413)  LC_6 Logic Functioning bit
 (43 13)  (385 413)  (385 413)  LC_6 Logic Functioning bit
 (46 13)  (388 413)  (388 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (347 414)  (347 414)  routing T_7_25.sp4_v_t_44 <X> T_7_25.sp4_h_l_44
 (16 14)  (358 414)  (358 414)  routing T_7_25.sp4_v_b_37 <X> T_7_25.lc_trk_g3_5
 (17 14)  (359 414)  (359 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 414)  (360 414)  routing T_7_25.sp4_v_b_37 <X> T_7_25.lc_trk_g3_5
 (25 14)  (367 414)  (367 414)  routing T_7_25.wire_logic_cluster/lc_6/out <X> T_7_25.lc_trk_g3_6
 (29 14)  (371 414)  (371 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 414)  (373 414)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 414)  (375 414)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 414)  (376 414)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 414)  (378 414)  LC_7 Logic Functioning bit
 (37 14)  (379 414)  (379 414)  LC_7 Logic Functioning bit
 (39 14)  (381 414)  (381 414)  LC_7 Logic Functioning bit
 (40 14)  (382 414)  (382 414)  LC_7 Logic Functioning bit
 (41 14)  (383 414)  (383 414)  LC_7 Logic Functioning bit
 (43 14)  (385 414)  (385 414)  LC_7 Logic Functioning bit
 (50 14)  (392 414)  (392 414)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (348 415)  (348 415)  routing T_7_25.sp4_v_t_44 <X> T_7_25.sp4_h_l_44
 (18 15)  (360 415)  (360 415)  routing T_7_25.sp4_v_b_37 <X> T_7_25.lc_trk_g3_5
 (22 15)  (364 415)  (364 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (371 415)  (371 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 415)  (372 415)  routing T_7_25.lc_trk_g0_2 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (37 15)  (379 415)  (379 415)  LC_7 Logic Functioning bit
 (38 15)  (380 415)  (380 415)  LC_7 Logic Functioning bit
 (39 15)  (381 415)  (381 415)  LC_7 Logic Functioning bit
 (41 15)  (383 415)  (383 415)  LC_7 Logic Functioning bit
 (42 15)  (384 415)  (384 415)  LC_7 Logic Functioning bit
 (43 15)  (385 415)  (385 415)  LC_7 Logic Functioning bit


RAM_Tile_8_25

 (12 2)  (408 402)  (408 402)  routing T_8_25.sp4_v_t_39 <X> T_8_25.sp4_h_l_39
 (11 3)  (407 403)  (407 403)  routing T_8_25.sp4_v_t_39 <X> T_8_25.sp4_h_l_39
 (8 8)  (404 408)  (404 408)  routing T_8_25.sp4_h_l_46 <X> T_8_25.sp4_h_r_7
 (10 8)  (406 408)  (406 408)  routing T_8_25.sp4_h_l_46 <X> T_8_25.sp4_h_r_7
 (8 9)  (404 409)  (404 409)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_v_b_7


LogicTile_9_25

 (14 1)  (452 401)  (452 401)  routing T_9_25.top_op_0 <X> T_9_25.lc_trk_g0_0
 (15 1)  (453 401)  (453 401)  routing T_9_25.top_op_0 <X> T_9_25.lc_trk_g0_0
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (460 402)  (460 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 402)  (461 402)  routing T_9_25.sp4_v_b_23 <X> T_9_25.lc_trk_g0_7
 (24 2)  (462 402)  (462 402)  routing T_9_25.sp4_v_b_23 <X> T_9_25.lc_trk_g0_7
 (27 2)  (465 402)  (465 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 402)  (466 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 402)  (468 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 402)  (469 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 402)  (471 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 402)  (473 402)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.input_2_1
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (40 2)  (478 402)  (478 402)  LC_1 Logic Functioning bit
 (41 2)  (479 402)  (479 402)  LC_1 Logic Functioning bit
 (0 3)  (438 403)  (438 403)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (28 3)  (466 403)  (466 403)  routing T_9_25.lc_trk_g2_1 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 403)  (467 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 403)  (470 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (473 403)  (473 403)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.input_2_1
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (37 3)  (475 403)  (475 403)  LC_1 Logic Functioning bit
 (38 3)  (476 403)  (476 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (40 3)  (478 403)  (478 403)  LC_1 Logic Functioning bit
 (41 3)  (479 403)  (479 403)  LC_1 Logic Functioning bit
 (42 3)  (480 403)  (480 403)  LC_1 Logic Functioning bit
 (43 3)  (481 403)  (481 403)  LC_1 Logic Functioning bit
 (28 4)  (466 404)  (466 404)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 404)  (468 404)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 404)  (469 404)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 404)  (471 404)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 404)  (472 404)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 404)  (474 404)  LC_2 Logic Functioning bit
 (37 4)  (475 404)  (475 404)  LC_2 Logic Functioning bit
 (38 4)  (476 404)  (476 404)  LC_2 Logic Functioning bit
 (39 4)  (477 404)  (477 404)  LC_2 Logic Functioning bit
 (40 4)  (478 404)  (478 404)  LC_2 Logic Functioning bit
 (41 4)  (479 404)  (479 404)  LC_2 Logic Functioning bit
 (42 4)  (480 404)  (480 404)  LC_2 Logic Functioning bit
 (43 4)  (481 404)  (481 404)  LC_2 Logic Functioning bit
 (50 4)  (488 404)  (488 404)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (443 405)  (443 405)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_v_b_3
 (22 5)  (460 405)  (460 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 405)  (463 405)  routing T_9_25.sp4_r_v_b_26 <X> T_9_25.lc_trk_g1_2
 (27 5)  (465 405)  (465 405)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 405)  (466 405)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 405)  (467 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 405)  (469 405)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 405)  (474 405)  LC_2 Logic Functioning bit
 (37 5)  (475 405)  (475 405)  LC_2 Logic Functioning bit
 (38 5)  (476 405)  (476 405)  LC_2 Logic Functioning bit
 (40 5)  (478 405)  (478 405)  LC_2 Logic Functioning bit
 (41 5)  (479 405)  (479 405)  LC_2 Logic Functioning bit
 (42 5)  (480 405)  (480 405)  LC_2 Logic Functioning bit
 (43 5)  (481 405)  (481 405)  LC_2 Logic Functioning bit
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (461 406)  (461 406)  routing T_9_25.sp12_h_l_12 <X> T_9_25.lc_trk_g1_7
 (8 8)  (446 408)  (446 408)  routing T_9_25.sp4_h_l_42 <X> T_9_25.sp4_h_r_7
 (14 8)  (452 408)  (452 408)  routing T_9_25.sp4_h_l_21 <X> T_9_25.lc_trk_g2_0
 (15 8)  (453 408)  (453 408)  routing T_9_25.sp4_h_r_41 <X> T_9_25.lc_trk_g2_1
 (16 8)  (454 408)  (454 408)  routing T_9_25.sp4_h_r_41 <X> T_9_25.lc_trk_g2_1
 (17 8)  (455 408)  (455 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 408)  (456 408)  routing T_9_25.sp4_h_r_41 <X> T_9_25.lc_trk_g2_1
 (26 8)  (464 408)  (464 408)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 408)  (465 408)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 408)  (469 408)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 408)  (471 408)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 408)  (472 408)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 408)  (474 408)  LC_4 Logic Functioning bit
 (37 8)  (475 408)  (475 408)  LC_4 Logic Functioning bit
 (38 8)  (476 408)  (476 408)  LC_4 Logic Functioning bit
 (39 8)  (477 408)  (477 408)  LC_4 Logic Functioning bit
 (40 8)  (478 408)  (478 408)  LC_4 Logic Functioning bit
 (41 8)  (479 408)  (479 408)  LC_4 Logic Functioning bit
 (43 8)  (481 408)  (481 408)  LC_4 Logic Functioning bit
 (15 9)  (453 409)  (453 409)  routing T_9_25.sp4_h_l_21 <X> T_9_25.lc_trk_g2_0
 (16 9)  (454 409)  (454 409)  routing T_9_25.sp4_h_l_21 <X> T_9_25.lc_trk_g2_0
 (17 9)  (455 409)  (455 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (456 409)  (456 409)  routing T_9_25.sp4_h_r_41 <X> T_9_25.lc_trk_g2_1
 (26 9)  (464 409)  (464 409)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 409)  (465 409)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 409)  (467 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 409)  (468 409)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 409)  (470 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 409)  (471 409)  routing T_9_25.lc_trk_g2_0 <X> T_9_25.input_2_4
 (37 9)  (475 409)  (475 409)  LC_4 Logic Functioning bit
 (38 9)  (476 409)  (476 409)  LC_4 Logic Functioning bit
 (39 9)  (477 409)  (477 409)  LC_4 Logic Functioning bit
 (40 9)  (478 409)  (478 409)  LC_4 Logic Functioning bit
 (41 9)  (479 409)  (479 409)  LC_4 Logic Functioning bit
 (42 9)  (480 409)  (480 409)  LC_4 Logic Functioning bit
 (43 9)  (481 409)  (481 409)  LC_4 Logic Functioning bit
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (452 410)  (452 410)  routing T_9_25.sp4_h_r_36 <X> T_9_25.lc_trk_g2_4
 (16 10)  (454 410)  (454 410)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 410)  (456 410)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (22 10)  (460 410)  (460 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (462 410)  (462 410)  routing T_9_25.tnr_op_7 <X> T_9_25.lc_trk_g2_7
 (25 10)  (463 410)  (463 410)  routing T_9_25.sp12_v_b_6 <X> T_9_25.lc_trk_g2_6
 (15 11)  (453 411)  (453 411)  routing T_9_25.sp4_h_r_36 <X> T_9_25.lc_trk_g2_4
 (16 11)  (454 411)  (454 411)  routing T_9_25.sp4_h_r_36 <X> T_9_25.lc_trk_g2_4
 (17 11)  (455 411)  (455 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (456 411)  (456 411)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (22 11)  (460 411)  (460 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (462 411)  (462 411)  routing T_9_25.sp12_v_b_6 <X> T_9_25.lc_trk_g2_6
 (25 11)  (463 411)  (463 411)  routing T_9_25.sp12_v_b_6 <X> T_9_25.lc_trk_g2_6
 (9 12)  (447 412)  (447 412)  routing T_9_25.sp4_h_l_42 <X> T_9_25.sp4_h_r_10
 (10 12)  (448 412)  (448 412)  routing T_9_25.sp4_h_l_42 <X> T_9_25.sp4_h_r_10
 (17 12)  (455 412)  (455 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (464 412)  (464 412)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 412)  (465 412)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 412)  (466 412)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 412)  (467 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 412)  (469 412)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 412)  (470 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 412)  (471 412)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 412)  (479 412)  LC_6 Logic Functioning bit
 (43 12)  (481 412)  (481 412)  LC_6 Logic Functioning bit
 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (456 413)  (456 413)  routing T_9_25.sp4_r_v_b_41 <X> T_9_25.lc_trk_g3_1
 (26 13)  (464 413)  (464 413)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 413)  (465 413)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 413)  (466 413)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 413)  (467 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 413)  (469 413)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 413)  (475 413)  LC_6 Logic Functioning bit
 (39 13)  (477 413)  (477 413)  LC_6 Logic Functioning bit
 (40 13)  (478 413)  (478 413)  LC_6 Logic Functioning bit
 (41 13)  (479 413)  (479 413)  LC_6 Logic Functioning bit
 (42 13)  (480 413)  (480 413)  LC_6 Logic Functioning bit
 (43 13)  (481 413)  (481 413)  LC_6 Logic Functioning bit
 (4 14)  (442 414)  (442 414)  routing T_9_25.sp4_h_r_9 <X> T_9_25.sp4_v_t_44
 (14 14)  (452 414)  (452 414)  routing T_9_25.sp4_h_r_44 <X> T_9_25.lc_trk_g3_4
 (15 14)  (453 414)  (453 414)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g3_5
 (16 14)  (454 414)  (454 414)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g3_5
 (17 14)  (455 414)  (455 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (459 414)  (459 414)  routing T_9_25.wire_logic_cluster/lc_7/out <X> T_9_25.lc_trk_g3_7
 (22 14)  (460 414)  (460 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (463 414)  (463 414)  routing T_9_25.sp4_h_r_38 <X> T_9_25.lc_trk_g3_6
 (29 14)  (467 414)  (467 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 414)  (469 414)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 414)  (470 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 414)  (471 414)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (42 14)  (480 414)  (480 414)  LC_7 Logic Functioning bit
 (43 14)  (481 414)  (481 414)  LC_7 Logic Functioning bit
 (45 14)  (483 414)  (483 414)  LC_7 Logic Functioning bit
 (50 14)  (488 414)  (488 414)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (490 414)  (490 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (443 415)  (443 415)  routing T_9_25.sp4_h_r_9 <X> T_9_25.sp4_v_t_44
 (14 15)  (452 415)  (452 415)  routing T_9_25.sp4_h_r_44 <X> T_9_25.lc_trk_g3_4
 (15 15)  (453 415)  (453 415)  routing T_9_25.sp4_h_r_44 <X> T_9_25.lc_trk_g3_4
 (16 15)  (454 415)  (454 415)  routing T_9_25.sp4_h_r_44 <X> T_9_25.lc_trk_g3_4
 (17 15)  (455 415)  (455 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (456 415)  (456 415)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g3_5
 (22 15)  (460 415)  (460 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 415)  (461 415)  routing T_9_25.sp4_h_r_38 <X> T_9_25.lc_trk_g3_6
 (24 15)  (462 415)  (462 415)  routing T_9_25.sp4_h_r_38 <X> T_9_25.lc_trk_g3_6
 (27 15)  (465 415)  (465 415)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 415)  (466 415)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 415)  (467 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 415)  (469 415)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 415)  (475 415)  LC_7 Logic Functioning bit
 (39 15)  (477 415)  (477 415)  LC_7 Logic Functioning bit
 (42 15)  (480 415)  (480 415)  LC_7 Logic Functioning bit
 (43 15)  (481 415)  (481 415)  LC_7 Logic Functioning bit
 (46 15)  (484 415)  (484 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_25

 (27 0)  (519 400)  (519 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 400)  (522 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 400)  (523 400)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 400)  (526 400)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (41 0)  (533 400)  (533 400)  LC_0 Logic Functioning bit
 (43 0)  (535 400)  (535 400)  LC_0 Logic Functioning bit
 (46 0)  (538 400)  (538 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (507 401)  (507 401)  routing T_10_25.sp4_v_t_5 <X> T_10_25.lc_trk_g0_0
 (16 1)  (508 401)  (508 401)  routing T_10_25.sp4_v_t_5 <X> T_10_25.lc_trk_g0_0
 (17 1)  (509 401)  (509 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (19 1)  (511 401)  (511 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (27 1)  (519 401)  (519 401)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 401)  (520 401)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 401)  (521 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 401)  (523 401)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (40 1)  (532 401)  (532 401)  LC_0 Logic Functioning bit
 (41 1)  (533 401)  (533 401)  LC_0 Logic Functioning bit
 (42 1)  (534 401)  (534 401)  LC_0 Logic Functioning bit
 (43 1)  (535 401)  (535 401)  LC_0 Logic Functioning bit
 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (514 402)  (514 402)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 402)  (516 402)  routing T_10_25.top_op_7 <X> T_10_25.lc_trk_g0_7
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (8 3)  (500 403)  (500 403)  routing T_10_25.sp4_h_r_7 <X> T_10_25.sp4_v_t_36
 (9 3)  (501 403)  (501 403)  routing T_10_25.sp4_h_r_7 <X> T_10_25.sp4_v_t_36
 (10 3)  (502 403)  (502 403)  routing T_10_25.sp4_h_r_7 <X> T_10_25.sp4_v_t_36
 (21 3)  (513 403)  (513 403)  routing T_10_25.top_op_7 <X> T_10_25.lc_trk_g0_7
 (22 3)  (514 403)  (514 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (515 403)  (515 403)  routing T_10_25.sp4_v_b_22 <X> T_10_25.lc_trk_g0_6
 (24 3)  (516 403)  (516 403)  routing T_10_25.sp4_v_b_22 <X> T_10_25.lc_trk_g0_6
 (12 4)  (504 404)  (504 404)  routing T_10_25.sp4_h_l_39 <X> T_10_25.sp4_h_r_5
 (14 4)  (506 404)  (506 404)  routing T_10_25.sp4_h_r_8 <X> T_10_25.lc_trk_g1_0
 (25 4)  (517 404)  (517 404)  routing T_10_25.wire_logic_cluster/lc_2/out <X> T_10_25.lc_trk_g1_2
 (27 4)  (519 404)  (519 404)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 404)  (525 404)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 404)  (526 404)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (39 4)  (531 404)  (531 404)  LC_2 Logic Functioning bit
 (41 4)  (533 404)  (533 404)  LC_2 Logic Functioning bit
 (43 4)  (535 404)  (535 404)  LC_2 Logic Functioning bit
 (45 4)  (537 404)  (537 404)  LC_2 Logic Functioning bit
 (51 4)  (543 404)  (543 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (13 5)  (505 405)  (505 405)  routing T_10_25.sp4_h_l_39 <X> T_10_25.sp4_h_r_5
 (15 5)  (507 405)  (507 405)  routing T_10_25.sp4_h_r_8 <X> T_10_25.lc_trk_g1_0
 (16 5)  (508 405)  (508 405)  routing T_10_25.sp4_h_r_8 <X> T_10_25.lc_trk_g1_0
 (17 5)  (509 405)  (509 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (514 405)  (514 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (518 405)  (518 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 405)  (520 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 405)  (522 405)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 405)  (528 405)  LC_2 Logic Functioning bit
 (38 5)  (530 405)  (530 405)  LC_2 Logic Functioning bit
 (41 5)  (533 405)  (533 405)  LC_2 Logic Functioning bit
 (43 5)  (535 405)  (535 405)  LC_2 Logic Functioning bit
 (14 6)  (506 406)  (506 406)  routing T_10_25.wire_logic_cluster/lc_4/out <X> T_10_25.lc_trk_g1_4
 (15 6)  (507 406)  (507 406)  routing T_10_25.sp4_h_r_5 <X> T_10_25.lc_trk_g1_5
 (16 6)  (508 406)  (508 406)  routing T_10_25.sp4_h_r_5 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (513 406)  (513 406)  routing T_10_25.wire_logic_cluster/lc_7/out <X> T_10_25.lc_trk_g1_7
 (22 6)  (514 406)  (514 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 406)  (518 406)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (35 6)  (527 406)  (527 406)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.input_2_3
 (37 6)  (529 406)  (529 406)  LC_3 Logic Functioning bit
 (42 6)  (534 406)  (534 406)  LC_3 Logic Functioning bit
 (17 7)  (509 407)  (509 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 407)  (510 407)  routing T_10_25.sp4_h_r_5 <X> T_10_25.lc_trk_g1_5
 (22 7)  (514 407)  (514 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (515 407)  (515 407)  routing T_10_25.sp4_v_b_22 <X> T_10_25.lc_trk_g1_6
 (24 7)  (516 407)  (516 407)  routing T_10_25.sp4_v_b_22 <X> T_10_25.lc_trk_g1_6
 (26 7)  (518 407)  (518 407)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 407)  (521 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 407)  (524 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (526 407)  (526 407)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.input_2_3
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (37 7)  (529 407)  (529 407)  LC_3 Logic Functioning bit
 (38 7)  (530 407)  (530 407)  LC_3 Logic Functioning bit
 (41 7)  (533 407)  (533 407)  LC_3 Logic Functioning bit
 (42 7)  (534 407)  (534 407)  LC_3 Logic Functioning bit
 (43 7)  (535 407)  (535 407)  LC_3 Logic Functioning bit
 (22 8)  (514 408)  (514 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (515 408)  (515 408)  routing T_10_25.sp4_v_t_30 <X> T_10_25.lc_trk_g2_3
 (24 8)  (516 408)  (516 408)  routing T_10_25.sp4_v_t_30 <X> T_10_25.lc_trk_g2_3
 (25 8)  (517 408)  (517 408)  routing T_10_25.sp4_v_t_23 <X> T_10_25.lc_trk_g2_2
 (28 8)  (520 408)  (520 408)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 408)  (525 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 408)  (526 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (41 8)  (533 408)  (533 408)  LC_4 Logic Functioning bit
 (42 8)  (534 408)  (534 408)  LC_4 Logic Functioning bit
 (43 8)  (535 408)  (535 408)  LC_4 Logic Functioning bit
 (45 8)  (537 408)  (537 408)  LC_4 Logic Functioning bit
 (50 8)  (542 408)  (542 408)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (500 409)  (500 409)  routing T_10_25.sp4_h_l_36 <X> T_10_25.sp4_v_b_7
 (9 9)  (501 409)  (501 409)  routing T_10_25.sp4_h_l_36 <X> T_10_25.sp4_v_b_7
 (10 9)  (502 409)  (502 409)  routing T_10_25.sp4_h_l_36 <X> T_10_25.sp4_v_b_7
 (11 9)  (503 409)  (503 409)  routing T_10_25.sp4_h_l_37 <X> T_10_25.sp4_h_r_8
 (13 9)  (505 409)  (505 409)  routing T_10_25.sp4_h_l_37 <X> T_10_25.sp4_h_r_8
 (22 9)  (514 409)  (514 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 409)  (515 409)  routing T_10_25.sp4_v_t_23 <X> T_10_25.lc_trk_g2_2
 (25 9)  (517 409)  (517 409)  routing T_10_25.sp4_v_t_23 <X> T_10_25.lc_trk_g2_2
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 409)  (522 409)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (37 9)  (529 409)  (529 409)  LC_4 Logic Functioning bit
 (42 9)  (534 409)  (534 409)  LC_4 Logic Functioning bit
 (48 9)  (540 409)  (540 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (543 409)  (543 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (507 410)  (507 410)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g2_5
 (16 10)  (508 410)  (508 410)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g2_5
 (17 10)  (509 410)  (509 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (513 410)  (513 410)  routing T_10_25.sp4_h_l_34 <X> T_10_25.lc_trk_g2_7
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 410)  (515 410)  routing T_10_25.sp4_h_l_34 <X> T_10_25.lc_trk_g2_7
 (24 10)  (516 410)  (516 410)  routing T_10_25.sp4_h_l_34 <X> T_10_25.lc_trk_g2_7
 (25 10)  (517 410)  (517 410)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g2_6
 (26 10)  (518 410)  (518 410)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 410)  (522 410)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 410)  (525 410)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 410)  (526 410)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 410)  (527 410)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.input_2_5
 (36 10)  (528 410)  (528 410)  LC_5 Logic Functioning bit
 (43 10)  (535 410)  (535 410)  LC_5 Logic Functioning bit
 (47 10)  (539 410)  (539 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (510 411)  (510 411)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g2_5
 (21 11)  (513 411)  (513 411)  routing T_10_25.sp4_h_l_34 <X> T_10_25.lc_trk_g2_7
 (22 11)  (514 411)  (514 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 411)  (515 411)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g2_6
 (25 11)  (517 411)  (517 411)  routing T_10_25.sp4_v_b_38 <X> T_10_25.lc_trk_g2_6
 (26 11)  (518 411)  (518 411)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 411)  (519 411)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 411)  (522 411)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 411)  (524 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 411)  (525 411)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.input_2_5
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (37 11)  (529 411)  (529 411)  LC_5 Logic Functioning bit
 (39 11)  (531 411)  (531 411)  LC_5 Logic Functioning bit
 (43 11)  (535 411)  (535 411)  LC_5 Logic Functioning bit
 (17 12)  (509 412)  (509 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (518 412)  (518 412)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 412)  (519 412)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 412)  (520 412)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 412)  (522 412)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 412)  (525 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 412)  (527 412)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.input_2_6
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (37 12)  (529 412)  (529 412)  LC_6 Logic Functioning bit
 (38 12)  (530 412)  (530 412)  LC_6 Logic Functioning bit
 (40 12)  (532 412)  (532 412)  LC_6 Logic Functioning bit
 (41 12)  (533 412)  (533 412)  LC_6 Logic Functioning bit
 (42 12)  (534 412)  (534 412)  LC_6 Logic Functioning bit
 (14 13)  (506 413)  (506 413)  routing T_10_25.tnl_op_0 <X> T_10_25.lc_trk_g3_0
 (15 13)  (507 413)  (507 413)  routing T_10_25.tnl_op_0 <X> T_10_25.lc_trk_g3_0
 (17 13)  (509 413)  (509 413)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (514 413)  (514 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 413)  (515 413)  routing T_10_25.sp4_v_b_42 <X> T_10_25.lc_trk_g3_2
 (24 13)  (516 413)  (516 413)  routing T_10_25.sp4_v_b_42 <X> T_10_25.lc_trk_g3_2
 (26 13)  (518 413)  (518 413)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 413)  (519 413)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 413)  (520 413)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 413)  (524 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 413)  (525 413)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.input_2_6
 (35 13)  (527 413)  (527 413)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.input_2_6
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (38 13)  (530 413)  (530 413)  LC_6 Logic Functioning bit
 (39 13)  (531 413)  (531 413)  LC_6 Logic Functioning bit
 (40 13)  (532 413)  (532 413)  LC_6 Logic Functioning bit
 (42 13)  (534 413)  (534 413)  LC_6 Logic Functioning bit
 (43 13)  (535 413)  (535 413)  LC_6 Logic Functioning bit
 (6 14)  (498 414)  (498 414)  routing T_10_25.sp4_h_l_41 <X> T_10_25.sp4_v_t_44
 (14 14)  (506 414)  (506 414)  routing T_10_25.sp4_v_b_36 <X> T_10_25.lc_trk_g3_4
 (21 14)  (513 414)  (513 414)  routing T_10_25.sp4_h_r_39 <X> T_10_25.lc_trk_g3_7
 (22 14)  (514 414)  (514 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 414)  (515 414)  routing T_10_25.sp4_h_r_39 <X> T_10_25.lc_trk_g3_7
 (24 14)  (516 414)  (516 414)  routing T_10_25.sp4_h_r_39 <X> T_10_25.lc_trk_g3_7
 (27 14)  (519 414)  (519 414)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 414)  (521 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 414)  (522 414)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 414)  (523 414)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 414)  (526 414)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 414)  (528 414)  LC_7 Logic Functioning bit
 (38 14)  (530 414)  (530 414)  LC_7 Logic Functioning bit
 (41 14)  (533 414)  (533 414)  LC_7 Logic Functioning bit
 (43 14)  (535 414)  (535 414)  LC_7 Logic Functioning bit
 (45 14)  (537 414)  (537 414)  LC_7 Logic Functioning bit
 (8 15)  (500 415)  (500 415)  routing T_10_25.sp4_h_l_47 <X> T_10_25.sp4_v_t_47
 (14 15)  (506 415)  (506 415)  routing T_10_25.sp4_v_b_36 <X> T_10_25.lc_trk_g3_4
 (16 15)  (508 415)  (508 415)  routing T_10_25.sp4_v_b_36 <X> T_10_25.lc_trk_g3_4
 (17 15)  (509 415)  (509 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 415)  (514 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 415)  (517 415)  routing T_10_25.sp4_r_v_b_46 <X> T_10_25.lc_trk_g3_6
 (27 15)  (519 415)  (519 415)  routing T_10_25.lc_trk_g1_0 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 415)  (521 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 415)  (522 415)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 415)  (528 415)  LC_7 Logic Functioning bit
 (38 15)  (530 415)  (530 415)  LC_7 Logic Functioning bit
 (40 15)  (532 415)  (532 415)  LC_7 Logic Functioning bit
 (42 15)  (534 415)  (534 415)  LC_7 Logic Functioning bit
 (47 15)  (539 415)  (539 415)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (540 415)  (540 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_25

 (14 0)  (560 400)  (560 400)  routing T_11_25.sp4_v_b_0 <X> T_11_25.lc_trk_g0_0
 (25 0)  (571 400)  (571 400)  routing T_11_25.wire_logic_cluster/lc_2/out <X> T_11_25.lc_trk_g0_2
 (16 1)  (562 401)  (562 401)  routing T_11_25.sp4_v_b_0 <X> T_11_25.lc_trk_g0_0
 (17 1)  (563 401)  (563 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (568 401)  (568 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (568 402)  (568 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 402)  (570 402)  routing T_11_25.bot_op_7 <X> T_11_25.lc_trk_g0_7
 (0 3)  (546 403)  (546 403)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (0 4)  (546 404)  (546 404)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (1 4)  (547 404)  (547 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (574 404)  (574 404)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 404)  (575 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 404)  (580 404)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 404)  (581 404)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.input_2_2
 (36 4)  (582 404)  (582 404)  LC_2 Logic Functioning bit
 (38 4)  (584 404)  (584 404)  LC_2 Logic Functioning bit
 (41 4)  (587 404)  (587 404)  LC_2 Logic Functioning bit
 (42 4)  (588 404)  (588 404)  LC_2 Logic Functioning bit
 (43 4)  (589 404)  (589 404)  LC_2 Logic Functioning bit
 (1 5)  (547 405)  (547 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (15 5)  (561 405)  (561 405)  routing T_11_25.sp4_v_t_5 <X> T_11_25.lc_trk_g1_0
 (16 5)  (562 405)  (562 405)  routing T_11_25.sp4_v_t_5 <X> T_11_25.lc_trk_g1_0
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (575 405)  (575 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 405)  (576 405)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 405)  (578 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (579 405)  (579 405)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.input_2_2
 (34 5)  (580 405)  (580 405)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.input_2_2
 (36 5)  (582 405)  (582 405)  LC_2 Logic Functioning bit
 (38 5)  (584 405)  (584 405)  LC_2 Logic Functioning bit
 (42 5)  (588 405)  (588 405)  LC_2 Logic Functioning bit
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (571 406)  (571 406)  routing T_11_25.sp4_v_t_3 <X> T_11_25.lc_trk_g1_6
 (8 7)  (554 407)  (554 407)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_v_t_41
 (10 7)  (556 407)  (556 407)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_v_t_41
 (22 7)  (568 407)  (568 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 407)  (569 407)  routing T_11_25.sp4_v_t_3 <X> T_11_25.lc_trk_g1_6
 (25 7)  (571 407)  (571 407)  routing T_11_25.sp4_v_t_3 <X> T_11_25.lc_trk_g1_6
 (22 8)  (568 408)  (568 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 408)  (570 408)  routing T_11_25.tnl_op_3 <X> T_11_25.lc_trk_g2_3
 (25 8)  (571 408)  (571 408)  routing T_11_25.sp4_h_r_42 <X> T_11_25.lc_trk_g2_2
 (26 8)  (572 408)  (572 408)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 408)  (576 408)  routing T_11_25.lc_trk_g0_7 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 408)  (577 408)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 408)  (580 408)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 408)  (581 408)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.input_2_4
 (37 8)  (583 408)  (583 408)  LC_4 Logic Functioning bit
 (41 8)  (587 408)  (587 408)  LC_4 Logic Functioning bit
 (43 8)  (589 408)  (589 408)  LC_4 Logic Functioning bit
 (21 9)  (567 409)  (567 409)  routing T_11_25.tnl_op_3 <X> T_11_25.lc_trk_g2_3
 (22 9)  (568 409)  (568 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 409)  (569 409)  routing T_11_25.sp4_h_r_42 <X> T_11_25.lc_trk_g2_2
 (24 9)  (570 409)  (570 409)  routing T_11_25.sp4_h_r_42 <X> T_11_25.lc_trk_g2_2
 (25 9)  (571 409)  (571 409)  routing T_11_25.sp4_h_r_42 <X> T_11_25.lc_trk_g2_2
 (26 9)  (572 409)  (572 409)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 409)  (573 409)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 409)  (574 409)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 409)  (575 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 409)  (576 409)  routing T_11_25.lc_trk_g0_7 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 409)  (577 409)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 409)  (578 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 409)  (580 409)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.input_2_4
 (36 9)  (582 409)  (582 409)  LC_4 Logic Functioning bit
 (41 9)  (587 409)  (587 409)  LC_4 Logic Functioning bit
 (43 9)  (589 409)  (589 409)  LC_4 Logic Functioning bit
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (29 10)  (575 410)  (575 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 410)  (577 410)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 410)  (579 410)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 410)  (583 410)  LC_5 Logic Functioning bit
 (41 10)  (587 410)  (587 410)  LC_5 Logic Functioning bit
 (43 10)  (589 410)  (589 410)  LC_5 Logic Functioning bit
 (45 10)  (591 410)  (591 410)  LC_5 Logic Functioning bit
 (50 10)  (596 410)  (596 410)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (568 411)  (568 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 411)  (571 411)  routing T_11_25.sp4_r_v_b_38 <X> T_11_25.lc_trk_g2_6
 (27 11)  (573 411)  (573 411)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 411)  (575 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 411)  (576 411)  routing T_11_25.lc_trk_g0_2 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 411)  (577 411)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 411)  (582 411)  LC_5 Logic Functioning bit
 (41 11)  (587 411)  (587 411)  LC_5 Logic Functioning bit
 (43 11)  (589 411)  (589 411)  LC_5 Logic Functioning bit
 (53 11)  (599 411)  (599 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (554 412)  (554 412)  routing T_11_25.sp4_v_b_4 <X> T_11_25.sp4_h_r_10
 (9 12)  (555 412)  (555 412)  routing T_11_25.sp4_v_b_4 <X> T_11_25.sp4_h_r_10
 (10 12)  (556 412)  (556 412)  routing T_11_25.sp4_v_b_4 <X> T_11_25.sp4_h_r_10
 (16 14)  (562 414)  (562 414)  routing T_11_25.sp12_v_t_10 <X> T_11_25.lc_trk_g3_5
 (17 14)  (563 414)  (563 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (567 414)  (567 414)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g3_7
 (22 14)  (568 414)  (568 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 414)  (569 414)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g3_7
 (24 14)  (570 414)  (570 414)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g3_7
 (21 15)  (567 415)  (567 415)  routing T_11_25.sp4_h_l_34 <X> T_11_25.lc_trk_g3_7


LogicTile_12_25

 (8 0)  (608 400)  (608 400)  routing T_12_25.sp4_v_b_7 <X> T_12_25.sp4_h_r_1
 (9 0)  (609 400)  (609 400)  routing T_12_25.sp4_v_b_7 <X> T_12_25.sp4_h_r_1
 (10 0)  (610 400)  (610 400)  routing T_12_25.sp4_v_b_7 <X> T_12_25.sp4_h_r_1
 (11 0)  (611 400)  (611 400)  routing T_12_25.sp4_v_t_46 <X> T_12_25.sp4_v_b_2
 (12 1)  (612 401)  (612 401)  routing T_12_25.sp4_v_t_46 <X> T_12_25.sp4_v_b_2
 (22 1)  (622 401)  (622 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 401)  (624 401)  routing T_12_25.bot_op_2 <X> T_12_25.lc_trk_g0_2
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (615 402)  (615 402)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g0_5
 (16 2)  (616 402)  (616 402)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g0_5
 (17 2)  (617 402)  (617 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 402)  (618 402)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g0_5
 (25 2)  (625 402)  (625 402)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g0_6
 (0 3)  (600 403)  (600 403)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (18 3)  (618 403)  (618 403)  routing T_12_25.sp4_h_r_21 <X> T_12_25.lc_trk_g0_5
 (22 3)  (622 403)  (622 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 403)  (623 403)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g0_6
 (24 3)  (624 403)  (624 403)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g0_6
 (25 3)  (625 403)  (625 403)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g0_6
 (0 4)  (600 404)  (600 404)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.wire_logic_cluster/lc_7/cen
 (1 4)  (601 404)  (601 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (622 404)  (622 404)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 404)  (624 404)  routing T_12_25.top_op_3 <X> T_12_25.lc_trk_g1_3
 (28 4)  (628 404)  (628 404)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 404)  (630 404)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 404)  (631 404)  routing T_12_25.lc_trk_g0_5 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (1 5)  (601 405)  (601 405)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.wire_logic_cluster/lc_7/cen
 (8 5)  (608 405)  (608 405)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_v_b_4
 (21 5)  (621 405)  (621 405)  routing T_12_25.top_op_3 <X> T_12_25.lc_trk_g1_3
 (26 5)  (626 405)  (626 405)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 405)  (628 405)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 405)  (632 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 405)  (634 405)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.input_2_2
 (35 5)  (635 405)  (635 405)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.input_2_2
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (37 5)  (637 405)  (637 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (40 5)  (640 405)  (640 405)  LC_2 Logic Functioning bit
 (42 5)  (642 405)  (642 405)  LC_2 Logic Functioning bit
 (43 5)  (643 405)  (643 405)  LC_2 Logic Functioning bit
 (15 6)  (615 406)  (615 406)  routing T_12_25.sp12_h_r_5 <X> T_12_25.lc_trk_g1_5
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (618 406)  (618 406)  routing T_12_25.sp12_h_r_5 <X> T_12_25.lc_trk_g1_5
 (22 6)  (622 406)  (622 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 406)  (623 406)  routing T_12_25.sp4_h_r_7 <X> T_12_25.lc_trk_g1_7
 (24 6)  (624 406)  (624 406)  routing T_12_25.sp4_h_r_7 <X> T_12_25.lc_trk_g1_7
 (25 6)  (625 406)  (625 406)  routing T_12_25.bnr_op_6 <X> T_12_25.lc_trk_g1_6
 (26 6)  (626 406)  (626 406)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 406)  (627 406)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 406)  (630 406)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 406)  (631 406)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 406)  (636 406)  LC_3 Logic Functioning bit
 (37 6)  (637 406)  (637 406)  LC_3 Logic Functioning bit
 (43 6)  (643 406)  (643 406)  LC_3 Logic Functioning bit
 (50 6)  (650 406)  (650 406)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 407)  (611 407)  routing T_12_25.sp4_h_r_9 <X> T_12_25.sp4_h_l_40
 (13 7)  (613 407)  (613 407)  routing T_12_25.sp4_h_r_9 <X> T_12_25.sp4_h_l_40
 (18 7)  (618 407)  (618 407)  routing T_12_25.sp12_h_r_5 <X> T_12_25.lc_trk_g1_5
 (21 7)  (621 407)  (621 407)  routing T_12_25.sp4_h_r_7 <X> T_12_25.lc_trk_g1_7
 (22 7)  (622 407)  (622 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 407)  (625 407)  routing T_12_25.bnr_op_6 <X> T_12_25.lc_trk_g1_6
 (28 7)  (628 407)  (628 407)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 407)  (629 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 407)  (631 407)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 407)  (636 407)  LC_3 Logic Functioning bit
 (37 7)  (637 407)  (637 407)  LC_3 Logic Functioning bit
 (38 7)  (638 407)  (638 407)  LC_3 Logic Functioning bit
 (41 7)  (641 407)  (641 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (3 8)  (603 408)  (603 408)  routing T_12_25.sp12_h_r_1 <X> T_12_25.sp12_v_b_1
 (14 8)  (614 408)  (614 408)  routing T_12_25.sp4_h_r_40 <X> T_12_25.lc_trk_g2_0
 (16 8)  (616 408)  (616 408)  routing T_12_25.sp12_v_t_6 <X> T_12_25.lc_trk_g2_1
 (17 8)  (617 408)  (617 408)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (625 408)  (625 408)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (28 8)  (628 408)  (628 408)  routing T_12_25.lc_trk_g2_1 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 408)  (631 408)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 408)  (633 408)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 408)  (636 408)  LC_4 Logic Functioning bit
 (37 8)  (637 408)  (637 408)  LC_4 Logic Functioning bit
 (38 8)  (638 408)  (638 408)  LC_4 Logic Functioning bit
 (39 8)  (639 408)  (639 408)  LC_4 Logic Functioning bit
 (43 8)  (643 408)  (643 408)  LC_4 Logic Functioning bit
 (50 8)  (650 408)  (650 408)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (603 409)  (603 409)  routing T_12_25.sp12_h_r_1 <X> T_12_25.sp12_v_b_1
 (14 9)  (614 409)  (614 409)  routing T_12_25.sp4_h_r_40 <X> T_12_25.lc_trk_g2_0
 (15 9)  (615 409)  (615 409)  routing T_12_25.sp4_h_r_40 <X> T_12_25.lc_trk_g2_0
 (16 9)  (616 409)  (616 409)  routing T_12_25.sp4_h_r_40 <X> T_12_25.lc_trk_g2_0
 (17 9)  (617 409)  (617 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (622 409)  (622 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 409)  (623 409)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (24 9)  (624 409)  (624 409)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (25 9)  (625 409)  (625 409)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (26 9)  (626 409)  (626 409)  routing T_12_25.lc_trk_g0_2 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 409)  (631 409)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 409)  (637 409)  LC_4 Logic Functioning bit
 (39 9)  (639 409)  (639 409)  LC_4 Logic Functioning bit
 (43 9)  (643 409)  (643 409)  LC_4 Logic Functioning bit
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (615 410)  (615 410)  routing T_12_25.sp12_v_t_2 <X> T_12_25.lc_trk_g2_5
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 410)  (618 410)  routing T_12_25.sp12_v_t_2 <X> T_12_25.lc_trk_g2_5
 (21 10)  (621 410)  (621 410)  routing T_12_25.sp12_v_b_7 <X> T_12_25.lc_trk_g2_7
 (22 10)  (622 410)  (622 410)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 410)  (624 410)  routing T_12_25.sp12_v_b_7 <X> T_12_25.lc_trk_g2_7
 (28 10)  (628 410)  (628 410)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 410)  (631 410)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 410)  (634 410)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 410)  (636 410)  LC_5 Logic Functioning bit
 (37 10)  (637 410)  (637 410)  LC_5 Logic Functioning bit
 (43 10)  (643 410)  (643 410)  LC_5 Logic Functioning bit
 (50 10)  (650 410)  (650 410)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (618 411)  (618 411)  routing T_12_25.sp12_v_t_2 <X> T_12_25.lc_trk_g2_5
 (21 11)  (621 411)  (621 411)  routing T_12_25.sp12_v_b_7 <X> T_12_25.lc_trk_g2_7
 (28 11)  (628 411)  (628 411)  routing T_12_25.lc_trk_g2_1 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 411)  (631 411)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 411)  (636 411)  LC_5 Logic Functioning bit
 (37 11)  (637 411)  (637 411)  LC_5 Logic Functioning bit
 (38 11)  (638 411)  (638 411)  LC_5 Logic Functioning bit
 (41 11)  (641 411)  (641 411)  LC_5 Logic Functioning bit
 (42 11)  (642 411)  (642 411)  LC_5 Logic Functioning bit
 (21 12)  (621 412)  (621 412)  routing T_12_25.sp12_v_t_0 <X> T_12_25.lc_trk_g3_3
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 412)  (624 412)  routing T_12_25.sp12_v_t_0 <X> T_12_25.lc_trk_g3_3
 (26 12)  (626 412)  (626 412)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 412)  (628 412)  routing T_12_25.lc_trk_g2_1 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 412)  (631 412)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 412)  (637 412)  LC_6 Logic Functioning bit
 (42 12)  (642 412)  (642 412)  LC_6 Logic Functioning bit
 (45 12)  (645 412)  (645 412)  LC_6 Logic Functioning bit
 (50 12)  (650 412)  (650 412)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (610 413)  (610 413)  routing T_12_25.sp4_h_r_5 <X> T_12_25.sp4_v_b_10
 (11 13)  (611 413)  (611 413)  routing T_12_25.sp4_h_l_38 <X> T_12_25.sp4_h_r_11
 (13 13)  (613 413)  (613 413)  routing T_12_25.sp4_h_l_38 <X> T_12_25.sp4_h_r_11
 (21 13)  (621 413)  (621 413)  routing T_12_25.sp12_v_t_0 <X> T_12_25.lc_trk_g3_3
 (27 13)  (627 413)  (627 413)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 413)  (628 413)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 413)  (631 413)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 413)  (636 413)  LC_6 Logic Functioning bit
 (37 13)  (637 413)  (637 413)  LC_6 Logic Functioning bit
 (39 13)  (639 413)  (639 413)  LC_6 Logic Functioning bit
 (43 13)  (643 413)  (643 413)  LC_6 Logic Functioning bit
 (47 13)  (647 413)  (647 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (8 14)  (608 414)  (608 414)  routing T_12_25.sp4_h_r_2 <X> T_12_25.sp4_h_l_47
 (10 14)  (610 414)  (610 414)  routing T_12_25.sp4_h_r_2 <X> T_12_25.sp4_h_l_47
 (15 14)  (615 414)  (615 414)  routing T_12_25.sp4_v_t_32 <X> T_12_25.lc_trk_g3_5
 (16 14)  (616 414)  (616 414)  routing T_12_25.sp4_v_t_32 <X> T_12_25.lc_trk_g3_5
 (17 14)  (617 414)  (617 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_13_25

 (6 0)  (660 400)  (660 400)  routing T_13_25.sp4_h_r_7 <X> T_13_25.sp4_v_b_0
 (11 0)  (665 400)  (665 400)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_v_b_2
 (27 0)  (681 400)  (681 400)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 400)  (682 400)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 400)  (683 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 400)  (686 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 400)  (690 400)  LC_0 Logic Functioning bit
 (39 0)  (693 400)  (693 400)  LC_0 Logic Functioning bit
 (41 0)  (695 400)  (695 400)  LC_0 Logic Functioning bit
 (42 0)  (696 400)  (696 400)  LC_0 Logic Functioning bit
 (44 0)  (698 400)  (698 400)  LC_0 Logic Functioning bit
 (45 0)  (699 400)  (699 400)  LC_0 Logic Functioning bit
 (46 0)  (700 400)  (700 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (706 400)  (706 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (658 401)  (658 401)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_h_r_0
 (12 1)  (666 401)  (666 401)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_v_b_2
 (13 1)  (667 401)  (667 401)  routing T_13_25.sp4_v_t_44 <X> T_13_25.sp4_h_r_2
 (36 1)  (690 401)  (690 401)  LC_0 Logic Functioning bit
 (39 1)  (693 401)  (693 401)  LC_0 Logic Functioning bit
 (41 1)  (695 401)  (695 401)  LC_0 Logic Functioning bit
 (42 1)  (696 401)  (696 401)  LC_0 Logic Functioning bit
 (50 1)  (704 401)  (704 401)  Carry_In_Mux bit 

 (0 2)  (654 402)  (654 402)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 402)  (681 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 402)  (682 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 402)  (683 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 402)  (686 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 402)  (690 402)  LC_1 Logic Functioning bit
 (39 2)  (693 402)  (693 402)  LC_1 Logic Functioning bit
 (41 2)  (695 402)  (695 402)  LC_1 Logic Functioning bit
 (42 2)  (696 402)  (696 402)  LC_1 Logic Functioning bit
 (44 2)  (698 402)  (698 402)  LC_1 Logic Functioning bit
 (45 2)  (699 402)  (699 402)  LC_1 Logic Functioning bit
 (47 2)  (701 402)  (701 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 402)  (706 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 403)  (654 403)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (1 3)  (655 403)  (655 403)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (36 3)  (690 403)  (690 403)  LC_1 Logic Functioning bit
 (39 3)  (693 403)  (693 403)  LC_1 Logic Functioning bit
 (41 3)  (695 403)  (695 403)  LC_1 Logic Functioning bit
 (42 3)  (696 403)  (696 403)  LC_1 Logic Functioning bit
 (51 3)  (705 403)  (705 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (665 404)  (665 404)  routing T_13_25.sp4_v_t_39 <X> T_13_25.sp4_v_b_5
 (21 4)  (675 404)  (675 404)  routing T_13_25.wire_logic_cluster/lc_3/out <X> T_13_25.lc_trk_g1_3
 (22 4)  (676 404)  (676 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 404)  (679 404)  routing T_13_25.wire_logic_cluster/lc_2/out <X> T_13_25.lc_trk_g1_2
 (27 4)  (681 404)  (681 404)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 404)  (690 404)  LC_2 Logic Functioning bit
 (39 4)  (693 404)  (693 404)  LC_2 Logic Functioning bit
 (41 4)  (695 404)  (695 404)  LC_2 Logic Functioning bit
 (42 4)  (696 404)  (696 404)  LC_2 Logic Functioning bit
 (44 4)  (698 404)  (698 404)  LC_2 Logic Functioning bit
 (45 4)  (699 404)  (699 404)  LC_2 Logic Functioning bit
 (52 4)  (706 404)  (706 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (662 405)  (662 405)  routing T_13_25.sp4_h_r_4 <X> T_13_25.sp4_v_b_4
 (12 5)  (666 405)  (666 405)  routing T_13_25.sp4_v_t_39 <X> T_13_25.sp4_v_b_5
 (22 5)  (676 405)  (676 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 405)  (684 405)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 405)  (690 405)  LC_2 Logic Functioning bit
 (39 5)  (693 405)  (693 405)  LC_2 Logic Functioning bit
 (41 5)  (695 405)  (695 405)  LC_2 Logic Functioning bit
 (42 5)  (696 405)  (696 405)  LC_2 Logic Functioning bit
 (48 5)  (702 405)  (702 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (671 406)  (671 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 406)  (672 406)  routing T_13_25.wire_logic_cluster/lc_5/out <X> T_13_25.lc_trk_g1_5
 (25 6)  (679 406)  (679 406)  routing T_13_25.wire_logic_cluster/lc_6/out <X> T_13_25.lc_trk_g1_6
 (27 6)  (681 406)  (681 406)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 406)  (683 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 406)  (686 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 406)  (690 406)  LC_3 Logic Functioning bit
 (39 6)  (693 406)  (693 406)  LC_3 Logic Functioning bit
 (41 6)  (695 406)  (695 406)  LC_3 Logic Functioning bit
 (42 6)  (696 406)  (696 406)  LC_3 Logic Functioning bit
 (44 6)  (698 406)  (698 406)  LC_3 Logic Functioning bit
 (45 6)  (699 406)  (699 406)  LC_3 Logic Functioning bit
 (47 6)  (701 406)  (701 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (706 406)  (706 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (658 407)  (658 407)  routing T_13_25.sp4_h_r_7 <X> T_13_25.sp4_h_l_38
 (6 7)  (660 407)  (660 407)  routing T_13_25.sp4_h_r_7 <X> T_13_25.sp4_h_l_38
 (22 7)  (676 407)  (676 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 407)  (684 407)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 407)  (690 407)  LC_3 Logic Functioning bit
 (39 7)  (693 407)  (693 407)  LC_3 Logic Functioning bit
 (41 7)  (695 407)  (695 407)  LC_3 Logic Functioning bit
 (42 7)  (696 407)  (696 407)  LC_3 Logic Functioning bit
 (6 8)  (660 408)  (660 408)  routing T_13_25.sp4_v_t_38 <X> T_13_25.sp4_v_b_6
 (27 8)  (681 408)  (681 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 408)  (682 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 408)  (683 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 408)  (684 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 408)  (686 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 408)  (690 408)  LC_4 Logic Functioning bit
 (39 8)  (693 408)  (693 408)  LC_4 Logic Functioning bit
 (41 8)  (695 408)  (695 408)  LC_4 Logic Functioning bit
 (42 8)  (696 408)  (696 408)  LC_4 Logic Functioning bit
 (44 8)  (698 408)  (698 408)  LC_4 Logic Functioning bit
 (45 8)  (699 408)  (699 408)  LC_4 Logic Functioning bit
 (4 9)  (658 409)  (658 409)  routing T_13_25.sp4_h_l_47 <X> T_13_25.sp4_h_r_6
 (5 9)  (659 409)  (659 409)  routing T_13_25.sp4_v_t_38 <X> T_13_25.sp4_v_b_6
 (6 9)  (660 409)  (660 409)  routing T_13_25.sp4_h_l_47 <X> T_13_25.sp4_h_r_6
 (10 9)  (664 409)  (664 409)  routing T_13_25.sp4_h_r_2 <X> T_13_25.sp4_v_b_7
 (36 9)  (690 409)  (690 409)  LC_4 Logic Functioning bit
 (39 9)  (693 409)  (693 409)  LC_4 Logic Functioning bit
 (41 9)  (695 409)  (695 409)  LC_4 Logic Functioning bit
 (42 9)  (696 409)  (696 409)  LC_4 Logic Functioning bit
 (46 9)  (700 409)  (700 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (667 410)  (667 410)  routing T_13_25.sp4_h_r_8 <X> T_13_25.sp4_v_t_45
 (27 10)  (681 410)  (681 410)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 410)  (683 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 410)  (684 410)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (39 10)  (693 410)  (693 410)  LC_5 Logic Functioning bit
 (41 10)  (695 410)  (695 410)  LC_5 Logic Functioning bit
 (42 10)  (696 410)  (696 410)  LC_5 Logic Functioning bit
 (44 10)  (698 410)  (698 410)  LC_5 Logic Functioning bit
 (45 10)  (699 410)  (699 410)  LC_5 Logic Functioning bit
 (48 10)  (702 410)  (702 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (705 410)  (705 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (666 411)  (666 411)  routing T_13_25.sp4_h_r_8 <X> T_13_25.sp4_v_t_45
 (36 11)  (690 411)  (690 411)  LC_5 Logic Functioning bit
 (39 11)  (693 411)  (693 411)  LC_5 Logic Functioning bit
 (41 11)  (695 411)  (695 411)  LC_5 Logic Functioning bit
 (42 11)  (696 411)  (696 411)  LC_5 Logic Functioning bit
 (47 11)  (701 411)  (701 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (10 12)  (664 412)  (664 412)  routing T_13_25.sp4_v_t_40 <X> T_13_25.sp4_h_r_10
 (14 12)  (668 412)  (668 412)  routing T_13_25.wire_logic_cluster/lc_0/out <X> T_13_25.lc_trk_g3_0
 (17 12)  (671 412)  (671 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 412)  (672 412)  routing T_13_25.wire_logic_cluster/lc_1/out <X> T_13_25.lc_trk_g3_1
 (27 12)  (681 412)  (681 412)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 412)  (683 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 412)  (684 412)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 412)  (690 412)  LC_6 Logic Functioning bit
 (39 12)  (693 412)  (693 412)  LC_6 Logic Functioning bit
 (41 12)  (695 412)  (695 412)  LC_6 Logic Functioning bit
 (42 12)  (696 412)  (696 412)  LC_6 Logic Functioning bit
 (44 12)  (698 412)  (698 412)  LC_6 Logic Functioning bit
 (45 12)  (699 412)  (699 412)  LC_6 Logic Functioning bit
 (17 13)  (671 413)  (671 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 413)  (684 413)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 413)  (690 413)  LC_6 Logic Functioning bit
 (39 13)  (693 413)  (693 413)  LC_6 Logic Functioning bit
 (41 13)  (695 413)  (695 413)  LC_6 Logic Functioning bit
 (42 13)  (696 413)  (696 413)  LC_6 Logic Functioning bit
 (47 13)  (701 413)  (701 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (705 413)  (705 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (668 414)  (668 414)  routing T_13_25.wire_logic_cluster/lc_4/out <X> T_13_25.lc_trk_g3_4
 (21 14)  (675 414)  (675 414)  routing T_13_25.wire_logic_cluster/lc_7/out <X> T_13_25.lc_trk_g3_7
 (22 14)  (676 414)  (676 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 414)  (681 414)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 414)  (682 414)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 414)  (683 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 414)  (684 414)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 414)  (686 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 414)  (690 414)  LC_7 Logic Functioning bit
 (39 14)  (693 414)  (693 414)  LC_7 Logic Functioning bit
 (41 14)  (695 414)  (695 414)  LC_7 Logic Functioning bit
 (42 14)  (696 414)  (696 414)  LC_7 Logic Functioning bit
 (44 14)  (698 414)  (698 414)  LC_7 Logic Functioning bit
 (45 14)  (699 414)  (699 414)  LC_7 Logic Functioning bit
 (52 14)  (706 414)  (706 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (671 415)  (671 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 415)  (684 415)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 415)  (690 415)  LC_7 Logic Functioning bit
 (39 15)  (693 415)  (693 415)  LC_7 Logic Functioning bit
 (41 15)  (695 415)  (695 415)  LC_7 Logic Functioning bit
 (42 15)  (696 415)  (696 415)  LC_7 Logic Functioning bit
 (46 15)  (700 415)  (700 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (705 415)  (705 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_25

 (6 0)  (714 400)  (714 400)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_v_b_0
 (15 0)  (723 400)  (723 400)  routing T_14_25.sp4_h_l_4 <X> T_14_25.lc_trk_g0_1
 (16 0)  (724 400)  (724 400)  routing T_14_25.sp4_h_l_4 <X> T_14_25.lc_trk_g0_1
 (17 0)  (725 400)  (725 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 400)  (726 400)  routing T_14_25.sp4_h_l_4 <X> T_14_25.lc_trk_g0_1
 (25 0)  (733 400)  (733 400)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (5 1)  (713 401)  (713 401)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_v_b_0
 (18 1)  (726 401)  (726 401)  routing T_14_25.sp4_h_l_4 <X> T_14_25.lc_trk_g0_1
 (22 1)  (730 401)  (730 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 401)  (731 401)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (24 1)  (732 401)  (732 401)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (25 1)  (733 401)  (733 401)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (719 402)  (719 402)  routing T_14_25.sp4_h_l_44 <X> T_14_25.sp4_v_t_39
 (15 2)  (723 402)  (723 402)  routing T_14_25.sp4_h_r_13 <X> T_14_25.lc_trk_g0_5
 (16 2)  (724 402)  (724 402)  routing T_14_25.sp4_h_r_13 <X> T_14_25.lc_trk_g0_5
 (17 2)  (725 402)  (725 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 402)  (726 402)  routing T_14_25.sp4_h_r_13 <X> T_14_25.lc_trk_g0_5
 (19 2)  (727 402)  (727 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 402)  (742 402)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (38 2)  (746 402)  (746 402)  LC_1 Logic Functioning bit
 (41 2)  (749 402)  (749 402)  LC_1 Logic Functioning bit
 (43 2)  (751 402)  (751 402)  LC_1 Logic Functioning bit
 (45 2)  (753 402)  (753 402)  LC_1 Logic Functioning bit
 (46 2)  (754 402)  (754 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (708 403)  (708 403)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (27 3)  (735 403)  (735 403)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 403)  (736 403)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 403)  (738 403)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (41 3)  (749 403)  (749 403)  LC_1 Logic Functioning bit
 (43 3)  (751 403)  (751 403)  LC_1 Logic Functioning bit
 (15 4)  (723 404)  (723 404)  routing T_14_25.bot_op_1 <X> T_14_25.lc_trk_g1_1
 (17 4)  (725 404)  (725 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 404)  (731 404)  routing T_14_25.sp4_v_b_19 <X> T_14_25.lc_trk_g1_3
 (24 4)  (732 404)  (732 404)  routing T_14_25.sp4_v_b_19 <X> T_14_25.lc_trk_g1_3
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 404)  (738 404)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 404)  (739 404)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 404)  (742 404)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (38 4)  (746 404)  (746 404)  LC_2 Logic Functioning bit
 (41 4)  (749 404)  (749 404)  LC_2 Logic Functioning bit
 (43 4)  (751 404)  (751 404)  LC_2 Logic Functioning bit
 (47 4)  (755 404)  (755 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (734 405)  (734 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 405)  (735 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 405)  (736 405)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 405)  (738 405)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 405)  (739 405)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 405)  (745 405)  LC_2 Logic Functioning bit
 (39 5)  (747 405)  (747 405)  LC_2 Logic Functioning bit
 (40 5)  (748 405)  (748 405)  LC_2 Logic Functioning bit
 (41 5)  (749 405)  (749 405)  LC_2 Logic Functioning bit
 (42 5)  (750 405)  (750 405)  LC_2 Logic Functioning bit
 (43 5)  (751 405)  (751 405)  LC_2 Logic Functioning bit
 (3 6)  (711 406)  (711 406)  routing T_14_25.sp12_v_b_0 <X> T_14_25.sp12_v_t_23
 (14 6)  (722 406)  (722 406)  routing T_14_25.wire_logic_cluster/lc_4/out <X> T_14_25.lc_trk_g1_4
 (15 6)  (723 406)  (723 406)  routing T_14_25.bot_op_5 <X> T_14_25.lc_trk_g1_5
 (17 6)  (725 406)  (725 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (729 406)  (729 406)  routing T_14_25.wire_logic_cluster/lc_7/out <X> T_14_25.lc_trk_g1_7
 (22 6)  (730 406)  (730 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 406)  (735 406)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 406)  (736 406)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 406)  (738 406)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 406)  (741 406)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 406)  (742 406)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 406)  (745 406)  LC_3 Logic Functioning bit
 (39 6)  (747 406)  (747 406)  LC_3 Logic Functioning bit
 (41 6)  (749 406)  (749 406)  LC_3 Logic Functioning bit
 (43 6)  (751 406)  (751 406)  LC_3 Logic Functioning bit
 (46 6)  (754 406)  (754 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 407)  (730 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 407)  (731 407)  routing T_14_25.sp4_v_b_22 <X> T_14_25.lc_trk_g1_6
 (24 7)  (732 407)  (732 407)  routing T_14_25.sp4_v_b_22 <X> T_14_25.lc_trk_g1_6
 (30 7)  (738 407)  (738 407)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 407)  (745 407)  LC_3 Logic Functioning bit
 (39 7)  (747 407)  (747 407)  LC_3 Logic Functioning bit
 (41 7)  (749 407)  (749 407)  LC_3 Logic Functioning bit
 (43 7)  (751 407)  (751 407)  LC_3 Logic Functioning bit
 (5 8)  (713 408)  (713 408)  routing T_14_25.sp4_v_t_43 <X> T_14_25.sp4_h_r_6
 (10 8)  (718 408)  (718 408)  routing T_14_25.sp4_v_t_39 <X> T_14_25.sp4_h_r_7
 (27 8)  (735 408)  (735 408)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 408)  (739 408)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 408)  (742 408)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (37 8)  (745 408)  (745 408)  LC_4 Logic Functioning bit
 (38 8)  (746 408)  (746 408)  LC_4 Logic Functioning bit
 (39 8)  (747 408)  (747 408)  LC_4 Logic Functioning bit
 (41 8)  (749 408)  (749 408)  LC_4 Logic Functioning bit
 (43 8)  (751 408)  (751 408)  LC_4 Logic Functioning bit
 (45 8)  (753 408)  (753 408)  LC_4 Logic Functioning bit
 (9 9)  (717 409)  (717 409)  routing T_14_25.sp4_v_t_42 <X> T_14_25.sp4_v_b_7
 (22 9)  (730 409)  (730 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (735 409)  (735 409)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 409)  (737 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 409)  (744 409)  LC_4 Logic Functioning bit
 (38 9)  (746 409)  (746 409)  LC_4 Logic Functioning bit
 (48 9)  (756 409)  (756 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (761 409)  (761 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (715 410)  (715 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (729 410)  (729 410)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g2_7
 (22 10)  (730 410)  (730 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 410)  (731 410)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g2_7
 (24 10)  (732 410)  (732 410)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g2_7
 (27 10)  (735 410)  (735 410)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 410)  (739 410)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 410)  (742 410)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 410)  (745 410)  LC_5 Logic Functioning bit
 (39 10)  (747 410)  (747 410)  LC_5 Logic Functioning bit
 (41 10)  (749 410)  (749 410)  LC_5 Logic Functioning bit
 (43 10)  (751 410)  (751 410)  LC_5 Logic Functioning bit
 (21 11)  (729 411)  (729 411)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g2_7
 (30 11)  (738 411)  (738 411)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 411)  (745 411)  LC_5 Logic Functioning bit
 (39 11)  (747 411)  (747 411)  LC_5 Logic Functioning bit
 (41 11)  (749 411)  (749 411)  LC_5 Logic Functioning bit
 (43 11)  (751 411)  (751 411)  LC_5 Logic Functioning bit
 (12 12)  (720 412)  (720 412)  routing T_14_25.sp4_v_b_11 <X> T_14_25.sp4_h_r_11
 (15 12)  (723 412)  (723 412)  routing T_14_25.sp4_h_r_25 <X> T_14_25.lc_trk_g3_1
 (16 12)  (724 412)  (724 412)  routing T_14_25.sp4_h_r_25 <X> T_14_25.lc_trk_g3_1
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 412)  (739 412)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 412)  (741 412)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 412)  (742 412)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 412)  (746 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (43 12)  (751 412)  (751 412)  LC_6 Logic Functioning bit
 (50 12)  (758 412)  (758 412)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (718 413)  (718 413)  routing T_14_25.sp4_h_r_5 <X> T_14_25.sp4_v_b_10
 (11 13)  (719 413)  (719 413)  routing T_14_25.sp4_v_b_11 <X> T_14_25.sp4_h_r_11
 (15 13)  (723 413)  (723 413)  routing T_14_25.sp4_v_t_29 <X> T_14_25.lc_trk_g3_0
 (16 13)  (724 413)  (724 413)  routing T_14_25.sp4_v_t_29 <X> T_14_25.lc_trk_g3_0
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (726 413)  (726 413)  routing T_14_25.sp4_h_r_25 <X> T_14_25.lc_trk_g3_1
 (26 13)  (734 413)  (734 413)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 413)  (736 413)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 413)  (739 413)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (37 13)  (745 413)  (745 413)  LC_6 Logic Functioning bit
 (40 13)  (748 413)  (748 413)  LC_6 Logic Functioning bit
 (41 13)  (749 413)  (749 413)  LC_6 Logic Functioning bit
 (48 13)  (756 413)  (756 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (729 414)  (729 414)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g3_7
 (22 14)  (730 414)  (730 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 414)  (731 414)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g3_7
 (24 14)  (732 414)  (732 414)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g3_7
 (25 14)  (733 414)  (733 414)  routing T_14_25.sp4_v_b_38 <X> T_14_25.lc_trk_g3_6
 (26 14)  (734 414)  (734 414)  routing T_14_25.lc_trk_g0_5 <X> T_14_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 414)  (735 414)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 414)  (737 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 414)  (738 414)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 414)  (740 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 414)  (742 414)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 414)  (744 414)  LC_7 Logic Functioning bit
 (38 14)  (746 414)  (746 414)  LC_7 Logic Functioning bit
 (41 14)  (749 414)  (749 414)  LC_7 Logic Functioning bit
 (43 14)  (751 414)  (751 414)  LC_7 Logic Functioning bit
 (45 14)  (753 414)  (753 414)  LC_7 Logic Functioning bit
 (21 15)  (729 415)  (729 415)  routing T_14_25.sp4_h_l_34 <X> T_14_25.lc_trk_g3_7
 (22 15)  (730 415)  (730 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 415)  (731 415)  routing T_14_25.sp4_v_b_38 <X> T_14_25.lc_trk_g3_6
 (25 15)  (733 415)  (733 415)  routing T_14_25.sp4_v_b_38 <X> T_14_25.lc_trk_g3_6
 (29 15)  (737 415)  (737 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 415)  (738 415)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 415)  (745 415)  LC_7 Logic Functioning bit
 (39 15)  (747 415)  (747 415)  LC_7 Logic Functioning bit
 (41 15)  (749 415)  (749 415)  LC_7 Logic Functioning bit
 (43 15)  (751 415)  (751 415)  LC_7 Logic Functioning bit
 (48 15)  (756 415)  (756 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (761 415)  (761 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_25

 (15 0)  (777 400)  (777 400)  routing T_15_25.sp4_v_b_17 <X> T_15_25.lc_trk_g0_1
 (16 0)  (778 400)  (778 400)  routing T_15_25.sp4_v_b_17 <X> T_15_25.lc_trk_g0_1
 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (4 1)  (766 401)  (766 401)  routing T_15_25.sp4_v_t_42 <X> T_15_25.sp4_h_r_0
 (17 1)  (779 401)  (779 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (788 402)  (788 402)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g1_1 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 402)  (795 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 402)  (796 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 402)  (798 402)  LC_1 Logic Functioning bit
 (38 2)  (800 402)  (800 402)  LC_1 Logic Functioning bit
 (41 2)  (803 402)  (803 402)  LC_1 Logic Functioning bit
 (43 2)  (805 402)  (805 402)  LC_1 Logic Functioning bit
 (45 2)  (807 402)  (807 402)  LC_1 Logic Functioning bit
 (47 2)  (809 402)  (809 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (810 402)  (810 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (762 403)  (762 403)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (26 3)  (788 403)  (788 403)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 403)  (789 403)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 403)  (791 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 403)  (799 403)  LC_1 Logic Functioning bit
 (39 3)  (801 403)  (801 403)  LC_1 Logic Functioning bit
 (41 3)  (803 403)  (803 403)  LC_1 Logic Functioning bit
 (43 3)  (805 403)  (805 403)  LC_1 Logic Functioning bit
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_r_10 <X> T_15_25.sp4_v_b_3
 (11 4)  (773 404)  (773 404)  routing T_15_25.sp4_v_t_44 <X> T_15_25.sp4_v_b_5
 (13 4)  (775 404)  (775 404)  routing T_15_25.sp4_v_t_44 <X> T_15_25.sp4_v_b_5
 (17 4)  (779 404)  (779 404)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 404)  (780 404)  routing T_15_25.wire_logic_cluster/lc_1/out <X> T_15_25.lc_trk_g1_1
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 404)  (795 404)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 404)  (796 404)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 404)  (798 404)  LC_2 Logic Functioning bit
 (37 4)  (799 404)  (799 404)  LC_2 Logic Functioning bit
 (39 4)  (801 404)  (801 404)  LC_2 Logic Functioning bit
 (43 4)  (805 404)  (805 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (52 4)  (814 404)  (814 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (783 405)  (783 405)  routing T_15_25.sp4_r_v_b_27 <X> T_15_25.lc_trk_g1_3
 (27 5)  (789 405)  (789 405)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 405)  (790 405)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 405)  (793 405)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 405)  (794 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 405)  (795 405)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.input_2_2
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (37 5)  (799 405)  (799 405)  LC_2 Logic Functioning bit
 (38 5)  (800 405)  (800 405)  LC_2 Logic Functioning bit
 (42 5)  (804 405)  (804 405)  LC_2 Logic Functioning bit
 (26 6)  (788 406)  (788 406)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 406)  (793 406)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 406)  (795 406)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (37 6)  (799 406)  (799 406)  LC_3 Logic Functioning bit
 (38 6)  (800 406)  (800 406)  LC_3 Logic Functioning bit
 (39 6)  (801 406)  (801 406)  LC_3 Logic Functioning bit
 (41 6)  (803 406)  (803 406)  LC_3 Logic Functioning bit
 (43 6)  (805 406)  (805 406)  LC_3 Logic Functioning bit
 (22 7)  (784 407)  (784 407)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (785 407)  (785 407)  routing T_15_25.sp12_h_l_21 <X> T_15_25.lc_trk_g1_6
 (25 7)  (787 407)  (787 407)  routing T_15_25.sp12_h_l_21 <X> T_15_25.lc_trk_g1_6
 (26 7)  (788 407)  (788 407)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 407)  (790 407)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 407)  (799 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (25 8)  (787 408)  (787 408)  routing T_15_25.sp4_h_r_34 <X> T_15_25.lc_trk_g2_2
 (4 9)  (766 409)  (766 409)  routing T_15_25.sp4_h_l_47 <X> T_15_25.sp4_h_r_6
 (6 9)  (768 409)  (768 409)  routing T_15_25.sp4_h_l_47 <X> T_15_25.sp4_h_r_6
 (14 9)  (776 409)  (776 409)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g2_0
 (15 9)  (777 409)  (777 409)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g2_0
 (16 9)  (778 409)  (778 409)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g2_0
 (17 9)  (779 409)  (779 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (784 409)  (784 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 409)  (785 409)  routing T_15_25.sp4_h_r_34 <X> T_15_25.lc_trk_g2_2
 (24 9)  (786 409)  (786 409)  routing T_15_25.sp4_h_r_34 <X> T_15_25.lc_trk_g2_2
 (4 10)  (766 410)  (766 410)  routing T_15_25.sp4_v_b_6 <X> T_15_25.sp4_v_t_43
 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (774 410)  (774 410)  routing T_15_25.sp4_v_b_8 <X> T_15_25.sp4_h_l_45
 (14 10)  (776 410)  (776 410)  routing T_15_25.sp4_v_b_36 <X> T_15_25.lc_trk_g2_4
 (21 10)  (783 410)  (783 410)  routing T_15_25.wire_logic_cluster/lc_7/out <X> T_15_25.lc_trk_g2_7
 (22 10)  (784 410)  (784 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 410)  (797 410)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (36 10)  (798 410)  (798 410)  LC_5 Logic Functioning bit
 (37 10)  (799 410)  (799 410)  LC_5 Logic Functioning bit
 (43 10)  (805 410)  (805 410)  LC_5 Logic Functioning bit
 (14 11)  (776 411)  (776 411)  routing T_15_25.sp4_v_b_36 <X> T_15_25.lc_trk_g2_4
 (16 11)  (778 411)  (778 411)  routing T_15_25.sp4_v_b_36 <X> T_15_25.lc_trk_g2_4
 (17 11)  (779 411)  (779 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (789 411)  (789 411)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 411)  (790 411)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 411)  (793 411)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 411)  (794 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 411)  (795 411)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (34 11)  (796 411)  (796 411)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (36 11)  (798 411)  (798 411)  LC_5 Logic Functioning bit
 (37 11)  (799 411)  (799 411)  LC_5 Logic Functioning bit
 (38 11)  (800 411)  (800 411)  LC_5 Logic Functioning bit
 (41 11)  (803 411)  (803 411)  LC_5 Logic Functioning bit
 (42 11)  (804 411)  (804 411)  LC_5 Logic Functioning bit
 (46 11)  (808 411)  (808 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (766 412)  (766 412)  routing T_15_25.sp4_v_t_44 <X> T_15_25.sp4_v_b_9
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 412)  (780 412)  routing T_15_25.bnl_op_1 <X> T_15_25.lc_trk_g3_1
 (25 12)  (787 412)  (787 412)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g3_2
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 412)  (793 412)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 412)  (795 412)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 412)  (796 412)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 412)  (798 412)  LC_6 Logic Functioning bit
 (37 12)  (799 412)  (799 412)  LC_6 Logic Functioning bit
 (38 12)  (800 412)  (800 412)  LC_6 Logic Functioning bit
 (39 12)  (801 412)  (801 412)  LC_6 Logic Functioning bit
 (41 12)  (803 412)  (803 412)  LC_6 Logic Functioning bit
 (43 12)  (805 412)  (805 412)  LC_6 Logic Functioning bit
 (45 12)  (807 412)  (807 412)  LC_6 Logic Functioning bit
 (52 12)  (814 412)  (814 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (775 413)  (775 413)  routing T_15_25.sp4_v_t_43 <X> T_15_25.sp4_h_r_11
 (14 13)  (776 413)  (776 413)  routing T_15_25.sp4_r_v_b_40 <X> T_15_25.lc_trk_g3_0
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (780 413)  (780 413)  routing T_15_25.bnl_op_1 <X> T_15_25.lc_trk_g3_1
 (22 13)  (784 413)  (784 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 413)  (789 413)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 413)  (790 413)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 413)  (791 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 413)  (793 413)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 413)  (798 413)  LC_6 Logic Functioning bit
 (38 13)  (800 413)  (800 413)  LC_6 Logic Functioning bit
 (12 14)  (774 414)  (774 414)  routing T_15_25.sp4_v_t_46 <X> T_15_25.sp4_h_l_46
 (14 14)  (776 414)  (776 414)  routing T_15_25.rgt_op_4 <X> T_15_25.lc_trk_g3_4
 (15 14)  (777 414)  (777 414)  routing T_15_25.sp4_v_t_32 <X> T_15_25.lc_trk_g3_5
 (16 14)  (778 414)  (778 414)  routing T_15_25.sp4_v_t_32 <X> T_15_25.lc_trk_g3_5
 (17 14)  (779 414)  (779 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (787 414)  (787 414)  routing T_15_25.wire_logic_cluster/lc_6/out <X> T_15_25.lc_trk_g3_6
 (26 14)  (788 414)  (788 414)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 414)  (790 414)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 414)  (791 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 414)  (795 414)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 414)  (796 414)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 414)  (798 414)  LC_7 Logic Functioning bit
 (38 14)  (800 414)  (800 414)  LC_7 Logic Functioning bit
 (41 14)  (803 414)  (803 414)  LC_7 Logic Functioning bit
 (43 14)  (805 414)  (805 414)  LC_7 Logic Functioning bit
 (45 14)  (807 414)  (807 414)  LC_7 Logic Functioning bit
 (47 14)  (809 414)  (809 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (773 415)  (773 415)  routing T_15_25.sp4_v_t_46 <X> T_15_25.sp4_h_l_46
 (15 15)  (777 415)  (777 415)  routing T_15_25.rgt_op_4 <X> T_15_25.lc_trk_g3_4
 (17 15)  (779 415)  (779 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (784 415)  (784 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 415)  (788 415)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 415)  (790 415)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 415)  (791 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 415)  (792 415)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 415)  (798 415)  LC_7 Logic Functioning bit
 (38 15)  (800 415)  (800 415)  LC_7 Logic Functioning bit
 (40 15)  (802 415)  (802 415)  LC_7 Logic Functioning bit
 (42 15)  (804 415)  (804 415)  LC_7 Logic Functioning bit


LogicTile_16_25

 (17 0)  (833 400)  (833 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (837 400)  (837 400)  routing T_16_25.lft_op_3 <X> T_16_25.lc_trk_g0_3
 (22 0)  (838 400)  (838 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 400)  (840 400)  routing T_16_25.lft_op_3 <X> T_16_25.lc_trk_g0_3
 (15 1)  (831 401)  (831 401)  routing T_16_25.sp4_v_t_5 <X> T_16_25.lc_trk_g0_0
 (16 1)  (832 401)  (832 401)  routing T_16_25.sp4_v_t_5 <X> T_16_25.lc_trk_g0_0
 (17 1)  (833 401)  (833 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (834 401)  (834 401)  routing T_16_25.sp4_r_v_b_34 <X> T_16_25.lc_trk_g0_1
 (22 1)  (838 401)  (838 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 401)  (839 401)  routing T_16_25.sp4_h_r_2 <X> T_16_25.lc_trk_g0_2
 (24 1)  (840 401)  (840 401)  routing T_16_25.sp4_h_r_2 <X> T_16_25.lc_trk_g0_2
 (25 1)  (841 401)  (841 401)  routing T_16_25.sp4_h_r_2 <X> T_16_25.lc_trk_g0_2
 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (828 402)  (828 402)  routing T_16_25.sp4_v_b_2 <X> T_16_25.sp4_h_l_39
 (25 2)  (841 402)  (841 402)  routing T_16_25.wire_logic_cluster/lc_6/out <X> T_16_25.lc_trk_g0_6
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g1_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 402)  (851 402)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.input_2_1
 (38 2)  (854 402)  (854 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (42 2)  (858 402)  (858 402)  LC_1 Logic Functioning bit
 (43 2)  (859 402)  (859 402)  LC_1 Logic Functioning bit
 (46 2)  (862 402)  (862 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 403)  (816 403)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (22 3)  (838 403)  (838 403)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 403)  (847 403)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 403)  (848 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 403)  (850 403)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.input_2_1
 (35 3)  (851 403)  (851 403)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.input_2_1
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (37 3)  (853 403)  (853 403)  LC_1 Logic Functioning bit
 (40 3)  (856 403)  (856 403)  LC_1 Logic Functioning bit
 (41 3)  (857 403)  (857 403)  LC_1 Logic Functioning bit
 (11 4)  (827 404)  (827 404)  routing T_16_25.sp4_h_l_46 <X> T_16_25.sp4_v_b_5
 (12 4)  (828 404)  (828 404)  routing T_16_25.sp4_v_b_11 <X> T_16_25.sp4_h_r_5
 (13 4)  (829 404)  (829 404)  routing T_16_25.sp4_h_l_46 <X> T_16_25.sp4_v_b_5
 (15 4)  (831 404)  (831 404)  routing T_16_25.lft_op_1 <X> T_16_25.lc_trk_g1_1
 (17 4)  (833 404)  (833 404)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 404)  (834 404)  routing T_16_25.lft_op_1 <X> T_16_25.lc_trk_g1_1
 (25 4)  (841 404)  (841 404)  routing T_16_25.lft_op_2 <X> T_16_25.lc_trk_g1_2
 (26 4)  (842 404)  (842 404)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 404)  (844 404)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 404)  (846 404)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 404)  (847 404)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 404)  (854 404)  LC_2 Logic Functioning bit
 (39 4)  (855 404)  (855 404)  LC_2 Logic Functioning bit
 (42 4)  (858 404)  (858 404)  LC_2 Logic Functioning bit
 (43 4)  (859 404)  (859 404)  LC_2 Logic Functioning bit
 (6 5)  (822 405)  (822 405)  routing T_16_25.sp4_h_l_38 <X> T_16_25.sp4_h_r_3
 (11 5)  (827 405)  (827 405)  routing T_16_25.sp4_v_b_11 <X> T_16_25.sp4_h_r_5
 (12 5)  (828 405)  (828 405)  routing T_16_25.sp4_h_l_46 <X> T_16_25.sp4_v_b_5
 (13 5)  (829 405)  (829 405)  routing T_16_25.sp4_v_b_11 <X> T_16_25.sp4_h_r_5
 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 405)  (840 405)  routing T_16_25.lft_op_2 <X> T_16_25.lc_trk_g1_2
 (26 5)  (842 405)  (842 405)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 405)  (843 405)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 405)  (844 405)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 405)  (846 405)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 405)  (848 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 405)  (851 405)  routing T_16_25.lc_trk_g0_2 <X> T_16_25.input_2_2
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (40 5)  (856 405)  (856 405)  LC_2 Logic Functioning bit
 (41 5)  (857 405)  (857 405)  LC_2 Logic Functioning bit
 (53 5)  (869 405)  (869 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (831 406)  (831 406)  routing T_16_25.bot_op_5 <X> T_16_25.lc_trk_g1_5
 (17 6)  (833 406)  (833 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (842 406)  (842 406)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 406)  (846 406)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 406)  (852 406)  LC_3 Logic Functioning bit
 (38 6)  (854 406)  (854 406)  LC_3 Logic Functioning bit
 (41 6)  (857 406)  (857 406)  LC_3 Logic Functioning bit
 (43 6)  (859 406)  (859 406)  LC_3 Logic Functioning bit
 (14 7)  (830 407)  (830 407)  routing T_16_25.top_op_4 <X> T_16_25.lc_trk_g1_4
 (15 7)  (831 407)  (831 407)  routing T_16_25.top_op_4 <X> T_16_25.lc_trk_g1_4
 (17 7)  (833 407)  (833 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (838 407)  (838 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 407)  (839 407)  routing T_16_25.sp4_h_r_6 <X> T_16_25.lc_trk_g1_6
 (24 7)  (840 407)  (840 407)  routing T_16_25.sp4_h_r_6 <X> T_16_25.lc_trk_g1_6
 (25 7)  (841 407)  (841 407)  routing T_16_25.sp4_h_r_6 <X> T_16_25.lc_trk_g1_6
 (28 7)  (844 407)  (844 407)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 407)  (846 407)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 407)  (853 407)  LC_3 Logic Functioning bit
 (39 7)  (855 407)  (855 407)  LC_3 Logic Functioning bit
 (41 7)  (857 407)  (857 407)  LC_3 Logic Functioning bit
 (43 7)  (859 407)  (859 407)  LC_3 Logic Functioning bit
 (14 8)  (830 408)  (830 408)  routing T_16_25.sp4_v_b_24 <X> T_16_25.lc_trk_g2_0
 (15 8)  (831 408)  (831 408)  routing T_16_25.sp4_v_t_28 <X> T_16_25.lc_trk_g2_1
 (16 8)  (832 408)  (832 408)  routing T_16_25.sp4_v_t_28 <X> T_16_25.lc_trk_g2_1
 (17 8)  (833 408)  (833 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (837 408)  (837 408)  routing T_16_25.sp4_v_t_22 <X> T_16_25.lc_trk_g2_3
 (22 8)  (838 408)  (838 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 408)  (839 408)  routing T_16_25.sp4_v_t_22 <X> T_16_25.lc_trk_g2_3
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 408)  (852 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (50 8)  (866 408)  (866 408)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (819 409)  (819 409)  routing T_16_25.sp12_h_l_22 <X> T_16_25.sp12_v_b_1
 (16 9)  (832 409)  (832 409)  routing T_16_25.sp4_v_b_24 <X> T_16_25.lc_trk_g2_0
 (17 9)  (833 409)  (833 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (837 409)  (837 409)  routing T_16_25.sp4_v_t_22 <X> T_16_25.lc_trk_g2_3
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 409)  (839 409)  routing T_16_25.sp4_v_b_42 <X> T_16_25.lc_trk_g2_2
 (24 9)  (840 409)  (840 409)  routing T_16_25.sp4_v_b_42 <X> T_16_25.lc_trk_g2_2
 (26 9)  (842 409)  (842 409)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 409)  (844 409)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 409)  (846 409)  routing T_16_25.lc_trk_g0_3 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 409)  (852 409)  LC_4 Logic Functioning bit
 (37 9)  (853 409)  (853 409)  LC_4 Logic Functioning bit
 (38 9)  (854 409)  (854 409)  LC_4 Logic Functioning bit
 (40 9)  (856 409)  (856 409)  LC_4 Logic Functioning bit
 (42 9)  (858 409)  (858 409)  LC_4 Logic Functioning bit
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (824 410)  (824 410)  routing T_16_25.sp4_h_r_11 <X> T_16_25.sp4_h_l_42
 (10 10)  (826 410)  (826 410)  routing T_16_25.sp4_h_r_11 <X> T_16_25.sp4_h_l_42
 (17 10)  (833 410)  (833 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 410)  (834 410)  routing T_16_25.wire_logic_cluster/lc_5/out <X> T_16_25.lc_trk_g2_5
 (22 10)  (838 410)  (838 410)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 410)  (840 410)  routing T_16_25.tnl_op_7 <X> T_16_25.lc_trk_g2_7
 (25 10)  (841 410)  (841 410)  routing T_16_25.sp4_v_b_38 <X> T_16_25.lc_trk_g2_6
 (29 10)  (845 410)  (845 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 410)  (847 410)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 410)  (848 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 410)  (849 410)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 410)  (851 410)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.input_2_5
 (36 10)  (852 410)  (852 410)  LC_5 Logic Functioning bit
 (38 10)  (854 410)  (854 410)  LC_5 Logic Functioning bit
 (42 10)  (858 410)  (858 410)  LC_5 Logic Functioning bit
 (43 10)  (859 410)  (859 410)  LC_5 Logic Functioning bit
 (45 10)  (861 410)  (861 410)  LC_5 Logic Functioning bit
 (52 10)  (868 410)  (868 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (837 411)  (837 411)  routing T_16_25.tnl_op_7 <X> T_16_25.lc_trk_g2_7
 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 411)  (839 411)  routing T_16_25.sp4_v_b_38 <X> T_16_25.lc_trk_g2_6
 (25 11)  (841 411)  (841 411)  routing T_16_25.sp4_v_b_38 <X> T_16_25.lc_trk_g2_6
 (31 11)  (847 411)  (847 411)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 411)  (848 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 411)  (849 411)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.input_2_5
 (36 11)  (852 411)  (852 411)  LC_5 Logic Functioning bit
 (38 11)  (854 411)  (854 411)  LC_5 Logic Functioning bit
 (42 11)  (858 411)  (858 411)  LC_5 Logic Functioning bit
 (43 11)  (859 411)  (859 411)  LC_5 Logic Functioning bit
 (46 11)  (862 411)  (862 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (821 412)  (821 412)  routing T_16_25.sp4_v_t_44 <X> T_16_25.sp4_h_r_9
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (842 412)  (842 412)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 412)  (844 412)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 412)  (847 412)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 412)  (849 412)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 412)  (850 412)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 412)  (852 412)  LC_6 Logic Functioning bit
 (38 12)  (854 412)  (854 412)  LC_6 Logic Functioning bit
 (41 12)  (857 412)  (857 412)  LC_6 Logic Functioning bit
 (43 12)  (859 412)  (859 412)  LC_6 Logic Functioning bit
 (45 12)  (861 412)  (861 412)  LC_6 Logic Functioning bit
 (15 13)  (831 413)  (831 413)  routing T_16_25.sp4_v_t_29 <X> T_16_25.lc_trk_g3_0
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp4_v_t_29 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (837 413)  (837 413)  routing T_16_25.sp4_r_v_b_43 <X> T_16_25.lc_trk_g3_3
 (26 13)  (842 413)  (842 413)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 413)  (845 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 413)  (846 413)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 413)  (847 413)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 413)  (852 413)  LC_6 Logic Functioning bit
 (38 13)  (854 413)  (854 413)  LC_6 Logic Functioning bit
 (40 13)  (856 413)  (856 413)  LC_6 Logic Functioning bit
 (42 13)  (858 413)  (858 413)  LC_6 Logic Functioning bit
 (4 14)  (820 414)  (820 414)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_t_44
 (5 14)  (821 414)  (821 414)  routing T_16_25.sp4_v_b_9 <X> T_16_25.sp4_h_l_44
 (6 14)  (822 414)  (822 414)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_t_44
 (21 14)  (837 414)  (837 414)  routing T_16_25.rgt_op_7 <X> T_16_25.lc_trk_g3_7
 (22 14)  (838 414)  (838 414)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 414)  (840 414)  routing T_16_25.rgt_op_7 <X> T_16_25.lc_trk_g3_7
 (25 14)  (841 414)  (841 414)  routing T_16_25.sp4_v_b_38 <X> T_16_25.lc_trk_g3_6
 (28 14)  (844 414)  (844 414)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 414)  (845 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 414)  (847 414)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 414)  (850 414)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 414)  (852 414)  LC_7 Logic Functioning bit
 (38 14)  (854 414)  (854 414)  LC_7 Logic Functioning bit
 (42 14)  (858 414)  (858 414)  LC_7 Logic Functioning bit
 (5 15)  (821 415)  (821 415)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_t_44
 (10 15)  (826 415)  (826 415)  routing T_16_25.sp4_h_l_40 <X> T_16_25.sp4_v_t_47
 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 415)  (839 415)  routing T_16_25.sp4_v_b_38 <X> T_16_25.lc_trk_g3_6
 (25 15)  (841 415)  (841 415)  routing T_16_25.sp4_v_b_38 <X> T_16_25.lc_trk_g3_6
 (26 15)  (842 415)  (842 415)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 415)  (843 415)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 415)  (845 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 415)  (846 415)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 415)  (848 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 415)  (849 415)  routing T_16_25.lc_trk_g2_1 <X> T_16_25.input_2_7
 (36 15)  (852 415)  (852 415)  LC_7 Logic Functioning bit
 (37 15)  (853 415)  (853 415)  LC_7 Logic Functioning bit
 (38 15)  (854 415)  (854 415)  LC_7 Logic Functioning bit
 (39 15)  (855 415)  (855 415)  LC_7 Logic Functioning bit
 (42 15)  (858 415)  (858 415)  LC_7 Logic Functioning bit
 (48 15)  (864 415)  (864 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_25

 (13 0)  (887 400)  (887 400)  routing T_17_25.sp4_h_l_39 <X> T_17_25.sp4_v_b_2
 (22 0)  (896 400)  (896 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (897 400)  (897 400)  routing T_17_25.sp4_h_r_3 <X> T_17_25.lc_trk_g0_3
 (24 0)  (898 400)  (898 400)  routing T_17_25.sp4_h_r_3 <X> T_17_25.lc_trk_g0_3
 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 400)  (904 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 400)  (908 400)  routing T_17_25.lc_trk_g1_0 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (37 0)  (911 400)  (911 400)  LC_0 Logic Functioning bit
 (38 0)  (912 400)  (912 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (41 0)  (915 400)  (915 400)  LC_0 Logic Functioning bit
 (43 0)  (917 400)  (917 400)  LC_0 Logic Functioning bit
 (45 0)  (919 400)  (919 400)  LC_0 Logic Functioning bit
 (12 1)  (886 401)  (886 401)  routing T_17_25.sp4_h_l_39 <X> T_17_25.sp4_v_b_2
 (21 1)  (895 401)  (895 401)  routing T_17_25.sp4_h_r_3 <X> T_17_25.lc_trk_g0_3
 (26 1)  (900 401)  (900 401)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 401)  (901 401)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 401)  (902 401)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 401)  (903 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 401)  (904 401)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (38 1)  (912 401)  (912 401)  LC_0 Logic Functioning bit
 (51 1)  (925 401)  (925 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_3 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 402)  (888 402)  routing T_17_25.wire_logic_cluster/lc_4/out <X> T_17_25.lc_trk_g0_4
 (21 2)  (895 402)  (895 402)  routing T_17_25.sp4_v_b_7 <X> T_17_25.lc_trk_g0_7
 (22 2)  (896 402)  (896 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (897 402)  (897 402)  routing T_17_25.sp4_v_b_7 <X> T_17_25.lc_trk_g0_7
 (27 2)  (901 402)  (901 402)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 402)  (902 402)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 402)  (907 402)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 402)  (908 402)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 402)  (910 402)  LC_1 Logic Functioning bit
 (38 2)  (912 402)  (912 402)  LC_1 Logic Functioning bit
 (41 2)  (915 402)  (915 402)  LC_1 Logic Functioning bit
 (43 2)  (917 402)  (917 402)  LC_1 Logic Functioning bit
 (45 2)  (919 402)  (919 402)  LC_1 Logic Functioning bit
 (51 2)  (925 402)  (925 402)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (874 403)  (874 403)  routing T_17_25.glb_netwk_3 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (900 403)  (900 403)  routing T_17_25.lc_trk_g0_3 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 403)  (905 403)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 403)  (911 403)  LC_1 Logic Functioning bit
 (39 3)  (913 403)  (913 403)  LC_1 Logic Functioning bit
 (41 3)  (915 403)  (915 403)  LC_1 Logic Functioning bit
 (43 3)  (917 403)  (917 403)  LC_1 Logic Functioning bit
 (5 4)  (879 404)  (879 404)  routing T_17_25.sp4_h_l_37 <X> T_17_25.sp4_h_r_3
 (6 4)  (880 404)  (880 404)  routing T_17_25.sp4_h_r_10 <X> T_17_25.sp4_v_b_3
 (11 4)  (885 404)  (885 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (13 4)  (887 404)  (887 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (14 4)  (888 404)  (888 404)  routing T_17_25.wire_logic_cluster/lc_0/out <X> T_17_25.lc_trk_g1_0
 (16 4)  (890 404)  (890 404)  routing T_17_25.sp12_h_l_14 <X> T_17_25.lc_trk_g1_1
 (17 4)  (891 404)  (891 404)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (897 404)  (897 404)  routing T_17_25.sp12_h_l_16 <X> T_17_25.lc_trk_g1_3
 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 404)  (904 404)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 404)  (905 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (4 5)  (878 405)  (878 405)  routing T_17_25.sp4_h_l_37 <X> T_17_25.sp4_h_r_3
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (17 5)  (891 405)  (891 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 405)  (892 405)  routing T_17_25.sp12_h_l_14 <X> T_17_25.lc_trk_g1_1
 (21 5)  (895 405)  (895 405)  routing T_17_25.sp12_h_l_16 <X> T_17_25.lc_trk_g1_3
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 405)  (911 405)  LC_2 Logic Functioning bit
 (39 5)  (913 405)  (913 405)  LC_2 Logic Functioning bit
 (8 6)  (882 406)  (882 406)  routing T_17_25.sp4_v_t_41 <X> T_17_25.sp4_h_l_41
 (9 6)  (883 406)  (883 406)  routing T_17_25.sp4_v_t_41 <X> T_17_25.sp4_h_l_41
 (26 6)  (900 406)  (900 406)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 406)  (902 406)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 406)  (904 406)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 406)  (907 406)  routing T_17_25.lc_trk_g2_0 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (37 6)  (911 406)  (911 406)  LC_3 Logic Functioning bit
 (41 6)  (915 406)  (915 406)  LC_3 Logic Functioning bit
 (43 6)  (917 406)  (917 406)  LC_3 Logic Functioning bit
 (46 6)  (920 406)  (920 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (924 406)  (924 406)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (896 407)  (896 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 407)  (897 407)  routing T_17_25.sp4_h_r_6 <X> T_17_25.lc_trk_g1_6
 (24 7)  (898 407)  (898 407)  routing T_17_25.sp4_h_r_6 <X> T_17_25.lc_trk_g1_6
 (25 7)  (899 407)  (899 407)  routing T_17_25.sp4_h_r_6 <X> T_17_25.lc_trk_g1_6
 (26 7)  (900 407)  (900 407)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 407)  (902 407)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 407)  (910 407)  LC_3 Logic Functioning bit
 (37 7)  (911 407)  (911 407)  LC_3 Logic Functioning bit
 (21 8)  (895 408)  (895 408)  routing T_17_25.sp4_h_r_43 <X> T_17_25.lc_trk_g2_3
 (22 8)  (896 408)  (896 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 408)  (897 408)  routing T_17_25.sp4_h_r_43 <X> T_17_25.lc_trk_g2_3
 (24 8)  (898 408)  (898 408)  routing T_17_25.sp4_h_r_43 <X> T_17_25.lc_trk_g2_3
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 408)  (907 408)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 408)  (909 408)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.input_2_4
 (36 8)  (910 408)  (910 408)  LC_4 Logic Functioning bit
 (37 8)  (911 408)  (911 408)  LC_4 Logic Functioning bit
 (38 8)  (912 408)  (912 408)  LC_4 Logic Functioning bit
 (42 8)  (916 408)  (916 408)  LC_4 Logic Functioning bit
 (45 8)  (919 408)  (919 408)  LC_4 Logic Functioning bit
 (4 9)  (878 409)  (878 409)  routing T_17_25.sp4_h_l_47 <X> T_17_25.sp4_h_r_6
 (6 9)  (880 409)  (880 409)  routing T_17_25.sp4_h_l_47 <X> T_17_25.sp4_h_r_6
 (15 9)  (889 409)  (889 409)  routing T_17_25.sp4_v_t_29 <X> T_17_25.lc_trk_g2_0
 (16 9)  (890 409)  (890 409)  routing T_17_25.sp4_v_t_29 <X> T_17_25.lc_trk_g2_0
 (17 9)  (891 409)  (891 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (895 409)  (895 409)  routing T_17_25.sp4_h_r_43 <X> T_17_25.lc_trk_g2_3
 (26 9)  (900 409)  (900 409)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 409)  (901 409)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 409)  (902 409)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 409)  (903 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 409)  (905 409)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 409)  (906 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (910 409)  (910 409)  LC_4 Logic Functioning bit
 (37 9)  (911 409)  (911 409)  LC_4 Logic Functioning bit
 (39 9)  (913 409)  (913 409)  LC_4 Logic Functioning bit
 (43 9)  (917 409)  (917 409)  LC_4 Logic Functioning bit
 (47 9)  (921 409)  (921 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (881 410)  (881 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (888 410)  (888 410)  routing T_17_25.bnl_op_4 <X> T_17_25.lc_trk_g2_4
 (22 10)  (896 410)  (896 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 410)  (897 410)  routing T_17_25.sp4_v_b_47 <X> T_17_25.lc_trk_g2_7
 (24 10)  (898 410)  (898 410)  routing T_17_25.sp4_v_b_47 <X> T_17_25.lc_trk_g2_7
 (5 11)  (879 411)  (879 411)  routing T_17_25.sp4_h_l_43 <X> T_17_25.sp4_v_t_43
 (14 11)  (888 411)  (888 411)  routing T_17_25.bnl_op_4 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (9 12)  (883 412)  (883 412)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_h_r_10
 (10 12)  (884 412)  (884 412)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_h_r_10
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 412)  (892 412)  routing T_17_25.wire_logic_cluster/lc_1/out <X> T_17_25.lc_trk_g3_1
 (21 12)  (895 412)  (895 412)  routing T_17_25.sp4_h_r_35 <X> T_17_25.lc_trk_g3_3
 (22 12)  (896 412)  (896 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 412)  (897 412)  routing T_17_25.sp4_h_r_35 <X> T_17_25.lc_trk_g3_3
 (24 12)  (898 412)  (898 412)  routing T_17_25.sp4_h_r_35 <X> T_17_25.lc_trk_g3_3
 (29 12)  (903 412)  (903 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 412)  (904 412)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 412)  (907 412)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 412)  (908 412)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 412)  (910 412)  LC_6 Logic Functioning bit
 (38 12)  (912 412)  (912 412)  LC_6 Logic Functioning bit
 (41 12)  (915 412)  (915 412)  LC_6 Logic Functioning bit
 (42 12)  (916 412)  (916 412)  LC_6 Logic Functioning bit
 (43 12)  (917 412)  (917 412)  LC_6 Logic Functioning bit
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (897 413)  (897 413)  routing T_17_25.sp12_v_t_9 <X> T_17_25.lc_trk_g3_2
 (27 13)  (901 413)  (901 413)  routing T_17_25.lc_trk_g1_1 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 413)  (903 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 413)  (904 413)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 413)  (905 413)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 413)  (906 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 413)  (908 413)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.input_2_6
 (35 13)  (909 413)  (909 413)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.input_2_6
 (36 13)  (910 413)  (910 413)  LC_6 Logic Functioning bit
 (38 13)  (912 413)  (912 413)  LC_6 Logic Functioning bit
 (42 13)  (916 413)  (916 413)  LC_6 Logic Functioning bit
 (16 14)  (890 414)  (890 414)  routing T_17_25.sp12_v_b_21 <X> T_17_25.lc_trk_g3_5
 (17 14)  (891 414)  (891 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (899 414)  (899 414)  routing T_17_25.sp4_v_b_30 <X> T_17_25.lc_trk_g3_6
 (29 14)  (903 414)  (903 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 414)  (904 414)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 414)  (905 414)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 414)  (906 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 414)  (907 414)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 414)  (908 414)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 414)  (911 414)  LC_7 Logic Functioning bit
 (39 14)  (913 414)  (913 414)  LC_7 Logic Functioning bit
 (41 14)  (915 414)  (915 414)  LC_7 Logic Functioning bit
 (43 14)  (917 414)  (917 414)  LC_7 Logic Functioning bit
 (52 14)  (926 414)  (926 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (886 415)  (886 415)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_t_46
 (18 15)  (892 415)  (892 415)  routing T_17_25.sp12_v_b_21 <X> T_17_25.lc_trk_g3_5
 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 415)  (897 415)  routing T_17_25.sp4_v_b_30 <X> T_17_25.lc_trk_g3_6
 (37 15)  (911 415)  (911 415)  LC_7 Logic Functioning bit
 (39 15)  (913 415)  (913 415)  LC_7 Logic Functioning bit
 (41 15)  (915 415)  (915 415)  LC_7 Logic Functioning bit
 (43 15)  (917 415)  (917 415)  LC_7 Logic Functioning bit


LogicTile_18_25

 (15 0)  (943 400)  (943 400)  routing T_18_25.lft_op_1 <X> T_18_25.lc_trk_g0_1
 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 400)  (946 400)  routing T_18_25.lft_op_1 <X> T_18_25.lc_trk_g0_1
 (26 0)  (954 400)  (954 400)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 400)  (959 400)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 400)  (961 400)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 400)  (962 400)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 400)  (964 400)  LC_0 Logic Functioning bit
 (37 0)  (965 400)  (965 400)  LC_0 Logic Functioning bit
 (38 0)  (966 400)  (966 400)  LC_0 Logic Functioning bit
 (39 0)  (967 400)  (967 400)  LC_0 Logic Functioning bit
 (8 1)  (936 401)  (936 401)  routing T_18_25.sp4_h_l_42 <X> T_18_25.sp4_v_b_1
 (9 1)  (937 401)  (937 401)  routing T_18_25.sp4_h_l_42 <X> T_18_25.sp4_v_b_1
 (10 1)  (938 401)  (938 401)  routing T_18_25.sp4_h_l_42 <X> T_18_25.sp4_v_b_1
 (26 1)  (954 401)  (954 401)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 401)  (955 401)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 401)  (956 401)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 401)  (957 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 401)  (959 401)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (40 1)  (968 401)  (968 401)  LC_0 Logic Functioning bit
 (41 1)  (969 401)  (969 401)  LC_0 Logic Functioning bit
 (42 1)  (970 401)  (970 401)  LC_0 Logic Functioning bit
 (43 1)  (971 401)  (971 401)  LC_0 Logic Functioning bit
 (48 1)  (976 401)  (976 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_3 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (945 402)  (945 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (950 402)  (950 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (951 402)  (951 402)  routing T_18_25.sp4_h_r_7 <X> T_18_25.lc_trk_g0_7
 (24 2)  (952 402)  (952 402)  routing T_18_25.sp4_h_r_7 <X> T_18_25.lc_trk_g0_7
 (26 2)  (954 402)  (954 402)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 402)  (955 402)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 402)  (956 402)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 402)  (957 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 402)  (959 402)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 402)  (960 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 402)  (961 402)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 402)  (966 402)  LC_1 Logic Functioning bit
 (39 2)  (967 402)  (967 402)  LC_1 Logic Functioning bit
 (42 2)  (970 402)  (970 402)  LC_1 Logic Functioning bit
 (43 2)  (971 402)  (971 402)  LC_1 Logic Functioning bit
 (50 2)  (978 402)  (978 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 403)  (928 403)  routing T_18_25.glb_netwk_3 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (18 3)  (946 403)  (946 403)  routing T_18_25.sp4_r_v_b_29 <X> T_18_25.lc_trk_g0_5
 (21 3)  (949 403)  (949 403)  routing T_18_25.sp4_h_r_7 <X> T_18_25.lc_trk_g0_7
 (27 3)  (955 403)  (955 403)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 403)  (957 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 403)  (958 403)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 403)  (959 403)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 403)  (964 403)  LC_1 Logic Functioning bit
 (37 3)  (965 403)  (965 403)  LC_1 Logic Functioning bit
 (40 3)  (968 403)  (968 403)  LC_1 Logic Functioning bit
 (41 3)  (969 403)  (969 403)  LC_1 Logic Functioning bit
 (0 4)  (928 404)  (928 404)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_7/cen
 (1 4)  (929 404)  (929 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 405)  (929 405)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_7/cen
 (26 6)  (954 406)  (954 406)  routing T_18_25.lc_trk_g0_5 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 406)  (958 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 406)  (959 406)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (39 6)  (967 406)  (967 406)  LC_3 Logic Functioning bit
 (42 6)  (970 406)  (970 406)  LC_3 Logic Functioning bit
 (43 6)  (971 406)  (971 406)  LC_3 Logic Functioning bit
 (14 7)  (942 407)  (942 407)  routing T_18_25.sp4_r_v_b_28 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 407)  (960 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 407)  (961 407)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.input_2_3
 (34 7)  (962 407)  (962 407)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.input_2_3
 (35 7)  (963 407)  (963 407)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.input_2_3
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (37 7)  (965 407)  (965 407)  LC_3 Logic Functioning bit
 (40 7)  (968 407)  (968 407)  LC_3 Logic Functioning bit
 (41 7)  (969 407)  (969 407)  LC_3 Logic Functioning bit
 (8 8)  (936 408)  (936 408)  routing T_18_25.sp4_h_l_46 <X> T_18_25.sp4_h_r_7
 (10 8)  (938 408)  (938 408)  routing T_18_25.sp4_h_l_46 <X> T_18_25.sp4_h_r_7
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 408)  (958 408)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 408)  (959 408)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 408)  (961 408)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 408)  (966 408)  LC_4 Logic Functioning bit
 (39 8)  (967 408)  (967 408)  LC_4 Logic Functioning bit
 (42 8)  (970 408)  (970 408)  LC_4 Logic Functioning bit
 (43 8)  (971 408)  (971 408)  LC_4 Logic Functioning bit
 (45 8)  (973 408)  (973 408)  LC_4 Logic Functioning bit
 (50 8)  (978 408)  (978 408)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 408)  (979 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (931 409)  (931 409)  routing T_18_25.sp12_h_l_22 <X> T_18_25.sp12_v_b_1
 (22 9)  (950 409)  (950 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 409)  (951 409)  routing T_18_25.sp4_v_b_42 <X> T_18_25.lc_trk_g2_2
 (24 9)  (952 409)  (952 409)  routing T_18_25.sp4_v_b_42 <X> T_18_25.lc_trk_g2_2
 (27 9)  (955 409)  (955 409)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 409)  (956 409)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 409)  (958 409)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 409)  (964 409)  LC_4 Logic Functioning bit
 (37 9)  (965 409)  (965 409)  LC_4 Logic Functioning bit
 (40 9)  (968 409)  (968 409)  LC_4 Logic Functioning bit
 (41 9)  (969 409)  (969 409)  LC_4 Logic Functioning bit
 (7 10)  (935 410)  (935 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (943 410)  (943 410)  routing T_18_25.sp4_h_l_16 <X> T_18_25.lc_trk_g2_5
 (16 10)  (944 410)  (944 410)  routing T_18_25.sp4_h_l_16 <X> T_18_25.lc_trk_g2_5
 (17 10)  (945 410)  (945 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (953 410)  (953 410)  routing T_18_25.sp4_v_b_38 <X> T_18_25.lc_trk_g2_6
 (26 10)  (954 410)  (954 410)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (31 10)  (959 410)  (959 410)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 410)  (961 410)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 410)  (962 410)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 410)  (965 410)  LC_5 Logic Functioning bit
 (39 10)  (967 410)  (967 410)  LC_5 Logic Functioning bit
 (41 10)  (969 410)  (969 410)  LC_5 Logic Functioning bit
 (43 10)  (971 410)  (971 410)  LC_5 Logic Functioning bit
 (46 10)  (974 410)  (974 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (943 411)  (943 411)  routing T_18_25.sp4_v_t_33 <X> T_18_25.lc_trk_g2_4
 (16 11)  (944 411)  (944 411)  routing T_18_25.sp4_v_t_33 <X> T_18_25.lc_trk_g2_4
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (946 411)  (946 411)  routing T_18_25.sp4_h_l_16 <X> T_18_25.lc_trk_g2_5
 (22 11)  (950 411)  (950 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 411)  (951 411)  routing T_18_25.sp4_v_b_38 <X> T_18_25.lc_trk_g2_6
 (25 11)  (953 411)  (953 411)  routing T_18_25.sp4_v_b_38 <X> T_18_25.lc_trk_g2_6
 (26 11)  (954 411)  (954 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 411)  (955 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 411)  (956 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 411)  (957 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 411)  (959 411)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (38 11)  (966 411)  (966 411)  LC_5 Logic Functioning bit
 (40 11)  (968 411)  (968 411)  LC_5 Logic Functioning bit
 (42 11)  (970 411)  (970 411)  LC_5 Logic Functioning bit
 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.wire_logic_cluster/lc_1/out <X> T_18_25.lc_trk_g3_1
 (21 12)  (949 412)  (949 412)  routing T_18_25.sp4_h_r_43 <X> T_18_25.lc_trk_g3_3
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 412)  (951 412)  routing T_18_25.sp4_h_r_43 <X> T_18_25.lc_trk_g3_3
 (24 12)  (952 412)  (952 412)  routing T_18_25.sp4_h_r_43 <X> T_18_25.lc_trk_g3_3
 (25 12)  (953 412)  (953 412)  routing T_18_25.sp4_h_r_34 <X> T_18_25.lc_trk_g3_2
 (21 13)  (949 413)  (949 413)  routing T_18_25.sp4_h_r_43 <X> T_18_25.lc_trk_g3_3
 (22 13)  (950 413)  (950 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 413)  (951 413)  routing T_18_25.sp4_h_r_34 <X> T_18_25.lc_trk_g3_2
 (24 13)  (952 413)  (952 413)  routing T_18_25.sp4_h_r_34 <X> T_18_25.lc_trk_g3_2
 (15 14)  (943 414)  (943 414)  routing T_18_25.sp4_h_l_24 <X> T_18_25.lc_trk_g3_5
 (16 14)  (944 414)  (944 414)  routing T_18_25.sp4_h_l_24 <X> T_18_25.lc_trk_g3_5
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 414)  (946 414)  routing T_18_25.sp4_h_l_24 <X> T_18_25.lc_trk_g3_5
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (953 414)  (953 414)  routing T_18_25.bnl_op_6 <X> T_18_25.lc_trk_g3_6
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 415)  (953 415)  routing T_18_25.bnl_op_6 <X> T_18_25.lc_trk_g3_6


LogicTile_19_25

 (8 1)  (990 401)  (990 401)  routing T_19_25.sp4_h_l_42 <X> T_19_25.sp4_v_b_1
 (9 1)  (991 401)  (991 401)  routing T_19_25.sp4_h_l_42 <X> T_19_25.sp4_v_b_1
 (10 1)  (992 401)  (992 401)  routing T_19_25.sp4_h_l_42 <X> T_19_25.sp4_v_b_1
 (10 7)  (992 407)  (992 407)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_t_41
 (7 10)  (989 410)  (989 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_25

 (5 10)  (1041 410)  (1041 410)  routing T_20_25.sp4_v_t_43 <X> T_20_25.sp4_h_l_43
 (6 11)  (1042 411)  (1042 411)  routing T_20_25.sp4_v_t_43 <X> T_20_25.sp4_h_l_43
 (5 15)  (1041 415)  (1041 415)  routing T_20_25.sp4_h_l_44 <X> T_20_25.sp4_v_t_44


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24

 (25 0)  (43 384)  (43 384)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (22 1)  (40 385)  (40 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (41 385)  (41 385)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (24 1)  (42 385)  (42 385)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (25 1)  (43 385)  (43 385)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (0 2)  (18 386)  (18 386)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (20 386)  (20 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 387)  (18 387)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (22 4)  (40 388)  (40 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (17 6)  (35 390)  (35 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (12 8)  (30 392)  (30 392)  routing T_1_24.sp4_v_b_8 <X> T_1_24.sp4_h_r_8
 (17 8)  (35 392)  (35 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (11 9)  (29 393)  (29 393)  routing T_1_24.sp4_v_b_8 <X> T_1_24.sp4_h_r_8
 (18 9)  (36 393)  (36 393)  routing T_1_24.sp4_r_v_b_33 <X> T_1_24.lc_trk_g2_1
 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3

 (1 14)  (19 398)  (19 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (45 398)  (45 398)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 398)  (47 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 398)  (50 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (55 398)  (55 398)  LC_7 Logic Functioning bit
 (39 14)  (57 398)  (57 398)  LC_7 Logic Functioning bit
 (45 14)  (63 398)  (63 398)  LC_7 Logic Functioning bit
 (0 15)  (18 399)  (18 399)  routing T_1_24.lc_trk_g1_5 <X> T_1_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 399)  (19 399)  routing T_1_24.lc_trk_g1_5 <X> T_1_24.wire_logic_cluster/lc_7/s_r
 (28 15)  (46 399)  (46 399)  routing T_1_24.lc_trk_g2_1 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 399)  (47 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 399)  (48 399)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 399)  (49 399)  routing T_1_24.lc_trk_g0_2 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 399)  (54 399)  LC_7 Logic Functioning bit
 (37 15)  (55 399)  (55 399)  LC_7 Logic Functioning bit
 (38 15)  (56 399)  (56 399)  LC_7 Logic Functioning bit
 (39 15)  (57 399)  (57 399)  LC_7 Logic Functioning bit
 (44 15)  (62 399)  (62 399)  LC_7 Logic Functioning bit
 (51 15)  (69 399)  (69 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_2_24

 (28 0)  (100 384)  (100 384)  routing T_2_24.lc_trk_g2_1 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 384)  (101 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 384)  (103 384)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 384)  (104 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 384)  (106 384)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 384)  (109 384)  LC_0 Logic Functioning bit
 (39 0)  (111 384)  (111 384)  LC_0 Logic Functioning bit
 (45 0)  (117 384)  (117 384)  LC_0 Logic Functioning bit
 (46 0)  (118 384)  (118 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (77 385)  (77 385)  routing T_2_24.sp4_h_r_0 <X> T_2_24.sp4_v_b_0
 (26 1)  (98 385)  (98 385)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 385)  (99 385)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 385)  (101 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 385)  (103 385)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 385)  (108 385)  LC_0 Logic Functioning bit
 (37 1)  (109 385)  (109 385)  LC_0 Logic Functioning bit
 (38 1)  (110 385)  (110 385)  LC_0 Logic Functioning bit
 (39 1)  (111 385)  (111 385)  LC_0 Logic Functioning bit
 (44 1)  (116 385)  (116 385)  LC_0 Logic Functioning bit
 (52 1)  (124 385)  (124 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (72 386)  (72 386)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (74 386)  (74 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 386)  (86 386)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (0 3)  (72 387)  (72 387)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (14 3)  (86 387)  (86 387)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (15 3)  (87 387)  (87 387)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (16 3)  (88 387)  (88 387)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (17 3)  (89 387)  (89 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 4)  (93 388)  (93 388)  routing T_2_24.sp4_v_b_3 <X> T_2_24.lc_trk_g1_3
 (22 4)  (94 388)  (94 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (95 388)  (95 388)  routing T_2_24.sp4_v_b_3 <X> T_2_24.lc_trk_g1_3
 (25 6)  (97 390)  (97 390)  routing T_2_24.sp4_h_r_14 <X> T_2_24.lc_trk_g1_6
 (22 7)  (94 391)  (94 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 391)  (95 391)  routing T_2_24.sp4_h_r_14 <X> T_2_24.lc_trk_g1_6
 (24 7)  (96 391)  (96 391)  routing T_2_24.sp4_h_r_14 <X> T_2_24.lc_trk_g1_6
 (16 8)  (88 392)  (88 392)  routing T_2_24.sp4_v_b_33 <X> T_2_24.lc_trk_g2_1
 (17 8)  (89 392)  (89 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (90 392)  (90 392)  routing T_2_24.sp4_v_b_33 <X> T_2_24.lc_trk_g2_1
 (18 9)  (90 393)  (90 393)  routing T_2_24.sp4_v_b_33 <X> T_2_24.lc_trk_g2_1
 (7 10)  (79 394)  (79 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 12)  (83 396)  (83 396)  routing T_2_24.sp4_h_r_6 <X> T_2_24.sp4_v_b_11
 (1 14)  (73 398)  (73 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (83 398)  (83 398)  routing T_2_24.sp4_v_b_3 <X> T_2_24.sp4_v_t_46
 (13 14)  (85 398)  (85 398)  routing T_2_24.sp4_v_b_3 <X> T_2_24.sp4_v_t_46
 (1 15)  (73 399)  (73 399)  routing T_2_24.lc_trk_g0_4 <X> T_2_24.wire_logic_cluster/lc_7/s_r


LogicTile_3_24

 (21 0)  (147 384)  (147 384)  routing T_3_24.sp4_v_b_11 <X> T_3_24.lc_trk_g0_3
 (22 0)  (148 384)  (148 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (149 384)  (149 384)  routing T_3_24.sp4_v_b_11 <X> T_3_24.lc_trk_g0_3
 (29 0)  (155 384)  (155 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 384)  (158 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 384)  (159 384)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (163 384)  (163 384)  LC_0 Logic Functioning bit
 (39 0)  (165 384)  (165 384)  LC_0 Logic Functioning bit
 (45 0)  (171 384)  (171 384)  LC_0 Logic Functioning bit
 (46 0)  (172 384)  (172 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (147 385)  (147 385)  routing T_3_24.sp4_v_b_11 <X> T_3_24.lc_trk_g0_3
 (27 1)  (153 385)  (153 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 385)  (154 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 385)  (155 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 385)  (156 385)  routing T_3_24.lc_trk_g0_3 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 385)  (162 385)  LC_0 Logic Functioning bit
 (37 1)  (163 385)  (163 385)  LC_0 Logic Functioning bit
 (38 1)  (164 385)  (164 385)  LC_0 Logic Functioning bit
 (39 1)  (165 385)  (165 385)  LC_0 Logic Functioning bit
 (44 1)  (170 385)  (170 385)  LC_0 Logic Functioning bit
 (52 1)  (178 385)  (178 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (179 385)  (179 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 386)  (126 386)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (8 4)  (134 388)  (134 388)  routing T_3_24.sp4_v_b_10 <X> T_3_24.sp4_h_r_4
 (9 4)  (135 388)  (135 388)  routing T_3_24.sp4_v_b_10 <X> T_3_24.sp4_h_r_4
 (10 4)  (136 388)  (136 388)  routing T_3_24.sp4_v_b_10 <X> T_3_24.sp4_h_r_4
 (16 6)  (142 390)  (142 390)  routing T_3_24.sp4_v_b_5 <X> T_3_24.lc_trk_g1_5
 (17 6)  (143 390)  (143 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (144 390)  (144 390)  routing T_3_24.sp4_v_b_5 <X> T_3_24.lc_trk_g1_5
 (15 8)  (141 392)  (141 392)  routing T_3_24.tnr_op_1 <X> T_3_24.lc_trk_g2_1
 (17 8)  (143 392)  (143 392)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (4 9)  (130 393)  (130 393)  routing T_3_24.sp4_v_t_36 <X> T_3_24.sp4_h_r_6
 (7 10)  (133 394)  (133 394)  Column buffer control bit: LH_colbuf_cntl_3

 (19 10)  (145 394)  (145 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (17 12)  (143 396)  (143 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (127 398)  (127 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (126 399)  (126 399)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 399)  (127 399)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_7/s_r


LogicTile_4_24

 (14 0)  (194 384)  (194 384)  routing T_4_24.sp4_h_r_8 <X> T_4_24.lc_trk_g0_0
 (17 0)  (197 384)  (197 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (201 384)  (201 384)  routing T_4_24.bnr_op_3 <X> T_4_24.lc_trk_g0_3
 (22 0)  (202 384)  (202 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (207 384)  (207 384)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 384)  (208 384)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 384)  (209 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 384)  (212 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (215 384)  (215 384)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_0
 (36 0)  (216 384)  (216 384)  LC_0 Logic Functioning bit
 (39 0)  (219 384)  (219 384)  LC_0 Logic Functioning bit
 (41 0)  (221 384)  (221 384)  LC_0 Logic Functioning bit
 (43 0)  (223 384)  (223 384)  LC_0 Logic Functioning bit
 (44 0)  (224 384)  (224 384)  LC_0 Logic Functioning bit
 (15 1)  (195 385)  (195 385)  routing T_4_24.sp4_h_r_8 <X> T_4_24.lc_trk_g0_0
 (16 1)  (196 385)  (196 385)  routing T_4_24.sp4_h_r_8 <X> T_4_24.lc_trk_g0_0
 (17 1)  (197 385)  (197 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (201 385)  (201 385)  routing T_4_24.bnr_op_3 <X> T_4_24.lc_trk_g0_3
 (27 1)  (207 385)  (207 385)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 385)  (208 385)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 385)  (209 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 385)  (210 385)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 385)  (212 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (213 385)  (213 385)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_0
 (35 1)  (215 385)  (215 385)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_0
 (37 1)  (217 385)  (217 385)  LC_0 Logic Functioning bit
 (39 1)  (219 385)  (219 385)  LC_0 Logic Functioning bit
 (41 1)  (221 385)  (221 385)  LC_0 Logic Functioning bit
 (42 1)  (222 385)  (222 385)  LC_0 Logic Functioning bit
 (48 1)  (228 385)  (228 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (229 385)  (229 385)  Carry_In_Mux bit 

 (26 2)  (206 386)  (206 386)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 386)  (207 386)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 386)  (209 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 386)  (210 386)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 386)  (212 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (215 386)  (215 386)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_1
 (36 2)  (216 386)  (216 386)  LC_1 Logic Functioning bit
 (39 2)  (219 386)  (219 386)  LC_1 Logic Functioning bit
 (41 2)  (221 386)  (221 386)  LC_1 Logic Functioning bit
 (43 2)  (223 386)  (223 386)  LC_1 Logic Functioning bit
 (44 2)  (224 386)  (224 386)  LC_1 Logic Functioning bit
 (47 2)  (227 386)  (227 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (202 387)  (202 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (203 387)  (203 387)  routing T_4_24.sp4_v_b_22 <X> T_4_24.lc_trk_g0_6
 (24 3)  (204 387)  (204 387)  routing T_4_24.sp4_v_b_22 <X> T_4_24.lc_trk_g0_6
 (27 3)  (207 387)  (207 387)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 387)  (209 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 387)  (212 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (213 387)  (213 387)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_1
 (34 3)  (214 387)  (214 387)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_1
 (35 3)  (215 387)  (215 387)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_1
 (37 3)  (217 387)  (217 387)  LC_1 Logic Functioning bit
 (39 3)  (219 387)  (219 387)  LC_1 Logic Functioning bit
 (41 3)  (221 387)  (221 387)  LC_1 Logic Functioning bit
 (42 3)  (222 387)  (222 387)  LC_1 Logic Functioning bit
 (5 4)  (185 388)  (185 388)  routing T_4_24.sp4_v_b_3 <X> T_4_24.sp4_h_r_3
 (14 4)  (194 388)  (194 388)  routing T_4_24.bnr_op_0 <X> T_4_24.lc_trk_g1_0
 (17 4)  (197 388)  (197 388)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 388)  (198 388)  routing T_4_24.bnr_op_1 <X> T_4_24.lc_trk_g1_1
 (25 4)  (205 388)  (205 388)  routing T_4_24.sp4_h_r_10 <X> T_4_24.lc_trk_g1_2
 (27 4)  (207 388)  (207 388)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 388)  (209 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 388)  (212 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (215 388)  (215 388)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_2
 (36 4)  (216 388)  (216 388)  LC_2 Logic Functioning bit
 (39 4)  (219 388)  (219 388)  LC_2 Logic Functioning bit
 (41 4)  (221 388)  (221 388)  LC_2 Logic Functioning bit
 (43 4)  (223 388)  (223 388)  LC_2 Logic Functioning bit
 (44 4)  (224 388)  (224 388)  LC_2 Logic Functioning bit
 (46 4)  (226 388)  (226 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (186 389)  (186 389)  routing T_4_24.sp4_v_b_3 <X> T_4_24.sp4_h_r_3
 (14 5)  (194 389)  (194 389)  routing T_4_24.bnr_op_0 <X> T_4_24.lc_trk_g1_0
 (17 5)  (197 389)  (197 389)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (198 389)  (198 389)  routing T_4_24.bnr_op_1 <X> T_4_24.lc_trk_g1_1
 (22 5)  (202 389)  (202 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (203 389)  (203 389)  routing T_4_24.sp4_h_r_10 <X> T_4_24.lc_trk_g1_2
 (24 5)  (204 389)  (204 389)  routing T_4_24.sp4_h_r_10 <X> T_4_24.lc_trk_g1_2
 (29 5)  (209 389)  (209 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 389)  (210 389)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 389)  (212 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (213 389)  (213 389)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_2
 (35 5)  (215 389)  (215 389)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_2
 (37 5)  (217 389)  (217 389)  LC_2 Logic Functioning bit
 (39 5)  (219 389)  (219 389)  LC_2 Logic Functioning bit
 (41 5)  (221 389)  (221 389)  LC_2 Logic Functioning bit
 (42 5)  (222 389)  (222 389)  LC_2 Logic Functioning bit
 (15 6)  (195 390)  (195 390)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (16 6)  (196 390)  (196 390)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (17 6)  (197 390)  (197 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (198 390)  (198 390)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (28 6)  (208 390)  (208 390)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 390)  (209 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 390)  (210 390)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 390)  (212 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 390)  (216 390)  LC_3 Logic Functioning bit
 (38 6)  (218 390)  (218 390)  LC_3 Logic Functioning bit
 (39 6)  (219 390)  (219 390)  LC_3 Logic Functioning bit
 (41 6)  (221 390)  (221 390)  LC_3 Logic Functioning bit
 (42 6)  (222 390)  (222 390)  LC_3 Logic Functioning bit
 (43 6)  (223 390)  (223 390)  LC_3 Logic Functioning bit
 (44 6)  (224 390)  (224 390)  LC_3 Logic Functioning bit
 (4 7)  (184 391)  (184 391)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_h_l_38
 (5 7)  (185 391)  (185 391)  routing T_4_24.sp4_h_l_38 <X> T_4_24.sp4_v_t_38
 (6 7)  (186 391)  (186 391)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_h_l_38
 (16 7)  (196 391)  (196 391)  routing T_4_24.sp12_h_r_12 <X> T_4_24.lc_trk_g1_4
 (17 7)  (197 391)  (197 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (198 391)  (198 391)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (27 7)  (207 391)  (207 391)  routing T_4_24.lc_trk_g1_0 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 391)  (209 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 391)  (210 391)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 391)  (212 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (213 391)  (213 391)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.input_2_3
 (35 7)  (215 391)  (215 391)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.input_2_3
 (39 7)  (219 391)  (219 391)  LC_3 Logic Functioning bit
 (42 7)  (222 391)  (222 391)  LC_3 Logic Functioning bit
 (47 7)  (227 391)  (227 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (202 392)  (202 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (207 392)  (207 392)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 392)  (208 392)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 392)  (209 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 392)  (212 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (215 392)  (215 392)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_4
 (36 8)  (216 392)  (216 392)  LC_4 Logic Functioning bit
 (39 8)  (219 392)  (219 392)  LC_4 Logic Functioning bit
 (41 8)  (221 392)  (221 392)  LC_4 Logic Functioning bit
 (43 8)  (223 392)  (223 392)  LC_4 Logic Functioning bit
 (44 8)  (224 392)  (224 392)  LC_4 Logic Functioning bit
 (46 8)  (226 392)  (226 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (202 393)  (202 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (205 393)  (205 393)  routing T_4_24.sp4_r_v_b_34 <X> T_4_24.lc_trk_g2_2
 (27 9)  (207 393)  (207 393)  routing T_4_24.lc_trk_g1_1 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 393)  (209 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 393)  (212 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (213 393)  (213 393)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_4
 (35 9)  (215 393)  (215 393)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_4
 (37 9)  (217 393)  (217 393)  LC_4 Logic Functioning bit
 (39 9)  (219 393)  (219 393)  LC_4 Logic Functioning bit
 (41 9)  (221 393)  (221 393)  LC_4 Logic Functioning bit
 (42 9)  (222 393)  (222 393)  LC_4 Logic Functioning bit
 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (188 394)  (188 394)  routing T_4_24.sp4_v_t_36 <X> T_4_24.sp4_h_l_42
 (9 10)  (189 394)  (189 394)  routing T_4_24.sp4_v_t_36 <X> T_4_24.sp4_h_l_42
 (10 10)  (190 394)  (190 394)  routing T_4_24.sp4_v_t_36 <X> T_4_24.sp4_h_l_42
 (15 10)  (195 394)  (195 394)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (16 10)  (196 394)  (196 394)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (17 10)  (197 394)  (197 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (198 394)  (198 394)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (29 10)  (209 394)  (209 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 394)  (210 394)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 394)  (212 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (215 394)  (215 394)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_5
 (36 10)  (216 394)  (216 394)  LC_5 Logic Functioning bit
 (39 10)  (219 394)  (219 394)  LC_5 Logic Functioning bit
 (41 10)  (221 394)  (221 394)  LC_5 Logic Functioning bit
 (43 10)  (223 394)  (223 394)  LC_5 Logic Functioning bit
 (44 10)  (224 394)  (224 394)  LC_5 Logic Functioning bit
 (18 11)  (198 395)  (198 395)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (22 11)  (202 395)  (202 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (203 395)  (203 395)  routing T_4_24.sp4_v_b_46 <X> T_4_24.lc_trk_g2_6
 (24 11)  (204 395)  (204 395)  routing T_4_24.sp4_v_b_46 <X> T_4_24.lc_trk_g2_6
 (29 11)  (209 395)  (209 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 395)  (210 395)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 395)  (212 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (213 395)  (213 395)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_5
 (34 11)  (214 395)  (214 395)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_5
 (35 11)  (215 395)  (215 395)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_5
 (37 11)  (217 395)  (217 395)  LC_5 Logic Functioning bit
 (39 11)  (219 395)  (219 395)  LC_5 Logic Functioning bit
 (41 11)  (221 395)  (221 395)  LC_5 Logic Functioning bit
 (42 11)  (222 395)  (222 395)  LC_5 Logic Functioning bit
 (48 11)  (228 395)  (228 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (195 396)  (195 396)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (16 12)  (196 396)  (196 396)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (17 12)  (197 396)  (197 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (198 396)  (198 396)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (26 12)  (206 396)  (206 396)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 396)  (208 396)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 396)  (209 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 396)  (210 396)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 396)  (212 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (215 396)  (215 396)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_6
 (36 12)  (216 396)  (216 396)  LC_6 Logic Functioning bit
 (39 12)  (219 396)  (219 396)  LC_6 Logic Functioning bit
 (41 12)  (221 396)  (221 396)  LC_6 Logic Functioning bit
 (43 12)  (223 396)  (223 396)  LC_6 Logic Functioning bit
 (44 12)  (224 396)  (224 396)  LC_6 Logic Functioning bit
 (17 13)  (197 397)  (197 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (198 397)  (198 397)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (22 13)  (202 397)  (202 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (206 397)  (206 397)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 397)  (207 397)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 397)  (208 397)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 397)  (209 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 397)  (212 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (213 397)  (213 397)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_6
 (35 13)  (215 397)  (215 397)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.input_2_6
 (37 13)  (217 397)  (217 397)  LC_6 Logic Functioning bit
 (39 13)  (219 397)  (219 397)  LC_6 Logic Functioning bit
 (41 13)  (221 397)  (221 397)  LC_6 Logic Functioning bit
 (42 13)  (222 397)  (222 397)  LC_6 Logic Functioning bit
 (51 13)  (231 397)  (231 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (201 398)  (201 398)  routing T_4_24.rgt_op_7 <X> T_4_24.lc_trk_g3_7
 (22 14)  (202 398)  (202 398)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (204 398)  (204 398)  routing T_4_24.rgt_op_7 <X> T_4_24.lc_trk_g3_7
 (28 14)  (208 398)  (208 398)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 398)  (209 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 398)  (212 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (215 398)  (215 398)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_7
 (36 14)  (216 398)  (216 398)  LC_7 Logic Functioning bit
 (39 14)  (219 398)  (219 398)  LC_7 Logic Functioning bit
 (41 14)  (221 398)  (221 398)  LC_7 Logic Functioning bit
 (43 14)  (223 398)  (223 398)  LC_7 Logic Functioning bit
 (44 14)  (224 398)  (224 398)  LC_7 Logic Functioning bit
 (46 14)  (226 398)  (226 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (202 399)  (202 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (203 399)  (203 399)  routing T_4_24.sp4_v_b_46 <X> T_4_24.lc_trk_g3_6
 (24 15)  (204 399)  (204 399)  routing T_4_24.sp4_v_b_46 <X> T_4_24.lc_trk_g3_6
 (26 15)  (206 399)  (206 399)  routing T_4_24.lc_trk_g0_3 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 399)  (209 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 399)  (210 399)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 399)  (212 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (213 399)  (213 399)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_7
 (34 15)  (214 399)  (214 399)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_7
 (35 15)  (215 399)  (215 399)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.input_2_7
 (37 15)  (217 399)  (217 399)  LC_7 Logic Functioning bit
 (39 15)  (219 399)  (219 399)  LC_7 Logic Functioning bit
 (41 15)  (221 399)  (221 399)  LC_7 Logic Functioning bit
 (42 15)  (222 399)  (222 399)  LC_7 Logic Functioning bit


LogicTile_5_24

 (14 0)  (248 384)  (248 384)  routing T_5_24.sp4_h_r_8 <X> T_5_24.lc_trk_g0_0
 (17 0)  (251 384)  (251 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 384)  (252 384)  routing T_5_24.wire_logic_cluster/lc_1/out <X> T_5_24.lc_trk_g0_1
 (26 0)  (260 384)  (260 384)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 384)  (261 384)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 384)  (263 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 384)  (264 384)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 384)  (266 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 384)  (268 384)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 384)  (269 384)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.input_2_0
 (36 0)  (270 384)  (270 384)  LC_0 Logic Functioning bit
 (13 1)  (247 385)  (247 385)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_h_r_2
 (15 1)  (249 385)  (249 385)  routing T_5_24.sp4_h_r_8 <X> T_5_24.lc_trk_g0_0
 (16 1)  (250 385)  (250 385)  routing T_5_24.sp4_h_r_8 <X> T_5_24.lc_trk_g0_0
 (17 1)  (251 385)  (251 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (260 385)  (260 385)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 385)  (263 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 385)  (265 385)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 385)  (266 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (267 385)  (267 385)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.input_2_0
 (34 1)  (268 385)  (268 385)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.input_2_0
 (0 2)  (234 386)  (234 386)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (236 386)  (236 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 386)  (248 386)  routing T_5_24.sp4_v_t_1 <X> T_5_24.lc_trk_g0_4
 (26 2)  (260 386)  (260 386)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 386)  (261 386)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 386)  (263 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 386)  (267 386)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 386)  (268 386)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 386)  (270 386)  LC_1 Logic Functioning bit
 (37 2)  (271 386)  (271 386)  LC_1 Logic Functioning bit
 (43 2)  (277 386)  (277 386)  LC_1 Logic Functioning bit
 (45 2)  (279 386)  (279 386)  LC_1 Logic Functioning bit
 (46 2)  (280 386)  (280 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (286 386)  (286 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (287 386)  (287 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 387)  (234 387)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (4 3)  (238 387)  (238 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.sp4_h_l_37
 (6 3)  (240 387)  (240 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.sp4_h_l_37
 (14 3)  (248 387)  (248 387)  routing T_5_24.sp4_v_t_1 <X> T_5_24.lc_trk_g0_4
 (16 3)  (250 387)  (250 387)  routing T_5_24.sp4_v_t_1 <X> T_5_24.lc_trk_g0_4
 (17 3)  (251 387)  (251 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (256 387)  (256 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 387)  (258 387)  routing T_5_24.bot_op_6 <X> T_5_24.lc_trk_g0_6
 (26 3)  (260 387)  (260 387)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 387)  (261 387)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 387)  (262 387)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 387)  (263 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 387)  (264 387)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 387)  (265 387)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 387)  (266 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (270 387)  (270 387)  LC_1 Logic Functioning bit
 (37 3)  (271 387)  (271 387)  LC_1 Logic Functioning bit
 (41 3)  (275 387)  (275 387)  LC_1 Logic Functioning bit
 (42 3)  (276 387)  (276 387)  LC_1 Logic Functioning bit
 (43 3)  (277 387)  (277 387)  LC_1 Logic Functioning bit
 (22 4)  (256 388)  (256 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (259 388)  (259 388)  routing T_5_24.bnr_op_2 <X> T_5_24.lc_trk_g1_2
 (26 4)  (260 388)  (260 388)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 388)  (261 388)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 388)  (264 388)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 388)  (268 388)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 388)  (269 388)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.input_2_2
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (11 5)  (245 389)  (245 389)  routing T_5_24.sp4_h_l_40 <X> T_5_24.sp4_h_r_5
 (21 5)  (255 389)  (255 389)  routing T_5_24.sp4_r_v_b_27 <X> T_5_24.lc_trk_g1_3
 (22 5)  (256 389)  (256 389)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (259 389)  (259 389)  routing T_5_24.bnr_op_2 <X> T_5_24.lc_trk_g1_2
 (26 5)  (260 389)  (260 389)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 389)  (263 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 389)  (265 389)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 389)  (266 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (268 389)  (268 389)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.input_2_2
 (6 6)  (240 390)  (240 390)  routing T_5_24.sp4_v_b_0 <X> T_5_24.sp4_v_t_38
 (9 6)  (243 390)  (243 390)  routing T_5_24.sp4_h_r_1 <X> T_5_24.sp4_h_l_41
 (10 6)  (244 390)  (244 390)  routing T_5_24.sp4_h_r_1 <X> T_5_24.sp4_h_l_41
 (11 6)  (245 390)  (245 390)  routing T_5_24.sp4_h_l_37 <X> T_5_24.sp4_v_t_40
 (14 6)  (248 390)  (248 390)  routing T_5_24.bnr_op_4 <X> T_5_24.lc_trk_g1_4
 (16 6)  (250 390)  (250 390)  routing T_5_24.sp4_v_b_5 <X> T_5_24.lc_trk_g1_5
 (17 6)  (251 390)  (251 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (252 390)  (252 390)  routing T_5_24.sp4_v_b_5 <X> T_5_24.lc_trk_g1_5
 (26 6)  (260 390)  (260 390)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 390)  (262 390)  routing T_5_24.lc_trk_g2_0 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 390)  (263 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 390)  (265 390)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 390)  (266 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 390)  (270 390)  LC_3 Logic Functioning bit
 (5 7)  (239 391)  (239 391)  routing T_5_24.sp4_v_b_0 <X> T_5_24.sp4_v_t_38
 (14 7)  (248 391)  (248 391)  routing T_5_24.bnr_op_4 <X> T_5_24.lc_trk_g1_4
 (17 7)  (251 391)  (251 391)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (261 391)  (261 391)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 391)  (263 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 391)  (265 391)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 391)  (266 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (268 391)  (268 391)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.input_2_3
 (35 7)  (269 391)  (269 391)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.input_2_3
 (14 8)  (248 392)  (248 392)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g2_0
 (25 8)  (259 392)  (259 392)  routing T_5_24.sp4_v_b_26 <X> T_5_24.lc_trk_g2_2
 (26 8)  (260 392)  (260 392)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 392)  (261 392)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 392)  (263 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 392)  (264 392)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 392)  (266 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 392)  (268 392)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 392)  (269 392)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.input_2_4
 (36 8)  (270 392)  (270 392)  LC_4 Logic Functioning bit
 (11 9)  (245 393)  (245 393)  routing T_5_24.sp4_h_l_45 <X> T_5_24.sp4_h_r_8
 (14 9)  (248 393)  (248 393)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g2_0
 (15 9)  (249 393)  (249 393)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g2_0
 (16 9)  (250 393)  (250 393)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g2_0
 (17 9)  (251 393)  (251 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (256 393)  (256 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 393)  (257 393)  routing T_5_24.sp4_v_b_26 <X> T_5_24.lc_trk_g2_2
 (26 9)  (260 393)  (260 393)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 393)  (263 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 393)  (265 393)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 393)  (266 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (267 393)  (267 393)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.input_2_4
 (35 9)  (269 393)  (269 393)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.input_2_4
 (4 10)  (238 394)  (238 394)  routing T_5_24.sp4_h_r_0 <X> T_5_24.sp4_v_t_43
 (6 10)  (240 394)  (240 394)  routing T_5_24.sp4_h_r_0 <X> T_5_24.sp4_v_t_43
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (259 394)  (259 394)  routing T_5_24.sp4_v_b_38 <X> T_5_24.lc_trk_g2_6
 (26 10)  (260 394)  (260 394)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 394)  (263 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 394)  (264 394)  routing T_5_24.lc_trk_g0_4 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 394)  (265 394)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 394)  (266 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 394)  (270 394)  LC_5 Logic Functioning bit
 (5 11)  (239 395)  (239 395)  routing T_5_24.sp4_h_r_0 <X> T_5_24.sp4_v_t_43
 (22 11)  (256 395)  (256 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 395)  (257 395)  routing T_5_24.sp4_v_b_38 <X> T_5_24.lc_trk_g2_6
 (25 11)  (259 395)  (259 395)  routing T_5_24.sp4_v_b_38 <X> T_5_24.lc_trk_g2_6
 (27 11)  (261 395)  (261 395)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 395)  (263 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 395)  (265 395)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 395)  (266 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 395)  (268 395)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.input_2_5
 (35 11)  (269 395)  (269 395)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.input_2_5
 (11 12)  (245 396)  (245 396)  routing T_5_24.sp4_h_l_40 <X> T_5_24.sp4_v_b_11
 (13 12)  (247 396)  (247 396)  routing T_5_24.sp4_h_l_40 <X> T_5_24.sp4_v_b_11
 (22 12)  (256 396)  (256 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 396)  (257 396)  routing T_5_24.sp4_v_t_30 <X> T_5_24.lc_trk_g3_3
 (24 12)  (258 396)  (258 396)  routing T_5_24.sp4_v_t_30 <X> T_5_24.lc_trk_g3_3
 (26 12)  (260 396)  (260 396)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 396)  (261 396)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 396)  (263 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 396)  (264 396)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 396)  (268 396)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 396)  (270 396)  LC_6 Logic Functioning bit
 (10 13)  (244 397)  (244 397)  routing T_5_24.sp4_h_r_5 <X> T_5_24.sp4_v_b_10
 (12 13)  (246 397)  (246 397)  routing T_5_24.sp4_h_l_40 <X> T_5_24.sp4_v_b_11
 (26 13)  (260 397)  (260 397)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 397)  (263 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 397)  (265 397)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 397)  (266 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (267 397)  (267 397)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.input_2_6
 (35 13)  (269 397)  (269 397)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.input_2_6
 (5 14)  (239 398)  (239 398)  routing T_5_24.sp4_v_b_9 <X> T_5_24.sp4_h_l_44
 (16 14)  (250 398)  (250 398)  routing T_5_24.sp4_v_t_16 <X> T_5_24.lc_trk_g3_5
 (17 14)  (251 398)  (251 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (252 398)  (252 398)  routing T_5_24.sp4_v_t_16 <X> T_5_24.lc_trk_g3_5
 (26 14)  (260 398)  (260 398)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 398)  (263 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 398)  (265 398)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 398)  (266 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 398)  (270 398)  LC_7 Logic Functioning bit
 (22 15)  (256 399)  (256 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (257 399)  (257 399)  routing T_5_24.sp4_h_r_30 <X> T_5_24.lc_trk_g3_6
 (24 15)  (258 399)  (258 399)  routing T_5_24.sp4_h_r_30 <X> T_5_24.lc_trk_g3_6
 (25 15)  (259 399)  (259 399)  routing T_5_24.sp4_h_r_30 <X> T_5_24.lc_trk_g3_6
 (27 15)  (261 399)  (261 399)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 399)  (263 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 399)  (265 399)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 399)  (266 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (268 399)  (268 399)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.input_2_7
 (35 15)  (269 399)  (269 399)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.input_2_7


LogicTile_6_24

 (16 0)  (304 384)  (304 384)  routing T_6_24.sp4_v_b_9 <X> T_6_24.lc_trk_g0_1
 (17 0)  (305 384)  (305 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (306 384)  (306 384)  routing T_6_24.sp4_v_b_9 <X> T_6_24.lc_trk_g0_1
 (21 0)  (309 384)  (309 384)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g0_3
 (22 0)  (310 384)  (310 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 384)  (312 384)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g0_3
 (26 0)  (314 384)  (314 384)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 384)  (315 384)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 384)  (317 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 384)  (318 384)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 384)  (320 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 384)  (322 384)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 384)  (324 384)  LC_0 Logic Functioning bit
 (18 1)  (306 385)  (306 385)  routing T_6_24.sp4_v_b_9 <X> T_6_24.lc_trk_g0_1
 (21 1)  (309 385)  (309 385)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g0_3
 (26 1)  (314 385)  (314 385)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 385)  (316 385)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 385)  (317 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 385)  (319 385)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 385)  (320 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 385)  (322 385)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.input_2_0
 (47 1)  (335 385)  (335 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (288 386)  (288 386)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 386)  (302 386)  routing T_6_24.sp4_h_l_9 <X> T_6_24.lc_trk_g0_4
 (25 2)  (313 386)  (313 386)  routing T_6_24.sp4_v_t_3 <X> T_6_24.lc_trk_g0_6
 (27 2)  (315 386)  (315 386)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 386)  (318 386)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 386)  (319 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 386)  (325 386)  LC_1 Logic Functioning bit
 (39 2)  (327 386)  (327 386)  LC_1 Logic Functioning bit
 (45 2)  (333 386)  (333 386)  LC_1 Logic Functioning bit
 (0 3)  (288 387)  (288 387)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (14 3)  (302 387)  (302 387)  routing T_6_24.sp4_h_l_9 <X> T_6_24.lc_trk_g0_4
 (15 3)  (303 387)  (303 387)  routing T_6_24.sp4_h_l_9 <X> T_6_24.lc_trk_g0_4
 (16 3)  (304 387)  (304 387)  routing T_6_24.sp4_h_l_9 <X> T_6_24.lc_trk_g0_4
 (17 3)  (305 387)  (305 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (19 3)  (307 387)  (307 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (310 387)  (310 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (311 387)  (311 387)  routing T_6_24.sp4_v_t_3 <X> T_6_24.lc_trk_g0_6
 (25 3)  (313 387)  (313 387)  routing T_6_24.sp4_v_t_3 <X> T_6_24.lc_trk_g0_6
 (29 3)  (317 387)  (317 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 387)  (324 387)  LC_1 Logic Functioning bit
 (37 3)  (325 387)  (325 387)  LC_1 Logic Functioning bit
 (38 3)  (326 387)  (326 387)  LC_1 Logic Functioning bit
 (39 3)  (327 387)  (327 387)  LC_1 Logic Functioning bit
 (44 3)  (332 387)  (332 387)  LC_1 Logic Functioning bit
 (47 3)  (335 387)  (335 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (52 3)  (340 387)  (340 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (17 4)  (305 388)  (305 388)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (306 388)  (306 388)  routing T_6_24.wire_logic_cluster/lc_1/out <X> T_6_24.lc_trk_g1_1
 (21 4)  (309 388)  (309 388)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g1_3
 (22 4)  (310 388)  (310 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (312 388)  (312 388)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g1_3
 (26 4)  (314 388)  (314 388)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 388)  (316 388)  routing T_6_24.lc_trk_g2_1 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 388)  (317 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 388)  (322 388)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 388)  (324 388)  LC_2 Logic Functioning bit
 (46 4)  (334 388)  (334 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (309 389)  (309 389)  routing T_6_24.sp12_h_r_3 <X> T_6_24.lc_trk_g1_3
 (22 5)  (310 389)  (310 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 389)  (312 389)  routing T_6_24.bot_op_2 <X> T_6_24.lc_trk_g1_2
 (27 5)  (315 389)  (315 389)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 389)  (317 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 389)  (319 389)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 389)  (320 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (321 389)  (321 389)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.input_2_2
 (34 5)  (322 389)  (322 389)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.input_2_2
 (16 6)  (304 390)  (304 390)  routing T_6_24.sp4_v_b_5 <X> T_6_24.lc_trk_g1_5
 (17 6)  (305 390)  (305 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (306 390)  (306 390)  routing T_6_24.sp4_v_b_5 <X> T_6_24.lc_trk_g1_5
 (31 6)  (319 390)  (319 390)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 390)  (321 390)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 390)  (323 390)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.input_2_3
 (36 6)  (324 390)  (324 390)  LC_3 Logic Functioning bit
 (15 7)  (303 391)  (303 391)  routing T_6_24.bot_op_4 <X> T_6_24.lc_trk_g1_4
 (17 7)  (305 391)  (305 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (314 391)  (314 391)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 391)  (315 391)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 391)  (317 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 391)  (319 391)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 391)  (320 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (322 391)  (322 391)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.input_2_3
 (37 7)  (325 391)  (325 391)  LC_3 Logic Functioning bit
 (52 7)  (340 391)  (340 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (305 392)  (305 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 392)  (306 392)  routing T_6_24.wire_logic_cluster/lc_1/out <X> T_6_24.lc_trk_g2_1
 (26 8)  (314 392)  (314 392)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 392)  (315 392)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 392)  (318 392)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 392)  (324 392)  LC_4 Logic Functioning bit
 (48 8)  (336 392)  (336 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (314 393)  (314 393)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 393)  (316 393)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 393)  (317 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 393)  (319 393)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 393)  (320 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (322 393)  (322 393)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.input_2_4
 (35 9)  (323 393)  (323 393)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.input_2_4
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (302 394)  (302 394)  routing T_6_24.sp4_h_r_44 <X> T_6_24.lc_trk_g2_4
 (15 10)  (303 394)  (303 394)  routing T_6_24.sp12_v_t_2 <X> T_6_24.lc_trk_g2_5
 (17 10)  (305 394)  (305 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (306 394)  (306 394)  routing T_6_24.sp12_v_t_2 <X> T_6_24.lc_trk_g2_5
 (25 10)  (313 394)  (313 394)  routing T_6_24.bnl_op_6 <X> T_6_24.lc_trk_g2_6
 (27 10)  (315 394)  (315 394)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 394)  (316 394)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 394)  (319 394)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 394)  (322 394)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 394)  (324 394)  LC_5 Logic Functioning bit
 (14 11)  (302 395)  (302 395)  routing T_6_24.sp4_h_r_44 <X> T_6_24.lc_trk_g2_4
 (15 11)  (303 395)  (303 395)  routing T_6_24.sp4_h_r_44 <X> T_6_24.lc_trk_g2_4
 (16 11)  (304 395)  (304 395)  routing T_6_24.sp4_h_r_44 <X> T_6_24.lc_trk_g2_4
 (17 11)  (305 395)  (305 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (306 395)  (306 395)  routing T_6_24.sp12_v_t_2 <X> T_6_24.lc_trk_g2_5
 (22 11)  (310 395)  (310 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (313 395)  (313 395)  routing T_6_24.bnl_op_6 <X> T_6_24.lc_trk_g2_6
 (26 11)  (314 395)  (314 395)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 395)  (315 395)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 395)  (317 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 395)  (320 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 395)  (323 395)  routing T_6_24.lc_trk_g0_3 <X> T_6_24.input_2_5
 (52 11)  (340 395)  (340 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (9 12)  (297 396)  (297 396)  routing T_6_24.sp4_v_t_47 <X> T_6_24.sp4_h_r_10
 (15 12)  (303 396)  (303 396)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (16 12)  (304 396)  (304 396)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 396)  (306 396)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (26 12)  (314 396)  (314 396)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 396)  (315 396)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 396)  (317 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 396)  (318 396)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 396)  (322 396)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 396)  (323 396)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.input_2_6
 (36 12)  (324 396)  (324 396)  LC_6 Logic Functioning bit
 (18 13)  (306 397)  (306 397)  routing T_6_24.sp4_h_r_41 <X> T_6_24.lc_trk_g3_1
 (26 13)  (314 397)  (314 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 397)  (316 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 397)  (317 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 397)  (319 397)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 397)  (320 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (323 397)  (323 397)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.input_2_6
 (46 13)  (334 397)  (334 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (289 398)  (289 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 398)  (292 398)  routing T_6_24.sp4_v_b_1 <X> T_6_24.sp4_v_t_44
 (6 14)  (294 398)  (294 398)  routing T_6_24.sp4_v_b_1 <X> T_6_24.sp4_v_t_44
 (11 14)  (299 398)  (299 398)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (13 14)  (301 398)  (301 398)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (16 14)  (304 398)  (304 398)  routing T_6_24.sp12_v_t_10 <X> T_6_24.lc_trk_g3_5
 (17 14)  (305 398)  (305 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (27 14)  (315 398)  (315 398)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 398)  (316 398)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 398)  (317 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 398)  (319 398)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 398)  (320 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 398)  (322 398)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 398)  (323 398)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.input_2_7
 (36 14)  (324 398)  (324 398)  LC_7 Logic Functioning bit
 (52 14)  (340 398)  (340 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (289 399)  (289 399)  routing T_6_24.lc_trk_g0_4 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (12 15)  (300 399)  (300 399)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (26 15)  (314 399)  (314 399)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 399)  (315 399)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 399)  (317 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 399)  (320 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (321 399)  (321 399)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.input_2_7


LogicTile_7_24

 (15 0)  (357 384)  (357 384)  routing T_7_24.sp4_v_b_17 <X> T_7_24.lc_trk_g0_1
 (16 0)  (358 384)  (358 384)  routing T_7_24.sp4_v_b_17 <X> T_7_24.lc_trk_g0_1
 (17 0)  (359 384)  (359 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (363 384)  (363 384)  routing T_7_24.wire_logic_cluster/lc_3/out <X> T_7_24.lc_trk_g0_3
 (22 0)  (364 384)  (364 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 386)  (356 386)  routing T_7_24.wire_logic_cluster/lc_4/out <X> T_7_24.lc_trk_g0_4
 (16 2)  (358 386)  (358 386)  routing T_7_24.sp4_v_b_13 <X> T_7_24.lc_trk_g0_5
 (17 2)  (359 386)  (359 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 386)  (360 386)  routing T_7_24.sp4_v_b_13 <X> T_7_24.lc_trk_g0_5
 (27 2)  (369 386)  (369 386)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 386)  (370 386)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 386)  (371 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 386)  (373 386)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 386)  (378 386)  LC_1 Logic Functioning bit
 (48 2)  (390 386)  (390 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (342 387)  (342 387)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (17 3)  (359 387)  (359 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (360 387)  (360 387)  routing T_7_24.sp4_v_b_13 <X> T_7_24.lc_trk_g0_5
 (29 3)  (371 387)  (371 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 387)  (374 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (377 387)  (377 387)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.input_2_1
 (5 4)  (347 388)  (347 388)  routing T_7_24.sp4_v_t_38 <X> T_7_24.sp4_h_r_3
 (12 4)  (354 388)  (354 388)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_r_5
 (26 4)  (368 388)  (368 388)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 388)  (369 388)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 388)  (370 388)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 388)  (373 388)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 388)  (375 388)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 388)  (376 388)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 388)  (378 388)  LC_2 Logic Functioning bit
 (38 4)  (380 388)  (380 388)  LC_2 Logic Functioning bit
 (41 4)  (383 388)  (383 388)  LC_2 Logic Functioning bit
 (43 4)  (385 388)  (385 388)  LC_2 Logic Functioning bit
 (45 4)  (387 388)  (387 388)  LC_2 Logic Functioning bit
 (11 5)  (353 389)  (353 389)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_r_5
 (13 5)  (355 389)  (355 389)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_r_5
 (26 5)  (368 389)  (368 389)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 389)  (369 389)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 389)  (370 389)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 389)  (372 389)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 389)  (373 389)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 389)  (378 389)  LC_2 Logic Functioning bit
 (38 5)  (380 389)  (380 389)  LC_2 Logic Functioning bit
 (40 5)  (382 389)  (382 389)  LC_2 Logic Functioning bit
 (42 5)  (384 389)  (384 389)  LC_2 Logic Functioning bit
 (15 6)  (357 390)  (357 390)  routing T_7_24.sp4_v_b_21 <X> T_7_24.lc_trk_g1_5
 (16 6)  (358 390)  (358 390)  routing T_7_24.sp4_v_b_21 <X> T_7_24.lc_trk_g1_5
 (17 6)  (359 390)  (359 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (363 390)  (363 390)  routing T_7_24.wire_logic_cluster/lc_7/out <X> T_7_24.lc_trk_g1_7
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 390)  (367 390)  routing T_7_24.wire_logic_cluster/lc_6/out <X> T_7_24.lc_trk_g1_6
 (27 6)  (369 390)  (369 390)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 390)  (371 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 390)  (372 390)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 390)  (374 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 390)  (375 390)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 390)  (376 390)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 390)  (378 390)  LC_3 Logic Functioning bit
 (38 6)  (380 390)  (380 390)  LC_3 Logic Functioning bit
 (45 6)  (387 390)  (387 390)  LC_3 Logic Functioning bit
 (19 7)  (361 391)  (361 391)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (368 391)  (368 391)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 391)  (371 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 391)  (373 391)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 391)  (378 391)  LC_3 Logic Functioning bit
 (37 7)  (379 391)  (379 391)  LC_3 Logic Functioning bit
 (38 7)  (380 391)  (380 391)  LC_3 Logic Functioning bit
 (39 7)  (381 391)  (381 391)  LC_3 Logic Functioning bit
 (40 7)  (382 391)  (382 391)  LC_3 Logic Functioning bit
 (42 7)  (384 391)  (384 391)  LC_3 Logic Functioning bit
 (51 7)  (393 391)  (393 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (347 392)  (347 392)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_r_6
 (25 8)  (367 392)  (367 392)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g2_2
 (26 8)  (368 392)  (368 392)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (31 8)  (373 392)  (373 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 392)  (374 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 392)  (376 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 392)  (377 392)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.input_2_4
 (36 8)  (378 392)  (378 392)  LC_4 Logic Functioning bit
 (37 8)  (379 392)  (379 392)  LC_4 Logic Functioning bit
 (38 8)  (380 392)  (380 392)  LC_4 Logic Functioning bit
 (41 8)  (383 392)  (383 392)  LC_4 Logic Functioning bit
 (45 8)  (387 392)  (387 392)  LC_4 Logic Functioning bit
 (46 8)  (388 392)  (388 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (364 393)  (364 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 393)  (365 393)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g2_2
 (24 9)  (366 393)  (366 393)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g2_2
 (25 9)  (367 393)  (367 393)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g2_2
 (29 9)  (371 393)  (371 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 393)  (373 393)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 393)  (374 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (376 393)  (376 393)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.input_2_4
 (36 9)  (378 393)  (378 393)  LC_4 Logic Functioning bit
 (37 9)  (379 393)  (379 393)  LC_4 Logic Functioning bit
 (39 9)  (381 393)  (381 393)  LC_4 Logic Functioning bit
 (40 9)  (382 393)  (382 393)  LC_4 Logic Functioning bit
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (363 394)  (363 394)  routing T_7_24.wire_logic_cluster/lc_7/out <X> T_7_24.lc_trk_g2_7
 (22 10)  (364 394)  (364 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (369 394)  (369 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 394)  (372 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 394)  (373 394)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 394)  (375 394)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 394)  (378 394)  LC_5 Logic Functioning bit
 (37 10)  (379 394)  (379 394)  LC_5 Logic Functioning bit
 (38 10)  (380 394)  (380 394)  LC_5 Logic Functioning bit
 (39 10)  (381 394)  (381 394)  LC_5 Logic Functioning bit
 (41 10)  (383 394)  (383 394)  LC_5 Logic Functioning bit
 (43 10)  (385 394)  (385 394)  LC_5 Logic Functioning bit
 (11 11)  (353 395)  (353 395)  routing T_7_24.sp4_h_r_8 <X> T_7_24.sp4_h_l_45
 (14 11)  (356 395)  (356 395)  routing T_7_24.tnl_op_4 <X> T_7_24.lc_trk_g2_4
 (15 11)  (357 395)  (357 395)  routing T_7_24.tnl_op_4 <X> T_7_24.lc_trk_g2_4
 (17 11)  (359 395)  (359 395)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (30 11)  (372 395)  (372 395)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 395)  (378 395)  LC_5 Logic Functioning bit
 (37 11)  (379 395)  (379 395)  LC_5 Logic Functioning bit
 (38 11)  (380 395)  (380 395)  LC_5 Logic Functioning bit
 (39 11)  (381 395)  (381 395)  LC_5 Logic Functioning bit
 (41 11)  (383 395)  (383 395)  LC_5 Logic Functioning bit
 (43 11)  (385 395)  (385 395)  LC_5 Logic Functioning bit
 (48 11)  (390 395)  (390 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (357 396)  (357 396)  routing T_7_24.sp4_v_t_28 <X> T_7_24.lc_trk_g3_1
 (16 12)  (358 396)  (358 396)  routing T_7_24.sp4_v_t_28 <X> T_7_24.lc_trk_g3_1
 (17 12)  (359 396)  (359 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (363 396)  (363 396)  routing T_7_24.sp4_v_t_22 <X> T_7_24.lc_trk_g3_3
 (22 12)  (364 396)  (364 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 396)  (365 396)  routing T_7_24.sp4_v_t_22 <X> T_7_24.lc_trk_g3_3
 (25 12)  (367 396)  (367 396)  routing T_7_24.wire_logic_cluster/lc_2/out <X> T_7_24.lc_trk_g3_2
 (26 12)  (368 396)  (368 396)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 396)  (371 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 396)  (372 396)  routing T_7_24.lc_trk_g0_5 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 396)  (373 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 396)  (376 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 396)  (378 396)  LC_6 Logic Functioning bit
 (37 12)  (379 396)  (379 396)  LC_6 Logic Functioning bit
 (38 12)  (380 396)  (380 396)  LC_6 Logic Functioning bit
 (39 12)  (381 396)  (381 396)  LC_6 Logic Functioning bit
 (41 12)  (383 396)  (383 396)  LC_6 Logic Functioning bit
 (43 12)  (385 396)  (385 396)  LC_6 Logic Functioning bit
 (45 12)  (387 396)  (387 396)  LC_6 Logic Functioning bit
 (21 13)  (363 397)  (363 397)  routing T_7_24.sp4_v_t_22 <X> T_7_24.lc_trk_g3_3
 (22 13)  (364 397)  (364 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (369 397)  (369 397)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 397)  (371 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 397)  (373 397)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 397)  (378 397)  LC_6 Logic Functioning bit
 (38 13)  (380 397)  (380 397)  LC_6 Logic Functioning bit
 (51 13)  (393 397)  (393 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (363 398)  (363 398)  routing T_7_24.sp4_v_t_18 <X> T_7_24.lc_trk_g3_7
 (22 14)  (364 398)  (364 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (365 398)  (365 398)  routing T_7_24.sp4_v_t_18 <X> T_7_24.lc_trk_g3_7
 (25 14)  (367 398)  (367 398)  routing T_7_24.sp4_h_r_38 <X> T_7_24.lc_trk_g3_6
 (26 14)  (368 398)  (368 398)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 398)  (369 398)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 398)  (372 398)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 398)  (375 398)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 398)  (378 398)  LC_7 Logic Functioning bit
 (38 14)  (380 398)  (380 398)  LC_7 Logic Functioning bit
 (45 14)  (387 398)  (387 398)  LC_7 Logic Functioning bit
 (51 14)  (393 398)  (393 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (364 399)  (364 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (365 399)  (365 399)  routing T_7_24.sp4_h_r_38 <X> T_7_24.lc_trk_g3_6
 (24 15)  (366 399)  (366 399)  routing T_7_24.sp4_h_r_38 <X> T_7_24.lc_trk_g3_6
 (26 15)  (368 399)  (368 399)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 399)  (370 399)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 399)  (371 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 399)  (373 399)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 399)  (378 399)  LC_7 Logic Functioning bit
 (37 15)  (379 399)  (379 399)  LC_7 Logic Functioning bit
 (38 15)  (380 399)  (380 399)  LC_7 Logic Functioning bit
 (39 15)  (381 399)  (381 399)  LC_7 Logic Functioning bit
 (40 15)  (382 399)  (382 399)  LC_7 Logic Functioning bit
 (42 15)  (384 399)  (384 399)  LC_7 Logic Functioning bit


RAM_Tile_8_24

 (6 2)  (402 386)  (402 386)  routing T_8_24.sp4_h_l_42 <X> T_8_24.sp4_v_t_37
 (19 5)  (415 389)  (415 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (5 7)  (401 391)  (401 391)  routing T_8_24.sp4_h_l_38 <X> T_8_24.sp4_v_t_38
 (8 7)  (404 391)  (404 391)  routing T_8_24.sp4_h_r_10 <X> T_8_24.sp4_v_t_41
 (9 7)  (405 391)  (405 391)  routing T_8_24.sp4_h_r_10 <X> T_8_24.sp4_v_t_41
 (10 7)  (406 391)  (406 391)  routing T_8_24.sp4_h_r_10 <X> T_8_24.sp4_v_t_41


LogicTile_9_24

 (10 0)  (448 384)  (448 384)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_h_r_1
 (26 0)  (464 384)  (464 384)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 384)  (465 384)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 384)  (469 384)  routing T_9_24.lc_trk_g0_5 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 384)  (475 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (45 0)  (483 384)  (483 384)  LC_0 Logic Functioning bit
 (47 0)  (485 384)  (485 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (449 385)  (449 385)  routing T_9_24.sp4_h_l_39 <X> T_9_24.sp4_h_r_2
 (27 1)  (465 385)  (465 385)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 385)  (467 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 385)  (474 385)  LC_0 Logic Functioning bit
 (37 1)  (475 385)  (475 385)  LC_0 Logic Functioning bit
 (38 1)  (476 385)  (476 385)  LC_0 Logic Functioning bit
 (39 1)  (477 385)  (477 385)  LC_0 Logic Functioning bit
 (44 1)  (482 385)  (482 385)  LC_0 Logic Functioning bit
 (47 1)  (485 385)  (485 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (489 385)  (489 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (454 386)  (454 386)  routing T_9_24.sp12_h_l_18 <X> T_9_24.lc_trk_g0_5
 (17 2)  (455 386)  (455 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (0 3)  (438 387)  (438 387)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (18 3)  (456 387)  (456 387)  routing T_9_24.sp12_h_l_18 <X> T_9_24.lc_trk_g0_5
 (12 4)  (450 388)  (450 388)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_r_5
 (11 5)  (449 389)  (449 389)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_r_5
 (13 5)  (451 389)  (451 389)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_r_5
 (14 5)  (452 389)  (452 389)  routing T_9_24.sp4_r_v_b_24 <X> T_9_24.lc_trk_g1_0
 (17 5)  (455 389)  (455 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (9 6)  (447 390)  (447 390)  routing T_9_24.sp4_v_b_4 <X> T_9_24.sp4_h_l_41
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp4_v_b_21 <X> T_9_24.lc_trk_g1_5
 (16 6)  (454 390)  (454 390)  routing T_9_24.sp4_v_b_21 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (0 14)  (438 398)  (438 398)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 398)  (453 398)  routing T_9_24.sp4_h_l_16 <X> T_9_24.lc_trk_g3_5
 (16 14)  (454 398)  (454 398)  routing T_9_24.sp4_h_l_16 <X> T_9_24.lc_trk_g3_5
 (17 14)  (455 398)  (455 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (438 399)  (438 399)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 399)  (439 399)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 399)  (456 399)  routing T_9_24.sp4_h_l_16 <X> T_9_24.lc_trk_g3_5


LogicTile_10_24

 (6 0)  (498 384)  (498 384)  routing T_10_24.sp4_v_t_44 <X> T_10_24.sp4_v_b_0
 (9 0)  (501 384)  (501 384)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_h_r_1
 (10 0)  (502 384)  (502 384)  routing T_10_24.sp4_h_l_47 <X> T_10_24.sp4_h_r_1
 (15 0)  (507 384)  (507 384)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (16 0)  (508 384)  (508 384)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (17 0)  (509 384)  (509 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 384)  (510 384)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (5 1)  (497 385)  (497 385)  routing T_10_24.sp4_v_t_44 <X> T_10_24.sp4_v_b_0
 (18 1)  (510 385)  (510 385)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (513 386)  (513 386)  routing T_10_24.sp4_h_l_2 <X> T_10_24.lc_trk_g0_7
 (22 2)  (514 386)  (514 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 386)  (515 386)  routing T_10_24.sp4_h_l_2 <X> T_10_24.lc_trk_g0_7
 (24 2)  (516 386)  (516 386)  routing T_10_24.sp4_h_l_2 <X> T_10_24.lc_trk_g0_7
 (27 2)  (519 386)  (519 386)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 386)  (520 386)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 386)  (523 386)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 386)  (525 386)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 386)  (529 386)  LC_1 Logic Functioning bit
 (39 2)  (531 386)  (531 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (43 2)  (535 386)  (535 386)  LC_1 Logic Functioning bit
 (0 3)  (492 387)  (492 387)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 387)  (516 387)  routing T_10_24.top_op_6 <X> T_10_24.lc_trk_g0_6
 (25 3)  (517 387)  (517 387)  routing T_10_24.top_op_6 <X> T_10_24.lc_trk_g0_6
 (31 3)  (523 387)  (523 387)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 387)  (529 387)  LC_1 Logic Functioning bit
 (39 3)  (531 387)  (531 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (43 3)  (535 387)  (535 387)  LC_1 Logic Functioning bit
 (46 3)  (538 387)  (538 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (539 387)  (539 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (507 388)  (507 388)  routing T_10_24.sp4_h_r_1 <X> T_10_24.lc_trk_g1_1
 (16 4)  (508 388)  (508 388)  routing T_10_24.sp4_h_r_1 <X> T_10_24.lc_trk_g1_1
 (17 4)  (509 388)  (509 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 388)  (522 388)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 388)  (526 388)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 388)  (529 388)  LC_2 Logic Functioning bit
 (38 4)  (530 388)  (530 388)  LC_2 Logic Functioning bit
 (39 4)  (531 388)  (531 388)  LC_2 Logic Functioning bit
 (41 4)  (533 388)  (533 388)  LC_2 Logic Functioning bit
 (42 4)  (534 388)  (534 388)  LC_2 Logic Functioning bit
 (43 4)  (535 388)  (535 388)  LC_2 Logic Functioning bit
 (50 4)  (542 388)  (542 388)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (501 389)  (501 389)  routing T_10_24.sp4_v_t_45 <X> T_10_24.sp4_v_b_4
 (10 5)  (502 389)  (502 389)  routing T_10_24.sp4_v_t_45 <X> T_10_24.sp4_v_b_4
 (18 5)  (510 389)  (510 389)  routing T_10_24.sp4_h_r_1 <X> T_10_24.lc_trk_g1_1
 (22 5)  (514 389)  (514 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 389)  (515 389)  routing T_10_24.sp4_v_b_18 <X> T_10_24.lc_trk_g1_2
 (24 5)  (516 389)  (516 389)  routing T_10_24.sp4_v_b_18 <X> T_10_24.lc_trk_g1_2
 (27 5)  (519 389)  (519 389)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 389)  (521 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 389)  (522 389)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 389)  (523 389)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (37 5)  (529 389)  (529 389)  LC_2 Logic Functioning bit
 (39 5)  (531 389)  (531 389)  LC_2 Logic Functioning bit
 (40 5)  (532 389)  (532 389)  LC_2 Logic Functioning bit
 (41 5)  (533 389)  (533 389)  LC_2 Logic Functioning bit
 (43 5)  (535 389)  (535 389)  LC_2 Logic Functioning bit
 (11 6)  (503 390)  (503 390)  routing T_10_24.sp4_h_r_11 <X> T_10_24.sp4_v_t_40
 (12 6)  (504 390)  (504 390)  routing T_10_24.sp4_h_r_2 <X> T_10_24.sp4_h_l_40
 (13 6)  (505 390)  (505 390)  routing T_10_24.sp4_h_r_11 <X> T_10_24.sp4_v_t_40
 (21 6)  (513 390)  (513 390)  routing T_10_24.wire_logic_cluster/lc_7/out <X> T_10_24.lc_trk_g1_7
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 390)  (517 390)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 390)  (522 390)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 390)  (525 390)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (37 6)  (529 390)  (529 390)  LC_3 Logic Functioning bit
 (38 6)  (530 390)  (530 390)  LC_3 Logic Functioning bit
 (39 6)  (531 390)  (531 390)  LC_3 Logic Functioning bit
 (41 6)  (533 390)  (533 390)  LC_3 Logic Functioning bit
 (42 6)  (534 390)  (534 390)  LC_3 Logic Functioning bit
 (43 6)  (535 390)  (535 390)  LC_3 Logic Functioning bit
 (47 6)  (539 390)  (539 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (540 390)  (540 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (542 390)  (542 390)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (504 391)  (504 391)  routing T_10_24.sp4_h_r_11 <X> T_10_24.sp4_v_t_40
 (13 7)  (505 391)  (505 391)  routing T_10_24.sp4_h_r_2 <X> T_10_24.sp4_h_l_40
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 391)  (515 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (24 7)  (516 391)  (516 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (25 7)  (517 391)  (517 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (26 7)  (518 391)  (518 391)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 391)  (520 391)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 391)  (521 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 391)  (522 391)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 391)  (523 391)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 391)  (528 391)  LC_3 Logic Functioning bit
 (37 7)  (529 391)  (529 391)  LC_3 Logic Functioning bit
 (38 7)  (530 391)  (530 391)  LC_3 Logic Functioning bit
 (39 7)  (531 391)  (531 391)  LC_3 Logic Functioning bit
 (40 7)  (532 391)  (532 391)  LC_3 Logic Functioning bit
 (41 7)  (533 391)  (533 391)  LC_3 Logic Functioning bit
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (43 7)  (535 391)  (535 391)  LC_3 Logic Functioning bit
 (51 7)  (543 391)  (543 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (513 392)  (513 392)  routing T_10_24.sp4_h_r_43 <X> T_10_24.lc_trk_g2_3
 (22 8)  (514 392)  (514 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 392)  (515 392)  routing T_10_24.sp4_h_r_43 <X> T_10_24.lc_trk_g2_3
 (24 8)  (516 392)  (516 392)  routing T_10_24.sp4_h_r_43 <X> T_10_24.lc_trk_g2_3
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 392)  (523 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 392)  (525 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 392)  (526 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 392)  (529 392)  LC_4 Logic Functioning bit
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (40 8)  (532 392)  (532 392)  LC_4 Logic Functioning bit
 (50 8)  (542 392)  (542 392)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (513 393)  (513 393)  routing T_10_24.sp4_h_r_43 <X> T_10_24.lc_trk_g2_3
 (22 9)  (514 393)  (514 393)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (516 393)  (516 393)  routing T_10_24.tnl_op_2 <X> T_10_24.lc_trk_g2_2
 (25 9)  (517 393)  (517 393)  routing T_10_24.tnl_op_2 <X> T_10_24.lc_trk_g2_2
 (26 9)  (518 393)  (518 393)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 393)  (519 393)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 393)  (520 393)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (52 9)  (544 393)  (544 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (496 394)  (496 394)  routing T_10_24.sp4_v_b_10 <X> T_10_24.sp4_v_t_43
 (6 10)  (498 394)  (498 394)  routing T_10_24.sp4_v_b_10 <X> T_10_24.sp4_v_t_43
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (508 394)  (508 394)  routing T_10_24.sp12_v_t_10 <X> T_10_24.lc_trk_g2_5
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (517 394)  (517 394)  routing T_10_24.sp4_h_r_38 <X> T_10_24.lc_trk_g2_6
 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (515 395)  (515 395)  routing T_10_24.sp4_h_r_38 <X> T_10_24.lc_trk_g2_6
 (24 11)  (516 395)  (516 395)  routing T_10_24.sp4_h_r_38 <X> T_10_24.lc_trk_g2_6
 (15 12)  (507 396)  (507 396)  routing T_10_24.sp4_v_t_28 <X> T_10_24.lc_trk_g3_1
 (16 12)  (508 396)  (508 396)  routing T_10_24.sp4_v_t_28 <X> T_10_24.lc_trk_g3_1
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (514 396)  (514 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (518 396)  (518 396)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 396)  (523 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 396)  (525 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 396)  (526 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (37 12)  (529 396)  (529 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (39 12)  (531 396)  (531 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (43 12)  (535 396)  (535 396)  LC_6 Logic Functioning bit
 (45 12)  (537 396)  (537 396)  LC_6 Logic Functioning bit
 (51 12)  (543 396)  (543 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (518 397)  (518 397)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 397)  (519 397)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 397)  (520 397)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (38 13)  (530 397)  (530 397)  LC_6 Logic Functioning bit
 (51 13)  (543 397)  (543 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (505 398)  (505 398)  routing T_10_24.sp4_v_b_11 <X> T_10_24.sp4_v_t_46
 (22 14)  (514 398)  (514 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 398)  (517 398)  routing T_10_24.wire_logic_cluster/lc_6/out <X> T_10_24.lc_trk_g3_6
 (26 14)  (518 398)  (518 398)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 398)  (519 398)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 398)  (523 398)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 398)  (525 398)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 398)  (526 398)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (41 14)  (533 398)  (533 398)  LC_7 Logic Functioning bit
 (43 14)  (535 398)  (535 398)  LC_7 Logic Functioning bit
 (45 14)  (537 398)  (537 398)  LC_7 Logic Functioning bit
 (53 14)  (545 398)  (545 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (506 399)  (506 399)  routing T_10_24.sp4_r_v_b_44 <X> T_10_24.lc_trk_g3_4
 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (514 399)  (514 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 399)  (518 399)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 399)  (519 399)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 399)  (522 399)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 399)  (529 399)  LC_7 Logic Functioning bit
 (39 15)  (531 399)  (531 399)  LC_7 Logic Functioning bit
 (41 15)  (533 399)  (533 399)  LC_7 Logic Functioning bit
 (43 15)  (535 399)  (535 399)  LC_7 Logic Functioning bit
 (46 15)  (538 399)  (538 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_24

 (5 0)  (551 384)  (551 384)  routing T_11_24.sp4_v_b_0 <X> T_11_24.sp4_h_r_0
 (11 0)  (557 384)  (557 384)  routing T_11_24.sp4_v_t_43 <X> T_11_24.sp4_v_b_2
 (13 0)  (559 384)  (559 384)  routing T_11_24.sp4_v_t_43 <X> T_11_24.sp4_v_b_2
 (14 0)  (560 384)  (560 384)  routing T_11_24.wire_logic_cluster/lc_0/out <X> T_11_24.lc_trk_g0_0
 (15 0)  (561 384)  (561 384)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g0_1
 (16 0)  (562 384)  (562 384)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g0_1
 (17 0)  (563 384)  (563 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 384)  (564 384)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g0_1
 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 384)  (570 384)  routing T_11_24.bot_op_3 <X> T_11_24.lc_trk_g0_3
 (25 0)  (571 384)  (571 384)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 384)  (579 384)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 384)  (580 384)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 384)  (581 384)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_0
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (41 0)  (587 384)  (587 384)  LC_0 Logic Functioning bit
 (43 0)  (589 384)  (589 384)  LC_0 Logic Functioning bit
 (45 0)  (591 384)  (591 384)  LC_0 Logic Functioning bit
 (6 1)  (552 385)  (552 385)  routing T_11_24.sp4_v_b_0 <X> T_11_24.sp4_h_r_0
 (17 1)  (563 385)  (563 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (564 385)  (564 385)  routing T_11_24.sp4_h_l_4 <X> T_11_24.lc_trk_g0_1
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 385)  (569 385)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (24 1)  (570 385)  (570 385)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (25 1)  (571 385)  (571 385)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 385)  (577 385)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 385)  (578 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 385)  (579 385)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_0
 (34 1)  (580 385)  (580 385)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_0
 (35 1)  (581 385)  (581 385)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_0
 (36 1)  (582 385)  (582 385)  LC_0 Logic Functioning bit
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (40 1)  (586 385)  (586 385)  LC_0 Logic Functioning bit
 (42 1)  (588 385)  (588 385)  LC_0 Logic Functioning bit
 (52 1)  (598 385)  (598 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (574 386)  (574 386)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 386)  (576 386)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 386)  (581 386)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (42 2)  (588 386)  (588 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (0 3)  (546 387)  (546 387)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 387)  (578 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 387)  (579 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (34 3)  (580 387)  (580 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (4 4)  (550 388)  (550 388)  routing T_11_24.sp4_v_t_42 <X> T_11_24.sp4_v_b_3
 (6 4)  (552 388)  (552 388)  routing T_11_24.sp4_v_t_42 <X> T_11_24.sp4_v_b_3
 (21 4)  (567 388)  (567 388)  routing T_11_24.bnr_op_3 <X> T_11_24.lc_trk_g1_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (16 5)  (562 389)  (562 389)  routing T_11_24.sp12_h_r_8 <X> T_11_24.lc_trk_g1_0
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (567 389)  (567 389)  routing T_11_24.bnr_op_3 <X> T_11_24.lc_trk_g1_3
 (14 6)  (560 390)  (560 390)  routing T_11_24.wire_logic_cluster/lc_4/out <X> T_11_24.lc_trk_g1_4
 (17 6)  (563 390)  (563 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 390)  (576 390)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 390)  (580 390)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (38 6)  (584 390)  (584 390)  LC_3 Logic Functioning bit
 (46 6)  (592 390)  (592 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (573 391)  (573 391)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 391)  (574 391)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 391)  (578 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 391)  (580 391)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.input_2_3
 (36 7)  (582 391)  (582 391)  LC_3 Logic Functioning bit
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (38 7)  (584 391)  (584 391)  LC_3 Logic Functioning bit
 (41 7)  (587 391)  (587 391)  LC_3 Logic Functioning bit
 (42 7)  (588 391)  (588 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (9 8)  (555 392)  (555 392)  routing T_11_24.sp4_v_t_42 <X> T_11_24.sp4_h_r_7
 (25 8)  (571 392)  (571 392)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g2_2
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 392)  (573 392)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 392)  (576 392)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 392)  (580 392)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (41 8)  (587 392)  (587 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (45 8)  (591 392)  (591 392)  LC_4 Logic Functioning bit
 (47 8)  (593 392)  (593 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 393)  (569 393)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g2_2
 (24 9)  (570 393)  (570 393)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g2_2
 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 393)  (573 393)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 393)  (574 393)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 393)  (577 393)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (39 9)  (585 393)  (585 393)  LC_4 Logic Functioning bit
 (41 9)  (587 393)  (587 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (46 9)  (592 393)  (592 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (594 393)  (594 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (560 394)  (560 394)  routing T_11_24.sp4_v_t_17 <X> T_11_24.lc_trk_g2_4
 (17 10)  (563 394)  (563 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 394)  (564 394)  routing T_11_24.wire_logic_cluster/lc_5/out <X> T_11_24.lc_trk_g2_5
 (25 10)  (571 394)  (571 394)  routing T_11_24.sp4_v_b_30 <X> T_11_24.lc_trk_g2_6
 (28 10)  (574 394)  (574 394)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 394)  (579 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 394)  (580 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 394)  (581 394)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.input_2_5
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (37 10)  (583 394)  (583 394)  LC_5 Logic Functioning bit
 (38 10)  (584 394)  (584 394)  LC_5 Logic Functioning bit
 (42 10)  (588 394)  (588 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (16 11)  (562 395)  (562 395)  routing T_11_24.sp4_v_t_17 <X> T_11_24.lc_trk_g2_4
 (17 11)  (563 395)  (563 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (568 395)  (568 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 395)  (569 395)  routing T_11_24.sp4_v_b_30 <X> T_11_24.lc_trk_g2_6
 (30 11)  (576 395)  (576 395)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 395)  (579 395)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (38 11)  (584 395)  (584 395)  LC_5 Logic Functioning bit
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (14 12)  (560 396)  (560 396)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (567 396)  (567 396)  routing T_11_24.sp4_v_t_14 <X> T_11_24.lc_trk_g3_3
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 396)  (569 396)  routing T_11_24.sp4_v_t_14 <X> T_11_24.lc_trk_g3_3
 (25 12)  (571 396)  (571 396)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 396)  (574 396)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (41 12)  (587 396)  (587 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (14 13)  (560 397)  (560 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (15 13)  (561 397)  (561 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (568 397)  (568 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 397)  (569 397)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (24 13)  (570 397)  (570 397)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (28 13)  (574 397)  (574 397)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 397)  (578 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 397)  (581 397)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.input_2_6
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (38 13)  (584 397)  (584 397)  LC_6 Logic Functioning bit
 (40 13)  (586 397)  (586 397)  LC_6 Logic Functioning bit
 (42 13)  (588 397)  (588 397)  LC_6 Logic Functioning bit
 (11 14)  (557 398)  (557 398)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_v_t_46
 (13 14)  (559 398)  (559 398)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_v_t_46
 (14 14)  (560 398)  (560 398)  routing T_11_24.bnl_op_4 <X> T_11_24.lc_trk_g3_4
 (22 14)  (568 398)  (568 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (574 398)  (574 398)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 398)  (577 398)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 398)  (580 398)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (37 14)  (583 398)  (583 398)  LC_7 Logic Functioning bit
 (41 14)  (587 398)  (587 398)  LC_7 Logic Functioning bit
 (43 14)  (589 398)  (589 398)  LC_7 Logic Functioning bit
 (50 14)  (596 398)  (596 398)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (558 399)  (558 399)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_v_t_46
 (14 15)  (560 399)  (560 399)  routing T_11_24.bnl_op_4 <X> T_11_24.lc_trk_g3_4
 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (572 399)  (572 399)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 399)  (576 399)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (40 15)  (586 399)  (586 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (5 0)  (605 384)  (605 384)  routing T_12_24.sp4_v_b_6 <X> T_12_24.sp4_h_r_0
 (9 0)  (609 384)  (609 384)  routing T_12_24.sp4_v_t_36 <X> T_12_24.sp4_h_r_1
 (14 0)  (614 384)  (614 384)  routing T_12_24.sp4_h_r_8 <X> T_12_24.lc_trk_g0_0
 (15 0)  (615 384)  (615 384)  routing T_12_24.lft_op_1 <X> T_12_24.lc_trk_g0_1
 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 384)  (618 384)  routing T_12_24.lft_op_1 <X> T_12_24.lc_trk_g0_1
 (22 0)  (622 384)  (622 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (625 384)  (625 384)  routing T_12_24.sp4_h_r_10 <X> T_12_24.lc_trk_g0_2
 (29 0)  (629 384)  (629 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 384)  (630 384)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 384)  (632 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 384)  (634 384)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (41 0)  (641 384)  (641 384)  LC_0 Logic Functioning bit
 (43 0)  (643 384)  (643 384)  LC_0 Logic Functioning bit
 (4 1)  (604 385)  (604 385)  routing T_12_24.sp4_v_b_6 <X> T_12_24.sp4_h_r_0
 (6 1)  (606 385)  (606 385)  routing T_12_24.sp4_v_b_6 <X> T_12_24.sp4_h_r_0
 (15 1)  (615 385)  (615 385)  routing T_12_24.sp4_h_r_8 <X> T_12_24.lc_trk_g0_0
 (16 1)  (616 385)  (616 385)  routing T_12_24.sp4_h_r_8 <X> T_12_24.lc_trk_g0_0
 (17 1)  (617 385)  (617 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (621 385)  (621 385)  routing T_12_24.sp4_r_v_b_32 <X> T_12_24.lc_trk_g0_3
 (22 1)  (622 385)  (622 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 385)  (623 385)  routing T_12_24.sp4_h_r_10 <X> T_12_24.lc_trk_g0_2
 (24 1)  (624 385)  (624 385)  routing T_12_24.sp4_h_r_10 <X> T_12_24.lc_trk_g0_2
 (27 1)  (627 385)  (627 385)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 385)  (629 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 385)  (631 385)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 385)  (637 385)  LC_0 Logic Functioning bit
 (39 1)  (639 385)  (639 385)  LC_0 Logic Functioning bit
 (40 1)  (640 385)  (640 385)  LC_0 Logic Functioning bit
 (41 1)  (641 385)  (641 385)  LC_0 Logic Functioning bit
 (42 1)  (642 385)  (642 385)  LC_0 Logic Functioning bit
 (43 1)  (643 385)  (643 385)  LC_0 Logic Functioning bit
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 386)  (614 386)  routing T_12_24.sp12_h_l_3 <X> T_12_24.lc_trk_g0_4
 (15 2)  (615 386)  (615 386)  routing T_12_24.sp4_h_r_13 <X> T_12_24.lc_trk_g0_5
 (16 2)  (616 386)  (616 386)  routing T_12_24.sp4_h_r_13 <X> T_12_24.lc_trk_g0_5
 (17 2)  (617 386)  (617 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (618 386)  (618 386)  routing T_12_24.sp4_h_r_13 <X> T_12_24.lc_trk_g0_5
 (26 2)  (626 386)  (626 386)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 386)  (628 386)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 386)  (631 386)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 386)  (633 386)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 386)  (637 386)  LC_1 Logic Functioning bit
 (41 2)  (641 386)  (641 386)  LC_1 Logic Functioning bit
 (42 2)  (642 386)  (642 386)  LC_1 Logic Functioning bit
 (43 2)  (643 386)  (643 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (47 2)  (647 386)  (647 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 386)  (650 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 387)  (600 387)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (9 3)  (609 387)  (609 387)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_v_t_36
 (10 3)  (610 387)  (610 387)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_v_t_36
 (14 3)  (614 387)  (614 387)  routing T_12_24.sp12_h_l_3 <X> T_12_24.lc_trk_g0_4
 (15 3)  (615 387)  (615 387)  routing T_12_24.sp12_h_l_3 <X> T_12_24.lc_trk_g0_4
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (622 387)  (622 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 387)  (625 387)  routing T_12_24.sp4_r_v_b_30 <X> T_12_24.lc_trk_g0_6
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (42 3)  (642 387)  (642 387)  LC_1 Logic Functioning bit
 (48 3)  (648 387)  (648 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 387)  (651 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (606 388)  (606 388)  routing T_12_24.sp4_h_r_10 <X> T_12_24.sp4_v_b_3
 (14 4)  (614 388)  (614 388)  routing T_12_24.sp12_h_r_0 <X> T_12_24.lc_trk_g1_0
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 388)  (618 388)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g1_1
 (25 4)  (625 388)  (625 388)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (26 4)  (626 388)  (626 388)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 388)  (627 388)  routing T_12_24.lc_trk_g1_0 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 388)  (631 388)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 388)  (633 388)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 388)  (634 388)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 388)  (636 388)  LC_2 Logic Functioning bit
 (38 4)  (638 388)  (638 388)  LC_2 Logic Functioning bit
 (43 4)  (643 388)  (643 388)  LC_2 Logic Functioning bit
 (8 5)  (608 389)  (608 389)  routing T_12_24.sp4_h_r_4 <X> T_12_24.sp4_v_b_4
 (13 5)  (613 389)  (613 389)  routing T_12_24.sp4_v_t_37 <X> T_12_24.sp4_h_r_5
 (14 5)  (614 389)  (614 389)  routing T_12_24.sp12_h_r_0 <X> T_12_24.lc_trk_g1_0
 (15 5)  (615 389)  (615 389)  routing T_12_24.sp12_h_r_0 <X> T_12_24.lc_trk_g1_0
 (17 5)  (617 389)  (617 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (622 389)  (622 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 389)  (623 389)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (24 5)  (624 389)  (624 389)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (25 5)  (625 389)  (625 389)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (26 5)  (626 389)  (626 389)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 389)  (628 389)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 389)  (631 389)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 389)  (632 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 389)  (633 389)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.input_2_2
 (34 5)  (634 389)  (634 389)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.input_2_2
 (37 5)  (637 389)  (637 389)  LC_2 Logic Functioning bit
 (39 5)  (639 389)  (639 389)  LC_2 Logic Functioning bit
 (41 5)  (641 389)  (641 389)  LC_2 Logic Functioning bit
 (42 5)  (642 389)  (642 389)  LC_2 Logic Functioning bit
 (43 5)  (643 389)  (643 389)  LC_2 Logic Functioning bit
 (6 6)  (606 390)  (606 390)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_v_t_38
 (12 6)  (612 390)  (612 390)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_l_40
 (14 6)  (614 390)  (614 390)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g1_4
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 390)  (618 390)  routing T_12_24.wire_logic_cluster/lc_5/out <X> T_12_24.lc_trk_g1_5
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 390)  (633 390)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 390)  (634 390)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (37 6)  (637 390)  (637 390)  LC_3 Logic Functioning bit
 (39 6)  (639 390)  (639 390)  LC_3 Logic Functioning bit
 (43 6)  (643 390)  (643 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (47 6)  (647 390)  (647 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (605 391)  (605 391)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_v_t_38
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (630 391)  (630 391)  routing T_12_24.lc_trk_g0_2 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 391)  (631 391)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 391)  (632 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 391)  (633 391)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_3
 (34 7)  (634 391)  (634 391)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_3
 (36 7)  (636 391)  (636 391)  LC_3 Logic Functioning bit
 (37 7)  (637 391)  (637 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (43 7)  (643 391)  (643 391)  LC_3 Logic Functioning bit
 (48 7)  (648 391)  (648 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (605 392)  (605 392)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (14 8)  (614 392)  (614 392)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g2_0
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 392)  (631 392)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 392)  (633 392)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (43 8)  (643 392)  (643 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (4 9)  (604 393)  (604 393)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (6 9)  (606 393)  (606 393)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (14 9)  (614 393)  (614 393)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g2_0
 (15 9)  (615 393)  (615 393)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g2_0
 (16 9)  (616 393)  (616 393)  routing T_12_24.sp4_h_r_40 <X> T_12_24.lc_trk_g2_0
 (17 9)  (617 393)  (617 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (622 393)  (622 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 393)  (623 393)  routing T_12_24.sp12_v_t_9 <X> T_12_24.lc_trk_g2_2
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 393)  (630 393)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 393)  (631 393)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (40 9)  (640 393)  (640 393)  LC_4 Logic Functioning bit
 (42 9)  (642 393)  (642 393)  LC_4 Logic Functioning bit
 (46 9)  (646 393)  (646 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (648 393)  (648 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (607 394)  (607 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (611 394)  (611 394)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_v_t_45
 (13 10)  (613 394)  (613 394)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_v_t_45
 (14 10)  (614 394)  (614 394)  routing T_12_24.sp4_h_r_36 <X> T_12_24.lc_trk_g2_4
 (21 10)  (621 394)  (621 394)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g2_7
 (22 10)  (622 394)  (622 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 394)  (623 394)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g2_7
 (24 10)  (624 394)  (624 394)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g2_7
 (25 10)  (625 394)  (625 394)  routing T_12_24.bnl_op_6 <X> T_12_24.lc_trk_g2_6
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 394)  (630 394)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 394)  (634 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (37 10)  (637 394)  (637 394)  LC_5 Logic Functioning bit
 (38 10)  (638 394)  (638 394)  LC_5 Logic Functioning bit
 (39 10)  (639 394)  (639 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (43 10)  (643 394)  (643 394)  LC_5 Logic Functioning bit
 (45 10)  (645 394)  (645 394)  LC_5 Logic Functioning bit
 (15 11)  (615 395)  (615 395)  routing T_12_24.sp4_h_r_36 <X> T_12_24.lc_trk_g2_4
 (16 11)  (616 395)  (616 395)  routing T_12_24.sp4_h_r_36 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (621 395)  (621 395)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g2_7
 (22 11)  (622 395)  (622 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 395)  (625 395)  routing T_12_24.bnl_op_6 <X> T_12_24.lc_trk_g2_6
 (26 11)  (626 395)  (626 395)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 395)  (630 395)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 395)  (636 395)  LC_5 Logic Functioning bit
 (38 11)  (638 395)  (638 395)  LC_5 Logic Functioning bit
 (48 11)  (648 395)  (648 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (612 396)  (612 396)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_r_11
 (17 12)  (617 396)  (617 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (621 396)  (621 396)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g3_3
 (22 12)  (622 396)  (622 396)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (626 396)  (626 396)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 396)  (627 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 396)  (628 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 396)  (630 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 396)  (631 396)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 396)  (634 396)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (38 12)  (638 396)  (638 396)  LC_6 Logic Functioning bit
 (11 13)  (611 397)  (611 397)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_r_11
 (13 13)  (613 397)  (613 397)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_r_11
 (15 13)  (615 397)  (615 397)  routing T_12_24.tnr_op_0 <X> T_12_24.lc_trk_g3_0
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (39 13)  (639 397)  (639 397)  LC_6 Logic Functioning bit
 (40 13)  (640 397)  (640 397)  LC_6 Logic Functioning bit
 (42 13)  (642 397)  (642 397)  LC_6 Logic Functioning bit
 (51 13)  (651 397)  (651 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (614 398)  (614 398)  routing T_12_24.sp12_v_t_3 <X> T_12_24.lc_trk_g3_4
 (15 14)  (615 398)  (615 398)  routing T_12_24.sp4_h_r_45 <X> T_12_24.lc_trk_g3_5
 (16 14)  (616 398)  (616 398)  routing T_12_24.sp4_h_r_45 <X> T_12_24.lc_trk_g3_5
 (17 14)  (617 398)  (617 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 398)  (618 398)  routing T_12_24.sp4_h_r_45 <X> T_12_24.lc_trk_g3_5
 (25 14)  (625 398)  (625 398)  routing T_12_24.sp12_v_b_6 <X> T_12_24.lc_trk_g3_6
 (27 14)  (627 398)  (627 398)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 398)  (628 398)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 398)  (630 398)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 398)  (633 398)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 398)  (636 398)  LC_7 Logic Functioning bit
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (41 14)  (641 398)  (641 398)  LC_7 Logic Functioning bit
 (43 14)  (643 398)  (643 398)  LC_7 Logic Functioning bit
 (14 15)  (614 399)  (614 399)  routing T_12_24.sp12_v_t_3 <X> T_12_24.lc_trk_g3_4
 (15 15)  (615 399)  (615 399)  routing T_12_24.sp12_v_t_3 <X> T_12_24.lc_trk_g3_4
 (17 15)  (617 399)  (617 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (618 399)  (618 399)  routing T_12_24.sp4_h_r_45 <X> T_12_24.lc_trk_g3_5
 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (624 399)  (624 399)  routing T_12_24.sp12_v_b_6 <X> T_12_24.lc_trk_g3_6
 (25 15)  (625 399)  (625 399)  routing T_12_24.sp12_v_b_6 <X> T_12_24.lc_trk_g3_6
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 399)  (631 399)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 399)  (636 399)  LC_7 Logic Functioning bit
 (38 15)  (638 399)  (638 399)  LC_7 Logic Functioning bit
 (40 15)  (640 399)  (640 399)  LC_7 Logic Functioning bit
 (42 15)  (642 399)  (642 399)  LC_7 Logic Functioning bit
 (46 15)  (646 399)  (646 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_24

 (5 0)  (659 384)  (659 384)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_h_r_0
 (8 0)  (662 384)  (662 384)  routing T_13_24.sp4_h_l_40 <X> T_13_24.sp4_h_r_1
 (10 0)  (664 384)  (664 384)  routing T_13_24.sp4_h_l_40 <X> T_13_24.sp4_h_r_1
 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 384)  (684 384)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 384)  (685 384)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 384)  (691 384)  LC_0 Logic Functioning bit
 (39 0)  (693 384)  (693 384)  LC_0 Logic Functioning bit
 (41 0)  (695 384)  (695 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (47 0)  (701 384)  (701 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (668 385)  (668 385)  routing T_13_24.sp4_r_v_b_35 <X> T_13_24.lc_trk_g0_0
 (17 1)  (671 385)  (671 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (31 1)  (685 385)  (685 385)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (39 1)  (693 385)  (693 385)  LC_0 Logic Functioning bit
 (41 1)  (695 385)  (695 385)  LC_0 Logic Functioning bit
 (43 1)  (697 385)  (697 385)  LC_0 Logic Functioning bit
 (52 1)  (706 385)  (706 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (676 386)  (676 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 386)  (678 386)  routing T_13_24.bot_op_7 <X> T_13_24.lc_trk_g0_7
 (25 2)  (679 386)  (679 386)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g0_6
 (26 2)  (680 386)  (680 386)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 386)  (682 386)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 386)  (685 386)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 386)  (688 386)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (38 2)  (692 386)  (692 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (0 3)  (654 387)  (654 387)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (14 3)  (668 387)  (668 387)  routing T_13_24.top_op_4 <X> T_13_24.lc_trk_g0_4
 (15 3)  (669 387)  (669 387)  routing T_13_24.top_op_4 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (676 387)  (676 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 387)  (677 387)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g0_6
 (24 3)  (678 387)  (678 387)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g0_6
 (26 3)  (680 387)  (680 387)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 387)  (684 387)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 387)  (691 387)  LC_1 Logic Functioning bit
 (39 3)  (693 387)  (693 387)  LC_1 Logic Functioning bit
 (41 3)  (695 387)  (695 387)  LC_1 Logic Functioning bit
 (43 3)  (697 387)  (697 387)  LC_1 Logic Functioning bit
 (51 3)  (705 387)  (705 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (660 388)  (660 388)  routing T_13_24.sp4_h_r_10 <X> T_13_24.sp4_v_b_3
 (12 4)  (666 388)  (666 388)  routing T_13_24.sp4_v_b_5 <X> T_13_24.sp4_h_r_5
 (14 4)  (668 388)  (668 388)  routing T_13_24.sp4_h_l_5 <X> T_13_24.lc_trk_g1_0
 (15 4)  (669 388)  (669 388)  routing T_13_24.sp12_h_r_1 <X> T_13_24.lc_trk_g1_1
 (17 4)  (671 388)  (671 388)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (672 388)  (672 388)  routing T_13_24.sp12_h_r_1 <X> T_13_24.lc_trk_g1_1
 (21 4)  (675 388)  (675 388)  routing T_13_24.wire_logic_cluster/lc_3/out <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 388)  (687 388)  routing T_13_24.lc_trk_g2_1 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 388)  (689 388)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.input_2_2
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (43 4)  (697 388)  (697 388)  LC_2 Logic Functioning bit
 (45 4)  (699 388)  (699 388)  LC_2 Logic Functioning bit
 (11 5)  (665 389)  (665 389)  routing T_13_24.sp4_v_b_5 <X> T_13_24.sp4_h_r_5
 (14 5)  (668 389)  (668 389)  routing T_13_24.sp4_h_l_5 <X> T_13_24.lc_trk_g1_0
 (15 5)  (669 389)  (669 389)  routing T_13_24.sp4_h_l_5 <X> T_13_24.lc_trk_g1_0
 (16 5)  (670 389)  (670 389)  routing T_13_24.sp4_h_l_5 <X> T_13_24.lc_trk_g1_0
 (17 5)  (671 389)  (671 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (672 389)  (672 389)  routing T_13_24.sp12_h_r_1 <X> T_13_24.lc_trk_g1_1
 (26 5)  (680 389)  (680 389)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 389)  (682 389)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 389)  (683 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 389)  (686 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (37 5)  (691 389)  (691 389)  LC_2 Logic Functioning bit
 (40 5)  (694 389)  (694 389)  LC_2 Logic Functioning bit
 (42 5)  (696 389)  (696 389)  LC_2 Logic Functioning bit
 (48 5)  (702 389)  (702 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 389)  (705 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (662 390)  (662 390)  routing T_13_24.sp4_v_t_41 <X> T_13_24.sp4_h_l_41
 (9 6)  (663 390)  (663 390)  routing T_13_24.sp4_v_t_41 <X> T_13_24.sp4_h_l_41
 (11 6)  (665 390)  (665 390)  routing T_13_24.sp4_v_b_2 <X> T_13_24.sp4_v_t_40
 (14 6)  (668 390)  (668 390)  routing T_13_24.wire_logic_cluster/lc_4/out <X> T_13_24.lc_trk_g1_4
 (16 6)  (670 390)  (670 390)  routing T_13_24.sp4_v_b_5 <X> T_13_24.lc_trk_g1_5
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 390)  (672 390)  routing T_13_24.sp4_v_b_5 <X> T_13_24.lc_trk_g1_5
 (29 6)  (683 390)  (683 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 390)  (684 390)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 390)  (688 390)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (37 6)  (691 390)  (691 390)  LC_3 Logic Functioning bit
 (38 6)  (692 390)  (692 390)  LC_3 Logic Functioning bit
 (39 6)  (693 390)  (693 390)  LC_3 Logic Functioning bit
 (41 6)  (695 390)  (695 390)  LC_3 Logic Functioning bit
 (43 6)  (697 390)  (697 390)  LC_3 Logic Functioning bit
 (45 6)  (699 390)  (699 390)  LC_3 Logic Functioning bit
 (12 7)  (666 391)  (666 391)  routing T_13_24.sp4_v_b_2 <X> T_13_24.sp4_v_t_40
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (682 391)  (682 391)  routing T_13_24.lc_trk_g2_1 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 391)  (683 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 391)  (685 391)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (38 7)  (692 391)  (692 391)  LC_3 Logic Functioning bit
 (48 7)  (702 391)  (702 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 391)  (705 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (659 392)  (659 392)  routing T_13_24.sp4_h_l_38 <X> T_13_24.sp4_h_r_6
 (12 8)  (666 392)  (666 392)  routing T_13_24.sp4_v_t_45 <X> T_13_24.sp4_h_r_8
 (15 8)  (669 392)  (669 392)  routing T_13_24.rgt_op_1 <X> T_13_24.lc_trk_g2_1
 (17 8)  (671 392)  (671 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 392)  (672 392)  routing T_13_24.rgt_op_1 <X> T_13_24.lc_trk_g2_1
 (21 8)  (675 392)  (675 392)  routing T_13_24.sp4_v_t_22 <X> T_13_24.lc_trk_g2_3
 (22 8)  (676 392)  (676 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 392)  (677 392)  routing T_13_24.sp4_v_t_22 <X> T_13_24.lc_trk_g2_3
 (25 8)  (679 392)  (679 392)  routing T_13_24.wire_logic_cluster/lc_2/out <X> T_13_24.lc_trk_g2_2
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 392)  (681 392)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 392)  (684 392)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 392)  (687 392)  routing T_13_24.lc_trk_g2_1 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (38 8)  (692 392)  (692 392)  LC_4 Logic Functioning bit
 (41 8)  (695 392)  (695 392)  LC_4 Logic Functioning bit
 (43 8)  (697 392)  (697 392)  LC_4 Logic Functioning bit
 (45 8)  (699 392)  (699 392)  LC_4 Logic Functioning bit
 (51 8)  (705 392)  (705 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (658 393)  (658 393)  routing T_13_24.sp4_h_l_38 <X> T_13_24.sp4_h_r_6
 (21 9)  (675 393)  (675 393)  routing T_13_24.sp4_v_t_22 <X> T_13_24.lc_trk_g2_3
 (22 9)  (676 393)  (676 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (681 393)  (681 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 393)  (682 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 393)  (691 393)  LC_4 Logic Functioning bit
 (39 9)  (693 393)  (693 393)  LC_4 Logic Functioning bit
 (41 9)  (695 393)  (695 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (665 394)  (665 394)  routing T_13_24.sp4_v_b_5 <X> T_13_24.sp4_v_t_45
 (12 10)  (666 394)  (666 394)  routing T_13_24.sp4_v_t_39 <X> T_13_24.sp4_h_l_45
 (19 10)  (673 394)  (673 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (675 394)  (675 394)  routing T_13_24.wire_logic_cluster/lc_7/out <X> T_13_24.lc_trk_g2_7
 (22 10)  (676 394)  (676 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 394)  (680 394)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g1_1 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 394)  (689 394)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_5
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (11 11)  (665 395)  (665 395)  routing T_13_24.sp4_v_t_39 <X> T_13_24.sp4_h_l_45
 (12 11)  (666 395)  (666 395)  routing T_13_24.sp4_v_b_5 <X> T_13_24.sp4_v_t_45
 (13 11)  (667 395)  (667 395)  routing T_13_24.sp4_v_t_39 <X> T_13_24.sp4_h_l_45
 (22 11)  (676 395)  (676 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 395)  (677 395)  routing T_13_24.sp12_v_b_14 <X> T_13_24.lc_trk_g2_6
 (27 11)  (681 395)  (681 395)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 395)  (686 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 395)  (687 395)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_5
 (35 11)  (689 395)  (689 395)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_5
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (42 11)  (696 395)  (696 395)  LC_5 Logic Functioning bit
 (4 12)  (658 396)  (658 396)  routing T_13_24.sp4_h_l_38 <X> T_13_24.sp4_v_b_9
 (6 12)  (660 396)  (660 396)  routing T_13_24.sp4_h_l_38 <X> T_13_24.sp4_v_b_9
 (26 12)  (680 396)  (680 396)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 396)  (682 396)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 396)  (688 396)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (42 12)  (696 396)  (696 396)  LC_6 Logic Functioning bit
 (43 12)  (697 396)  (697 396)  LC_6 Logic Functioning bit
 (50 12)  (704 396)  (704 396)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (659 397)  (659 397)  routing T_13_24.sp4_h_l_38 <X> T_13_24.sp4_v_b_9
 (9 13)  (663 397)  (663 397)  routing T_13_24.sp4_v_t_47 <X> T_13_24.sp4_v_b_10
 (26 13)  (680 397)  (680 397)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 397)  (684 397)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 397)  (691 397)  LC_6 Logic Functioning bit
 (39 13)  (693 397)  (693 397)  LC_6 Logic Functioning bit
 (42 13)  (696 397)  (696 397)  LC_6 Logic Functioning bit
 (43 13)  (697 397)  (697 397)  LC_6 Logic Functioning bit
 (9 14)  (663 398)  (663 398)  routing T_13_24.sp4_h_r_7 <X> T_13_24.sp4_h_l_47
 (10 14)  (664 398)  (664 398)  routing T_13_24.sp4_h_r_7 <X> T_13_24.sp4_h_l_47
 (12 14)  (666 398)  (666 398)  routing T_13_24.sp4_v_t_46 <X> T_13_24.sp4_h_l_46
 (17 14)  (671 398)  (671 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (685 398)  (685 398)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 398)  (687 398)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 398)  (689 398)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_7
 (36 14)  (690 398)  (690 398)  LC_7 Logic Functioning bit
 (37 14)  (691 398)  (691 398)  LC_7 Logic Functioning bit
 (38 14)  (692 398)  (692 398)  LC_7 Logic Functioning bit
 (42 14)  (696 398)  (696 398)  LC_7 Logic Functioning bit
 (45 14)  (699 398)  (699 398)  LC_7 Logic Functioning bit
 (11 15)  (665 399)  (665 399)  routing T_13_24.sp4_v_t_46 <X> T_13_24.sp4_h_l_46
 (15 15)  (669 399)  (669 399)  routing T_13_24.sp4_v_t_33 <X> T_13_24.lc_trk_g3_4
 (16 15)  (670 399)  (670 399)  routing T_13_24.sp4_v_t_33 <X> T_13_24.lc_trk_g3_4
 (17 15)  (671 399)  (671 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 399)  (672 399)  routing T_13_24.sp4_r_v_b_45 <X> T_13_24.lc_trk_g3_5
 (28 15)  (682 399)  (682 399)  routing T_13_24.lc_trk_g2_1 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 399)  (685 399)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 399)  (686 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 399)  (687 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_7
 (35 15)  (689 399)  (689 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.input_2_7
 (36 15)  (690 399)  (690 399)  LC_7 Logic Functioning bit
 (37 15)  (691 399)  (691 399)  LC_7 Logic Functioning bit
 (39 15)  (693 399)  (693 399)  LC_7 Logic Functioning bit
 (43 15)  (697 399)  (697 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (14 0)  (722 384)  (722 384)  routing T_14_24.sp4_v_b_8 <X> T_14_24.lc_trk_g0_0
 (21 0)  (729 384)  (729 384)  routing T_14_24.lft_op_3 <X> T_14_24.lc_trk_g0_3
 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 384)  (732 384)  routing T_14_24.lft_op_3 <X> T_14_24.lc_trk_g0_3
 (27 0)  (735 384)  (735 384)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 384)  (744 384)  LC_0 Logic Functioning bit
 (38 0)  (746 384)  (746 384)  LC_0 Logic Functioning bit
 (41 0)  (749 384)  (749 384)  LC_0 Logic Functioning bit
 (43 0)  (751 384)  (751 384)  LC_0 Logic Functioning bit
 (45 0)  (753 384)  (753 384)  LC_0 Logic Functioning bit
 (47 0)  (755 384)  (755 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (722 385)  (722 385)  routing T_14_24.sp4_v_b_8 <X> T_14_24.lc_trk_g0_0
 (16 1)  (724 385)  (724 385)  routing T_14_24.sp4_v_b_8 <X> T_14_24.lc_trk_g0_0
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 385)  (735 385)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 385)  (736 385)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 385)  (739 385)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (39 1)  (747 385)  (747 385)  LC_0 Logic Functioning bit
 (41 1)  (749 385)  (749 385)  LC_0 Logic Functioning bit
 (43 1)  (751 385)  (751 385)  LC_0 Logic Functioning bit
 (51 1)  (759 385)  (759 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 386)  (722 386)  routing T_14_24.sp12_h_l_3 <X> T_14_24.lc_trk_g0_4
 (26 2)  (734 386)  (734 386)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 386)  (735 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 386)  (738 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 386)  (739 386)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (46 2)  (754 386)  (754 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (756 386)  (756 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (761 386)  (761 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (708 387)  (708 387)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (14 3)  (722 387)  (722 387)  routing T_14_24.sp12_h_l_3 <X> T_14_24.lc_trk_g0_4
 (15 3)  (723 387)  (723 387)  routing T_14_24.sp12_h_l_3 <X> T_14_24.lc_trk_g0_4
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (730 387)  (730 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (731 387)  (731 387)  routing T_14_24.sp12_h_l_21 <X> T_14_24.lc_trk_g0_6
 (25 3)  (733 387)  (733 387)  routing T_14_24.sp12_h_l_21 <X> T_14_24.lc_trk_g0_6
 (27 3)  (735 387)  (735 387)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 387)  (739 387)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 387)  (748 387)  LC_1 Logic Functioning bit
 (42 3)  (750 387)  (750 387)  LC_1 Logic Functioning bit
 (46 3)  (754 387)  (754 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (755 387)  (755 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 387)  (759 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (760 387)  (760 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (6 4)  (714 388)  (714 388)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_b_3
 (12 4)  (720 388)  (720 388)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_5
 (14 4)  (722 388)  (722 388)  routing T_14_24.wire_logic_cluster/lc_0/out <X> T_14_24.lc_trk_g1_0
 (21 4)  (729 388)  (729 388)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g1_3
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 388)  (733 388)  routing T_14_24.sp4_h_l_7 <X> T_14_24.lc_trk_g1_2
 (26 4)  (734 388)  (734 388)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 388)  (742 388)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 388)  (744 388)  LC_2 Logic Functioning bit
 (38 4)  (746 388)  (746 388)  LC_2 Logic Functioning bit
 (39 4)  (747 388)  (747 388)  LC_2 Logic Functioning bit
 (43 4)  (751 388)  (751 388)  LC_2 Logic Functioning bit
 (45 4)  (753 388)  (753 388)  LC_2 Logic Functioning bit
 (48 4)  (756 388)  (756 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (758 388)  (758 388)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (719 389)  (719 389)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_5
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 389)  (730 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 389)  (731 389)  routing T_14_24.sp4_h_l_7 <X> T_14_24.lc_trk_g1_2
 (24 5)  (732 389)  (732 389)  routing T_14_24.sp4_h_l_7 <X> T_14_24.lc_trk_g1_2
 (25 5)  (733 389)  (733 389)  routing T_14_24.sp4_h_l_7 <X> T_14_24.lc_trk_g1_2
 (28 5)  (736 389)  (736 389)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 389)  (739 389)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (38 5)  (746 389)  (746 389)  LC_2 Logic Functioning bit
 (39 5)  (747 389)  (747 389)  LC_2 Logic Functioning bit
 (42 5)  (750 389)  (750 389)  LC_2 Logic Functioning bit
 (46 5)  (754 389)  (754 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (759 389)  (759 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (714 390)  (714 390)  routing T_14_24.sp4_v_b_0 <X> T_14_24.sp4_v_t_38
 (9 6)  (717 390)  (717 390)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_h_l_41
 (10 6)  (718 390)  (718 390)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_h_l_41
 (14 6)  (722 390)  (722 390)  routing T_14_24.sp4_h_l_1 <X> T_14_24.lc_trk_g1_4
 (25 6)  (733 390)  (733 390)  routing T_14_24.bnr_op_6 <X> T_14_24.lc_trk_g1_6
 (28 6)  (736 390)  (736 390)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 390)  (738 390)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 390)  (742 390)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (39 6)  (747 390)  (747 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (46 6)  (754 390)  (754 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (756 390)  (756 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (713 391)  (713 391)  routing T_14_24.sp4_v_b_0 <X> T_14_24.sp4_v_t_38
 (11 7)  (719 391)  (719 391)  routing T_14_24.sp4_h_r_9 <X> T_14_24.sp4_h_l_40
 (13 7)  (721 391)  (721 391)  routing T_14_24.sp4_h_r_9 <X> T_14_24.sp4_h_l_40
 (15 7)  (723 391)  (723 391)  routing T_14_24.sp4_h_l_1 <X> T_14_24.lc_trk_g1_4
 (16 7)  (724 391)  (724 391)  routing T_14_24.sp4_h_l_1 <X> T_14_24.lc_trk_g1_4
 (17 7)  (725 391)  (725 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (730 391)  (730 391)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 391)  (733 391)  routing T_14_24.bnr_op_6 <X> T_14_24.lc_trk_g1_6
 (26 7)  (734 391)  (734 391)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 391)  (735 391)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 391)  (738 391)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (46 7)  (754 391)  (754 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (8 8)  (716 392)  (716 392)  routing T_14_24.sp4_v_b_1 <X> T_14_24.sp4_h_r_7
 (9 8)  (717 392)  (717 392)  routing T_14_24.sp4_v_b_1 <X> T_14_24.sp4_h_r_7
 (10 8)  (718 392)  (718 392)  routing T_14_24.sp4_v_b_1 <X> T_14_24.sp4_h_r_7
 (11 8)  (719 392)  (719 392)  routing T_14_24.sp4_v_t_37 <X> T_14_24.sp4_v_b_8
 (13 8)  (721 392)  (721 392)  routing T_14_24.sp4_v_t_37 <X> T_14_24.sp4_v_b_8
 (14 8)  (722 392)  (722 392)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g2_0
 (27 8)  (735 392)  (735 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 392)  (736 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 392)  (738 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 392)  (744 392)  LC_4 Logic Functioning bit
 (38 8)  (746 392)  (746 392)  LC_4 Logic Functioning bit
 (41 8)  (749 392)  (749 392)  LC_4 Logic Functioning bit
 (43 8)  (751 392)  (751 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (51 8)  (759 392)  (759 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (760 392)  (760 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (723 393)  (723 393)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g2_0
 (16 9)  (724 393)  (724 393)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g2_0
 (17 9)  (725 393)  (725 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (730 393)  (730 393)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 393)  (732 393)  routing T_14_24.tnr_op_2 <X> T_14_24.lc_trk_g2_2
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 393)  (739 393)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (41 9)  (749 393)  (749 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (716 394)  (716 394)  routing T_14_24.sp4_h_r_11 <X> T_14_24.sp4_h_l_42
 (10 10)  (718 394)  (718 394)  routing T_14_24.sp4_h_r_11 <X> T_14_24.sp4_h_l_42
 (15 10)  (723 394)  (723 394)  routing T_14_24.tnl_op_5 <X> T_14_24.lc_trk_g2_5
 (17 10)  (725 394)  (725 394)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (733 394)  (733 394)  routing T_14_24.sp4_v_b_38 <X> T_14_24.lc_trk_g2_6
 (28 10)  (736 394)  (736 394)  routing T_14_24.lc_trk_g2_0 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (42 10)  (750 394)  (750 394)  LC_5 Logic Functioning bit
 (43 10)  (751 394)  (751 394)  LC_5 Logic Functioning bit
 (14 11)  (722 395)  (722 395)  routing T_14_24.tnl_op_4 <X> T_14_24.lc_trk_g2_4
 (15 11)  (723 395)  (723 395)  routing T_14_24.tnl_op_4 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (726 395)  (726 395)  routing T_14_24.tnl_op_5 <X> T_14_24.lc_trk_g2_5
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 395)  (731 395)  routing T_14_24.sp4_v_b_38 <X> T_14_24.lc_trk_g2_6
 (25 11)  (733 395)  (733 395)  routing T_14_24.sp4_v_b_38 <X> T_14_24.lc_trk_g2_6
 (26 11)  (734 395)  (734 395)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 395)  (735 395)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 395)  (736 395)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 395)  (741 395)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.input_2_5
 (34 11)  (742 395)  (742 395)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.input_2_5
 (38 11)  (746 395)  (746 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (40 11)  (748 395)  (748 395)  LC_5 Logic Functioning bit
 (41 11)  (749 395)  (749 395)  LC_5 Logic Functioning bit
 (48 11)  (756 395)  (756 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (760 395)  (760 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (719 396)  (719 396)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_11
 (13 12)  (721 396)  (721 396)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_11
 (15 12)  (723 396)  (723 396)  routing T_14_24.tnr_op_1 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 396)  (733 396)  routing T_14_24.wire_logic_cluster/lc_2/out <X> T_14_24.lc_trk_g3_2
 (26 12)  (734 396)  (734 396)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 396)  (736 396)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 396)  (738 396)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 396)  (742 396)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 396)  (744 396)  LC_6 Logic Functioning bit
 (38 12)  (746 396)  (746 396)  LC_6 Logic Functioning bit
 (41 12)  (749 396)  (749 396)  LC_6 Logic Functioning bit
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (45 12)  (753 396)  (753 396)  LC_6 Logic Functioning bit
 (47 12)  (755 396)  (755 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (53 12)  (761 396)  (761 396)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (12 13)  (720 397)  (720 397)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_11
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (729 397)  (729 397)  routing T_14_24.sp4_r_v_b_43 <X> T_14_24.lc_trk_g3_3
 (22 13)  (730 397)  (730 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 397)  (739 397)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (38 13)  (746 397)  (746 397)  LC_6 Logic Functioning bit
 (40 13)  (748 397)  (748 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (14 14)  (722 398)  (722 398)  routing T_14_24.wire_logic_cluster/lc_4/out <X> T_14_24.lc_trk_g3_4
 (15 14)  (723 398)  (723 398)  routing T_14_24.sp4_h_l_24 <X> T_14_24.lc_trk_g3_5
 (16 14)  (724 398)  (724 398)  routing T_14_24.sp4_h_l_24 <X> T_14_24.lc_trk_g3_5
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.sp4_h_l_24 <X> T_14_24.lc_trk_g3_5
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 398)  (736 398)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 398)  (741 398)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 398)  (743 398)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.input_2_7
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (42 14)  (750 398)  (750 398)  LC_7 Logic Functioning bit
 (43 14)  (751 398)  (751 398)  LC_7 Logic Functioning bit
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (734 399)  (734 399)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 399)  (742 399)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.input_2_7
 (35 15)  (743 399)  (743 399)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.input_2_7
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (37 15)  (745 399)  (745 399)  LC_7 Logic Functioning bit
 (40 15)  (748 399)  (748 399)  LC_7 Logic Functioning bit
 (41 15)  (749 399)  (749 399)  LC_7 Logic Functioning bit
 (48 15)  (756 399)  (756 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_24

 (5 0)  (767 384)  (767 384)  routing T_15_24.sp4_v_t_37 <X> T_15_24.sp4_h_r_0
 (15 0)  (777 384)  (777 384)  routing T_15_24.lft_op_1 <X> T_15_24.lc_trk_g0_1
 (17 0)  (779 384)  (779 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 384)  (780 384)  routing T_15_24.lft_op_1 <X> T_15_24.lc_trk_g0_1
 (26 0)  (788 384)  (788 384)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (43 0)  (805 384)  (805 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (8 1)  (770 385)  (770 385)  routing T_15_24.sp4_v_t_47 <X> T_15_24.sp4_v_b_1
 (10 1)  (772 385)  (772 385)  routing T_15_24.sp4_v_t_47 <X> T_15_24.sp4_v_b_1
 (26 1)  (788 385)  (788 385)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 385)  (789 385)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 385)  (790 385)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (51 1)  (813 385)  (813 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 386)  (798 386)  LC_1 Logic Functioning bit
 (37 2)  (799 386)  (799 386)  LC_1 Logic Functioning bit
 (39 2)  (801 386)  (801 386)  LC_1 Logic Functioning bit
 (43 2)  (805 386)  (805 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (51 2)  (813 386)  (813 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 387)  (762 387)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (10 3)  (772 387)  (772 387)  routing T_15_24.sp4_h_l_45 <X> T_15_24.sp4_v_t_36
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 387)  (794 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 387)  (795 387)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.input_2_1
 (35 3)  (797 387)  (797 387)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.input_2_1
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (37 3)  (799 387)  (799 387)  LC_1 Logic Functioning bit
 (38 3)  (800 387)  (800 387)  LC_1 Logic Functioning bit
 (42 3)  (804 387)  (804 387)  LC_1 Logic Functioning bit
 (47 3)  (809 387)  (809 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (776 388)  (776 388)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g1_0
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 388)  (780 388)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g1_1
 (25 4)  (787 388)  (787 388)  routing T_15_24.sp4_h_l_7 <X> T_15_24.lc_trk_g1_2
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (43 4)  (805 388)  (805 388)  LC_2 Logic Functioning bit
 (45 4)  (807 388)  (807 388)  LC_2 Logic Functioning bit
 (46 4)  (808 388)  (808 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (815 388)  (815 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (6 5)  (768 389)  (768 389)  routing T_15_24.sp4_h_l_38 <X> T_15_24.sp4_h_r_3
 (17 5)  (779 389)  (779 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 389)  (785 389)  routing T_15_24.sp4_h_l_7 <X> T_15_24.lc_trk_g1_2
 (24 5)  (786 389)  (786 389)  routing T_15_24.sp4_h_l_7 <X> T_15_24.lc_trk_g1_2
 (25 5)  (787 389)  (787 389)  routing T_15_24.sp4_h_l_7 <X> T_15_24.lc_trk_g1_2
 (26 5)  (788 389)  (788 389)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 389)  (790 389)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 389)  (795 389)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.input_2_2
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (37 5)  (799 389)  (799 389)  LC_2 Logic Functioning bit
 (39 5)  (801 389)  (801 389)  LC_2 Logic Functioning bit
 (40 5)  (802 389)  (802 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (43 5)  (805 389)  (805 389)  LC_2 Logic Functioning bit
 (12 6)  (774 390)  (774 390)  routing T_15_24.sp4_h_r_2 <X> T_15_24.sp4_h_l_40
 (14 6)  (776 390)  (776 390)  routing T_15_24.sp4_v_b_4 <X> T_15_24.lc_trk_g1_4
 (28 6)  (790 390)  (790 390)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 390)  (792 390)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (42 6)  (804 390)  (804 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (48 6)  (810 390)  (810 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (13 7)  (775 391)  (775 391)  routing T_15_24.sp4_h_r_2 <X> T_15_24.sp4_h_l_40
 (16 7)  (778 391)  (778 391)  routing T_15_24.sp4_v_b_4 <X> T_15_24.lc_trk_g1_4
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (788 391)  (788 391)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 391)  (789 391)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 391)  (792 391)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 391)  (793 391)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 391)  (794 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 391)  (795 391)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.input_2_3
 (36 7)  (798 391)  (798 391)  LC_3 Logic Functioning bit
 (37 7)  (799 391)  (799 391)  LC_3 Logic Functioning bit
 (40 7)  (802 391)  (802 391)  LC_3 Logic Functioning bit
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (5 8)  (767 392)  (767 392)  routing T_15_24.sp4_v_t_43 <X> T_15_24.sp4_h_r_6
 (13 8)  (775 392)  (775 392)  routing T_15_24.sp4_h_l_45 <X> T_15_24.sp4_v_b_8
 (15 8)  (777 392)  (777 392)  routing T_15_24.sp4_h_r_41 <X> T_15_24.lc_trk_g2_1
 (16 8)  (778 392)  (778 392)  routing T_15_24.sp4_h_r_41 <X> T_15_24.lc_trk_g2_1
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.sp4_h_r_41 <X> T_15_24.lc_trk_g2_1
 (22 8)  (784 392)  (784 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 392)  (785 392)  routing T_15_24.sp4_v_t_30 <X> T_15_24.lc_trk_g2_3
 (24 8)  (786 392)  (786 392)  routing T_15_24.sp4_v_t_30 <X> T_15_24.lc_trk_g2_3
 (25 8)  (787 392)  (787 392)  routing T_15_24.wire_logic_cluster/lc_2/out <X> T_15_24.lc_trk_g2_2
 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 392)  (793 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 392)  (795 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 392)  (796 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 392)  (798 392)  LC_4 Logic Functioning bit
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (38 8)  (800 392)  (800 392)  LC_4 Logic Functioning bit
 (39 8)  (801 392)  (801 392)  LC_4 Logic Functioning bit
 (41 8)  (803 392)  (803 392)  LC_4 Logic Functioning bit
 (43 8)  (805 392)  (805 392)  LC_4 Logic Functioning bit
 (45 8)  (807 392)  (807 392)  LC_4 Logic Functioning bit
 (48 8)  (810 392)  (810 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (813 392)  (813 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (770 393)  (770 393)  routing T_15_24.sp4_v_t_41 <X> T_15_24.sp4_v_b_7
 (10 9)  (772 393)  (772 393)  routing T_15_24.sp4_v_t_41 <X> T_15_24.sp4_v_b_7
 (12 9)  (774 393)  (774 393)  routing T_15_24.sp4_h_l_45 <X> T_15_24.sp4_v_b_8
 (14 9)  (776 393)  (776 393)  routing T_15_24.sp4_h_r_24 <X> T_15_24.lc_trk_g2_0
 (15 9)  (777 393)  (777 393)  routing T_15_24.sp4_h_r_24 <X> T_15_24.lc_trk_g2_0
 (16 9)  (778 393)  (778 393)  routing T_15_24.sp4_h_r_24 <X> T_15_24.lc_trk_g2_0
 (17 9)  (779 393)  (779 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (780 393)  (780 393)  routing T_15_24.sp4_h_r_41 <X> T_15_24.lc_trk_g2_1
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 393)  (788 393)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 393)  (789 393)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 393)  (790 393)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 393)  (799 393)  LC_4 Logic Functioning bit
 (39 9)  (801 393)  (801 393)  LC_4 Logic Functioning bit
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (776 394)  (776 394)  routing T_15_24.sp4_h_r_36 <X> T_15_24.lc_trk_g2_4
 (15 10)  (777 394)  (777 394)  routing T_15_24.sp4_h_l_16 <X> T_15_24.lc_trk_g2_5
 (16 10)  (778 394)  (778 394)  routing T_15_24.sp4_h_l_16 <X> T_15_24.lc_trk_g2_5
 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 394)  (790 394)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 394)  (798 394)  LC_5 Logic Functioning bit
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (38 10)  (800 394)  (800 394)  LC_5 Logic Functioning bit
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (41 10)  (803 394)  (803 394)  LC_5 Logic Functioning bit
 (43 10)  (805 394)  (805 394)  LC_5 Logic Functioning bit
 (15 11)  (777 395)  (777 395)  routing T_15_24.sp4_h_r_36 <X> T_15_24.lc_trk_g2_4
 (16 11)  (778 395)  (778 395)  routing T_15_24.sp4_h_r_36 <X> T_15_24.lc_trk_g2_4
 (17 11)  (779 395)  (779 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 395)  (780 395)  routing T_15_24.sp4_h_l_16 <X> T_15_24.lc_trk_g2_5
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 395)  (786 395)  routing T_15_24.tnl_op_6 <X> T_15_24.lc_trk_g2_6
 (25 11)  (787 395)  (787 395)  routing T_15_24.tnl_op_6 <X> T_15_24.lc_trk_g2_6
 (28 11)  (790 395)  (790 395)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 395)  (792 395)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (38 11)  (800 395)  (800 395)  LC_5 Logic Functioning bit
 (12 12)  (774 396)  (774 396)  routing T_15_24.sp4_h_l_45 <X> T_15_24.sp4_h_r_11
 (14 12)  (776 396)  (776 396)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g3_0
 (15 12)  (777 396)  (777 396)  routing T_15_24.sp4_v_t_28 <X> T_15_24.lc_trk_g3_1
 (16 12)  (778 396)  (778 396)  routing T_15_24.sp4_v_t_28 <X> T_15_24.lc_trk_g3_1
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (783 396)  (783 396)  routing T_15_24.rgt_op_3 <X> T_15_24.lc_trk_g3_3
 (22 12)  (784 396)  (784 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 396)  (786 396)  routing T_15_24.rgt_op_3 <X> T_15_24.lc_trk_g3_3
 (26 12)  (788 396)  (788 396)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 396)  (789 396)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 396)  (795 396)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 396)  (796 396)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 396)  (798 396)  LC_6 Logic Functioning bit
 (41 12)  (803 396)  (803 396)  LC_6 Logic Functioning bit
 (43 12)  (805 396)  (805 396)  LC_6 Logic Functioning bit
 (50 12)  (812 396)  (812 396)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (775 397)  (775 397)  routing T_15_24.sp4_h_l_45 <X> T_15_24.sp4_h_r_11
 (14 13)  (776 397)  (776 397)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g3_0
 (15 13)  (777 397)  (777 397)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g3_0
 (16 13)  (778 397)  (778 397)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g3_0
 (17 13)  (779 397)  (779 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (784 397)  (784 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 397)  (785 397)  routing T_15_24.sp4_v_b_42 <X> T_15_24.lc_trk_g3_2
 (24 13)  (786 397)  (786 397)  routing T_15_24.sp4_v_b_42 <X> T_15_24.lc_trk_g3_2
 (28 13)  (790 397)  (790 397)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (38 13)  (800 397)  (800 397)  LC_6 Logic Functioning bit
 (40 13)  (802 397)  (802 397)  LC_6 Logic Functioning bit
 (42 13)  (804 397)  (804 397)  LC_6 Logic Functioning bit
 (46 13)  (808 397)  (808 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (776 398)  (776 398)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g3_4
 (15 14)  (777 398)  (777 398)  routing T_15_24.sp4_h_l_24 <X> T_15_24.lc_trk_g3_5
 (16 14)  (778 398)  (778 398)  routing T_15_24.sp4_h_l_24 <X> T_15_24.lc_trk_g3_5
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 398)  (780 398)  routing T_15_24.sp4_h_l_24 <X> T_15_24.lc_trk_g3_5
 (22 14)  (784 398)  (784 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 398)  (785 398)  routing T_15_24.sp4_v_b_47 <X> T_15_24.lc_trk_g3_7
 (24 14)  (786 398)  (786 398)  routing T_15_24.sp4_v_b_47 <X> T_15_24.lc_trk_g3_7
 (25 14)  (787 398)  (787 398)  routing T_15_24.sp4_h_r_46 <X> T_15_24.lc_trk_g3_6
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 398)  (789 398)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 398)  (790 398)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 398)  (792 398)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 398)  (795 398)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 398)  (796 398)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 398)  (798 398)  LC_7 Logic Functioning bit
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (38 14)  (800 398)  (800 398)  LC_7 Logic Functioning bit
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (42 14)  (804 398)  (804 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (53 14)  (815 398)  (815 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 399)  (785 399)  routing T_15_24.sp4_h_r_46 <X> T_15_24.lc_trk_g3_6
 (24 15)  (786 399)  (786 399)  routing T_15_24.sp4_h_r_46 <X> T_15_24.lc_trk_g3_6
 (25 15)  (787 399)  (787 399)  routing T_15_24.sp4_h_r_46 <X> T_15_24.lc_trk_g3_6
 (26 15)  (788 399)  (788 399)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 399)  (789 399)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 399)  (790 399)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 399)  (794 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 399)  (795 399)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_7
 (34 15)  (796 399)  (796 399)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_7
 (35 15)  (797 399)  (797 399)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_7
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (6 0)  (822 384)  (822 384)  routing T_16_24.sp4_h_r_7 <X> T_16_24.sp4_v_b_0
 (14 0)  (830 384)  (830 384)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g0_0
 (21 0)  (837 384)  (837 384)  routing T_16_24.sp4_h_r_11 <X> T_16_24.lc_trk_g0_3
 (22 0)  (838 384)  (838 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 384)  (839 384)  routing T_16_24.sp4_h_r_11 <X> T_16_24.lc_trk_g0_3
 (24 0)  (840 384)  (840 384)  routing T_16_24.sp4_h_r_11 <X> T_16_24.lc_trk_g0_3
 (26 0)  (842 384)  (842 384)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 384)  (846 384)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 384)  (850 384)  routing T_16_24.lc_trk_g1_0 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (37 0)  (853 384)  (853 384)  LC_0 Logic Functioning bit
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (51 0)  (867 384)  (867 384)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (869 384)  (869 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (11 1)  (827 385)  (827 385)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_h_r_2
 (13 1)  (829 385)  (829 385)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_h_r_2
 (15 1)  (831 385)  (831 385)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g0_0
 (17 1)  (833 385)  (833 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (38 1)  (854 385)  (854 385)  LC_0 Logic Functioning bit
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_3 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 386)  (830 386)  routing T_16_24.sp4_v_b_4 <X> T_16_24.lc_trk_g0_4
 (15 2)  (831 386)  (831 386)  routing T_16_24.sp4_h_r_13 <X> T_16_24.lc_trk_g0_5
 (16 2)  (832 386)  (832 386)  routing T_16_24.sp4_h_r_13 <X> T_16_24.lc_trk_g0_5
 (17 2)  (833 386)  (833 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 386)  (834 386)  routing T_16_24.sp4_h_r_13 <X> T_16_24.lc_trk_g0_5
 (21 2)  (837 386)  (837 386)  routing T_16_24.wire_logic_cluster/lc_7/out <X> T_16_24.lc_trk_g0_7
 (22 2)  (838 386)  (838 386)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 386)  (846 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 386)  (850 386)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 386)  (851 386)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.input_2_1
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (42 2)  (858 386)  (858 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (0 3)  (816 387)  (816 387)  routing T_16_24.glb_netwk_3 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (16 3)  (832 387)  (832 387)  routing T_16_24.sp4_v_b_4 <X> T_16_24.lc_trk_g0_4
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (843 387)  (843 387)  routing T_16_24.lc_trk_g1_0 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 387)  (847 387)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 387)  (848 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 387)  (849 387)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.input_2_1
 (35 3)  (851 387)  (851 387)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.input_2_1
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (37 3)  (853 387)  (853 387)  LC_1 Logic Functioning bit
 (40 3)  (856 387)  (856 387)  LC_1 Logic Functioning bit
 (41 3)  (857 387)  (857 387)  LC_1 Logic Functioning bit
 (52 3)  (868 387)  (868 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (830 388)  (830 388)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g1_0
 (15 4)  (831 388)  (831 388)  routing T_16_24.bot_op_1 <X> T_16_24.lc_trk_g1_1
 (17 4)  (833 388)  (833 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 388)  (839 388)  routing T_16_24.sp12_h_r_11 <X> T_16_24.lc_trk_g1_3
 (31 4)  (847 388)  (847 388)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (854 388)  (854 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (43 4)  (859 388)  (859 388)  LC_2 Logic Functioning bit
 (50 4)  (866 388)  (866 388)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (824 389)  (824 389)  routing T_16_24.sp4_h_l_47 <X> T_16_24.sp4_v_b_4
 (9 5)  (825 389)  (825 389)  routing T_16_24.sp4_h_l_47 <X> T_16_24.sp4_v_b_4
 (10 5)  (826 389)  (826 389)  routing T_16_24.sp4_h_l_47 <X> T_16_24.sp4_v_b_4
 (17 5)  (833 389)  (833 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 389)  (841 389)  routing T_16_24.sp4_r_v_b_26 <X> T_16_24.lc_trk_g1_2
 (31 5)  (847 389)  (847 389)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (42 5)  (858 389)  (858 389)  LC_2 Logic Functioning bit
 (43 5)  (859 389)  (859 389)  LC_2 Logic Functioning bit
 (51 5)  (867 389)  (867 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (821 390)  (821 390)  routing T_16_24.sp4_v_b_3 <X> T_16_24.sp4_h_l_38
 (6 6)  (822 390)  (822 390)  routing T_16_24.sp4_h_l_47 <X> T_16_24.sp4_v_t_38
 (8 6)  (824 390)  (824 390)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_h_l_41
 (9 6)  (825 390)  (825 390)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_h_l_41
 (14 6)  (830 390)  (830 390)  routing T_16_24.wire_logic_cluster/lc_4/out <X> T_16_24.lc_trk_g1_4
 (26 6)  (842 390)  (842 390)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 390)  (844 390)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 390)  (846 390)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 390)  (850 390)  routing T_16_24.lc_trk_g1_1 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 390)  (854 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (42 6)  (858 390)  (858 390)  LC_3 Logic Functioning bit
 (43 6)  (859 390)  (859 390)  LC_3 Logic Functioning bit
 (50 6)  (866 390)  (866 390)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (828 391)  (828 391)  routing T_16_24.sp4_h_l_40 <X> T_16_24.sp4_v_t_40
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 391)  (838 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (839 391)  (839 391)  routing T_16_24.sp12_h_l_21 <X> T_16_24.lc_trk_g1_6
 (25 7)  (841 391)  (841 391)  routing T_16_24.sp12_h_l_21 <X> T_16_24.lc_trk_g1_6
 (26 7)  (842 391)  (842 391)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 391)  (843 391)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 391)  (845 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (37 7)  (853 391)  (853 391)  LC_3 Logic Functioning bit
 (40 7)  (856 391)  (856 391)  LC_3 Logic Functioning bit
 (41 7)  (857 391)  (857 391)  LC_3 Logic Functioning bit
 (48 7)  (864 391)  (864 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (841 392)  (841 392)  routing T_16_24.sp12_v_t_1 <X> T_16_24.lc_trk_g2_2
 (26 8)  (842 392)  (842 392)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 392)  (843 392)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 392)  (850 392)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (37 8)  (853 392)  (853 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (41 8)  (857 392)  (857 392)  LC_4 Logic Functioning bit
 (43 8)  (859 392)  (859 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.sp12_v_t_1 <X> T_16_24.lc_trk_g2_2
 (25 9)  (841 393)  (841 393)  routing T_16_24.sp12_v_t_1 <X> T_16_24.lc_trk_g2_2
 (29 9)  (845 393)  (845 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 393)  (846 393)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (48 9)  (864 393)  (864 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (830 394)  (830 394)  routing T_16_24.sp4_v_t_17 <X> T_16_24.lc_trk_g2_4
 (15 10)  (831 394)  (831 394)  routing T_16_24.sp4_h_r_45 <X> T_16_24.lc_trk_g2_5
 (16 10)  (832 394)  (832 394)  routing T_16_24.sp4_h_r_45 <X> T_16_24.lc_trk_g2_5
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 394)  (834 394)  routing T_16_24.sp4_h_r_45 <X> T_16_24.lc_trk_g2_5
 (21 10)  (837 394)  (837 394)  routing T_16_24.sp4_v_t_26 <X> T_16_24.lc_trk_g2_7
 (22 10)  (838 394)  (838 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 394)  (839 394)  routing T_16_24.sp4_v_t_26 <X> T_16_24.lc_trk_g2_7
 (25 10)  (841 394)  (841 394)  routing T_16_24.sp4_h_r_46 <X> T_16_24.lc_trk_g2_6
 (26 10)  (842 394)  (842 394)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 394)  (843 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 394)  (844 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 394)  (846 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 394)  (847 394)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (37 10)  (853 394)  (853 394)  LC_5 Logic Functioning bit
 (38 10)  (854 394)  (854 394)  LC_5 Logic Functioning bit
 (41 10)  (857 394)  (857 394)  LC_5 Logic Functioning bit
 (43 10)  (859 394)  (859 394)  LC_5 Logic Functioning bit
 (16 11)  (832 395)  (832 395)  routing T_16_24.sp4_v_t_17 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (834 395)  (834 395)  routing T_16_24.sp4_h_r_45 <X> T_16_24.lc_trk_g2_5
 (21 11)  (837 395)  (837 395)  routing T_16_24.sp4_v_t_26 <X> T_16_24.lc_trk_g2_7
 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 395)  (839 395)  routing T_16_24.sp4_h_r_46 <X> T_16_24.lc_trk_g2_6
 (24 11)  (840 395)  (840 395)  routing T_16_24.sp4_h_r_46 <X> T_16_24.lc_trk_g2_6
 (25 11)  (841 395)  (841 395)  routing T_16_24.sp4_h_r_46 <X> T_16_24.lc_trk_g2_6
 (28 11)  (844 395)  (844 395)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 395)  (847 395)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 395)  (848 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 395)  (851 395)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.input_2_5
 (36 11)  (852 395)  (852 395)  LC_5 Logic Functioning bit
 (39 11)  (855 395)  (855 395)  LC_5 Logic Functioning bit
 (40 11)  (856 395)  (856 395)  LC_5 Logic Functioning bit
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 396)  (849 396)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 396)  (850 396)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 396)  (853 396)  LC_6 Logic Functioning bit
 (39 12)  (855 396)  (855 396)  LC_6 Logic Functioning bit
 (41 12)  (857 396)  (857 396)  LC_6 Logic Functioning bit
 (43 12)  (859 396)  (859 396)  LC_6 Logic Functioning bit
 (52 12)  (868 396)  (868 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (821 397)  (821 397)  routing T_16_24.sp4_h_r_9 <X> T_16_24.sp4_v_b_9
 (11 13)  (827 397)  (827 397)  routing T_16_24.sp4_h_l_46 <X> T_16_24.sp4_h_r_11
 (14 13)  (830 397)  (830 397)  routing T_16_24.sp4_h_r_24 <X> T_16_24.lc_trk_g3_0
 (15 13)  (831 397)  (831 397)  routing T_16_24.sp4_h_r_24 <X> T_16_24.lc_trk_g3_0
 (16 13)  (832 397)  (832 397)  routing T_16_24.sp4_h_r_24 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (40 13)  (856 397)  (856 397)  LC_6 Logic Functioning bit
 (42 13)  (858 397)  (858 397)  LC_6 Logic Functioning bit
 (4 14)  (820 398)  (820 398)  routing T_16_24.sp4_h_r_3 <X> T_16_24.sp4_v_t_44
 (6 14)  (822 398)  (822 398)  routing T_16_24.sp4_h_r_3 <X> T_16_24.sp4_v_t_44
 (15 14)  (831 398)  (831 398)  routing T_16_24.sp4_h_l_16 <X> T_16_24.lc_trk_g3_5
 (16 14)  (832 398)  (832 398)  routing T_16_24.sp4_h_l_16 <X> T_16_24.lc_trk_g3_5
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (842 398)  (842 398)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 398)  (844 398)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 398)  (852 398)  LC_7 Logic Functioning bit
 (38 14)  (854 398)  (854 398)  LC_7 Logic Functioning bit
 (41 14)  (857 398)  (857 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (45 14)  (861 398)  (861 398)  LC_7 Logic Functioning bit
 (47 14)  (863 398)  (863 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (821 399)  (821 399)  routing T_16_24.sp4_h_r_3 <X> T_16_24.sp4_v_t_44
 (18 15)  (834 399)  (834 399)  routing T_16_24.sp4_h_l_16 <X> T_16_24.lc_trk_g3_5
 (26 15)  (842 399)  (842 399)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 399)  (846 399)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 399)  (852 399)  LC_7 Logic Functioning bit
 (38 15)  (854 399)  (854 399)  LC_7 Logic Functioning bit
 (40 15)  (856 399)  (856 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit
 (48 15)  (864 399)  (864 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_24

 (4 0)  (878 384)  (878 384)  routing T_17_24.sp4_v_t_37 <X> T_17_24.sp4_v_b_0
 (11 0)  (885 384)  (885 384)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_2
 (13 0)  (887 384)  (887 384)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_2
 (14 0)  (888 384)  (888 384)  routing T_17_24.lft_op_0 <X> T_17_24.lc_trk_g0_0
 (8 1)  (882 385)  (882 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (9 1)  (883 385)  (883 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (10 1)  (884 385)  (884 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (12 1)  (886 385)  (886 385)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_2
 (15 1)  (889 385)  (889 385)  routing T_17_24.lft_op_0 <X> T_17_24.lc_trk_g0_0
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 385)  (899 385)  routing T_17_24.sp4_r_v_b_33 <X> T_17_24.lc_trk_g0_2
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_3 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (895 386)  (895 386)  routing T_17_24.sp4_v_b_15 <X> T_17_24.lc_trk_g0_7
 (22 2)  (896 386)  (896 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 386)  (897 386)  routing T_17_24.sp4_v_b_15 <X> T_17_24.lc_trk_g0_7
 (26 2)  (900 386)  (900 386)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 386)  (907 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 386)  (909 386)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.input_2_1
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (37 2)  (911 386)  (911 386)  LC_1 Logic Functioning bit
 (39 2)  (913 386)  (913 386)  LC_1 Logic Functioning bit
 (43 2)  (917 386)  (917 386)  LC_1 Logic Functioning bit
 (45 2)  (919 386)  (919 386)  LC_1 Logic Functioning bit
 (46 2)  (920 386)  (920 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (925 386)  (925 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (874 387)  (874 387)  routing T_17_24.glb_netwk_3 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (21 3)  (895 387)  (895 387)  routing T_17_24.sp4_v_b_15 <X> T_17_24.lc_trk_g0_7
 (26 3)  (900 387)  (900 387)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 387)  (902 387)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 387)  (906 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 387)  (909 387)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.input_2_1
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (37 3)  (911 387)  (911 387)  LC_1 Logic Functioning bit
 (38 3)  (912 387)  (912 387)  LC_1 Logic Functioning bit
 (42 3)  (916 387)  (916 387)  LC_1 Logic Functioning bit
 (5 4)  (879 388)  (879 388)  routing T_17_24.sp4_v_b_9 <X> T_17_24.sp4_h_r_3
 (21 4)  (895 388)  (895 388)  routing T_17_24.wire_logic_cluster/lc_3/out <X> T_17_24.lc_trk_g1_3
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 388)  (904 388)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 388)  (907 388)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 388)  (908 388)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 388)  (910 388)  LC_2 Logic Functioning bit
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (38 4)  (912 388)  (912 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (43 4)  (917 388)  (917 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (4 5)  (878 389)  (878 389)  routing T_17_24.sp4_v_b_9 <X> T_17_24.sp4_h_r_3
 (6 5)  (880 389)  (880 389)  routing T_17_24.sp4_v_b_9 <X> T_17_24.sp4_h_r_3
 (26 5)  (900 389)  (900 389)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 389)  (904 389)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 389)  (905 389)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 389)  (911 389)  LC_2 Logic Functioning bit
 (39 5)  (913 389)  (913 389)  LC_2 Logic Functioning bit
 (48 5)  (922 389)  (922 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (926 389)  (926 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (13 6)  (887 390)  (887 390)  routing T_17_24.sp4_v_b_5 <X> T_17_24.sp4_v_t_40
 (14 6)  (888 390)  (888 390)  routing T_17_24.wire_logic_cluster/lc_4/out <X> T_17_24.lc_trk_g1_4
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 390)  (892 390)  routing T_17_24.wire_logic_cluster/lc_5/out <X> T_17_24.lc_trk_g1_5
 (22 6)  (896 390)  (896 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (900 390)  (900 390)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 390)  (901 390)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 390)  (904 390)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (37 6)  (911 390)  (911 390)  LC_3 Logic Functioning bit
 (38 6)  (912 390)  (912 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (43 6)  (917 390)  (917 390)  LC_3 Logic Functioning bit
 (45 6)  (919 390)  (919 390)  LC_3 Logic Functioning bit
 (48 6)  (922 390)  (922 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (895 391)  (895 391)  routing T_17_24.sp4_r_v_b_31 <X> T_17_24.lc_trk_g1_7
 (26 7)  (900 391)  (900 391)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 391)  (902 391)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 391)  (905 391)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (38 7)  (912 391)  (912 391)  LC_3 Logic Functioning bit
 (2 8)  (876 392)  (876 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (45 8)  (919 392)  (919 392)  LC_4 Logic Functioning bit
 (3 9)  (877 393)  (877 393)  routing T_17_24.sp12_h_l_22 <X> T_17_24.sp12_v_b_1
 (14 9)  (888 393)  (888 393)  routing T_17_24.sp4_h_r_24 <X> T_17_24.lc_trk_g2_0
 (15 9)  (889 393)  (889 393)  routing T_17_24.sp4_h_r_24 <X> T_17_24.lc_trk_g2_0
 (16 9)  (890 393)  (890 393)  routing T_17_24.sp4_h_r_24 <X> T_17_24.lc_trk_g2_0
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 393)  (911 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (48 9)  (922 393)  (922 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (885 394)  (885 394)  routing T_17_24.sp4_v_b_5 <X> T_17_24.sp4_v_t_45
 (21 10)  (895 394)  (895 394)  routing T_17_24.sp4_h_r_39 <X> T_17_24.lc_trk_g2_7
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 394)  (897 394)  routing T_17_24.sp4_h_r_39 <X> T_17_24.lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.sp4_h_r_39 <X> T_17_24.lc_trk_g2_7
 (26 10)  (900 394)  (900 394)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 394)  (902 394)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 394)  (905 394)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 394)  (908 394)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 394)  (910 394)  LC_5 Logic Functioning bit
 (37 10)  (911 394)  (911 394)  LC_5 Logic Functioning bit
 (38 10)  (912 394)  (912 394)  LC_5 Logic Functioning bit
 (39 10)  (913 394)  (913 394)  LC_5 Logic Functioning bit
 (41 10)  (915 394)  (915 394)  LC_5 Logic Functioning bit
 (43 10)  (917 394)  (917 394)  LC_5 Logic Functioning bit
 (45 10)  (919 394)  (919 394)  LC_5 Logic Functioning bit
 (46 10)  (920 394)  (920 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (879 395)  (879 395)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_t_43
 (8 11)  (882 395)  (882 395)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_t_42
 (12 11)  (886 395)  (886 395)  routing T_17_24.sp4_v_b_5 <X> T_17_24.sp4_v_t_45
 (22 11)  (896 395)  (896 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 395)  (897 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (24 11)  (898 395)  (898 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (25 11)  (899 395)  (899 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (26 11)  (900 395)  (900 395)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 395)  (902 395)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 395)  (910 395)  LC_5 Logic Functioning bit
 (38 11)  (912 395)  (912 395)  LC_5 Logic Functioning bit
 (52 11)  (926 395)  (926 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 396)  (892 396)  routing T_17_24.wire_logic_cluster/lc_1/out <X> T_17_24.lc_trk_g3_1
 (25 12)  (899 396)  (899 396)  routing T_17_24.wire_logic_cluster/lc_2/out <X> T_17_24.lc_trk_g3_2
 (26 12)  (900 396)  (900 396)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 396)  (902 396)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 396)  (904 396)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 396)  (905 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 396)  (907 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 396)  (908 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 396)  (910 396)  LC_6 Logic Functioning bit
 (37 12)  (911 396)  (911 396)  LC_6 Logic Functioning bit
 (38 12)  (912 396)  (912 396)  LC_6 Logic Functioning bit
 (39 12)  (913 396)  (913 396)  LC_6 Logic Functioning bit
 (41 12)  (915 396)  (915 396)  LC_6 Logic Functioning bit
 (43 12)  (917 396)  (917 396)  LC_6 Logic Functioning bit
 (45 12)  (919 396)  (919 396)  LC_6 Logic Functioning bit
 (51 12)  (925 396)  (925 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (901 397)  (901 397)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 397)  (902 397)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 397)  (903 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 397)  (905 397)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 397)  (911 397)  LC_6 Logic Functioning bit
 (39 13)  (913 397)  (913 397)  LC_6 Logic Functioning bit
 (51 13)  (925 397)  (925 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (887 398)  (887 398)  routing T_17_24.sp4_h_r_11 <X> T_17_24.sp4_v_t_46
 (17 14)  (891 398)  (891 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (899 398)  (899 398)  routing T_17_24.wire_logic_cluster/lc_6/out <X> T_17_24.lc_trk_g3_6
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 398)  (905 398)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 398)  (907 398)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 398)  (911 398)  LC_7 Logic Functioning bit
 (39 14)  (913 398)  (913 398)  LC_7 Logic Functioning bit
 (41 14)  (915 398)  (915 398)  LC_7 Logic Functioning bit
 (43 14)  (917 398)  (917 398)  LC_7 Logic Functioning bit
 (51 14)  (925 398)  (925 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (883 399)  (883 399)  routing T_17_24.sp4_v_b_2 <X> T_17_24.sp4_v_t_47
 (10 15)  (884 399)  (884 399)  routing T_17_24.sp4_v_b_2 <X> T_17_24.sp4_v_t_47
 (12 15)  (886 399)  (886 399)  routing T_17_24.sp4_h_r_11 <X> T_17_24.sp4_v_t_46
 (18 15)  (892 399)  (892 399)  routing T_17_24.sp4_r_v_b_45 <X> T_17_24.lc_trk_g3_5
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (905 399)  (905 399)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 399)  (911 399)  LC_7 Logic Functioning bit
 (39 15)  (913 399)  (913 399)  LC_7 Logic Functioning bit
 (41 15)  (915 399)  (915 399)  LC_7 Logic Functioning bit
 (43 15)  (917 399)  (917 399)  LC_7 Logic Functioning bit


LogicTile_18_24

 (13 0)  (941 384)  (941 384)  routing T_18_24.sp4_h_l_39 <X> T_18_24.sp4_v_b_2
 (25 0)  (953 384)  (953 384)  routing T_18_24.sp4_v_b_2 <X> T_18_24.lc_trk_g0_2
 (28 0)  (956 384)  (956 384)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 384)  (958 384)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 384)  (962 384)  routing T_18_24.lc_trk_g1_0 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (37 0)  (965 384)  (965 384)  LC_0 Logic Functioning bit
 (38 0)  (966 384)  (966 384)  LC_0 Logic Functioning bit
 (39 0)  (967 384)  (967 384)  LC_0 Logic Functioning bit
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (43 0)  (971 384)  (971 384)  LC_0 Logic Functioning bit
 (45 0)  (973 384)  (973 384)  LC_0 Logic Functioning bit
 (12 1)  (940 385)  (940 385)  routing T_18_24.sp4_h_l_39 <X> T_18_24.sp4_v_b_2
 (22 1)  (950 385)  (950 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (951 385)  (951 385)  routing T_18_24.sp4_v_b_2 <X> T_18_24.lc_trk_g0_2
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 385)  (964 385)  LC_0 Logic Functioning bit
 (38 1)  (966 385)  (966 385)  LC_0 Logic Functioning bit
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_3 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (933 386)  (933 386)  routing T_18_24.sp4_v_t_37 <X> T_18_24.sp4_h_l_37
 (17 2)  (945 386)  (945 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (954 386)  (954 386)  routing T_18_24.lc_trk_g0_5 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 386)  (955 386)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 386)  (956 386)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 386)  (964 386)  LC_1 Logic Functioning bit
 (38 2)  (966 386)  (966 386)  LC_1 Logic Functioning bit
 (41 2)  (969 386)  (969 386)  LC_1 Logic Functioning bit
 (43 2)  (971 386)  (971 386)  LC_1 Logic Functioning bit
 (45 2)  (973 386)  (973 386)  LC_1 Logic Functioning bit
 (0 3)  (928 387)  (928 387)  routing T_18_24.glb_netwk_3 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (6 3)  (934 387)  (934 387)  routing T_18_24.sp4_v_t_37 <X> T_18_24.sp4_h_l_37
 (18 3)  (946 387)  (946 387)  routing T_18_24.sp4_r_v_b_29 <X> T_18_24.lc_trk_g0_5
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp12_h_l_21 <X> T_18_24.lc_trk_g0_6
 (25 3)  (953 387)  (953 387)  routing T_18_24.sp12_h_l_21 <X> T_18_24.lc_trk_g0_6
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 387)  (959 387)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 387)  (965 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (41 3)  (969 387)  (969 387)  LC_1 Logic Functioning bit
 (43 3)  (971 387)  (971 387)  LC_1 Logic Functioning bit
 (46 3)  (974 387)  (974 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (942 388)  (942 388)  routing T_18_24.wire_logic_cluster/lc_0/out <X> T_18_24.lc_trk_g1_0
 (21 4)  (949 388)  (949 388)  routing T_18_24.wire_logic_cluster/lc_3/out <X> T_18_24.lc_trk_g1_3
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 388)  (954 388)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 388)  (956 388)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 388)  (959 388)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 388)  (962 388)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 388)  (964 388)  LC_2 Logic Functioning bit
 (37 4)  (965 388)  (965 388)  LC_2 Logic Functioning bit
 (38 4)  (966 388)  (966 388)  LC_2 Logic Functioning bit
 (39 4)  (967 388)  (967 388)  LC_2 Logic Functioning bit
 (48 4)  (976 388)  (976 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (945 389)  (945 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (954 389)  (954 389)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 389)  (958 389)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 389)  (959 389)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 389)  (964 389)  LC_2 Logic Functioning bit
 (37 5)  (965 389)  (965 389)  LC_2 Logic Functioning bit
 (38 5)  (966 389)  (966 389)  LC_2 Logic Functioning bit
 (39 5)  (967 389)  (967 389)  LC_2 Logic Functioning bit
 (40 5)  (968 389)  (968 389)  LC_2 Logic Functioning bit
 (42 5)  (970 389)  (970 389)  LC_2 Logic Functioning bit
 (6 6)  (934 390)  (934 390)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_v_t_38
 (14 6)  (942 390)  (942 390)  routing T_18_24.sp4_v_t_1 <X> T_18_24.lc_trk_g1_4
 (25 6)  (953 390)  (953 390)  routing T_18_24.sp4_h_r_14 <X> T_18_24.lc_trk_g1_6
 (26 6)  (954 390)  (954 390)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 390)  (955 390)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 390)  (964 390)  LC_3 Logic Functioning bit
 (38 6)  (966 390)  (966 390)  LC_3 Logic Functioning bit
 (41 6)  (969 390)  (969 390)  LC_3 Logic Functioning bit
 (43 6)  (971 390)  (971 390)  LC_3 Logic Functioning bit
 (45 6)  (973 390)  (973 390)  LC_3 Logic Functioning bit
 (46 6)  (974 390)  (974 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (979 390)  (979 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (933 391)  (933 391)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_v_t_38
 (14 7)  (942 391)  (942 391)  routing T_18_24.sp4_v_t_1 <X> T_18_24.lc_trk_g1_4
 (16 7)  (944 391)  (944 391)  routing T_18_24.sp4_v_t_1 <X> T_18_24.lc_trk_g1_4
 (17 7)  (945 391)  (945 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 391)  (951 391)  routing T_18_24.sp4_h_r_14 <X> T_18_24.lc_trk_g1_6
 (24 7)  (952 391)  (952 391)  routing T_18_24.sp4_h_r_14 <X> T_18_24.lc_trk_g1_6
 (27 7)  (955 391)  (955 391)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 391)  (958 391)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 391)  (959 391)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 391)  (965 391)  LC_3 Logic Functioning bit
 (39 7)  (967 391)  (967 391)  LC_3 Logic Functioning bit
 (41 7)  (969 391)  (969 391)  LC_3 Logic Functioning bit
 (43 7)  (971 391)  (971 391)  LC_3 Logic Functioning bit
 (52 7)  (980 391)  (980 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (932 392)  (932 392)  routing T_18_24.sp4_h_l_43 <X> T_18_24.sp4_v_b_6
 (21 8)  (949 392)  (949 392)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g2_3
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (951 392)  (951 392)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g2_3
 (5 9)  (933 393)  (933 393)  routing T_18_24.sp4_h_l_43 <X> T_18_24.sp4_v_b_6
 (21 9)  (949 393)  (949 393)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g2_3
 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (943 394)  (943 394)  routing T_18_24.sp12_v_t_2 <X> T_18_24.lc_trk_g2_5
 (17 10)  (945 394)  (945 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (946 394)  (946 394)  routing T_18_24.sp12_v_t_2 <X> T_18_24.lc_trk_g2_5
 (27 10)  (955 394)  (955 394)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 394)  (956 394)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 394)  (958 394)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 394)  (964 394)  LC_5 Logic Functioning bit
 (38 10)  (966 394)  (966 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (45 10)  (973 394)  (973 394)  LC_5 Logic Functioning bit
 (10 11)  (938 395)  (938 395)  routing T_18_24.sp4_h_l_39 <X> T_18_24.sp4_v_t_42
 (18 11)  (946 395)  (946 395)  routing T_18_24.sp12_v_t_2 <X> T_18_24.lc_trk_g2_5
 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (951 395)  (951 395)  routing T_18_24.sp12_v_t_21 <X> T_18_24.lc_trk_g2_6
 (25 11)  (953 395)  (953 395)  routing T_18_24.sp12_v_t_21 <X> T_18_24.lc_trk_g2_6
 (26 11)  (954 395)  (954 395)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 395)  (955 395)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 395)  (956 395)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 395)  (959 395)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 395)  (965 395)  LC_5 Logic Functioning bit
 (39 11)  (967 395)  (967 395)  LC_5 Logic Functioning bit
 (41 11)  (969 395)  (969 395)  LC_5 Logic Functioning bit
 (43 11)  (971 395)  (971 395)  LC_5 Logic Functioning bit
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 396)  (946 396)  routing T_18_24.wire_logic_cluster/lc_1/out <X> T_18_24.lc_trk_g3_1
 (25 12)  (953 396)  (953 396)  routing T_18_24.sp12_v_t_1 <X> T_18_24.lc_trk_g3_2
 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (952 397)  (952 397)  routing T_18_24.sp12_v_t_1 <X> T_18_24.lc_trk_g3_2
 (25 13)  (953 397)  (953 397)  routing T_18_24.sp12_v_t_1 <X> T_18_24.lc_trk_g3_2
 (6 14)  (934 398)  (934 398)  routing T_18_24.sp4_h_l_41 <X> T_18_24.sp4_v_t_44
 (8 14)  (936 398)  (936 398)  routing T_18_24.sp4_h_r_2 <X> T_18_24.sp4_h_l_47
 (10 14)  (938 398)  (938 398)  routing T_18_24.sp4_h_r_2 <X> T_18_24.sp4_h_l_47
 (12 14)  (940 398)  (940 398)  routing T_18_24.sp4_v_t_40 <X> T_18_24.sp4_h_l_46
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 398)  (946 398)  routing T_18_24.wire_logic_cluster/lc_5/out <X> T_18_24.lc_trk_g3_5
 (25 14)  (953 398)  (953 398)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g3_6
 (26 14)  (954 398)  (954 398)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 398)  (955 398)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 398)  (956 398)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 398)  (959 398)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 398)  (961 398)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (37 14)  (965 398)  (965 398)  LC_7 Logic Functioning bit
 (38 14)  (966 398)  (966 398)  LC_7 Logic Functioning bit
 (39 14)  (967 398)  (967 398)  LC_7 Logic Functioning bit
 (11 15)  (939 399)  (939 399)  routing T_18_24.sp4_v_t_40 <X> T_18_24.sp4_h_l_46
 (13 15)  (941 399)  (941 399)  routing T_18_24.sp4_v_t_40 <X> T_18_24.sp4_h_l_46
 (22 15)  (950 399)  (950 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 399)  (951 399)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g3_6
 (25 15)  (953 399)  (953 399)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g3_6
 (26 15)  (954 399)  (954 399)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 399)  (955 399)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (40 15)  (968 399)  (968 399)  LC_7 Logic Functioning bit
 (41 15)  (969 399)  (969 399)  LC_7 Logic Functioning bit
 (42 15)  (970 399)  (970 399)  LC_7 Logic Functioning bit
 (43 15)  (971 399)  (971 399)  LC_7 Logic Functioning bit
 (51 15)  (979 399)  (979 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (980 399)  (980 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_24

 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_3 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 387)  (982 387)  routing T_19_24.glb_netwk_3 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (0 4)  (982 388)  (982 388)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 4)  (983 388)  (983 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (993 388)  (993 388)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_v_b_5
 (13 4)  (995 388)  (995 388)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_v_b_5
 (22 4)  (1004 388)  (1004 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 388)  (1005 388)  routing T_19_24.sp4_h_r_3 <X> T_19_24.lc_trk_g1_3
 (24 4)  (1006 388)  (1006 388)  routing T_19_24.sp4_h_r_3 <X> T_19_24.lc_trk_g1_3
 (0 5)  (982 389)  (982 389)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 5)  (983 389)  (983 389)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (6 5)  (988 389)  (988 389)  routing T_19_24.sp4_h_l_38 <X> T_19_24.sp4_h_r_3
 (12 5)  (994 389)  (994 389)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_v_b_5
 (21 5)  (1003 389)  (1003 389)  routing T_19_24.sp4_h_r_3 <X> T_19_24.lc_trk_g1_3
 (26 6)  (1008 390)  (1008 390)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 390)  (1009 390)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 390)  (1013 390)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 390)  (1015 390)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 390)  (1020 390)  LC_3 Logic Functioning bit
 (45 6)  (1027 390)  (1027 390)  LC_3 Logic Functioning bit
 (26 7)  (1008 391)  (1008 391)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 391)  (1010 391)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 391)  (1011 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 391)  (1012 391)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 391)  (1014 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1015 391)  (1015 391)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.input_2_3
 (34 7)  (1016 391)  (1016 391)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.input_2_3
 (36 7)  (1018 391)  (1018 391)  LC_3 Logic Functioning bit
 (38 7)  (1020 391)  (1020 391)  LC_3 Logic Functioning bit
 (39 7)  (1021 391)  (1021 391)  LC_3 Logic Functioning bit
 (41 7)  (1023 391)  (1023 391)  LC_3 Logic Functioning bit
 (43 7)  (1025 391)  (1025 391)  LC_3 Logic Functioning bit
 (47 7)  (1029 391)  (1029 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (996 394)  (996 394)  routing T_19_24.sp4_v_t_17 <X> T_19_24.lc_trk_g2_4
 (21 10)  (1003 394)  (1003 394)  routing T_19_24.sp4_h_r_39 <X> T_19_24.lc_trk_g2_7
 (22 10)  (1004 394)  (1004 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 394)  (1005 394)  routing T_19_24.sp4_h_r_39 <X> T_19_24.lc_trk_g2_7
 (24 10)  (1006 394)  (1006 394)  routing T_19_24.sp4_h_r_39 <X> T_19_24.lc_trk_g2_7
 (16 11)  (998 395)  (998 395)  routing T_19_24.sp4_v_t_17 <X> T_19_24.lc_trk_g2_4
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (996 396)  (996 396)  routing T_19_24.sp4_v_b_24 <X> T_19_24.lc_trk_g3_0
 (22 12)  (1004 396)  (1004 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 13)  (998 397)  (998 397)  routing T_19_24.sp4_v_b_24 <X> T_19_24.lc_trk_g3_0
 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_1_23

 (0 2)  (18 370)  (18 370)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (21 4)  (39 372)  (39 372)  routing T_1_23.sp12_h_r_3 <X> T_1_23.lc_trk_g1_3
 (22 4)  (40 372)  (40 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (42 372)  (42 372)  routing T_1_23.sp12_h_r_3 <X> T_1_23.lc_trk_g1_3
 (21 5)  (39 373)  (39 373)  routing T_1_23.sp12_h_r_3 <X> T_1_23.lc_trk_g1_3
 (16 6)  (34 374)  (34 374)  routing T_1_23.sp4_v_b_5 <X> T_1_23.lc_trk_g1_5
 (17 6)  (35 374)  (35 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (36 374)  (36 374)  routing T_1_23.sp4_v_b_5 <X> T_1_23.lc_trk_g1_5
 (26 10)  (44 378)  (44 378)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (46 378)  (46 378)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 378)  (47 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 378)  (48 378)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 378)  (50 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 378)  (52 378)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 378)  (55 378)  LC_5 Logic Functioning bit
 (39 10)  (57 378)  (57 378)  LC_5 Logic Functioning bit
 (45 10)  (63 378)  (63 378)  LC_5 Logic Functioning bit
 (51 10)  (69 378)  (69 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (40 379)  (40 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (45 379)  (45 379)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 379)  (46 379)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 379)  (47 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 379)  (48 379)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 379)  (49 379)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 379)  (54 379)  LC_5 Logic Functioning bit
 (37 11)  (55 379)  (55 379)  LC_5 Logic Functioning bit
 (38 11)  (56 379)  (56 379)  LC_5 Logic Functioning bit
 (39 11)  (57 379)  (57 379)  LC_5 Logic Functioning bit
 (44 11)  (62 379)  (62 379)  LC_5 Logic Functioning bit
 (46 11)  (64 379)  (64 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 14)  (19 382)  (19 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 383)  (18 383)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 383)  (19 383)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (14 15)  (32 383)  (32 383)  routing T_1_23.sp4_r_v_b_44 <X> T_1_23.lc_trk_g3_4
 (17 15)  (35 383)  (35 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_2_23

 (26 0)  (98 368)  (98 368)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 368)  (99 368)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 368)  (100 368)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 368)  (101 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 368)  (102 368)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 368)  (103 368)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 368)  (104 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 368)  (106 368)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 368)  (109 368)  LC_0 Logic Functioning bit
 (39 0)  (111 368)  (111 368)  LC_0 Logic Functioning bit
 (45 0)  (117 368)  (117 368)  LC_0 Logic Functioning bit
 (46 0)  (118 368)  (118 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (98 369)  (98 369)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 369)  (101 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 369)  (108 369)  LC_0 Logic Functioning bit
 (37 1)  (109 369)  (109 369)  LC_0 Logic Functioning bit
 (38 1)  (110 369)  (110 369)  LC_0 Logic Functioning bit
 (39 1)  (111 369)  (111 369)  LC_0 Logic Functioning bit
 (44 1)  (116 369)  (116 369)  LC_0 Logic Functioning bit
 (0 2)  (72 370)  (72 370)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (74 370)  (74 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (97 370)  (97 370)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g0_6
 (0 3)  (72 371)  (72 371)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (22 3)  (94 371)  (94 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (95 371)  (95 371)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g0_6
 (25 3)  (97 371)  (97 371)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g0_6
 (13 6)  (85 374)  (85 374)  routing T_2_23.sp4_v_b_5 <X> T_2_23.sp4_v_t_40
 (14 7)  (86 375)  (86 375)  routing T_2_23.sp4_h_r_4 <X> T_2_23.lc_trk_g1_4
 (15 7)  (87 375)  (87 375)  routing T_2_23.sp4_h_r_4 <X> T_2_23.lc_trk_g1_4
 (16 7)  (88 375)  (88 375)  routing T_2_23.sp4_h_r_4 <X> T_2_23.lc_trk_g1_4
 (17 7)  (89 375)  (89 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 10)  (86 378)  (86 378)  routing T_2_23.rgt_op_4 <X> T_2_23.lc_trk_g2_4
 (15 11)  (87 379)  (87 379)  routing T_2_23.rgt_op_4 <X> T_2_23.lc_trk_g2_4
 (17 11)  (89 379)  (89 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (0 14)  (72 382)  (72 382)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 382)  (73 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (73 383)  (73 383)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (15 15)  (87 383)  (87 383)  routing T_2_23.sp4_v_t_33 <X> T_2_23.lc_trk_g3_4
 (16 15)  (88 383)  (88 383)  routing T_2_23.sp4_v_t_33 <X> T_2_23.lc_trk_g3_4
 (17 15)  (89 383)  (89 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_3_23

 (5 0)  (131 368)  (131 368)  routing T_3_23.sp4_v_t_37 <X> T_3_23.sp4_h_r_0
 (15 0)  (141 368)  (141 368)  routing T_3_23.sp4_h_r_1 <X> T_3_23.lc_trk_g0_1
 (16 0)  (142 368)  (142 368)  routing T_3_23.sp4_h_r_1 <X> T_3_23.lc_trk_g0_1
 (17 0)  (143 368)  (143 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (152 368)  (152 368)  routing T_3_23.lc_trk_g0_4 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 368)  (155 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 368)  (157 368)  routing T_3_23.lc_trk_g0_5 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 368)  (158 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 368)  (162 368)  LC_0 Logic Functioning bit
 (15 1)  (141 369)  (141 369)  routing T_3_23.bot_op_0 <X> T_3_23.lc_trk_g0_0
 (17 1)  (143 369)  (143 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (144 369)  (144 369)  routing T_3_23.sp4_h_r_1 <X> T_3_23.lc_trk_g0_1
 (29 1)  (155 369)  (155 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 369)  (158 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (159 369)  (159 369)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.input_2_0
 (34 1)  (160 369)  (160 369)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.input_2_0
 (53 1)  (179 369)  (179 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 370)  (126 370)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 370)  (141 370)  routing T_3_23.sp4_h_r_5 <X> T_3_23.lc_trk_g0_5
 (16 2)  (142 370)  (142 370)  routing T_3_23.sp4_h_r_5 <X> T_3_23.lc_trk_g0_5
 (17 2)  (143 370)  (143 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (147 370)  (147 370)  routing T_3_23.sp4_v_b_7 <X> T_3_23.lc_trk_g0_7
 (22 2)  (148 370)  (148 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (149 370)  (149 370)  routing T_3_23.sp4_v_b_7 <X> T_3_23.lc_trk_g0_7
 (26 2)  (152 370)  (152 370)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 370)  (155 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 370)  (156 370)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 370)  (157 370)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 370)  (159 370)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 370)  (160 370)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 370)  (163 370)  LC_1 Logic Functioning bit
 (39 2)  (165 370)  (165 370)  LC_1 Logic Functioning bit
 (45 2)  (171 370)  (171 370)  LC_1 Logic Functioning bit
 (46 2)  (172 370)  (172 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (126 371)  (126 371)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (14 3)  (140 371)  (140 371)  routing T_3_23.sp4_h_r_4 <X> T_3_23.lc_trk_g0_4
 (15 3)  (141 371)  (141 371)  routing T_3_23.sp4_h_r_4 <X> T_3_23.lc_trk_g0_4
 (16 3)  (142 371)  (142 371)  routing T_3_23.sp4_h_r_4 <X> T_3_23.lc_trk_g0_4
 (17 3)  (143 371)  (143 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (144 371)  (144 371)  routing T_3_23.sp4_h_r_5 <X> T_3_23.lc_trk_g0_5
 (22 3)  (148 371)  (148 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (149 371)  (149 371)  routing T_3_23.sp4_v_b_22 <X> T_3_23.lc_trk_g0_6
 (24 3)  (150 371)  (150 371)  routing T_3_23.sp4_v_b_22 <X> T_3_23.lc_trk_g0_6
 (27 3)  (153 371)  (153 371)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 371)  (156 371)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 371)  (157 371)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 371)  (162 371)  LC_1 Logic Functioning bit
 (37 3)  (163 371)  (163 371)  LC_1 Logic Functioning bit
 (38 3)  (164 371)  (164 371)  LC_1 Logic Functioning bit
 (39 3)  (165 371)  (165 371)  LC_1 Logic Functioning bit
 (44 3)  (170 371)  (170 371)  LC_1 Logic Functioning bit
 (46 3)  (172 371)  (172 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (11 4)  (137 372)  (137 372)  routing T_3_23.sp4_v_t_39 <X> T_3_23.sp4_v_b_5
 (26 4)  (152 372)  (152 372)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 372)  (155 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 372)  (157 372)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 372)  (158 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (162 372)  (162 372)  LC_2 Logic Functioning bit
 (12 5)  (138 373)  (138 373)  routing T_3_23.sp4_v_t_39 <X> T_3_23.sp4_v_b_5
 (26 5)  (152 373)  (152 373)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 373)  (153 373)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 373)  (155 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 373)  (157 373)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 373)  (158 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (159 373)  (159 373)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.input_2_2
 (34 5)  (160 373)  (160 373)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.input_2_2
 (51 5)  (177 373)  (177 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (130 374)  (130 374)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_v_t_38
 (15 6)  (141 374)  (141 374)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (16 6)  (142 374)  (142 374)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (17 6)  (143 374)  (143 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (144 374)  (144 374)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (22 6)  (148 374)  (148 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (149 374)  (149 374)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g1_7
 (24 6)  (150 374)  (150 374)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g1_7
 (26 6)  (152 374)  (152 374)  routing T_3_23.lc_trk_g0_5 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 374)  (153 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 374)  (154 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 374)  (156 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 374)  (157 374)  routing T_3_23.lc_trk_g0_4 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 374)  (162 374)  LC_3 Logic Functioning bit
 (47 6)  (173 374)  (173 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (131 375)  (131 375)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_v_t_38
 (14 7)  (140 375)  (140 375)  routing T_3_23.sp4_r_v_b_28 <X> T_3_23.lc_trk_g1_4
 (17 7)  (143 375)  (143 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (144 375)  (144 375)  routing T_3_23.sp4_h_r_21 <X> T_3_23.lc_trk_g1_5
 (29 7)  (155 375)  (155 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 375)  (158 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (5 8)  (131 376)  (131 376)  routing T_3_23.sp4_v_t_43 <X> T_3_23.sp4_h_r_6
 (6 8)  (132 376)  (132 376)  routing T_3_23.sp4_h_r_1 <X> T_3_23.sp4_v_b_6
 (26 8)  (152 376)  (152 376)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 376)  (155 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 376)  (157 376)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 376)  (158 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (161 376)  (161 376)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.input_2_4
 (36 8)  (162 376)  (162 376)  LC_4 Logic Functioning bit
 (26 9)  (152 377)  (152 377)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 377)  (153 377)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 377)  (155 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 377)  (157 377)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 377)  (158 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (159 377)  (159 377)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.input_2_4
 (34 9)  (160 377)  (160 377)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.input_2_4
 (14 10)  (140 378)  (140 378)  routing T_3_23.sp4_v_b_36 <X> T_3_23.lc_trk_g2_4
 (26 10)  (152 378)  (152 378)  routing T_3_23.lc_trk_g0_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 378)  (155 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 378)  (157 378)  routing T_3_23.lc_trk_g0_4 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (53 10)  (179 378)  (179 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (140 379)  (140 379)  routing T_3_23.sp4_v_b_36 <X> T_3_23.lc_trk_g2_4
 (16 11)  (142 379)  (142 379)  routing T_3_23.sp4_v_b_36 <X> T_3_23.lc_trk_g2_4
 (17 11)  (143 379)  (143 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (29 11)  (155 379)  (155 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 379)  (158 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (5 12)  (131 380)  (131 380)  routing T_3_23.sp4_v_b_9 <X> T_3_23.sp4_h_r_9
 (17 12)  (143 380)  (143 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 380)  (144 380)  routing T_3_23.wire_logic_cluster/lc_1/out <X> T_3_23.lc_trk_g3_1
 (26 12)  (152 380)  (152 380)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 380)  (155 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 380)  (157 380)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 380)  (158 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (162 380)  (162 380)  LC_6 Logic Functioning bit
 (6 13)  (132 381)  (132 381)  routing T_3_23.sp4_v_b_9 <X> T_3_23.sp4_h_r_9
 (26 13)  (152 381)  (152 381)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 381)  (153 381)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 381)  (155 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 381)  (157 381)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 381)  (158 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (53 13)  (179 381)  (179 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (126 382)  (126 382)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 382)  (127 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (141 382)  (141 382)  routing T_3_23.sp4_h_l_16 <X> T_3_23.lc_trk_g3_5
 (16 14)  (142 382)  (142 382)  routing T_3_23.sp4_h_l_16 <X> T_3_23.lc_trk_g3_5
 (17 14)  (143 382)  (143 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (147 382)  (147 382)  routing T_3_23.rgt_op_7 <X> T_3_23.lc_trk_g3_7
 (22 14)  (148 382)  (148 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 382)  (150 382)  routing T_3_23.rgt_op_7 <X> T_3_23.lc_trk_g3_7
 (26 14)  (152 382)  (152 382)  routing T_3_23.lc_trk_g0_5 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 382)  (153 382)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 382)  (155 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 382)  (156 382)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 382)  (157 382)  routing T_3_23.lc_trk_g0_4 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 382)  (158 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 382)  (162 382)  LC_7 Logic Functioning bit
 (1 15)  (127 383)  (127 383)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (144 383)  (144 383)  routing T_3_23.sp4_h_l_16 <X> T_3_23.lc_trk_g3_5
 (29 15)  (155 383)  (155 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (158 383)  (158 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (46 15)  (172 383)  (172 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_23

 (12 0)  (192 368)  (192 368)  routing T_4_23.sp4_v_b_8 <X> T_4_23.sp4_h_r_2
 (17 0)  (197 368)  (197 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (198 368)  (198 368)  routing T_4_23.bnr_op_1 <X> T_4_23.lc_trk_g0_1
 (26 0)  (206 368)  (206 368)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 368)  (208 368)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 368)  (209 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 368)  (210 368)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 368)  (212 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (215 368)  (215 368)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_0
 (36 0)  (216 368)  (216 368)  LC_0 Logic Functioning bit
 (39 0)  (219 368)  (219 368)  LC_0 Logic Functioning bit
 (41 0)  (221 368)  (221 368)  LC_0 Logic Functioning bit
 (43 0)  (223 368)  (223 368)  LC_0 Logic Functioning bit
 (44 0)  (224 368)  (224 368)  LC_0 Logic Functioning bit
 (47 0)  (227 368)  (227 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (184 369)  (184 369)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_h_r_0
 (11 1)  (191 369)  (191 369)  routing T_4_23.sp4_v_b_8 <X> T_4_23.sp4_h_r_2
 (13 1)  (193 369)  (193 369)  routing T_4_23.sp4_v_b_8 <X> T_4_23.sp4_h_r_2
 (18 1)  (198 369)  (198 369)  routing T_4_23.bnr_op_1 <X> T_4_23.lc_trk_g0_1
 (26 1)  (206 369)  (206 369)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 369)  (207 369)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 369)  (209 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 369)  (210 369)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 369)  (212 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (213 369)  (213 369)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_0
 (34 1)  (214 369)  (214 369)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_0
 (37 1)  (217 369)  (217 369)  LC_0 Logic Functioning bit
 (39 1)  (219 369)  (219 369)  LC_0 Logic Functioning bit
 (41 1)  (221 369)  (221 369)  LC_0 Logic Functioning bit
 (42 1)  (222 369)  (222 369)  LC_0 Logic Functioning bit
 (49 1)  (229 369)  (229 369)  Carry_In_Mux bit 

 (17 2)  (197 370)  (197 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (198 370)  (198 370)  routing T_4_23.bnr_op_5 <X> T_4_23.lc_trk_g0_5
 (21 2)  (201 370)  (201 370)  routing T_4_23.sp4_h_l_2 <X> T_4_23.lc_trk_g0_7
 (22 2)  (202 370)  (202 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 370)  (203 370)  routing T_4_23.sp4_h_l_2 <X> T_4_23.lc_trk_g0_7
 (24 2)  (204 370)  (204 370)  routing T_4_23.sp4_h_l_2 <X> T_4_23.lc_trk_g0_7
 (26 2)  (206 370)  (206 370)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 370)  (207 370)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 370)  (208 370)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 370)  (210 370)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 370)  (216 370)  LC_1 Logic Functioning bit
 (38 2)  (218 370)  (218 370)  LC_1 Logic Functioning bit
 (39 2)  (219 370)  (219 370)  LC_1 Logic Functioning bit
 (41 2)  (221 370)  (221 370)  LC_1 Logic Functioning bit
 (42 2)  (222 370)  (222 370)  LC_1 Logic Functioning bit
 (43 2)  (223 370)  (223 370)  LC_1 Logic Functioning bit
 (44 2)  (224 370)  (224 370)  LC_1 Logic Functioning bit
 (48 2)  (228 370)  (228 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (8 3)  (188 371)  (188 371)  routing T_4_23.sp4_v_b_10 <X> T_4_23.sp4_v_t_36
 (10 3)  (190 371)  (190 371)  routing T_4_23.sp4_v_b_10 <X> T_4_23.sp4_v_t_36
 (18 3)  (198 371)  (198 371)  routing T_4_23.bnr_op_5 <X> T_4_23.lc_trk_g0_5
 (29 3)  (209 371)  (209 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 371)  (212 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (214 371)  (214 371)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.input_2_1
 (35 3)  (215 371)  (215 371)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.input_2_1
 (39 3)  (219 371)  (219 371)  LC_1 Logic Functioning bit
 (42 3)  (222 371)  (222 371)  LC_1 Logic Functioning bit
 (14 4)  (194 372)  (194 372)  routing T_4_23.bnr_op_0 <X> T_4_23.lc_trk_g1_0
 (16 4)  (196 372)  (196 372)  routing T_4_23.sp12_h_l_14 <X> T_4_23.lc_trk_g1_1
 (17 4)  (197 372)  (197 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (201 372)  (201 372)  routing T_4_23.bnr_op_3 <X> T_4_23.lc_trk_g1_3
 (22 4)  (202 372)  (202 372)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (207 372)  (207 372)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 372)  (208 372)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 372)  (209 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 372)  (210 372)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 372)  (212 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (215 372)  (215 372)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_2
 (36 4)  (216 372)  (216 372)  LC_2 Logic Functioning bit
 (39 4)  (219 372)  (219 372)  LC_2 Logic Functioning bit
 (41 4)  (221 372)  (221 372)  LC_2 Logic Functioning bit
 (43 4)  (223 372)  (223 372)  LC_2 Logic Functioning bit
 (44 4)  (224 372)  (224 372)  LC_2 Logic Functioning bit
 (14 5)  (194 373)  (194 373)  routing T_4_23.bnr_op_0 <X> T_4_23.lc_trk_g1_0
 (17 5)  (197 373)  (197 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (198 373)  (198 373)  routing T_4_23.sp12_h_l_14 <X> T_4_23.lc_trk_g1_1
 (21 5)  (201 373)  (201 373)  routing T_4_23.bnr_op_3 <X> T_4_23.lc_trk_g1_3
 (22 5)  (202 373)  (202 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (206 373)  (206 373)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 373)  (207 373)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 373)  (209 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 373)  (210 373)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 373)  (212 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (213 373)  (213 373)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_2
 (34 5)  (214 373)  (214 373)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_2
 (37 5)  (217 373)  (217 373)  LC_2 Logic Functioning bit
 (39 5)  (219 373)  (219 373)  LC_2 Logic Functioning bit
 (41 5)  (221 373)  (221 373)  LC_2 Logic Functioning bit
 (42 5)  (222 373)  (222 373)  LC_2 Logic Functioning bit
 (51 5)  (231 373)  (231 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (183 374)  (183 374)  routing T_4_23.sp12_v_b_0 <X> T_4_23.sp12_v_t_23
 (21 6)  (201 374)  (201 374)  routing T_4_23.bnr_op_7 <X> T_4_23.lc_trk_g1_7
 (22 6)  (202 374)  (202 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (207 374)  (207 374)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 374)  (208 374)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 374)  (209 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 374)  (210 374)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 374)  (212 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 374)  (216 374)  LC_3 Logic Functioning bit
 (38 6)  (218 374)  (218 374)  LC_3 Logic Functioning bit
 (39 6)  (219 374)  (219 374)  LC_3 Logic Functioning bit
 (41 6)  (221 374)  (221 374)  LC_3 Logic Functioning bit
 (42 6)  (222 374)  (222 374)  LC_3 Logic Functioning bit
 (43 6)  (223 374)  (223 374)  LC_3 Logic Functioning bit
 (44 6)  (224 374)  (224 374)  LC_3 Logic Functioning bit
 (15 7)  (195 375)  (195 375)  routing T_4_23.sp4_v_t_9 <X> T_4_23.lc_trk_g1_4
 (16 7)  (196 375)  (196 375)  routing T_4_23.sp4_v_t_9 <X> T_4_23.lc_trk_g1_4
 (17 7)  (197 375)  (197 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (201 375)  (201 375)  routing T_4_23.bnr_op_7 <X> T_4_23.lc_trk_g1_7
 (27 7)  (207 375)  (207 375)  routing T_4_23.lc_trk_g1_0 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 375)  (209 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 375)  (212 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (219 375)  (219 375)  LC_3 Logic Functioning bit
 (42 7)  (222 375)  (222 375)  LC_3 Logic Functioning bit
 (6 8)  (186 376)  (186 376)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_b_6
 (16 8)  (196 376)  (196 376)  routing T_4_23.sp4_v_b_33 <X> T_4_23.lc_trk_g2_1
 (17 8)  (197 376)  (197 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (198 376)  (198 376)  routing T_4_23.sp4_v_b_33 <X> T_4_23.lc_trk_g2_1
 (21 8)  (201 376)  (201 376)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g2_3
 (22 8)  (202 376)  (202 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (203 376)  (203 376)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g2_3
 (28 8)  (208 376)  (208 376)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 376)  (209 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 376)  (210 376)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 376)  (212 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (215 376)  (215 376)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_4
 (36 8)  (216 376)  (216 376)  LC_4 Logic Functioning bit
 (39 8)  (219 376)  (219 376)  LC_4 Logic Functioning bit
 (41 8)  (221 376)  (221 376)  LC_4 Logic Functioning bit
 (43 8)  (223 376)  (223 376)  LC_4 Logic Functioning bit
 (44 8)  (224 376)  (224 376)  LC_4 Logic Functioning bit
 (18 9)  (198 377)  (198 377)  routing T_4_23.sp4_v_b_33 <X> T_4_23.lc_trk_g2_1
 (26 9)  (206 377)  (206 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 377)  (207 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 377)  (208 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 377)  (209 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 377)  (212 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (213 377)  (213 377)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_4
 (34 9)  (214 377)  (214 377)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_4
 (37 9)  (217 377)  (217 377)  LC_4 Logic Functioning bit
 (39 9)  (219 377)  (219 377)  LC_4 Logic Functioning bit
 (41 9)  (221 377)  (221 377)  LC_4 Logic Functioning bit
 (42 9)  (222 377)  (222 377)  LC_4 Logic Functioning bit
 (46 9)  (226 377)  (226 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (195 378)  (195 378)  routing T_4_23.sp4_h_l_16 <X> T_4_23.lc_trk_g2_5
 (16 10)  (196 378)  (196 378)  routing T_4_23.sp4_h_l_16 <X> T_4_23.lc_trk_g2_5
 (17 10)  (197 378)  (197 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (201 378)  (201 378)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (22 10)  (202 378)  (202 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (203 378)  (203 378)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (24 10)  (204 378)  (204 378)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (27 10)  (207 378)  (207 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 378)  (208 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 378)  (209 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 378)  (210 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 378)  (212 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (215 378)  (215 378)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.input_2_5
 (36 10)  (216 378)  (216 378)  LC_5 Logic Functioning bit
 (38 10)  (218 378)  (218 378)  LC_5 Logic Functioning bit
 (39 10)  (219 378)  (219 378)  LC_5 Logic Functioning bit
 (41 10)  (221 378)  (221 378)  LC_5 Logic Functioning bit
 (42 10)  (222 378)  (222 378)  LC_5 Logic Functioning bit
 (43 10)  (223 378)  (223 378)  LC_5 Logic Functioning bit
 (44 10)  (224 378)  (224 378)  LC_5 Logic Functioning bit
 (18 11)  (198 379)  (198 379)  routing T_4_23.sp4_h_l_16 <X> T_4_23.lc_trk_g2_5
 (21 11)  (201 379)  (201 379)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (26 11)  (206 379)  (206 379)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 379)  (208 379)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 379)  (209 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 379)  (212 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (214 379)  (214 379)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.input_2_5
 (39 11)  (219 379)  (219 379)  LC_5 Logic Functioning bit
 (42 11)  (222 379)  (222 379)  LC_5 Logic Functioning bit
 (11 12)  (191 380)  (191 380)  routing T_4_23.sp4_h_r_6 <X> T_4_23.sp4_v_b_11
 (14 12)  (194 380)  (194 380)  routing T_4_23.sp4_h_r_40 <X> T_4_23.lc_trk_g3_0
 (22 12)  (202 380)  (202 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 380)  (203 380)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g3_3
 (24 12)  (204 380)  (204 380)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g3_3
 (27 12)  (207 380)  (207 380)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 380)  (208 380)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (215 380)  (215 380)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_6
 (36 12)  (216 380)  (216 380)  LC_6 Logic Functioning bit
 (39 12)  (219 380)  (219 380)  LC_6 Logic Functioning bit
 (41 12)  (221 380)  (221 380)  LC_6 Logic Functioning bit
 (43 12)  (223 380)  (223 380)  LC_6 Logic Functioning bit
 (44 12)  (224 380)  (224 380)  LC_6 Logic Functioning bit
 (46 12)  (226 380)  (226 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (13 13)  (193 381)  (193 381)  routing T_4_23.sp4_v_t_43 <X> T_4_23.sp4_h_r_11
 (14 13)  (194 381)  (194 381)  routing T_4_23.sp4_h_r_40 <X> T_4_23.lc_trk_g3_0
 (15 13)  (195 381)  (195 381)  routing T_4_23.sp4_h_r_40 <X> T_4_23.lc_trk_g3_0
 (16 13)  (196 381)  (196 381)  routing T_4_23.sp4_h_r_40 <X> T_4_23.lc_trk_g3_0
 (17 13)  (197 381)  (197 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (201 381)  (201 381)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g3_3
 (27 13)  (207 381)  (207 381)  routing T_4_23.lc_trk_g1_1 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 381)  (209 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 381)  (212 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (213 381)  (213 381)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_6
 (34 13)  (214 381)  (214 381)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.input_2_6
 (37 13)  (217 381)  (217 381)  LC_6 Logic Functioning bit
 (39 13)  (219 381)  (219 381)  LC_6 Logic Functioning bit
 (41 13)  (221 381)  (221 381)  LC_6 Logic Functioning bit
 (42 13)  (222 381)  (222 381)  LC_6 Logic Functioning bit
 (16 14)  (196 382)  (196 382)  routing T_4_23.sp12_v_t_10 <X> T_4_23.lc_trk_g3_5
 (17 14)  (197 382)  (197 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (27 14)  (207 382)  (207 382)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 382)  (208 382)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 382)  (209 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 382)  (210 382)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 382)  (212 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (215 382)  (215 382)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.input_2_7
 (36 14)  (216 382)  (216 382)  LC_7 Logic Functioning bit
 (38 14)  (218 382)  (218 382)  LC_7 Logic Functioning bit
 (39 14)  (219 382)  (219 382)  LC_7 Logic Functioning bit
 (41 14)  (221 382)  (221 382)  LC_7 Logic Functioning bit
 (42 14)  (222 382)  (222 382)  LC_7 Logic Functioning bit
 (43 14)  (223 382)  (223 382)  LC_7 Logic Functioning bit
 (44 14)  (224 382)  (224 382)  LC_7 Logic Functioning bit
 (22 15)  (202 383)  (202 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (203 383)  (203 383)  routing T_4_23.sp12_v_t_21 <X> T_4_23.lc_trk_g3_6
 (25 15)  (205 383)  (205 383)  routing T_4_23.sp12_v_t_21 <X> T_4_23.lc_trk_g3_6
 (28 15)  (208 383)  (208 383)  routing T_4_23.lc_trk_g2_1 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 383)  (209 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 383)  (212 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (215 383)  (215 383)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.input_2_7
 (39 15)  (219 383)  (219 383)  LC_7 Logic Functioning bit
 (42 15)  (222 383)  (222 383)  LC_7 Logic Functioning bit


LogicTile_5_23

 (8 0)  (242 368)  (242 368)  routing T_5_23.sp4_h_l_40 <X> T_5_23.sp4_h_r_1
 (10 0)  (244 368)  (244 368)  routing T_5_23.sp4_h_l_40 <X> T_5_23.sp4_h_r_1
 (21 0)  (255 368)  (255 368)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g0_3
 (22 0)  (256 368)  (256 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (257 368)  (257 368)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g0_3
 (26 0)  (260 368)  (260 368)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 368)  (264 368)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 368)  (265 368)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 368)  (268 368)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 368)  (270 368)  LC_0 Logic Functioning bit
 (21 1)  (255 369)  (255 369)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g0_3
 (28 1)  (262 369)  (262 369)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 369)  (263 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 369)  (264 369)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 369)  (265 369)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 369)  (266 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (267 369)  (267 369)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_0
 (35 1)  (269 369)  (269 369)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_0
 (11 2)  (245 370)  (245 370)  routing T_5_23.sp4_v_b_11 <X> T_5_23.sp4_v_t_39
 (17 2)  (251 370)  (251 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (252 370)  (252 370)  routing T_5_23.bnr_op_5 <X> T_5_23.lc_trk_g0_5
 (22 2)  (256 370)  (256 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (257 370)  (257 370)  routing T_5_23.sp4_v_b_23 <X> T_5_23.lc_trk_g0_7
 (24 2)  (258 370)  (258 370)  routing T_5_23.sp4_v_b_23 <X> T_5_23.lc_trk_g0_7
 (26 2)  (260 370)  (260 370)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 370)  (262 370)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 370)  (263 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 370)  (264 370)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 370)  (267 370)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 370)  (269 370)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.input_2_1
 (36 2)  (270 370)  (270 370)  LC_1 Logic Functioning bit
 (12 3)  (246 371)  (246 371)  routing T_5_23.sp4_v_b_11 <X> T_5_23.sp4_v_t_39
 (18 3)  (252 371)  (252 371)  routing T_5_23.bnr_op_5 <X> T_5_23.lc_trk_g0_5
 (26 3)  (260 371)  (260 371)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 371)  (261 371)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 371)  (265 371)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 371)  (266 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (267 371)  (267 371)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.input_2_1
 (17 4)  (251 372)  (251 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (252 372)  (252 372)  routing T_5_23.bnr_op_1 <X> T_5_23.lc_trk_g1_1
 (26 4)  (260 372)  (260 372)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 372)  (261 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 372)  (262 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 372)  (264 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 372)  (265 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 372)  (270 372)  LC_2 Logic Functioning bit
 (18 5)  (252 373)  (252 373)  routing T_5_23.bnr_op_1 <X> T_5_23.lc_trk_g1_1
 (28 5)  (262 373)  (262 373)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 373)  (264 373)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 373)  (265 373)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 373)  (266 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (267 373)  (267 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_2
 (35 5)  (269 373)  (269 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_2
 (51 5)  (285 373)  (285 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (240 374)  (240 374)  routing T_5_23.sp4_v_b_0 <X> T_5_23.sp4_v_t_38
 (14 6)  (248 374)  (248 374)  routing T_5_23.bnr_op_4 <X> T_5_23.lc_trk_g1_4
 (25 6)  (259 374)  (259 374)  routing T_5_23.wire_logic_cluster/lc_6/out <X> T_5_23.lc_trk_g1_6
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 374)  (262 374)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 374)  (264 374)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 374)  (267 374)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 374)  (269 374)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_3
 (36 6)  (270 374)  (270 374)  LC_3 Logic Functioning bit
 (5 7)  (239 375)  (239 375)  routing T_5_23.sp4_v_b_0 <X> T_5_23.sp4_v_t_38
 (14 7)  (248 375)  (248 375)  routing T_5_23.bnr_op_4 <X> T_5_23.lc_trk_g1_4
 (17 7)  (251 375)  (251 375)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (260 375)  (260 375)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 375)  (261 375)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 375)  (265 375)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 375)  (266 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (267 375)  (267 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_3
 (35 7)  (269 375)  (269 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_3
 (12 8)  (246 376)  (246 376)  routing T_5_23.sp4_v_t_45 <X> T_5_23.sp4_h_r_8
 (25 8)  (259 376)  (259 376)  routing T_5_23.rgt_op_2 <X> T_5_23.lc_trk_g2_2
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (258 377)  (258 377)  routing T_5_23.rgt_op_2 <X> T_5_23.lc_trk_g2_2
 (14 10)  (248 378)  (248 378)  routing T_5_23.rgt_op_4 <X> T_5_23.lc_trk_g2_4
 (16 10)  (250 378)  (250 378)  routing T_5_23.sp4_v_t_16 <X> T_5_23.lc_trk_g2_5
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.sp4_v_t_16 <X> T_5_23.lc_trk_g2_5
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (257 378)  (257 378)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g2_7
 (24 10)  (258 378)  (258 378)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g2_7
 (25 10)  (259 378)  (259 378)  routing T_5_23.sp4_v_b_38 <X> T_5_23.lc_trk_g2_6
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 378)  (264 378)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g1_1 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 378)  (269 378)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.input_2_5
 (36 10)  (270 378)  (270 378)  LC_5 Logic Functioning bit
 (37 10)  (271 378)  (271 378)  LC_5 Logic Functioning bit
 (38 10)  (272 378)  (272 378)  LC_5 Logic Functioning bit
 (39 10)  (273 378)  (273 378)  LC_5 Logic Functioning bit
 (41 10)  (275 378)  (275 378)  LC_5 Logic Functioning bit
 (42 10)  (276 378)  (276 378)  LC_5 Logic Functioning bit
 (43 10)  (277 378)  (277 378)  LC_5 Logic Functioning bit
 (15 11)  (249 379)  (249 379)  routing T_5_23.rgt_op_4 <X> T_5_23.lc_trk_g2_4
 (17 11)  (251 379)  (251 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (256 379)  (256 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 379)  (257 379)  routing T_5_23.sp4_v_b_38 <X> T_5_23.lc_trk_g2_6
 (25 11)  (259 379)  (259 379)  routing T_5_23.sp4_v_b_38 <X> T_5_23.lc_trk_g2_6
 (27 11)  (261 379)  (261 379)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 379)  (262 379)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 379)  (264 379)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 379)  (266 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (268 379)  (268 379)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.input_2_5
 (36 11)  (270 379)  (270 379)  LC_5 Logic Functioning bit
 (37 11)  (271 379)  (271 379)  LC_5 Logic Functioning bit
 (38 11)  (272 379)  (272 379)  LC_5 Logic Functioning bit
 (39 11)  (273 379)  (273 379)  LC_5 Logic Functioning bit
 (40 11)  (274 379)  (274 379)  LC_5 Logic Functioning bit
 (41 11)  (275 379)  (275 379)  LC_5 Logic Functioning bit
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (43 11)  (277 379)  (277 379)  LC_5 Logic Functioning bit
 (22 12)  (256 380)  (256 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (261 380)  (261 380)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 380)  (262 380)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 380)  (265 380)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 380)  (270 380)  LC_6 Logic Functioning bit
 (37 12)  (271 380)  (271 380)  LC_6 Logic Functioning bit
 (38 12)  (272 380)  (272 380)  LC_6 Logic Functioning bit
 (40 12)  (274 380)  (274 380)  LC_6 Logic Functioning bit
 (41 12)  (275 380)  (275 380)  LC_6 Logic Functioning bit
 (42 12)  (276 380)  (276 380)  LC_6 Logic Functioning bit
 (43 12)  (277 380)  (277 380)  LC_6 Logic Functioning bit
 (46 12)  (280 380)  (280 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (284 380)  (284 380)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (239 381)  (239 381)  routing T_5_23.sp4_h_r_9 <X> T_5_23.sp4_v_b_9
 (14 13)  (248 381)  (248 381)  routing T_5_23.sp4_h_r_24 <X> T_5_23.lc_trk_g3_0
 (15 13)  (249 381)  (249 381)  routing T_5_23.sp4_h_r_24 <X> T_5_23.lc_trk_g3_0
 (16 13)  (250 381)  (250 381)  routing T_5_23.sp4_h_r_24 <X> T_5_23.lc_trk_g3_0
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (255 381)  (255 381)  routing T_5_23.sp4_r_v_b_43 <X> T_5_23.lc_trk_g3_3
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 381)  (257 381)  routing T_5_23.sp4_v_b_42 <X> T_5_23.lc_trk_g3_2
 (24 13)  (258 381)  (258 381)  routing T_5_23.sp4_v_b_42 <X> T_5_23.lc_trk_g3_2
 (26 13)  (260 381)  (260 381)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 381)  (261 381)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 381)  (262 381)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 381)  (263 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 381)  (264 381)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 381)  (270 381)  LC_6 Logic Functioning bit
 (37 13)  (271 381)  (271 381)  LC_6 Logic Functioning bit
 (38 13)  (272 381)  (272 381)  LC_6 Logic Functioning bit
 (39 13)  (273 381)  (273 381)  LC_6 Logic Functioning bit
 (40 13)  (274 381)  (274 381)  LC_6 Logic Functioning bit
 (41 13)  (275 381)  (275 381)  LC_6 Logic Functioning bit
 (42 13)  (276 381)  (276 381)  LC_6 Logic Functioning bit
 (43 13)  (277 381)  (277 381)  LC_6 Logic Functioning bit
 (46 13)  (280 381)  (280 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (287 381)  (287 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (28 14)  (262 382)  (262 382)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 382)  (264 382)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 382)  (267 382)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 382)  (270 382)  LC_7 Logic Functioning bit
 (50 14)  (284 382)  (284 382)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (256 383)  (256 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (260 383)  (260 383)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 383)  (263 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 383)  (265 383)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (51 15)  (285 383)  (285 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_23

 (5 0)  (293 368)  (293 368)  routing T_6_23.sp4_v_t_37 <X> T_6_23.sp4_h_r_0
 (11 0)  (299 368)  (299 368)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_v_b_2
 (13 0)  (301 368)  (301 368)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_v_b_2
 (21 0)  (309 368)  (309 368)  routing T_6_23.wire_logic_cluster/lc_3/out <X> T_6_23.lc_trk_g0_3
 (22 0)  (310 368)  (310 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 368)  (314 368)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 368)  (315 368)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 368)  (316 368)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 368)  (317 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 368)  (319 368)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 368)  (320 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 368)  (322 368)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 368)  (324 368)  LC_0 Logic Functioning bit
 (12 1)  (300 369)  (300 369)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_v_b_2
 (26 1)  (314 369)  (314 369)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 369)  (317 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 369)  (318 369)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 369)  (320 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 369)  (321 369)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.input_2_0
 (35 1)  (323 369)  (323 369)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.input_2_0
 (51 1)  (339 369)  (339 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (303 370)  (303 370)  routing T_6_23.sp4_h_r_21 <X> T_6_23.lc_trk_g0_5
 (16 2)  (304 370)  (304 370)  routing T_6_23.sp4_h_r_21 <X> T_6_23.lc_trk_g0_5
 (17 2)  (305 370)  (305 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 370)  (306 370)  routing T_6_23.sp4_h_r_21 <X> T_6_23.lc_trk_g0_5
 (25 2)  (313 370)  (313 370)  routing T_6_23.lft_op_6 <X> T_6_23.lc_trk_g0_6
 (27 2)  (315 370)  (315 370)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 370)  (316 370)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 370)  (317 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 370)  (319 370)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 370)  (322 370)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 370)  (323 370)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.input_2_1
 (36 2)  (324 370)  (324 370)  LC_1 Logic Functioning bit
 (37 2)  (325 370)  (325 370)  LC_1 Logic Functioning bit
 (38 2)  (326 370)  (326 370)  LC_1 Logic Functioning bit
 (39 2)  (327 370)  (327 370)  LC_1 Logic Functioning bit
 (41 2)  (329 370)  (329 370)  LC_1 Logic Functioning bit
 (42 2)  (330 370)  (330 370)  LC_1 Logic Functioning bit
 (43 2)  (331 370)  (331 370)  LC_1 Logic Functioning bit
 (18 3)  (306 371)  (306 371)  routing T_6_23.sp4_h_r_21 <X> T_6_23.lc_trk_g0_5
 (22 3)  (310 371)  (310 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (312 371)  (312 371)  routing T_6_23.lft_op_6 <X> T_6_23.lc_trk_g0_6
 (26 3)  (314 371)  (314 371)  routing T_6_23.lc_trk_g2_3 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 371)  (316 371)  routing T_6_23.lc_trk_g2_3 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 371)  (317 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 371)  (318 371)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 371)  (319 371)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 371)  (320 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (321 371)  (321 371)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.input_2_1
 (36 3)  (324 371)  (324 371)  LC_1 Logic Functioning bit
 (37 3)  (325 371)  (325 371)  LC_1 Logic Functioning bit
 (38 3)  (326 371)  (326 371)  LC_1 Logic Functioning bit
 (39 3)  (327 371)  (327 371)  LC_1 Logic Functioning bit
 (40 3)  (328 371)  (328 371)  LC_1 Logic Functioning bit
 (41 3)  (329 371)  (329 371)  LC_1 Logic Functioning bit
 (42 3)  (330 371)  (330 371)  LC_1 Logic Functioning bit
 (43 3)  (331 371)  (331 371)  LC_1 Logic Functioning bit
 (14 4)  (302 372)  (302 372)  routing T_6_23.sp4_v_b_0 <X> T_6_23.lc_trk_g1_0
 (17 4)  (305 372)  (305 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (306 372)  (306 372)  routing T_6_23.bnr_op_1 <X> T_6_23.lc_trk_g1_1
 (22 4)  (310 372)  (310 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 372)  (312 372)  routing T_6_23.bot_op_3 <X> T_6_23.lc_trk_g1_3
 (26 4)  (314 372)  (314 372)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 372)  (317 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 372)  (318 372)  routing T_6_23.lc_trk_g0_5 <X> T_6_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 372)  (320 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 372)  (321 372)  routing T_6_23.lc_trk_g2_1 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 372)  (324 372)  LC_2 Logic Functioning bit
 (37 4)  (325 372)  (325 372)  LC_2 Logic Functioning bit
 (38 4)  (326 372)  (326 372)  LC_2 Logic Functioning bit
 (39 4)  (327 372)  (327 372)  LC_2 Logic Functioning bit
 (40 4)  (328 372)  (328 372)  LC_2 Logic Functioning bit
 (41 4)  (329 372)  (329 372)  LC_2 Logic Functioning bit
 (42 4)  (330 372)  (330 372)  LC_2 Logic Functioning bit
 (43 4)  (331 372)  (331 372)  LC_2 Logic Functioning bit
 (46 4)  (334 372)  (334 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (336 372)  (336 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (338 372)  (338 372)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (304 373)  (304 373)  routing T_6_23.sp4_v_b_0 <X> T_6_23.lc_trk_g1_0
 (17 5)  (305 373)  (305 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (306 373)  (306 373)  routing T_6_23.bnr_op_1 <X> T_6_23.lc_trk_g1_1
 (26 5)  (314 373)  (314 373)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 373)  (315 373)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 373)  (316 373)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 373)  (317 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 373)  (324 373)  LC_2 Logic Functioning bit
 (37 5)  (325 373)  (325 373)  LC_2 Logic Functioning bit
 (38 5)  (326 373)  (326 373)  LC_2 Logic Functioning bit
 (39 5)  (327 373)  (327 373)  LC_2 Logic Functioning bit
 (41 5)  (329 373)  (329 373)  LC_2 Logic Functioning bit
 (42 5)  (330 373)  (330 373)  LC_2 Logic Functioning bit
 (43 5)  (331 373)  (331 373)  LC_2 Logic Functioning bit
 (47 5)  (335 373)  (335 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (339 373)  (339 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (302 374)  (302 374)  routing T_6_23.wire_logic_cluster/lc_4/out <X> T_6_23.lc_trk_g1_4
 (22 6)  (310 374)  (310 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (312 374)  (312 374)  routing T_6_23.bot_op_7 <X> T_6_23.lc_trk_g1_7
 (26 6)  (314 374)  (314 374)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 374)  (315 374)  routing T_6_23.lc_trk_g1_1 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 374)  (317 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 374)  (319 374)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 374)  (320 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 374)  (324 374)  LC_3 Logic Functioning bit
 (37 6)  (325 374)  (325 374)  LC_3 Logic Functioning bit
 (48 6)  (336 374)  (336 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (338 374)  (338 374)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (299 375)  (299 375)  routing T_6_23.sp4_h_r_5 <X> T_6_23.sp4_h_l_40
 (17 7)  (305 375)  (305 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (315 375)  (315 375)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 375)  (316 375)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 375)  (317 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 375)  (319 375)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 375)  (325 375)  LC_3 Logic Functioning bit
 (16 8)  (304 376)  (304 376)  routing T_6_23.sp4_v_b_33 <X> T_6_23.lc_trk_g2_1
 (17 8)  (305 376)  (305 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 376)  (306 376)  routing T_6_23.sp4_v_b_33 <X> T_6_23.lc_trk_g2_1
 (21 8)  (309 376)  (309 376)  routing T_6_23.sp4_h_r_35 <X> T_6_23.lc_trk_g2_3
 (22 8)  (310 376)  (310 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (311 376)  (311 376)  routing T_6_23.sp4_h_r_35 <X> T_6_23.lc_trk_g2_3
 (24 8)  (312 376)  (312 376)  routing T_6_23.sp4_h_r_35 <X> T_6_23.lc_trk_g2_3
 (25 8)  (313 376)  (313 376)  routing T_6_23.wire_logic_cluster/lc_2/out <X> T_6_23.lc_trk_g2_2
 (28 8)  (316 376)  (316 376)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 376)  (317 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 376)  (318 376)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 376)  (321 376)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 376)  (322 376)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 376)  (323 376)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.input_2_4
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (37 8)  (325 376)  (325 376)  LC_4 Logic Functioning bit
 (38 8)  (326 376)  (326 376)  LC_4 Logic Functioning bit
 (39 8)  (327 376)  (327 376)  LC_4 Logic Functioning bit
 (40 8)  (328 376)  (328 376)  LC_4 Logic Functioning bit
 (41 8)  (329 376)  (329 376)  LC_4 Logic Functioning bit
 (42 8)  (330 376)  (330 376)  LC_4 Logic Functioning bit
 (43 8)  (331 376)  (331 376)  LC_4 Logic Functioning bit
 (51 8)  (339 376)  (339 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (340 376)  (340 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (306 377)  (306 377)  routing T_6_23.sp4_v_b_33 <X> T_6_23.lc_trk_g2_1
 (22 9)  (310 377)  (310 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 377)  (314 377)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 377)  (315 377)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 377)  (317 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 377)  (318 377)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 377)  (320 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (322 377)  (322 377)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.input_2_4
 (35 9)  (323 377)  (323 377)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.input_2_4
 (36 9)  (324 377)  (324 377)  LC_4 Logic Functioning bit
 (37 9)  (325 377)  (325 377)  LC_4 Logic Functioning bit
 (38 9)  (326 377)  (326 377)  LC_4 Logic Functioning bit
 (39 9)  (327 377)  (327 377)  LC_4 Logic Functioning bit
 (41 9)  (329 377)  (329 377)  LC_4 Logic Functioning bit
 (42 9)  (330 377)  (330 377)  LC_4 Logic Functioning bit
 (43 9)  (331 377)  (331 377)  LC_4 Logic Functioning bit
 (47 9)  (335 377)  (335 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (336 377)  (336 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (339 377)  (339 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (300 378)  (300 378)  routing T_6_23.sp4_h_r_5 <X> T_6_23.sp4_h_l_45
 (16 10)  (304 378)  (304 378)  routing T_6_23.sp4_v_b_37 <X> T_6_23.lc_trk_g2_5
 (17 10)  (305 378)  (305 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (306 378)  (306 378)  routing T_6_23.sp4_v_b_37 <X> T_6_23.lc_trk_g2_5
 (21 10)  (309 378)  (309 378)  routing T_6_23.sp4_v_t_18 <X> T_6_23.lc_trk_g2_7
 (22 10)  (310 378)  (310 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (311 378)  (311 378)  routing T_6_23.sp4_v_t_18 <X> T_6_23.lc_trk_g2_7
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 378)  (318 378)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 378)  (321 378)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (50 10)  (338 378)  (338 378)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (301 379)  (301 379)  routing T_6_23.sp4_h_r_5 <X> T_6_23.sp4_h_l_45
 (18 11)  (306 379)  (306 379)  routing T_6_23.sp4_v_b_37 <X> T_6_23.lc_trk_g2_5
 (22 11)  (310 379)  (310 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (311 379)  (311 379)  routing T_6_23.sp12_v_b_14 <X> T_6_23.lc_trk_g2_6
 (27 11)  (315 379)  (315 379)  routing T_6_23.lc_trk_g1_0 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 379)  (317 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 379)  (318 379)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 379)  (319 379)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 379)  (324 379)  LC_5 Logic Functioning bit
 (48 11)  (336 379)  (336 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (293 380)  (293 380)  routing T_6_23.sp4_v_b_3 <X> T_6_23.sp4_h_r_9
 (9 12)  (297 380)  (297 380)  routing T_6_23.sp4_h_l_42 <X> T_6_23.sp4_h_r_10
 (10 12)  (298 380)  (298 380)  routing T_6_23.sp4_h_l_42 <X> T_6_23.sp4_h_r_10
 (21 12)  (309 380)  (309 380)  routing T_6_23.sp4_h_r_43 <X> T_6_23.lc_trk_g3_3
 (22 12)  (310 380)  (310 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (311 380)  (311 380)  routing T_6_23.sp4_h_r_43 <X> T_6_23.lc_trk_g3_3
 (24 12)  (312 380)  (312 380)  routing T_6_23.sp4_h_r_43 <X> T_6_23.lc_trk_g3_3
 (26 12)  (314 380)  (314 380)  routing T_6_23.lc_trk_g2_6 <X> T_6_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 380)  (315 380)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 380)  (317 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 380)  (318 380)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 380)  (320 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 380)  (324 380)  LC_6 Logic Functioning bit
 (37 12)  (325 380)  (325 380)  LC_6 Logic Functioning bit
 (42 12)  (330 380)  (330 380)  LC_6 Logic Functioning bit
 (43 12)  (331 380)  (331 380)  LC_6 Logic Functioning bit
 (50 12)  (338 380)  (338 380)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (339 380)  (339 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (340 380)  (340 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (292 381)  (292 381)  routing T_6_23.sp4_v_b_3 <X> T_6_23.sp4_h_r_9
 (6 13)  (294 381)  (294 381)  routing T_6_23.sp4_v_b_3 <X> T_6_23.sp4_h_r_9
 (14 13)  (302 381)  (302 381)  routing T_6_23.sp4_h_r_24 <X> T_6_23.lc_trk_g3_0
 (15 13)  (303 381)  (303 381)  routing T_6_23.sp4_h_r_24 <X> T_6_23.lc_trk_g3_0
 (16 13)  (304 381)  (304 381)  routing T_6_23.sp4_h_r_24 <X> T_6_23.lc_trk_g3_0
 (17 13)  (305 381)  (305 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (309 381)  (309 381)  routing T_6_23.sp4_h_r_43 <X> T_6_23.lc_trk_g3_3
 (22 13)  (310 381)  (310 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (311 381)  (311 381)  routing T_6_23.sp4_h_l_15 <X> T_6_23.lc_trk_g3_2
 (24 13)  (312 381)  (312 381)  routing T_6_23.sp4_h_l_15 <X> T_6_23.lc_trk_g3_2
 (25 13)  (313 381)  (313 381)  routing T_6_23.sp4_h_l_15 <X> T_6_23.lc_trk_g3_2
 (26 13)  (314 381)  (314 381)  routing T_6_23.lc_trk_g2_6 <X> T_6_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 381)  (316 381)  routing T_6_23.lc_trk_g2_6 <X> T_6_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 381)  (317 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 381)  (319 381)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 381)  (324 381)  LC_6 Logic Functioning bit
 (37 13)  (325 381)  (325 381)  LC_6 Logic Functioning bit
 (38 13)  (326 381)  (326 381)  LC_6 Logic Functioning bit
 (42 13)  (330 381)  (330 381)  LC_6 Logic Functioning bit
 (43 13)  (331 381)  (331 381)  LC_6 Logic Functioning bit
 (51 13)  (339 381)  (339 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (341 381)  (341 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (302 382)  (302 382)  routing T_6_23.sp4_h_r_44 <X> T_6_23.lc_trk_g3_4
 (22 14)  (310 382)  (310 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (317 382)  (317 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 382)  (318 382)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 382)  (320 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 382)  (321 382)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 382)  (324 382)  LC_7 Logic Functioning bit
 (38 14)  (326 382)  (326 382)  LC_7 Logic Functioning bit
 (46 14)  (334 382)  (334 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (302 383)  (302 383)  routing T_6_23.sp4_h_r_44 <X> T_6_23.lc_trk_g3_4
 (15 15)  (303 383)  (303 383)  routing T_6_23.sp4_h_r_44 <X> T_6_23.lc_trk_g3_4
 (16 15)  (304 383)  (304 383)  routing T_6_23.sp4_h_r_44 <X> T_6_23.lc_trk_g3_4
 (17 15)  (305 383)  (305 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (309 383)  (309 383)  routing T_6_23.sp4_r_v_b_47 <X> T_6_23.lc_trk_g3_7
 (30 15)  (318 383)  (318 383)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 383)  (319 383)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 383)  (324 383)  LC_7 Logic Functioning bit
 (38 15)  (326 383)  (326 383)  LC_7 Logic Functioning bit


LogicTile_7_23

 (21 0)  (363 368)  (363 368)  routing T_7_23.sp4_v_b_11 <X> T_7_23.lc_trk_g0_3
 (22 0)  (364 368)  (364 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (365 368)  (365 368)  routing T_7_23.sp4_v_b_11 <X> T_7_23.lc_trk_g0_3
 (26 0)  (368 368)  (368 368)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 368)  (371 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 368)  (373 368)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 368)  (374 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 368)  (375 368)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 368)  (379 368)  LC_0 Logic Functioning bit
 (39 0)  (381 368)  (381 368)  LC_0 Logic Functioning bit
 (45 0)  (387 368)  (387 368)  LC_0 Logic Functioning bit
 (46 0)  (388 368)  (388 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (357 369)  (357 369)  routing T_7_23.sp4_v_t_5 <X> T_7_23.lc_trk_g0_0
 (16 1)  (358 369)  (358 369)  routing T_7_23.sp4_v_t_5 <X> T_7_23.lc_trk_g0_0
 (17 1)  (359 369)  (359 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (363 369)  (363 369)  routing T_7_23.sp4_v_b_11 <X> T_7_23.lc_trk_g0_3
 (27 1)  (369 369)  (369 369)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 369)  (371 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 369)  (372 369)  routing T_7_23.lc_trk_g0_3 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (378 369)  (378 369)  LC_0 Logic Functioning bit
 (37 1)  (379 369)  (379 369)  LC_0 Logic Functioning bit
 (38 1)  (380 369)  (380 369)  LC_0 Logic Functioning bit
 (39 1)  (381 369)  (381 369)  LC_0 Logic Functioning bit
 (44 1)  (386 369)  (386 369)  LC_0 Logic Functioning bit
 (0 2)  (342 370)  (342 370)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (344 370)  (344 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 370)  (356 370)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (16 2)  (358 370)  (358 370)  routing T_7_23.sp4_v_b_13 <X> T_7_23.lc_trk_g0_5
 (17 2)  (359 370)  (359 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 370)  (360 370)  routing T_7_23.sp4_v_b_13 <X> T_7_23.lc_trk_g0_5
 (25 2)  (367 370)  (367 370)  routing T_7_23.lft_op_6 <X> T_7_23.lc_trk_g0_6
 (29 2)  (371 370)  (371 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 370)  (373 370)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 370)  (374 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 370)  (378 370)  LC_1 Logic Functioning bit
 (38 2)  (380 370)  (380 370)  LC_1 Logic Functioning bit
 (0 3)  (342 371)  (342 371)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (14 3)  (356 371)  (356 371)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (15 3)  (357 371)  (357 371)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (16 3)  (358 371)  (358 371)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (17 3)  (359 371)  (359 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (360 371)  (360 371)  routing T_7_23.sp4_v_b_13 <X> T_7_23.lc_trk_g0_5
 (22 3)  (364 371)  (364 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 371)  (366 371)  routing T_7_23.lft_op_6 <X> T_7_23.lc_trk_g0_6
 (31 3)  (373 371)  (373 371)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 371)  (378 371)  LC_1 Logic Functioning bit
 (38 3)  (380 371)  (380 371)  LC_1 Logic Functioning bit
 (51 3)  (393 371)  (393 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (356 372)  (356 372)  routing T_7_23.sp4_h_r_8 <X> T_7_23.lc_trk_g1_0
 (15 5)  (357 373)  (357 373)  routing T_7_23.sp4_h_r_8 <X> T_7_23.lc_trk_g1_0
 (16 5)  (358 373)  (358 373)  routing T_7_23.sp4_h_r_8 <X> T_7_23.lc_trk_g1_0
 (17 5)  (359 373)  (359 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (5 6)  (347 374)  (347 374)  routing T_7_23.sp4_v_t_38 <X> T_7_23.sp4_h_l_38
 (15 6)  (357 374)  (357 374)  routing T_7_23.sp4_v_b_21 <X> T_7_23.lc_trk_g1_5
 (16 6)  (358 374)  (358 374)  routing T_7_23.sp4_v_b_21 <X> T_7_23.lc_trk_g1_5
 (17 6)  (359 374)  (359 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (369 374)  (369 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 374)  (370 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 374)  (371 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 374)  (372 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 374)  (373 374)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 374)  (374 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 374)  (378 374)  LC_3 Logic Functioning bit
 (38 6)  (380 374)  (380 374)  LC_3 Logic Functioning bit
 (48 6)  (390 374)  (390 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (6 7)  (348 375)  (348 375)  routing T_7_23.sp4_v_t_38 <X> T_7_23.sp4_h_l_38
 (30 7)  (372 375)  (372 375)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 375)  (373 375)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 375)  (378 375)  LC_3 Logic Functioning bit
 (38 7)  (380 375)  (380 375)  LC_3 Logic Functioning bit
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 376)  (376 376)  routing T_7_23.lc_trk_g1_0 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 376)  (377 376)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_4
 (36 8)  (378 376)  (378 376)  LC_4 Logic Functioning bit
 (37 8)  (379 376)  (379 376)  LC_4 Logic Functioning bit
 (47 8)  (389 376)  (389 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (32 9)  (374 377)  (374 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (377 377)  (377 377)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_4
 (36 9)  (378 377)  (378 377)  LC_4 Logic Functioning bit
 (37 9)  (379 377)  (379 377)  LC_4 Logic Functioning bit
 (13 10)  (355 378)  (355 378)  routing T_7_23.sp4_v_b_8 <X> T_7_23.sp4_v_t_45
 (15 10)  (357 378)  (357 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (16 10)  (358 378)  (358 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (17 10)  (359 378)  (359 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (360 378)  (360 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (27 10)  (369 378)  (369 378)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 378)  (370 378)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 378)  (371 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 378)  (373 378)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 378)  (374 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 378)  (378 378)  LC_5 Logic Functioning bit
 (38 10)  (380 378)  (380 378)  LC_5 Logic Functioning bit
 (18 11)  (360 379)  (360 379)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (30 11)  (372 379)  (372 379)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 379)  (373 379)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 379)  (378 379)  LC_5 Logic Functioning bit
 (38 11)  (380 379)  (380 379)  LC_5 Logic Functioning bit
 (47 11)  (389 379)  (389 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (364 380)  (364 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (365 380)  (365 380)  routing T_7_23.sp12_v_b_11 <X> T_7_23.lc_trk_g3_3
 (31 12)  (373 380)  (373 380)  routing T_7_23.lc_trk_g0_5 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 380)  (374 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (377 380)  (377 380)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_6
 (36 12)  (378 380)  (378 380)  LC_6 Logic Functioning bit
 (37 12)  (379 380)  (379 380)  LC_6 Logic Functioning bit
 (32 13)  (374 381)  (374 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (377 381)  (377 381)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_6
 (36 13)  (378 381)  (378 381)  LC_6 Logic Functioning bit
 (37 13)  (379 381)  (379 381)  LC_6 Logic Functioning bit
 (52 13)  (394 381)  (394 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (343 382)  (343 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (363 382)  (363 382)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g3_7
 (22 14)  (364 382)  (364 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (366 382)  (366 382)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g3_7
 (1 15)  (343 383)  (343 383)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_7/s_r
 (21 15)  (363 383)  (363 383)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g3_7


RAM_Tile_8_23

 (8 1)  (404 369)  (404 369)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_v_b_1
 (9 1)  (405 369)  (405 369)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_v_b_1
 (10 1)  (406 369)  (406 369)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_v_b_1
 (13 13)  (409 381)  (409 381)  routing T_8_23.sp4_v_t_43 <X> T_8_23.sp4_h_r_11


LogicTile_9_23

 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 368)  (472 368)  routing T_9_23.lc_trk_g1_0 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (38 0)  (476 368)  (476 368)  LC_0 Logic Functioning bit
 (45 0)  (483 368)  (483 368)  LC_0 Logic Functioning bit
 (48 0)  (486 368)  (486 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (450 369)  (450 369)  routing T_9_23.sp4_h_r_2 <X> T_9_23.sp4_v_b_2
 (28 1)  (466 369)  (466 369)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 369)  (467 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 369)  (475 369)  LC_0 Logic Functioning bit
 (39 1)  (477 369)  (477 369)  LC_0 Logic Functioning bit
 (44 1)  (482 369)  (482 369)  LC_0 Logic Functioning bit
 (47 1)  (485 369)  (485 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (486 369)  (486 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 370)  (452 370)  routing T_9_23.sp12_h_l_3 <X> T_9_23.lc_trk_g0_4
 (0 3)  (438 371)  (438 371)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (14 3)  (452 371)  (452 371)  routing T_9_23.sp12_h_l_3 <X> T_9_23.lc_trk_g0_4
 (15 3)  (453 371)  (453 371)  routing T_9_23.sp12_h_l_3 <X> T_9_23.lc_trk_g0_4
 (17 3)  (455 371)  (455 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (14 4)  (452 372)  (452 372)  routing T_9_23.wire_logic_cluster/lc_0/out <X> T_9_23.lc_trk_g1_0
 (17 5)  (455 373)  (455 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (9 8)  (447 376)  (447 376)  routing T_9_23.sp4_v_t_42 <X> T_9_23.sp4_h_r_7
 (8 9)  (446 377)  (446 377)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_7
 (9 9)  (447 377)  (447 377)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_7
 (10 9)  (448 377)  (448 377)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_7
 (17 9)  (455 377)  (455 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (1 14)  (439 382)  (439 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (439 383)  (439 383)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_7/s_r


LogicTile_10_23

 (4 0)  (496 368)  (496 368)  routing T_10_23.sp4_h_l_37 <X> T_10_23.sp4_v_b_0
 (5 0)  (497 368)  (497 368)  routing T_10_23.sp4_v_t_37 <X> T_10_23.sp4_h_r_0
 (25 0)  (517 368)  (517 368)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g0_2
 (26 0)  (518 368)  (518 368)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (41 0)  (533 368)  (533 368)  LC_0 Logic Functioning bit
 (42 0)  (534 368)  (534 368)  LC_0 Logic Functioning bit
 (5 1)  (497 369)  (497 369)  routing T_10_23.sp4_h_l_37 <X> T_10_23.sp4_v_b_0
 (22 1)  (514 369)  (514 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (516 369)  (516 369)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g0_2
 (25 1)  (517 369)  (517 369)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g0_2
 (26 1)  (518 369)  (518 369)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 369)  (519 369)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 369)  (525 369)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_0
 (34 1)  (526 369)  (526 369)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.input_2_0
 (37 1)  (529 369)  (529 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (40 1)  (532 369)  (532 369)  LC_0 Logic Functioning bit
 (43 1)  (535 369)  (535 369)  LC_0 Logic Functioning bit
 (47 1)  (539 369)  (539 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 370)  (506 370)  routing T_10_23.bnr_op_4 <X> T_10_23.lc_trk_g0_4
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 370)  (515 370)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g0_7
 (24 2)  (516 370)  (516 370)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g0_7
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (53 2)  (545 370)  (545 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 371)  (492 371)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (14 3)  (506 371)  (506 371)  routing T_10_23.bnr_op_4 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (520 371)  (520 371)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 371)  (523 371)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (40 3)  (532 371)  (532 371)  LC_1 Logic Functioning bit
 (42 3)  (534 371)  (534 371)  LC_1 Logic Functioning bit
 (46 3)  (538 371)  (538 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (25 4)  (517 372)  (517 372)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (8 5)  (500 373)  (500 373)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_4
 (9 5)  (501 373)  (501 373)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_4
 (10 5)  (502 373)  (502 373)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_4
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 373)  (515 373)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (24 5)  (516 373)  (516 373)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (25 5)  (517 373)  (517 373)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (14 6)  (506 374)  (506 374)  routing T_10_23.wire_logic_cluster/lc_4/out <X> T_10_23.lc_trk_g1_4
 (22 6)  (514 374)  (514 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (515 374)  (515 374)  routing T_10_23.sp12_h_l_12 <X> T_10_23.lc_trk_g1_7
 (26 6)  (518 374)  (518 374)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 374)  (522 374)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 374)  (525 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (43 6)  (535 374)  (535 374)  LC_3 Logic Functioning bit
 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (519 375)  (519 375)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 375)  (523 375)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (40 7)  (532 375)  (532 375)  LC_3 Logic Functioning bit
 (41 7)  (533 375)  (533 375)  LC_3 Logic Functioning bit
 (42 7)  (534 375)  (534 375)  LC_3 Logic Functioning bit
 (43 7)  (535 375)  (535 375)  LC_3 Logic Functioning bit
 (17 8)  (509 376)  (509 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 376)  (510 376)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g2_1
 (22 8)  (514 376)  (514 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (515 376)  (515 376)  routing T_10_23.sp4_v_t_30 <X> T_10_23.lc_trk_g2_3
 (24 8)  (516 376)  (516 376)  routing T_10_23.sp4_v_t_30 <X> T_10_23.lc_trk_g2_3
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 376)  (522 376)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (45 8)  (537 376)  (537 376)  LC_4 Logic Functioning bit
 (50 8)  (542 376)  (542 376)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (500 377)  (500 377)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_b_7
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 377)  (517 377)  routing T_10_23.sp4_r_v_b_34 <X> T_10_23.lc_trk_g2_2
 (30 9)  (522 377)  (522 377)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 377)  (523 377)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (43 9)  (535 377)  (535 377)  LC_4 Logic Functioning bit
 (46 9)  (538 377)  (538 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (544 377)  (544 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 378)  (525 378)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (38 10)  (530 378)  (530 378)  LC_5 Logic Functioning bit
 (41 10)  (533 378)  (533 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (45 10)  (537 378)  (537 378)  LC_5 Logic Functioning bit
 (47 10)  (539 378)  (539 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (540 378)  (540 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (543 378)  (543 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 379)  (523 379)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (39 11)  (531 379)  (531 379)  LC_5 Logic Functioning bit
 (41 11)  (533 379)  (533 379)  LC_5 Logic Functioning bit
 (43 11)  (535 379)  (535 379)  LC_5 Logic Functioning bit
 (5 12)  (497 380)  (497 380)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_r_9
 (16 12)  (508 380)  (508 380)  routing T_10_23.sp4_v_t_12 <X> T_10_23.lc_trk_g3_1
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.sp4_v_t_12 <X> T_10_23.lc_trk_g3_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 380)  (522 380)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 380)  (526 380)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 380)  (533 380)  LC_6 Logic Functioning bit
 (43 12)  (535 380)  (535 380)  LC_6 Logic Functioning bit
 (45 12)  (537 380)  (537 380)  LC_6 Logic Functioning bit
 (51 12)  (543 380)  (543 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (545 380)  (545 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (28 13)  (520 381)  (520 381)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 381)  (522 381)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (40 13)  (532 381)  (532 381)  LC_6 Logic Functioning bit
 (41 13)  (533 381)  (533 381)  LC_6 Logic Functioning bit
 (42 13)  (534 381)  (534 381)  LC_6 Logic Functioning bit
 (43 13)  (535 381)  (535 381)  LC_6 Logic Functioning bit
 (46 13)  (538 381)  (538 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (507 382)  (507 382)  routing T_10_23.sp4_v_t_32 <X> T_10_23.lc_trk_g3_5
 (16 14)  (508 382)  (508 382)  routing T_10_23.sp4_v_t_32 <X> T_10_23.lc_trk_g3_5
 (17 14)  (509 382)  (509 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (19 14)  (511 382)  (511 382)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_23

 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 368)  (583 368)  LC_0 Logic Functioning bit
 (39 0)  (585 368)  (585 368)  LC_0 Logic Functioning bit
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (43 0)  (589 368)  (589 368)  LC_0 Logic Functioning bit
 (46 0)  (592 368)  (592 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (574 369)  (574 369)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (40 1)  (586 369)  (586 369)  LC_0 Logic Functioning bit
 (42 1)  (588 369)  (588 369)  LC_0 Logic Functioning bit
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 370)  (560 370)  routing T_11_23.sp12_h_l_3 <X> T_11_23.lc_trk_g0_4
 (21 2)  (567 370)  (567 370)  routing T_11_23.sp4_v_b_15 <X> T_11_23.lc_trk_g0_7
 (22 2)  (568 370)  (568 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 370)  (569 370)  routing T_11_23.sp4_v_b_15 <X> T_11_23.lc_trk_g0_7
 (25 2)  (571 370)  (571 370)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 370)  (576 370)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (53 2)  (599 370)  (599 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (546 371)  (546 371)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (14 3)  (560 371)  (560 371)  routing T_11_23.sp12_h_l_3 <X> T_11_23.lc_trk_g0_4
 (15 3)  (561 371)  (561 371)  routing T_11_23.sp12_h_l_3 <X> T_11_23.lc_trk_g0_4
 (17 3)  (563 371)  (563 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (567 371)  (567 371)  routing T_11_23.sp4_v_b_15 <X> T_11_23.lc_trk_g0_7
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 371)  (569 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (24 3)  (570 371)  (570 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (25 3)  (571 371)  (571 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (27 3)  (573 371)  (573 371)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 371)  (578 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 371)  (579 371)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.input_2_1
 (34 3)  (580 371)  (580 371)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.input_2_1
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (42 3)  (588 371)  (588 371)  LC_1 Logic Functioning bit
 (14 4)  (560 372)  (560 372)  routing T_11_23.sp4_h_r_8 <X> T_11_23.lc_trk_g1_0
 (15 4)  (561 372)  (561 372)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g1_1
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 372)  (564 372)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g1_1
 (21 4)  (567 372)  (567 372)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g1_3
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (561 373)  (561 373)  routing T_11_23.sp4_h_r_8 <X> T_11_23.lc_trk_g1_0
 (16 5)  (562 373)  (562 373)  routing T_11_23.sp4_h_r_8 <X> T_11_23.lc_trk_g1_0
 (17 5)  (563 373)  (563 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 373)  (569 373)  routing T_11_23.sp4_h_r_2 <X> T_11_23.lc_trk_g1_2
 (24 5)  (570 373)  (570 373)  routing T_11_23.sp4_h_r_2 <X> T_11_23.lc_trk_g1_2
 (25 5)  (571 373)  (571 373)  routing T_11_23.sp4_h_r_2 <X> T_11_23.lc_trk_g1_2
 (14 6)  (560 374)  (560 374)  routing T_11_23.sp4_h_l_1 <X> T_11_23.lc_trk_g1_4
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (573 374)  (573 374)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 374)  (579 374)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (38 6)  (584 374)  (584 374)  LC_3 Logic Functioning bit
 (41 6)  (587 374)  (587 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (45 6)  (591 374)  (591 374)  LC_3 Logic Functioning bit
 (47 6)  (593 374)  (593 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (561 375)  (561 375)  routing T_11_23.sp4_h_l_1 <X> T_11_23.lc_trk_g1_4
 (16 7)  (562 375)  (562 375)  routing T_11_23.sp4_h_l_1 <X> T_11_23.lc_trk_g1_4
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (572 375)  (572 375)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 375)  (573 375)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 375)  (574 375)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 375)  (576 375)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (41 7)  (587 375)  (587 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (46 7)  (592 375)  (592 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (571 376)  (571 376)  routing T_11_23.sp4_v_t_23 <X> T_11_23.lc_trk_g2_2
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 376)  (576 376)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 376)  (579 376)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (46 8)  (592 376)  (592 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (9 9)  (555 377)  (555 377)  routing T_11_23.sp4_v_t_42 <X> T_11_23.sp4_v_b_7
 (22 9)  (568 377)  (568 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 377)  (569 377)  routing T_11_23.sp4_v_t_23 <X> T_11_23.lc_trk_g2_2
 (25 9)  (571 377)  (571 377)  routing T_11_23.sp4_v_t_23 <X> T_11_23.lc_trk_g2_2
 (26 9)  (572 377)  (572 377)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 377)  (574 377)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 377)  (576 377)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (52 9)  (598 377)  (598 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (560 378)  (560 378)  routing T_11_23.rgt_op_4 <X> T_11_23.lc_trk_g2_4
 (16 10)  (562 378)  (562 378)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g2_5
 (17 10)  (563 378)  (563 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 378)  (564 378)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g2_5
 (26 10)  (572 378)  (572 378)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 378)  (576 378)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 378)  (579 378)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (37 10)  (583 378)  (583 378)  LC_5 Logic Functioning bit
 (38 10)  (584 378)  (584 378)  LC_5 Logic Functioning bit
 (39 10)  (585 378)  (585 378)  LC_5 Logic Functioning bit
 (15 11)  (561 379)  (561 379)  routing T_11_23.rgt_op_4 <X> T_11_23.lc_trk_g2_4
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (564 379)  (564 379)  routing T_11_23.sp4_v_b_37 <X> T_11_23.lc_trk_g2_5
 (28 11)  (574 379)  (574 379)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 379)  (577 379)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 379)  (586 379)  LC_5 Logic Functioning bit
 (41 11)  (587 379)  (587 379)  LC_5 Logic Functioning bit
 (42 11)  (588 379)  (588 379)  LC_5 Logic Functioning bit
 (43 11)  (589 379)  (589 379)  LC_5 Logic Functioning bit
 (51 11)  (597 379)  (597 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (567 380)  (567 380)  routing T_11_23.sp4_v_t_14 <X> T_11_23.lc_trk_g3_3
 (22 12)  (568 380)  (568 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 380)  (569 380)  routing T_11_23.sp4_v_t_14 <X> T_11_23.lc_trk_g3_3
 (25 12)  (571 380)  (571 380)  routing T_11_23.sp4_h_r_34 <X> T_11_23.lc_trk_g3_2
 (26 12)  (572 380)  (572 380)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 380)  (579 380)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 380)  (580 380)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 380)  (581 380)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.input_2_6
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (41 12)  (587 380)  (587 380)  LC_6 Logic Functioning bit
 (43 12)  (589 380)  (589 380)  LC_6 Logic Functioning bit
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 381)  (569 381)  routing T_11_23.sp4_h_r_34 <X> T_11_23.lc_trk_g3_2
 (24 13)  (570 381)  (570 381)  routing T_11_23.sp4_h_r_34 <X> T_11_23.lc_trk_g3_2
 (27 13)  (573 381)  (573 381)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 381)  (578 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 381)  (581 381)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.input_2_6
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (40 13)  (586 381)  (586 381)  LC_6 Logic Functioning bit
 (42 13)  (588 381)  (588 381)  LC_6 Logic Functioning bit
 (4 14)  (550 382)  (550 382)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_v_t_44
 (6 14)  (552 382)  (552 382)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_v_t_44
 (26 14)  (572 382)  (572 382)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (577 382)  (577 382)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (583 382)  (583 382)  LC_7 Logic Functioning bit
 (39 14)  (585 382)  (585 382)  LC_7 Logic Functioning bit
 (41 14)  (587 382)  (587 382)  LC_7 Logic Functioning bit
 (43 14)  (589 382)  (589 382)  LC_7 Logic Functioning bit
 (28 15)  (574 383)  (574 383)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 383)  (575 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 383)  (582 383)  LC_7 Logic Functioning bit
 (38 15)  (584 383)  (584 383)  LC_7 Logic Functioning bit
 (40 15)  (586 383)  (586 383)  LC_7 Logic Functioning bit
 (42 15)  (588 383)  (588 383)  LC_7 Logic Functioning bit
 (46 15)  (592 383)  (592 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_23

 (14 0)  (614 368)  (614 368)  routing T_12_23.sp12_h_r_0 <X> T_12_23.lc_trk_g0_0
 (15 0)  (615 368)  (615 368)  routing T_12_23.sp4_v_b_17 <X> T_12_23.lc_trk_g0_1
 (16 0)  (616 368)  (616 368)  routing T_12_23.sp4_v_b_17 <X> T_12_23.lc_trk_g0_1
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 368)  (623 368)  routing T_12_23.sp12_h_l_16 <X> T_12_23.lc_trk_g0_3
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 368)  (635 368)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.input_2_0
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (42 0)  (642 368)  (642 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (53 0)  (653 368)  (653 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (614 369)  (614 369)  routing T_12_23.sp12_h_r_0 <X> T_12_23.lc_trk_g0_0
 (15 1)  (615 369)  (615 369)  routing T_12_23.sp12_h_r_0 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (621 369)  (621 369)  routing T_12_23.sp12_h_l_16 <X> T_12_23.lc_trk_g0_3
 (22 1)  (622 369)  (622 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (627 369)  (627 369)  routing T_12_23.lc_trk_g1_1 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 369)  (630 369)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 369)  (633 369)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.input_2_0
 (35 1)  (635 369)  (635 369)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.input_2_0
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (37 1)  (637 369)  (637 369)  LC_0 Logic Functioning bit
 (40 1)  (640 369)  (640 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 370)  (614 370)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g0_4
 (15 2)  (615 370)  (615 370)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (625 370)  (625 370)  routing T_12_23.sp4_h_r_14 <X> T_12_23.lc_trk_g0_6
 (31 2)  (631 370)  (631 370)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 370)  (637 370)  LC_1 Logic Functioning bit
 (39 2)  (639 370)  (639 370)  LC_1 Logic Functioning bit
 (41 2)  (641 370)  (641 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (46 2)  (646 370)  (646 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 371)  (600 371)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (14 3)  (614 371)  (614 371)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g0_4
 (15 3)  (615 371)  (615 371)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g0_4
 (16 3)  (616 371)  (616 371)  routing T_12_23.sp4_h_l_9 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (618 371)  (618 371)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g0_5
 (22 3)  (622 371)  (622 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 371)  (623 371)  routing T_12_23.sp4_h_r_14 <X> T_12_23.lc_trk_g0_6
 (24 3)  (624 371)  (624 371)  routing T_12_23.sp4_h_r_14 <X> T_12_23.lc_trk_g0_6
 (26 3)  (626 371)  (626 371)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 371)  (628 371)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (38 3)  (638 371)  (638 371)  LC_1 Logic Functioning bit
 (40 3)  (640 371)  (640 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (17 4)  (617 372)  (617 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (621 372)  (621 372)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 372)  (626 372)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 372)  (628 372)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 372)  (630 372)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (638 372)  (638 372)  LC_2 Logic Functioning bit
 (39 4)  (639 372)  (639 372)  LC_2 Logic Functioning bit
 (42 4)  (642 372)  (642 372)  LC_2 Logic Functioning bit
 (43 4)  (643 372)  (643 372)  LC_2 Logic Functioning bit
 (50 4)  (650 372)  (650 372)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (610 373)  (610 373)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_b_4
 (14 5)  (614 373)  (614 373)  routing T_12_23.sp4_h_r_0 <X> T_12_23.lc_trk_g1_0
 (15 5)  (615 373)  (615 373)  routing T_12_23.sp4_h_r_0 <X> T_12_23.lc_trk_g1_0
 (16 5)  (616 373)  (616 373)  routing T_12_23.sp4_h_r_0 <X> T_12_23.lc_trk_g1_0
 (17 5)  (617 373)  (617 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (618 373)  (618 373)  routing T_12_23.sp4_r_v_b_25 <X> T_12_23.lc_trk_g1_1
 (19 5)  (619 373)  (619 373)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (27 5)  (627 373)  (627 373)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 373)  (628 373)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 373)  (631 373)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (37 5)  (637 373)  (637 373)  LC_2 Logic Functioning bit
 (40 5)  (640 373)  (640 373)  LC_2 Logic Functioning bit
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (48 5)  (648 373)  (648 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (613 374)  (613 374)  routing T_12_23.sp4_v_b_5 <X> T_12_23.sp4_v_t_40
 (14 6)  (614 374)  (614 374)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (21 6)  (621 374)  (621 374)  routing T_12_23.wire_logic_cluster/lc_7/out <X> T_12_23.lc_trk_g1_7
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 374)  (625 374)  routing T_12_23.sp4_v_t_3 <X> T_12_23.lc_trk_g1_6
 (26 6)  (626 374)  (626 374)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 374)  (627 374)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 374)  (628 374)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 374)  (630 374)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 374)  (634 374)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (37 6)  (637 374)  (637 374)  LC_3 Logic Functioning bit
 (38 6)  (638 374)  (638 374)  LC_3 Logic Functioning bit
 (39 6)  (639 374)  (639 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (45 6)  (645 374)  (645 374)  LC_3 Logic Functioning bit
 (47 6)  (647 374)  (647 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (652 374)  (652 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (615 375)  (615 375)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (16 7)  (616 375)  (616 375)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (622 375)  (622 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 375)  (623 375)  routing T_12_23.sp4_v_t_3 <X> T_12_23.lc_trk_g1_6
 (25 7)  (625 375)  (625 375)  routing T_12_23.sp4_v_t_3 <X> T_12_23.lc_trk_g1_6
 (26 7)  (626 375)  (626 375)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 375)  (627 375)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 375)  (630 375)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 375)  (631 375)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (48 7)  (648 375)  (648 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (608 376)  (608 376)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_h_r_7
 (9 8)  (609 376)  (609 376)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_h_r_7
 (10 8)  (610 376)  (610 376)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_h_r_7
 (13 8)  (613 376)  (613 376)  routing T_12_23.sp4_h_l_45 <X> T_12_23.sp4_v_b_8
 (22 8)  (622 376)  (622 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (627 376)  (627 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 376)  (628 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 376)  (634 376)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (41 8)  (641 376)  (641 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (51 8)  (651 376)  (651 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (605 377)  (605 377)  routing T_12_23.sp4_h_r_6 <X> T_12_23.sp4_v_b_6
 (12 9)  (612 377)  (612 377)  routing T_12_23.sp4_h_l_45 <X> T_12_23.sp4_v_b_8
 (13 9)  (613 377)  (613 377)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_h_r_8
 (26 9)  (626 377)  (626 377)  routing T_12_23.lc_trk_g0_2 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 377)  (631 377)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 377)  (637 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (41 9)  (641 377)  (641 377)  LC_4 Logic Functioning bit
 (43 9)  (643 377)  (643 377)  LC_4 Logic Functioning bit
 (21 10)  (621 378)  (621 378)  routing T_12_23.sp4_v_t_26 <X> T_12_23.lc_trk_g2_7
 (22 10)  (622 378)  (622 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 378)  (623 378)  routing T_12_23.sp4_v_t_26 <X> T_12_23.lc_trk_g2_7
 (25 10)  (625 378)  (625 378)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (638 378)  (638 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (42 10)  (642 378)  (642 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (51 10)  (651 378)  (651 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (621 379)  (621 379)  routing T_12_23.sp4_v_t_26 <X> T_12_23.lc_trk_g2_7
 (22 11)  (622 379)  (622 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 379)  (623 379)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (24 11)  (624 379)  (624 379)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (25 11)  (625 379)  (625 379)  routing T_12_23.sp4_h_r_46 <X> T_12_23.lc_trk_g2_6
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 379)  (631 379)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 379)  (632 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (633 379)  (633 379)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.input_2_5
 (34 11)  (634 379)  (634 379)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.input_2_5
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (40 11)  (640 379)  (640 379)  LC_5 Logic Functioning bit
 (41 11)  (641 379)  (641 379)  LC_5 Logic Functioning bit
 (48 11)  (648 379)  (648 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (13 12)  (613 380)  (613 380)  routing T_12_23.sp4_h_l_46 <X> T_12_23.sp4_v_b_11
 (25 12)  (625 380)  (625 380)  routing T_12_23.rgt_op_2 <X> T_12_23.lc_trk_g3_2
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 380)  (630 380)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 380)  (631 380)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 380)  (634 380)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 380)  (637 380)  LC_6 Logic Functioning bit
 (39 12)  (639 380)  (639 380)  LC_6 Logic Functioning bit
 (41 12)  (641 380)  (641 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (51 12)  (651 380)  (651 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (612 381)  (612 381)  routing T_12_23.sp4_h_l_46 <X> T_12_23.sp4_v_b_11
 (14 13)  (614 381)  (614 381)  routing T_12_23.sp4_h_r_24 <X> T_12_23.lc_trk_g3_0
 (15 13)  (615 381)  (615 381)  routing T_12_23.sp4_h_r_24 <X> T_12_23.lc_trk_g3_0
 (16 13)  (616 381)  (616 381)  routing T_12_23.sp4_h_r_24 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 381)  (624 381)  routing T_12_23.rgt_op_2 <X> T_12_23.lc_trk_g3_2
 (37 13)  (637 381)  (637 381)  LC_6 Logic Functioning bit
 (39 13)  (639 381)  (639 381)  LC_6 Logic Functioning bit
 (41 13)  (641 381)  (641 381)  LC_6 Logic Functioning bit
 (43 13)  (643 381)  (643 381)  LC_6 Logic Functioning bit
 (14 14)  (614 382)  (614 382)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g3_4
 (15 14)  (615 382)  (615 382)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g3_5
 (16 14)  (616 382)  (616 382)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g3_5
 (17 14)  (617 382)  (617 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 382)  (627 382)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 382)  (628 382)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 382)  (631 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (38 14)  (638 382)  (638 382)  LC_7 Logic Functioning bit
 (39 14)  (639 382)  (639 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (43 14)  (643 382)  (643 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (51 14)  (651 382)  (651 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 383)  (618 383)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g3_5
 (26 15)  (626 383)  (626 383)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 383)  (627 383)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (38 15)  (638 383)  (638 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 368)  (684 368)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (46 0)  (700 368)  (700 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (701 368)  (701 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (9 1)  (663 369)  (663 369)  routing T_13_23.sp4_v_t_36 <X> T_13_23.sp4_v_b_1
 (12 1)  (666 369)  (666 369)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_b_2
 (15 1)  (669 369)  (669 369)  routing T_13_23.sp4_v_t_5 <X> T_13_23.lc_trk_g0_0
 (16 1)  (670 369)  (670 369)  routing T_13_23.sp4_v_t_5 <X> T_13_23.lc_trk_g0_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (681 369)  (681 369)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 369)  (682 369)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 369)  (684 369)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (53 1)  (707 369)  (707 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (679 370)  (679 370)  routing T_13_23.sp4_v_t_3 <X> T_13_23.lc_trk_g0_6
 (26 2)  (680 370)  (680 370)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 370)  (685 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 370)  (689 370)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.input_2_1
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (43 2)  (697 370)  (697 370)  LC_1 Logic Functioning bit
 (0 3)  (654 371)  (654 371)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (18 3)  (672 371)  (672 371)  routing T_13_23.sp4_r_v_b_29 <X> T_13_23.lc_trk_g0_5
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 371)  (677 371)  routing T_13_23.sp4_v_t_3 <X> T_13_23.lc_trk_g0_6
 (25 3)  (679 371)  (679 371)  routing T_13_23.sp4_v_t_3 <X> T_13_23.lc_trk_g0_6
 (26 3)  (680 371)  (680 371)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 371)  (681 371)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 371)  (682 371)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 371)  (686 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 371)  (688 371)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.input_2_1
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (41 3)  (695 371)  (695 371)  LC_1 Logic Functioning bit
 (43 3)  (697 371)  (697 371)  LC_1 Logic Functioning bit
 (48 3)  (702 371)  (702 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (658 372)  (658 372)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (6 4)  (660 372)  (660 372)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (10 4)  (664 372)  (664 372)  routing T_13_23.sp4_v_t_46 <X> T_13_23.sp4_h_r_4
 (14 4)  (668 372)  (668 372)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (21 4)  (675 372)  (675 372)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g1_3
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (685 372)  (685 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 372)  (688 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (45 4)  (699 372)  (699 372)  LC_2 Logic Functioning bit
 (5 5)  (659 373)  (659 373)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (14 5)  (668 373)  (668 373)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (15 5)  (669 373)  (669 373)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (16 5)  (670 373)  (670 373)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 373)  (677 373)  routing T_13_23.sp4_h_r_2 <X> T_13_23.lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.sp4_h_r_2 <X> T_13_23.lc_trk_g1_2
 (25 5)  (679 373)  (679 373)  routing T_13_23.sp4_h_r_2 <X> T_13_23.lc_trk_g1_2
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 373)  (682 373)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 373)  (686 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 373)  (687 373)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.input_2_2
 (35 5)  (689 373)  (689 373)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.input_2_2
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (37 5)  (691 373)  (691 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (42 5)  (696 373)  (696 373)  LC_2 Logic Functioning bit
 (47 5)  (701 373)  (701 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (705 373)  (705 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (662 374)  (662 374)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_l_41
 (9 6)  (663 374)  (663 374)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_l_41
 (21 6)  (675 374)  (675 374)  routing T_13_23.wire_logic_cluster/lc_7/out <X> T_13_23.lc_trk_g1_7
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 374)  (679 374)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g1_6
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 374)  (687 374)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (47 6)  (701 374)  (701 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (668 375)  (668 375)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g1_4
 (15 7)  (669 375)  (669 375)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g1_4
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (676 375)  (676 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 375)  (678 375)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g1_6
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (5 8)  (659 376)  (659 376)  routing T_13_23.sp4_v_t_43 <X> T_13_23.sp4_h_r_6
 (6 8)  (660 376)  (660 376)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_v_b_6
 (9 8)  (663 376)  (663 376)  routing T_13_23.sp4_h_l_41 <X> T_13_23.sp4_h_r_7
 (10 8)  (664 376)  (664 376)  routing T_13_23.sp4_h_l_41 <X> T_13_23.sp4_h_r_7
 (11 8)  (665 376)  (665 376)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_v_b_8
 (13 8)  (667 376)  (667 376)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_v_b_8
 (15 8)  (669 376)  (669 376)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 376)  (672 376)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g2_1
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 376)  (677 376)  routing T_13_23.sp12_v_b_19 <X> T_13_23.lc_trk_g2_3
 (26 8)  (680 376)  (680 376)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (42 8)  (696 376)  (696 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (53 8)  (707 376)  (707 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (657 377)  (657 377)  routing T_13_23.sp12_h_l_22 <X> T_13_23.sp12_v_b_1
 (5 9)  (659 377)  (659 377)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_v_b_6
 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_36 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_36 <X> T_13_23.sp4_v_b_7
 (10 9)  (664 377)  (664 377)  routing T_13_23.sp4_h_l_36 <X> T_13_23.sp4_v_b_7
 (11 9)  (665 377)  (665 377)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_h_r_8
 (13 9)  (667 377)  (667 377)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_h_r_8
 (21 9)  (675 377)  (675 377)  routing T_13_23.sp12_v_b_19 <X> T_13_23.lc_trk_g2_3
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (680 377)  (680 377)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 377)  (686 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (688 377)  (688 377)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_4
 (35 9)  (689 377)  (689 377)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_4
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (40 9)  (694 377)  (694 377)  LC_4 Logic Functioning bit
 (41 9)  (695 377)  (695 377)  LC_4 Logic Functioning bit
 (15 10)  (669 378)  (669 378)  routing T_13_23.rgt_op_5 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.rgt_op_5 <X> T_13_23.lc_trk_g2_5
 (21 10)  (675 378)  (675 378)  routing T_13_23.sp4_v_t_18 <X> T_13_23.lc_trk_g2_7
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 378)  (677 378)  routing T_13_23.sp4_v_t_18 <X> T_13_23.lc_trk_g2_7
 (27 10)  (681 378)  (681 378)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 378)  (682 378)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 378)  (684 378)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 378)  (687 378)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 378)  (692 378)  LC_5 Logic Functioning bit
 (39 10)  (693 378)  (693 378)  LC_5 Logic Functioning bit
 (42 10)  (696 378)  (696 378)  LC_5 Logic Functioning bit
 (43 10)  (697 378)  (697 378)  LC_5 Logic Functioning bit
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 379)  (679 379)  routing T_13_23.sp4_r_v_b_38 <X> T_13_23.lc_trk_g2_6
 (28 11)  (682 379)  (682 379)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 379)  (684 379)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 379)  (685 379)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 379)  (688 379)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.input_2_5
 (35 11)  (689 379)  (689 379)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.input_2_5
 (36 11)  (690 379)  (690 379)  LC_5 Logic Functioning bit
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (40 11)  (694 379)  (694 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (52 11)  (706 379)  (706 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (707 379)  (707 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (657 380)  (657 380)  routing T_13_23.sp12_v_t_22 <X> T_13_23.sp12_h_r_1
 (10 12)  (664 380)  (664 380)  routing T_13_23.sp4_v_t_40 <X> T_13_23.sp4_h_r_10
 (15 12)  (669 380)  (669 380)  routing T_13_23.tnr_op_1 <X> T_13_23.lc_trk_g3_1
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 380)  (677 380)  routing T_13_23.sp12_v_b_11 <X> T_13_23.lc_trk_g3_3
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (37 12)  (691 380)  (691 380)  LC_6 Logic Functioning bit
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (45 12)  (699 380)  (699 380)  LC_6 Logic Functioning bit
 (52 12)  (706 380)  (706 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (707 380)  (707 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (658 381)  (658 381)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_r_9
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 381)  (677 381)  routing T_13_23.sp4_v_b_42 <X> T_13_23.lc_trk_g3_2
 (24 13)  (678 381)  (678 381)  routing T_13_23.sp4_v_b_42 <X> T_13_23.lc_trk_g3_2
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 381)  (682 381)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 381)  (687 381)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.input_2_6
 (34 13)  (688 381)  (688 381)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.input_2_6
 (35 13)  (689 381)  (689 381)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.input_2_6
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (48 13)  (702 381)  (702 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (662 382)  (662 382)  routing T_13_23.sp4_v_t_47 <X> T_13_23.sp4_h_l_47
 (9 14)  (663 382)  (663 382)  routing T_13_23.sp4_v_t_47 <X> T_13_23.sp4_h_l_47
 (14 14)  (668 382)  (668 382)  routing T_13_23.sp4_v_b_36 <X> T_13_23.lc_trk_g3_4
 (15 14)  (669 382)  (669 382)  routing T_13_23.sp4_h_l_16 <X> T_13_23.lc_trk_g3_5
 (16 14)  (670 382)  (670 382)  routing T_13_23.sp4_h_l_16 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (675 382)  (675 382)  routing T_13_23.sp4_h_r_39 <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 382)  (677 382)  routing T_13_23.sp4_h_r_39 <X> T_13_23.lc_trk_g3_7
 (24 14)  (678 382)  (678 382)  routing T_13_23.sp4_h_r_39 <X> T_13_23.lc_trk_g3_7
 (27 14)  (681 382)  (681 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 382)  (684 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 382)  (687 382)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 382)  (688 382)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (38 14)  (692 382)  (692 382)  LC_7 Logic Functioning bit
 (41 14)  (695 382)  (695 382)  LC_7 Logic Functioning bit
 (43 14)  (697 382)  (697 382)  LC_7 Logic Functioning bit
 (45 14)  (699 382)  (699 382)  LC_7 Logic Functioning bit
 (4 15)  (658 383)  (658 383)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_h_l_44
 (6 15)  (660 383)  (660 383)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_h_l_44
 (11 15)  (665 383)  (665 383)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_h_l_46
 (14 15)  (668 383)  (668 383)  routing T_13_23.sp4_v_b_36 <X> T_13_23.lc_trk_g3_4
 (16 15)  (670 383)  (670 383)  routing T_13_23.sp4_v_b_36 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (672 383)  (672 383)  routing T_13_23.sp4_h_l_16 <X> T_13_23.lc_trk_g3_5
 (22 15)  (676 383)  (676 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 383)  (679 383)  routing T_13_23.sp4_r_v_b_46 <X> T_13_23.lc_trk_g3_6
 (26 15)  (680 383)  (680 383)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 383)  (682 383)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 383)  (684 383)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 383)  (691 383)  LC_7 Logic Functioning bit
 (39 15)  (693 383)  (693 383)  LC_7 Logic Functioning bit
 (41 15)  (695 383)  (695 383)  LC_7 Logic Functioning bit
 (43 15)  (697 383)  (697 383)  LC_7 Logic Functioning bit


LogicTile_14_23

 (4 0)  (712 368)  (712 368)  routing T_14_23.sp4_h_l_43 <X> T_14_23.sp4_v_b_0
 (5 0)  (713 368)  (713 368)  routing T_14_23.sp4_v_t_37 <X> T_14_23.sp4_h_r_0
 (6 0)  (714 368)  (714 368)  routing T_14_23.sp4_h_l_43 <X> T_14_23.sp4_v_b_0
 (14 0)  (722 368)  (722 368)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g0_0
 (15 0)  (723 368)  (723 368)  routing T_14_23.top_op_1 <X> T_14_23.lc_trk_g0_1
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (38 0)  (746 368)  (746 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (5 1)  (713 369)  (713 369)  routing T_14_23.sp4_h_l_43 <X> T_14_23.sp4_v_b_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (726 369)  (726 369)  routing T_14_23.top_op_1 <X> T_14_23.lc_trk_g0_1
 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 369)  (731 369)  routing T_14_23.sp12_h_r_10 <X> T_14_23.lc_trk_g0_2
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 369)  (739 369)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (38 1)  (746 369)  (746 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (48 1)  (756 369)  (756 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (733 370)  (733 370)  routing T_14_23.sp4_v_t_3 <X> T_14_23.lc_trk_g0_6
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (38 2)  (746 370)  (746 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (41 2)  (749 370)  (749 370)  LC_1 Logic Functioning bit
 (43 2)  (751 370)  (751 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (48 2)  (756 370)  (756 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (708 371)  (708 371)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (22 3)  (730 371)  (730 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 371)  (731 371)  routing T_14_23.sp4_v_t_3 <X> T_14_23.lc_trk_g0_6
 (25 3)  (733 371)  (733 371)  routing T_14_23.sp4_v_t_3 <X> T_14_23.lc_trk_g0_6
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (38 3)  (746 371)  (746 371)  LC_1 Logic Functioning bit
 (48 3)  (756 371)  (756 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (720 372)  (720 372)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_r_5
 (15 4)  (723 372)  (723 372)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (16 4)  (724 372)  (724 372)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (17 4)  (725 372)  (725 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 372)  (726 372)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (21 4)  (729 372)  (729 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 372)  (731 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (24 4)  (732 372)  (732 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (25 4)  (733 372)  (733 372)  routing T_14_23.sp12_h_r_2 <X> T_14_23.lc_trk_g1_2
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 372)  (741 372)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (37 4)  (745 372)  (745 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (41 4)  (749 372)  (749 372)  LC_2 Logic Functioning bit
 (43 4)  (751 372)  (751 372)  LC_2 Logic Functioning bit
 (45 4)  (753 372)  (753 372)  LC_2 Logic Functioning bit
 (10 5)  (718 373)  (718 373)  routing T_14_23.sp4_h_r_11 <X> T_14_23.sp4_v_b_4
 (18 5)  (726 373)  (726 373)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g1_1
 (21 5)  (729 373)  (729 373)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (22 5)  (730 373)  (730 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (732 373)  (732 373)  routing T_14_23.sp12_h_r_2 <X> T_14_23.lc_trk_g1_2
 (25 5)  (733 373)  (733 373)  routing T_14_23.sp12_h_r_2 <X> T_14_23.lc_trk_g1_2
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 373)  (739 373)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (46 5)  (754 373)  (754 373)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (755 373)  (755 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (756 373)  (756 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (41 6)  (749 374)  (749 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (41 7)  (749 375)  (749 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (47 7)  (755 375)  (755 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (6 8)  (714 376)  (714 376)  routing T_14_23.sp4_h_r_1 <X> T_14_23.sp4_v_b_6
 (10 8)  (718 376)  (718 376)  routing T_14_23.sp4_v_t_39 <X> T_14_23.sp4_h_r_7
 (14 8)  (722 376)  (722 376)  routing T_14_23.sp4_v_b_24 <X> T_14_23.lc_trk_g2_0
 (15 8)  (723 376)  (723 376)  routing T_14_23.rgt_op_1 <X> T_14_23.lc_trk_g2_1
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 376)  (726 376)  routing T_14_23.rgt_op_1 <X> T_14_23.lc_trk_g2_1
 (26 8)  (734 376)  (734 376)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 376)  (736 376)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 376)  (739 376)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 376)  (741 376)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 376)  (746 376)  LC_4 Logic Functioning bit
 (39 8)  (747 376)  (747 376)  LC_4 Logic Functioning bit
 (42 8)  (750 376)  (750 376)  LC_4 Logic Functioning bit
 (43 8)  (751 376)  (751 376)  LC_4 Logic Functioning bit
 (46 8)  (754 376)  (754 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (758 376)  (758 376)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (724 377)  (724 377)  routing T_14_23.sp4_v_b_24 <X> T_14_23.lc_trk_g2_0
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 377)  (731 377)  routing T_14_23.sp4_v_b_42 <X> T_14_23.lc_trk_g2_2
 (24 9)  (732 377)  (732 377)  routing T_14_23.sp4_v_b_42 <X> T_14_23.lc_trk_g2_2
 (26 9)  (734 377)  (734 377)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 377)  (739 377)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 377)  (744 377)  LC_4 Logic Functioning bit
 (37 9)  (745 377)  (745 377)  LC_4 Logic Functioning bit
 (40 9)  (748 377)  (748 377)  LC_4 Logic Functioning bit
 (41 9)  (749 377)  (749 377)  LC_4 Logic Functioning bit
 (52 9)  (760 377)  (760 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (9 10)  (717 378)  (717 378)  routing T_14_23.sp4_h_r_4 <X> T_14_23.sp4_h_l_42
 (10 10)  (718 378)  (718 378)  routing T_14_23.sp4_h_r_4 <X> T_14_23.sp4_h_l_42
 (16 10)  (724 378)  (724 378)  routing T_14_23.sp4_v_b_37 <X> T_14_23.lc_trk_g2_5
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 378)  (726 378)  routing T_14_23.sp4_v_b_37 <X> T_14_23.lc_trk_g2_5
 (21 10)  (729 378)  (729 378)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g2_7
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 378)  (734 378)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 378)  (736 378)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 378)  (739 378)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 378)  (741 378)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 378)  (744 378)  LC_5 Logic Functioning bit
 (37 10)  (745 378)  (745 378)  LC_5 Logic Functioning bit
 (38 10)  (746 378)  (746 378)  LC_5 Logic Functioning bit
 (39 10)  (747 378)  (747 378)  LC_5 Logic Functioning bit
 (6 11)  (714 379)  (714 379)  routing T_14_23.sp4_h_r_6 <X> T_14_23.sp4_h_l_43
 (18 11)  (726 379)  (726 379)  routing T_14_23.sp4_v_b_37 <X> T_14_23.lc_trk_g2_5
 (28 11)  (736 379)  (736 379)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 379)  (738 379)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 379)  (739 379)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 379)  (748 379)  LC_5 Logic Functioning bit
 (41 11)  (749 379)  (749 379)  LC_5 Logic Functioning bit
 (42 11)  (750 379)  (750 379)  LC_5 Logic Functioning bit
 (43 11)  (751 379)  (751 379)  LC_5 Logic Functioning bit
 (4 12)  (712 380)  (712 380)  routing T_14_23.sp4_h_l_38 <X> T_14_23.sp4_v_b_9
 (6 12)  (714 380)  (714 380)  routing T_14_23.sp4_h_l_38 <X> T_14_23.sp4_v_b_9
 (12 12)  (720 380)  (720 380)  routing T_14_23.sp4_h_l_45 <X> T_14_23.sp4_h_r_11
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g3_1
 (21 12)  (729 380)  (729 380)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 380)  (731 380)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (25 12)  (733 380)  (733 380)  routing T_14_23.wire_logic_cluster/lc_2/out <X> T_14_23.lc_trk_g3_2
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 380)  (739 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 380)  (741 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 380)  (742 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 380)  (744 380)  LC_6 Logic Functioning bit
 (37 12)  (745 380)  (745 380)  LC_6 Logic Functioning bit
 (38 12)  (746 380)  (746 380)  LC_6 Logic Functioning bit
 (39 12)  (747 380)  (747 380)  LC_6 Logic Functioning bit
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (43 12)  (751 380)  (751 380)  LC_6 Logic Functioning bit
 (45 12)  (753 380)  (753 380)  LC_6 Logic Functioning bit
 (52 12)  (760 380)  (760 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (713 381)  (713 381)  routing T_14_23.sp4_h_l_38 <X> T_14_23.sp4_v_b_9
 (6 13)  (714 381)  (714 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_h_r_9
 (8 13)  (716 381)  (716 381)  routing T_14_23.sp4_v_t_42 <X> T_14_23.sp4_v_b_10
 (10 13)  (718 381)  (718 381)  routing T_14_23.sp4_v_t_42 <X> T_14_23.sp4_v_b_10
 (13 13)  (721 381)  (721 381)  routing T_14_23.sp4_h_l_45 <X> T_14_23.sp4_h_r_11
 (21 13)  (729 381)  (729 381)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 381)  (734 381)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 381)  (735 381)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 381)  (745 381)  LC_6 Logic Functioning bit
 (39 13)  (747 381)  (747 381)  LC_6 Logic Functioning bit
 (46 13)  (754 381)  (754 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (730 382)  (730 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 382)  (733 382)  routing T_14_23.wire_logic_cluster/lc_6/out <X> T_14_23.lc_trk_g3_6
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 382)  (741 382)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (37 14)  (745 382)  (745 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (42 14)  (750 382)  (750 382)  LC_7 Logic Functioning bit
 (45 14)  (753 382)  (753 382)  LC_7 Logic Functioning bit
 (11 15)  (719 383)  (719 383)  routing T_14_23.sp4_h_r_3 <X> T_14_23.sp4_h_l_46
 (13 15)  (721 383)  (721 383)  routing T_14_23.sp4_h_r_3 <X> T_14_23.sp4_h_l_46
 (21 15)  (729 383)  (729 383)  routing T_14_23.sp4_r_v_b_47 <X> T_14_23.lc_trk_g3_7
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 383)  (741 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (35 15)  (743 383)  (743 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (43 15)  (751 383)  (751 383)  LC_7 Logic Functioning bit
 (46 15)  (754 383)  (754 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_23

 (11 0)  (773 368)  (773 368)  routing T_15_23.sp4_h_r_9 <X> T_15_23.sp4_v_b_2
 (28 0)  (790 368)  (790 368)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (41 0)  (803 368)  (803 368)  LC_0 Logic Functioning bit
 (43 0)  (805 368)  (805 368)  LC_0 Logic Functioning bit
 (45 0)  (807 368)  (807 368)  LC_0 Logic Functioning bit
 (5 1)  (767 369)  (767 369)  routing T_15_23.sp4_h_r_0 <X> T_15_23.sp4_v_b_0
 (27 1)  (789 369)  (789 369)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (51 1)  (813 369)  (813 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (765 370)  (765 370)  routing T_15_23.sp12_v_t_23 <X> T_15_23.sp12_h_l_23
 (12 2)  (774 370)  (774 370)  routing T_15_23.sp4_v_t_39 <X> T_15_23.sp4_h_l_39
 (21 2)  (783 370)  (783 370)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g0_7
 (22 2)  (784 370)  (784 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 370)  (785 370)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g0_7
 (24 2)  (786 370)  (786 370)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g0_7
 (25 2)  (787 370)  (787 370)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g0_6
 (26 2)  (788 370)  (788 370)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 370)  (789 370)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 370)  (795 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (43 2)  (805 370)  (805 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (11 3)  (773 371)  (773 371)  routing T_15_23.sp4_v_t_39 <X> T_15_23.sp4_h_l_39
 (21 3)  (783 371)  (783 371)  routing T_15_23.sp4_h_l_10 <X> T_15_23.lc_trk_g0_7
 (22 3)  (784 371)  (784 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 371)  (785 371)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g0_6
 (24 3)  (786 371)  (786 371)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g0_6
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (51 3)  (813 371)  (813 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (774 372)  (774 372)  routing T_15_23.sp4_v_t_40 <X> T_15_23.sp4_h_r_5
 (13 4)  (775 372)  (775 372)  routing T_15_23.sp4_v_t_40 <X> T_15_23.sp4_v_b_5
 (14 4)  (776 372)  (776 372)  routing T_15_23.wire_logic_cluster/lc_0/out <X> T_15_23.lc_trk_g1_0
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 372)  (780 372)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g1_1
 (21 4)  (783 372)  (783 372)  routing T_15_23.sp4_h_r_19 <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 372)  (785 372)  routing T_15_23.sp4_h_r_19 <X> T_15_23.lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.sp4_h_r_19 <X> T_15_23.lc_trk_g1_3
 (25 4)  (787 372)  (787 372)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 372)  (792 372)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 372)  (795 372)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 372)  (796 372)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 372)  (798 372)  LC_2 Logic Functioning bit
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (38 4)  (800 372)  (800 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (43 4)  (805 372)  (805 372)  LC_2 Logic Functioning bit
 (45 4)  (807 372)  (807 372)  LC_2 Logic Functioning bit
 (48 4)  (810 372)  (810 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (813 372)  (813 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_v_b_3
 (17 5)  (779 373)  (779 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (783 373)  (783 373)  routing T_15_23.sp4_h_r_19 <X> T_15_23.lc_trk_g1_3
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 373)  (785 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (24 5)  (786 373)  (786 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (25 5)  (787 373)  (787 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (27 5)  (789 373)  (789 373)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 373)  (790 373)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 373)  (793 373)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 373)  (798 373)  LC_2 Logic Functioning bit
 (38 5)  (800 373)  (800 373)  LC_2 Logic Functioning bit
 (48 5)  (810 373)  (810 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (2 6)  (764 374)  (764 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (12 6)  (774 374)  (774 374)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_h_l_40
 (27 6)  (789 374)  (789 374)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 374)  (795 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (41 6)  (803 374)  (803 374)  LC_3 Logic Functioning bit
 (43 6)  (805 374)  (805 374)  LC_3 Logic Functioning bit
 (45 6)  (807 374)  (807 374)  LC_3 Logic Functioning bit
 (47 6)  (809 374)  (809 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (813 374)  (813 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (773 375)  (773 375)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_h_l_40
 (13 7)  (775 375)  (775 375)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_h_l_40
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (785 375)  (785 375)  routing T_15_23.sp12_h_l_21 <X> T_15_23.lc_trk_g1_6
 (25 7)  (787 375)  (787 375)  routing T_15_23.sp12_h_l_21 <X> T_15_23.lc_trk_g1_6
 (26 7)  (788 375)  (788 375)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 375)  (790 375)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 375)  (792 375)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 375)  (799 375)  LC_3 Logic Functioning bit
 (39 7)  (801 375)  (801 375)  LC_3 Logic Functioning bit
 (41 7)  (803 375)  (803 375)  LC_3 Logic Functioning bit
 (43 7)  (805 375)  (805 375)  LC_3 Logic Functioning bit
 (52 7)  (814 375)  (814 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (766 376)  (766 376)  routing T_15_23.sp4_h_l_43 <X> T_15_23.sp4_v_b_6
 (22 8)  (784 376)  (784 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 376)  (785 376)  routing T_15_23.sp12_v_b_11 <X> T_15_23.lc_trk_g2_3
 (25 8)  (787 376)  (787 376)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g2_2
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 376)  (790 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 376)  (793 376)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 376)  (796 376)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 376)  (798 376)  LC_4 Logic Functioning bit
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (38 8)  (800 376)  (800 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (5 9)  (767 377)  (767 377)  routing T_15_23.sp4_h_l_43 <X> T_15_23.sp4_v_b_6
 (9 9)  (771 377)  (771 377)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_v_b_7
 (10 9)  (772 377)  (772 377)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_v_b_7
 (22 9)  (784 377)  (784 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 377)  (785 377)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g2_2
 (24 9)  (786 377)  (786 377)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g2_2
 (26 9)  (788 377)  (788 377)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 377)  (793 377)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 377)  (802 377)  LC_4 Logic Functioning bit
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (42 9)  (804 377)  (804 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit
 (51 9)  (813 377)  (813 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (814 377)  (814 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (774 378)  (774 378)  routing T_15_23.sp4_v_b_8 <X> T_15_23.sp4_h_l_45
 (14 10)  (776 378)  (776 378)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (15 10)  (777 378)  (777 378)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g2_5
 (16 10)  (778 378)  (778 378)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g2_5
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 378)  (780 378)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g2_5
 (21 10)  (783 378)  (783 378)  routing T_15_23.sp4_v_t_26 <X> T_15_23.lc_trk_g2_7
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 378)  (785 378)  routing T_15_23.sp4_v_t_26 <X> T_15_23.lc_trk_g2_7
 (27 10)  (789 378)  (789 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 378)  (795 378)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (38 10)  (800 378)  (800 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (15 11)  (777 379)  (777 379)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (16 11)  (778 379)  (778 379)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 379)  (780 379)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g2_5
 (21 11)  (783 379)  (783 379)  routing T_15_23.sp4_v_t_26 <X> T_15_23.lc_trk_g2_7
 (26 11)  (788 379)  (788 379)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 379)  (789 379)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 379)  (799 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (41 11)  (803 379)  (803 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (9 12)  (771 380)  (771 380)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_h_r_10
 (10 12)  (772 380)  (772 380)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_h_r_10
 (15 12)  (777 380)  (777 380)  routing T_15_23.tnl_op_1 <X> T_15_23.lc_trk_g3_1
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (787 380)  (787 380)  routing T_15_23.wire_logic_cluster/lc_2/out <X> T_15_23.lc_trk_g3_2
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 380)  (795 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 380)  (796 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 380)  (797 380)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.input_2_6
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (37 12)  (799 380)  (799 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (43 12)  (805 380)  (805 380)  LC_6 Logic Functioning bit
 (45 12)  (807 380)  (807 380)  LC_6 Logic Functioning bit
 (18 13)  (780 381)  (780 381)  routing T_15_23.tnl_op_1 <X> T_15_23.lc_trk_g3_1
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 381)  (789 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 381)  (795 381)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.input_2_6
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (37 13)  (799 381)  (799 381)  LC_6 Logic Functioning bit
 (38 13)  (800 381)  (800 381)  LC_6 Logic Functioning bit
 (42 13)  (804 381)  (804 381)  LC_6 Logic Functioning bit
 (51 13)  (813 381)  (813 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (767 382)  (767 382)  routing T_15_23.sp4_h_r_6 <X> T_15_23.sp4_h_l_44
 (14 14)  (776 382)  (776 382)  routing T_15_23.sp4_v_b_36 <X> T_15_23.lc_trk_g3_4
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g3_5
 (25 14)  (787 382)  (787 382)  routing T_15_23.wire_logic_cluster/lc_6/out <X> T_15_23.lc_trk_g3_6
 (26 14)  (788 382)  (788 382)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 382)  (792 382)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 382)  (795 382)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 382)  (796 382)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 382)  (798 382)  LC_7 Logic Functioning bit
 (38 14)  (800 382)  (800 382)  LC_7 Logic Functioning bit
 (41 14)  (803 382)  (803 382)  LC_7 Logic Functioning bit
 (43 14)  (805 382)  (805 382)  LC_7 Logic Functioning bit
 (45 14)  (807 382)  (807 382)  LC_7 Logic Functioning bit
 (4 15)  (766 383)  (766 383)  routing T_15_23.sp4_h_r_6 <X> T_15_23.sp4_h_l_44
 (14 15)  (776 383)  (776 383)  routing T_15_23.sp4_v_b_36 <X> T_15_23.lc_trk_g3_4
 (16 15)  (778 383)  (778 383)  routing T_15_23.sp4_v_b_36 <X> T_15_23.lc_trk_g3_4
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (784 383)  (784 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 383)  (788 383)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 383)  (790 383)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 383)  (792 383)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 383)  (799 383)  LC_7 Logic Functioning bit
 (39 15)  (801 383)  (801 383)  LC_7 Logic Functioning bit
 (41 15)  (803 383)  (803 383)  LC_7 Logic Functioning bit
 (43 15)  (805 383)  (805 383)  LC_7 Logic Functioning bit
 (46 15)  (808 383)  (808 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (809 383)  (809 383)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_23

 (8 0)  (824 368)  (824 368)  routing T_16_23.sp4_h_l_36 <X> T_16_23.sp4_h_r_1
 (14 0)  (830 368)  (830 368)  routing T_16_23.lft_op_0 <X> T_16_23.lc_trk_g0_0
 (15 0)  (831 368)  (831 368)  routing T_16_23.sp4_h_r_1 <X> T_16_23.lc_trk_g0_1
 (16 0)  (832 368)  (832 368)  routing T_16_23.sp4_h_r_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.wire_logic_cluster/lc_3/out <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (841 368)  (841 368)  routing T_16_23.sp4_h_r_10 <X> T_16_23.lc_trk_g0_2
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 368)  (846 368)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (47 0)  (863 368)  (863 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (864 368)  (864 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (831 369)  (831 369)  routing T_16_23.lft_op_0 <X> T_16_23.lc_trk_g0_0
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (834 369)  (834 369)  routing T_16_23.sp4_h_r_1 <X> T_16_23.lc_trk_g0_1
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 369)  (839 369)  routing T_16_23.sp4_h_r_10 <X> T_16_23.lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.sp4_h_r_10 <X> T_16_23.lc_trk_g0_2
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 369)  (856 369)  LC_0 Logic Functioning bit
 (41 1)  (857 369)  (857 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (43 1)  (859 369)  (859 369)  LC_0 Logic Functioning bit
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_3 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (822 370)  (822 370)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_v_t_37
 (8 2)  (824 370)  (824 370)  routing T_16_23.sp4_v_t_42 <X> T_16_23.sp4_h_l_36
 (9 2)  (825 370)  (825 370)  routing T_16_23.sp4_v_t_42 <X> T_16_23.sp4_h_l_36
 (10 2)  (826 370)  (826 370)  routing T_16_23.sp4_v_t_42 <X> T_16_23.sp4_h_l_36
 (15 2)  (831 370)  (831 370)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g0_5
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 370)  (834 370)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g0_5
 (21 2)  (837 370)  (837 370)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g0_7
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 370)  (839 370)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g0_7
 (24 2)  (840 370)  (840 370)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g0_7
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (42 2)  (858 370)  (858 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (50 2)  (866 370)  (866 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 371)  (816 371)  routing T_16_23.glb_netwk_3 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (21 3)  (837 371)  (837 371)  routing T_16_23.sp4_h_l_10 <X> T_16_23.lc_trk_g0_7
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (15 4)  (831 372)  (831 372)  routing T_16_23.sp4_v_b_17 <X> T_16_23.lc_trk_g1_1
 (16 4)  (832 372)  (832 372)  routing T_16_23.sp4_v_b_17 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (46 4)  (862 372)  (862 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (843 373)  (843 373)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 373)  (847 373)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (52 5)  (868 373)  (868 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (820 374)  (820 374)  routing T_16_23.sp4_h_r_9 <X> T_16_23.sp4_v_t_38
 (6 6)  (822 374)  (822 374)  routing T_16_23.sp4_h_r_9 <X> T_16_23.sp4_v_t_38
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (837 374)  (837 374)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g1_7
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (46 6)  (862 374)  (862 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (821 375)  (821 375)  routing T_16_23.sp4_h_r_9 <X> T_16_23.sp4_v_t_38
 (14 7)  (830 375)  (830 375)  routing T_16_23.top_op_4 <X> T_16_23.lc_trk_g1_4
 (15 7)  (831 375)  (831 375)  routing T_16_23.top_op_4 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (834 375)  (834 375)  routing T_16_23.sp4_r_v_b_29 <X> T_16_23.lc_trk_g1_5
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (856 375)  (856 375)  LC_3 Logic Functioning bit
 (41 7)  (857 375)  (857 375)  LC_3 Logic Functioning bit
 (42 7)  (858 375)  (858 375)  LC_3 Logic Functioning bit
 (43 7)  (859 375)  (859 375)  LC_3 Logic Functioning bit
 (4 8)  (820 376)  (820 376)  routing T_16_23.sp4_v_t_43 <X> T_16_23.sp4_v_b_6
 (26 8)  (842 376)  (842 376)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 376)  (849 376)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 376)  (851 376)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.input_2_4
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (43 8)  (859 376)  (859 376)  LC_4 Logic Functioning bit
 (14 9)  (830 377)  (830 377)  routing T_16_23.tnl_op_0 <X> T_16_23.lc_trk_g2_0
 (15 9)  (831 377)  (831 377)  routing T_16_23.tnl_op_0 <X> T_16_23.lc_trk_g2_0
 (17 9)  (833 377)  (833 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.tnl_op_2 <X> T_16_23.lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.tnl_op_2 <X> T_16_23.lc_trk_g2_2
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 377)  (850 377)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.input_2_4
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (40 9)  (856 377)  (856 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (5 10)  (821 378)  (821 378)  routing T_16_23.sp4_v_t_43 <X> T_16_23.sp4_h_l_43
 (15 10)  (831 378)  (831 378)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g2_5
 (16 10)  (832 378)  (832 378)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g2_5
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (841 378)  (841 378)  routing T_16_23.sp4_h_r_38 <X> T_16_23.lc_trk_g2_6
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (46 10)  (862 378)  (862 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (822 379)  (822 379)  routing T_16_23.sp4_v_t_43 <X> T_16_23.sp4_h_l_43
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 379)  (839 379)  routing T_16_23.sp4_h_r_38 <X> T_16_23.lc_trk_g2_6
 (24 11)  (840 379)  (840 379)  routing T_16_23.sp4_h_r_38 <X> T_16_23.lc_trk_g2_6
 (27 11)  (843 379)  (843 379)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (40 11)  (856 379)  (856 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (51 11)  (867 379)  (867 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (869 379)  (869 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (825 380)  (825 380)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_h_r_10
 (10 12)  (826 380)  (826 380)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_h_r_10
 (11 12)  (827 380)  (827 380)  routing T_16_23.sp4_h_l_40 <X> T_16_23.sp4_v_b_11
 (13 12)  (829 380)  (829 380)  routing T_16_23.sp4_h_l_40 <X> T_16_23.sp4_v_b_11
 (15 12)  (831 380)  (831 380)  routing T_16_23.tnr_op_1 <X> T_16_23.lc_trk_g3_1
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (841 380)  (841 380)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g3_2
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (51 12)  (867 380)  (867 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (828 381)  (828 381)  routing T_16_23.sp4_h_l_40 <X> T_16_23.sp4_v_b_11
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 381)  (844 381)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (40 13)  (856 381)  (856 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (14 14)  (830 382)  (830 382)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp12_v_b_21 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (842 382)  (842 382)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 382)  (843 382)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (38 14)  (854 382)  (854 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (51 14)  (867 382)  (867 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (825 383)  (825 383)  routing T_16_23.sp4_v_b_10 <X> T_16_23.sp4_v_t_47
 (14 15)  (830 383)  (830 383)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (15 15)  (831 383)  (831 383)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (16 15)  (832 383)  (832 383)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (834 383)  (834 383)  routing T_16_23.sp12_v_b_21 <X> T_16_23.lc_trk_g3_5
 (27 15)  (843 383)  (843 383)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 383)  (844 383)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit
 (41 15)  (857 383)  (857 383)  LC_7 Logic Functioning bit
 (43 15)  (859 383)  (859 383)  LC_7 Logic Functioning bit
 (46 15)  (862 383)  (862 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (867 383)  (867 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_23

 (6 0)  (880 368)  (880 368)  routing T_17_23.sp4_h_r_7 <X> T_17_23.sp4_v_b_0
 (11 0)  (885 368)  (885 368)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_v_b_2
 (13 0)  (887 368)  (887 368)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_v_b_2
 (15 0)  (889 368)  (889 368)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g0_1
 (16 0)  (890 368)  (890 368)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g0_1
 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 368)  (905 368)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (9 1)  (883 369)  (883 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (10 1)  (884 369)  (884 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (11 1)  (885 369)  (885 369)  routing T_17_23.sp4_h_l_43 <X> T_17_23.sp4_h_r_2
 (12 1)  (886 369)  (886 369)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_v_b_2
 (13 1)  (887 369)  (887 369)  routing T_17_23.sp4_h_l_43 <X> T_17_23.sp4_h_r_2
 (15 1)  (889 369)  (889 369)  routing T_17_23.sp4_v_t_5 <X> T_17_23.lc_trk_g0_0
 (16 1)  (890 369)  (890 369)  routing T_17_23.sp4_v_t_5 <X> T_17_23.lc_trk_g0_0
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (28 1)  (902 369)  (902 369)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (38 1)  (912 369)  (912 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (43 1)  (917 369)  (917 369)  LC_0 Logic Functioning bit
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_3 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (886 370)  (886 370)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_h_l_39
 (14 2)  (888 370)  (888 370)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (15 2)  (889 370)  (889 370)  routing T_17_23.top_op_5 <X> T_17_23.lc_trk_g0_5
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (895 370)  (895 370)  routing T_17_23.sp4_v_b_15 <X> T_17_23.lc_trk_g0_7
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 370)  (897 370)  routing T_17_23.sp4_v_b_15 <X> T_17_23.lc_trk_g0_7
 (26 2)  (900 370)  (900 370)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 370)  (908 370)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (37 2)  (911 370)  (911 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (43 2)  (917 370)  (917 370)  LC_1 Logic Functioning bit
 (50 2)  (924 370)  (924 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 371)  (874 371)  routing T_17_23.glb_netwk_3 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (11 3)  (885 371)  (885 371)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_h_l_39
 (13 3)  (887 371)  (887 371)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_h_l_39
 (14 3)  (888 371)  (888 371)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (892 371)  (892 371)  routing T_17_23.top_op_5 <X> T_17_23.lc_trk_g0_5
 (21 3)  (895 371)  (895 371)  routing T_17_23.sp4_v_b_15 <X> T_17_23.lc_trk_g0_7
 (26 3)  (900 371)  (900 371)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 371)  (901 371)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (37 3)  (911 371)  (911 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (48 3)  (922 371)  (922 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (889 372)  (889 372)  routing T_17_23.sp4_v_b_17 <X> T_17_23.lc_trk_g1_1
 (16 4)  (890 372)  (890 372)  routing T_17_23.sp4_v_b_17 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (895 372)  (895 372)  routing T_17_23.wire_logic_cluster/lc_3/out <X> T_17_23.lc_trk_g1_3
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 372)  (907 372)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (37 4)  (911 372)  (911 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (43 4)  (917 372)  (917 372)  LC_2 Logic Functioning bit
 (46 4)  (920 372)  (920 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (883 373)  (883 373)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_v_b_4
 (10 5)  (884 373)  (884 373)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_v_b_4
 (14 5)  (888 373)  (888 373)  routing T_17_23.sp12_h_r_16 <X> T_17_23.lc_trk_g1_0
 (16 5)  (890 373)  (890 373)  routing T_17_23.sp12_h_r_16 <X> T_17_23.lc_trk_g1_0
 (17 5)  (891 373)  (891 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 373)  (897 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (24 5)  (898 373)  (898 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (25 5)  (899 373)  (899 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (27 5)  (901 373)  (901 373)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 373)  (904 373)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (37 5)  (911 373)  (911 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (14 6)  (888 374)  (888 374)  routing T_17_23.wire_logic_cluster/lc_4/out <X> T_17_23.lc_trk_g1_4
 (21 6)  (895 374)  (895 374)  routing T_17_23.lft_op_7 <X> T_17_23.lc_trk_g1_7
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 374)  (898 374)  routing T_17_23.lft_op_7 <X> T_17_23.lc_trk_g1_7
 (27 6)  (901 374)  (901 374)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 374)  (905 374)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (43 6)  (917 374)  (917 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (48 6)  (922 374)  (922 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (8 7)  (882 375)  (882 375)  routing T_17_23.sp4_h_l_41 <X> T_17_23.sp4_v_t_41
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (897 375)  (897 375)  routing T_17_23.sp12_h_l_21 <X> T_17_23.lc_trk_g1_6
 (25 7)  (899 375)  (899 375)  routing T_17_23.sp12_h_l_21 <X> T_17_23.lc_trk_g1_6
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 375)  (911 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (43 7)  (917 375)  (917 375)  LC_3 Logic Functioning bit
 (51 7)  (925 375)  (925 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (926 375)  (926 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (10 8)  (884 376)  (884 376)  routing T_17_23.sp4_v_t_39 <X> T_17_23.sp4_h_r_7
 (15 8)  (889 376)  (889 376)  routing T_17_23.sp4_h_r_41 <X> T_17_23.lc_trk_g2_1
 (16 8)  (890 376)  (890 376)  routing T_17_23.sp4_h_r_41 <X> T_17_23.lc_trk_g2_1
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 376)  (892 376)  routing T_17_23.sp4_h_r_41 <X> T_17_23.lc_trk_g2_1
 (26 8)  (900 376)  (900 376)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 376)  (901 376)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 376)  (902 376)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 376)  (905 376)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 376)  (908 376)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 376)  (910 376)  LC_4 Logic Functioning bit
 (37 8)  (911 376)  (911 376)  LC_4 Logic Functioning bit
 (38 8)  (912 376)  (912 376)  LC_4 Logic Functioning bit
 (39 8)  (913 376)  (913 376)  LC_4 Logic Functioning bit
 (41 8)  (915 376)  (915 376)  LC_4 Logic Functioning bit
 (43 8)  (917 376)  (917 376)  LC_4 Logic Functioning bit
 (45 8)  (919 376)  (919 376)  LC_4 Logic Functioning bit
 (46 8)  (920 376)  (920 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (882 377)  (882 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (9 9)  (883 377)  (883 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (10 9)  (884 377)  (884 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (18 9)  (892 377)  (892 377)  routing T_17_23.sp4_h_r_41 <X> T_17_23.lc_trk_g2_1
 (29 9)  (903 377)  (903 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 377)  (904 377)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 377)  (910 377)  LC_4 Logic Functioning bit
 (38 9)  (912 377)  (912 377)  LC_4 Logic Functioning bit
 (51 9)  (925 377)  (925 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (878 378)  (878 378)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_v_t_43
 (6 10)  (880 378)  (880 378)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_v_t_43
 (14 10)  (888 378)  (888 378)  routing T_17_23.sp4_h_r_44 <X> T_17_23.lc_trk_g2_4
 (14 11)  (888 379)  (888 379)  routing T_17_23.sp4_h_r_44 <X> T_17_23.lc_trk_g2_4
 (15 11)  (889 379)  (889 379)  routing T_17_23.sp4_h_r_44 <X> T_17_23.lc_trk_g2_4
 (16 11)  (890 379)  (890 379)  routing T_17_23.sp4_h_r_44 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (4 12)  (878 380)  (878 380)  routing T_17_23.sp4_v_t_44 <X> T_17_23.sp4_v_b_9
 (14 12)  (888 380)  (888 380)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (15 12)  (889 380)  (889 380)  routing T_17_23.tnr_op_1 <X> T_17_23.lc_trk_g3_1
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (900 380)  (900 380)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 380)  (901 380)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 380)  (905 380)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (38 12)  (912 380)  (912 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (52 12)  (926 380)  (926 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (878 381)  (878 381)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_h_r_9
 (14 13)  (888 381)  (888 381)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (15 13)  (889 381)  (889 381)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (16 13)  (890 381)  (890 381)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 381)  (897 381)  routing T_17_23.sp4_v_b_42 <X> T_17_23.lc_trk_g3_2
 (24 13)  (898 381)  (898 381)  routing T_17_23.sp4_v_b_42 <X> T_17_23.lc_trk_g3_2
 (28 13)  (902 381)  (902 381)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (914 381)  (914 381)  LC_6 Logic Functioning bit
 (41 13)  (915 381)  (915 381)  LC_6 Logic Functioning bit
 (42 13)  (916 381)  (916 381)  LC_6 Logic Functioning bit
 (43 13)  (917 381)  (917 381)  LC_6 Logic Functioning bit
 (53 13)  (927 381)  (927 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (12 14)  (886 382)  (886 382)  routing T_17_23.sp4_v_t_46 <X> T_17_23.sp4_h_l_46
 (21 14)  (895 382)  (895 382)  routing T_17_23.wire_logic_cluster/lc_7/out <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 382)  (901 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 382)  (902 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 382)  (905 382)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 382)  (910 382)  LC_7 Logic Functioning bit
 (38 14)  (912 382)  (912 382)  LC_7 Logic Functioning bit
 (41 14)  (915 382)  (915 382)  LC_7 Logic Functioning bit
 (43 14)  (917 382)  (917 382)  LC_7 Logic Functioning bit
 (45 14)  (919 382)  (919 382)  LC_7 Logic Functioning bit
 (46 14)  (920 382)  (920 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (925 382)  (925 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (877 383)  (877 383)  routing T_17_23.sp12_h_l_22 <X> T_17_23.sp12_v_t_22
 (11 15)  (885 383)  (885 383)  routing T_17_23.sp4_v_t_46 <X> T_17_23.sp4_h_l_46
 (26 15)  (900 383)  (900 383)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 383)  (901 383)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 383)  (903 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 383)  (911 383)  LC_7 Logic Functioning bit
 (39 15)  (913 383)  (913 383)  LC_7 Logic Functioning bit
 (41 15)  (915 383)  (915 383)  LC_7 Logic Functioning bit
 (43 15)  (917 383)  (917 383)  LC_7 Logic Functioning bit
 (51 15)  (925 383)  (925 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_23

 (8 0)  (936 368)  (936 368)  routing T_18_23.sp4_v_b_7 <X> T_18_23.sp4_h_r_1
 (9 0)  (937 368)  (937 368)  routing T_18_23.sp4_v_b_7 <X> T_18_23.sp4_h_r_1
 (10 0)  (938 368)  (938 368)  routing T_18_23.sp4_v_b_7 <X> T_18_23.sp4_h_r_1
 (13 0)  (941 368)  (941 368)  routing T_18_23.sp4_h_l_39 <X> T_18_23.sp4_v_b_2
 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 368)  (952 368)  routing T_18_23.bot_op_3 <X> T_18_23.lc_trk_g0_3
 (6 1)  (934 369)  (934 369)  routing T_18_23.sp4_h_l_37 <X> T_18_23.sp4_h_r_0
 (12 1)  (940 369)  (940 369)  routing T_18_23.sp4_h_l_39 <X> T_18_23.sp4_v_b_2
 (14 1)  (942 369)  (942 369)  routing T_18_23.top_op_0 <X> T_18_23.lc_trk_g0_0
 (15 1)  (943 369)  (943 369)  routing T_18_23.top_op_0 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_3 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (936 370)  (936 370)  routing T_18_23.sp4_h_r_1 <X> T_18_23.sp4_h_l_36
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 370)  (956 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (51 2)  (979 370)  (979 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (928 371)  (928 371)  routing T_18_23.glb_netwk_3 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (27 3)  (955 371)  (955 371)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 371)  (965 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (21 4)  (949 372)  (949 372)  routing T_18_23.lft_op_3 <X> T_18_23.lc_trk_g1_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 372)  (952 372)  routing T_18_23.lft_op_3 <X> T_18_23.lc_trk_g1_3
 (26 4)  (954 372)  (954 372)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 372)  (956 372)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 372)  (958 372)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (37 4)  (965 372)  (965 372)  LC_2 Logic Functioning bit
 (38 4)  (966 372)  (966 372)  LC_2 Logic Functioning bit
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (42 4)  (970 372)  (970 372)  LC_2 Logic Functioning bit
 (14 5)  (942 373)  (942 373)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g1_0
 (15 5)  (943 373)  (943 373)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g1_0
 (16 5)  (944 373)  (944 373)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 373)  (961 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.input_2_2
 (35 5)  (963 373)  (963 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.input_2_2
 (36 5)  (964 373)  (964 373)  LC_2 Logic Functioning bit
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (42 5)  (970 373)  (970 373)  LC_2 Logic Functioning bit
 (15 6)  (943 374)  (943 374)  routing T_18_23.top_op_5 <X> T_18_23.lc_trk_g1_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (949 374)  (949 374)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g1_7
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 374)  (951 374)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g1_7
 (26 6)  (954 374)  (954 374)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 374)  (962 374)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (39 6)  (967 374)  (967 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (50 6)  (978 374)  (978 374)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (933 375)  (933 375)  routing T_18_23.sp4_h_l_38 <X> T_18_23.sp4_v_t_38
 (18 7)  (946 375)  (946 375)  routing T_18_23.top_op_5 <X> T_18_23.lc_trk_g1_5
 (21 7)  (949 375)  (949 375)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g1_7
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 375)  (955 375)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (38 7)  (966 375)  (966 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (51 7)  (979 375)  (979 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (932 376)  (932 376)  routing T_18_23.sp4_h_l_43 <X> T_18_23.sp4_v_b_6
 (25 8)  (953 376)  (953 376)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (5 9)  (933 377)  (933 377)  routing T_18_23.sp4_h_l_43 <X> T_18_23.sp4_v_b_6
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 377)  (951 377)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 378)  (951 378)  routing T_18_23.sp4_v_b_47 <X> T_18_23.lc_trk_g2_7
 (24 10)  (952 378)  (952 378)  routing T_18_23.sp4_v_b_47 <X> T_18_23.lc_trk_g2_7
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g3_1
 (8 14)  (936 382)  (936 382)  routing T_18_23.sp4_v_t_41 <X> T_18_23.sp4_h_l_47
 (9 14)  (937 382)  (937 382)  routing T_18_23.sp4_v_t_41 <X> T_18_23.sp4_h_l_47
 (10 14)  (938 382)  (938 382)  routing T_18_23.sp4_v_t_41 <X> T_18_23.sp4_h_l_47
 (21 14)  (949 382)  (949 382)  routing T_18_23.wire_logic_cluster/lc_7/out <X> T_18_23.lc_trk_g3_7
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 382)  (954 382)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 382)  (955 382)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 382)  (956 382)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (48 14)  (976 382)  (976 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (3 15)  (931 383)  (931 383)  routing T_18_23.sp12_h_l_22 <X> T_18_23.sp12_v_t_22
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 383)  (951 383)  routing T_18_23.sp4_v_b_46 <X> T_18_23.lc_trk_g3_6
 (24 15)  (952 383)  (952 383)  routing T_18_23.sp4_v_b_46 <X> T_18_23.lc_trk_g3_6
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 383)  (958 383)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (41 15)  (969 383)  (969 383)  LC_7 Logic Functioning bit
 (43 15)  (971 383)  (971 383)  LC_7 Logic Functioning bit
 (48 15)  (976 383)  (976 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_23

 (11 4)  (993 372)  (993 372)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_v_b_5
 (13 4)  (995 372)  (995 372)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_v_b_5
 (12 5)  (994 373)  (994 373)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_v_b_5
 (9 7)  (991 375)  (991 375)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_v_t_41
 (12 7)  (994 375)  (994 375)  routing T_19_23.sp4_h_l_40 <X> T_19_23.sp4_v_t_40


LogicTile_1_22

 (27 0)  (45 352)  (45 352)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 352)  (46 352)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 352)  (47 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 352)  (48 352)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 352)  (49 352)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 352)  (50 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (55 352)  (55 352)  LC_0 Logic Functioning bit
 (39 0)  (57 352)  (57 352)  LC_0 Logic Functioning bit
 (45 0)  (63 352)  (63 352)  LC_0 Logic Functioning bit
 (47 0)  (65 352)  (65 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (22 353)  (22 353)  routing T_1_22.sp4_v_t_42 <X> T_1_22.sp4_h_r_0
 (26 1)  (44 353)  (44 353)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 353)  (45 353)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 353)  (47 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 353)  (48 353)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 353)  (49 353)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 353)  (54 353)  LC_0 Logic Functioning bit
 (37 1)  (55 353)  (55 353)  LC_0 Logic Functioning bit
 (38 1)  (56 353)  (56 353)  LC_0 Logic Functioning bit
 (39 1)  (57 353)  (57 353)  LC_0 Logic Functioning bit
 (44 1)  (62 353)  (62 353)  LC_0 Logic Functioning bit
 (51 1)  (69 353)  (69 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 354)  (18 354)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (20 354)  (20 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (39 354)  (39 354)  routing T_1_22.sp4_h_l_10 <X> T_1_22.lc_trk_g0_7
 (22 2)  (40 354)  (40 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (41 354)  (41 354)  routing T_1_22.sp4_h_l_10 <X> T_1_22.lc_trk_g0_7
 (24 2)  (42 354)  (42 354)  routing T_1_22.sp4_h_l_10 <X> T_1_22.lc_trk_g0_7
 (0 3)  (18 355)  (18 355)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (14 3)  (32 355)  (32 355)  routing T_1_22.sp4_r_v_b_28 <X> T_1_22.lc_trk_g0_4
 (17 3)  (35 355)  (35 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (39 355)  (39 355)  routing T_1_22.sp4_h_l_10 <X> T_1_22.lc_trk_g0_7
 (22 4)  (40 356)  (40 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (13 5)  (31 357)  (31 357)  routing T_1_22.sp4_v_t_37 <X> T_1_22.sp4_h_r_5
 (21 5)  (39 357)  (39 357)  routing T_1_22.sp4_r_v_b_27 <X> T_1_22.lc_trk_g1_3
 (11 6)  (29 358)  (29 358)  routing T_1_22.sp4_h_r_11 <X> T_1_22.sp4_v_t_40
 (13 6)  (31 358)  (31 358)  routing T_1_22.sp4_h_r_11 <X> T_1_22.sp4_v_t_40
 (12 7)  (30 359)  (30 359)  routing T_1_22.sp4_h_r_11 <X> T_1_22.sp4_v_t_40
 (5 8)  (23 360)  (23 360)  routing T_1_22.sp4_v_t_43 <X> T_1_22.sp4_h_r_6
 (12 8)  (30 360)  (30 360)  routing T_1_22.sp4_v_b_8 <X> T_1_22.sp4_h_r_8
 (11 9)  (29 361)  (29 361)  routing T_1_22.sp4_v_b_8 <X> T_1_22.sp4_h_r_8
 (1 14)  (19 366)  (19 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 366)  (43 366)  routing T_1_22.sp4_h_r_38 <X> T_1_22.lc_trk_g3_6
 (1 15)  (19 367)  (19 367)  routing T_1_22.lc_trk_g0_4 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 367)  (40 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (41 367)  (41 367)  routing T_1_22.sp4_h_r_38 <X> T_1_22.lc_trk_g3_6
 (24 15)  (42 367)  (42 367)  routing T_1_22.sp4_h_r_38 <X> T_1_22.lc_trk_g3_6


LogicTile_2_22

 (22 0)  (94 352)  (94 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (95 352)  (95 352)  routing T_2_22.sp4_h_r_3 <X> T_2_22.lc_trk_g0_3
 (24 0)  (96 352)  (96 352)  routing T_2_22.sp4_h_r_3 <X> T_2_22.lc_trk_g0_3
 (29 0)  (101 352)  (101 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 352)  (103 352)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 352)  (104 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 352)  (106 352)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 352)  (109 352)  LC_0 Logic Functioning bit
 (39 0)  (111 352)  (111 352)  LC_0 Logic Functioning bit
 (45 0)  (117 352)  (117 352)  LC_0 Logic Functioning bit
 (47 0)  (119 352)  (119 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (86 353)  (86 353)  routing T_2_22.sp4_r_v_b_35 <X> T_2_22.lc_trk_g0_0
 (17 1)  (89 353)  (89 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (93 353)  (93 353)  routing T_2_22.sp4_h_r_3 <X> T_2_22.lc_trk_g0_3
 (29 1)  (101 353)  (101 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 353)  (102 353)  routing T_2_22.lc_trk_g0_3 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 353)  (103 353)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 353)  (108 353)  LC_0 Logic Functioning bit
 (37 1)  (109 353)  (109 353)  LC_0 Logic Functioning bit
 (38 1)  (110 353)  (110 353)  LC_0 Logic Functioning bit
 (39 1)  (111 353)  (111 353)  LC_0 Logic Functioning bit
 (44 1)  (116 353)  (116 353)  LC_0 Logic Functioning bit
 (48 1)  (120 353)  (120 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (72 354)  (72 354)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (2 2)  (74 354)  (74 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 355)  (72 355)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (5 5)  (77 357)  (77 357)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_b_3
 (25 6)  (97 358)  (97 358)  routing T_2_22.sp4_h_r_14 <X> T_2_22.lc_trk_g1_6
 (6 7)  (78 359)  (78 359)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_h_l_38
 (8 7)  (80 359)  (80 359)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_t_41
 (9 7)  (81 359)  (81 359)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_t_41
 (10 7)  (82 359)  (82 359)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_t_41
 (22 7)  (94 359)  (94 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 359)  (95 359)  routing T_2_22.sp4_h_r_14 <X> T_2_22.lc_trk_g1_6
 (24 7)  (96 359)  (96 359)  routing T_2_22.sp4_h_r_14 <X> T_2_22.lc_trk_g1_6
 (14 10)  (86 362)  (86 362)  routing T_2_22.sp4_h_r_36 <X> T_2_22.lc_trk_g2_4
 (15 11)  (87 363)  (87 363)  routing T_2_22.sp4_h_r_36 <X> T_2_22.lc_trk_g2_4
 (16 11)  (88 363)  (88 363)  routing T_2_22.sp4_h_r_36 <X> T_2_22.lc_trk_g2_4
 (17 11)  (89 363)  (89 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (72 366)  (72 366)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 366)  (73 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (76 366)  (76 366)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_44
 (6 14)  (78 366)  (78 366)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_44
 (1 15)  (73 367)  (73 367)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (77 367)  (77 367)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_44


LogicTile_3_22

 (8 0)  (134 352)  (134 352)  routing T_3_22.sp4_v_b_7 <X> T_3_22.sp4_h_r_1
 (9 0)  (135 352)  (135 352)  routing T_3_22.sp4_v_b_7 <X> T_3_22.sp4_h_r_1
 (10 0)  (136 352)  (136 352)  routing T_3_22.sp4_v_b_7 <X> T_3_22.sp4_h_r_1
 (12 0)  (138 352)  (138 352)  routing T_3_22.sp4_v_b_8 <X> T_3_22.sp4_h_r_2
 (28 0)  (154 352)  (154 352)  routing T_3_22.lc_trk_g2_3 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 352)  (155 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 352)  (157 352)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 352)  (159 352)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (163 352)  (163 352)  LC_0 Logic Functioning bit
 (39 0)  (165 352)  (165 352)  LC_0 Logic Functioning bit
 (45 0)  (171 352)  (171 352)  LC_0 Logic Functioning bit
 (11 1)  (137 353)  (137 353)  routing T_3_22.sp4_v_b_8 <X> T_3_22.sp4_h_r_2
 (13 1)  (139 353)  (139 353)  routing T_3_22.sp4_v_b_8 <X> T_3_22.sp4_h_r_2
 (27 1)  (153 353)  (153 353)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 353)  (154 353)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 353)  (156 353)  routing T_3_22.lc_trk_g2_3 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 353)  (162 353)  LC_0 Logic Functioning bit
 (37 1)  (163 353)  (163 353)  LC_0 Logic Functioning bit
 (38 1)  (164 353)  (164 353)  LC_0 Logic Functioning bit
 (39 1)  (165 353)  (165 353)  LC_0 Logic Functioning bit
 (44 1)  (170 353)  (170 353)  LC_0 Logic Functioning bit
 (46 1)  (172 353)  (172 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (179 353)  (179 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 354)  (126 354)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (128 354)  (128 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (135 354)  (135 354)  routing T_3_22.sp4_v_b_1 <X> T_3_22.sp4_h_l_36
 (14 2)  (140 354)  (140 354)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (21 2)  (147 354)  (147 354)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g0_7
 (22 2)  (148 354)  (148 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (149 354)  (149 354)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g0_7
 (27 2)  (153 354)  (153 354)  routing T_3_22.lc_trk_g1_1 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 354)  (155 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 354)  (157 354)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 354)  (158 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 354)  (162 354)  LC_1 Logic Functioning bit
 (38 2)  (164 354)  (164 354)  LC_1 Logic Functioning bit
 (0 3)  (126 355)  (126 355)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (14 3)  (140 355)  (140 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (15 3)  (141 355)  (141 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (16 3)  (142 355)  (142 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (17 3)  (143 355)  (143 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (147 355)  (147 355)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g0_7
 (36 3)  (162 355)  (162 355)  LC_1 Logic Functioning bit
 (38 3)  (164 355)  (164 355)  LC_1 Logic Functioning bit
 (53 3)  (179 355)  (179 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (9 4)  (135 356)  (135 356)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_r_4
 (14 4)  (140 356)  (140 356)  routing T_3_22.sp4_v_b_8 <X> T_3_22.lc_trk_g1_0
 (16 4)  (142 356)  (142 356)  routing T_3_22.sp4_v_b_9 <X> T_3_22.lc_trk_g1_1
 (17 4)  (143 356)  (143 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (144 356)  (144 356)  routing T_3_22.sp4_v_b_9 <X> T_3_22.lc_trk_g1_1
 (29 4)  (155 356)  (155 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 356)  (156 356)  routing T_3_22.lc_trk_g0_7 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 356)  (158 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 356)  (160 356)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 356)  (162 356)  LC_2 Logic Functioning bit
 (37 4)  (163 356)  (163 356)  LC_2 Logic Functioning bit
 (38 4)  (164 356)  (164 356)  LC_2 Logic Functioning bit
 (39 4)  (165 356)  (165 356)  LC_2 Logic Functioning bit
 (41 4)  (167 356)  (167 356)  LC_2 Logic Functioning bit
 (43 4)  (169 356)  (169 356)  LC_2 Logic Functioning bit
 (14 5)  (140 357)  (140 357)  routing T_3_22.sp4_v_b_8 <X> T_3_22.lc_trk_g1_0
 (16 5)  (142 357)  (142 357)  routing T_3_22.sp4_v_b_8 <X> T_3_22.lc_trk_g1_0
 (17 5)  (143 357)  (143 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (144 357)  (144 357)  routing T_3_22.sp4_v_b_9 <X> T_3_22.lc_trk_g1_1
 (30 5)  (156 357)  (156 357)  routing T_3_22.lc_trk_g0_7 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 357)  (162 357)  LC_2 Logic Functioning bit
 (37 5)  (163 357)  (163 357)  LC_2 Logic Functioning bit
 (38 5)  (164 357)  (164 357)  LC_2 Logic Functioning bit
 (39 5)  (165 357)  (165 357)  LC_2 Logic Functioning bit
 (41 5)  (167 357)  (167 357)  LC_2 Logic Functioning bit
 (43 5)  (169 357)  (169 357)  LC_2 Logic Functioning bit
 (51 5)  (177 357)  (177 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (157 358)  (157 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 358)  (159 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 358)  (160 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 358)  (162 358)  LC_3 Logic Functioning bit
 (38 6)  (164 358)  (164 358)  LC_3 Logic Functioning bit
 (53 6)  (179 358)  (179 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (154 359)  (154 359)  routing T_3_22.lc_trk_g2_1 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 359)  (155 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 359)  (157 359)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (163 359)  (163 359)  LC_3 Logic Functioning bit
 (39 7)  (165 359)  (165 359)  LC_3 Logic Functioning bit
 (53 7)  (179 359)  (179 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (142 360)  (142 360)  routing T_3_22.sp12_v_t_14 <X> T_3_22.lc_trk_g2_1
 (17 8)  (143 360)  (143 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (147 360)  (147 360)  routing T_3_22.sp4_v_t_22 <X> T_3_22.lc_trk_g2_3
 (22 8)  (148 360)  (148 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (149 360)  (149 360)  routing T_3_22.sp4_v_t_22 <X> T_3_22.lc_trk_g2_3
 (16 9)  (142 361)  (142 361)  routing T_3_22.sp12_v_b_8 <X> T_3_22.lc_trk_g2_0
 (17 9)  (143 361)  (143 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (144 361)  (144 361)  routing T_3_22.sp12_v_t_14 <X> T_3_22.lc_trk_g2_1
 (21 9)  (147 361)  (147 361)  routing T_3_22.sp4_v_t_22 <X> T_3_22.lc_trk_g2_3
 (15 10)  (141 362)  (141 362)  routing T_3_22.tnr_op_5 <X> T_3_22.lc_trk_g2_5
 (17 10)  (143 362)  (143 362)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (28 10)  (154 362)  (154 362)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 362)  (155 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 362)  (157 362)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 362)  (158 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 362)  (159 362)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 362)  (162 362)  LC_5 Logic Functioning bit
 (37 10)  (163 362)  (163 362)  LC_5 Logic Functioning bit
 (38 10)  (164 362)  (164 362)  LC_5 Logic Functioning bit
 (39 10)  (165 362)  (165 362)  LC_5 Logic Functioning bit
 (41 10)  (167 362)  (167 362)  LC_5 Logic Functioning bit
 (43 10)  (169 362)  (169 362)  LC_5 Logic Functioning bit
 (48 10)  (174 362)  (174 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (177 362)  (177 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (141 363)  (141 363)  routing T_3_22.sp4_v_t_33 <X> T_3_22.lc_trk_g2_4
 (16 11)  (142 363)  (142 363)  routing T_3_22.sp4_v_t_33 <X> T_3_22.lc_trk_g2_4
 (17 11)  (143 363)  (143 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (162 363)  (162 363)  LC_5 Logic Functioning bit
 (37 11)  (163 363)  (163 363)  LC_5 Logic Functioning bit
 (38 11)  (164 363)  (164 363)  LC_5 Logic Functioning bit
 (39 11)  (165 363)  (165 363)  LC_5 Logic Functioning bit
 (41 11)  (167 363)  (167 363)  LC_5 Logic Functioning bit
 (43 11)  (169 363)  (169 363)  LC_5 Logic Functioning bit
 (12 12)  (138 364)  (138 364)  routing T_3_22.sp4_v_b_5 <X> T_3_22.sp4_h_r_11
 (17 12)  (143 364)  (143 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (11 13)  (137 365)  (137 365)  routing T_3_22.sp4_v_b_5 <X> T_3_22.sp4_h_r_11
 (13 13)  (139 365)  (139 365)  routing T_3_22.sp4_v_b_5 <X> T_3_22.sp4_h_r_11
 (18 13)  (144 365)  (144 365)  routing T_3_22.sp4_r_v_b_41 <X> T_3_22.lc_trk_g3_1
 (0 14)  (126 366)  (126 366)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 366)  (127 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (141 366)  (141 366)  routing T_3_22.sp4_h_r_45 <X> T_3_22.lc_trk_g3_5
 (16 14)  (142 366)  (142 366)  routing T_3_22.sp4_h_r_45 <X> T_3_22.lc_trk_g3_5
 (17 14)  (143 366)  (143 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (144 366)  (144 366)  routing T_3_22.sp4_h_r_45 <X> T_3_22.lc_trk_g3_5
 (22 14)  (148 366)  (148 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (149 366)  (149 366)  routing T_3_22.sp4_v_b_47 <X> T_3_22.lc_trk_g3_7
 (24 14)  (150 366)  (150 366)  routing T_3_22.sp4_v_b_47 <X> T_3_22.lc_trk_g3_7
 (0 15)  (126 367)  (126 367)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 367)  (127 367)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (144 367)  (144 367)  routing T_3_22.sp4_h_r_45 <X> T_3_22.lc_trk_g3_5


LogicTile_4_22

 (9 0)  (189 352)  (189 352)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_r_1
 (26 0)  (206 352)  (206 352)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 352)  (207 352)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 352)  (208 352)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 352)  (209 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 352)  (210 352)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 352)  (212 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 352)  (216 352)  LC_0 Logic Functioning bit
 (38 0)  (218 352)  (218 352)  LC_0 Logic Functioning bit
 (39 0)  (219 352)  (219 352)  LC_0 Logic Functioning bit
 (41 0)  (221 352)  (221 352)  LC_0 Logic Functioning bit
 (42 0)  (222 352)  (222 352)  LC_0 Logic Functioning bit
 (43 0)  (223 352)  (223 352)  LC_0 Logic Functioning bit
 (44 0)  (224 352)  (224 352)  LC_0 Logic Functioning bit
 (13 1)  (193 353)  (193 353)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_h_r_2
 (15 1)  (195 353)  (195 353)  routing T_4_22.bot_op_0 <X> T_4_22.lc_trk_g0_0
 (17 1)  (197 353)  (197 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (202 353)  (202 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (204 353)  (204 353)  routing T_4_22.bot_op_2 <X> T_4_22.lc_trk_g0_2
 (26 1)  (206 353)  (206 353)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 353)  (207 353)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 353)  (208 353)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 353)  (209 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 353)  (210 353)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 353)  (212 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (213 353)  (213 353)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.input_2_0
 (34 1)  (214 353)  (214 353)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.input_2_0
 (39 1)  (219 353)  (219 353)  LC_0 Logic Functioning bit
 (42 1)  (222 353)  (222 353)  LC_0 Logic Functioning bit
 (48 1)  (228 353)  (228 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (230 353)  (230 353)  Carry_In_Mux bit 

 (6 2)  (186 354)  (186 354)  routing T_4_22.sp4_v_b_9 <X> T_4_22.sp4_v_t_37
 (11 2)  (191 354)  (191 354)  routing T_4_22.sp4_h_r_8 <X> T_4_22.sp4_v_t_39
 (13 2)  (193 354)  (193 354)  routing T_4_22.sp4_h_r_8 <X> T_4_22.sp4_v_t_39
 (26 2)  (206 354)  (206 354)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 354)  (208 354)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 354)  (209 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 354)  (210 354)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (215 354)  (215 354)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_1
 (36 2)  (216 354)  (216 354)  LC_1 Logic Functioning bit
 (39 2)  (219 354)  (219 354)  LC_1 Logic Functioning bit
 (41 2)  (221 354)  (221 354)  LC_1 Logic Functioning bit
 (43 2)  (223 354)  (223 354)  LC_1 Logic Functioning bit
 (44 2)  (224 354)  (224 354)  LC_1 Logic Functioning bit
 (5 3)  (185 355)  (185 355)  routing T_4_22.sp4_v_b_9 <X> T_4_22.sp4_v_t_37
 (12 3)  (192 355)  (192 355)  routing T_4_22.sp4_h_r_8 <X> T_4_22.sp4_v_t_39
 (16 3)  (196 355)  (196 355)  routing T_4_22.sp12_h_r_12 <X> T_4_22.lc_trk_g0_4
 (17 3)  (197 355)  (197 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (202 355)  (202 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (203 355)  (203 355)  routing T_4_22.sp4_h_r_6 <X> T_4_22.lc_trk_g0_6
 (24 3)  (204 355)  (204 355)  routing T_4_22.sp4_h_r_6 <X> T_4_22.lc_trk_g0_6
 (25 3)  (205 355)  (205 355)  routing T_4_22.sp4_h_r_6 <X> T_4_22.lc_trk_g0_6
 (26 3)  (206 355)  (206 355)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 355)  (207 355)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 355)  (209 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 355)  (212 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (213 355)  (213 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_1
 (34 3)  (214 355)  (214 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_1
 (35 3)  (215 355)  (215 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_1
 (37 3)  (217 355)  (217 355)  LC_1 Logic Functioning bit
 (39 3)  (219 355)  (219 355)  LC_1 Logic Functioning bit
 (41 3)  (221 355)  (221 355)  LC_1 Logic Functioning bit
 (42 3)  (222 355)  (222 355)  LC_1 Logic Functioning bit
 (47 3)  (227 355)  (227 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (185 356)  (185 356)  routing T_4_22.sp4_v_b_9 <X> T_4_22.sp4_h_r_3
 (14 4)  (194 356)  (194 356)  routing T_4_22.bnr_op_0 <X> T_4_22.lc_trk_g1_0
 (17 4)  (197 356)  (197 356)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 356)  (198 356)  routing T_4_22.bnr_op_1 <X> T_4_22.lc_trk_g1_1
 (21 4)  (201 356)  (201 356)  routing T_4_22.bnr_op_3 <X> T_4_22.lc_trk_g1_3
 (22 4)  (202 356)  (202 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (207 356)  (207 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 356)  (208 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 356)  (209 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 356)  (210 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 356)  (216 356)  LC_2 Logic Functioning bit
 (38 4)  (218 356)  (218 356)  LC_2 Logic Functioning bit
 (39 4)  (219 356)  (219 356)  LC_2 Logic Functioning bit
 (41 4)  (221 356)  (221 356)  LC_2 Logic Functioning bit
 (42 4)  (222 356)  (222 356)  LC_2 Logic Functioning bit
 (43 4)  (223 356)  (223 356)  LC_2 Logic Functioning bit
 (44 4)  (224 356)  (224 356)  LC_2 Logic Functioning bit
 (4 5)  (184 357)  (184 357)  routing T_4_22.sp4_v_b_9 <X> T_4_22.sp4_h_r_3
 (6 5)  (186 357)  (186 357)  routing T_4_22.sp4_v_b_9 <X> T_4_22.sp4_h_r_3
 (14 5)  (194 357)  (194 357)  routing T_4_22.bnr_op_0 <X> T_4_22.lc_trk_g1_0
 (17 5)  (197 357)  (197 357)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (198 357)  (198 357)  routing T_4_22.bnr_op_1 <X> T_4_22.lc_trk_g1_1
 (21 5)  (201 357)  (201 357)  routing T_4_22.bnr_op_3 <X> T_4_22.lc_trk_g1_3
 (29 5)  (209 357)  (209 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 357)  (210 357)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 357)  (212 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (215 357)  (215 357)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.input_2_2
 (39 5)  (219 357)  (219 357)  LC_2 Logic Functioning bit
 (42 5)  (222 357)  (222 357)  LC_2 Logic Functioning bit
 (26 6)  (206 358)  (206 358)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 358)  (210 358)  routing T_4_22.lc_trk_g0_4 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (215 358)  (215 358)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_3
 (36 6)  (216 358)  (216 358)  LC_3 Logic Functioning bit
 (39 6)  (219 358)  (219 358)  LC_3 Logic Functioning bit
 (41 6)  (221 358)  (221 358)  LC_3 Logic Functioning bit
 (43 6)  (223 358)  (223 358)  LC_3 Logic Functioning bit
 (44 6)  (224 358)  (224 358)  LC_3 Logic Functioning bit
 (22 7)  (202 359)  (202 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (204 359)  (204 359)  routing T_4_22.bot_op_6 <X> T_4_22.lc_trk_g1_6
 (28 7)  (208 359)  (208 359)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 359)  (209 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 359)  (212 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (213 359)  (213 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_3
 (34 7)  (214 359)  (214 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_3
 (35 7)  (215 359)  (215 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_3
 (37 7)  (217 359)  (217 359)  LC_3 Logic Functioning bit
 (39 7)  (219 359)  (219 359)  LC_3 Logic Functioning bit
 (41 7)  (221 359)  (221 359)  LC_3 Logic Functioning bit
 (42 7)  (222 359)  (222 359)  LC_3 Logic Functioning bit
 (47 7)  (227 359)  (227 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (192 360)  (192 360)  routing T_4_22.sp4_v_b_8 <X> T_4_22.sp4_h_r_8
 (25 8)  (205 360)  (205 360)  routing T_4_22.bnl_op_2 <X> T_4_22.lc_trk_g2_2
 (27 8)  (207 360)  (207 360)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 360)  (208 360)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 360)  (209 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 360)  (210 360)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 360)  (212 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (215 360)  (215 360)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.input_2_4
 (36 8)  (216 360)  (216 360)  LC_4 Logic Functioning bit
 (38 8)  (218 360)  (218 360)  LC_4 Logic Functioning bit
 (39 8)  (219 360)  (219 360)  LC_4 Logic Functioning bit
 (41 8)  (221 360)  (221 360)  LC_4 Logic Functioning bit
 (42 8)  (222 360)  (222 360)  LC_4 Logic Functioning bit
 (43 8)  (223 360)  (223 360)  LC_4 Logic Functioning bit
 (44 8)  (224 360)  (224 360)  LC_4 Logic Functioning bit
 (11 9)  (191 361)  (191 361)  routing T_4_22.sp4_v_b_8 <X> T_4_22.sp4_h_r_8
 (22 9)  (202 361)  (202 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (205 361)  (205 361)  routing T_4_22.bnl_op_2 <X> T_4_22.lc_trk_g2_2
 (26 9)  (206 361)  (206 361)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 361)  (207 361)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 361)  (208 361)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 361)  (209 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 361)  (210 361)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 361)  (212 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (215 361)  (215 361)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.input_2_4
 (39 9)  (219 361)  (219 361)  LC_4 Logic Functioning bit
 (42 9)  (222 361)  (222 361)  LC_4 Logic Functioning bit
 (53 9)  (233 361)  (233 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (192 362)  (192 362)  routing T_4_22.sp4_v_t_45 <X> T_4_22.sp4_h_l_45
 (14 10)  (194 362)  (194 362)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g2_4
 (17 10)  (197 362)  (197 362)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (198 362)  (198 362)  routing T_4_22.bnl_op_5 <X> T_4_22.lc_trk_g2_5
 (28 10)  (208 362)  (208 362)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 362)  (209 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 362)  (212 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (215 362)  (215 362)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_5
 (36 10)  (216 362)  (216 362)  LC_5 Logic Functioning bit
 (39 10)  (219 362)  (219 362)  LC_5 Logic Functioning bit
 (41 10)  (221 362)  (221 362)  LC_5 Logic Functioning bit
 (43 10)  (223 362)  (223 362)  LC_5 Logic Functioning bit
 (44 10)  (224 362)  (224 362)  LC_5 Logic Functioning bit
 (11 11)  (191 363)  (191 363)  routing T_4_22.sp4_v_t_45 <X> T_4_22.sp4_h_l_45
 (14 11)  (194 363)  (194 363)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g2_4
 (16 11)  (196 363)  (196 363)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g2_4
 (17 11)  (197 363)  (197 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (198 363)  (198 363)  routing T_4_22.bnl_op_5 <X> T_4_22.lc_trk_g2_5
 (27 11)  (207 363)  (207 363)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 363)  (208 363)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 363)  (209 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 363)  (210 363)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 363)  (212 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (213 363)  (213 363)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_5
 (34 11)  (214 363)  (214 363)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_5
 (35 11)  (215 363)  (215 363)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_5
 (37 11)  (217 363)  (217 363)  LC_5 Logic Functioning bit
 (39 11)  (219 363)  (219 363)  LC_5 Logic Functioning bit
 (41 11)  (221 363)  (221 363)  LC_5 Logic Functioning bit
 (42 11)  (222 363)  (222 363)  LC_5 Logic Functioning bit
 (14 12)  (194 364)  (194 364)  routing T_4_22.bnl_op_0 <X> T_4_22.lc_trk_g3_0
 (17 12)  (197 364)  (197 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (201 364)  (201 364)  routing T_4_22.bnl_op_3 <X> T_4_22.lc_trk_g3_3
 (22 12)  (202 364)  (202 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (207 364)  (207 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 364)  (208 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 364)  (209 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 364)  (210 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (215 364)  (215 364)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_6
 (36 12)  (216 364)  (216 364)  LC_6 Logic Functioning bit
 (38 12)  (218 364)  (218 364)  LC_6 Logic Functioning bit
 (39 12)  (219 364)  (219 364)  LC_6 Logic Functioning bit
 (41 12)  (221 364)  (221 364)  LC_6 Logic Functioning bit
 (42 12)  (222 364)  (222 364)  LC_6 Logic Functioning bit
 (43 12)  (223 364)  (223 364)  LC_6 Logic Functioning bit
 (44 12)  (224 364)  (224 364)  LC_6 Logic Functioning bit
 (14 13)  (194 365)  (194 365)  routing T_4_22.bnl_op_0 <X> T_4_22.lc_trk_g3_0
 (17 13)  (197 365)  (197 365)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (201 365)  (201 365)  routing T_4_22.bnl_op_3 <X> T_4_22.lc_trk_g3_3
 (26 13)  (206 365)  (206 365)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 365)  (207 365)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 365)  (209 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 365)  (210 365)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 365)  (212 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (213 365)  (213 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_6
 (34 13)  (214 365)  (214 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_6
 (39 13)  (219 365)  (219 365)  LC_6 Logic Functioning bit
 (42 13)  (222 365)  (222 365)  LC_6 Logic Functioning bit
 (48 13)  (228 365)  (228 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (3 14)  (183 366)  (183 366)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_t_22
 (8 14)  (188 366)  (188 366)  routing T_4_22.sp4_v_t_41 <X> T_4_22.sp4_h_l_47
 (9 14)  (189 366)  (189 366)  routing T_4_22.sp4_v_t_41 <X> T_4_22.sp4_h_l_47
 (10 14)  (190 366)  (190 366)  routing T_4_22.sp4_v_t_41 <X> T_4_22.sp4_h_l_47
 (16 14)  (196 366)  (196 366)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (17 14)  (197 366)  (197 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (198 366)  (198 366)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (22 14)  (202 366)  (202 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (204 366)  (204 366)  routing T_4_22.tnr_op_7 <X> T_4_22.lc_trk_g3_7
 (27 14)  (207 366)  (207 366)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 366)  (209 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 366)  (212 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (215 366)  (215 366)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_7
 (36 14)  (216 366)  (216 366)  LC_7 Logic Functioning bit
 (39 14)  (219 366)  (219 366)  LC_7 Logic Functioning bit
 (41 14)  (221 366)  (221 366)  LC_7 Logic Functioning bit
 (43 14)  (223 366)  (223 366)  LC_7 Logic Functioning bit
 (44 14)  (224 366)  (224 366)  LC_7 Logic Functioning bit
 (3 15)  (183 367)  (183 367)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_t_22
 (18 15)  (198 367)  (198 367)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (22 15)  (202 367)  (202 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (203 367)  (203 367)  routing T_4_22.sp12_v_b_14 <X> T_4_22.lc_trk_g3_6
 (27 15)  (207 367)  (207 367)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 367)  (209 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 367)  (212 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (213 367)  (213 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_7
 (34 15)  (214 367)  (214 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_7
 (35 15)  (215 367)  (215 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.input_2_7
 (37 15)  (217 367)  (217 367)  LC_7 Logic Functioning bit
 (39 15)  (219 367)  (219 367)  LC_7 Logic Functioning bit
 (41 15)  (221 367)  (221 367)  LC_7 Logic Functioning bit
 (42 15)  (222 367)  (222 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (4 0)  (238 352)  (238 352)  routing T_5_22.sp4_h_l_43 <X> T_5_22.sp4_v_b_0
 (6 0)  (240 352)  (240 352)  routing T_5_22.sp4_h_l_43 <X> T_5_22.sp4_v_b_0
 (11 0)  (245 352)  (245 352)  routing T_5_22.sp4_h_l_45 <X> T_5_22.sp4_v_b_2
 (13 0)  (247 352)  (247 352)  routing T_5_22.sp4_h_l_45 <X> T_5_22.sp4_v_b_2
 (17 0)  (251 352)  (251 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (252 352)  (252 352)  routing T_5_22.bnr_op_1 <X> T_5_22.lc_trk_g0_1
 (26 0)  (260 352)  (260 352)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 352)  (261 352)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 352)  (262 352)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 352)  (264 352)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 352)  (267 352)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 352)  (268 352)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 352)  (270 352)  LC_0 Logic Functioning bit
 (5 1)  (239 353)  (239 353)  routing T_5_22.sp4_h_l_43 <X> T_5_22.sp4_v_b_0
 (11 1)  (245 353)  (245 353)  routing T_5_22.sp4_h_l_43 <X> T_5_22.sp4_h_r_2
 (12 1)  (246 353)  (246 353)  routing T_5_22.sp4_h_l_45 <X> T_5_22.sp4_v_b_2
 (13 1)  (247 353)  (247 353)  routing T_5_22.sp4_h_l_43 <X> T_5_22.sp4_h_r_2
 (18 1)  (252 353)  (252 353)  routing T_5_22.bnr_op_1 <X> T_5_22.lc_trk_g0_1
 (22 1)  (256 353)  (256 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (259 353)  (259 353)  routing T_5_22.sp4_r_v_b_33 <X> T_5_22.lc_trk_g0_2
 (26 1)  (260 353)  (260 353)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 353)  (265 353)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 353)  (267 353)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.input_2_0
 (34 1)  (268 353)  (268 353)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.input_2_0
 (0 2)  (234 354)  (234 354)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (236 354)  (236 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (247 354)  (247 354)  routing T_5_22.sp4_h_r_2 <X> T_5_22.sp4_v_t_39
 (14 2)  (248 354)  (248 354)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 354)  (267 354)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 354)  (268 354)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 354)  (271 354)  LC_1 Logic Functioning bit
 (39 2)  (273 354)  (273 354)  LC_1 Logic Functioning bit
 (45 2)  (279 354)  (279 354)  LC_1 Logic Functioning bit
 (47 2)  (281 354)  (281 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (234 355)  (234 355)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (12 3)  (246 355)  (246 355)  routing T_5_22.sp4_h_r_2 <X> T_5_22.sp4_v_t_39
 (14 3)  (248 355)  (248 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (15 3)  (249 355)  (249 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (16 3)  (250 355)  (250 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (17 3)  (251 355)  (251 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (256 355)  (256 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (258 355)  (258 355)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g0_6
 (25 3)  (259 355)  (259 355)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g0_6
 (29 3)  (263 355)  (263 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 355)  (264 355)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 355)  (265 355)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 355)  (270 355)  LC_1 Logic Functioning bit
 (37 3)  (271 355)  (271 355)  LC_1 Logic Functioning bit
 (38 3)  (272 355)  (272 355)  LC_1 Logic Functioning bit
 (39 3)  (273 355)  (273 355)  LC_1 Logic Functioning bit
 (44 3)  (278 355)  (278 355)  LC_1 Logic Functioning bit
 (5 4)  (239 356)  (239 356)  routing T_5_22.sp4_h_l_37 <X> T_5_22.sp4_h_r_3
 (8 4)  (242 356)  (242 356)  routing T_5_22.sp4_h_l_45 <X> T_5_22.sp4_h_r_4
 (10 4)  (244 356)  (244 356)  routing T_5_22.sp4_h_l_45 <X> T_5_22.sp4_h_r_4
 (17 4)  (251 356)  (251 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (256 356)  (256 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (257 356)  (257 356)  routing T_5_22.sp4_h_r_3 <X> T_5_22.lc_trk_g1_3
 (24 4)  (258 356)  (258 356)  routing T_5_22.sp4_h_r_3 <X> T_5_22.lc_trk_g1_3
 (27 4)  (261 356)  (261 356)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 356)  (270 356)  LC_2 Logic Functioning bit
 (46 4)  (280 356)  (280 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (238 357)  (238 357)  routing T_5_22.sp4_h_l_37 <X> T_5_22.sp4_h_r_3
 (11 5)  (245 357)  (245 357)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_h_r_5
 (21 5)  (255 357)  (255 357)  routing T_5_22.sp4_h_r_3 <X> T_5_22.lc_trk_g1_3
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 357)  (266 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (267 357)  (267 357)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.input_2_2
 (34 5)  (268 357)  (268 357)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.input_2_2
 (14 6)  (248 358)  (248 358)  routing T_5_22.sp4_v_b_4 <X> T_5_22.lc_trk_g1_4
 (15 6)  (249 358)  (249 358)  routing T_5_22.sp4_h_r_13 <X> T_5_22.lc_trk_g1_5
 (16 6)  (250 358)  (250 358)  routing T_5_22.sp4_h_r_13 <X> T_5_22.lc_trk_g1_5
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (252 358)  (252 358)  routing T_5_22.sp4_h_r_13 <X> T_5_22.lc_trk_g1_5
 (21 6)  (255 358)  (255 358)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g1_7
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g1_7
 (26 6)  (260 358)  (260 358)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 358)  (261 358)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 358)  (265 358)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 358)  (270 358)  LC_3 Logic Functioning bit
 (12 7)  (246 359)  (246 359)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_t_40
 (16 7)  (250 359)  (250 359)  routing T_5_22.sp4_v_b_4 <X> T_5_22.lc_trk_g1_4
 (17 7)  (251 359)  (251 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (255 359)  (255 359)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g1_7
 (27 7)  (261 359)  (261 359)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 359)  (262 359)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 359)  (265 359)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 359)  (266 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (267 359)  (267 359)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_3
 (34 7)  (268 359)  (268 359)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_3
 (35 7)  (269 359)  (269 359)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_3
 (11 8)  (245 360)  (245 360)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_b_8
 (27 8)  (261 360)  (261 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 360)  (263 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 360)  (264 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 360)  (267 360)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 360)  (268 360)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 360)  (269 360)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.input_2_4
 (36 8)  (270 360)  (270 360)  LC_4 Logic Functioning bit
 (27 9)  (261 361)  (261 361)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 361)  (265 361)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 361)  (266 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (268 361)  (268 361)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.input_2_4
 (47 9)  (281 361)  (281 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (26 10)  (260 362)  (260 362)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 362)  (261 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 362)  (264 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 362)  (265 362)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 362)  (270 362)  LC_5 Logic Functioning bit
 (27 11)  (261 363)  (261 363)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 363)  (262 363)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 363)  (264 363)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 363)  (265 363)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 363)  (266 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (267 363)  (267 363)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_5
 (34 11)  (268 363)  (268 363)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_5
 (35 11)  (269 363)  (269 363)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_5
 (5 12)  (239 364)  (239 364)  routing T_5_22.sp4_v_t_44 <X> T_5_22.sp4_h_r_9
 (11 12)  (245 364)  (245 364)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_b_11
 (13 12)  (247 364)  (247 364)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_b_11
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 364)  (252 364)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g3_1
 (19 12)  (253 364)  (253 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (256 364)  (256 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (258 364)  (258 364)  routing T_5_22.tnl_op_3 <X> T_5_22.lc_trk_g3_3
 (27 12)  (261 364)  (261 364)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 364)  (263 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 364)  (264 364)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 364)  (266 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 364)  (267 364)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 364)  (268 364)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 364)  (269 364)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_6
 (36 12)  (270 364)  (270 364)  LC_6 Logic Functioning bit
 (8 13)  (242 365)  (242 365)  routing T_5_22.sp4_h_r_10 <X> T_5_22.sp4_v_b_10
 (12 13)  (246 365)  (246 365)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_b_11
 (21 13)  (255 365)  (255 365)  routing T_5_22.tnl_op_3 <X> T_5_22.lc_trk_g3_3
 (22 13)  (256 365)  (256 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (258 365)  (258 365)  routing T_5_22.tnr_op_2 <X> T_5_22.lc_trk_g3_2
 (27 13)  (261 365)  (261 365)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 365)  (263 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 365)  (265 365)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 365)  (266 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (268 365)  (268 365)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_6
 (35 13)  (269 365)  (269 365)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_6
 (48 13)  (282 365)  (282 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (235 366)  (235 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (260 366)  (260 366)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 366)  (261 366)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 366)  (263 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 366)  (265 366)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 366)  (270 366)  LC_7 Logic Functioning bit
 (1 15)  (235 367)  (235 367)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (8 15)  (242 367)  (242 367)  routing T_5_22.sp4_h_r_4 <X> T_5_22.sp4_v_t_47
 (9 15)  (243 367)  (243 367)  routing T_5_22.sp4_h_r_4 <X> T_5_22.sp4_v_t_47
 (10 15)  (244 367)  (244 367)  routing T_5_22.sp4_h_r_4 <X> T_5_22.sp4_v_t_47
 (13 15)  (247 367)  (247 367)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_h_l_46
 (15 15)  (249 367)  (249 367)  routing T_5_22.tnr_op_4 <X> T_5_22.lc_trk_g3_4
 (17 15)  (251 367)  (251 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (261 367)  (261 367)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 367)  (262 367)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 367)  (263 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 367)  (264 367)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 367)  (265 367)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 367)  (266 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (267 367)  (267 367)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_7
 (34 15)  (268 367)  (268 367)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_7
 (35 15)  (269 367)  (269 367)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_7


LogicTile_6_22

 (8 0)  (296 352)  (296 352)  routing T_6_22.sp4_h_l_40 <X> T_6_22.sp4_h_r_1
 (10 0)  (298 352)  (298 352)  routing T_6_22.sp4_h_l_40 <X> T_6_22.sp4_h_r_1
 (17 0)  (305 352)  (305 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (314 352)  (314 352)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 352)  (315 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 352)  (316 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 352)  (318 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (36 0)  (324 352)  (324 352)  LC_0 Logic Functioning bit
 (38 0)  (326 352)  (326 352)  LC_0 Logic Functioning bit
 (41 0)  (329 352)  (329 352)  LC_0 Logic Functioning bit
 (43 0)  (331 352)  (331 352)  LC_0 Logic Functioning bit
 (48 0)  (336 352)  (336 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (306 353)  (306 353)  routing T_6_22.sp4_r_v_b_34 <X> T_6_22.lc_trk_g0_1
 (22 1)  (310 353)  (310 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (314 353)  (314 353)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 353)  (324 353)  LC_0 Logic Functioning bit
 (37 1)  (325 353)  (325 353)  LC_0 Logic Functioning bit
 (38 1)  (326 353)  (326 353)  LC_0 Logic Functioning bit
 (39 1)  (327 353)  (327 353)  LC_0 Logic Functioning bit
 (40 1)  (328 353)  (328 353)  LC_0 Logic Functioning bit
 (41 1)  (329 353)  (329 353)  LC_0 Logic Functioning bit
 (42 1)  (330 353)  (330 353)  LC_0 Logic Functioning bit
 (43 1)  (331 353)  (331 353)  LC_0 Logic Functioning bit
 (0 2)  (288 354)  (288 354)  routing T_6_22.glb_netwk_3 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 354)  (302 354)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 354)  (318 354)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 354)  (321 354)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 354)  (322 354)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 354)  (324 354)  LC_1 Logic Functioning bit
 (37 2)  (325 354)  (325 354)  LC_1 Logic Functioning bit
 (38 2)  (326 354)  (326 354)  LC_1 Logic Functioning bit
 (40 2)  (328 354)  (328 354)  LC_1 Logic Functioning bit
 (41 2)  (329 354)  (329 354)  LC_1 Logic Functioning bit
 (42 2)  (330 354)  (330 354)  LC_1 Logic Functioning bit
 (43 2)  (331 354)  (331 354)  LC_1 Logic Functioning bit
 (50 2)  (338 354)  (338 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 355)  (288 355)  routing T_6_22.glb_netwk_3 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (14 3)  (302 355)  (302 355)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (15 3)  (303 355)  (303 355)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (16 3)  (304 355)  (304 355)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g0_4
 (17 3)  (305 355)  (305 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (310 355)  (310 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (312 355)  (312 355)  routing T_6_22.bot_op_6 <X> T_6_22.lc_trk_g0_6
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 355)  (324 355)  LC_1 Logic Functioning bit
 (37 3)  (325 355)  (325 355)  LC_1 Logic Functioning bit
 (38 3)  (326 355)  (326 355)  LC_1 Logic Functioning bit
 (39 3)  (327 355)  (327 355)  LC_1 Logic Functioning bit
 (40 3)  (328 355)  (328 355)  LC_1 Logic Functioning bit
 (41 3)  (329 355)  (329 355)  LC_1 Logic Functioning bit
 (42 3)  (330 355)  (330 355)  LC_1 Logic Functioning bit
 (43 3)  (331 355)  (331 355)  LC_1 Logic Functioning bit
 (11 4)  (299 356)  (299 356)  routing T_6_22.sp4_v_t_44 <X> T_6_22.sp4_v_b_5
 (13 4)  (301 356)  (301 356)  routing T_6_22.sp4_v_t_44 <X> T_6_22.sp4_v_b_5
 (21 4)  (309 356)  (309 356)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (22 4)  (310 356)  (310 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 356)  (311 356)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (24 4)  (312 356)  (312 356)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (28 4)  (316 356)  (316 356)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 356)  (317 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 356)  (318 356)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 356)  (319 356)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 356)  (320 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 356)  (322 356)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 356)  (324 356)  LC_2 Logic Functioning bit
 (38 4)  (326 356)  (326 356)  LC_2 Logic Functioning bit
 (48 4)  (336 356)  (336 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (303 357)  (303 357)  routing T_6_22.sp4_v_t_5 <X> T_6_22.lc_trk_g1_0
 (16 5)  (304 357)  (304 357)  routing T_6_22.sp4_v_t_5 <X> T_6_22.lc_trk_g1_0
 (17 5)  (305 357)  (305 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (309 357)  (309 357)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (31 5)  (319 357)  (319 357)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 357)  (324 357)  LC_2 Logic Functioning bit
 (38 5)  (326 357)  (326 357)  LC_2 Logic Functioning bit
 (14 6)  (302 358)  (302 358)  routing T_6_22.wire_logic_cluster/lc_4/out <X> T_6_22.lc_trk_g1_4
 (31 6)  (319 358)  (319 358)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 358)  (321 358)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 358)  (322 358)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 358)  (324 358)  LC_3 Logic Functioning bit
 (38 6)  (326 358)  (326 358)  LC_3 Logic Functioning bit
 (4 7)  (292 359)  (292 359)  routing T_6_22.sp4_h_r_7 <X> T_6_22.sp4_h_l_38
 (6 7)  (294 359)  (294 359)  routing T_6_22.sp4_h_r_7 <X> T_6_22.sp4_h_l_38
 (17 7)  (305 359)  (305 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (310 359)  (310 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 359)  (312 359)  routing T_6_22.top_op_6 <X> T_6_22.lc_trk_g1_6
 (25 7)  (313 359)  (313 359)  routing T_6_22.top_op_6 <X> T_6_22.lc_trk_g1_6
 (26 7)  (314 359)  (314 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 359)  (315 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 359)  (316 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (325 359)  (325 359)  LC_3 Logic Functioning bit
 (39 7)  (327 359)  (327 359)  LC_3 Logic Functioning bit
 (8 8)  (296 360)  (296 360)  routing T_6_22.sp4_v_b_7 <X> T_6_22.sp4_h_r_7
 (9 8)  (297 360)  (297 360)  routing T_6_22.sp4_v_b_7 <X> T_6_22.sp4_h_r_7
 (13 8)  (301 360)  (301 360)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_v_b_8
 (17 8)  (305 360)  (305 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 360)  (306 360)  routing T_6_22.wire_logic_cluster/lc_1/out <X> T_6_22.lc_trk_g2_1
 (27 8)  (315 360)  (315 360)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 360)  (316 360)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 360)  (319 360)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 360)  (322 360)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 360)  (324 360)  LC_4 Logic Functioning bit
 (37 8)  (325 360)  (325 360)  LC_4 Logic Functioning bit
 (38 8)  (326 360)  (326 360)  LC_4 Logic Functioning bit
 (39 8)  (327 360)  (327 360)  LC_4 Logic Functioning bit
 (41 8)  (329 360)  (329 360)  LC_4 Logic Functioning bit
 (43 8)  (331 360)  (331 360)  LC_4 Logic Functioning bit
 (45 8)  (333 360)  (333 360)  LC_4 Logic Functioning bit
 (16 9)  (304 361)  (304 361)  routing T_6_22.sp12_v_b_8 <X> T_6_22.lc_trk_g2_0
 (17 9)  (305 361)  (305 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (310 361)  (310 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (311 361)  (311 361)  routing T_6_22.sp4_v_b_42 <X> T_6_22.lc_trk_g2_2
 (24 9)  (312 361)  (312 361)  routing T_6_22.sp4_v_b_42 <X> T_6_22.lc_trk_g2_2
 (26 9)  (314 361)  (314 361)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 361)  (316 361)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 361)  (325 361)  LC_4 Logic Functioning bit
 (39 9)  (327 361)  (327 361)  LC_4 Logic Functioning bit
 (53 9)  (341 361)  (341 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (303 362)  (303 362)  routing T_6_22.sp4_h_l_16 <X> T_6_22.lc_trk_g2_5
 (16 10)  (304 362)  (304 362)  routing T_6_22.sp4_h_l_16 <X> T_6_22.lc_trk_g2_5
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (309 362)  (309 362)  routing T_6_22.sp4_h_l_34 <X> T_6_22.lc_trk_g2_7
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (311 362)  (311 362)  routing T_6_22.sp4_h_l_34 <X> T_6_22.lc_trk_g2_7
 (24 10)  (312 362)  (312 362)  routing T_6_22.sp4_h_l_34 <X> T_6_22.lc_trk_g2_7
 (25 10)  (313 362)  (313 362)  routing T_6_22.sp4_h_r_46 <X> T_6_22.lc_trk_g2_6
 (28 10)  (316 362)  (316 362)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 362)  (318 362)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 362)  (322 362)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 362)  (323 362)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_5
 (36 10)  (324 362)  (324 362)  LC_5 Logic Functioning bit
 (18 11)  (306 363)  (306 363)  routing T_6_22.sp4_h_l_16 <X> T_6_22.lc_trk_g2_5
 (21 11)  (309 363)  (309 363)  routing T_6_22.sp4_h_l_34 <X> T_6_22.lc_trk_g2_7
 (22 11)  (310 363)  (310 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 363)  (311 363)  routing T_6_22.sp4_h_r_46 <X> T_6_22.lc_trk_g2_6
 (24 11)  (312 363)  (312 363)  routing T_6_22.sp4_h_r_46 <X> T_6_22.lc_trk_g2_6
 (25 11)  (313 363)  (313 363)  routing T_6_22.sp4_h_r_46 <X> T_6_22.lc_trk_g2_6
 (27 11)  (315 363)  (315 363)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 363)  (318 363)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 363)  (319 363)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 363)  (320 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 363)  (321 363)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_5
 (35 11)  (323 363)  (323 363)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_5
 (15 12)  (303 364)  (303 364)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (16 12)  (304 364)  (304 364)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (17 12)  (305 364)  (305 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 364)  (306 364)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (27 12)  (315 364)  (315 364)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 364)  (321 364)  routing T_6_22.lc_trk_g2_1 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 364)  (323 364)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.input_2_6
 (36 12)  (324 364)  (324 364)  LC_6 Logic Functioning bit
 (37 12)  (325 364)  (325 364)  LC_6 Logic Functioning bit
 (38 12)  (326 364)  (326 364)  LC_6 Logic Functioning bit
 (39 12)  (327 364)  (327 364)  LC_6 Logic Functioning bit
 (41 12)  (329 364)  (329 364)  LC_6 Logic Functioning bit
 (42 12)  (330 364)  (330 364)  LC_6 Logic Functioning bit
 (43 12)  (331 364)  (331 364)  LC_6 Logic Functioning bit
 (14 13)  (302 365)  (302 365)  routing T_6_22.sp4_r_v_b_40 <X> T_6_22.lc_trk_g3_0
 (17 13)  (305 365)  (305 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (306 365)  (306 365)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 365)  (313 365)  routing T_6_22.sp4_r_v_b_42 <X> T_6_22.lc_trk_g3_2
 (26 13)  (314 365)  (314 365)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 365)  (315 365)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 365)  (320 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (321 365)  (321 365)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.input_2_6
 (35 13)  (323 365)  (323 365)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.input_2_6
 (36 13)  (324 365)  (324 365)  LC_6 Logic Functioning bit
 (37 13)  (325 365)  (325 365)  LC_6 Logic Functioning bit
 (38 13)  (326 365)  (326 365)  LC_6 Logic Functioning bit
 (39 13)  (327 365)  (327 365)  LC_6 Logic Functioning bit
 (40 13)  (328 365)  (328 365)  LC_6 Logic Functioning bit
 (41 13)  (329 365)  (329 365)  LC_6 Logic Functioning bit
 (42 13)  (330 365)  (330 365)  LC_6 Logic Functioning bit
 (43 13)  (331 365)  (331 365)  LC_6 Logic Functioning bit
 (5 14)  (293 366)  (293 366)  routing T_6_22.sp4_v_t_44 <X> T_6_22.sp4_h_l_44
 (14 14)  (302 366)  (302 366)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (15 14)  (303 366)  (303 366)  routing T_6_22.sp4_h_r_45 <X> T_6_22.lc_trk_g3_5
 (16 14)  (304 366)  (304 366)  routing T_6_22.sp4_h_r_45 <X> T_6_22.lc_trk_g3_5
 (17 14)  (305 366)  (305 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 366)  (306 366)  routing T_6_22.sp4_h_r_45 <X> T_6_22.lc_trk_g3_5
 (26 14)  (314 366)  (314 366)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 366)  (321 366)  routing T_6_22.lc_trk_g2_0 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 366)  (324 366)  LC_7 Logic Functioning bit
 (37 14)  (325 366)  (325 366)  LC_7 Logic Functioning bit
 (38 14)  (326 366)  (326 366)  LC_7 Logic Functioning bit
 (39 14)  (327 366)  (327 366)  LC_7 Logic Functioning bit
 (40 14)  (328 366)  (328 366)  LC_7 Logic Functioning bit
 (41 14)  (329 366)  (329 366)  LC_7 Logic Functioning bit
 (42 14)  (330 366)  (330 366)  LC_7 Logic Functioning bit
 (43 14)  (331 366)  (331 366)  LC_7 Logic Functioning bit
 (50 14)  (338 366)  (338 366)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (291 367)  (291 367)  routing T_6_22.sp12_h_l_22 <X> T_6_22.sp12_v_t_22
 (6 15)  (294 367)  (294 367)  routing T_6_22.sp4_v_t_44 <X> T_6_22.sp4_h_l_44
 (15 15)  (303 367)  (303 367)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (16 15)  (304 367)  (304 367)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (17 15)  (305 367)  (305 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (306 367)  (306 367)  routing T_6_22.sp4_h_r_45 <X> T_6_22.lc_trk_g3_5
 (26 15)  (314 367)  (314 367)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 367)  (316 367)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 367)  (317 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 367)  (318 367)  routing T_6_22.lc_trk_g0_2 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 367)  (324 367)  LC_7 Logic Functioning bit
 (37 15)  (325 367)  (325 367)  LC_7 Logic Functioning bit
 (39 15)  (327 367)  (327 367)  LC_7 Logic Functioning bit
 (40 15)  (328 367)  (328 367)  LC_7 Logic Functioning bit
 (41 15)  (329 367)  (329 367)  LC_7 Logic Functioning bit
 (42 15)  (330 367)  (330 367)  LC_7 Logic Functioning bit
 (43 15)  (331 367)  (331 367)  LC_7 Logic Functioning bit


LogicTile_7_22

 (2 0)  (344 352)  (344 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (356 352)  (356 352)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (21 0)  (363 352)  (363 352)  routing T_7_22.wire_logic_cluster/lc_3/out <X> T_7_22.lc_trk_g0_3
 (22 0)  (364 352)  (364 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (369 352)  (369 352)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 352)  (372 352)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 352)  (377 352)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (37 0)  (379 352)  (379 352)  LC_0 Logic Functioning bit
 (38 0)  (380 352)  (380 352)  LC_0 Logic Functioning bit
 (39 0)  (381 352)  (381 352)  LC_0 Logic Functioning bit
 (41 0)  (383 352)  (383 352)  LC_0 Logic Functioning bit
 (42 0)  (384 352)  (384 352)  LC_0 Logic Functioning bit
 (43 0)  (385 352)  (385 352)  LC_0 Logic Functioning bit
 (15 1)  (357 353)  (357 353)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (16 1)  (358 353)  (358 353)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (364 353)  (364 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 353)  (366 353)  routing T_7_22.bot_op_2 <X> T_7_22.lc_trk_g0_2
 (29 1)  (371 353)  (371 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 353)  (374 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (375 353)  (375 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (34 1)  (376 353)  (376 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (35 1)  (377 353)  (377 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_0
 (36 1)  (378 353)  (378 353)  LC_0 Logic Functioning bit
 (37 1)  (379 353)  (379 353)  LC_0 Logic Functioning bit
 (38 1)  (380 353)  (380 353)  LC_0 Logic Functioning bit
 (39 1)  (381 353)  (381 353)  LC_0 Logic Functioning bit
 (40 1)  (382 353)  (382 353)  LC_0 Logic Functioning bit
 (41 1)  (383 353)  (383 353)  LC_0 Logic Functioning bit
 (42 1)  (384 353)  (384 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (29 2)  (371 354)  (371 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 354)  (372 354)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 354)  (374 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 354)  (378 354)  LC_1 Logic Functioning bit
 (37 2)  (379 354)  (379 354)  LC_1 Logic Functioning bit
 (38 2)  (380 354)  (380 354)  LC_1 Logic Functioning bit
 (39 2)  (381 354)  (381 354)  LC_1 Logic Functioning bit
 (41 2)  (383 354)  (383 354)  LC_1 Logic Functioning bit
 (42 2)  (384 354)  (384 354)  LC_1 Logic Functioning bit
 (43 2)  (385 354)  (385 354)  LC_1 Logic Functioning bit
 (48 2)  (390 354)  (390 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (392 354)  (392 354)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (356 355)  (356 355)  routing T_7_22.sp12_h_r_20 <X> T_7_22.lc_trk_g0_4
 (16 3)  (358 355)  (358 355)  routing T_7_22.sp12_h_r_20 <X> T_7_22.lc_trk_g0_4
 (17 3)  (359 355)  (359 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (364 355)  (364 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 355)  (365 355)  routing T_7_22.sp4_h_r_6 <X> T_7_22.lc_trk_g0_6
 (24 3)  (366 355)  (366 355)  routing T_7_22.sp4_h_r_6 <X> T_7_22.lc_trk_g0_6
 (25 3)  (367 355)  (367 355)  routing T_7_22.sp4_h_r_6 <X> T_7_22.lc_trk_g0_6
 (26 3)  (368 355)  (368 355)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 355)  (369 355)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 355)  (370 355)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 355)  (371 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 355)  (372 355)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 355)  (373 355)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 355)  (378 355)  LC_1 Logic Functioning bit
 (37 3)  (379 355)  (379 355)  LC_1 Logic Functioning bit
 (38 3)  (380 355)  (380 355)  LC_1 Logic Functioning bit
 (39 3)  (381 355)  (381 355)  LC_1 Logic Functioning bit
 (40 3)  (382 355)  (382 355)  LC_1 Logic Functioning bit
 (41 3)  (383 355)  (383 355)  LC_1 Logic Functioning bit
 (42 3)  (384 355)  (384 355)  LC_1 Logic Functioning bit
 (43 3)  (385 355)  (385 355)  LC_1 Logic Functioning bit
 (47 3)  (389 355)  (389 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (354 356)  (354 356)  routing T_7_22.sp4_h_l_39 <X> T_7_22.sp4_h_r_5
 (22 4)  (364 356)  (364 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 356)  (365 356)  routing T_7_22.sp12_h_l_16 <X> T_7_22.lc_trk_g1_3
 (28 4)  (370 356)  (370 356)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 356)  (376 356)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 356)  (377 356)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.input_2_2
 (36 4)  (378 356)  (378 356)  LC_2 Logic Functioning bit
 (37 4)  (379 356)  (379 356)  LC_2 Logic Functioning bit
 (38 4)  (380 356)  (380 356)  LC_2 Logic Functioning bit
 (39 4)  (381 356)  (381 356)  LC_2 Logic Functioning bit
 (41 4)  (383 356)  (383 356)  LC_2 Logic Functioning bit
 (42 4)  (384 356)  (384 356)  LC_2 Logic Functioning bit
 (43 4)  (385 356)  (385 356)  LC_2 Logic Functioning bit
 (9 5)  (351 357)  (351 357)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_v_b_4
 (10 5)  (352 357)  (352 357)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_v_b_4
 (13 5)  (355 357)  (355 357)  routing T_7_22.sp4_h_l_39 <X> T_7_22.sp4_h_r_5
 (14 5)  (356 357)  (356 357)  routing T_7_22.top_op_0 <X> T_7_22.lc_trk_g1_0
 (15 5)  (357 357)  (357 357)  routing T_7_22.top_op_0 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (363 357)  (363 357)  routing T_7_22.sp12_h_l_16 <X> T_7_22.lc_trk_g1_3
 (26 5)  (368 357)  (368 357)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 357)  (369 357)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 357)  (374 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (375 357)  (375 357)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.input_2_2
 (34 5)  (376 357)  (376 357)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.input_2_2
 (36 5)  (378 357)  (378 357)  LC_2 Logic Functioning bit
 (37 5)  (379 357)  (379 357)  LC_2 Logic Functioning bit
 (38 5)  (380 357)  (380 357)  LC_2 Logic Functioning bit
 (39 5)  (381 357)  (381 357)  LC_2 Logic Functioning bit
 (40 5)  (382 357)  (382 357)  LC_2 Logic Functioning bit
 (41 5)  (383 357)  (383 357)  LC_2 Logic Functioning bit
 (42 5)  (384 357)  (384 357)  LC_2 Logic Functioning bit
 (43 5)  (385 357)  (385 357)  LC_2 Logic Functioning bit
 (14 6)  (356 358)  (356 358)  routing T_7_22.wire_logic_cluster/lc_4/out <X> T_7_22.lc_trk_g1_4
 (16 6)  (358 358)  (358 358)  routing T_7_22.sp4_v_b_5 <X> T_7_22.lc_trk_g1_5
 (17 6)  (359 358)  (359 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (360 358)  (360 358)  routing T_7_22.sp4_v_b_5 <X> T_7_22.lc_trk_g1_5
 (26 6)  (368 358)  (368 358)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 358)  (369 358)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 358)  (372 358)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 358)  (375 358)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 358)  (378 358)  LC_3 Logic Functioning bit
 (37 6)  (379 358)  (379 358)  LC_3 Logic Functioning bit
 (38 6)  (380 358)  (380 358)  LC_3 Logic Functioning bit
 (39 6)  (381 358)  (381 358)  LC_3 Logic Functioning bit
 (41 6)  (383 358)  (383 358)  LC_3 Logic Functioning bit
 (42 6)  (384 358)  (384 358)  LC_3 Logic Functioning bit
 (43 6)  (385 358)  (385 358)  LC_3 Logic Functioning bit
 (17 7)  (359 359)  (359 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (370 359)  (370 359)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 359)  (373 359)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 359)  (374 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (375 359)  (375 359)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.input_2_3
 (35 7)  (377 359)  (377 359)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.input_2_3
 (36 7)  (378 359)  (378 359)  LC_3 Logic Functioning bit
 (37 7)  (379 359)  (379 359)  LC_3 Logic Functioning bit
 (38 7)  (380 359)  (380 359)  LC_3 Logic Functioning bit
 (39 7)  (381 359)  (381 359)  LC_3 Logic Functioning bit
 (40 7)  (382 359)  (382 359)  LC_3 Logic Functioning bit
 (41 7)  (383 359)  (383 359)  LC_3 Logic Functioning bit
 (42 7)  (384 359)  (384 359)  LC_3 Logic Functioning bit
 (43 7)  (385 359)  (385 359)  LC_3 Logic Functioning bit
 (4 8)  (346 360)  (346 360)  routing T_7_22.sp4_h_l_37 <X> T_7_22.sp4_v_b_6
 (5 8)  (347 360)  (347 360)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (6 8)  (348 360)  (348 360)  routing T_7_22.sp4_h_l_37 <X> T_7_22.sp4_v_b_6
 (14 8)  (356 360)  (356 360)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g2_0
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (364 360)  (364 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 360)  (365 360)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g2_3
 (24 8)  (366 360)  (366 360)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g2_3
 (26 8)  (368 360)  (368 360)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 360)  (369 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 360)  (370 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 360)  (371 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 360)  (372 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 360)  (373 360)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 360)  (375 360)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 360)  (378 360)  LC_4 Logic Functioning bit
 (37 8)  (379 360)  (379 360)  LC_4 Logic Functioning bit
 (38 8)  (380 360)  (380 360)  LC_4 Logic Functioning bit
 (39 8)  (381 360)  (381 360)  LC_4 Logic Functioning bit
 (41 8)  (383 360)  (383 360)  LC_4 Logic Functioning bit
 (42 8)  (384 360)  (384 360)  LC_4 Logic Functioning bit
 (43 8)  (385 360)  (385 360)  LC_4 Logic Functioning bit
 (4 9)  (346 361)  (346 361)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (5 9)  (347 361)  (347 361)  routing T_7_22.sp4_h_l_37 <X> T_7_22.sp4_v_b_6
 (6 9)  (348 361)  (348 361)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (8 9)  (350 361)  (350 361)  routing T_7_22.sp4_h_l_36 <X> T_7_22.sp4_v_b_7
 (9 9)  (351 361)  (351 361)  routing T_7_22.sp4_h_l_36 <X> T_7_22.sp4_v_b_7
 (10 9)  (352 361)  (352 361)  routing T_7_22.sp4_h_l_36 <X> T_7_22.sp4_v_b_7
 (15 9)  (357 361)  (357 361)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g2_0
 (16 9)  (358 361)  (358 361)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g2_0
 (17 9)  (359 361)  (359 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (363 361)  (363 361)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g2_3
 (22 9)  (364 361)  (364 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 361)  (365 361)  routing T_7_22.sp4_h_l_15 <X> T_7_22.lc_trk_g2_2
 (24 9)  (366 361)  (366 361)  routing T_7_22.sp4_h_l_15 <X> T_7_22.lc_trk_g2_2
 (25 9)  (367 361)  (367 361)  routing T_7_22.sp4_h_l_15 <X> T_7_22.lc_trk_g2_2
 (29 9)  (371 361)  (371 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 361)  (373 361)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 361)  (374 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (375 361)  (375 361)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.input_2_4
 (36 9)  (378 361)  (378 361)  LC_4 Logic Functioning bit
 (37 9)  (379 361)  (379 361)  LC_4 Logic Functioning bit
 (38 9)  (380 361)  (380 361)  LC_4 Logic Functioning bit
 (39 9)  (381 361)  (381 361)  LC_4 Logic Functioning bit
 (40 9)  (382 361)  (382 361)  LC_4 Logic Functioning bit
 (41 9)  (383 361)  (383 361)  LC_4 Logic Functioning bit
 (42 9)  (384 361)  (384 361)  LC_4 Logic Functioning bit
 (43 9)  (385 361)  (385 361)  LC_4 Logic Functioning bit
 (12 10)  (354 362)  (354 362)  routing T_7_22.sp4_v_t_39 <X> T_7_22.sp4_h_l_45
 (15 10)  (357 362)  (357 362)  routing T_7_22.sp4_h_l_16 <X> T_7_22.lc_trk_g2_5
 (16 10)  (358 362)  (358 362)  routing T_7_22.sp4_h_l_16 <X> T_7_22.lc_trk_g2_5
 (17 10)  (359 362)  (359 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (363 362)  (363 362)  routing T_7_22.sp4_h_r_39 <X> T_7_22.lc_trk_g2_7
 (22 10)  (364 362)  (364 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (365 362)  (365 362)  routing T_7_22.sp4_h_r_39 <X> T_7_22.lc_trk_g2_7
 (24 10)  (366 362)  (366 362)  routing T_7_22.sp4_h_r_39 <X> T_7_22.lc_trk_g2_7
 (27 10)  (369 362)  (369 362)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 362)  (370 362)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 362)  (373 362)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 362)  (375 362)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 362)  (378 362)  LC_5 Logic Functioning bit
 (38 10)  (380 362)  (380 362)  LC_5 Logic Functioning bit
 (11 11)  (353 363)  (353 363)  routing T_7_22.sp4_v_t_39 <X> T_7_22.sp4_h_l_45
 (13 11)  (355 363)  (355 363)  routing T_7_22.sp4_v_t_39 <X> T_7_22.sp4_h_l_45
 (18 11)  (360 363)  (360 363)  routing T_7_22.sp4_h_l_16 <X> T_7_22.lc_trk_g2_5
 (22 11)  (364 363)  (364 363)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 363)  (366 363)  routing T_7_22.tnl_op_6 <X> T_7_22.lc_trk_g2_6
 (25 11)  (367 363)  (367 363)  routing T_7_22.tnl_op_6 <X> T_7_22.lc_trk_g2_6
 (30 11)  (372 363)  (372 363)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 363)  (373 363)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 363)  (378 363)  LC_5 Logic Functioning bit
 (38 11)  (380 363)  (380 363)  LC_5 Logic Functioning bit
 (47 11)  (389 363)  (389 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (364 364)  (364 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (365 364)  (365 364)  routing T_7_22.sp12_v_b_11 <X> T_7_22.lc_trk_g3_3
 (25 12)  (367 364)  (367 364)  routing T_7_22.wire_logic_cluster/lc_2/out <X> T_7_22.lc_trk_g3_2
 (22 13)  (364 365)  (364 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (8 14)  (350 366)  (350 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (9 14)  (351 366)  (351 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (10 14)  (352 366)  (352 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (15 14)  (357 366)  (357 366)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (16 14)  (358 366)  (358 366)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (17 14)  (359 366)  (359 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 366)  (360 366)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (21 14)  (363 366)  (363 366)  routing T_7_22.bnl_op_7 <X> T_7_22.lc_trk_g3_7
 (22 14)  (364 366)  (364 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (12 15)  (354 367)  (354 367)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_v_t_46
 (14 15)  (356 367)  (356 367)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g3_4
 (15 15)  (357 367)  (357 367)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g3_4
 (16 15)  (358 367)  (358 367)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g3_4
 (17 15)  (359 367)  (359 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (360 367)  (360 367)  routing T_7_22.sp4_h_r_45 <X> T_7_22.lc_trk_g3_5
 (21 15)  (363 367)  (363 367)  routing T_7_22.bnl_op_7 <X> T_7_22.lc_trk_g3_7


RAM_Tile_8_22

 (8 1)  (404 353)  (404 353)  routing T_8_22.sp4_h_l_42 <X> T_8_22.sp4_v_b_1
 (9 1)  (405 353)  (405 353)  routing T_8_22.sp4_h_l_42 <X> T_8_22.sp4_v_b_1
 (10 1)  (406 353)  (406 353)  routing T_8_22.sp4_h_l_42 <X> T_8_22.sp4_v_b_1
 (12 6)  (408 358)  (408 358)  routing T_8_22.sp4_v_b_5 <X> T_8_22.sp4_h_l_40
 (4 11)  (400 363)  (400 363)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_h_l_43
 (6 11)  (402 363)  (402 363)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_h_l_43
 (4 12)  (400 364)  (400 364)  routing T_8_22.sp4_h_l_38 <X> T_8_22.sp4_v_b_9
 (6 12)  (402 364)  (402 364)  routing T_8_22.sp4_h_l_38 <X> T_8_22.sp4_v_b_9
 (8 12)  (404 364)  (404 364)  routing T_8_22.sp4_v_b_4 <X> T_8_22.sp4_h_r_10
 (9 12)  (405 364)  (405 364)  routing T_8_22.sp4_v_b_4 <X> T_8_22.sp4_h_r_10
 (10 12)  (406 364)  (406 364)  routing T_8_22.sp4_v_b_4 <X> T_8_22.sp4_h_r_10
 (4 13)  (400 365)  (400 365)  routing T_8_22.sp4_h_l_36 <X> T_8_22.sp4_h_r_9
 (5 13)  (401 365)  (401 365)  routing T_8_22.sp4_h_l_38 <X> T_8_22.sp4_v_b_9
 (6 13)  (402 365)  (402 365)  routing T_8_22.sp4_h_l_36 <X> T_8_22.sp4_h_r_9


LogicTile_9_22

 (5 0)  (443 352)  (443 352)  routing T_9_22.sp4_v_t_37 <X> T_9_22.sp4_h_r_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 352)  (471 352)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (38 0)  (476 352)  (476 352)  LC_0 Logic Functioning bit
 (39 0)  (477 352)  (477 352)  LC_0 Logic Functioning bit
 (41 0)  (479 352)  (479 352)  LC_0 Logic Functioning bit
 (42 0)  (480 352)  (480 352)  LC_0 Logic Functioning bit
 (43 0)  (481 352)  (481 352)  LC_0 Logic Functioning bit
 (22 1)  (460 353)  (460 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (461 353)  (461 353)  routing T_9_22.sp12_h_l_17 <X> T_9_22.lc_trk_g0_2
 (25 1)  (463 353)  (463 353)  routing T_9_22.sp12_h_l_17 <X> T_9_22.lc_trk_g0_2
 (26 1)  (464 353)  (464 353)  routing T_9_22.lc_trk_g0_2 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 353)  (468 353)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 353)  (471 353)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.input_2_0
 (34 1)  (472 353)  (472 353)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.input_2_0
 (36 1)  (474 353)  (474 353)  LC_0 Logic Functioning bit
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (38 1)  (476 353)  (476 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (40 1)  (478 353)  (478 353)  LC_0 Logic Functioning bit
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (42 1)  (480 353)  (480 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (47 1)  (485 353)  (485 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 354)  (452 354)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g0_4
 (21 2)  (459 354)  (459 354)  routing T_9_22.sp4_v_b_15 <X> T_9_22.lc_trk_g0_7
 (22 2)  (460 354)  (460 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 354)  (461 354)  routing T_9_22.sp4_v_b_15 <X> T_9_22.lc_trk_g0_7
 (26 2)  (464 354)  (464 354)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 354)  (469 354)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (475 354)  (475 354)  LC_1 Logic Functioning bit
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (45 2)  (483 354)  (483 354)  LC_1 Logic Functioning bit
 (47 2)  (485 354)  (485 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 355)  (438 355)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (14 3)  (452 355)  (452 355)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g0_4
 (15 3)  (453 355)  (453 355)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g0_4
 (16 3)  (454 355)  (454 355)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (459 355)  (459 355)  routing T_9_22.sp4_v_b_15 <X> T_9_22.lc_trk_g0_7
 (28 3)  (466 355)  (466 355)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 355)  (468 355)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 355)  (474 355)  LC_1 Logic Functioning bit
 (37 3)  (475 355)  (475 355)  LC_1 Logic Functioning bit
 (38 3)  (476 355)  (476 355)  LC_1 Logic Functioning bit
 (39 3)  (477 355)  (477 355)  LC_1 Logic Functioning bit
 (44 3)  (482 355)  (482 355)  LC_1 Logic Functioning bit
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 356)  (465 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 356)  (468 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 356)  (469 356)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (473 356)  (473 356)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_2
 (38 4)  (476 356)  (476 356)  LC_2 Logic Functioning bit
 (39 4)  (477 356)  (477 356)  LC_2 Logic Functioning bit
 (42 4)  (480 356)  (480 356)  LC_2 Logic Functioning bit
 (43 4)  (481 356)  (481 356)  LC_2 Logic Functioning bit
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 357)  (461 357)  routing T_9_22.sp4_v_b_18 <X> T_9_22.lc_trk_g1_2
 (24 5)  (462 357)  (462 357)  routing T_9_22.sp4_v_b_18 <X> T_9_22.lc_trk_g1_2
 (27 5)  (465 357)  (465 357)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 357)  (466 357)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 357)  (469 357)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 357)  (470 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (471 357)  (471 357)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_2
 (35 5)  (473 357)  (473 357)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_2
 (36 5)  (474 357)  (474 357)  LC_2 Logic Functioning bit
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (40 5)  (478 357)  (478 357)  LC_2 Logic Functioning bit
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (53 5)  (491 357)  (491 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 358)  (471 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 358)  (473 358)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_3
 (36 6)  (474 358)  (474 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (41 6)  (479 358)  (479 358)  LC_3 Logic Functioning bit
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (14 7)  (452 359)  (452 359)  routing T_9_22.sp4_r_v_b_28 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 359)  (469 359)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 359)  (470 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (472 359)  (472 359)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_3
 (37 7)  (475 359)  (475 359)  LC_3 Logic Functioning bit
 (38 7)  (476 359)  (476 359)  LC_3 Logic Functioning bit
 (40 7)  (478 359)  (478 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 360)  (456 360)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g2_1
 (25 8)  (463 360)  (463 360)  routing T_9_22.sp4_h_r_42 <X> T_9_22.lc_trk_g2_2
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 360)  (472 360)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (42 8)  (480 360)  (480 360)  LC_4 Logic Functioning bit
 (43 8)  (481 360)  (481 360)  LC_4 Logic Functioning bit
 (46 8)  (484 360)  (484 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (488 360)  (488 360)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (453 361)  (453 361)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g2_0
 (16 9)  (454 361)  (454 361)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 361)  (461 361)  routing T_9_22.sp4_h_r_42 <X> T_9_22.lc_trk_g2_2
 (24 9)  (462 361)  (462 361)  routing T_9_22.sp4_h_r_42 <X> T_9_22.lc_trk_g2_2
 (25 9)  (463 361)  (463 361)  routing T_9_22.sp4_h_r_42 <X> T_9_22.lc_trk_g2_2
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 361)  (468 361)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (37 9)  (475 361)  (475 361)  LC_4 Logic Functioning bit
 (40 9)  (478 361)  (478 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (12 10)  (450 362)  (450 362)  routing T_9_22.sp4_v_t_45 <X> T_9_22.sp4_h_l_45
 (14 10)  (452 362)  (452 362)  routing T_9_22.sp4_h_r_36 <X> T_9_22.lc_trk_g2_4
 (15 10)  (453 362)  (453 362)  routing T_9_22.sp4_v_t_32 <X> T_9_22.lc_trk_g2_5
 (16 10)  (454 362)  (454 362)  routing T_9_22.sp4_v_t_32 <X> T_9_22.lc_trk_g2_5
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (459 362)  (459 362)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (22 10)  (460 362)  (460 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 362)  (461 362)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (24 10)  (462 362)  (462 362)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (25 10)  (463 362)  (463 362)  routing T_9_22.sp4_v_b_38 <X> T_9_22.lc_trk_g2_6
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 362)  (466 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (37 10)  (475 362)  (475 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (41 10)  (479 362)  (479 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (51 10)  (489 362)  (489 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (442 363)  (442 363)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_l_43
 (11 11)  (449 363)  (449 363)  routing T_9_22.sp4_v_t_45 <X> T_9_22.sp4_h_l_45
 (15 11)  (453 363)  (453 363)  routing T_9_22.sp4_h_r_36 <X> T_9_22.lc_trk_g2_4
 (16 11)  (454 363)  (454 363)  routing T_9_22.sp4_h_r_36 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (459 363)  (459 363)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp4_v_b_38 <X> T_9_22.lc_trk_g2_6
 (25 11)  (463 363)  (463 363)  routing T_9_22.sp4_v_b_38 <X> T_9_22.lc_trk_g2_6
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (37 11)  (475 363)  (475 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (39 11)  (477 363)  (477 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (460 364)  (460 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 364)  (461 364)  routing T_9_22.sp4_h_r_27 <X> T_9_22.lc_trk_g3_3
 (24 12)  (462 364)  (462 364)  routing T_9_22.sp4_h_r_27 <X> T_9_22.lc_trk_g3_3
 (21 13)  (459 365)  (459 365)  routing T_9_22.sp4_h_r_27 <X> T_9_22.lc_trk_g3_3
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (438 366)  (438 366)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 366)  (439 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (454 366)  (454 366)  routing T_9_22.sp12_v_b_21 <X> T_9_22.lc_trk_g3_5
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (1 15)  (439 367)  (439 367)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 367)  (456 367)  routing T_9_22.sp12_v_b_21 <X> T_9_22.lc_trk_g3_5


LogicTile_10_22

 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (515 352)  (515 352)  routing T_10_22.sp4_h_r_3 <X> T_10_22.lc_trk_g0_3
 (24 0)  (516 352)  (516 352)  routing T_10_22.sp4_h_r_3 <X> T_10_22.lc_trk_g0_3
 (26 0)  (518 352)  (518 352)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 352)  (522 352)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 352)  (527 352)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.input_2_0
 (36 0)  (528 352)  (528 352)  LC_0 Logic Functioning bit
 (38 0)  (530 352)  (530 352)  LC_0 Logic Functioning bit
 (43 0)  (535 352)  (535 352)  LC_0 Logic Functioning bit
 (4 1)  (496 353)  (496 353)  routing T_10_22.sp4_v_t_42 <X> T_10_22.sp4_h_r_0
 (21 1)  (513 353)  (513 353)  routing T_10_22.sp4_h_r_3 <X> T_10_22.lc_trk_g0_3
 (26 1)  (518 353)  (518 353)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 353)  (520 353)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 353)  (521 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 353)  (523 353)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 353)  (525 353)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.input_2_0
 (34 1)  (526 353)  (526 353)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.input_2_0
 (36 1)  (528 353)  (528 353)  LC_0 Logic Functioning bit
 (38 1)  (530 353)  (530 353)  LC_0 Logic Functioning bit
 (42 1)  (534 353)  (534 353)  LC_0 Logic Functioning bit
 (52 1)  (544 353)  (544 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (498 354)  (498 354)  routing T_10_22.sp4_h_l_42 <X> T_10_22.sp4_v_t_37
 (14 2)  (506 354)  (506 354)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g0_4
 (15 2)  (507 354)  (507 354)  routing T_10_22.sp4_h_r_13 <X> T_10_22.lc_trk_g0_5
 (16 2)  (508 354)  (508 354)  routing T_10_22.sp4_h_r_13 <X> T_10_22.lc_trk_g0_5
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (510 354)  (510 354)  routing T_10_22.sp4_h_r_13 <X> T_10_22.lc_trk_g0_5
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 354)  (526 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (0 3)  (492 355)  (492 355)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (518 355)  (518 355)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 355)  (522 355)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (15 4)  (507 356)  (507 356)  routing T_10_22.sp4_h_l_4 <X> T_10_22.lc_trk_g1_1
 (16 4)  (508 356)  (508 356)  routing T_10_22.sp4_h_l_4 <X> T_10_22.lc_trk_g1_1
 (17 4)  (509 356)  (509 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 356)  (510 356)  routing T_10_22.sp4_h_l_4 <X> T_10_22.lc_trk_g1_1
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (517 356)  (517 356)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g1_2
 (26 4)  (518 356)  (518 356)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 356)  (519 356)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (50 4)  (542 356)  (542 356)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (510 357)  (510 357)  routing T_10_22.sp4_h_l_4 <X> T_10_22.lc_trk_g1_1
 (21 5)  (513 357)  (513 357)  routing T_10_22.sp4_r_v_b_27 <X> T_10_22.lc_trk_g1_3
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 357)  (515 357)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g1_2
 (25 5)  (517 357)  (517 357)  routing T_10_22.sp4_v_b_10 <X> T_10_22.lc_trk_g1_2
 (26 5)  (518 357)  (518 357)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 357)  (520 357)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 357)  (522 357)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 357)  (523 357)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 357)  (528 357)  LC_2 Logic Functioning bit
 (37 5)  (529 357)  (529 357)  LC_2 Logic Functioning bit
 (39 5)  (531 357)  (531 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (53 5)  (545 357)  (545 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (518 358)  (518 358)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 358)  (526 358)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (43 6)  (535 358)  (535 358)  LC_3 Logic Functioning bit
 (12 7)  (504 359)  (504 359)  routing T_10_22.sp4_h_l_40 <X> T_10_22.sp4_v_t_40
 (27 7)  (519 359)  (519 359)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 359)  (520 359)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 359)  (523 359)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 359)  (528 359)  LC_3 Logic Functioning bit
 (38 7)  (530 359)  (530 359)  LC_3 Logic Functioning bit
 (40 7)  (532 359)  (532 359)  LC_3 Logic Functioning bit
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (43 7)  (535 359)  (535 359)  LC_3 Logic Functioning bit
 (14 8)  (506 360)  (506 360)  routing T_10_22.rgt_op_0 <X> T_10_22.lc_trk_g2_0
 (21 8)  (513 360)  (513 360)  routing T_10_22.sp4_h_r_35 <X> T_10_22.lc_trk_g2_3
 (22 8)  (514 360)  (514 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 360)  (515 360)  routing T_10_22.sp4_h_r_35 <X> T_10_22.lc_trk_g2_3
 (24 8)  (516 360)  (516 360)  routing T_10_22.sp4_h_r_35 <X> T_10_22.lc_trk_g2_3
 (25 8)  (517 360)  (517 360)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (41 8)  (533 360)  (533 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (45 8)  (537 360)  (537 360)  LC_4 Logic Functioning bit
 (50 8)  (542 360)  (542 360)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (496 361)  (496 361)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_r_6
 (15 9)  (507 361)  (507 361)  routing T_10_22.rgt_op_0 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 361)  (514 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 361)  (515 361)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (25 9)  (517 361)  (517 361)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 361)  (520 361)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (43 9)  (535 361)  (535 361)  LC_4 Logic Functioning bit
 (53 9)  (545 361)  (545 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (2 10)  (494 362)  (494 362)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (16 10)  (508 362)  (508 362)  routing T_10_22.sp4_v_t_16 <X> T_10_22.lc_trk_g2_5
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.sp4_v_t_16 <X> T_10_22.lc_trk_g2_5
 (25 10)  (517 362)  (517 362)  routing T_10_22.sp4_h_r_38 <X> T_10_22.lc_trk_g2_6
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 362)  (526 362)  routing T_10_22.lc_trk_g1_1 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 362)  (529 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (43 10)  (535 362)  (535 362)  LC_5 Logic Functioning bit
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 363)  (514 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (515 363)  (515 363)  routing T_10_22.sp4_h_r_38 <X> T_10_22.lc_trk_g2_6
 (24 11)  (516 363)  (516 363)  routing T_10_22.sp4_h_r_38 <X> T_10_22.lc_trk_g2_6
 (37 11)  (529 363)  (529 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (5 12)  (497 364)  (497 364)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_r_9
 (14 12)  (506 364)  (506 364)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (15 12)  (507 364)  (507 364)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g3_1
 (16 12)  (508 364)  (508 364)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g3_1
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g3_1
 (14 13)  (506 365)  (506 365)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (15 13)  (507 365)  (507 365)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (16 13)  (508 365)  (508 365)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g3_0
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (510 365)  (510 365)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g3_1
 (8 14)  (500 366)  (500 366)  routing T_10_22.sp4_h_r_2 <X> T_10_22.sp4_h_l_47
 (10 14)  (502 366)  (502 366)  routing T_10_22.sp4_h_r_2 <X> T_10_22.sp4_h_l_47
 (14 14)  (506 366)  (506 366)  routing T_10_22.rgt_op_4 <X> T_10_22.lc_trk_g3_4
 (15 14)  (507 366)  (507 366)  routing T_10_22.sp4_h_l_16 <X> T_10_22.lc_trk_g3_5
 (16 14)  (508 366)  (508 366)  routing T_10_22.sp4_h_l_16 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (513 366)  (513 366)  routing T_10_22.sp12_v_b_7 <X> T_10_22.lc_trk_g3_7
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (516 366)  (516 366)  routing T_10_22.sp12_v_b_7 <X> T_10_22.lc_trk_g3_7
 (28 14)  (520 366)  (520 366)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 366)  (522 366)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 366)  (523 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 366)  (525 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 366)  (526 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (37 14)  (529 366)  (529 366)  LC_7 Logic Functioning bit
 (38 14)  (530 366)  (530 366)  LC_7 Logic Functioning bit
 (39 14)  (531 366)  (531 366)  LC_7 Logic Functioning bit
 (40 14)  (532 366)  (532 366)  LC_7 Logic Functioning bit
 (41 14)  (533 366)  (533 366)  LC_7 Logic Functioning bit
 (42 14)  (534 366)  (534 366)  LC_7 Logic Functioning bit
 (43 14)  (535 366)  (535 366)  LC_7 Logic Functioning bit
 (51 14)  (543 366)  (543 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (501 367)  (501 367)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_v_t_47
 (15 15)  (507 367)  (507 367)  routing T_10_22.rgt_op_4 <X> T_10_22.lc_trk_g3_4
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (510 367)  (510 367)  routing T_10_22.sp4_h_l_16 <X> T_10_22.lc_trk_g3_5
 (21 15)  (513 367)  (513 367)  routing T_10_22.sp12_v_b_7 <X> T_10_22.lc_trk_g3_7
 (27 15)  (519 367)  (519 367)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 367)  (520 367)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 367)  (523 367)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 367)  (528 367)  LC_7 Logic Functioning bit
 (37 15)  (529 367)  (529 367)  LC_7 Logic Functioning bit
 (38 15)  (530 367)  (530 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (40 15)  (532 367)  (532 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (26 0)  (572 352)  (572 352)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 352)  (577 352)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (41 0)  (587 352)  (587 352)  LC_0 Logic Functioning bit
 (43 0)  (589 352)  (589 352)  LC_0 Logic Functioning bit
 (45 0)  (591 352)  (591 352)  LC_0 Logic Functioning bit
 (6 1)  (552 353)  (552 353)  routing T_11_22.sp4_h_l_37 <X> T_11_22.sp4_h_r_0
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 353)  (577 353)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (43 1)  (589 353)  (589 353)  LC_0 Logic Functioning bit
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 354)  (560 354)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (17 2)  (563 354)  (563 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (571 354)  (571 354)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (26 2)  (572 354)  (572 354)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 354)  (576 354)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 354)  (579 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (52 2)  (598 354)  (598 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (14 3)  (560 355)  (560 355)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (15 3)  (561 355)  (561 355)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (16 3)  (562 355)  (562 355)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (564 355)  (564 355)  routing T_11_22.sp4_r_v_b_29 <X> T_11_22.lc_trk_g0_5
 (22 3)  (568 355)  (568 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 355)  (569 355)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (24 3)  (570 355)  (570 355)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (25 3)  (571 355)  (571 355)  routing T_11_22.sp4_h_l_11 <X> T_11_22.lc_trk_g0_6
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (14 4)  (560 356)  (560 356)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g1_0
 (21 4)  (567 356)  (567 356)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g1_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (569 356)  (569 356)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g1_3
 (24 4)  (570 356)  (570 356)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g1_3
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 356)  (574 356)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (567 357)  (567 357)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g1_3
 (28 5)  (574 357)  (574 357)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (47 5)  (593 357)  (593 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (597 357)  (597 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (550 358)  (550 358)  routing T_11_22.sp4_v_b_3 <X> T_11_22.sp4_v_t_38
 (8 6)  (554 358)  (554 358)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_h_l_41
 (10 6)  (556 358)  (556 358)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_h_l_41
 (13 6)  (559 358)  (559 358)  routing T_11_22.sp4_v_b_5 <X> T_11_22.sp4_v_t_40
 (14 6)  (560 358)  (560 358)  routing T_11_22.sp4_v_t_1 <X> T_11_22.lc_trk_g1_4
 (15 6)  (561 358)  (561 358)  routing T_11_22.lft_op_5 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.lft_op_5 <X> T_11_22.lc_trk_g1_5
 (21 6)  (567 358)  (567 358)  routing T_11_22.sp4_v_b_7 <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (569 358)  (569 358)  routing T_11_22.sp4_v_b_7 <X> T_11_22.lc_trk_g1_7
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 358)  (574 358)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 358)  (576 358)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (6 7)  (552 359)  (552 359)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_h_l_38
 (9 7)  (555 359)  (555 359)  routing T_11_22.sp4_v_b_8 <X> T_11_22.sp4_v_t_41
 (10 7)  (556 359)  (556 359)  routing T_11_22.sp4_v_b_8 <X> T_11_22.sp4_v_t_41
 (14 7)  (560 359)  (560 359)  routing T_11_22.sp4_v_t_1 <X> T_11_22.lc_trk_g1_4
 (16 7)  (562 359)  (562 359)  routing T_11_22.sp4_v_t_1 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (9 8)  (555 360)  (555 360)  routing T_11_22.sp4_v_t_42 <X> T_11_22.sp4_h_r_7
 (11 8)  (557 360)  (557 360)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_b_8
 (14 8)  (560 360)  (560 360)  routing T_11_22.sp4_h_l_21 <X> T_11_22.lc_trk_g2_0
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.bnl_op_1 <X> T_11_22.lc_trk_g2_1
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (42 8)  (588 360)  (588 360)  LC_4 Logic Functioning bit
 (48 8)  (594 360)  (594 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (555 361)  (555 361)  routing T_11_22.sp4_v_t_46 <X> T_11_22.sp4_v_b_7
 (10 9)  (556 361)  (556 361)  routing T_11_22.sp4_v_t_46 <X> T_11_22.sp4_v_b_7
 (15 9)  (561 361)  (561 361)  routing T_11_22.sp4_h_l_21 <X> T_11_22.lc_trk_g2_0
 (16 9)  (562 361)  (562 361)  routing T_11_22.sp4_h_l_21 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (564 361)  (564 361)  routing T_11_22.bnl_op_1 <X> T_11_22.lc_trk_g2_1
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (51 9)  (597 361)  (597 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 362)  (569 362)  routing T_11_22.sp4_v_b_47 <X> T_11_22.lc_trk_g2_7
 (24 10)  (570 362)  (570 362)  routing T_11_22.sp4_v_b_47 <X> T_11_22.lc_trk_g2_7
 (25 10)  (571 362)  (571 362)  routing T_11_22.bnl_op_6 <X> T_11_22.lc_trk_g2_6
 (27 10)  (573 362)  (573 362)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (43 10)  (589 362)  (589 362)  LC_5 Logic Functioning bit
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 363)  (571 363)  routing T_11_22.bnl_op_6 <X> T_11_22.lc_trk_g2_6
 (30 11)  (576 363)  (576 363)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 363)  (583 363)  LC_5 Logic Functioning bit
 (39 11)  (585 363)  (585 363)  LC_5 Logic Functioning bit
 (41 11)  (587 363)  (587 363)  LC_5 Logic Functioning bit
 (43 11)  (589 363)  (589 363)  LC_5 Logic Functioning bit
 (46 11)  (592 363)  (592 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (557 364)  (557 364)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_v_b_11
 (13 12)  (559 364)  (559 364)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_v_b_11
 (14 12)  (560 364)  (560 364)  routing T_11_22.sp4_v_t_21 <X> T_11_22.lc_trk_g3_0
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 364)  (569 364)  routing T_11_22.sp4_v_t_30 <X> T_11_22.lc_trk_g3_3
 (24 12)  (570 364)  (570 364)  routing T_11_22.sp4_v_t_30 <X> T_11_22.lc_trk_g3_3
 (25 12)  (571 364)  (571 364)  routing T_11_22.wire_logic_cluster/lc_2/out <X> T_11_22.lc_trk_g3_2
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 364)  (574 364)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (41 12)  (587 364)  (587 364)  LC_6 Logic Functioning bit
 (43 12)  (589 364)  (589 364)  LC_6 Logic Functioning bit
 (47 12)  (593 364)  (593 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (558 365)  (558 365)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_v_b_11
 (14 13)  (560 365)  (560 365)  routing T_11_22.sp4_v_t_21 <X> T_11_22.lc_trk_g3_0
 (16 13)  (562 365)  (562 365)  routing T_11_22.sp4_v_t_21 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (568 365)  (568 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (41 13)  (587 365)  (587 365)  LC_6 Logic Functioning bit
 (43 13)  (589 365)  (589 365)  LC_6 Logic Functioning bit
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (569 366)  (569 366)  routing T_11_22.sp12_v_t_12 <X> T_11_22.lc_trk_g3_7
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 366)  (581 366)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.input_2_7
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (42 14)  (588 366)  (588 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (47 14)  (593 366)  (593 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (597 366)  (597 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 367)  (569 367)  routing T_11_22.sp4_h_r_30 <X> T_11_22.lc_trk_g3_6
 (24 15)  (570 367)  (570 367)  routing T_11_22.sp4_h_r_30 <X> T_11_22.lc_trk_g3_6
 (25 15)  (571 367)  (571 367)  routing T_11_22.sp4_h_r_30 <X> T_11_22.lc_trk_g3_6
 (26 15)  (572 367)  (572 367)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 367)  (573 367)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 367)  (578 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (579 367)  (579 367)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.input_2_7
 (34 15)  (580 367)  (580 367)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.input_2_7
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (11 0)  (611 352)  (611 352)  routing T_12_22.sp4_v_t_43 <X> T_12_22.sp4_v_b_2
 (13 0)  (613 352)  (613 352)  routing T_12_22.sp4_v_t_43 <X> T_12_22.sp4_v_b_2
 (14 0)  (614 352)  (614 352)  routing T_12_22.lft_op_0 <X> T_12_22.lc_trk_g0_0
 (17 0)  (617 352)  (617 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (625 352)  (625 352)  routing T_12_22.sp4_v_b_2 <X> T_12_22.lc_trk_g0_2
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (39 0)  (639 352)  (639 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (48 0)  (648 352)  (648 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (604 353)  (604 353)  routing T_12_22.sp4_v_t_42 <X> T_12_22.sp4_h_r_0
 (15 1)  (615 353)  (615 353)  routing T_12_22.lft_op_0 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 353)  (622 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (623 353)  (623 353)  routing T_12_22.sp4_v_b_2 <X> T_12_22.lc_trk_g0_2
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (40 1)  (640 353)  (640 353)  LC_0 Logic Functioning bit
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (52 1)  (652 353)  (652 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (15 2)  (615 354)  (615 354)  routing T_12_22.sp4_v_b_21 <X> T_12_22.lc_trk_g0_5
 (16 2)  (616 354)  (616 354)  routing T_12_22.sp4_v_b_21 <X> T_12_22.lc_trk_g0_5
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (625 354)  (625 354)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 354)  (635 354)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (38 2)  (638 354)  (638 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (14 3)  (614 355)  (614 355)  routing T_12_22.sp4_r_v_b_28 <X> T_12_22.lc_trk_g0_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 355)  (623 355)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (24 3)  (624 355)  (624 355)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (25 3)  (625 355)  (625 355)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 355)  (633 355)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (48 3)  (648 355)  (648 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (6 4)  (606 356)  (606 356)  routing T_12_22.sp4_v_t_37 <X> T_12_22.sp4_v_b_3
 (9 4)  (609 356)  (609 356)  routing T_12_22.sp4_h_l_36 <X> T_12_22.sp4_h_r_4
 (10 4)  (610 356)  (610 356)  routing T_12_22.sp4_h_l_36 <X> T_12_22.sp4_h_r_4
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 356)  (623 356)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g1_3
 (24 4)  (624 356)  (624 356)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g1_3
 (26 4)  (626 356)  (626 356)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 356)  (633 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 356)  (634 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 356)  (635 356)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_2
 (38 4)  (638 356)  (638 356)  LC_2 Logic Functioning bit
 (39 4)  (639 356)  (639 356)  LC_2 Logic Functioning bit
 (42 4)  (642 356)  (642 356)  LC_2 Logic Functioning bit
 (43 4)  (643 356)  (643 356)  LC_2 Logic Functioning bit
 (5 5)  (605 357)  (605 357)  routing T_12_22.sp4_v_t_37 <X> T_12_22.sp4_v_b_3
 (15 5)  (615 357)  (615 357)  routing T_12_22.sp4_v_t_5 <X> T_12_22.lc_trk_g1_0
 (16 5)  (616 357)  (616 357)  routing T_12_22.sp4_v_t_5 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (621 357)  (621 357)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g1_3
 (28 5)  (628 357)  (628 357)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 357)  (632 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (633 357)  (633 357)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_2
 (34 5)  (634 357)  (634 357)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_2
 (35 5)  (635 357)  (635 357)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.input_2_2
 (36 5)  (636 357)  (636 357)  LC_2 Logic Functioning bit
 (37 5)  (637 357)  (637 357)  LC_2 Logic Functioning bit
 (40 5)  (640 357)  (640 357)  LC_2 Logic Functioning bit
 (41 5)  (641 357)  (641 357)  LC_2 Logic Functioning bit
 (47 5)  (647 357)  (647 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (612 358)  (612 358)  routing T_12_22.sp4_v_t_40 <X> T_12_22.sp4_h_l_40
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (38 6)  (638 358)  (638 358)  LC_3 Logic Functioning bit
 (39 6)  (639 358)  (639 358)  LC_3 Logic Functioning bit
 (11 7)  (611 359)  (611 359)  routing T_12_22.sp4_v_t_40 <X> T_12_22.sp4_h_l_40
 (14 7)  (614 359)  (614 359)  routing T_12_22.top_op_4 <X> T_12_22.lc_trk_g1_4
 (15 7)  (615 359)  (615 359)  routing T_12_22.top_op_4 <X> T_12_22.lc_trk_g1_4
 (17 7)  (617 359)  (617 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (626 359)  (626 359)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 359)  (628 359)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 359)  (631 359)  routing T_12_22.lc_trk_g0_2 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 359)  (640 359)  LC_3 Logic Functioning bit
 (41 7)  (641 359)  (641 359)  LC_3 Logic Functioning bit
 (42 7)  (642 359)  (642 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (51 7)  (651 359)  (651 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (625 360)  (625 360)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g2_2
 (9 9)  (609 361)  (609 361)  routing T_12_22.sp4_v_t_46 <X> T_12_22.sp4_v_b_7
 (10 9)  (610 361)  (610 361)  routing T_12_22.sp4_v_t_46 <X> T_12_22.sp4_v_b_7
 (14 9)  (614 361)  (614 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (15 9)  (615 361)  (615 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (16 9)  (616 361)  (616 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (17 9)  (617 361)  (617 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 361)  (623 361)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g2_2
 (25 9)  (625 361)  (625 361)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g2_2
 (16 10)  (616 362)  (616 362)  routing T_12_22.sp4_v_t_16 <X> T_12_22.lc_trk_g2_5
 (17 10)  (617 362)  (617 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 362)  (618 362)  routing T_12_22.sp4_v_t_16 <X> T_12_22.lc_trk_g2_5
 (14 11)  (614 363)  (614 363)  routing T_12_22.sp4_r_v_b_36 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (3 12)  (603 364)  (603 364)  routing T_12_22.sp12_v_t_22 <X> T_12_22.sp12_h_r_1
 (5 12)  (605 364)  (605 364)  routing T_12_22.sp4_v_t_44 <X> T_12_22.sp4_h_r_9
 (14 12)  (614 364)  (614 364)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g3_0
 (25 12)  (625 364)  (625 364)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (26 12)  (626 364)  (626 364)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 364)  (634 364)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 364)  (635 364)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.input_2_6
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (42 12)  (642 364)  (642 364)  LC_6 Logic Functioning bit
 (43 12)  (643 364)  (643 364)  LC_6 Logic Functioning bit
 (15 13)  (615 365)  (615 365)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g3_0
 (16 13)  (616 365)  (616 365)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g3_0
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 365)  (623 365)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (24 13)  (624 365)  (624 365)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (25 13)  (625 365)  (625 365)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (26 13)  (626 365)  (626 365)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 365)  (628 365)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 365)  (632 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 365)  (635 365)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.input_2_6
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (37 13)  (637 365)  (637 365)  LC_6 Logic Functioning bit
 (40 13)  (640 365)  (640 365)  LC_6 Logic Functioning bit
 (41 13)  (641 365)  (641 365)  LC_6 Logic Functioning bit
 (12 14)  (612 366)  (612 366)  routing T_12_22.sp4_v_t_46 <X> T_12_22.sp4_h_l_46
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 366)  (624 366)  routing T_12_22.tnl_op_7 <X> T_12_22.lc_trk_g3_7
 (26 14)  (626 366)  (626 366)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 366)  (627 366)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 366)  (629 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 366)  (631 366)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 366)  (635 366)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.input_2_7
 (38 14)  (638 366)  (638 366)  LC_7 Logic Functioning bit
 (39 14)  (639 366)  (639 366)  LC_7 Logic Functioning bit
 (42 14)  (642 366)  (642 366)  LC_7 Logic Functioning bit
 (43 14)  (643 366)  (643 366)  LC_7 Logic Functioning bit
 (47 14)  (647 366)  (647 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (611 367)  (611 367)  routing T_12_22.sp4_v_t_46 <X> T_12_22.sp4_h_l_46
 (14 15)  (614 367)  (614 367)  routing T_12_22.sp4_h_l_17 <X> T_12_22.lc_trk_g3_4
 (15 15)  (615 367)  (615 367)  routing T_12_22.sp4_h_l_17 <X> T_12_22.lc_trk_g3_4
 (16 15)  (616 367)  (616 367)  routing T_12_22.sp4_h_l_17 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (621 367)  (621 367)  routing T_12_22.tnl_op_7 <X> T_12_22.lc_trk_g3_7
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 367)  (626 367)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 367)  (627 367)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 367)  (628 367)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 367)  (629 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 367)  (630 367)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 367)  (632 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (636 367)  (636 367)  LC_7 Logic Functioning bit
 (37 15)  (637 367)  (637 367)  LC_7 Logic Functioning bit
 (40 15)  (640 367)  (640 367)  LC_7 Logic Functioning bit
 (41 15)  (641 367)  (641 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (5 0)  (659 352)  (659 352)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_h_r_0
 (6 0)  (660 352)  (660 352)  routing T_13_22.sp4_v_t_44 <X> T_13_22.sp4_v_b_0
 (8 0)  (662 352)  (662 352)  routing T_13_22.sp4_h_l_36 <X> T_13_22.sp4_h_r_1
 (11 0)  (665 352)  (665 352)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_v_b_2
 (12 0)  (666 352)  (666 352)  routing T_13_22.sp4_v_b_8 <X> T_13_22.sp4_h_r_2
 (21 0)  (675 352)  (675 352)  routing T_13_22.sp4_h_r_11 <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 352)  (677 352)  routing T_13_22.sp4_h_r_11 <X> T_13_22.lc_trk_g0_3
 (24 0)  (678 352)  (678 352)  routing T_13_22.sp4_h_r_11 <X> T_13_22.lc_trk_g0_3
 (4 1)  (658 353)  (658 353)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_h_r_0
 (5 1)  (659 353)  (659 353)  routing T_13_22.sp4_v_t_44 <X> T_13_22.sp4_v_b_0
 (6 1)  (660 353)  (660 353)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_h_r_0
 (11 1)  (665 353)  (665 353)  routing T_13_22.sp4_v_b_8 <X> T_13_22.sp4_h_r_2
 (12 1)  (666 353)  (666 353)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_v_b_2
 (13 1)  (667 353)  (667 353)  routing T_13_22.sp4_v_b_8 <X> T_13_22.sp4_h_r_2
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (680 354)  (680 354)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 354)  (682 354)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 354)  (684 354)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 354)  (688 354)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (42 2)  (696 354)  (696 354)  LC_1 Logic Functioning bit
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 355)  (679 355)  routing T_13_22.sp4_r_v_b_30 <X> T_13_22.lc_trk_g0_6
 (28 3)  (682 355)  (682 355)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 355)  (686 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 355)  (687 355)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.input_2_1
 (35 3)  (689 355)  (689 355)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.input_2_1
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (666 356)  (666 356)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_h_r_5
 (14 4)  (668 356)  (668 356)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g1_0
 (15 4)  (669 356)  (669 356)  routing T_13_22.sp12_h_r_1 <X> T_13_22.lc_trk_g1_1
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (672 356)  (672 356)  routing T_13_22.sp12_h_r_1 <X> T_13_22.lc_trk_g1_1
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (24 4)  (678 356)  (678 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (47 4)  (701 356)  (701 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (704 356)  (704 356)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (11 5)  (665 357)  (665 357)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_h_r_5
 (14 5)  (668 357)  (668 357)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g1_0
 (15 5)  (669 357)  (669 357)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g1_0
 (16 5)  (670 357)  (670 357)  routing T_13_22.sp4_h_l_5 <X> T_13_22.lc_trk_g1_0
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (672 357)  (672 357)  routing T_13_22.sp12_h_r_1 <X> T_13_22.lc_trk_g1_1
 (21 5)  (675 357)  (675 357)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 357)  (677 357)  routing T_13_22.sp4_h_r_2 <X> T_13_22.lc_trk_g1_2
 (24 5)  (678 357)  (678 357)  routing T_13_22.sp4_h_r_2 <X> T_13_22.lc_trk_g1_2
 (25 5)  (679 357)  (679 357)  routing T_13_22.sp4_h_r_2 <X> T_13_22.lc_trk_g1_2
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (40 5)  (694 357)  (694 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (10 6)  (664 358)  (664 358)  routing T_13_22.sp4_v_b_11 <X> T_13_22.sp4_h_l_41
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 358)  (688 358)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (26 7)  (680 359)  (680 359)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (694 359)  (694 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (42 7)  (696 359)  (696 359)  LC_3 Logic Functioning bit
 (43 7)  (697 359)  (697 359)  LC_3 Logic Functioning bit
 (53 7)  (707 359)  (707 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 360)  (682 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (42 8)  (696 360)  (696 360)  LC_4 Logic Functioning bit
 (43 8)  (697 360)  (697 360)  LC_4 Logic Functioning bit
 (50 8)  (704 360)  (704 360)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (658 361)  (658 361)  routing T_13_22.sp4_v_t_36 <X> T_13_22.sp4_h_r_6
 (13 9)  (667 361)  (667 361)  routing T_13_22.sp4_v_t_38 <X> T_13_22.sp4_h_r_8
 (14 9)  (668 361)  (668 361)  routing T_13_22.sp4_h_r_24 <X> T_13_22.lc_trk_g2_0
 (15 9)  (669 361)  (669 361)  routing T_13_22.sp4_h_r_24 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_h_r_24 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (675 361)  (675 361)  routing T_13_22.sp4_r_v_b_35 <X> T_13_22.lc_trk_g2_3
 (26 9)  (680 361)  (680 361)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 361)  (682 361)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (40 9)  (694 361)  (694 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (3 10)  (657 362)  (657 362)  routing T_13_22.sp12_v_t_22 <X> T_13_22.sp12_h_l_22
 (5 10)  (659 362)  (659 362)  routing T_13_22.sp4_h_r_3 <X> T_13_22.sp4_h_l_43
 (9 10)  (663 362)  (663 362)  routing T_13_22.sp4_h_r_4 <X> T_13_22.sp4_h_l_42
 (10 10)  (664 362)  (664 362)  routing T_13_22.sp4_h_r_4 <X> T_13_22.sp4_h_l_42
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (679 362)  (679 362)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g2_6
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (40 10)  (694 362)  (694 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (50 10)  (704 362)  (704 362)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (706 362)  (706 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (658 363)  (658 363)  routing T_13_22.sp4_h_r_3 <X> T_13_22.sp4_h_l_43
 (14 11)  (668 363)  (668 363)  routing T_13_22.sp4_h_l_17 <X> T_13_22.lc_trk_g2_4
 (15 11)  (669 363)  (669 363)  routing T_13_22.sp4_h_l_17 <X> T_13_22.lc_trk_g2_4
 (16 11)  (670 363)  (670 363)  routing T_13_22.sp4_h_l_17 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (43 11)  (697 363)  (697 363)  LC_5 Logic Functioning bit
 (14 12)  (668 364)  (668 364)  routing T_13_22.rgt_op_0 <X> T_13_22.lc_trk_g3_0
 (16 12)  (670 364)  (670 364)  routing T_13_22.sp12_v_t_14 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (675 364)  (675 364)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g3_3
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 364)  (677 364)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g3_3
 (24 12)  (678 364)  (678 364)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g3_3
 (25 12)  (679 364)  (679 364)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (26 12)  (680 364)  (680 364)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 364)  (681 364)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (15 13)  (669 365)  (669 365)  routing T_13_22.rgt_op_0 <X> T_13_22.lc_trk_g3_0
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (672 365)  (672 365)  routing T_13_22.sp12_v_t_14 <X> T_13_22.lc_trk_g3_1
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 365)  (677 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (24 13)  (678 365)  (678 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (25 13)  (679 365)  (679 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 365)  (685 365)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 365)  (694 365)  LC_6 Logic Functioning bit
 (41 13)  (695 365)  (695 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (43 13)  (697 365)  (697 365)  LC_6 Logic Functioning bit
 (46 13)  (700 365)  (700 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (671 366)  (671 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (669 367)  (669 367)  routing T_13_22.sp4_v_t_33 <X> T_13_22.lc_trk_g3_4
 (16 15)  (670 367)  (670 367)  routing T_13_22.sp4_v_t_33 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 367)  (672 367)  routing T_13_22.sp4_r_v_b_45 <X> T_13_22.lc_trk_g3_5
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 367)  (677 367)  routing T_13_22.sp4_v_b_46 <X> T_13_22.lc_trk_g3_6
 (24 15)  (678 367)  (678 367)  routing T_13_22.sp4_v_b_46 <X> T_13_22.lc_trk_g3_6


LogicTile_14_22

 (14 0)  (722 352)  (722 352)  routing T_14_22.bnr_op_0 <X> T_14_22.lc_trk_g0_0
 (21 0)  (729 352)  (729 352)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g0_3
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (731 352)  (731 352)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g0_3
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 352)  (738 352)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (38 0)  (746 352)  (746 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (14 1)  (722 353)  (722 353)  routing T_14_22.bnr_op_0 <X> T_14_22.lc_trk_g0_0
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (730 353)  (730 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 353)  (731 353)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g0_2
 (24 1)  (732 353)  (732 353)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g0_2
 (25 1)  (733 353)  (733 353)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g0_2
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 353)  (738 353)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (40 1)  (748 353)  (748 353)  LC_0 Logic Functioning bit
 (41 1)  (749 353)  (749 353)  LC_0 Logic Functioning bit
 (42 1)  (750 353)  (750 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (14 2)  (722 354)  (722 354)  routing T_14_22.wire_logic_cluster/lc_4/out <X> T_14_22.lc_trk_g0_4
 (15 2)  (723 354)  (723 354)  routing T_14_22.sp4_h_r_13 <X> T_14_22.lc_trk_g0_5
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_h_r_13 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 354)  (726 354)  routing T_14_22.sp4_h_r_13 <X> T_14_22.lc_trk_g0_5
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 354)  (731 354)  routing T_14_22.sp4_h_r_7 <X> T_14_22.lc_trk_g0_7
 (24 2)  (732 354)  (732 354)  routing T_14_22.sp4_h_r_7 <X> T_14_22.lc_trk_g0_7
 (26 2)  (734 354)  (734 354)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 354)  (739 354)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 354)  (746 354)  LC_1 Logic Functioning bit
 (39 2)  (747 354)  (747 354)  LC_1 Logic Functioning bit
 (42 2)  (750 354)  (750 354)  LC_1 Logic Functioning bit
 (43 2)  (751 354)  (751 354)  LC_1 Logic Functioning bit
 (50 2)  (758 354)  (758 354)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (760 354)  (760 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (11 3)  (719 355)  (719 355)  routing T_14_22.sp4_h_r_6 <X> T_14_22.sp4_h_l_39
 (13 3)  (721 355)  (721 355)  routing T_14_22.sp4_h_r_6 <X> T_14_22.sp4_h_l_39
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 355)  (729 355)  routing T_14_22.sp4_h_r_7 <X> T_14_22.lc_trk_g0_7
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 355)  (738 355)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 355)  (744 355)  LC_1 Logic Functioning bit
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (40 3)  (748 355)  (748 355)  LC_1 Logic Functioning bit
 (41 3)  (749 355)  (749 355)  LC_1 Logic Functioning bit
 (5 4)  (713 356)  (713 356)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_h_r_3
 (15 4)  (723 356)  (723 356)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (16 4)  (724 356)  (724 356)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 356)  (726 356)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (21 4)  (729 356)  (729 356)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 356)  (731 356)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g1_3
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 356)  (735 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 356)  (736 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 356)  (738 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 356)  (744 356)  LC_2 Logic Functioning bit
 (38 4)  (746 356)  (746 356)  LC_2 Logic Functioning bit
 (41 4)  (749 356)  (749 356)  LC_2 Logic Functioning bit
 (47 4)  (755 356)  (755 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (712 357)  (712 357)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_h_r_3
 (8 5)  (716 357)  (716 357)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_v_b_4
 (9 5)  (717 357)  (717 357)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_v_b_4
 (10 5)  (718 357)  (718 357)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_v_b_4
 (15 5)  (723 357)  (723 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (16 5)  (724 357)  (724 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (726 357)  (726 357)  routing T_14_22.sp4_h_l_4 <X> T_14_22.lc_trk_g1_1
 (28 5)  (736 357)  (736 357)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 357)  (742 357)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.input_2_2
 (35 5)  (743 357)  (743 357)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.input_2_2
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (37 5)  (745 357)  (745 357)  LC_2 Logic Functioning bit
 (38 5)  (746 357)  (746 357)  LC_2 Logic Functioning bit
 (41 5)  (749 357)  (749 357)  LC_2 Logic Functioning bit
 (42 5)  (750 357)  (750 357)  LC_2 Logic Functioning bit
 (5 6)  (713 358)  (713 358)  routing T_14_22.sp4_v_t_38 <X> T_14_22.sp4_h_l_38
 (8 6)  (716 358)  (716 358)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_h_l_41
 (9 6)  (717 358)  (717 358)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_h_l_41
 (16 6)  (724 358)  (724 358)  routing T_14_22.sp12_h_r_13 <X> T_14_22.lc_trk_g1_5
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 358)  (732 358)  routing T_14_22.top_op_7 <X> T_14_22.lc_trk_g1_7
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 358)  (738 358)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 358)  (741 358)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 358)  (744 358)  LC_3 Logic Functioning bit
 (37 6)  (745 358)  (745 358)  LC_3 Logic Functioning bit
 (38 6)  (746 358)  (746 358)  LC_3 Logic Functioning bit
 (39 6)  (747 358)  (747 358)  LC_3 Logic Functioning bit
 (6 7)  (714 359)  (714 359)  routing T_14_22.sp4_v_t_38 <X> T_14_22.sp4_h_l_38
 (21 7)  (729 359)  (729 359)  routing T_14_22.top_op_7 <X> T_14_22.lc_trk_g1_7
 (26 7)  (734 359)  (734 359)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 359)  (736 359)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (748 359)  (748 359)  LC_3 Logic Functioning bit
 (41 7)  (749 359)  (749 359)  LC_3 Logic Functioning bit
 (42 7)  (750 359)  (750 359)  LC_3 Logic Functioning bit
 (43 7)  (751 359)  (751 359)  LC_3 Logic Functioning bit
 (52 7)  (760 359)  (760 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (712 360)  (712 360)  routing T_14_22.sp4_v_t_47 <X> T_14_22.sp4_v_b_6
 (6 8)  (714 360)  (714 360)  routing T_14_22.sp4_v_t_47 <X> T_14_22.sp4_v_b_6
 (13 8)  (721 360)  (721 360)  routing T_14_22.sp4_v_t_45 <X> T_14_22.sp4_v_b_8
 (25 8)  (733 360)  (733 360)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 360)  (743 360)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_4
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (42 8)  (750 360)  (750 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (8 9)  (716 361)  (716 361)  routing T_14_22.sp4_h_r_7 <X> T_14_22.sp4_v_b_7
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 361)  (731 361)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (24 9)  (732 361)  (732 361)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (25 9)  (733 361)  (733 361)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (27 9)  (735 361)  (735 361)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 361)  (740 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 361)  (741 361)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_4
 (35 9)  (743 361)  (743 361)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_4
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (40 9)  (748 361)  (748 361)  LC_4 Logic Functioning bit
 (41 9)  (749 361)  (749 361)  LC_4 Logic Functioning bit
 (8 10)  (716 362)  (716 362)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_h_l_42
 (9 10)  (717 362)  (717 362)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_h_l_42
 (10 10)  (718 362)  (718 362)  routing T_14_22.sp4_v_t_36 <X> T_14_22.sp4_h_l_42
 (12 10)  (720 362)  (720 362)  routing T_14_22.sp4_v_t_39 <X> T_14_22.sp4_h_l_45
 (14 10)  (722 362)  (722 362)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (15 10)  (723 362)  (723 362)  routing T_14_22.tnr_op_5 <X> T_14_22.lc_trk_g2_5
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 362)  (731 362)  routing T_14_22.sp4_v_b_47 <X> T_14_22.lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.sp4_v_b_47 <X> T_14_22.lc_trk_g2_7
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (42 10)  (750 362)  (750 362)  LC_5 Logic Functioning bit
 (47 10)  (755 362)  (755 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (758 362)  (758 362)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (719 363)  (719 363)  routing T_14_22.sp4_v_t_39 <X> T_14_22.sp4_h_l_45
 (13 11)  (721 363)  (721 363)  routing T_14_22.sp4_v_t_39 <X> T_14_22.sp4_h_l_45
 (14 11)  (722 363)  (722 363)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (15 11)  (723 363)  (723 363)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (16 11)  (724 363)  (724 363)  routing T_14_22.sp4_h_r_44 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 363)  (731 363)  routing T_14_22.sp4_v_b_46 <X> T_14_22.lc_trk_g2_6
 (24 11)  (732 363)  (732 363)  routing T_14_22.sp4_v_b_46 <X> T_14_22.lc_trk_g2_6
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (38 11)  (746 363)  (746 363)  LC_5 Logic Functioning bit
 (41 11)  (749 363)  (749 363)  LC_5 Logic Functioning bit
 (42 11)  (750 363)  (750 363)  LC_5 Logic Functioning bit
 (15 12)  (723 364)  (723 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (16 12)  (724 364)  (724 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (17 12)  (725 364)  (725 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 364)  (726 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 364)  (735 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 364)  (738 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 364)  (741 364)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (41 12)  (749 364)  (749 364)  LC_6 Logic Functioning bit
 (47 12)  (755 364)  (755 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (9 13)  (717 365)  (717 365)  routing T_14_22.sp4_v_t_47 <X> T_14_22.sp4_v_b_10
 (14 13)  (722 365)  (722 365)  routing T_14_22.sp4_h_r_24 <X> T_14_22.lc_trk_g3_0
 (15 13)  (723 365)  (723 365)  routing T_14_22.sp4_h_r_24 <X> T_14_22.lc_trk_g3_0
 (16 13)  (724 365)  (724 365)  routing T_14_22.sp4_h_r_24 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 365)  (731 365)  routing T_14_22.sp4_v_b_42 <X> T_14_22.lc_trk_g3_2
 (24 13)  (732 365)  (732 365)  routing T_14_22.sp4_v_b_42 <X> T_14_22.lc_trk_g3_2
 (26 13)  (734 365)  (734 365)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 365)  (735 365)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 365)  (736 365)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 365)  (738 365)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 365)  (740 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 365)  (742 365)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.input_2_6
 (35 13)  (743 365)  (743 365)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.input_2_6
 (36 13)  (744 365)  (744 365)  LC_6 Logic Functioning bit
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (41 13)  (749 365)  (749 365)  LC_6 Logic Functioning bit
 (42 13)  (750 365)  (750 365)  LC_6 Logic Functioning bit
 (8 14)  (716 366)  (716 366)  routing T_14_22.sp4_h_r_10 <X> T_14_22.sp4_h_l_47
 (11 14)  (719 366)  (719 366)  routing T_14_22.sp4_v_b_3 <X> T_14_22.sp4_v_t_46
 (12 14)  (720 366)  (720 366)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_46
 (13 14)  (721 366)  (721 366)  routing T_14_22.sp4_v_b_3 <X> T_14_22.sp4_v_t_46
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 366)  (733 366)  routing T_14_22.sp4_h_r_38 <X> T_14_22.lc_trk_g3_6
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 366)  (736 366)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (41 14)  (749 366)  (749 366)  LC_7 Logic Functioning bit
 (11 15)  (719 367)  (719 367)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_46
 (13 15)  (721 367)  (721 367)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_46
 (21 15)  (729 367)  (729 367)  routing T_14_22.sp4_r_v_b_47 <X> T_14_22.lc_trk_g3_7
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 367)  (731 367)  routing T_14_22.sp4_h_r_38 <X> T_14_22.lc_trk_g3_6
 (24 15)  (732 367)  (732 367)  routing T_14_22.sp4_h_r_38 <X> T_14_22.lc_trk_g3_6
 (26 15)  (734 367)  (734 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 367)  (735 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 367)  (736 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 367)  (739 367)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 367)  (743 367)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.input_2_7
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (39 15)  (747 367)  (747 367)  LC_7 Logic Functioning bit
 (40 15)  (748 367)  (748 367)  LC_7 Logic Functioning bit
 (43 15)  (751 367)  (751 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (9 0)  (771 352)  (771 352)  routing T_15_22.sp4_h_l_47 <X> T_15_22.sp4_h_r_1
 (10 0)  (772 352)  (772 352)  routing T_15_22.sp4_h_l_47 <X> T_15_22.sp4_h_r_1
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 352)  (786 352)  routing T_15_22.bot_op_3 <X> T_15_22.lc_trk_g0_3
 (25 0)  (787 352)  (787 352)  routing T_15_22.sp4_h_r_10 <X> T_15_22.lc_trk_g0_2
 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (42 0)  (804 352)  (804 352)  LC_0 Logic Functioning bit
 (43 0)  (805 352)  (805 352)  LC_0 Logic Functioning bit
 (14 1)  (776 353)  (776 353)  routing T_15_22.top_op_0 <X> T_15_22.lc_trk_g0_0
 (15 1)  (777 353)  (777 353)  routing T_15_22.top_op_0 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 353)  (785 353)  routing T_15_22.sp4_h_r_10 <X> T_15_22.lc_trk_g0_2
 (24 1)  (786 353)  (786 353)  routing T_15_22.sp4_h_r_10 <X> T_15_22.lc_trk_g0_2
 (27 1)  (789 353)  (789 353)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 353)  (790 353)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 353)  (797 353)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.input_2_0
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (788 354)  (788 354)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 354)  (795 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 354)  (796 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (42 2)  (804 354)  (804 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (45 2)  (807 354)  (807 354)  LC_1 Logic Functioning bit
 (50 2)  (812 354)  (812 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp4_r_v_b_30 <X> T_15_22.lc_trk_g0_6
 (28 3)  (790 355)  (790 355)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (0 4)  (762 356)  (762 356)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (764 356)  (764 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (777 356)  (777 356)  routing T_15_22.sp4_h_r_1 <X> T_15_22.lc_trk_g1_1
 (16 4)  (778 356)  (778 356)  routing T_15_22.sp4_h_r_1 <X> T_15_22.lc_trk_g1_1
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 356)  (785 356)  routing T_15_22.sp4_v_b_19 <X> T_15_22.lc_trk_g1_3
 (24 4)  (786 356)  (786 356)  routing T_15_22.sp4_v_b_19 <X> T_15_22.lc_trk_g1_3
 (0 5)  (762 357)  (762 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (14 5)  (776 357)  (776 357)  routing T_15_22.sp4_r_v_b_24 <X> T_15_22.lc_trk_g1_0
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (780 357)  (780 357)  routing T_15_22.sp4_h_r_1 <X> T_15_22.lc_trk_g1_1
 (8 6)  (770 358)  (770 358)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_41
 (9 6)  (771 358)  (771 358)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_41
 (10 6)  (772 358)  (772 358)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_41
 (16 6)  (778 358)  (778 358)  routing T_15_22.sp12_h_r_13 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 358)  (795 358)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (41 6)  (803 358)  (803 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (46 6)  (808 358)  (808 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (766 359)  (766 359)  routing T_15_22.sp4_v_b_10 <X> T_15_22.sp4_h_l_38
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 359)  (799 359)  LC_3 Logic Functioning bit
 (39 7)  (801 359)  (801 359)  LC_3 Logic Functioning bit
 (41 7)  (803 359)  (803 359)  LC_3 Logic Functioning bit
 (43 7)  (805 359)  (805 359)  LC_3 Logic Functioning bit
 (2 8)  (764 360)  (764 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (773 360)  (773 360)  routing T_15_22.sp4_v_t_40 <X> T_15_22.sp4_v_b_8
 (12 8)  (774 360)  (774 360)  routing T_15_22.sp4_v_b_2 <X> T_15_22.sp4_h_r_8
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (39 8)  (801 360)  (801 360)  LC_4 Logic Functioning bit
 (42 8)  (804 360)  (804 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (50 8)  (812 360)  (812 360)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (773 361)  (773 361)  routing T_15_22.sp4_v_b_2 <X> T_15_22.sp4_h_r_8
 (12 9)  (774 361)  (774 361)  routing T_15_22.sp4_v_t_40 <X> T_15_22.sp4_v_b_8
 (13 9)  (775 361)  (775 361)  routing T_15_22.sp4_v_b_2 <X> T_15_22.sp4_h_r_8
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (52 9)  (814 361)  (814 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (766 362)  (766 362)  routing T_15_22.sp4_v_b_10 <X> T_15_22.sp4_v_t_43
 (6 10)  (768 362)  (768 362)  routing T_15_22.sp4_v_b_10 <X> T_15_22.sp4_v_t_43
 (12 10)  (774 362)  (774 362)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_h_l_45
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp12_v_t_10 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 362)  (792 362)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (40 10)  (802 362)  (802 362)  LC_5 Logic Functioning bit
 (41 10)  (803 362)  (803 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (50 10)  (812 362)  (812 362)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (815 362)  (815 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (773 363)  (773 363)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_h_l_45
 (27 11)  (789 363)  (789 363)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 363)  (790 363)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 363)  (792 363)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (38 11)  (800 363)  (800 363)  LC_5 Logic Functioning bit
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (42 11)  (804 363)  (804 363)  LC_5 Logic Functioning bit
 (43 11)  (805 363)  (805 363)  LC_5 Logic Functioning bit
 (14 12)  (776 364)  (776 364)  routing T_15_22.sp4_v_b_24 <X> T_15_22.lc_trk_g3_0
 (15 12)  (777 364)  (777 364)  routing T_15_22.sp4_h_r_25 <X> T_15_22.lc_trk_g3_1
 (16 12)  (778 364)  (778 364)  routing T_15_22.sp4_h_r_25 <X> T_15_22.lc_trk_g3_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp4_v_t_30 <X> T_15_22.lc_trk_g3_3
 (24 12)  (786 364)  (786 364)  routing T_15_22.sp4_v_t_30 <X> T_15_22.lc_trk_g3_3
 (16 13)  (778 365)  (778 365)  routing T_15_22.sp4_v_b_24 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (780 365)  (780 365)  routing T_15_22.sp4_h_r_25 <X> T_15_22.lc_trk_g3_1
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (785 365)  (785 365)  routing T_15_22.sp12_v_b_18 <X> T_15_22.lc_trk_g3_2
 (25 13)  (787 365)  (787 365)  routing T_15_22.sp12_v_b_18 <X> T_15_22.lc_trk_g3_2
 (5 14)  (767 366)  (767 366)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_h_l_44
 (12 14)  (774 366)  (774 366)  routing T_15_22.sp4_v_t_40 <X> T_15_22.sp4_h_l_46
 (15 14)  (777 366)  (777 366)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (783 366)  (783 366)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 366)  (785 366)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g3_7
 (24 14)  (786 366)  (786 366)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g3_7
 (4 15)  (766 367)  (766 367)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_h_l_44
 (6 15)  (768 367)  (768 367)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_h_l_44
 (11 15)  (773 367)  (773 367)  routing T_15_22.sp4_v_t_40 <X> T_15_22.sp4_h_l_46
 (13 15)  (775 367)  (775 367)  routing T_15_22.sp4_v_t_40 <X> T_15_22.sp4_h_l_46
 (15 15)  (777 367)  (777 367)  routing T_15_22.sp4_v_t_33 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_v_t_33 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (780 367)  (780 367)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5


LogicTile_16_22

 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (842 352)  (842 352)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 352)  (849 352)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (39 0)  (855 352)  (855 352)  LC_0 Logic Functioning bit
 (42 0)  (858 352)  (858 352)  LC_0 Logic Functioning bit
 (43 0)  (859 352)  (859 352)  LC_0 Logic Functioning bit
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g0_0
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (837 353)  (837 353)  routing T_16_22.sp4_r_v_b_32 <X> T_16_22.lc_trk_g0_3
 (27 1)  (843 353)  (843 353)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 353)  (844 353)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 353)  (849 353)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.input_2_0
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (37 1)  (853 353)  (853 353)  LC_0 Logic Functioning bit
 (40 1)  (856 353)  (856 353)  LC_0 Logic Functioning bit
 (41 1)  (857 353)  (857 353)  LC_0 Logic Functioning bit
 (12 2)  (828 354)  (828 354)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_h_l_39
 (15 2)  (831 354)  (831 354)  routing T_16_22.top_op_5 <X> T_16_22.lc_trk_g0_5
 (17 2)  (833 354)  (833 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (837 354)  (837 354)  routing T_16_22.bnr_op_7 <X> T_16_22.lc_trk_g0_7
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (50 2)  (866 354)  (866 354)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (827 355)  (827 355)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_h_l_39
 (13 3)  (829 355)  (829 355)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_h_l_39
 (18 3)  (834 355)  (834 355)  routing T_16_22.top_op_5 <X> T_16_22.lc_trk_g0_5
 (21 3)  (837 355)  (837 355)  routing T_16_22.bnr_op_7 <X> T_16_22.lc_trk_g0_7
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 355)  (841 355)  routing T_16_22.sp4_r_v_b_30 <X> T_16_22.lc_trk_g0_6
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 355)  (847 355)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (47 3)  (863 355)  (863 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (830 356)  (830 356)  routing T_16_22.wire_logic_cluster/lc_0/out <X> T_16_22.lc_trk_g1_0
 (15 4)  (831 356)  (831 356)  routing T_16_22.lft_op_1 <X> T_16_22.lc_trk_g1_1
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 356)  (834 356)  routing T_16_22.lft_op_1 <X> T_16_22.lc_trk_g1_1
 (22 4)  (838 356)  (838 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 356)  (846 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 356)  (851 356)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_2
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (8 5)  (824 357)  (824 357)  routing T_16_22.sp4_h_l_41 <X> T_16_22.sp4_v_b_4
 (9 5)  (825 357)  (825 357)  routing T_16_22.sp4_h_l_41 <X> T_16_22.sp4_v_b_4
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (837 357)  (837 357)  routing T_16_22.sp4_r_v_b_27 <X> T_16_22.lc_trk_g1_3
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 357)  (846 357)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_2
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (5 6)  (821 358)  (821 358)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_38
 (12 6)  (828 358)  (828 358)  routing T_16_22.sp4_v_t_46 <X> T_16_22.sp4_h_l_40
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (26 6)  (842 358)  (842 358)  routing T_16_22.lc_trk_g0_5 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (46 6)  (862 358)  (862 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (866 358)  (866 358)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (820 359)  (820 359)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_38
 (6 7)  (822 359)  (822 359)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_38
 (8 7)  (824 359)  (824 359)  routing T_16_22.sp4_h_l_41 <X> T_16_22.sp4_v_t_41
 (11 7)  (827 359)  (827 359)  routing T_16_22.sp4_v_t_46 <X> T_16_22.sp4_h_l_40
 (13 7)  (829 359)  (829 359)  routing T_16_22.sp4_v_t_46 <X> T_16_22.sp4_h_l_40
 (14 7)  (830 359)  (830 359)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g1_4
 (15 7)  (831 359)  (831 359)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (834 359)  (834 359)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (42 7)  (858 359)  (858 359)  LC_3 Logic Functioning bit
 (43 7)  (859 359)  (859 359)  LC_3 Logic Functioning bit
 (14 8)  (830 360)  (830 360)  routing T_16_22.sp4_v_t_21 <X> T_16_22.lc_trk_g2_0
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (42 8)  (858 360)  (858 360)  LC_4 Logic Functioning bit
 (43 8)  (859 360)  (859 360)  LC_4 Logic Functioning bit
 (8 9)  (824 361)  (824 361)  routing T_16_22.sp4_h_l_36 <X> T_16_22.sp4_v_b_7
 (9 9)  (825 361)  (825 361)  routing T_16_22.sp4_h_l_36 <X> T_16_22.sp4_v_b_7
 (10 9)  (826 361)  (826 361)  routing T_16_22.sp4_h_l_36 <X> T_16_22.sp4_v_b_7
 (14 9)  (830 361)  (830 361)  routing T_16_22.sp4_v_t_21 <X> T_16_22.lc_trk_g2_0
 (16 9)  (832 361)  (832 361)  routing T_16_22.sp4_v_t_21 <X> T_16_22.lc_trk_g2_0
 (17 9)  (833 361)  (833 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (834 361)  (834 361)  routing T_16_22.sp4_r_v_b_33 <X> T_16_22.lc_trk_g2_1
 (21 9)  (837 361)  (837 361)  routing T_16_22.sp4_r_v_b_35 <X> T_16_22.lc_trk_g2_3
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g2_2
 (24 9)  (840 361)  (840 361)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g2_2
 (26 9)  (842 361)  (842 361)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 361)  (844 361)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 361)  (850 361)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.input_2_4
 (35 9)  (851 361)  (851 361)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.input_2_4
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (37 9)  (853 361)  (853 361)  LC_4 Logic Functioning bit
 (40 9)  (856 361)  (856 361)  LC_4 Logic Functioning bit
 (41 9)  (857 361)  (857 361)  LC_4 Logic Functioning bit
 (15 10)  (831 362)  (831 362)  routing T_16_22.sp4_v_t_32 <X> T_16_22.lc_trk_g2_5
 (16 10)  (832 362)  (832 362)  routing T_16_22.sp4_v_t_32 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (830 363)  (830 363)  routing T_16_22.sp4_r_v_b_36 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (832 364)  (832 364)  routing T_16_22.sp12_v_t_14 <X> T_16_22.lc_trk_g3_1
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g3_3
 (26 12)  (842 364)  (842 364)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 364)  (852 364)  LC_6 Logic Functioning bit
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (38 12)  (854 364)  (854 364)  LC_6 Logic Functioning bit
 (39 12)  (855 364)  (855 364)  LC_6 Logic Functioning bit
 (41 12)  (857 364)  (857 364)  LC_6 Logic Functioning bit
 (43 12)  (859 364)  (859 364)  LC_6 Logic Functioning bit
 (51 12)  (867 364)  (867 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (824 365)  (824 365)  routing T_16_22.sp4_v_t_42 <X> T_16_22.sp4_v_b_10
 (10 13)  (826 365)  (826 365)  routing T_16_22.sp4_v_t_42 <X> T_16_22.sp4_v_b_10
 (15 13)  (831 365)  (831 365)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g3_0
 (16 13)  (832 365)  (832 365)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g3_0
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (834 365)  (834 365)  routing T_16_22.sp12_v_t_14 <X> T_16_22.lc_trk_g3_1
 (21 13)  (837 365)  (837 365)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g3_3
 (28 13)  (844 365)  (844 365)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 365)  (847 365)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 365)  (853 365)  LC_6 Logic Functioning bit
 (39 13)  (855 365)  (855 365)  LC_6 Logic Functioning bit
 (15 14)  (831 366)  (831 366)  routing T_16_22.sp4_h_l_16 <X> T_16_22.lc_trk_g3_5
 (16 14)  (832 366)  (832 366)  routing T_16_22.sp4_h_l_16 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (834 367)  (834 367)  routing T_16_22.sp4_h_l_16 <X> T_16_22.lc_trk_g3_5
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_22

 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (897 352)  (897 352)  routing T_17_22.sp12_h_r_11 <X> T_17_22.lc_trk_g0_3
 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (42 0)  (916 352)  (916 352)  LC_0 Logic Functioning bit
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (14 1)  (888 353)  (888 353)  routing T_17_22.sp4_r_v_b_35 <X> T_17_22.lc_trk_g0_0
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 353)  (901 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (40 1)  (914 353)  (914 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (17 2)  (891 354)  (891 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (899 354)  (899 354)  routing T_17_22.sp4_v_t_3 <X> T_17_22.lc_trk_g0_6
 (26 2)  (900 354)  (900 354)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 354)  (909 354)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.input_2_1
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (42 2)  (916 354)  (916 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (14 3)  (888 355)  (888 355)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g0_4
 (15 3)  (889 355)  (889 355)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g0_4
 (16 3)  (890 355)  (890 355)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (892 355)  (892 355)  routing T_17_22.sp4_r_v_b_29 <X> T_17_22.lc_trk_g0_5
 (19 3)  (893 355)  (893 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (896 355)  (896 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 355)  (897 355)  routing T_17_22.sp4_v_t_3 <X> T_17_22.lc_trk_g0_6
 (25 3)  (899 355)  (899 355)  routing T_17_22.sp4_v_t_3 <X> T_17_22.lc_trk_g0_6
 (26 3)  (900 355)  (900 355)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 355)  (901 355)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 355)  (902 355)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 355)  (906 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (908 355)  (908 355)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.input_2_1
 (35 3)  (909 355)  (909 355)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.input_2_1
 (36 3)  (910 355)  (910 355)  LC_1 Logic Functioning bit
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (40 3)  (914 355)  (914 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (47 3)  (921 355)  (921 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (9 4)  (883 356)  (883 356)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_h_r_4
 (12 4)  (886 356)  (886 356)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_h_r_5
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (11 5)  (885 357)  (885 357)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_h_r_5
 (13 5)  (887 357)  (887 357)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_h_r_5
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g1_2
 (5 6)  (879 358)  (879 358)  routing T_17_22.sp4_v_t_38 <X> T_17_22.sp4_h_l_38
 (8 6)  (882 358)  (882 358)  routing T_17_22.sp4_v_t_47 <X> T_17_22.sp4_h_l_41
 (9 6)  (883 358)  (883 358)  routing T_17_22.sp4_v_t_47 <X> T_17_22.sp4_h_l_41
 (10 6)  (884 358)  (884 358)  routing T_17_22.sp4_v_t_47 <X> T_17_22.sp4_h_l_41
 (21 6)  (895 358)  (895 358)  routing T_17_22.sp4_v_b_15 <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp4_v_b_15 <X> T_17_22.lc_trk_g1_7
 (6 7)  (880 359)  (880 359)  routing T_17_22.sp4_v_t_38 <X> T_17_22.sp4_h_l_38
 (21 7)  (895 359)  (895 359)  routing T_17_22.sp4_v_b_15 <X> T_17_22.lc_trk_g1_7
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 359)  (897 359)  routing T_17_22.sp4_h_r_6 <X> T_17_22.lc_trk_g1_6
 (24 7)  (898 359)  (898 359)  routing T_17_22.sp4_h_r_6 <X> T_17_22.lc_trk_g1_6
 (25 7)  (899 359)  (899 359)  routing T_17_22.sp4_h_r_6 <X> T_17_22.lc_trk_g1_6
 (14 8)  (888 360)  (888 360)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (15 8)  (889 360)  (889 360)  routing T_17_22.sp4_v_t_28 <X> T_17_22.lc_trk_g2_1
 (16 8)  (890 360)  (890 360)  routing T_17_22.sp4_v_t_28 <X> T_17_22.lc_trk_g2_1
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (42 8)  (916 360)  (916 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (6 9)  (880 361)  (880 361)  routing T_17_22.sp4_h_l_43 <X> T_17_22.sp4_h_r_6
 (15 9)  (889 361)  (889 361)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (16 9)  (890 361)  (890 361)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 361)  (901 361)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 361)  (904 361)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (907 361)  (907 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_4
 (34 9)  (908 361)  (908 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_4
 (35 9)  (909 361)  (909 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_4
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (38 9)  (912 361)  (912 361)  LC_4 Logic Functioning bit
 (16 10)  (890 362)  (890 362)  routing T_17_22.sp12_v_b_21 <X> T_17_22.lc_trk_g2_5
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (895 362)  (895 362)  routing T_17_22.wire_logic_cluster/lc_7/out <X> T_17_22.lc_trk_g2_7
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 362)  (899 362)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (26 10)  (900 362)  (900 362)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (43 10)  (917 362)  (917 362)  LC_5 Logic Functioning bit
 (50 10)  (924 362)  (924 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (925 362)  (925 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (892 363)  (892 363)  routing T_17_22.sp12_v_b_21 <X> T_17_22.lc_trk_g2_5
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (25 11)  (899 363)  (899 363)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (26 11)  (900 363)  (900 363)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 363)  (902 363)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (39 11)  (913 363)  (913 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (12 12)  (886 364)  (886 364)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_h_r_11
 (14 12)  (888 364)  (888 364)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g3_0
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (24 12)  (898 364)  (898 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (25 12)  (899 364)  (899 364)  routing T_17_22.sp4_v_b_26 <X> T_17_22.lc_trk_g3_2
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 364)  (907 364)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 364)  (908 364)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (13 13)  (887 365)  (887 365)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_h_r_11
 (14 13)  (888 365)  (888 365)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g3_0
 (16 13)  (890 365)  (890 365)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (892 365)  (892 365)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_v_b_26 <X> T_17_22.lc_trk_g3_2
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 365)  (905 365)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 365)  (906 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 365)  (908 365)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.input_2_6
 (35 13)  (909 365)  (909 365)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.input_2_6
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (38 13)  (912 365)  (912 365)  LC_6 Logic Functioning bit
 (39 13)  (913 365)  (913 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (12 14)  (886 366)  (886 366)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_h_l_46
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.tnr_op_7 <X> T_17_22.lc_trk_g3_7
 (25 14)  (899 366)  (899 366)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 366)  (904 366)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 366)  (910 366)  LC_7 Logic Functioning bit
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (43 14)  (917 366)  (917 366)  LC_7 Logic Functioning bit
 (50 14)  (924 366)  (924 366)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (885 367)  (885 367)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_h_l_46
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 367)  (897 367)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (25 15)  (899 367)  (899 367)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (26 15)  (900 367)  (900 367)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 367)  (901 367)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (37 15)  (911 367)  (911 367)  LC_7 Logic Functioning bit
 (40 15)  (914 367)  (914 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (4 0)  (932 352)  (932 352)  routing T_18_22.sp4_v_t_37 <X> T_18_22.sp4_v_b_0
 (14 0)  (942 352)  (942 352)  routing T_18_22.sp4_h_l_5 <X> T_18_22.lc_trk_g0_0
 (21 0)  (949 352)  (949 352)  routing T_18_22.sp4_h_r_19 <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 352)  (951 352)  routing T_18_22.sp4_h_r_19 <X> T_18_22.lc_trk_g0_3
 (24 0)  (952 352)  (952 352)  routing T_18_22.sp4_h_r_19 <X> T_18_22.lc_trk_g0_3
 (14 1)  (942 353)  (942 353)  routing T_18_22.sp4_h_l_5 <X> T_18_22.lc_trk_g0_0
 (15 1)  (943 353)  (943 353)  routing T_18_22.sp4_h_l_5 <X> T_18_22.lc_trk_g0_0
 (16 1)  (944 353)  (944 353)  routing T_18_22.sp4_h_l_5 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (949 353)  (949 353)  routing T_18_22.sp4_h_r_19 <X> T_18_22.lc_trk_g0_3
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_3 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (940 354)  (940 354)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_h_l_39
 (16 2)  (944 354)  (944 354)  routing T_18_22.sp12_h_r_13 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (953 354)  (953 354)  routing T_18_22.sp4_h_l_11 <X> T_18_22.lc_trk_g0_6
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 354)  (959 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (0 3)  (928 355)  (928 355)  routing T_18_22.glb_netwk_3 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (11 3)  (939 355)  (939 355)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_h_l_39
 (13 3)  (941 355)  (941 355)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_h_l_39
 (22 3)  (950 355)  (950 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 355)  (951 355)  routing T_18_22.sp4_h_l_11 <X> T_18_22.lc_trk_g0_6
 (24 3)  (952 355)  (952 355)  routing T_18_22.sp4_h_l_11 <X> T_18_22.lc_trk_g0_6
 (25 3)  (953 355)  (953 355)  routing T_18_22.sp4_h_l_11 <X> T_18_22.lc_trk_g0_6
 (30 3)  (958 355)  (958 355)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (0 4)  (928 356)  (928 356)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/cen
 (1 4)  (929 356)  (929 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (954 356)  (954 356)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 356)  (959 356)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (42 4)  (970 356)  (970 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (50 4)  (978 356)  (978 356)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (929 357)  (929 357)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/cen
 (15 5)  (943 357)  (943 357)  routing T_18_22.bot_op_0 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (954 357)  (954 357)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 357)  (958 357)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (40 5)  (968 357)  (968 357)  LC_2 Logic Functioning bit
 (41 5)  (969 357)  (969 357)  LC_2 Logic Functioning bit
 (12 6)  (940 358)  (940 358)  routing T_18_22.sp4_v_t_40 <X> T_18_22.sp4_h_l_40
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (40 6)  (968 358)  (968 358)  LC_3 Logic Functioning bit
 (41 6)  (969 358)  (969 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (50 6)  (978 358)  (978 358)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (936 359)  (936 359)  routing T_18_22.sp4_v_b_1 <X> T_18_22.sp4_v_t_41
 (10 7)  (938 359)  (938 359)  routing T_18_22.sp4_v_b_1 <X> T_18_22.sp4_v_t_41
 (11 7)  (939 359)  (939 359)  routing T_18_22.sp4_v_t_40 <X> T_18_22.sp4_h_l_40
 (18 7)  (946 359)  (946 359)  routing T_18_22.sp4_r_v_b_29 <X> T_18_22.lc_trk_g1_5
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (38 7)  (966 359)  (966 359)  LC_3 Logic Functioning bit
 (39 7)  (967 359)  (967 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (43 7)  (971 359)  (971 359)  LC_3 Logic Functioning bit
 (25 8)  (953 360)  (953 360)  routing T_18_22.sp4_v_b_26 <X> T_18_22.lc_trk_g2_2
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 361)  (951 361)  routing T_18_22.sp4_v_b_26 <X> T_18_22.lc_trk_g2_2
 (5 10)  (933 362)  (933 362)  routing T_18_22.sp4_v_t_43 <X> T_18_22.sp4_h_l_43
 (25 10)  (953 362)  (953 362)  routing T_18_22.sp4_v_b_30 <X> T_18_22.lc_trk_g2_6
 (6 11)  (934 363)  (934 363)  routing T_18_22.sp4_v_t_43 <X> T_18_22.sp4_h_l_43
 (14 11)  (942 363)  (942 363)  routing T_18_22.sp4_r_v_b_36 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 363)  (951 363)  routing T_18_22.sp4_v_b_30 <X> T_18_22.lc_trk_g2_6
 (4 12)  (932 364)  (932 364)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_v_b_9
 (11 12)  (939 364)  (939 364)  routing T_18_22.sp4_v_t_38 <X> T_18_22.sp4_v_b_11
 (13 12)  (941 364)  (941 364)  routing T_18_22.sp4_v_t_38 <X> T_18_22.sp4_v_b_11
 (5 13)  (933 365)  (933 365)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_v_b_9
 (11 14)  (939 366)  (939 366)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_v_t_46
 (13 14)  (941 366)  (941 366)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_v_t_46


LogicTile_19_22

 (4 2)  (986 354)  (986 354)  routing T_19_22.sp4_v_b_4 <X> T_19_22.sp4_v_t_37
 (6 2)  (988 354)  (988 354)  routing T_19_22.sp4_v_b_4 <X> T_19_22.sp4_v_t_37
 (10 7)  (992 359)  (992 359)  routing T_19_22.sp4_h_l_46 <X> T_19_22.sp4_v_t_41


LogicTile_1_21

 (27 0)  (45 336)  (45 336)  routing T_1_21.lc_trk_g1_4 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 336)  (47 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 336)  (48 336)  routing T_1_21.lc_trk_g1_4 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 336)  (49 336)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 336)  (50 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 336)  (51 336)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 336)  (55 336)  LC_0 Logic Functioning bit
 (39 0)  (57 336)  (57 336)  LC_0 Logic Functioning bit
 (45 0)  (63 336)  (63 336)  LC_0 Logic Functioning bit
 (47 0)  (65 336)  (65 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (45 337)  (45 337)  routing T_1_21.lc_trk_g1_1 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 337)  (47 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 337)  (54 337)  LC_0 Logic Functioning bit
 (37 1)  (55 337)  (55 337)  LC_0 Logic Functioning bit
 (38 1)  (56 337)  (56 337)  LC_0 Logic Functioning bit
 (39 1)  (57 337)  (57 337)  LC_0 Logic Functioning bit
 (44 1)  (62 337)  (62 337)  LC_0 Logic Functioning bit
 (46 1)  (64 337)  (64 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (18 338)  (18 338)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (2 2)  (20 338)  (20 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 339)  (18 339)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (15 4)  (33 340)  (33 340)  routing T_1_21.sp4_h_r_9 <X> T_1_21.lc_trk_g1_1
 (16 4)  (34 340)  (34 340)  routing T_1_21.sp4_h_r_9 <X> T_1_21.lc_trk_g1_1
 (17 4)  (35 340)  (35 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (36 340)  (36 340)  routing T_1_21.sp4_h_r_9 <X> T_1_21.lc_trk_g1_1
 (11 6)  (29 342)  (29 342)  routing T_1_21.sp4_h_r_11 <X> T_1_21.sp4_v_t_40
 (13 6)  (31 342)  (31 342)  routing T_1_21.sp4_h_r_11 <X> T_1_21.sp4_v_t_40
 (14 6)  (32 342)  (32 342)  routing T_1_21.sp4_h_l_1 <X> T_1_21.lc_trk_g1_4
 (12 7)  (30 343)  (30 343)  routing T_1_21.sp4_h_r_11 <X> T_1_21.sp4_v_t_40
 (15 7)  (33 343)  (33 343)  routing T_1_21.sp4_h_l_1 <X> T_1_21.lc_trk_g1_4
 (16 7)  (34 343)  (34 343)  routing T_1_21.sp4_h_l_1 <X> T_1_21.lc_trk_g1_4
 (17 7)  (35 343)  (35 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (14 10)  (32 346)  (32 346)  routing T_1_21.sp4_h_r_44 <X> T_1_21.lc_trk_g2_4
 (17 10)  (35 346)  (35 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (32 347)  (32 347)  routing T_1_21.sp4_h_r_44 <X> T_1_21.lc_trk_g2_4
 (15 11)  (33 347)  (33 347)  routing T_1_21.sp4_h_r_44 <X> T_1_21.lc_trk_g2_4
 (16 11)  (34 347)  (34 347)  routing T_1_21.sp4_h_r_44 <X> T_1_21.lc_trk_g2_4
 (17 11)  (35 347)  (35 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (36 347)  (36 347)  routing T_1_21.sp4_r_v_b_37 <X> T_1_21.lc_trk_g2_5
 (0 14)  (18 350)  (18 350)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 350)  (19 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 351)  (19 351)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_7/s_r


LogicTile_2_21

 (26 0)  (98 336)  (98 336)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 336)  (100 336)  routing T_2_21.lc_trk_g2_1 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 336)  (101 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 336)  (103 336)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 336)  (104 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 336)  (105 336)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 336)  (106 336)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 336)  (109 336)  LC_0 Logic Functioning bit
 (39 0)  (111 336)  (111 336)  LC_0 Logic Functioning bit
 (45 0)  (117 336)  (117 336)  LC_0 Logic Functioning bit
 (46 0)  (118 336)  (118 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (120 336)  (120 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (29 1)  (101 337)  (101 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 337)  (103 337)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 337)  (108 337)  LC_0 Logic Functioning bit
 (37 1)  (109 337)  (109 337)  LC_0 Logic Functioning bit
 (38 1)  (110 337)  (110 337)  LC_0 Logic Functioning bit
 (39 1)  (111 337)  (111 337)  LC_0 Logic Functioning bit
 (44 1)  (116 337)  (116 337)  LC_0 Logic Functioning bit
 (53 1)  (125 337)  (125 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 338)  (72 338)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (74 338)  (74 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (80 338)  (80 338)  routing T_2_21.sp4_v_t_36 <X> T_2_21.sp4_h_l_36
 (9 2)  (81 338)  (81 338)  routing T_2_21.sp4_v_t_36 <X> T_2_21.sp4_h_l_36
 (14 2)  (86 338)  (86 338)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (0 3)  (72 339)  (72 339)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (14 3)  (86 339)  (86 339)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (15 3)  (87 339)  (87 339)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (16 3)  (88 339)  (88 339)  routing T_2_21.sp4_h_l_9 <X> T_2_21.lc_trk_g0_4
 (17 3)  (89 339)  (89 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (10 5)  (82 341)  (82 341)  routing T_2_21.sp4_h_r_11 <X> T_2_21.sp4_v_b_4
 (12 5)  (84 341)  (84 341)  routing T_2_21.sp4_h_r_5 <X> T_2_21.sp4_v_b_5
 (15 8)  (87 344)  (87 344)  routing T_2_21.sp4_h_r_25 <X> T_2_21.lc_trk_g2_1
 (16 8)  (88 344)  (88 344)  routing T_2_21.sp4_h_r_25 <X> T_2_21.lc_trk_g2_1
 (17 8)  (89 344)  (89 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (90 345)  (90 345)  routing T_2_21.sp4_h_r_25 <X> T_2_21.lc_trk_g2_1
 (4 13)  (76 349)  (76 349)  routing T_2_21.sp4_h_l_36 <X> T_2_21.sp4_h_r_9
 (6 13)  (78 349)  (78 349)  routing T_2_21.sp4_h_l_36 <X> T_2_21.sp4_h_r_9
 (10 13)  (82 349)  (82 349)  routing T_2_21.sp4_h_r_5 <X> T_2_21.sp4_v_b_10
 (0 14)  (72 350)  (72 350)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 350)  (73 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (87 350)  (87 350)  routing T_2_21.sp4_h_l_16 <X> T_2_21.lc_trk_g3_5
 (16 14)  (88 350)  (88 350)  routing T_2_21.sp4_h_l_16 <X> T_2_21.lc_trk_g3_5
 (17 14)  (89 350)  (89 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (97 350)  (97 350)  routing T_2_21.sp4_h_r_38 <X> T_2_21.lc_trk_g3_6
 (0 15)  (72 351)  (72 351)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 351)  (73 351)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (76 351)  (76 351)  routing T_2_21.sp4_v_b_4 <X> T_2_21.sp4_h_l_44
 (18 15)  (90 351)  (90 351)  routing T_2_21.sp4_h_l_16 <X> T_2_21.lc_trk_g3_5
 (22 15)  (94 351)  (94 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (95 351)  (95 351)  routing T_2_21.sp4_h_r_38 <X> T_2_21.lc_trk_g3_6
 (24 15)  (96 351)  (96 351)  routing T_2_21.sp4_h_r_38 <X> T_2_21.lc_trk_g3_6


LogicTile_3_21

 (9 0)  (135 336)  (135 336)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_r_1
 (12 0)  (138 336)  (138 336)  routing T_3_21.sp4_v_t_39 <X> T_3_21.sp4_h_r_2
 (14 0)  (140 336)  (140 336)  routing T_3_21.sp12_h_r_0 <X> T_3_21.lc_trk_g0_0
 (25 0)  (151 336)  (151 336)  routing T_3_21.wire_logic_cluster/lc_2/out <X> T_3_21.lc_trk_g0_2
 (26 0)  (152 336)  (152 336)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 336)  (156 336)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 336)  (157 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 336)  (159 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 336)  (160 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 336)  (162 336)  LC_0 Logic Functioning bit
 (14 1)  (140 337)  (140 337)  routing T_3_21.sp12_h_r_0 <X> T_3_21.lc_trk_g0_0
 (15 1)  (141 337)  (141 337)  routing T_3_21.sp12_h_r_0 <X> T_3_21.lc_trk_g0_0
 (17 1)  (143 337)  (143 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (148 337)  (148 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (152 337)  (152 337)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 337)  (157 337)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 337)  (158 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (161 337)  (161 337)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.input_2_0
 (0 2)  (126 338)  (126 338)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (128 338)  (128 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 338)  (141 338)  routing T_3_21.sp4_h_r_13 <X> T_3_21.lc_trk_g0_5
 (16 2)  (142 338)  (142 338)  routing T_3_21.sp4_h_r_13 <X> T_3_21.lc_trk_g0_5
 (17 2)  (143 338)  (143 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (144 338)  (144 338)  routing T_3_21.sp4_h_r_13 <X> T_3_21.lc_trk_g0_5
 (36 2)  (162 338)  (162 338)  LC_1 Logic Functioning bit
 (43 2)  (169 338)  (169 338)  LC_1 Logic Functioning bit
 (50 2)  (176 338)  (176 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 339)  (126 339)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (22 3)  (148 339)  (148 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (151 339)  (151 339)  routing T_3_21.sp4_r_v_b_30 <X> T_3_21.lc_trk_g0_6
 (28 3)  (154 339)  (154 339)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 339)  (155 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 339)  (163 339)  LC_1 Logic Functioning bit
 (42 3)  (168 339)  (168 339)  LC_1 Logic Functioning bit
 (52 3)  (178 339)  (178 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (27 4)  (153 340)  (153 340)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 340)  (154 340)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 340)  (155 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 340)  (156 340)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 340)  (157 340)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 340)  (159 340)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 340)  (163 340)  LC_2 Logic Functioning bit
 (39 4)  (165 340)  (165 340)  LC_2 Logic Functioning bit
 (45 4)  (171 340)  (171 340)  LC_2 Logic Functioning bit
 (52 4)  (178 340)  (178 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (153 341)  (153 341)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 341)  (154 341)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 341)  (155 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 341)  (162 341)  LC_2 Logic Functioning bit
 (37 5)  (163 341)  (163 341)  LC_2 Logic Functioning bit
 (38 5)  (164 341)  (164 341)  LC_2 Logic Functioning bit
 (39 5)  (165 341)  (165 341)  LC_2 Logic Functioning bit
 (44 5)  (170 341)  (170 341)  LC_2 Logic Functioning bit
 (46 5)  (172 341)  (172 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (5 6)  (131 342)  (131 342)  routing T_3_21.sp4_v_t_38 <X> T_3_21.sp4_h_l_38
 (26 6)  (152 342)  (152 342)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 342)  (155 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 342)  (157 342)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 342)  (158 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (161 342)  (161 342)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_3
 (36 6)  (162 342)  (162 342)  LC_3 Logic Functioning bit
 (6 7)  (132 343)  (132 343)  routing T_3_21.sp4_v_t_38 <X> T_3_21.sp4_h_l_38
 (29 7)  (155 343)  (155 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 343)  (157 343)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 343)  (158 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (159 343)  (159 343)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_3
 (34 7)  (160 343)  (160 343)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_3
 (35 7)  (161 343)  (161 343)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_3
 (15 8)  (141 344)  (141 344)  routing T_3_21.sp4_h_r_25 <X> T_3_21.lc_trk_g2_1
 (16 8)  (142 344)  (142 344)  routing T_3_21.sp4_h_r_25 <X> T_3_21.lc_trk_g2_1
 (17 8)  (143 344)  (143 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (158 344)  (158 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 344)  (159 344)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 344)  (162 344)  LC_4 Logic Functioning bit
 (37 8)  (163 344)  (163 344)  LC_4 Logic Functioning bit
 (50 8)  (176 344)  (176 344)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (130 345)  (130 345)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_r_6
 (10 9)  (136 345)  (136 345)  routing T_3_21.sp4_h_r_2 <X> T_3_21.sp4_v_b_7
 (14 9)  (140 345)  (140 345)  routing T_3_21.tnl_op_0 <X> T_3_21.lc_trk_g2_0
 (15 9)  (141 345)  (141 345)  routing T_3_21.tnl_op_0 <X> T_3_21.lc_trk_g2_0
 (17 9)  (143 345)  (143 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (144 345)  (144 345)  routing T_3_21.sp4_h_r_25 <X> T_3_21.lc_trk_g2_1
 (36 9)  (162 345)  (162 345)  LC_4 Logic Functioning bit
 (37 9)  (163 345)  (163 345)  LC_4 Logic Functioning bit
 (46 9)  (172 345)  (172 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (141 346)  (141 346)  routing T_3_21.tnr_op_5 <X> T_3_21.lc_trk_g2_5
 (17 10)  (143 346)  (143 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (152 346)  (152 346)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 346)  (154 346)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 346)  (155 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 346)  (157 346)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 346)  (158 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (161 346)  (161 346)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_5
 (36 10)  (162 346)  (162 346)  LC_5 Logic Functioning bit
 (29 11)  (155 347)  (155 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 347)  (157 347)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 347)  (158 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (159 347)  (159 347)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_5
 (34 11)  (160 347)  (160 347)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_5
 (35 11)  (161 347)  (161 347)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.input_2_5
 (5 12)  (131 348)  (131 348)  routing T_3_21.sp4_v_b_9 <X> T_3_21.sp4_h_r_9
 (15 12)  (141 348)  (141 348)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g3_1
 (16 12)  (142 348)  (142 348)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g3_1
 (17 12)  (143 348)  (143 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (144 348)  (144 348)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g3_1
 (32 12)  (158 348)  (158 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 348)  (159 348)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 348)  (162 348)  LC_6 Logic Functioning bit
 (37 12)  (163 348)  (163 348)  LC_6 Logic Functioning bit
 (50 12)  (176 348)  (176 348)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (132 349)  (132 349)  routing T_3_21.sp4_v_b_9 <X> T_3_21.sp4_h_r_9
 (14 13)  (140 349)  (140 349)  routing T_3_21.tnl_op_0 <X> T_3_21.lc_trk_g3_0
 (15 13)  (141 349)  (141 349)  routing T_3_21.tnl_op_0 <X> T_3_21.lc_trk_g3_0
 (17 13)  (143 349)  (143 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (36 13)  (162 349)  (162 349)  LC_6 Logic Functioning bit
 (37 13)  (163 349)  (163 349)  LC_6 Logic Functioning bit
 (48 13)  (174 349)  (174 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (126 350)  (126 350)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 350)  (127 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (140 350)  (140 350)  routing T_3_21.sp4_h_r_36 <X> T_3_21.lc_trk_g3_4
 (15 14)  (141 350)  (141 350)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g3_5
 (16 14)  (142 350)  (142 350)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g3_5
 (17 14)  (143 350)  (143 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (144 350)  (144 350)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g3_5
 (25 14)  (151 350)  (151 350)  routing T_3_21.sp4_v_b_30 <X> T_3_21.lc_trk_g3_6
 (29 14)  (155 350)  (155 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 350)  (158 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 350)  (162 350)  LC_7 Logic Functioning bit
 (37 14)  (163 350)  (163 350)  LC_7 Logic Functioning bit
 (38 14)  (164 350)  (164 350)  LC_7 Logic Functioning bit
 (39 14)  (165 350)  (165 350)  LC_7 Logic Functioning bit
 (41 14)  (167 350)  (167 350)  LC_7 Logic Functioning bit
 (43 14)  (169 350)  (169 350)  LC_7 Logic Functioning bit
 (0 15)  (126 351)  (126 351)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 351)  (127 351)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (15 15)  (141 351)  (141 351)  routing T_3_21.sp4_h_r_36 <X> T_3_21.lc_trk_g3_4
 (16 15)  (142 351)  (142 351)  routing T_3_21.sp4_h_r_36 <X> T_3_21.lc_trk_g3_4
 (17 15)  (143 351)  (143 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (144 351)  (144 351)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g3_5
 (22 15)  (148 351)  (148 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (149 351)  (149 351)  routing T_3_21.sp4_v_b_30 <X> T_3_21.lc_trk_g3_6
 (27 15)  (153 351)  (153 351)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 351)  (154 351)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 351)  (155 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 351)  (157 351)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 351)  (162 351)  LC_7 Logic Functioning bit
 (37 15)  (163 351)  (163 351)  LC_7 Logic Functioning bit
 (38 15)  (164 351)  (164 351)  LC_7 Logic Functioning bit
 (39 15)  (165 351)  (165 351)  LC_7 Logic Functioning bit
 (40 15)  (166 351)  (166 351)  LC_7 Logic Functioning bit
 (41 15)  (167 351)  (167 351)  LC_7 Logic Functioning bit
 (42 15)  (168 351)  (168 351)  LC_7 Logic Functioning bit
 (43 15)  (169 351)  (169 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (8 0)  (188 336)  (188 336)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_r_1
 (9 0)  (189 336)  (189 336)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_r_1
 (12 0)  (192 336)  (192 336)  routing T_4_21.sp4_v_b_2 <X> T_4_21.sp4_h_r_2
 (25 0)  (205 336)  (205 336)  routing T_4_21.sp4_h_r_10 <X> T_4_21.lc_trk_g0_2
 (26 0)  (206 336)  (206 336)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 336)  (207 336)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 336)  (208 336)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 336)  (213 336)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 336)  (216 336)  LC_0 Logic Functioning bit
 (11 1)  (191 337)  (191 337)  routing T_4_21.sp4_v_b_2 <X> T_4_21.sp4_h_r_2
 (14 1)  (194 337)  (194 337)  routing T_4_21.sp4_r_v_b_35 <X> T_4_21.lc_trk_g0_0
 (17 1)  (197 337)  (197 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (202 337)  (202 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (203 337)  (203 337)  routing T_4_21.sp4_h_r_10 <X> T_4_21.lc_trk_g0_2
 (24 1)  (204 337)  (204 337)  routing T_4_21.sp4_h_r_10 <X> T_4_21.lc_trk_g0_2
 (26 1)  (206 337)  (206 337)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 337)  (208 337)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 337)  (212 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (213 337)  (213 337)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_0
 (35 1)  (215 337)  (215 337)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_0
 (0 2)  (180 338)  (180 338)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (184 338)  (184 338)  routing T_4_21.sp4_h_r_6 <X> T_4_21.sp4_v_t_37
 (6 2)  (186 338)  (186 338)  routing T_4_21.sp4_h_r_6 <X> T_4_21.sp4_v_t_37
 (9 2)  (189 338)  (189 338)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_h_l_36
 (14 2)  (194 338)  (194 338)  routing T_4_21.wire_logic_cluster/lc_4/out <X> T_4_21.lc_trk_g0_4
 (21 2)  (201 338)  (201 338)  routing T_4_21.lft_op_7 <X> T_4_21.lc_trk_g0_7
 (22 2)  (202 338)  (202 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (204 338)  (204 338)  routing T_4_21.lft_op_7 <X> T_4_21.lc_trk_g0_7
 (25 2)  (205 338)  (205 338)  routing T_4_21.bnr_op_6 <X> T_4_21.lc_trk_g0_6
 (31 2)  (211 338)  (211 338)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 338)  (212 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 338)  (216 338)  LC_1 Logic Functioning bit
 (37 2)  (217 338)  (217 338)  LC_1 Logic Functioning bit
 (50 2)  (230 338)  (230 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (5 3)  (185 339)  (185 339)  routing T_4_21.sp4_h_r_6 <X> T_4_21.sp4_v_t_37
 (17 3)  (197 339)  (197 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (202 339)  (202 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (205 339)  (205 339)  routing T_4_21.bnr_op_6 <X> T_4_21.lc_trk_g0_6
 (31 3)  (211 339)  (211 339)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 339)  (216 339)  LC_1 Logic Functioning bit
 (37 3)  (217 339)  (217 339)  LC_1 Logic Functioning bit
 (52 3)  (232 339)  (232 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (27 4)  (207 340)  (207 340)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 340)  (208 340)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 340)  (210 340)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 340)  (214 340)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 340)  (217 340)  LC_2 Logic Functioning bit
 (39 4)  (219 340)  (219 340)  LC_2 Logic Functioning bit
 (45 4)  (225 340)  (225 340)  LC_2 Logic Functioning bit
 (16 5)  (196 341)  (196 341)  routing T_4_21.sp12_h_r_8 <X> T_4_21.lc_trk_g1_0
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (202 341)  (202 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (204 341)  (204 341)  routing T_4_21.top_op_2 <X> T_4_21.lc_trk_g1_2
 (25 5)  (205 341)  (205 341)  routing T_4_21.top_op_2 <X> T_4_21.lc_trk_g1_2
 (26 5)  (206 341)  (206 341)  routing T_4_21.lc_trk_g0_2 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 341)  (211 341)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 341)  (216 341)  LC_2 Logic Functioning bit
 (37 5)  (217 341)  (217 341)  LC_2 Logic Functioning bit
 (38 5)  (218 341)  (218 341)  LC_2 Logic Functioning bit
 (39 5)  (219 341)  (219 341)  LC_2 Logic Functioning bit
 (44 5)  (224 341)  (224 341)  LC_2 Logic Functioning bit
 (48 5)  (228 341)  (228 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (233 341)  (233 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (192 342)  (192 342)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_h_l_40
 (27 6)  (207 342)  (207 342)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 342)  (208 342)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 342)  (209 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 342)  (211 342)  routing T_4_21.lc_trk_g0_4 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (216 342)  (216 342)  LC_3 Logic Functioning bit
 (37 6)  (217 342)  (217 342)  LC_3 Logic Functioning bit
 (38 6)  (218 342)  (218 342)  LC_3 Logic Functioning bit
 (39 6)  (219 342)  (219 342)  LC_3 Logic Functioning bit
 (40 6)  (220 342)  (220 342)  LC_3 Logic Functioning bit
 (42 6)  (222 342)  (222 342)  LC_3 Logic Functioning bit
 (52 6)  (232 342)  (232 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (188 343)  (188 343)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_v_t_41
 (9 7)  (189 343)  (189 343)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_v_t_41
 (10 7)  (190 343)  (190 343)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_v_t_41
 (13 7)  (193 343)  (193 343)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_h_l_40
 (26 7)  (206 343)  (206 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 343)  (207 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 343)  (208 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 343)  (216 343)  LC_3 Logic Functioning bit
 (37 7)  (217 343)  (217 343)  LC_3 Logic Functioning bit
 (38 7)  (218 343)  (218 343)  LC_3 Logic Functioning bit
 (39 7)  (219 343)  (219 343)  LC_3 Logic Functioning bit
 (40 7)  (220 343)  (220 343)  LC_3 Logic Functioning bit
 (41 7)  (221 343)  (221 343)  LC_3 Logic Functioning bit
 (42 7)  (222 343)  (222 343)  LC_3 Logic Functioning bit
 (43 7)  (223 343)  (223 343)  LC_3 Logic Functioning bit
 (51 7)  (231 343)  (231 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (191 344)  (191 344)  routing T_4_21.sp4_v_t_40 <X> T_4_21.sp4_v_b_8
 (17 8)  (197 344)  (197 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (205 344)  (205 344)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g2_2
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 344)  (210 344)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 344)  (214 344)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 344)  (216 344)  LC_4 Logic Functioning bit
 (38 8)  (218 344)  (218 344)  LC_4 Logic Functioning bit
 (40 8)  (220 344)  (220 344)  LC_4 Logic Functioning bit
 (41 8)  (221 344)  (221 344)  LC_4 Logic Functioning bit
 (42 8)  (222 344)  (222 344)  LC_4 Logic Functioning bit
 (43 8)  (223 344)  (223 344)  LC_4 Logic Functioning bit
 (4 9)  (184 345)  (184 345)  routing T_4_21.sp4_h_l_47 <X> T_4_21.sp4_h_r_6
 (6 9)  (186 345)  (186 345)  routing T_4_21.sp4_h_l_47 <X> T_4_21.sp4_h_r_6
 (8 9)  (188 345)  (188 345)  routing T_4_21.sp4_h_l_36 <X> T_4_21.sp4_v_b_7
 (9 9)  (189 345)  (189 345)  routing T_4_21.sp4_h_l_36 <X> T_4_21.sp4_v_b_7
 (10 9)  (190 345)  (190 345)  routing T_4_21.sp4_h_l_36 <X> T_4_21.sp4_v_b_7
 (12 9)  (192 345)  (192 345)  routing T_4_21.sp4_v_t_40 <X> T_4_21.sp4_v_b_8
 (18 9)  (198 345)  (198 345)  routing T_4_21.sp4_r_v_b_33 <X> T_4_21.lc_trk_g2_1
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 345)  (210 345)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (216 345)  (216 345)  LC_4 Logic Functioning bit
 (37 9)  (217 345)  (217 345)  LC_4 Logic Functioning bit
 (38 9)  (218 345)  (218 345)  LC_4 Logic Functioning bit
 (39 9)  (219 345)  (219 345)  LC_4 Logic Functioning bit
 (40 9)  (220 345)  (220 345)  LC_4 Logic Functioning bit
 (41 9)  (221 345)  (221 345)  LC_4 Logic Functioning bit
 (42 9)  (222 345)  (222 345)  LC_4 Logic Functioning bit
 (43 9)  (223 345)  (223 345)  LC_4 Logic Functioning bit
 (25 10)  (205 346)  (205 346)  routing T_4_21.sp4_v_b_30 <X> T_4_21.lc_trk_g2_6
 (27 10)  (207 346)  (207 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 346)  (208 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 346)  (209 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 346)  (212 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 346)  (213 346)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 346)  (216 346)  LC_5 Logic Functioning bit
 (37 10)  (217 346)  (217 346)  LC_5 Logic Functioning bit
 (38 10)  (218 346)  (218 346)  LC_5 Logic Functioning bit
 (39 10)  (219 346)  (219 346)  LC_5 Logic Functioning bit
 (41 10)  (221 346)  (221 346)  LC_5 Logic Functioning bit
 (42 10)  (222 346)  (222 346)  LC_5 Logic Functioning bit
 (43 10)  (223 346)  (223 346)  LC_5 Logic Functioning bit
 (46 10)  (226 346)  (226 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (228 346)  (228 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (230 346)  (230 346)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (184 347)  (184 347)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_l_43
 (13 11)  (193 347)  (193 347)  routing T_4_21.sp4_v_b_3 <X> T_4_21.sp4_h_l_45
 (22 11)  (202 347)  (202 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (203 347)  (203 347)  routing T_4_21.sp4_v_b_30 <X> T_4_21.lc_trk_g2_6
 (31 11)  (211 347)  (211 347)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 347)  (216 347)  LC_5 Logic Functioning bit
 (37 11)  (217 347)  (217 347)  LC_5 Logic Functioning bit
 (38 11)  (218 347)  (218 347)  LC_5 Logic Functioning bit
 (39 11)  (219 347)  (219 347)  LC_5 Logic Functioning bit
 (41 11)  (221 347)  (221 347)  LC_5 Logic Functioning bit
 (42 11)  (222 347)  (222 347)  LC_5 Logic Functioning bit
 (43 11)  (223 347)  (223 347)  LC_5 Logic Functioning bit
 (15 12)  (195 348)  (195 348)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g3_1
 (16 12)  (196 348)  (196 348)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g3_1
 (17 12)  (197 348)  (197 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 348)  (198 348)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g3_1
 (25 12)  (205 348)  (205 348)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g3_2
 (26 12)  (206 348)  (206 348)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 348)  (207 348)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 348)  (208 348)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 348)  (209 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 348)  (212 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 348)  (213 348)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 348)  (216 348)  LC_6 Logic Functioning bit
 (14 13)  (194 349)  (194 349)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g3_0
 (15 13)  (195 349)  (195 349)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g3_0
 (16 13)  (196 349)  (196 349)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g3_0
 (17 13)  (197 349)  (197 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (202 349)  (202 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (206 349)  (206 349)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 349)  (208 349)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 349)  (209 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 349)  (212 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (213 349)  (213 349)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.input_2_6
 (34 13)  (214 349)  (214 349)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.input_2_6
 (0 14)  (180 350)  (180 350)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 350)  (181 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (10 14)  (190 350)  (190 350)  routing T_4_21.sp4_v_b_5 <X> T_4_21.sp4_h_l_47
 (11 14)  (191 350)  (191 350)  routing T_4_21.sp4_h_l_43 <X> T_4_21.sp4_v_t_46
 (14 14)  (194 350)  (194 350)  routing T_4_21.sp4_h_r_44 <X> T_4_21.lc_trk_g3_4
 (15 14)  (195 350)  (195 350)  routing T_4_21.sp4_h_r_45 <X> T_4_21.lc_trk_g3_5
 (16 14)  (196 350)  (196 350)  routing T_4_21.sp4_h_r_45 <X> T_4_21.lc_trk_g3_5
 (17 14)  (197 350)  (197 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 350)  (198 350)  routing T_4_21.sp4_h_r_45 <X> T_4_21.lc_trk_g3_5
 (31 14)  (211 350)  (211 350)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 350)  (212 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (216 350)  (216 350)  LC_7 Logic Functioning bit
 (37 14)  (217 350)  (217 350)  LC_7 Logic Functioning bit
 (50 14)  (230 350)  (230 350)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (180 351)  (180 351)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 351)  (181 351)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 351)  (194 351)  routing T_4_21.sp4_h_r_44 <X> T_4_21.lc_trk_g3_4
 (15 15)  (195 351)  (195 351)  routing T_4_21.sp4_h_r_44 <X> T_4_21.lc_trk_g3_4
 (16 15)  (196 351)  (196 351)  routing T_4_21.sp4_h_r_44 <X> T_4_21.lc_trk_g3_4
 (17 15)  (197 351)  (197 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (198 351)  (198 351)  routing T_4_21.sp4_h_r_45 <X> T_4_21.lc_trk_g3_5
 (31 15)  (211 351)  (211 351)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 351)  (216 351)  LC_7 Logic Functioning bit
 (37 15)  (217 351)  (217 351)  LC_7 Logic Functioning bit
 (47 15)  (227 351)  (227 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_5_21

 (8 0)  (242 336)  (242 336)  routing T_5_21.sp4_v_b_1 <X> T_5_21.sp4_h_r_1
 (9 0)  (243 336)  (243 336)  routing T_5_21.sp4_v_b_1 <X> T_5_21.sp4_h_r_1
 (16 0)  (250 336)  (250 336)  routing T_5_21.sp4_v_b_9 <X> T_5_21.lc_trk_g0_1
 (17 0)  (251 336)  (251 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (252 336)  (252 336)  routing T_5_21.sp4_v_b_9 <X> T_5_21.lc_trk_g0_1
 (22 0)  (256 336)  (256 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (260 336)  (260 336)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 336)  (265 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 336)  (268 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 336)  (270 336)  LC_0 Logic Functioning bit
 (18 1)  (252 337)  (252 337)  routing T_5_21.sp4_v_b_9 <X> T_5_21.lc_trk_g0_1
 (21 1)  (255 337)  (255 337)  routing T_5_21.sp4_r_v_b_32 <X> T_5_21.lc_trk_g0_3
 (27 1)  (261 337)  (261 337)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 337)  (262 337)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 337)  (263 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 337)  (264 337)  routing T_5_21.lc_trk_g0_3 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 337)  (266 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (268 337)  (268 337)  routing T_5_21.lc_trk_g1_1 <X> T_5_21.input_2_0
 (0 2)  (234 338)  (234 338)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (243 338)  (243 338)  routing T_5_21.sp4_v_b_1 <X> T_5_21.sp4_h_l_36
 (14 2)  (248 338)  (248 338)  routing T_5_21.sp4_h_l_9 <X> T_5_21.lc_trk_g0_4
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 338)  (268 338)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (39 2)  (273 338)  (273 338)  LC_1 Logic Functioning bit
 (45 2)  (279 338)  (279 338)  LC_1 Logic Functioning bit
 (46 2)  (280 338)  (280 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (9 3)  (243 339)  (243 339)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_v_t_36
 (10 3)  (244 339)  (244 339)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_v_t_36
 (14 3)  (248 339)  (248 339)  routing T_5_21.sp4_h_l_9 <X> T_5_21.lc_trk_g0_4
 (15 3)  (249 339)  (249 339)  routing T_5_21.sp4_h_l_9 <X> T_5_21.lc_trk_g0_4
 (16 3)  (250 339)  (250 339)  routing T_5_21.sp4_h_l_9 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (256 339)  (256 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 339)  (258 339)  routing T_5_21.bot_op_6 <X> T_5_21.lc_trk_g0_6
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 339)  (270 339)  LC_1 Logic Functioning bit
 (37 3)  (271 339)  (271 339)  LC_1 Logic Functioning bit
 (38 3)  (272 339)  (272 339)  LC_1 Logic Functioning bit
 (39 3)  (273 339)  (273 339)  LC_1 Logic Functioning bit
 (44 3)  (278 339)  (278 339)  LC_1 Logic Functioning bit
 (5 4)  (239 340)  (239 340)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_r_3
 (17 4)  (251 340)  (251 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (252 340)  (252 340)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g1_1
 (26 4)  (260 340)  (260 340)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 340)  (262 340)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 340)  (265 340)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 340)  (268 340)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 340)  (269 340)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_2
 (36 4)  (270 340)  (270 340)  LC_2 Logic Functioning bit
 (46 4)  (280 340)  (280 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (238 341)  (238 341)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_r_3
 (6 5)  (240 341)  (240 341)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_r_3
 (14 5)  (248 341)  (248 341)  routing T_5_21.sp12_h_r_16 <X> T_5_21.lc_trk_g1_0
 (16 5)  (250 341)  (250 341)  routing T_5_21.sp12_h_r_16 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (259 341)  (259 341)  routing T_5_21.sp4_r_v_b_26 <X> T_5_21.lc_trk_g1_2
 (28 5)  (262 341)  (262 341)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 341)  (263 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 341)  (266 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (269 341)  (269 341)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_2
 (11 6)  (245 342)  (245 342)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_v_t_40
 (28 6)  (262 342)  (262 342)  routing T_5_21.lc_trk_g2_0 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 342)  (265 342)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 342)  (267 342)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 342)  (268 342)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 342)  (269 342)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.input_2_3
 (36 6)  (270 342)  (270 342)  LC_3 Logic Functioning bit
 (14 7)  (248 343)  (248 343)  routing T_5_21.sp4_r_v_b_28 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (260 343)  (260 343)  routing T_5_21.lc_trk_g0_3 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 343)  (266 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (268 343)  (268 343)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.input_2_3
 (5 8)  (239 344)  (239 344)  routing T_5_21.sp4_v_t_43 <X> T_5_21.sp4_h_r_6
 (14 8)  (248 344)  (248 344)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g2_0
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 344)  (252 344)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g2_1
 (26 8)  (260 344)  (260 344)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 344)  (261 344)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 344)  (262 344)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 344)  (265 344)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 344)  (268 344)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 344)  (269 344)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_4
 (36 8)  (270 344)  (270 344)  LC_4 Logic Functioning bit
 (14 9)  (248 345)  (248 345)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g2_0
 (17 9)  (251 345)  (251 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (262 345)  (262 345)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 345)  (266 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (269 345)  (269 345)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_4
 (26 10)  (260 346)  (260 346)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 346)  (264 346)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 346)  (265 346)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 346)  (267 346)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (53 10)  (287 346)  (287 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (9 11)  (243 347)  (243 347)  routing T_5_21.sp4_v_b_7 <X> T_5_21.sp4_v_t_42
 (13 11)  (247 347)  (247 347)  routing T_5_21.sp4_v_b_3 <X> T_5_21.sp4_h_l_45
 (17 11)  (251 347)  (251 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 347)  (264 347)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 347)  (266 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 347)  (268 347)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.input_2_5
 (35 11)  (269 347)  (269 347)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.input_2_5
 (12 12)  (246 348)  (246 348)  routing T_5_21.sp4_v_b_11 <X> T_5_21.sp4_h_r_11
 (14 12)  (248 348)  (248 348)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g3_0
 (15 12)  (249 348)  (249 348)  routing T_5_21.rgt_op_1 <X> T_5_21.lc_trk_g3_1
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 348)  (252 348)  routing T_5_21.rgt_op_1 <X> T_5_21.lc_trk_g3_1
 (26 12)  (260 348)  (260 348)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 348)  (261 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 348)  (262 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 348)  (265 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 348)  (268 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 348)  (269 348)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_6
 (36 12)  (270 348)  (270 348)  LC_6 Logic Functioning bit
 (51 12)  (285 348)  (285 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (238 349)  (238 349)  routing T_5_21.sp4_v_t_41 <X> T_5_21.sp4_h_r_9
 (11 13)  (245 349)  (245 349)  routing T_5_21.sp4_v_b_11 <X> T_5_21.sp4_h_r_11
 (14 13)  (248 349)  (248 349)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (28 13)  (262 349)  (262 349)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 349)  (264 349)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 349)  (266 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (269 349)  (269 349)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.input_2_6
 (1 14)  (235 350)  (235 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (239 350)  (239 350)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_l_44
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (256 350)  (256 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (258 350)  (258 350)  routing T_5_21.tnl_op_7 <X> T_5_21.lc_trk_g3_7
 (26 14)  (260 350)  (260 350)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 350)  (264 350)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 350)  (265 350)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 350)  (267 350)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 350)  (270 350)  LC_7 Logic Functioning bit
 (1 15)  (235 351)  (235 351)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (10 15)  (244 351)  (244 351)  routing T_5_21.sp4_h_l_40 <X> T_5_21.sp4_v_t_47
 (21 15)  (255 351)  (255 351)  routing T_5_21.tnl_op_7 <X> T_5_21.lc_trk_g3_7
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 351)  (257 351)  routing T_5_21.sp4_v_b_46 <X> T_5_21.lc_trk_g3_6
 (24 15)  (258 351)  (258 351)  routing T_5_21.sp4_v_b_46 <X> T_5_21.lc_trk_g3_6
 (27 15)  (261 351)  (261 351)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 351)  (263 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 351)  (264 351)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 351)  (266 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (268 351)  (268 351)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.input_2_7
 (47 15)  (281 351)  (281 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_6_21

 (16 0)  (304 336)  (304 336)  routing T_6_21.sp4_v_b_9 <X> T_6_21.lc_trk_g0_1
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (306 336)  (306 336)  routing T_6_21.sp4_v_b_9 <X> T_6_21.lc_trk_g0_1
 (21 0)  (309 336)  (309 336)  routing T_6_21.sp12_h_r_3 <X> T_6_21.lc_trk_g0_3
 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 336)  (312 336)  routing T_6_21.sp12_h_r_3 <X> T_6_21.lc_trk_g0_3
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 336)  (319 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 336)  (323 336)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.input_2_0
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (39 0)  (327 336)  (327 336)  LC_0 Logic Functioning bit
 (41 0)  (329 336)  (329 336)  LC_0 Logic Functioning bit
 (42 0)  (330 336)  (330 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (51 0)  (339 336)  (339 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (302 337)  (302 337)  routing T_6_21.sp4_h_r_0 <X> T_6_21.lc_trk_g0_0
 (15 1)  (303 337)  (303 337)  routing T_6_21.sp4_h_r_0 <X> T_6_21.lc_trk_g0_0
 (16 1)  (304 337)  (304 337)  routing T_6_21.sp4_h_r_0 <X> T_6_21.lc_trk_g0_0
 (17 1)  (305 337)  (305 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (306 337)  (306 337)  routing T_6_21.sp4_v_b_9 <X> T_6_21.lc_trk_g0_1
 (21 1)  (309 337)  (309 337)  routing T_6_21.sp12_h_r_3 <X> T_6_21.lc_trk_g0_3
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (322 337)  (322 337)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.input_2_0
 (35 1)  (323 337)  (323 337)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.input_2_0
 (36 1)  (324 337)  (324 337)  LC_0 Logic Functioning bit
 (37 1)  (325 337)  (325 337)  LC_0 Logic Functioning bit
 (38 1)  (326 337)  (326 337)  LC_0 Logic Functioning bit
 (39 1)  (327 337)  (327 337)  LC_0 Logic Functioning bit
 (40 1)  (328 337)  (328 337)  LC_0 Logic Functioning bit
 (41 1)  (329 337)  (329 337)  LC_0 Logic Functioning bit
 (42 1)  (330 337)  (330 337)  LC_0 Logic Functioning bit
 (43 1)  (331 337)  (331 337)  LC_0 Logic Functioning bit
 (53 1)  (341 337)  (341 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (5 2)  (293 338)  (293 338)  routing T_6_21.sp4_v_t_37 <X> T_6_21.sp4_h_l_37
 (15 2)  (303 338)  (303 338)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (16 2)  (304 338)  (304 338)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (17 2)  (305 338)  (305 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 338)  (306 338)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (22 2)  (310 338)  (310 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 338)  (311 338)  routing T_6_21.sp4_h_r_7 <X> T_6_21.lc_trk_g0_7
 (24 2)  (312 338)  (312 338)  routing T_6_21.sp4_h_r_7 <X> T_6_21.lc_trk_g0_7
 (25 2)  (313 338)  (313 338)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 338)  (322 338)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 338)  (324 338)  LC_1 Logic Functioning bit
 (37 2)  (325 338)  (325 338)  LC_1 Logic Functioning bit
 (41 2)  (329 338)  (329 338)  LC_1 Logic Functioning bit
 (43 2)  (331 338)  (331 338)  LC_1 Logic Functioning bit
 (50 2)  (338 338)  (338 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (340 338)  (340 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (6 3)  (294 339)  (294 339)  routing T_6_21.sp4_v_t_37 <X> T_6_21.sp4_h_l_37
 (12 3)  (300 339)  (300 339)  routing T_6_21.sp4_h_l_39 <X> T_6_21.sp4_v_t_39
 (18 3)  (306 339)  (306 339)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (21 3)  (309 339)  (309 339)  routing T_6_21.sp4_h_r_7 <X> T_6_21.lc_trk_g0_7
 (22 3)  (310 339)  (310 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 339)  (311 339)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (24 3)  (312 339)  (312 339)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (25 3)  (313 339)  (313 339)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (26 3)  (314 339)  (314 339)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 339)  (324 339)  LC_1 Logic Functioning bit
 (37 3)  (325 339)  (325 339)  LC_1 Logic Functioning bit
 (40 3)  (328 339)  (328 339)  LC_1 Logic Functioning bit
 (42 3)  (330 339)  (330 339)  LC_1 Logic Functioning bit
 (47 3)  (335 339)  (335 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (336 339)  (336 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (341 339)  (341 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (292 340)  (292 340)  routing T_6_21.sp4_h_l_44 <X> T_6_21.sp4_v_b_3
 (5 4)  (293 340)  (293 340)  routing T_6_21.sp4_v_b_9 <X> T_6_21.sp4_h_r_3
 (6 4)  (294 340)  (294 340)  routing T_6_21.sp4_h_l_44 <X> T_6_21.sp4_v_b_3
 (9 4)  (297 340)  (297 340)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_r_4
 (16 4)  (304 340)  (304 340)  routing T_6_21.sp4_v_b_1 <X> T_6_21.lc_trk_g1_1
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (306 340)  (306 340)  routing T_6_21.sp4_v_b_1 <X> T_6_21.lc_trk_g1_1
 (22 4)  (310 340)  (310 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 340)  (312 340)  routing T_6_21.bot_op_3 <X> T_6_21.lc_trk_g1_3
 (28 4)  (316 340)  (316 340)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 340)  (318 340)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 340)  (319 340)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (326 340)  (326 340)  LC_2 Logic Functioning bit
 (41 4)  (329 340)  (329 340)  LC_2 Logic Functioning bit
 (47 4)  (335 340)  (335 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (338 340)  (338 340)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (292 341)  (292 341)  routing T_6_21.sp4_v_b_9 <X> T_6_21.sp4_h_r_3
 (5 5)  (293 341)  (293 341)  routing T_6_21.sp4_h_l_44 <X> T_6_21.sp4_v_b_3
 (6 5)  (294 341)  (294 341)  routing T_6_21.sp4_v_b_9 <X> T_6_21.sp4_h_r_3
 (22 5)  (310 341)  (310 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (311 341)  (311 341)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g1_2
 (24 5)  (312 341)  (312 341)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g1_2
 (25 5)  (313 341)  (313 341)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g1_2
 (28 5)  (316 341)  (316 341)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 341)  (318 341)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 341)  (319 341)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (38 5)  (326 341)  (326 341)  LC_2 Logic Functioning bit
 (41 5)  (329 341)  (329 341)  LC_2 Logic Functioning bit
 (43 5)  (331 341)  (331 341)  LC_2 Logic Functioning bit
 (51 5)  (339 341)  (339 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (310 342)  (310 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (311 342)  (311 342)  routing T_6_21.sp12_h_l_12 <X> T_6_21.lc_trk_g1_7
 (27 6)  (315 342)  (315 342)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 342)  (321 342)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (37 6)  (325 342)  (325 342)  LC_3 Logic Functioning bit
 (38 6)  (326 342)  (326 342)  LC_3 Logic Functioning bit
 (39 6)  (327 342)  (327 342)  LC_3 Logic Functioning bit
 (41 6)  (329 342)  (329 342)  LC_3 Logic Functioning bit
 (43 6)  (331 342)  (331 342)  LC_3 Logic Functioning bit
 (13 7)  (301 343)  (301 343)  routing T_6_21.sp4_v_b_0 <X> T_6_21.sp4_h_l_40
 (15 7)  (303 343)  (303 343)  routing T_6_21.bot_op_4 <X> T_6_21.lc_trk_g1_4
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (314 343)  (314 343)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (325 343)  (325 343)  LC_3 Logic Functioning bit
 (39 7)  (327 343)  (327 343)  LC_3 Logic Functioning bit
 (8 8)  (296 344)  (296 344)  routing T_6_21.sp4_v_b_1 <X> T_6_21.sp4_h_r_7
 (9 8)  (297 344)  (297 344)  routing T_6_21.sp4_v_b_1 <X> T_6_21.sp4_h_r_7
 (10 8)  (298 344)  (298 344)  routing T_6_21.sp4_v_b_1 <X> T_6_21.sp4_h_r_7
 (14 8)  (302 344)  (302 344)  routing T_6_21.wire_logic_cluster/lc_0/out <X> T_6_21.lc_trk_g2_0
 (17 8)  (305 344)  (305 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 344)  (306 344)  routing T_6_21.wire_logic_cluster/lc_1/out <X> T_6_21.lc_trk_g2_1
 (21 8)  (309 344)  (309 344)  routing T_6_21.sp4_h_r_43 <X> T_6_21.lc_trk_g2_3
 (22 8)  (310 344)  (310 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (311 344)  (311 344)  routing T_6_21.sp4_h_r_43 <X> T_6_21.lc_trk_g2_3
 (24 8)  (312 344)  (312 344)  routing T_6_21.sp4_h_r_43 <X> T_6_21.lc_trk_g2_3
 (26 8)  (314 344)  (314 344)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 344)  (315 344)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 344)  (318 344)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 344)  (321 344)  routing T_6_21.lc_trk_g2_1 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 344)  (326 344)  LC_4 Logic Functioning bit
 (39 8)  (327 344)  (327 344)  LC_4 Logic Functioning bit
 (40 8)  (328 344)  (328 344)  LC_4 Logic Functioning bit
 (41 8)  (329 344)  (329 344)  LC_4 Logic Functioning bit
 (42 8)  (330 344)  (330 344)  LC_4 Logic Functioning bit
 (43 8)  (331 344)  (331 344)  LC_4 Logic Functioning bit
 (50 8)  (338 344)  (338 344)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (340 344)  (340 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (305 345)  (305 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (309 345)  (309 345)  routing T_6_21.sp4_h_r_43 <X> T_6_21.lc_trk_g2_3
 (27 9)  (315 345)  (315 345)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 345)  (316 345)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 345)  (317 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 345)  (325 345)  LC_4 Logic Functioning bit
 (38 9)  (326 345)  (326 345)  LC_4 Logic Functioning bit
 (39 9)  (327 345)  (327 345)  LC_4 Logic Functioning bit
 (40 9)  (328 345)  (328 345)  LC_4 Logic Functioning bit
 (41 9)  (329 345)  (329 345)  LC_4 Logic Functioning bit
 (42 9)  (330 345)  (330 345)  LC_4 Logic Functioning bit
 (43 9)  (331 345)  (331 345)  LC_4 Logic Functioning bit
 (51 9)  (339 345)  (339 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 346)  (306 346)  routing T_6_21.wire_logic_cluster/lc_5/out <X> T_6_21.lc_trk_g2_5
 (21 10)  (309 346)  (309 346)  routing T_6_21.sp4_h_r_39 <X> T_6_21.lc_trk_g2_7
 (22 10)  (310 346)  (310 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (311 346)  (311 346)  routing T_6_21.sp4_h_r_39 <X> T_6_21.lc_trk_g2_7
 (24 10)  (312 346)  (312 346)  routing T_6_21.sp4_h_r_39 <X> T_6_21.lc_trk_g2_7
 (26 10)  (314 346)  (314 346)  routing T_6_21.lc_trk_g0_5 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 346)  (315 346)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 346)  (316 346)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 346)  (322 346)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 346)  (324 346)  LC_5 Logic Functioning bit
 (37 10)  (325 346)  (325 346)  LC_5 Logic Functioning bit
 (38 10)  (326 346)  (326 346)  LC_5 Logic Functioning bit
 (39 10)  (327 346)  (327 346)  LC_5 Logic Functioning bit
 (41 10)  (329 346)  (329 346)  LC_5 Logic Functioning bit
 (43 10)  (331 346)  (331 346)  LC_5 Logic Functioning bit
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 347)  (318 347)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 347)  (319 347)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 347)  (324 347)  LC_5 Logic Functioning bit
 (37 11)  (325 347)  (325 347)  LC_5 Logic Functioning bit
 (38 11)  (326 347)  (326 347)  LC_5 Logic Functioning bit
 (39 11)  (327 347)  (327 347)  LC_5 Logic Functioning bit
 (40 11)  (328 347)  (328 347)  LC_5 Logic Functioning bit
 (41 11)  (329 347)  (329 347)  LC_5 Logic Functioning bit
 (42 11)  (330 347)  (330 347)  LC_5 Logic Functioning bit
 (43 11)  (331 347)  (331 347)  LC_5 Logic Functioning bit
 (21 12)  (309 348)  (309 348)  routing T_6_21.rgt_op_3 <X> T_6_21.lc_trk_g3_3
 (22 12)  (310 348)  (310 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 348)  (312 348)  routing T_6_21.rgt_op_3 <X> T_6_21.lc_trk_g3_3
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 348)  (322 348)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (37 12)  (325 348)  (325 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (41 12)  (329 348)  (329 348)  LC_6 Logic Functioning bit
 (42 12)  (330 348)  (330 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (50 12)  (338 348)  (338 348)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (315 349)  (315 349)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 349)  (318 349)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 349)  (319 349)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (37 13)  (325 349)  (325 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (39 13)  (327 349)  (327 349)  LC_6 Logic Functioning bit
 (40 13)  (328 349)  (328 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (42 13)  (330 349)  (330 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (14 14)  (302 350)  (302 350)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (16 14)  (304 350)  (304 350)  routing T_6_21.sp4_v_b_37 <X> T_6_21.lc_trk_g3_5
 (17 14)  (305 350)  (305 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 350)  (306 350)  routing T_6_21.sp4_v_b_37 <X> T_6_21.lc_trk_g3_5
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (311 350)  (311 350)  routing T_6_21.sp4_h_r_31 <X> T_6_21.lc_trk_g3_7
 (24 14)  (312 350)  (312 350)  routing T_6_21.sp4_h_r_31 <X> T_6_21.lc_trk_g3_7
 (26 14)  (314 350)  (314 350)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 350)  (315 350)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 350)  (316 350)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 350)  (317 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 350)  (318 350)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 350)  (319 350)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 350)  (323 350)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.input_2_7
 (36 14)  (324 350)  (324 350)  LC_7 Logic Functioning bit
 (37 14)  (325 350)  (325 350)  LC_7 Logic Functioning bit
 (38 14)  (326 350)  (326 350)  LC_7 Logic Functioning bit
 (39 14)  (327 350)  (327 350)  LC_7 Logic Functioning bit
 (41 14)  (329 350)  (329 350)  LC_7 Logic Functioning bit
 (42 14)  (330 350)  (330 350)  LC_7 Logic Functioning bit
 (43 14)  (331 350)  (331 350)  LC_7 Logic Functioning bit
 (14 15)  (302 351)  (302 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (15 15)  (303 351)  (303 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (16 15)  (304 351)  (304 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (306 351)  (306 351)  routing T_6_21.sp4_v_b_37 <X> T_6_21.lc_trk_g3_5
 (21 15)  (309 351)  (309 351)  routing T_6_21.sp4_h_r_31 <X> T_6_21.lc_trk_g3_7
 (22 15)  (310 351)  (310 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 351)  (311 351)  routing T_6_21.sp4_h_r_30 <X> T_6_21.lc_trk_g3_6
 (24 15)  (312 351)  (312 351)  routing T_6_21.sp4_h_r_30 <X> T_6_21.lc_trk_g3_6
 (25 15)  (313 351)  (313 351)  routing T_6_21.sp4_h_r_30 <X> T_6_21.lc_trk_g3_6
 (26 15)  (314 351)  (314 351)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 351)  (315 351)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 351)  (316 351)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 351)  (317 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 351)  (318 351)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 351)  (319 351)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 351)  (320 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (321 351)  (321 351)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.input_2_7
 (34 15)  (322 351)  (322 351)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.input_2_7
 (36 15)  (324 351)  (324 351)  LC_7 Logic Functioning bit
 (37 15)  (325 351)  (325 351)  LC_7 Logic Functioning bit
 (38 15)  (326 351)  (326 351)  LC_7 Logic Functioning bit
 (39 15)  (327 351)  (327 351)  LC_7 Logic Functioning bit
 (40 15)  (328 351)  (328 351)  LC_7 Logic Functioning bit
 (41 15)  (329 351)  (329 351)  LC_7 Logic Functioning bit
 (42 15)  (330 351)  (330 351)  LC_7 Logic Functioning bit
 (43 15)  (331 351)  (331 351)  LC_7 Logic Functioning bit


LogicTile_7_21

 (14 0)  (356 336)  (356 336)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g0_0
 (15 0)  (357 336)  (357 336)  routing T_7_21.lft_op_1 <X> T_7_21.lc_trk_g0_1
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 336)  (360 336)  routing T_7_21.lft_op_1 <X> T_7_21.lc_trk_g0_1
 (22 0)  (364 336)  (364 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (365 336)  (365 336)  routing T_7_21.sp4_v_b_19 <X> T_7_21.lc_trk_g0_3
 (24 0)  (366 336)  (366 336)  routing T_7_21.sp4_v_b_19 <X> T_7_21.lc_trk_g0_3
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 336)  (375 336)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 336)  (379 336)  LC_0 Logic Functioning bit
 (39 0)  (381 336)  (381 336)  LC_0 Logic Functioning bit
 (45 0)  (387 336)  (387 336)  LC_0 Logic Functioning bit
 (47 0)  (389 336)  (389 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (395 336)  (395 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (350 337)  (350 337)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_v_b_1
 (10 1)  (352 337)  (352 337)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_v_b_1
 (11 1)  (353 337)  (353 337)  routing T_7_21.sp4_h_l_39 <X> T_7_21.sp4_h_r_2
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (368 337)  (368 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 337)  (378 337)  LC_0 Logic Functioning bit
 (37 1)  (379 337)  (379 337)  LC_0 Logic Functioning bit
 (38 1)  (380 337)  (380 337)  LC_0 Logic Functioning bit
 (39 1)  (381 337)  (381 337)  LC_0 Logic Functioning bit
 (44 1)  (386 337)  (386 337)  LC_0 Logic Functioning bit
 (51 1)  (393 337)  (393 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (364 338)  (364 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 338)  (365 338)  routing T_7_21.sp4_v_b_23 <X> T_7_21.lc_trk_g0_7
 (24 2)  (366 338)  (366 338)  routing T_7_21.sp4_v_b_23 <X> T_7_21.lc_trk_g0_7
 (25 2)  (367 338)  (367 338)  routing T_7_21.sp4_h_r_14 <X> T_7_21.lc_trk_g0_6
 (26 2)  (368 338)  (368 338)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (38 2)  (380 338)  (380 338)  LC_1 Logic Functioning bit
 (41 2)  (383 338)  (383 338)  LC_1 Logic Functioning bit
 (43 2)  (385 338)  (385 338)  LC_1 Logic Functioning bit
 (0 3)  (342 339)  (342 339)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (14 3)  (356 339)  (356 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (15 3)  (357 339)  (357 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (16 3)  (358 339)  (358 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (17 3)  (359 339)  (359 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (364 339)  (364 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 339)  (365 339)  routing T_7_21.sp4_h_r_14 <X> T_7_21.lc_trk_g0_6
 (24 3)  (366 339)  (366 339)  routing T_7_21.sp4_h_r_14 <X> T_7_21.lc_trk_g0_6
 (27 3)  (369 339)  (369 339)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 339)  (378 339)  LC_1 Logic Functioning bit
 (37 3)  (379 339)  (379 339)  LC_1 Logic Functioning bit
 (38 3)  (380 339)  (380 339)  LC_1 Logic Functioning bit
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (40 3)  (382 339)  (382 339)  LC_1 Logic Functioning bit
 (41 3)  (383 339)  (383 339)  LC_1 Logic Functioning bit
 (42 3)  (384 339)  (384 339)  LC_1 Logic Functioning bit
 (43 3)  (385 339)  (385 339)  LC_1 Logic Functioning bit
 (8 4)  (350 340)  (350 340)  routing T_7_21.sp4_h_l_45 <X> T_7_21.sp4_h_r_4
 (10 4)  (352 340)  (352 340)  routing T_7_21.sp4_h_l_45 <X> T_7_21.sp4_h_r_4
 (14 4)  (356 340)  (356 340)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (26 4)  (368 340)  (368 340)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 340)  (369 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 340)  (370 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 340)  (372 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 340)  (378 340)  LC_2 Logic Functioning bit
 (37 4)  (379 340)  (379 340)  LC_2 Logic Functioning bit
 (38 4)  (380 340)  (380 340)  LC_2 Logic Functioning bit
 (39 4)  (381 340)  (381 340)  LC_2 Logic Functioning bit
 (41 4)  (383 340)  (383 340)  LC_2 Logic Functioning bit
 (42 4)  (384 340)  (384 340)  LC_2 Logic Functioning bit
 (43 4)  (385 340)  (385 340)  LC_2 Logic Functioning bit
 (50 4)  (392 340)  (392 340)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (356 341)  (356 341)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (15 5)  (357 341)  (357 341)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (16 5)  (358 341)  (358 341)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (17 5)  (359 341)  (359 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 341)  (365 341)  routing T_7_21.sp4_v_b_18 <X> T_7_21.lc_trk_g1_2
 (24 5)  (366 341)  (366 341)  routing T_7_21.sp4_v_b_18 <X> T_7_21.lc_trk_g1_2
 (26 5)  (368 341)  (368 341)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 341)  (369 341)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 341)  (373 341)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 341)  (378 341)  LC_2 Logic Functioning bit
 (37 5)  (379 341)  (379 341)  LC_2 Logic Functioning bit
 (38 5)  (380 341)  (380 341)  LC_2 Logic Functioning bit
 (39 5)  (381 341)  (381 341)  LC_2 Logic Functioning bit
 (40 5)  (382 341)  (382 341)  LC_2 Logic Functioning bit
 (41 5)  (383 341)  (383 341)  LC_2 Logic Functioning bit
 (42 5)  (384 341)  (384 341)  LC_2 Logic Functioning bit
 (43 5)  (385 341)  (385 341)  LC_2 Logic Functioning bit
 (15 6)  (357 342)  (357 342)  routing T_7_21.sp4_h_r_21 <X> T_7_21.lc_trk_g1_5
 (16 6)  (358 342)  (358 342)  routing T_7_21.sp4_h_r_21 <X> T_7_21.lc_trk_g1_5
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 342)  (360 342)  routing T_7_21.sp4_h_r_21 <X> T_7_21.lc_trk_g1_5
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (365 342)  (365 342)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g1_7
 (24 6)  (366 342)  (366 342)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g1_7
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 342)  (373 342)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 342)  (375 342)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 342)  (377 342)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_3
 (36 6)  (378 342)  (378 342)  LC_3 Logic Functioning bit
 (37 6)  (379 342)  (379 342)  LC_3 Logic Functioning bit
 (38 6)  (380 342)  (380 342)  LC_3 Logic Functioning bit
 (39 6)  (381 342)  (381 342)  LC_3 Logic Functioning bit
 (41 6)  (383 342)  (383 342)  LC_3 Logic Functioning bit
 (42 6)  (384 342)  (384 342)  LC_3 Logic Functioning bit
 (43 6)  (385 342)  (385 342)  LC_3 Logic Functioning bit
 (14 7)  (356 343)  (356 343)  routing T_7_21.sp12_h_r_20 <X> T_7_21.lc_trk_g1_4
 (16 7)  (358 343)  (358 343)  routing T_7_21.sp12_h_r_20 <X> T_7_21.lc_trk_g1_4
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (360 343)  (360 343)  routing T_7_21.sp4_h_r_21 <X> T_7_21.lc_trk_g1_5
 (21 7)  (363 343)  (363 343)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g1_7
 (27 7)  (369 343)  (369 343)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 343)  (370 343)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 343)  (372 343)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 343)  (374 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 343)  (375 343)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_3
 (35 7)  (377 343)  (377 343)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (37 7)  (379 343)  (379 343)  LC_3 Logic Functioning bit
 (38 7)  (380 343)  (380 343)  LC_3 Logic Functioning bit
 (39 7)  (381 343)  (381 343)  LC_3 Logic Functioning bit
 (40 7)  (382 343)  (382 343)  LC_3 Logic Functioning bit
 (41 7)  (383 343)  (383 343)  LC_3 Logic Functioning bit
 (42 7)  (384 343)  (384 343)  LC_3 Logic Functioning bit
 (43 7)  (385 343)  (385 343)  LC_3 Logic Functioning bit
 (5 8)  (347 344)  (347 344)  routing T_7_21.sp4_v_b_0 <X> T_7_21.sp4_h_r_6
 (9 8)  (351 344)  (351 344)  routing T_7_21.sp4_h_l_41 <X> T_7_21.sp4_h_r_7
 (10 8)  (352 344)  (352 344)  routing T_7_21.sp4_h_l_41 <X> T_7_21.sp4_h_r_7
 (15 8)  (357 344)  (357 344)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g2_1
 (16 8)  (358 344)  (358 344)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g2_1
 (17 8)  (359 344)  (359 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 344)  (360 344)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g2_1
 (25 8)  (367 344)  (367 344)  routing T_7_21.sp4_h_r_34 <X> T_7_21.lc_trk_g2_2
 (27 8)  (369 344)  (369 344)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 344)  (373 344)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 344)  (378 344)  LC_4 Logic Functioning bit
 (37 8)  (379 344)  (379 344)  LC_4 Logic Functioning bit
 (38 8)  (380 344)  (380 344)  LC_4 Logic Functioning bit
 (39 8)  (381 344)  (381 344)  LC_4 Logic Functioning bit
 (41 8)  (383 344)  (383 344)  LC_4 Logic Functioning bit
 (42 8)  (384 344)  (384 344)  LC_4 Logic Functioning bit
 (43 8)  (385 344)  (385 344)  LC_4 Logic Functioning bit
 (4 9)  (346 345)  (346 345)  routing T_7_21.sp4_v_b_0 <X> T_7_21.sp4_h_r_6
 (6 9)  (348 345)  (348 345)  routing T_7_21.sp4_v_b_0 <X> T_7_21.sp4_h_r_6
 (8 9)  (350 345)  (350 345)  routing T_7_21.sp4_h_l_36 <X> T_7_21.sp4_v_b_7
 (9 9)  (351 345)  (351 345)  routing T_7_21.sp4_h_l_36 <X> T_7_21.sp4_v_b_7
 (10 9)  (352 345)  (352 345)  routing T_7_21.sp4_h_l_36 <X> T_7_21.sp4_v_b_7
 (16 9)  (358 345)  (358 345)  routing T_7_21.sp12_v_b_8 <X> T_7_21.lc_trk_g2_0
 (17 9)  (359 345)  (359 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (364 345)  (364 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (365 345)  (365 345)  routing T_7_21.sp4_h_r_34 <X> T_7_21.lc_trk_g2_2
 (24 9)  (366 345)  (366 345)  routing T_7_21.sp4_h_r_34 <X> T_7_21.lc_trk_g2_2
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 345)  (373 345)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 345)  (374 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 345)  (375 345)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.input_2_4
 (34 9)  (376 345)  (376 345)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.input_2_4
 (36 9)  (378 345)  (378 345)  LC_4 Logic Functioning bit
 (37 9)  (379 345)  (379 345)  LC_4 Logic Functioning bit
 (38 9)  (380 345)  (380 345)  LC_4 Logic Functioning bit
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (40 9)  (382 345)  (382 345)  LC_4 Logic Functioning bit
 (41 9)  (383 345)  (383 345)  LC_4 Logic Functioning bit
 (42 9)  (384 345)  (384 345)  LC_4 Logic Functioning bit
 (43 9)  (385 345)  (385 345)  LC_4 Logic Functioning bit
 (11 10)  (353 346)  (353 346)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (13 10)  (355 346)  (355 346)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (14 10)  (356 346)  (356 346)  routing T_7_21.wire_logic_cluster/lc_4/out <X> T_7_21.lc_trk_g2_4
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (31 10)  (373 346)  (373 346)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 346)  (378 346)  LC_5 Logic Functioning bit
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (38 10)  (380 346)  (380 346)  LC_5 Logic Functioning bit
 (39 10)  (381 346)  (381 346)  LC_5 Logic Functioning bit
 (42 10)  (384 346)  (384 346)  LC_5 Logic Functioning bit
 (43 10)  (385 346)  (385 346)  LC_5 Logic Functioning bit
 (50 10)  (392 346)  (392 346)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (354 347)  (354 347)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (17 11)  (359 347)  (359 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (31 11)  (373 347)  (373 347)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 347)  (378 347)  LC_5 Logic Functioning bit
 (37 11)  (379 347)  (379 347)  LC_5 Logic Functioning bit
 (38 11)  (380 347)  (380 347)  LC_5 Logic Functioning bit
 (39 11)  (381 347)  (381 347)  LC_5 Logic Functioning bit
 (42 11)  (384 347)  (384 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (46 11)  (388 347)  (388 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (357 348)  (357 348)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (16 12)  (358 348)  (358 348)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 348)  (360 348)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 348)  (365 348)  routing T_7_21.sp4_h_r_27 <X> T_7_21.lc_trk_g3_3
 (24 12)  (366 348)  (366 348)  routing T_7_21.sp4_h_r_27 <X> T_7_21.lc_trk_g3_3
 (25 12)  (367 348)  (367 348)  routing T_7_21.bnl_op_2 <X> T_7_21.lc_trk_g3_2
 (26 12)  (368 348)  (368 348)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 348)  (369 348)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 348)  (376 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 348)  (378 348)  LC_6 Logic Functioning bit
 (37 12)  (379 348)  (379 348)  LC_6 Logic Functioning bit
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (39 12)  (381 348)  (381 348)  LC_6 Logic Functioning bit
 (40 12)  (382 348)  (382 348)  LC_6 Logic Functioning bit
 (41 12)  (383 348)  (383 348)  LC_6 Logic Functioning bit
 (42 12)  (384 348)  (384 348)  LC_6 Logic Functioning bit
 (43 12)  (385 348)  (385 348)  LC_6 Logic Functioning bit
 (50 12)  (392 348)  (392 348)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (359 349)  (359 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (360 349)  (360 349)  routing T_7_21.sp4_h_r_41 <X> T_7_21.lc_trk_g3_1
 (21 13)  (363 349)  (363 349)  routing T_7_21.sp4_h_r_27 <X> T_7_21.lc_trk_g3_3
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (367 349)  (367 349)  routing T_7_21.bnl_op_2 <X> T_7_21.lc_trk_g3_2
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 349)  (372 349)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 349)  (378 349)  LC_6 Logic Functioning bit
 (37 13)  (379 349)  (379 349)  LC_6 Logic Functioning bit
 (38 13)  (380 349)  (380 349)  LC_6 Logic Functioning bit
 (39 13)  (381 349)  (381 349)  LC_6 Logic Functioning bit
 (40 13)  (382 349)  (382 349)  LC_6 Logic Functioning bit
 (42 13)  (384 349)  (384 349)  LC_6 Logic Functioning bit
 (43 13)  (385 349)  (385 349)  LC_6 Logic Functioning bit
 (46 13)  (388 349)  (388 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (343 350)  (343 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 350)  (356 350)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g3_4
 (1 15)  (343 351)  (343 351)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (3 15)  (345 351)  (345 351)  routing T_7_21.sp12_h_l_22 <X> T_7_21.sp12_v_t_22
 (15 15)  (357 351)  (357 351)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g3_4
 (16 15)  (358 351)  (358 351)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g3_4
 (17 15)  (359 351)  (359 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


RAM_Tile_8_21

 (4 1)  (400 337)  (400 337)  routing T_8_21.sp4_v_t_42 <X> T_8_21.sp4_h_r_0
 (9 6)  (405 342)  (405 342)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_h_l_41
 (10 6)  (406 342)  (406 342)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_h_l_41
 (9 8)  (405 344)  (405 344)  routing T_8_21.sp4_v_t_42 <X> T_8_21.sp4_h_r_7
 (4 9)  (400 345)  (400 345)  routing T_8_21.sp4_h_l_47 <X> T_8_21.sp4_h_r_6
 (6 9)  (402 345)  (402 345)  routing T_8_21.sp4_h_l_47 <X> T_8_21.sp4_h_r_6


LogicTile_9_21

 (8 0)  (446 336)  (446 336)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_h_r_1
 (16 0)  (454 336)  (454 336)  routing T_9_21.sp12_h_l_14 <X> T_9_21.lc_trk_g0_1
 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 336)  (466 336)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 336)  (473 336)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.input_2_0
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (37 0)  (475 336)  (475 336)  LC_0 Logic Functioning bit
 (38 0)  (476 336)  (476 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (41 0)  (479 336)  (479 336)  LC_0 Logic Functioning bit
 (42 0)  (480 336)  (480 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (47 0)  (485 336)  (485 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (489 336)  (489 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (455 337)  (455 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (456 337)  (456 337)  routing T_9_21.sp12_h_l_14 <X> T_9_21.lc_trk_g0_1
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (471 337)  (471 337)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.input_2_0
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (38 1)  (476 337)  (476 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (42 1)  (480 337)  (480 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (51 1)  (489 337)  (489 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (42 2)  (480 338)  (480 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (50 2)  (488 338)  (488 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 339)  (438 339)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (4 3)  (442 339)  (442 339)  routing T_9_21.sp4_h_r_4 <X> T_9_21.sp4_h_l_37
 (6 3)  (444 339)  (444 339)  routing T_9_21.sp4_h_r_4 <X> T_9_21.sp4_h_l_37
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (51 3)  (489 339)  (489 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (490 339)  (490 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 5)  (453 341)  (453 341)  routing T_9_21.bot_op_0 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (11 6)  (449 342)  (449 342)  routing T_9_21.sp4_h_l_37 <X> T_9_21.sp4_v_t_40
 (14 6)  (452 342)  (452 342)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 343)  (463 343)  routing T_9_21.sp4_r_v_b_30 <X> T_9_21.lc_trk_g1_6
 (9 8)  (447 344)  (447 344)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_h_r_7
 (14 8)  (452 344)  (452 344)  routing T_9_21.sp4_h_l_21 <X> T_9_21.lc_trk_g2_0
 (15 8)  (453 344)  (453 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (461 344)  (461 344)  routing T_9_21.sp12_v_b_11 <X> T_9_21.lc_trk_g2_3
 (25 8)  (463 344)  (463 344)  routing T_9_21.sp4_h_r_42 <X> T_9_21.lc_trk_g2_2
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (46 8)  (484 344)  (484 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (6 9)  (444 345)  (444 345)  routing T_9_21.sp4_h_l_43 <X> T_9_21.sp4_h_r_6
 (15 9)  (453 345)  (453 345)  routing T_9_21.sp4_h_l_21 <X> T_9_21.lc_trk_g2_0
 (16 9)  (454 345)  (454 345)  routing T_9_21.sp4_h_l_21 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 345)  (461 345)  routing T_9_21.sp4_h_r_42 <X> T_9_21.lc_trk_g2_2
 (24 9)  (462 345)  (462 345)  routing T_9_21.sp4_h_r_42 <X> T_9_21.lc_trk_g2_2
 (25 9)  (463 345)  (463 345)  routing T_9_21.sp4_h_r_42 <X> T_9_21.lc_trk_g2_2
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (38 9)  (476 345)  (476 345)  LC_4 Logic Functioning bit
 (46 9)  (484 345)  (484 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 10)  (449 346)  (449 346)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_t_45
 (12 10)  (450 346)  (450 346)  routing T_9_21.sp4_v_b_8 <X> T_9_21.sp4_h_l_45
 (14 10)  (452 346)  (452 346)  routing T_9_21.sp4_h_r_36 <X> T_9_21.lc_trk_g2_4
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (15 11)  (453 347)  (453 347)  routing T_9_21.sp4_h_r_36 <X> T_9_21.lc_trk_g2_4
 (16 11)  (454 347)  (454 347)  routing T_9_21.sp4_h_r_36 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 347)  (461 347)  routing T_9_21.sp4_h_r_30 <X> T_9_21.lc_trk_g2_6
 (24 11)  (462 347)  (462 347)  routing T_9_21.sp4_h_r_30 <X> T_9_21.lc_trk_g2_6
 (25 11)  (463 347)  (463 347)  routing T_9_21.sp4_h_r_30 <X> T_9_21.lc_trk_g2_6
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (15 12)  (453 348)  (453 348)  routing T_9_21.sp4_h_r_41 <X> T_9_21.lc_trk_g3_1
 (16 12)  (454 348)  (454 348)  routing T_9_21.sp4_h_r_41 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.sp4_h_r_41 <X> T_9_21.lc_trk_g3_1
 (21 12)  (459 348)  (459 348)  routing T_9_21.sp4_v_t_14 <X> T_9_21.lc_trk_g3_3
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (461 348)  (461 348)  routing T_9_21.sp4_v_t_14 <X> T_9_21.lc_trk_g3_3
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 348)  (468 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 348)  (471 348)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 348)  (472 348)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (41 12)  (479 348)  (479 348)  LC_6 Logic Functioning bit
 (43 12)  (481 348)  (481 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (52 12)  (490 348)  (490 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (456 349)  (456 349)  routing T_9_21.sp4_h_r_41 <X> T_9_21.lc_trk_g3_1
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (461 349)  (461 349)  routing T_9_21.sp4_h_l_15 <X> T_9_21.lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.sp4_h_l_15 <X> T_9_21.lc_trk_g3_2
 (25 13)  (463 349)  (463 349)  routing T_9_21.sp4_h_l_15 <X> T_9_21.lc_trk_g3_2
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (41 13)  (479 349)  (479 349)  LC_6 Logic Functioning bit
 (43 13)  (481 349)  (481 349)  LC_6 Logic Functioning bit
 (48 13)  (486 349)  (486 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (10 14)  (448 350)  (448 350)  routing T_9_21.sp4_v_b_5 <X> T_9_21.sp4_h_l_47
 (15 14)  (453 350)  (453 350)  routing T_9_21.sp4_h_l_24 <X> T_9_21.lc_trk_g3_5
 (16 14)  (454 350)  (454 350)  routing T_9_21.sp4_h_l_24 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 350)  (456 350)  routing T_9_21.sp4_h_l_24 <X> T_9_21.lc_trk_g3_5
 (25 14)  (463 350)  (463 350)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g3_6
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 350)  (468 350)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 350)  (472 350)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 350)  (473 350)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.input_2_7
 (37 14)  (475 350)  (475 350)  LC_7 Logic Functioning bit
 (51 14)  (489 350)  (489 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (490 350)  (490 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 351)  (470 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 351)  (472 351)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.input_2_7
 (35 15)  (473 351)  (473 351)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.input_2_7
 (46 15)  (484 351)  (484 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (491 351)  (491 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_21

 (5 0)  (497 336)  (497 336)  routing T_10_21.sp4_v_t_37 <X> T_10_21.sp4_h_r_0
 (15 0)  (507 336)  (507 336)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g0_1
 (16 0)  (508 336)  (508 336)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g0_1
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (18 1)  (510 337)  (510 337)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g0_1
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 337)  (519 337)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (41 1)  (533 337)  (533 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 338)  (506 338)  routing T_10_21.sp4_h_l_1 <X> T_10_21.lc_trk_g0_4
 (26 2)  (518 338)  (518 338)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 338)  (522 338)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 338)  (525 338)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 338)  (526 338)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 338)  (527 338)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.input_2_1
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (37 2)  (529 338)  (529 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (39 2)  (531 338)  (531 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (42 2)  (534 338)  (534 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (52 2)  (544 338)  (544 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (492 339)  (492 339)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (4 3)  (496 339)  (496 339)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_h_l_37
 (6 3)  (498 339)  (498 339)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_h_l_37
 (8 3)  (500 339)  (500 339)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_v_t_36
 (9 3)  (501 339)  (501 339)  routing T_10_21.sp4_h_r_1 <X> T_10_21.sp4_v_t_36
 (13 3)  (505 339)  (505 339)  routing T_10_21.sp4_v_b_9 <X> T_10_21.sp4_h_l_39
 (15 3)  (507 339)  (507 339)  routing T_10_21.sp4_h_l_1 <X> T_10_21.lc_trk_g0_4
 (16 3)  (508 339)  (508 339)  routing T_10_21.sp4_h_l_1 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (518 339)  (518 339)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 339)  (519 339)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 339)  (520 339)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 339)  (523 339)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (525 339)  (525 339)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.input_2_1
 (35 3)  (527 339)  (527 339)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.input_2_1
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (38 3)  (530 339)  (530 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (43 3)  (535 339)  (535 339)  LC_1 Logic Functioning bit
 (10 4)  (502 340)  (502 340)  routing T_10_21.sp4_v_t_46 <X> T_10_21.sp4_h_r_4
 (14 4)  (506 340)  (506 340)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g1_0
 (21 4)  (513 340)  (513 340)  routing T_10_21.sp4_h_r_19 <X> T_10_21.lc_trk_g1_3
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 340)  (515 340)  routing T_10_21.sp4_h_r_19 <X> T_10_21.lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.sp4_h_r_19 <X> T_10_21.lc_trk_g1_3
 (8 5)  (500 341)  (500 341)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_b_4
 (9 5)  (501 341)  (501 341)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_b_4
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 341)  (513 341)  routing T_10_21.sp4_h_r_19 <X> T_10_21.lc_trk_g1_3
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (12 6)  (504 342)  (504 342)  routing T_10_21.sp4_v_b_5 <X> T_10_21.sp4_h_l_40
 (16 6)  (508 342)  (508 342)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g1_5
 (21 6)  (513 342)  (513 342)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 342)  (515 342)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (24 6)  (516 342)  (516 342)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (25 6)  (517 342)  (517 342)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g1_6
 (18 7)  (510 343)  (510 343)  routing T_10_21.sp4_v_b_13 <X> T_10_21.lc_trk_g1_5
 (21 7)  (513 343)  (513 343)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (12 8)  (504 344)  (504 344)  routing T_10_21.sp4_v_t_45 <X> T_10_21.sp4_h_r_8
 (22 8)  (514 344)  (514 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 344)  (515 344)  routing T_10_21.sp4_h_r_27 <X> T_10_21.lc_trk_g2_3
 (24 8)  (516 344)  (516 344)  routing T_10_21.sp4_h_r_27 <X> T_10_21.lc_trk_g2_3
 (26 8)  (518 344)  (518 344)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 344)  (525 344)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (41 8)  (533 344)  (533 344)  LC_4 Logic Functioning bit
 (43 8)  (535 344)  (535 344)  LC_4 Logic Functioning bit
 (51 8)  (543 344)  (543 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (513 345)  (513 345)  routing T_10_21.sp4_h_r_27 <X> T_10_21.lc_trk_g2_3
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 345)  (520 345)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (12 10)  (504 346)  (504 346)  routing T_10_21.sp4_v_b_8 <X> T_10_21.sp4_h_l_45
 (16 10)  (508 346)  (508 346)  routing T_10_21.sp4_v_b_37 <X> T_10_21.lc_trk_g2_5
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 346)  (510 346)  routing T_10_21.sp4_v_b_37 <X> T_10_21.lc_trk_g2_5
 (21 10)  (513 346)  (513 346)  routing T_10_21.sp4_h_l_34 <X> T_10_21.lc_trk_g2_7
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 346)  (515 346)  routing T_10_21.sp4_h_l_34 <X> T_10_21.lc_trk_g2_7
 (24 10)  (516 346)  (516 346)  routing T_10_21.sp4_h_l_34 <X> T_10_21.lc_trk_g2_7
 (26 10)  (518 346)  (518 346)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 346)  (520 346)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 346)  (525 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 346)  (533 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (15 11)  (507 347)  (507 347)  routing T_10_21.tnr_op_4 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (510 347)  (510 347)  routing T_10_21.sp4_v_b_37 <X> T_10_21.lc_trk_g2_5
 (21 11)  (513 347)  (513 347)  routing T_10_21.sp4_h_l_34 <X> T_10_21.lc_trk_g2_7
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 347)  (517 347)  routing T_10_21.sp4_r_v_b_38 <X> T_10_21.lc_trk_g2_6
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 347)  (519 347)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (40 11)  (532 347)  (532 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 348)  (515 348)  routing T_10_21.sp12_v_b_19 <X> T_10_21.lc_trk_g3_3
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (42 12)  (534 348)  (534 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (47 12)  (539 348)  (539 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (542 348)  (542 348)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (545 348)  (545 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (507 349)  (507 349)  routing T_10_21.tnr_op_0 <X> T_10_21.lc_trk_g3_0
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (513 349)  (513 349)  routing T_10_21.sp12_v_b_19 <X> T_10_21.lc_trk_g3_3
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit
 (47 15)  (539 351)  (539 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_11_21

 (11 0)  (557 336)  (557 336)  routing T_11_21.sp4_h_l_45 <X> T_11_21.sp4_v_b_2
 (13 0)  (559 336)  (559 336)  routing T_11_21.sp4_h_l_45 <X> T_11_21.sp4_v_b_2
 (15 0)  (561 336)  (561 336)  routing T_11_21.lft_op_1 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.lft_op_1 <X> T_11_21.lc_trk_g0_1
 (26 0)  (572 336)  (572 336)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (587 336)  (587 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (12 1)  (558 337)  (558 337)  routing T_11_21.sp4_h_l_45 <X> T_11_21.sp4_v_b_2
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 337)  (569 337)  routing T_11_21.sp4_v_b_18 <X> T_11_21.lc_trk_g0_2
 (24 1)  (570 337)  (570 337)  routing T_11_21.sp4_v_b_18 <X> T_11_21.lc_trk_g0_2
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (41 1)  (587 337)  (587 337)  LC_0 Logic Functioning bit
 (42 1)  (588 337)  (588 337)  LC_0 Logic Functioning bit
 (43 1)  (589 337)  (589 337)  LC_0 Logic Functioning bit
 (51 1)  (597 337)  (597 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_3 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 338)  (560 338)  routing T_11_21.sp4_h_l_1 <X> T_11_21.lc_trk_g0_4
 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_3 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (3 3)  (549 339)  (549 339)  routing T_11_21.sp12_v_b_0 <X> T_11_21.sp12_h_l_23
 (15 3)  (561 339)  (561 339)  routing T_11_21.sp4_h_l_1 <X> T_11_21.lc_trk_g0_4
 (16 3)  (562 339)  (562 339)  routing T_11_21.sp4_h_l_1 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 339)  (569 339)  routing T_11_21.sp4_h_r_6 <X> T_11_21.lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.sp4_h_r_6 <X> T_11_21.lc_trk_g0_6
 (25 3)  (571 339)  (571 339)  routing T_11_21.sp4_h_r_6 <X> T_11_21.lc_trk_g0_6
 (5 4)  (551 340)  (551 340)  routing T_11_21.sp4_h_l_37 <X> T_11_21.sp4_h_r_3
 (11 4)  (557 340)  (557 340)  routing T_11_21.sp4_h_l_46 <X> T_11_21.sp4_v_b_5
 (12 4)  (558 340)  (558 340)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_h_r_5
 (13 4)  (559 340)  (559 340)  routing T_11_21.sp4_h_l_46 <X> T_11_21.sp4_v_b_5
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (48 4)  (594 340)  (594 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (4 5)  (550 341)  (550 341)  routing T_11_21.sp4_h_l_37 <X> T_11_21.sp4_h_r_3
 (12 5)  (558 341)  (558 341)  routing T_11_21.sp4_h_l_46 <X> T_11_21.sp4_v_b_5
 (14 5)  (560 341)  (560 341)  routing T_11_21.sp4_h_r_0 <X> T_11_21.lc_trk_g1_0
 (15 5)  (561 341)  (561 341)  routing T_11_21.sp4_h_r_0 <X> T_11_21.lc_trk_g1_0
 (16 5)  (562 341)  (562 341)  routing T_11_21.sp4_h_r_0 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 341)  (579 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_2
 (35 5)  (581 341)  (581 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_2
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (42 5)  (588 341)  (588 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (4 6)  (550 342)  (550 342)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_v_t_38
 (15 6)  (561 342)  (561 342)  routing T_11_21.sp4_h_r_5 <X> T_11_21.lc_trk_g1_5
 (16 6)  (562 342)  (562 342)  routing T_11_21.sp4_h_r_5 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 342)  (581 342)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_3
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (39 6)  (585 342)  (585 342)  LC_3 Logic Functioning bit
 (42 6)  (588 342)  (588 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (46 6)  (592 342)  (592 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (593 342)  (593 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (551 343)  (551 343)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_v_t_38
 (14 7)  (560 343)  (560 343)  routing T_11_21.top_op_4 <X> T_11_21.lc_trk_g1_4
 (15 7)  (561 343)  (561 343)  routing T_11_21.top_op_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (564 343)  (564 343)  routing T_11_21.sp4_h_r_5 <X> T_11_21.lc_trk_g1_5
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (579 343)  (579 343)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (40 7)  (586 343)  (586 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (10 8)  (556 344)  (556 344)  routing T_11_21.sp4_v_t_39 <X> T_11_21.sp4_h_r_7
 (16 8)  (562 344)  (562 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (6 9)  (552 345)  (552 345)  routing T_11_21.sp4_h_l_43 <X> T_11_21.sp4_h_r_6
 (18 9)  (564 345)  (564 345)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (16 10)  (562 346)  (562 346)  routing T_11_21.sp4_v_t_16 <X> T_11_21.lc_trk_g2_5
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.sp4_v_t_16 <X> T_11_21.lc_trk_g2_5
 (5 11)  (551 347)  (551 347)  routing T_11_21.sp4_h_l_43 <X> T_11_21.sp4_v_t_43
 (11 11)  (557 347)  (557 347)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_h_l_45
 (13 11)  (559 347)  (559 347)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_h_l_45
 (12 12)  (558 348)  (558 348)  routing T_11_21.sp4_v_t_46 <X> T_11_21.sp4_h_r_11
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (24 12)  (570 348)  (570 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 348)  (580 348)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 348)  (581 348)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.input_2_6
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (37 12)  (583 348)  (583 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (42 12)  (588 348)  (588 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (14 13)  (560 349)  (560 349)  routing T_11_21.sp4_h_r_24 <X> T_11_21.lc_trk_g3_0
 (15 13)  (561 349)  (561 349)  routing T_11_21.sp4_h_r_24 <X> T_11_21.lc_trk_g3_0
 (16 13)  (562 349)  (562 349)  routing T_11_21.sp4_h_r_24 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit
 (46 13)  (592 349)  (592 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 350)  (576 350)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (39 14)  (585 350)  (585 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (9 15)  (555 351)  (555 351)  routing T_11_21.sp4_v_b_2 <X> T_11_21.sp4_v_t_47
 (10 15)  (556 351)  (556 351)  routing T_11_21.sp4_v_b_2 <X> T_11_21.sp4_v_t_47
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (25 15)  (571 351)  (571 351)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (31 15)  (577 351)  (577 351)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit
 (51 15)  (597 351)  (597 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_21

 (4 0)  (604 336)  (604 336)  routing T_12_21.sp4_h_l_43 <X> T_12_21.sp4_v_b_0
 (6 0)  (606 336)  (606 336)  routing T_12_21.sp4_h_l_43 <X> T_12_21.sp4_v_b_0
 (8 0)  (608 336)  (608 336)  routing T_12_21.sp4_v_b_1 <X> T_12_21.sp4_h_r_1
 (9 0)  (609 336)  (609 336)  routing T_12_21.sp4_v_b_1 <X> T_12_21.sp4_h_r_1
 (13 0)  (613 336)  (613 336)  routing T_12_21.sp4_v_t_39 <X> T_12_21.sp4_v_b_2
 (25 0)  (625 336)  (625 336)  routing T_12_21.sp4_h_r_10 <X> T_12_21.lc_trk_g0_2
 (5 1)  (605 337)  (605 337)  routing T_12_21.sp4_h_l_43 <X> T_12_21.sp4_v_b_0
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 337)  (623 337)  routing T_12_21.sp4_h_r_10 <X> T_12_21.lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.sp4_h_r_10 <X> T_12_21.lc_trk_g0_2
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_3 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (610 338)  (610 338)  routing T_12_21.sp4_v_b_8 <X> T_12_21.sp4_h_l_36
 (21 2)  (621 338)  (621 338)  routing T_12_21.sp4_h_l_2 <X> T_12_21.lc_trk_g0_7
 (22 2)  (622 338)  (622 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 338)  (623 338)  routing T_12_21.sp4_h_l_2 <X> T_12_21.lc_trk_g0_7
 (24 2)  (624 338)  (624 338)  routing T_12_21.sp4_h_l_2 <X> T_12_21.lc_trk_g0_7
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (42 2)  (642 338)  (642 338)  LC_1 Logic Functioning bit
 (0 3)  (600 339)  (600 339)  routing T_12_21.glb_netwk_3 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (14 3)  (614 339)  (614 339)  routing T_12_21.sp4_h_r_4 <X> T_12_21.lc_trk_g0_4
 (15 3)  (615 339)  (615 339)  routing T_12_21.sp4_h_r_4 <X> T_12_21.lc_trk_g0_4
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp4_h_r_4 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 339)  (632 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 339)  (633 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_1
 (34 3)  (634 339)  (634 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_1
 (35 3)  (635 339)  (635 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_1
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (1 4)  (601 340)  (601 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (610 340)  (610 340)  routing T_12_21.sp4_v_t_46 <X> T_12_21.sp4_h_r_4
 (16 4)  (616 340)  (616 340)  routing T_12_21.sp4_v_b_1 <X> T_12_21.lc_trk_g1_1
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (618 340)  (618 340)  routing T_12_21.sp4_v_b_1 <X> T_12_21.lc_trk_g1_1
 (21 4)  (621 340)  (621 340)  routing T_12_21.bnr_op_3 <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 340)  (630 340)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (42 4)  (642 340)  (642 340)  LC_2 Logic Functioning bit
 (43 4)  (643 340)  (643 340)  LC_2 Logic Functioning bit
 (50 4)  (650 340)  (650 340)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (601 341)  (601 341)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (11 5)  (611 341)  (611 341)  routing T_12_21.sp4_h_l_44 <X> T_12_21.sp4_h_r_5
 (13 5)  (613 341)  (613 341)  routing T_12_21.sp4_h_l_44 <X> T_12_21.sp4_h_r_5
 (21 5)  (621 341)  (621 341)  routing T_12_21.bnr_op_3 <X> T_12_21.lc_trk_g1_3
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (42 5)  (642 341)  (642 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (11 6)  (611 342)  (611 342)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_v_t_40
 (13 6)  (613 342)  (613 342)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_v_t_40
 (14 6)  (614 342)  (614 342)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 342)  (631 342)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 342)  (634 342)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (50 6)  (650 342)  (650 342)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (612 343)  (612 343)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_v_t_40
 (14 7)  (614 343)  (614 343)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (15 7)  (615 343)  (615 343)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (16 7)  (616 343)  (616 343)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (28 7)  (628 343)  (628 343)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (42 7)  (642 343)  (642 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (53 7)  (653 343)  (653 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (604 344)  (604 344)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_6
 (6 8)  (606 344)  (606 344)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_6
 (16 8)  (616 344)  (616 344)  routing T_12_21.sp12_v_t_14 <X> T_12_21.lc_trk_g2_1
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 344)  (635 344)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (5 9)  (605 345)  (605 345)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_6
 (18 9)  (618 345)  (618 345)  routing T_12_21.sp12_v_t_14 <X> T_12_21.lc_trk_g2_1
 (28 9)  (628 345)  (628 345)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 345)  (633 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (34 9)  (634 345)  (634 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (14 10)  (614 346)  (614 346)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g2_4
 (16 10)  (616 346)  (616 346)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g2_5
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 346)  (618 346)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g2_5
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (625 346)  (625 346)  routing T_12_21.wire_logic_cluster/lc_6/out <X> T_12_21.lc_trk_g2_6
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (50 10)  (650 346)  (650 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (614 347)  (614 347)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g2_4
 (16 11)  (616 347)  (616 347)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g2_4
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (42 11)  (642 347)  (642 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (9 12)  (609 348)  (609 348)  routing T_12_21.sp4_h_l_42 <X> T_12_21.sp4_h_r_10
 (10 12)  (610 348)  (610 348)  routing T_12_21.sp4_h_l_42 <X> T_12_21.sp4_h_r_10
 (21 12)  (621 348)  (621 348)  routing T_12_21.sp4_v_t_22 <X> T_12_21.lc_trk_g3_3
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp4_v_t_22 <X> T_12_21.lc_trk_g3_3
 (25 12)  (625 348)  (625 348)  routing T_12_21.sp4_h_r_42 <X> T_12_21.lc_trk_g3_2
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 348)  (630 348)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (42 12)  (642 348)  (642 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (50 12)  (650 348)  (650 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 349)  (615 349)  routing T_12_21.sp4_v_t_29 <X> T_12_21.lc_trk_g3_0
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp4_v_t_29 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (621 349)  (621 349)  routing T_12_21.sp4_v_t_22 <X> T_12_21.lc_trk_g3_3
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp4_h_r_42 <X> T_12_21.lc_trk_g3_2
 (24 13)  (624 349)  (624 349)  routing T_12_21.sp4_h_r_42 <X> T_12_21.lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.sp4_h_r_42 <X> T_12_21.lc_trk_g3_2
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (5 14)  (605 350)  (605 350)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_l_44
 (15 14)  (615 350)  (615 350)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (4 15)  (604 351)  (604 351)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_l_44
 (6 15)  (606 351)  (606 351)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_l_44
 (18 15)  (618 351)  (618 351)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5


LogicTile_13_21

 (4 0)  (658 336)  (658 336)  routing T_13_21.sp4_v_t_37 <X> T_13_21.sp4_v_b_0
 (14 1)  (668 337)  (668 337)  routing T_13_21.sp4_h_r_0 <X> T_13_21.lc_trk_g0_0
 (15 1)  (669 337)  (669 337)  routing T_13_21.sp4_h_r_0 <X> T_13_21.lc_trk_g0_0
 (16 1)  (670 337)  (670 337)  routing T_13_21.sp4_h_r_0 <X> T_13_21.lc_trk_g0_0
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 337)  (678 337)  routing T_13_21.bot_op_2 <X> T_13_21.lc_trk_g0_2
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_3 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (659 338)  (659 338)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_h_l_37
 (14 2)  (668 338)  (668 338)  routing T_13_21.sp4_v_t_1 <X> T_13_21.lc_trk_g0_4
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 338)  (672 338)  routing T_13_21.bnr_op_5 <X> T_13_21.lc_trk_g0_5
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 338)  (688 338)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 338)  (689 338)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.input_2_1
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (42 2)  (696 338)  (696 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (0 3)  (654 339)  (654 339)  routing T_13_21.glb_netwk_3 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (4 3)  (658 339)  (658 339)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_h_l_37
 (6 3)  (660 339)  (660 339)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_h_l_37
 (10 3)  (664 339)  (664 339)  routing T_13_21.sp4_h_l_45 <X> T_13_21.sp4_v_t_36
 (14 3)  (668 339)  (668 339)  routing T_13_21.sp4_v_t_1 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_v_t_1 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (672 339)  (672 339)  routing T_13_21.bnr_op_5 <X> T_13_21.lc_trk_g0_5
 (26 3)  (680 339)  (680 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 339)  (681 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 339)  (682 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 339)  (684 339)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 339)  (686 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 339)  (687 339)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.input_2_1
 (35 3)  (689 339)  (689 339)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.input_2_1
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (40 3)  (694 339)  (694 339)  LC_1 Logic Functioning bit
 (41 3)  (695 339)  (695 339)  LC_1 Logic Functioning bit
 (51 3)  (705 339)  (705 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (654 340)  (654 340)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 4)  (655 340)  (655 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (665 340)  (665 340)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_v_b_5
 (12 4)  (666 340)  (666 340)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_h_r_5
 (21 4)  (675 340)  (675 340)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 340)  (677 340)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (24 4)  (678 340)  (678 340)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (26 4)  (680 340)  (680 340)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 340)  (681 340)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 340)  (684 340)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 340)  (688 340)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (39 4)  (693 340)  (693 340)  LC_2 Logic Functioning bit
 (42 4)  (696 340)  (696 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (50 4)  (704 340)  (704 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (654 341)  (654 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 5)  (655 341)  (655 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (12 5)  (666 341)  (666 341)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_v_b_5
 (21 5)  (675 341)  (675 341)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 341)  (684 341)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (40 5)  (694 341)  (694 341)  LC_2 Logic Functioning bit
 (41 5)  (695 341)  (695 341)  LC_2 Logic Functioning bit
 (46 5)  (700 341)  (700 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (9 6)  (663 342)  (663 342)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_h_l_41
 (10 6)  (664 342)  (664 342)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_h_l_41
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 342)  (689 342)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.input_2_3
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (42 6)  (696 342)  (696 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (46 6)  (700 342)  (700 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 343)  (678 343)  routing T_13_21.bot_op_6 <X> T_13_21.lc_trk_g1_6
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 343)  (681 343)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 343)  (686 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (14 8)  (668 344)  (668 344)  routing T_13_21.sp4_v_b_24 <X> T_13_21.lc_trk_g2_0
 (11 9)  (665 345)  (665 345)  routing T_13_21.sp4_h_l_45 <X> T_13_21.sp4_h_r_8
 (16 9)  (670 345)  (670 345)  routing T_13_21.sp4_v_b_24 <X> T_13_21.lc_trk_g2_0
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (3 10)  (657 346)  (657 346)  routing T_13_21.sp12_v_t_22 <X> T_13_21.sp12_h_l_22
 (14 10)  (668 346)  (668 346)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g2_4
 (21 10)  (675 346)  (675 346)  routing T_13_21.sp4_h_r_39 <X> T_13_21.lc_trk_g2_7
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_h_r_39 <X> T_13_21.lc_trk_g2_7
 (24 10)  (678 346)  (678 346)  routing T_13_21.sp4_h_r_39 <X> T_13_21.lc_trk_g2_7
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 346)  (687 346)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 346)  (688 346)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 346)  (694 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (42 10)  (696 346)  (696 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (46 10)  (700 346)  (700 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (669 347)  (669 347)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (680 347)  (680 347)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 347)  (681 347)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (38 11)  (692 347)  (692 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (5 12)  (659 348)  (659 348)  routing T_13_21.sp4_v_t_44 <X> T_13_21.sp4_h_r_9
 (10 12)  (664 348)  (664 348)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_h_r_10
 (11 12)  (665 348)  (665 348)  routing T_13_21.sp4_h_r_6 <X> T_13_21.sp4_v_b_11
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (682 348)  (682 348)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 348)  (684 348)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (39 12)  (693 348)  (693 348)  LC_6 Logic Functioning bit
 (41 12)  (695 348)  (695 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 349)  (677 349)  routing T_13_21.sp12_v_t_9 <X> T_13_21.lc_trk_g3_2
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 349)  (685 349)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (41 13)  (695 349)  (695 349)  LC_6 Logic Functioning bit
 (43 13)  (697 349)  (697 349)  LC_6 Logic Functioning bit
 (8 14)  (662 350)  (662 350)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_l_47
 (9 14)  (663 350)  (663 350)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_l_47
 (14 14)  (668 350)  (668 350)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (14 15)  (668 351)  (668 351)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (15 15)  (669 351)  (669 351)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (16 15)  (670 351)  (670 351)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.tnl_op_6 <X> T_13_21.lc_trk_g3_6
 (25 15)  (679 351)  (679 351)  routing T_13_21.tnl_op_6 <X> T_13_21.lc_trk_g3_6


LogicTile_14_21

 (9 0)  (717 336)  (717 336)  routing T_14_21.sp4_v_t_36 <X> T_14_21.sp4_h_r_1
 (13 0)  (721 336)  (721 336)  routing T_14_21.sp4_v_t_39 <X> T_14_21.sp4_v_b_2
 (14 0)  (722 336)  (722 336)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g0_0
 (21 0)  (729 336)  (729 336)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 336)  (731 336)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g0_3
 (24 0)  (732 336)  (732 336)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g0_3
 (6 1)  (714 337)  (714 337)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_h_r_0
 (13 1)  (721 337)  (721 337)  routing T_14_21.sp4_v_t_44 <X> T_14_21.sp4_h_r_2
 (15 1)  (723 337)  (723 337)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g0_0
 (16 1)  (724 337)  (724 337)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (729 337)  (729 337)  routing T_14_21.sp4_h_r_19 <X> T_14_21.lc_trk_g0_3
 (12 2)  (720 338)  (720 338)  routing T_14_21.sp4_v_t_45 <X> T_14_21.sp4_h_l_39
 (14 2)  (722 338)  (722 338)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g0_4
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 338)  (743 338)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.input_2_1
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (11 3)  (719 339)  (719 339)  routing T_14_21.sp4_v_t_45 <X> T_14_21.sp4_h_l_39
 (13 3)  (721 339)  (721 339)  routing T_14_21.sp4_v_t_45 <X> T_14_21.sp4_h_l_39
 (14 3)  (722 339)  (722 339)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g0_4
 (15 3)  (723 339)  (723 339)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp4_h_l_9 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (726 339)  (726 339)  routing T_14_21.sp4_r_v_b_29 <X> T_14_21.lc_trk_g0_5
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 339)  (735 339)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 339)  (739 339)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (40 3)  (748 339)  (748 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (2 4)  (710 340)  (710 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (729 340)  (729 340)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 340)  (731 340)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g1_3
 (25 4)  (733 340)  (733 340)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g1_2
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 340)  (735 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (12 5)  (720 341)  (720 341)  routing T_14_21.sp4_h_r_5 <X> T_14_21.sp4_v_b_5
 (21 5)  (729 341)  (729 341)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g1_3
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 341)  (731 341)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g1_2
 (24 5)  (732 341)  (732 341)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g1_2
 (25 5)  (733 341)  (733 341)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g1_2
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (741 341)  (741 341)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.input_2_2
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (53 5)  (761 341)  (761 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.top_op_7 <X> T_14_21.lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.sp4_v_t_3 <X> T_14_21.lc_trk_g1_6
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (13 7)  (721 343)  (721 343)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_h_l_40
 (14 7)  (722 343)  (722 343)  routing T_14_21.sp4_r_v_b_28 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (729 343)  (729 343)  routing T_14_21.top_op_7 <X> T_14_21.lc_trk_g1_7
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 343)  (731 343)  routing T_14_21.sp4_v_t_3 <X> T_14_21.lc_trk_g1_6
 (25 7)  (733 343)  (733 343)  routing T_14_21.sp4_v_t_3 <X> T_14_21.lc_trk_g1_6
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (52 7)  (760 343)  (760 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (761 343)  (761 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (722 344)  (722 344)  routing T_14_21.bnl_op_0 <X> T_14_21.lc_trk_g2_0
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.bnl_op_1 <X> T_14_21.lc_trk_g2_1
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (13 9)  (721 345)  (721 345)  routing T_14_21.sp4_v_t_38 <X> T_14_21.sp4_h_r_8
 (14 9)  (722 345)  (722 345)  routing T_14_21.bnl_op_0 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (726 345)  (726 345)  routing T_14_21.bnl_op_1 <X> T_14_21.lc_trk_g2_1
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 345)  (731 345)  routing T_14_21.sp4_v_b_42 <X> T_14_21.lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.sp4_v_b_42 <X> T_14_21.lc_trk_g2_2
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (40 9)  (748 345)  (748 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (21 10)  (729 346)  (729 346)  routing T_14_21.bnl_op_7 <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (733 346)  (733 346)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g2_6
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 346)  (743 346)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (21 11)  (729 347)  (729 347)  routing T_14_21.bnl_op_7 <X> T_14_21.lc_trk_g2_7
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 347)  (731 347)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g2_6
 (24 11)  (732 347)  (732 347)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g2_6
 (25 11)  (733 347)  (733 347)  routing T_14_21.sp4_h_r_46 <X> T_14_21.lc_trk_g2_6
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 347)  (741 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (35 11)  (743 347)  (743 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (52 11)  (760 347)  (760 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (10 12)  (718 348)  (718 348)  routing T_14_21.sp4_v_t_40 <X> T_14_21.sp4_h_r_10
 (12 12)  (720 348)  (720 348)  routing T_14_21.sp4_h_l_45 <X> T_14_21.sp4_h_r_11
 (13 12)  (721 348)  (721 348)  routing T_14_21.sp4_h_l_46 <X> T_14_21.sp4_v_b_11
 (14 12)  (722 348)  (722 348)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g3_0
 (21 12)  (729 348)  (729 348)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g3_3
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g3_3
 (25 12)  (733 348)  (733 348)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (12 13)  (720 349)  (720 349)  routing T_14_21.sp4_h_l_46 <X> T_14_21.sp4_v_b_11
 (13 13)  (721 349)  (721 349)  routing T_14_21.sp4_h_l_45 <X> T_14_21.sp4_h_r_11
 (14 13)  (722 349)  (722 349)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g3_0
 (15 13)  (723 349)  (723 349)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g3_0
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 349)  (731 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (24 13)  (732 349)  (732 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (46 13)  (754 349)  (754 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (713 350)  (713 350)  routing T_14_21.sp4_v_t_38 <X> T_14_21.sp4_h_l_44
 (11 14)  (719 350)  (719 350)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_v_t_46
 (14 14)  (722 350)  (722 350)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g3_4
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (733 350)  (733 350)  routing T_14_21.sp4_v_b_30 <X> T_14_21.lc_trk_g3_6
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (42 14)  (750 350)  (750 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (50 14)  (758 350)  (758 350)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (712 351)  (712 351)  routing T_14_21.sp4_v_t_38 <X> T_14_21.sp4_h_l_44
 (6 15)  (714 351)  (714 351)  routing T_14_21.sp4_v_t_38 <X> T_14_21.sp4_h_l_44
 (12 15)  (720 351)  (720 351)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_v_t_46
 (15 15)  (723 351)  (723 351)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 351)  (731 351)  routing T_14_21.sp4_v_b_30 <X> T_14_21.lc_trk_g3_6
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (12 0)  (774 336)  (774 336)  routing T_15_21.sp4_v_t_39 <X> T_15_21.sp4_h_r_2
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 337)  (785 337)  routing T_15_21.sp4_h_r_2 <X> T_15_21.lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.sp4_h_r_2 <X> T_15_21.lc_trk_g0_2
 (25 1)  (787 337)  (787 337)  routing T_15_21.sp4_h_r_2 <X> T_15_21.lc_trk_g0_2
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (51 1)  (813 337)  (813 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (767 338)  (767 338)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_l_37
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp4_h_l_11 <X> T_15_21.lc_trk_g0_6
 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (4 3)  (766 339)  (766 339)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_l_37
 (6 3)  (768 339)  (768 339)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_l_37
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_h_l_11 <X> T_15_21.lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.sp4_h_l_11 <X> T_15_21.lc_trk_g0_6
 (25 3)  (787 339)  (787 339)  routing T_15_21.sp4_h_l_11 <X> T_15_21.lc_trk_g0_6
 (9 4)  (771 340)  (771 340)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_h_r_4
 (13 4)  (775 340)  (775 340)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_v_b_5
 (14 4)  (776 340)  (776 340)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g1_0
 (15 4)  (777 340)  (777 340)  routing T_15_21.sp4_h_r_9 <X> T_15_21.lc_trk_g1_1
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_h_r_9 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 340)  (780 340)  routing T_15_21.sp4_h_r_9 <X> T_15_21.lc_trk_g1_1
 (13 5)  (775 341)  (775 341)  routing T_15_21.sp4_v_t_37 <X> T_15_21.sp4_h_r_5
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (778 342)  (778 342)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (21 6)  (783 342)  (783 342)  routing T_15_21.lft_op_7 <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 342)  (786 342)  routing T_15_21.lft_op_7 <X> T_15_21.lc_trk_g1_7
 (25 6)  (787 342)  (787 342)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g1_6
 (28 6)  (790 342)  (790 342)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (18 7)  (780 343)  (780 343)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 343)  (785 343)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g1_6
 (24 7)  (786 343)  (786 343)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g1_6
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (4 8)  (766 344)  (766 344)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_v_b_6
 (5 8)  (767 344)  (767 344)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_r_6
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_v_t_30 <X> T_15_21.lc_trk_g2_3
 (24 8)  (786 344)  (786 344)  routing T_15_21.sp4_v_t_30 <X> T_15_21.lc_trk_g2_3
 (25 8)  (787 344)  (787 344)  routing T_15_21.sp4_v_b_26 <X> T_15_21.lc_trk_g2_2
 (26 8)  (788 344)  (788 344)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 344)  (797 344)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.input_2_4
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (43 8)  (805 344)  (805 344)  LC_4 Logic Functioning bit
 (46 8)  (808 344)  (808 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 345)  (785 345)  routing T_15_21.sp4_v_b_26 <X> T_15_21.lc_trk_g2_2
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 345)  (792 345)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (797 345)  (797 345)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.input_2_4
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (40 9)  (802 345)  (802 345)  LC_4 Logic Functioning bit
 (41 9)  (803 345)  (803 345)  LC_4 Logic Functioning bit
 (14 10)  (776 346)  (776 346)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (15 10)  (777 346)  (777 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (16 10)  (778 346)  (778 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (42 10)  (804 346)  (804 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (15 11)  (777 347)  (777 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (16 11)  (778 347)  (778 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 347)  (785 347)  routing T_15_21.sp4_v_b_46 <X> T_15_21.lc_trk_g2_6
 (24 11)  (786 347)  (786 347)  routing T_15_21.sp4_v_b_46 <X> T_15_21.lc_trk_g2_6
 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 347)  (795 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.input_2_5
 (34 11)  (796 347)  (796 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.input_2_5
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (14 12)  (776 348)  (776 348)  routing T_15_21.sp4_h_r_40 <X> T_15_21.lc_trk_g3_0
 (16 12)  (778 348)  (778 348)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g3_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g3_1
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 348)  (797 348)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_6
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (4 13)  (766 349)  (766 349)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_h_r_9
 (14 13)  (776 349)  (776 349)  routing T_15_21.sp4_h_r_40 <X> T_15_21.lc_trk_g3_0
 (15 13)  (777 349)  (777 349)  routing T_15_21.sp4_h_r_40 <X> T_15_21.lc_trk_g3_0
 (16 13)  (778 349)  (778 349)  routing T_15_21.sp4_h_r_40 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (780 349)  (780 349)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g3_1
 (21 13)  (783 349)  (783 349)  routing T_15_21.sp4_r_v_b_43 <X> T_15_21.lc_trk_g3_3
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 349)  (795 349)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_6
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (5 14)  (767 350)  (767 350)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_h_l_44
 (14 14)  (776 350)  (776 350)  routing T_15_21.sp4_v_b_36 <X> T_15_21.lc_trk_g3_4
 (15 14)  (777 350)  (777 350)  routing T_15_21.sp4_h_l_16 <X> T_15_21.lc_trk_g3_5
 (16 14)  (778 350)  (778 350)  routing T_15_21.sp4_h_l_16 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (787 350)  (787 350)  routing T_15_21.sp4_v_b_38 <X> T_15_21.lc_trk_g3_6
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (39 14)  (801 350)  (801 350)  LC_7 Logic Functioning bit
 (41 14)  (803 350)  (803 350)  LC_7 Logic Functioning bit
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (4 15)  (766 351)  (766 351)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_h_l_44
 (6 15)  (768 351)  (768 351)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_h_l_44
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp4_v_b_36 <X> T_15_21.lc_trk_g3_4
 (16 15)  (778 351)  (778 351)  routing T_15_21.sp4_v_b_36 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 351)  (780 351)  routing T_15_21.sp4_h_l_16 <X> T_15_21.lc_trk_g3_5
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 351)  (785 351)  routing T_15_21.sp4_v_b_38 <X> T_15_21.lc_trk_g3_6
 (25 15)  (787 351)  (787 351)  routing T_15_21.sp4_v_b_38 <X> T_15_21.lc_trk_g3_6
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (39 15)  (801 351)  (801 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (8 0)  (824 336)  (824 336)  routing T_16_21.sp4_h_l_36 <X> T_16_21.sp4_h_r_1
 (15 0)  (831 336)  (831 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (16 0)  (832 336)  (832 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (834 336)  (834 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (18 1)  (834 337)  (834 337)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 337)  (846 337)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 337)  (856 337)  LC_0 Logic Functioning bit
 (41 1)  (857 337)  (857 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (43 1)  (859 337)  (859 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 338)  (831 338)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (16 2)  (832 338)  (832 338)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 338)  (834 338)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (25 2)  (841 338)  (841 338)  routing T_16_21.lft_op_6 <X> T_16_21.lc_trk_g0_6
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (39 2)  (855 338)  (855 338)  LC_1 Logic Functioning bit
 (42 2)  (858 338)  (858 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (50 2)  (866 338)  (866 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (14 3)  (830 339)  (830 339)  routing T_16_21.sp4_r_v_b_28 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (834 339)  (834 339)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.lft_op_6 <X> T_16_21.lc_trk_g0_6
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 339)  (846 339)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (41 3)  (857 339)  (857 339)  LC_1 Logic Functioning bit
 (51 3)  (867 339)  (867 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 340)  (831 340)  routing T_16_21.sp4_v_b_17 <X> T_16_21.lc_trk_g1_1
 (16 4)  (832 340)  (832 340)  routing T_16_21.sp4_v_b_17 <X> T_16_21.lc_trk_g1_1
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 340)  (837 340)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (0 5)  (816 341)  (816 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (21 5)  (837 341)  (837 341)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 341)  (849 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.input_2_2
 (34 5)  (850 341)  (850 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (40 5)  (856 341)  (856 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (15 6)  (831 342)  (831 342)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g1_5
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (46 6)  (862 342)  (862 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (830 343)  (830 343)  routing T_16_21.top_op_4 <X> T_16_21.lc_trk_g1_4
 (15 7)  (831 343)  (831 343)  routing T_16_21.top_op_4 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 343)  (841 343)  routing T_16_21.sp4_r_v_b_30 <X> T_16_21.lc_trk_g1_6
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (12 8)  (828 344)  (828 344)  routing T_16_21.sp4_h_l_40 <X> T_16_21.sp4_h_r_8
 (15 8)  (831 344)  (831 344)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (16 8)  (832 344)  (832 344)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (841 344)  (841 344)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g2_2
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 344)  (849 344)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (50 8)  (866 344)  (866 344)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (820 345)  (820 345)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_h_r_6
 (6 9)  (822 345)  (822 345)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_h_r_6
 (13 9)  (829 345)  (829 345)  routing T_16_21.sp4_h_l_40 <X> T_16_21.sp4_h_r_8
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (834 345)  (834 345)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 345)  (842 345)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (41 9)  (857 345)  (857 345)  LC_4 Logic Functioning bit
 (5 10)  (821 346)  (821 346)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_l_43
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp4_v_b_47 <X> T_16_21.lc_trk_g2_7
 (24 10)  (840 346)  (840 346)  routing T_16_21.sp4_v_b_47 <X> T_16_21.lc_trk_g2_7
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (50 10)  (866 346)  (866 346)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (822 347)  (822 347)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_l_43
 (9 11)  (825 347)  (825 347)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_42
 (10 11)  (826 347)  (826 347)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_42
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_v_b_46 <X> T_16_21.lc_trk_g2_6
 (24 11)  (840 347)  (840 347)  routing T_16_21.sp4_v_b_46 <X> T_16_21.lc_trk_g2_6
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (41 11)  (857 347)  (857 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (52 11)  (868 347)  (868 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (831 348)  (831 348)  routing T_16_21.sp4_h_r_41 <X> T_16_21.lc_trk_g3_1
 (16 12)  (832 348)  (832 348)  routing T_16_21.sp4_h_r_41 <X> T_16_21.lc_trk_g3_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.sp4_h_r_41 <X> T_16_21.lc_trk_g3_1
 (21 12)  (837 348)  (837 348)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 348)  (839 348)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g3_3
 (25 12)  (841 348)  (841 348)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (18 13)  (834 349)  (834 349)  routing T_16_21.sp4_h_r_41 <X> T_16_21.lc_trk_g3_1
 (21 13)  (837 349)  (837 349)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g3_3
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 349)  (839 349)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (24 13)  (840 349)  (840 349)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (5 14)  (821 350)  (821 350)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (3 15)  (819 351)  (819 351)  routing T_16_21.sp12_h_l_22 <X> T_16_21.sp12_v_t_22
 (4 15)  (820 351)  (820 351)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (6 15)  (822 351)  (822 351)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44


LogicTile_17_21

 (6 0)  (880 336)  (880 336)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_v_b_0
 (11 0)  (885 336)  (885 336)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_v_b_2
 (13 0)  (887 336)  (887 336)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_v_b_2
 (5 1)  (879 337)  (879 337)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_v_b_0
 (12 1)  (886 337)  (886 337)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_v_b_2
 (14 1)  (888 337)  (888 337)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g0_0
 (15 1)  (889 337)  (889 337)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_3 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 338)  (888 338)  routing T_17_21.wire_logic_cluster/lc_4/out <X> T_17_21.lc_trk_g0_4
 (0 3)  (874 339)  (874 339)  routing T_17_21.glb_netwk_3 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (10 3)  (884 339)  (884 339)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_v_t_36
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.bot_op_6 <X> T_17_21.lc_trk_g0_6
 (8 5)  (882 341)  (882 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (9 5)  (883 341)  (883 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (10 5)  (884 341)  (884 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.bot_op_2 <X> T_17_21.lc_trk_g1_2
 (14 6)  (888 342)  (888 342)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 342)  (909 342)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_3
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (42 6)  (916 342)  (916 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 343)  (907 343)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (40 7)  (914 343)  (914 343)  LC_3 Logic Functioning bit
 (41 7)  (915 343)  (915 343)  LC_3 Logic Functioning bit
 (47 7)  (921 343)  (921 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (888 344)  (888 344)  routing T_17_21.bnl_op_0 <X> T_17_21.lc_trk_g2_0
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_v_t_12 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.sp4_v_t_12 <X> T_17_21.lc_trk_g2_1
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 344)  (905 344)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (41 8)  (915 344)  (915 344)  LC_4 Logic Functioning bit
 (43 8)  (917 344)  (917 344)  LC_4 Logic Functioning bit
 (45 8)  (919 344)  (919 344)  LC_4 Logic Functioning bit
 (14 9)  (888 345)  (888 345)  routing T_17_21.bnl_op_0 <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 345)  (897 345)  routing T_17_21.sp4_v_b_42 <X> T_17_21.lc_trk_g2_2
 (24 9)  (898 345)  (898 345)  routing T_17_21.sp4_v_b_42 <X> T_17_21.lc_trk_g2_2
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (47 9)  (921 345)  (921 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (5 10)  (879 346)  (879 346)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_h_l_43
 (14 10)  (888 346)  (888 346)  routing T_17_21.sp4_h_r_36 <X> T_17_21.lc_trk_g2_4
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (895 346)  (895 346)  routing T_17_21.sp4_h_r_39 <X> T_17_21.lc_trk_g2_7
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 346)  (897 346)  routing T_17_21.sp4_h_r_39 <X> T_17_21.lc_trk_g2_7
 (24 10)  (898 346)  (898 346)  routing T_17_21.sp4_h_r_39 <X> T_17_21.lc_trk_g2_7
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 346)  (901 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 346)  (902 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (4 11)  (878 347)  (878 347)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_h_l_43
 (6 11)  (880 347)  (880 347)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_h_l_43
 (15 11)  (889 347)  (889 347)  routing T_17_21.sp4_h_r_36 <X> T_17_21.lc_trk_g2_4
 (16 11)  (890 347)  (890 347)  routing T_17_21.sp4_h_r_36 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (41 11)  (915 347)  (915 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (14 12)  (888 348)  (888 348)  routing T_17_21.sp4_v_t_21 <X> T_17_21.lc_trk_g3_0
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 348)  (892 348)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g3_1
 (26 12)  (900 348)  (900 348)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 348)  (901 348)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (39 12)  (913 348)  (913 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (14 13)  (888 349)  (888 349)  routing T_17_21.sp4_v_t_21 <X> T_17_21.lc_trk_g3_0
 (16 13)  (890 349)  (890 349)  routing T_17_21.sp4_v_t_21 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (25 13)  (899 349)  (899 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (26 13)  (900 349)  (900 349)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 349)  (904 349)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 349)  (907 349)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.input_2_6
 (35 13)  (909 349)  (909 349)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.input_2_6
 (36 13)  (910 349)  (910 349)  LC_6 Logic Functioning bit
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (14 14)  (888 350)  (888 350)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (15 14)  (889 350)  (889 350)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g3_5
 (16 14)  (890 350)  (890 350)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g3_5
 (21 14)  (895 350)  (895 350)  routing T_17_21.sp4_v_t_26 <X> T_17_21.lc_trk_g3_7
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 350)  (897 350)  routing T_17_21.sp4_v_t_26 <X> T_17_21.lc_trk_g3_7
 (28 14)  (902 350)  (902 350)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 350)  (905 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 350)  (907 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 350)  (909 350)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_7
 (38 14)  (912 350)  (912 350)  LC_7 Logic Functioning bit
 (39 14)  (913 350)  (913 350)  LC_7 Logic Functioning bit
 (42 14)  (916 350)  (916 350)  LC_7 Logic Functioning bit
 (43 14)  (917 350)  (917 350)  LC_7 Logic Functioning bit
 (14 15)  (888 351)  (888 351)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (16 15)  (890 351)  (890 351)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (895 351)  (895 351)  routing T_17_21.sp4_v_t_26 <X> T_17_21.lc_trk_g3_7
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (897 351)  (897 351)  routing T_17_21.sp12_v_t_21 <X> T_17_21.lc_trk_g3_6
 (25 15)  (899 351)  (899 351)  routing T_17_21.sp12_v_t_21 <X> T_17_21.lc_trk_g3_6
 (26 15)  (900 351)  (900 351)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 351)  (901 351)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 351)  (906 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (907 351)  (907 351)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_7
 (34 15)  (908 351)  (908 351)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_7
 (35 15)  (909 351)  (909 351)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_7
 (36 15)  (910 351)  (910 351)  LC_7 Logic Functioning bit
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit
 (40 15)  (914 351)  (914 351)  LC_7 Logic Functioning bit
 (41 15)  (915 351)  (915 351)  LC_7 Logic Functioning bit
 (53 15)  (927 351)  (927 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_21

 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 336)  (959 336)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (42 0)  (970 336)  (970 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 337)  (961 337)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.input_2_0
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (40 1)  (968 337)  (968 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (953 338)  (953 338)  routing T_18_21.lft_op_6 <X> T_18_21.lc_trk_g0_6
 (18 3)  (946 339)  (946 339)  routing T_18_21.sp4_r_v_b_29 <X> T_18_21.lc_trk_g0_5
 (22 3)  (950 339)  (950 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 339)  (952 339)  routing T_18_21.lft_op_6 <X> T_18_21.lc_trk_g0_6
 (15 6)  (943 342)  (943 342)  routing T_18_21.lft_op_5 <X> T_18_21.lc_trk_g1_5
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.lft_op_5 <X> T_18_21.lc_trk_g1_5
 (25 6)  (953 342)  (953 342)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 343)  (951 343)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (25 7)  (953 343)  (953 343)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (14 8)  (942 344)  (942 344)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (15 8)  (943 344)  (943 344)  routing T_18_21.sp4_v_t_28 <X> T_18_21.lc_trk_g2_1
 (16 8)  (944 344)  (944 344)  routing T_18_21.sp4_v_t_28 <X> T_18_21.lc_trk_g2_1
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (943 345)  (943 345)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (16 9)  (944 345)  (944 345)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (25 10)  (953 346)  (953 346)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g2_6
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 347)  (951 347)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g2_6
 (24 11)  (952 347)  (952 347)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g2_6
 (25 11)  (953 347)  (953 347)  routing T_18_21.sp4_h_r_46 <X> T_18_21.lc_trk_g2_6
 (14 12)  (942 348)  (942 348)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (954 348)  (954 348)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 348)  (955 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 348)  (956 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 348)  (963 348)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.input_2_6
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (14 13)  (942 349)  (942 349)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (15 13)  (943 349)  (943 349)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 349)  (956 349)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 349)  (958 349)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 349)  (960 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 349)  (962 349)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.input_2_6
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (953 350)  (953 350)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 350)  (958 350)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 350)  (961 350)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 350)  (962 350)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 350)  (964 350)  LC_7 Logic Functioning bit
 (38 14)  (966 350)  (966 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (50 14)  (978 350)  (978 350)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 351)  (951 351)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (28 15)  (956 351)  (956 351)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 351)  (964 351)  LC_7 Logic Functioning bit
 (38 15)  (966 351)  (966 351)  LC_7 Logic Functioning bit
 (40 15)  (968 351)  (968 351)  LC_7 Logic Functioning bit
 (42 15)  (970 351)  (970 351)  LC_7 Logic Functioning bit
 (43 15)  (971 351)  (971 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (12 10)  (994 346)  (994 346)  routing T_19_21.sp4_v_t_39 <X> T_19_21.sp4_h_l_45
 (11 11)  (993 347)  (993 347)  routing T_19_21.sp4_v_t_39 <X> T_19_21.sp4_h_l_45
 (13 11)  (995 347)  (995 347)  routing T_19_21.sp4_v_t_39 <X> T_19_21.sp4_h_l_45


LogicTile_20_21

 (5 11)  (1041 347)  (1041 347)  routing T_20_21.sp4_h_l_43 <X> T_20_21.sp4_v_t_43


IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


LogicTile_1_20

 (10 0)  (28 320)  (28 320)  routing T_1_20.sp4_v_t_45 <X> T_1_20.sp4_h_r_1
 (22 0)  (40 320)  (40 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (44 320)  (44 320)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 320)  (47 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 320)  (49 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 320)  (50 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 320)  (51 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 320)  (52 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 320)  (55 320)  LC_0 Logic Functioning bit
 (39 0)  (57 320)  (57 320)  LC_0 Logic Functioning bit
 (45 0)  (63 320)  (63 320)  LC_0 Logic Functioning bit
 (26 1)  (44 321)  (44 321)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 321)  (45 321)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 321)  (47 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 321)  (48 321)  routing T_1_20.lc_trk_g0_3 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 321)  (49 321)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 321)  (54 321)  LC_0 Logic Functioning bit
 (37 1)  (55 321)  (55 321)  LC_0 Logic Functioning bit
 (38 1)  (56 321)  (56 321)  LC_0 Logic Functioning bit
 (39 1)  (57 321)  (57 321)  LC_0 Logic Functioning bit
 (44 1)  (62 321)  (62 321)  LC_0 Logic Functioning bit
 (51 1)  (69 321)  (69 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 322)  (18 322)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (20 322)  (20 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 323)  (18 323)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (22 6)  (40 326)  (40 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (14 11)  (32 331)  (32 331)  routing T_1_20.sp4_h_l_17 <X> T_1_20.lc_trk_g2_4
 (15 11)  (33 331)  (33 331)  routing T_1_20.sp4_h_l_17 <X> T_1_20.lc_trk_g2_4
 (16 11)  (34 331)  (34 331)  routing T_1_20.sp4_h_l_17 <X> T_1_20.lc_trk_g2_4
 (17 11)  (35 331)  (35 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (18 334)  (18 334)  routing T_1_20.lc_trk_g2_4 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 334)  (19 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 334)  (43 334)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6
 (1 15)  (19 335)  (19 335)  routing T_1_20.lc_trk_g2_4 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 335)  (40 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (41 335)  (41 335)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6
 (24 15)  (42 335)  (42 335)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6
 (25 15)  (43 335)  (43 335)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6


LogicTile_2_20

 (27 0)  (99 320)  (99 320)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 320)  (101 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (108 320)  (108 320)  LC_0 Logic Functioning bit
 (38 0)  (110 320)  (110 320)  LC_0 Logic Functioning bit
 (41 0)  (113 320)  (113 320)  LC_0 Logic Functioning bit
 (43 0)  (115 320)  (115 320)  LC_0 Logic Functioning bit
 (45 0)  (117 320)  (117 320)  LC_0 Logic Functioning bit
 (47 0)  (119 320)  (119 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (87 321)  (87 321)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g0_0
 (16 1)  (88 321)  (88 321)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g0_0
 (17 1)  (89 321)  (89 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (101 321)  (101 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (44 1)  (116 321)  (116 321)  LC_0 Logic Functioning bit
 (53 1)  (125 321)  (125 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 322)  (72 322)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (74 322)  (74 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 323)  (72 323)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (14 4)  (86 324)  (86 324)  routing T_2_20.wire_logic_cluster/lc_0/out <X> T_2_20.lc_trk_g1_0
 (17 5)  (89 325)  (89 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 6)  (76 326)  (76 326)  routing T_2_20.sp4_v_b_7 <X> T_2_20.sp4_v_t_38
 (6 6)  (78 326)  (78 326)  routing T_2_20.sp4_v_b_7 <X> T_2_20.sp4_v_t_38
 (9 6)  (81 326)  (81 326)  routing T_2_20.sp4_h_r_1 <X> T_2_20.sp4_h_l_41
 (10 6)  (82 326)  (82 326)  routing T_2_20.sp4_h_r_1 <X> T_2_20.sp4_h_l_41
 (13 6)  (85 326)  (85 326)  routing T_2_20.sp4_h_r_5 <X> T_2_20.sp4_v_t_40
 (8 7)  (80 327)  (80 327)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_v_t_41
 (12 7)  (84 327)  (84 327)  routing T_2_20.sp4_h_r_5 <X> T_2_20.sp4_v_t_40
 (0 14)  (72 334)  (72 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 334)  (73 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (84 334)  (84 334)  routing T_2_20.sp4_v_t_46 <X> T_2_20.sp4_h_l_46
 (15 14)  (87 334)  (87 334)  routing T_2_20.sp4_h_l_16 <X> T_2_20.lc_trk_g3_5
 (16 14)  (88 334)  (88 334)  routing T_2_20.sp4_h_l_16 <X> T_2_20.lc_trk_g3_5
 (17 14)  (89 334)  (89 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (72 335)  (72 335)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 335)  (73 335)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (83 335)  (83 335)  routing T_2_20.sp4_v_t_46 <X> T_2_20.sp4_h_l_46
 (18 15)  (90 335)  (90 335)  routing T_2_20.sp4_h_l_16 <X> T_2_20.lc_trk_g3_5


LogicTile_3_20

 (27 0)  (153 320)  (153 320)  routing T_3_20.lc_trk_g1_0 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 320)  (155 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 320)  (157 320)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 320)  (158 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 320)  (159 320)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 320)  (162 320)  LC_0 Logic Functioning bit
 (38 0)  (164 320)  (164 320)  LC_0 Logic Functioning bit
 (45 0)  (171 320)  (171 320)  LC_0 Logic Functioning bit
 (36 1)  (162 321)  (162 321)  LC_0 Logic Functioning bit
 (38 1)  (164 321)  (164 321)  LC_0 Logic Functioning bit
 (44 1)  (170 321)  (170 321)  LC_0 Logic Functioning bit
 (46 1)  (172 321)  (172 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (126 322)  (126 322)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (135 322)  (135 322)  routing T_3_20.sp4_h_r_10 <X> T_3_20.sp4_h_l_36
 (10 2)  (136 322)  (136 322)  routing T_3_20.sp4_h_r_10 <X> T_3_20.sp4_h_l_36
 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (5 4)  (131 324)  (131 324)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_h_r_3
 (14 4)  (140 324)  (140 324)  routing T_3_20.wire_logic_cluster/lc_0/out <X> T_3_20.lc_trk_g1_0
 (4 5)  (130 325)  (130 325)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_h_r_3
 (6 5)  (132 325)  (132 325)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_h_r_3
 (17 5)  (143 325)  (143 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (134 326)  (134 326)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_h_l_41
 (10 6)  (136 326)  (136 326)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_h_l_41
 (12 6)  (138 326)  (138 326)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_h_l_40
 (12 7)  (138 327)  (138 327)  routing T_3_20.sp4_h_l_40 <X> T_3_20.sp4_v_t_40
 (13 7)  (139 327)  (139 327)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_h_l_40
 (4 9)  (130 329)  (130 329)  routing T_3_20.sp4_v_t_36 <X> T_3_20.sp4_h_r_6
 (8 9)  (134 329)  (134 329)  routing T_3_20.sp4_h_l_36 <X> T_3_20.sp4_v_b_7
 (9 9)  (135 329)  (135 329)  routing T_3_20.sp4_h_l_36 <X> T_3_20.sp4_v_b_7
 (10 9)  (136 329)  (136 329)  routing T_3_20.sp4_h_l_36 <X> T_3_20.sp4_v_b_7
 (17 10)  (143 330)  (143 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (144 331)  (144 331)  routing T_3_20.sp4_r_v_b_37 <X> T_3_20.lc_trk_g2_5
 (13 12)  (139 332)  (139 332)  routing T_3_20.sp4_v_t_46 <X> T_3_20.sp4_v_b_11
 (0 14)  (126 334)  (126 334)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 334)  (127 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (137 334)  (137 334)  routing T_3_20.sp4_h_r_5 <X> T_3_20.sp4_v_t_46
 (13 14)  (139 334)  (139 334)  routing T_3_20.sp4_h_r_5 <X> T_3_20.sp4_v_t_46
 (15 14)  (141 334)  (141 334)  routing T_3_20.sp4_h_l_24 <X> T_3_20.lc_trk_g3_5
 (16 14)  (142 334)  (142 334)  routing T_3_20.sp4_h_l_24 <X> T_3_20.lc_trk_g3_5
 (17 14)  (143 334)  (143 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (144 334)  (144 334)  routing T_3_20.sp4_h_l_24 <X> T_3_20.lc_trk_g3_5
 (0 15)  (126 335)  (126 335)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 335)  (127 335)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (8 15)  (134 335)  (134 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (9 15)  (135 335)  (135 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (10 15)  (136 335)  (136 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (12 15)  (138 335)  (138 335)  routing T_3_20.sp4_h_r_5 <X> T_3_20.sp4_v_t_46


LogicTile_4_20

 (26 0)  (206 320)  (206 320)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 320)  (207 320)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 320)  (211 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 320)  (213 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 320)  (214 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 320)  (217 320)  LC_0 Logic Functioning bit
 (39 0)  (219 320)  (219 320)  LC_0 Logic Functioning bit
 (45 0)  (225 320)  (225 320)  LC_0 Logic Functioning bit
 (26 1)  (206 321)  (206 321)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 321)  (208 321)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 321)  (210 321)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 321)  (216 321)  LC_0 Logic Functioning bit
 (37 1)  (217 321)  (217 321)  LC_0 Logic Functioning bit
 (38 1)  (218 321)  (218 321)  LC_0 Logic Functioning bit
 (39 1)  (219 321)  (219 321)  LC_0 Logic Functioning bit
 (44 1)  (224 321)  (224 321)  LC_0 Logic Functioning bit
 (48 1)  (228 321)  (228 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 322)  (180 322)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (180 323)  (180 323)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (6 3)  (186 323)  (186 323)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_h_l_37
 (22 5)  (202 325)  (202 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (203 325)  (203 325)  routing T_4_20.sp4_v_b_18 <X> T_4_20.lc_trk_g1_2
 (24 5)  (204 325)  (204 325)  routing T_4_20.sp4_v_b_18 <X> T_4_20.lc_trk_g1_2
 (12 6)  (192 326)  (192 326)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_40
 (11 7)  (191 327)  (191 327)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_40
 (13 7)  (193 327)  (193 327)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_l_40
 (4 8)  (184 328)  (184 328)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_v_b_6
 (6 8)  (186 328)  (186 328)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_v_b_6
 (4 9)  (184 329)  (184 329)  routing T_4_20.sp4_v_t_36 <X> T_4_20.sp4_h_r_6
 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (15 11)  (195 331)  (195 331)  routing T_4_20.tnr_op_4 <X> T_4_20.lc_trk_g2_4
 (17 11)  (197 331)  (197 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (202 331)  (202 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (203 331)  (203 331)  routing T_4_20.sp4_h_r_30 <X> T_4_20.lc_trk_g2_6
 (24 11)  (204 331)  (204 331)  routing T_4_20.sp4_h_r_30 <X> T_4_20.lc_trk_g2_6
 (25 11)  (205 331)  (205 331)  routing T_4_20.sp4_h_r_30 <X> T_4_20.lc_trk_g2_6
 (0 14)  (180 334)  (180 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 334)  (181 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (194 334)  (194 334)  routing T_4_20.sp4_v_b_36 <X> T_4_20.lc_trk_g3_4
 (1 15)  (181 335)  (181 335)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 335)  (194 335)  routing T_4_20.sp4_v_b_36 <X> T_4_20.lc_trk_g3_4
 (16 15)  (196 335)  (196 335)  routing T_4_20.sp4_v_b_36 <X> T_4_20.lc_trk_g3_4
 (17 15)  (197 335)  (197 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_5_20

 (25 0)  (259 320)  (259 320)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g0_2
 (26 0)  (260 320)  (260 320)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 320)  (261 320)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 320)  (263 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 320)  (265 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 320)  (267 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 320)  (268 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (17 1)  (251 321)  (251 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (256 321)  (256 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 321)  (259 321)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g0_2
 (26 1)  (260 321)  (260 321)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 321)  (264 321)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 321)  (266 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (267 321)  (267 321)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_0
 (35 1)  (269 321)  (269 321)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_0
 (47 1)  (281 321)  (281 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (25 2)  (259 322)  (259 322)  routing T_5_20.wire_logic_cluster/lc_6/out <X> T_5_20.lc_trk_g0_6
 (27 2)  (261 322)  (261 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 322)  (262 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 322)  (264 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 322)  (265 322)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (37 2)  (271 322)  (271 322)  LC_1 Logic Functioning bit
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (40 2)  (274 322)  (274 322)  LC_1 Logic Functioning bit
 (41 2)  (275 322)  (275 322)  LC_1 Logic Functioning bit
 (42 2)  (276 322)  (276 322)  LC_1 Logic Functioning bit
 (43 2)  (277 322)  (277 322)  LC_1 Logic Functioning bit
 (48 2)  (282 322)  (282 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (248 323)  (248 323)  routing T_5_20.sp4_h_r_4 <X> T_5_20.lc_trk_g0_4
 (15 3)  (249 323)  (249 323)  routing T_5_20.sp4_h_r_4 <X> T_5_20.lc_trk_g0_4
 (16 3)  (250 323)  (250 323)  routing T_5_20.sp4_h_r_4 <X> T_5_20.lc_trk_g0_4
 (17 3)  (251 323)  (251 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (256 323)  (256 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (260 323)  (260 323)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 323)  (261 323)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 323)  (262 323)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 323)  (264 323)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (39 3)  (273 323)  (273 323)  LC_1 Logic Functioning bit
 (41 3)  (275 323)  (275 323)  LC_1 Logic Functioning bit
 (43 3)  (277 323)  (277 323)  LC_1 Logic Functioning bit
 (47 3)  (281 323)  (281 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (9 4)  (243 324)  (243 324)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_h_r_4
 (10 4)  (244 324)  (244 324)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_h_r_4
 (21 4)  (255 324)  (255 324)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (257 324)  (257 324)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (24 4)  (258 324)  (258 324)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (25 4)  (259 324)  (259 324)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g1_2
 (26 4)  (260 324)  (260 324)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 324)  (261 324)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 324)  (263 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 324)  (265 324)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 324)  (266 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 324)  (267 324)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 324)  (268 324)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 324)  (269 324)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.input_2_2
 (36 4)  (270 324)  (270 324)  LC_2 Logic Functioning bit
 (21 5)  (255 325)  (255 325)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (22 5)  (256 325)  (256 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (259 325)  (259 325)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g1_2
 (26 5)  (260 325)  (260 325)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 325)  (263 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 325)  (264 325)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 325)  (266 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (47 5)  (281 325)  (281 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (245 326)  (245 326)  routing T_5_20.sp4_v_b_9 <X> T_5_20.sp4_v_t_40
 (13 6)  (247 326)  (247 326)  routing T_5_20.sp4_v_b_9 <X> T_5_20.sp4_v_t_40
 (16 6)  (250 326)  (250 326)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g1_5
 (17 6)  (251 326)  (251 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (252 326)  (252 326)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g1_5
 (26 6)  (260 326)  (260 326)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 326)  (261 326)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 326)  (263 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 326)  (264 326)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 326)  (265 326)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 326)  (270 326)  LC_3 Logic Functioning bit
 (18 7)  (252 327)  (252 327)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g1_5
 (27 7)  (261 327)  (261 327)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 327)  (262 327)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 327)  (265 327)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 327)  (266 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (268 327)  (268 327)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.input_2_3
 (35 7)  (269 327)  (269 327)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.input_2_3
 (51 7)  (285 327)  (285 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (248 328)  (248 328)  routing T_5_20.sp4_v_b_24 <X> T_5_20.lc_trk_g2_0
 (15 8)  (249 328)  (249 328)  routing T_5_20.tnr_op_1 <X> T_5_20.lc_trk_g2_1
 (17 8)  (251 328)  (251 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (259 328)  (259 328)  routing T_5_20.sp4_v_b_26 <X> T_5_20.lc_trk_g2_2
 (26 8)  (260 328)  (260 328)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 328)  (261 328)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 328)  (270 328)  LC_4 Logic Functioning bit
 (16 9)  (250 329)  (250 329)  routing T_5_20.sp4_v_b_24 <X> T_5_20.lc_trk_g2_0
 (17 9)  (251 329)  (251 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 329)  (257 329)  routing T_5_20.sp4_v_b_26 <X> T_5_20.lc_trk_g2_2
 (26 9)  (260 329)  (260 329)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 329)  (264 329)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 329)  (267 329)  routing T_5_20.lc_trk_g2_0 <X> T_5_20.input_2_4
 (47 9)  (281 329)  (281 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (26 10)  (260 330)  (260 330)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 330)  (261 330)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 330)  (265 330)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 330)  (270 330)  LC_5 Logic Functioning bit
 (46 10)  (280 330)  (280 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (251 331)  (251 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (256 331)  (256 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (258 331)  (258 331)  routing T_5_20.tnr_op_6 <X> T_5_20.lc_trk_g2_6
 (27 11)  (261 331)  (261 331)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 331)  (262 331)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 331)  (264 331)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 331)  (265 331)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 331)  (266 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 331)  (268 331)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.input_2_5
 (35 11)  (269 331)  (269 331)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.input_2_5
 (21 12)  (255 332)  (255 332)  routing T_5_20.sp4_v_t_22 <X> T_5_20.lc_trk_g3_3
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 332)  (257 332)  routing T_5_20.sp4_v_t_22 <X> T_5_20.lc_trk_g3_3
 (26 12)  (260 332)  (260 332)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 332)  (261 332)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 332)  (262 332)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (46 12)  (280 332)  (280 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (286 332)  (286 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (249 333)  (249 333)  routing T_5_20.tnr_op_0 <X> T_5_20.lc_trk_g3_0
 (17 13)  (251 333)  (251 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (255 333)  (255 333)  routing T_5_20.sp4_v_t_22 <X> T_5_20.lc_trk_g3_3
 (22 13)  (256 333)  (256 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 333)  (257 333)  routing T_5_20.sp4_v_b_42 <X> T_5_20.lc_trk_g3_2
 (24 13)  (258 333)  (258 333)  routing T_5_20.sp4_v_b_42 <X> T_5_20.lc_trk_g3_2
 (28 13)  (262 333)  (262 333)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 333)  (266 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (270 333)  (270 333)  LC_6 Logic Functioning bit
 (37 13)  (271 333)  (271 333)  LC_6 Logic Functioning bit
 (48 13)  (282 333)  (282 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (285 333)  (285 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (255 334)  (255 334)  routing T_5_20.sp4_h_r_39 <X> T_5_20.lc_trk_g3_7
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (257 334)  (257 334)  routing T_5_20.sp4_h_r_39 <X> T_5_20.lc_trk_g3_7
 (24 14)  (258 334)  (258 334)  routing T_5_20.sp4_h_r_39 <X> T_5_20.lc_trk_g3_7
 (26 14)  (260 334)  (260 334)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 334)  (263 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 334)  (267 334)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 334)  (268 334)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 334)  (270 334)  LC_7 Logic Functioning bit
 (50 14)  (284 334)  (284 334)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (249 335)  (249 335)  routing T_5_20.sp4_v_t_33 <X> T_5_20.lc_trk_g3_4
 (16 15)  (250 335)  (250 335)  routing T_5_20.sp4_v_t_33 <X> T_5_20.lc_trk_g3_4
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (261 335)  (261 335)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 335)  (262 335)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 335)  (264 335)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 335)  (265 335)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (51 15)  (285 335)  (285 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_20

 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (311 320)  (311 320)  routing T_6_20.sp4_v_b_19 <X> T_6_20.lc_trk_g0_3
 (24 0)  (312 320)  (312 320)  routing T_6_20.sp4_v_b_19 <X> T_6_20.lc_trk_g0_3
 (25 0)  (313 320)  (313 320)  routing T_6_20.sp4_v_b_2 <X> T_6_20.lc_trk_g0_2
 (26 0)  (314 320)  (314 320)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 320)  (316 320)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 320)  (318 320)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (43 0)  (331 320)  (331 320)  LC_0 Logic Functioning bit
 (14 1)  (302 321)  (302 321)  routing T_6_20.sp4_h_r_0 <X> T_6_20.lc_trk_g0_0
 (15 1)  (303 321)  (303 321)  routing T_6_20.sp4_h_r_0 <X> T_6_20.lc_trk_g0_0
 (16 1)  (304 321)  (304 321)  routing T_6_20.sp4_h_r_0 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (311 321)  (311 321)  routing T_6_20.sp4_v_b_2 <X> T_6_20.lc_trk_g0_2
 (27 1)  (315 321)  (315 321)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 321)  (316 321)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (38 1)  (326 321)  (326 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (40 1)  (328 321)  (328 321)  LC_0 Logic Functioning bit
 (41 1)  (329 321)  (329 321)  LC_0 Logic Functioning bit
 (42 1)  (330 321)  (330 321)  LC_0 Logic Functioning bit
 (43 1)  (331 321)  (331 321)  LC_0 Logic Functioning bit
 (53 1)  (341 321)  (341 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (292 322)  (292 322)  routing T_6_20.sp4_v_b_4 <X> T_6_20.sp4_v_t_37
 (6 2)  (294 322)  (294 322)  routing T_6_20.sp4_v_b_4 <X> T_6_20.sp4_v_t_37
 (14 2)  (302 322)  (302 322)  routing T_6_20.sp4_h_l_1 <X> T_6_20.lc_trk_g0_4
 (25 2)  (313 322)  (313 322)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (26 2)  (314 322)  (314 322)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 322)  (319 322)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (42 2)  (330 322)  (330 322)  LC_1 Logic Functioning bit
 (43 2)  (331 322)  (331 322)  LC_1 Logic Functioning bit
 (50 2)  (338 322)  (338 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (11 3)  (299 323)  (299 323)  routing T_6_20.sp4_h_r_6 <X> T_6_20.sp4_h_l_39
 (13 3)  (301 323)  (301 323)  routing T_6_20.sp4_h_r_6 <X> T_6_20.sp4_h_l_39
 (15 3)  (303 323)  (303 323)  routing T_6_20.sp4_h_l_1 <X> T_6_20.lc_trk_g0_4
 (16 3)  (304 323)  (304 323)  routing T_6_20.sp4_h_l_1 <X> T_6_20.lc_trk_g0_4
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 323)  (311 323)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (24 3)  (312 323)  (312 323)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (25 3)  (313 323)  (313 323)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (26 3)  (314 323)  (314 323)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 323)  (315 323)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 323)  (316 323)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 323)  (318 323)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 323)  (319 323)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (40 3)  (328 323)  (328 323)  LC_1 Logic Functioning bit
 (41 3)  (329 323)  (329 323)  LC_1 Logic Functioning bit
 (42 3)  (330 323)  (330 323)  LC_1 Logic Functioning bit
 (43 3)  (331 323)  (331 323)  LC_1 Logic Functioning bit
 (26 4)  (314 324)  (314 324)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 324)  (315 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (37 4)  (325 324)  (325 324)  LC_2 Logic Functioning bit
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (39 4)  (327 324)  (327 324)  LC_2 Logic Functioning bit
 (41 4)  (329 324)  (329 324)  LC_2 Logic Functioning bit
 (42 4)  (330 324)  (330 324)  LC_2 Logic Functioning bit
 (43 4)  (331 324)  (331 324)  LC_2 Logic Functioning bit
 (50 4)  (338 324)  (338 324)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (302 325)  (302 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (16 5)  (304 325)  (304 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (314 325)  (314 325)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (38 5)  (326 325)  (326 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (40 5)  (328 325)  (328 325)  LC_2 Logic Functioning bit
 (41 5)  (329 325)  (329 325)  LC_2 Logic Functioning bit
 (42 5)  (330 325)  (330 325)  LC_2 Logic Functioning bit
 (43 5)  (331 325)  (331 325)  LC_2 Logic Functioning bit
 (11 6)  (299 326)  (299 326)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_v_t_40
 (13 6)  (301 326)  (301 326)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_v_t_40
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.wire_logic_cluster/lc_5/out <X> T_6_20.lc_trk_g1_5
 (21 6)  (309 326)  (309 326)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 326)  (313 326)  routing T_6_20.bnr_op_6 <X> T_6_20.lc_trk_g1_6
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (37 6)  (325 326)  (325 326)  LC_3 Logic Functioning bit
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (41 6)  (329 326)  (329 326)  LC_3 Logic Functioning bit
 (42 6)  (330 326)  (330 326)  LC_3 Logic Functioning bit
 (43 6)  (331 326)  (331 326)  LC_3 Logic Functioning bit
 (50 6)  (338 326)  (338 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (303 327)  (303 327)  routing T_6_20.bot_op_4 <X> T_6_20.lc_trk_g1_4
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (310 327)  (310 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (313 327)  (313 327)  routing T_6_20.bnr_op_6 <X> T_6_20.lc_trk_g1_6
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (37 7)  (325 327)  (325 327)  LC_3 Logic Functioning bit
 (38 7)  (326 327)  (326 327)  LC_3 Logic Functioning bit
 (41 7)  (329 327)  (329 327)  LC_3 Logic Functioning bit
 (42 7)  (330 327)  (330 327)  LC_3 Logic Functioning bit
 (43 7)  (331 327)  (331 327)  LC_3 Logic Functioning bit
 (22 8)  (310 328)  (310 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (311 328)  (311 328)  routing T_6_20.sp12_v_b_19 <X> T_6_20.lc_trk_g2_3
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 328)  (316 328)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (37 8)  (325 328)  (325 328)  LC_4 Logic Functioning bit
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (39 8)  (327 328)  (327 328)  LC_4 Logic Functioning bit
 (41 8)  (329 328)  (329 328)  LC_4 Logic Functioning bit
 (42 8)  (330 328)  (330 328)  LC_4 Logic Functioning bit
 (43 8)  (331 328)  (331 328)  LC_4 Logic Functioning bit
 (50 8)  (338 328)  (338 328)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (309 329)  (309 329)  routing T_6_20.sp12_v_b_19 <X> T_6_20.lc_trk_g2_3
 (26 9)  (314 329)  (314 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 329)  (315 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 329)  (316 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 329)  (318 329)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 329)  (319 329)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 329)  (324 329)  LC_4 Logic Functioning bit
 (37 9)  (325 329)  (325 329)  LC_4 Logic Functioning bit
 (38 9)  (326 329)  (326 329)  LC_4 Logic Functioning bit
 (39 9)  (327 329)  (327 329)  LC_4 Logic Functioning bit
 (40 9)  (328 329)  (328 329)  LC_4 Logic Functioning bit
 (41 9)  (329 329)  (329 329)  LC_4 Logic Functioning bit
 (42 9)  (330 329)  (330 329)  LC_4 Logic Functioning bit
 (43 9)  (331 329)  (331 329)  LC_4 Logic Functioning bit
 (26 10)  (314 330)  (314 330)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (319 330)  (319 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (38 10)  (326 330)  (326 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (4 11)  (292 331)  (292 331)  routing T_6_20.sp4_v_b_1 <X> T_6_20.sp4_h_l_43
 (27 11)  (315 331)  (315 331)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (325 331)  (325 331)  LC_5 Logic Functioning bit
 (39 11)  (327 331)  (327 331)  LC_5 Logic Functioning bit
 (44 11)  (332 331)  (332 331)  LC_5 Logic Functioning bit
 (14 12)  (302 332)  (302 332)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g3_0
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (312 332)  (312 332)  routing T_6_20.tnr_op_3 <X> T_6_20.lc_trk_g3_3
 (26 12)  (314 332)  (314 332)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 332)  (321 332)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 332)  (324 332)  LC_6 Logic Functioning bit
 (38 12)  (326 332)  (326 332)  LC_6 Logic Functioning bit
 (15 13)  (303 333)  (303 333)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (310 333)  (310 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (315 333)  (315 333)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 333)  (319 333)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (39 13)  (327 333)  (327 333)  LC_6 Logic Functioning bit
 (46 13)  (334 333)  (334 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 334)  (292 334)  routing T_6_20.sp4_v_b_1 <X> T_6_20.sp4_v_t_44
 (6 14)  (294 334)  (294 334)  routing T_6_20.sp4_v_b_1 <X> T_6_20.sp4_v_t_44
 (11 14)  (299 334)  (299 334)  routing T_6_20.sp4_v_b_8 <X> T_6_20.sp4_v_t_46
 (14 14)  (302 334)  (302 334)  routing T_6_20.sp12_v_t_3 <X> T_6_20.lc_trk_g3_4
 (15 14)  (303 334)  (303 334)  routing T_6_20.sp4_h_l_24 <X> T_6_20.lc_trk_g3_5
 (16 14)  (304 334)  (304 334)  routing T_6_20.sp4_h_l_24 <X> T_6_20.lc_trk_g3_5
 (17 14)  (305 334)  (305 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 334)  (306 334)  routing T_6_20.sp4_h_l_24 <X> T_6_20.lc_trk_g3_5
 (25 14)  (313 334)  (313 334)  routing T_6_20.sp4_h_r_38 <X> T_6_20.lc_trk_g3_6
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 334)  (322 334)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (37 14)  (325 334)  (325 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (1 15)  (289 335)  (289 335)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (300 335)  (300 335)  routing T_6_20.sp4_v_b_8 <X> T_6_20.sp4_v_t_46
 (14 15)  (302 335)  (302 335)  routing T_6_20.sp12_v_t_3 <X> T_6_20.lc_trk_g3_4
 (15 15)  (303 335)  (303 335)  routing T_6_20.sp12_v_t_3 <X> T_6_20.lc_trk_g3_4
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (310 335)  (310 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (311 335)  (311 335)  routing T_6_20.sp4_h_r_38 <X> T_6_20.lc_trk_g3_6
 (24 15)  (312 335)  (312 335)  routing T_6_20.sp4_h_r_38 <X> T_6_20.lc_trk_g3_6
 (27 15)  (315 335)  (315 335)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (324 335)  (324 335)  LC_7 Logic Functioning bit
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (38 15)  (326 335)  (326 335)  LC_7 Logic Functioning bit
 (39 15)  (327 335)  (327 335)  LC_7 Logic Functioning bit
 (40 15)  (328 335)  (328 335)  LC_7 Logic Functioning bit
 (42 15)  (330 335)  (330 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 320)  (373 320)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 320)  (375 320)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 320)  (376 320)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 320)  (378 320)  LC_0 Logic Functioning bit
 (38 0)  (380 320)  (380 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (52 0)  (394 320)  (394 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (44 1)  (386 321)  (386 321)  LC_0 Logic Functioning bit
 (51 1)  (393 321)  (393 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (5 3)  (347 323)  (347 323)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_t_37
 (14 4)  (356 324)  (356 324)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g1_0
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (11 6)  (353 326)  (353 326)  routing T_7_20.sp4_v_b_9 <X> T_7_20.sp4_v_t_40
 (13 6)  (355 326)  (355 326)  routing T_7_20.sp4_v_b_9 <X> T_7_20.sp4_v_t_40
 (13 7)  (355 327)  (355 327)  routing T_7_20.sp4_v_b_0 <X> T_7_20.sp4_h_l_40
 (4 8)  (346 328)  (346 328)  routing T_7_20.sp4_h_l_43 <X> T_7_20.sp4_v_b_6
 (9 8)  (351 328)  (351 328)  routing T_7_20.sp4_v_t_42 <X> T_7_20.sp4_h_r_7
 (5 9)  (347 329)  (347 329)  routing T_7_20.sp4_h_l_43 <X> T_7_20.sp4_v_b_6
 (11 10)  (353 330)  (353 330)  routing T_7_20.sp4_v_b_0 <X> T_7_20.sp4_v_t_45
 (13 10)  (355 330)  (355 330)  routing T_7_20.sp4_v_b_0 <X> T_7_20.sp4_v_t_45
 (14 11)  (356 331)  (356 331)  routing T_7_20.sp4_r_v_b_36 <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (8 12)  (350 332)  (350 332)  routing T_7_20.sp4_h_l_47 <X> T_7_20.sp4_h_r_10
 (11 12)  (353 332)  (353 332)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_11
 (13 12)  (355 332)  (355 332)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_11
 (0 14)  (342 334)  (342 334)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 334)  (356 334)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g3_4
 (1 15)  (343 335)  (343 335)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (14 15)  (356 335)  (356 335)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g3_4
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


RAM_Tile_8_20

 (5 2)  (401 322)  (401 322)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_h_l_37
 (6 3)  (402 323)  (402 323)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_h_l_37
 (10 13)  (406 333)  (406 333)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_b_10


LogicTile_9_20

 (26 0)  (464 320)  (464 320)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (38 0)  (476 320)  (476 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (46 0)  (484 320)  (484 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 321)  (475 321)  LC_0 Logic Functioning bit
 (39 1)  (477 321)  (477 321)  LC_0 Logic Functioning bit
 (44 1)  (482 321)  (482 321)  LC_0 Logic Functioning bit
 (48 1)  (486 321)  (486 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 323)  (438 323)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (14 4)  (452 324)  (452 324)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g1_0
 (14 5)  (452 325)  (452 325)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g1_0
 (15 5)  (453 325)  (453 325)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g1_0
 (16 5)  (454 325)  (454 325)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 6)  (453 326)  (453 326)  routing T_9_20.top_op_5 <X> T_9_20.lc_trk_g1_5
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (8 7)  (446 327)  (446 327)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_41
 (10 7)  (448 327)  (448 327)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_41
 (18 7)  (456 327)  (456 327)  routing T_9_20.top_op_5 <X> T_9_20.lc_trk_g1_5
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 334)  (450 334)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_l_46
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (438 335)  (438 335)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 335)  (439 335)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (449 335)  (449 335)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_l_46
 (13 15)  (451 335)  (451 335)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_l_46
 (18 15)  (456 335)  (456 335)  routing T_9_20.sp4_r_v_b_45 <X> T_9_20.lc_trk_g3_5


LogicTile_10_20

 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (44 1)  (536 321)  (536 321)  LC_0 Logic Functioning bit
 (48 1)  (540 321)  (540 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (4 3)  (496 323)  (496 323)  routing T_10_20.sp4_v_b_7 <X> T_10_20.sp4_h_l_37
 (14 4)  (506 324)  (506 324)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 10)  (497 330)  (497 330)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_l_43
 (15 10)  (507 330)  (507 330)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g2_5
 (16 10)  (508 330)  (508 330)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (6 11)  (498 331)  (498 331)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_l_43
 (0 14)  (492 334)  (492 334)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (505 334)  (505 334)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_v_t_46
 (15 14)  (507 334)  (507 334)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g3_5
 (16 14)  (508 334)  (508 334)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 334)  (510 334)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g3_5
 (0 15)  (492 335)  (492 335)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 335)  (493 335)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (504 335)  (504 335)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_v_t_46
 (18 15)  (510 335)  (510 335)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g3_5


LogicTile_11_20

 (6 0)  (552 320)  (552 320)  routing T_11_20.sp4_v_t_44 <X> T_11_20.sp4_v_b_0
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (37 0)  (583 320)  (583 320)  LC_0 Logic Functioning bit
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (5 1)  (551 321)  (551 321)  routing T_11_20.sp4_v_t_44 <X> T_11_20.sp4_v_b_0
 (8 1)  (554 321)  (554 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (9 1)  (555 321)  (555 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (10 1)  (556 321)  (556 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (38 1)  (584 321)  (584 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 322)  (574 322)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (0 3)  (546 323)  (546 323)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.input_2_1
 (35 3)  (581 323)  (581 323)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (0 4)  (546 324)  (546 324)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (1 4)  (547 324)  (547 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.sp12_h_r_2 <X> T_11_20.lc_trk_g1_2
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 325)  (546 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (1 5)  (547 325)  (547 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (570 325)  (570 325)  routing T_11_20.sp12_h_r_2 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.sp12_h_r_2 <X> T_11_20.lc_trk_g1_2
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (46 6)  (592 326)  (592 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (21 8)  (567 328)  (567 328)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g2_3
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 328)  (570 328)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g2_3
 (14 9)  (560 329)  (560 329)  routing T_11_20.tnl_op_0 <X> T_11_20.lc_trk_g2_0
 (15 9)  (561 329)  (561 329)  routing T_11_20.tnl_op_0 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (15 10)  (561 330)  (561 330)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (567 330)  (567 330)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 330)  (570 330)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g2_7
 (13 11)  (559 331)  (559 331)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_l_45
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (14 12)  (560 332)  (560 332)  routing T_11_20.sp4_v_t_21 <X> T_11_20.lc_trk_g3_0
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (571 332)  (571 332)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (8 13)  (554 333)  (554 333)  routing T_11_20.sp4_h_l_47 <X> T_11_20.sp4_v_b_10
 (9 13)  (555 333)  (555 333)  routing T_11_20.sp4_h_l_47 <X> T_11_20.sp4_v_b_10
 (14 13)  (560 333)  (560 333)  routing T_11_20.sp4_v_t_21 <X> T_11_20.lc_trk_g3_0
 (16 13)  (562 333)  (562 333)  routing T_11_20.sp4_v_t_21 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 333)  (570 333)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (16 14)  (562 334)  (562 334)  routing T_11_20.sp4_v_t_16 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 334)  (564 334)  routing T_11_20.sp4_v_t_16 <X> T_11_20.lc_trk_g3_5
 (25 14)  (571 334)  (571 334)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g3_6
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g3_6


LogicTile_12_20

 (10 0)  (610 320)  (610 320)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_h_r_1
 (14 0)  (614 320)  (614 320)  routing T_12_20.lft_op_0 <X> T_12_20.lc_trk_g0_0
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 320)  (623 320)  routing T_12_20.sp12_h_r_11 <X> T_12_20.lc_trk_g0_3
 (13 1)  (613 321)  (613 321)  routing T_12_20.sp4_v_t_44 <X> T_12_20.sp4_h_r_2
 (15 1)  (615 321)  (615 321)  routing T_12_20.lft_op_0 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (4 2)  (604 322)  (604 322)  routing T_12_20.sp4_v_b_0 <X> T_12_20.sp4_v_t_37
 (14 2)  (614 322)  (614 322)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (15 3)  (615 323)  (615 323)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (16 3)  (616 323)  (616 323)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 323)  (634 323)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.input_2_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (6 4)  (606 324)  (606 324)  routing T_12_20.sp4_v_t_37 <X> T_12_20.sp4_v_b_3
 (10 4)  (610 324)  (610 324)  routing T_12_20.sp4_v_t_46 <X> T_12_20.sp4_h_r_4
 (14 4)  (614 324)  (614 324)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (625 324)  (625 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (50 4)  (650 324)  (650 324)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (605 325)  (605 325)  routing T_12_20.sp4_v_t_37 <X> T_12_20.sp4_v_b_3
 (14 5)  (614 325)  (614 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 325)  (623 325)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_v_t_1 <X> T_12_20.lc_trk_g1_4
 (15 6)  (615 326)  (615 326)  routing T_12_20.sp4_h_r_13 <X> T_12_20.lc_trk_g1_5
 (16 6)  (616 326)  (616 326)  routing T_12_20.sp4_h_r_13 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.sp4_h_r_13 <X> T_12_20.lc_trk_g1_5
 (21 6)  (621 326)  (621 326)  routing T_12_20.bnr_op_7 <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (42 6)  (642 326)  (642 326)  LC_3 Logic Functioning bit
 (14 7)  (614 327)  (614 327)  routing T_12_20.sp4_v_t_1 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_v_t_1 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (621 327)  (621 327)  routing T_12_20.bnr_op_7 <X> T_12_20.lc_trk_g1_7
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 327)  (623 327)  routing T_12_20.sp12_h_r_14 <X> T_12_20.lc_trk_g1_6
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 327)  (635 327)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.input_2_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 329)  (623 329)  routing T_12_20.sp4_v_b_42 <X> T_12_20.lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.sp4_v_b_42 <X> T_12_20.lc_trk_g2_2
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (14 11)  (614 331)  (614 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (15 11)  (615 331)  (615 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (16 11)  (616 331)  (616 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 331)  (633 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_5
 (34 11)  (634 331)  (634 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_5
 (35 11)  (635 331)  (635 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (46 11)  (646 331)  (646 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (615 332)  (615 332)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g3_1
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g3_3
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 332)  (635 332)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.input_2_6
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (4 13)  (604 333)  (604 333)  routing T_12_20.sp4_v_t_41 <X> T_12_20.sp4_h_r_9
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 333)  (623 333)  routing T_12_20.sp12_v_t_9 <X> T_12_20.lc_trk_g3_2
 (27 13)  (627 333)  (627 333)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (14 14)  (614 334)  (614 334)  routing T_12_20.sp4_v_b_36 <X> T_12_20.lc_trk_g3_4
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 334)  (623 334)  routing T_12_20.sp4_v_b_47 <X> T_12_20.lc_trk_g3_7
 (24 14)  (624 334)  (624 334)  routing T_12_20.sp4_v_b_47 <X> T_12_20.lc_trk_g3_7
 (25 14)  (625 334)  (625 334)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 334)  (635 334)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_7
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (14 15)  (614 335)  (614 335)  routing T_12_20.sp4_v_b_36 <X> T_12_20.lc_trk_g3_4
 (16 15)  (616 335)  (616 335)  routing T_12_20.sp4_v_b_36 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 335)  (623 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (26 15)  (626 335)  (626 335)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 335)  (632 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 335)  (633 335)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_7
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (43 15)  (643 335)  (643 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (16 0)  (670 320)  (670 320)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g0_1
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (679 320)  (679 320)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (18 1)  (672 321)  (672 321)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g0_1
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_r_v_b_32 <X> T_13_20.lc_trk_g0_3
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (51 1)  (705 321)  (705 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (670 322)  (670 322)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (46 2)  (700 322)  (700 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (18 3)  (672 323)  (672 323)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_v_t_42 <X> T_13_20.sp4_v_b_3
 (5 4)  (659 324)  (659 324)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_h_r_3
 (6 4)  (660 324)  (660 324)  routing T_13_20.sp4_v_t_42 <X> T_13_20.sp4_v_b_3
 (12 4)  (666 324)  (666 324)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (47 4)  (701 324)  (701 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (707 324)  (707 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (658 325)  (658 325)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_h_r_3
 (6 5)  (660 325)  (660 325)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_h_r_3
 (11 5)  (665 325)  (665 325)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (13 5)  (667 325)  (667 325)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (15 5)  (669 325)  (669 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp4_r_v_b_27 <X> T_13_20.lc_trk_g1_3
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (11 6)  (665 326)  (665 326)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_v_t_40
 (13 6)  (667 326)  (667 326)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_v_t_40
 (14 6)  (668 326)  (668 326)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g1_4
 (21 6)  (675 326)  (675 326)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 326)  (689 326)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (4 7)  (658 327)  (658 327)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_h_l_38
 (6 7)  (660 327)  (660 327)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_h_l_38
 (13 7)  (667 327)  (667 327)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_h_l_40
 (15 7)  (669 327)  (669 327)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g1_4
 (16 7)  (670 327)  (670 327)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g1_6
 (24 7)  (678 327)  (678 327)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g1_6
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 327)  (687 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (34 7)  (688 327)  (688 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (35 7)  (689 327)  (689 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (46 8)  (700 328)  (700 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (14 10)  (668 330)  (668 330)  routing T_13_20.sp4_v_b_36 <X> T_13_20.lc_trk_g2_4
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 330)  (677 330)  routing T_13_20.sp4_v_b_47 <X> T_13_20.lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.sp4_v_b_47 <X> T_13_20.lc_trk_g2_7
 (25 10)  (679 330)  (679 330)  routing T_13_20.sp4_h_r_38 <X> T_13_20.lc_trk_g2_6
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (14 11)  (668 331)  (668 331)  routing T_13_20.sp4_v_b_36 <X> T_13_20.lc_trk_g2_4
 (16 11)  (670 331)  (670 331)  routing T_13_20.sp4_v_b_36 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 331)  (677 331)  routing T_13_20.sp4_h_r_38 <X> T_13_20.lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.sp4_h_r_38 <X> T_13_20.lc_trk_g2_6
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (5 12)  (659 332)  (659 332)  routing T_13_20.sp4_v_t_44 <X> T_13_20.sp4_h_r_9
 (12 12)  (666 332)  (666 332)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_11
 (14 12)  (668 332)  (668 332)  routing T_13_20.sp4_v_b_24 <X> T_13_20.lc_trk_g3_0
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (677 332)  (677 332)  routing T_13_20.sp12_v_b_19 <X> T_13_20.lc_trk_g3_3
 (25 12)  (679 332)  (679 332)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g3_2
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 332)  (689 332)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_6
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (11 13)  (665 333)  (665 333)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_11
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_v_b_24 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_r_v_b_41 <X> T_13_20.lc_trk_g3_1
 (21 13)  (675 333)  (675 333)  routing T_13_20.sp12_v_b_19 <X> T_13_20.lc_trk_g3_3
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 333)  (687 333)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_6
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 334)  (672 334)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g3_5
 (21 14)  (675 334)  (675 334)  routing T_13_20.sp4_v_t_26 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 334)  (677 334)  routing T_13_20.sp4_v_t_26 <X> T_13_20.lc_trk_g3_7
 (25 14)  (679 334)  (679 334)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g3_6
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (43 14)  (697 334)  (697 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (51 14)  (705 334)  (705 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (675 335)  (675 335)  routing T_13_20.sp4_v_t_26 <X> T_13_20.lc_trk_g3_7
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 335)  (678 335)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g3_6
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit
 (51 15)  (705 335)  (705 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_20

 (11 0)  (719 320)  (719 320)  routing T_14_20.sp4_v_t_46 <X> T_14_20.sp4_v_b_2
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (729 320)  (729 320)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_v_b_2 <X> T_14_20.lc_trk_g0_2
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.input_2_0
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (12 1)  (720 321)  (720 321)  routing T_14_20.sp4_v_t_46 <X> T_14_20.sp4_v_b_2
 (15 1)  (723 321)  (723 321)  routing T_14_20.sp4_v_t_5 <X> T_14_20.lc_trk_g0_0
 (16 1)  (724 321)  (724 321)  routing T_14_20.sp4_v_t_5 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (726 321)  (726 321)  routing T_14_20.sp4_r_v_b_34 <X> T_14_20.lc_trk_g0_1
 (21 1)  (729 321)  (729 321)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g0_3
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_v_b_2 <X> T_14_20.lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 321)  (741 321)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (712 322)  (712 322)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_37
 (15 2)  (723 322)  (723 322)  routing T_14_20.lft_op_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 322)  (726 322)  routing T_14_20.lft_op_5 <X> T_14_20.lc_trk_g0_5
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (46 2)  (754 322)  (754 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 322)  (758 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (5 3)  (713 323)  (713 323)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_37
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (716 324)  (716 324)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_r_4
 (9 4)  (717 324)  (717 324)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_r_4
 (11 4)  (719 324)  (719 324)  routing T_14_20.sp4_v_t_44 <X> T_14_20.sp4_v_b_5
 (13 4)  (721 324)  (721 324)  routing T_14_20.sp4_v_t_44 <X> T_14_20.sp4_v_b_5
 (15 4)  (723 324)  (723 324)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (733 324)  (733 324)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (18 5)  (726 325)  (726 325)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 325)  (731 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (5 6)  (713 326)  (713 326)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_h_l_38
 (8 6)  (716 326)  (716 326)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_41
 (9 6)  (717 326)  (717 326)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_41
 (10 6)  (718 326)  (718 326)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_41
 (21 6)  (729 326)  (729 326)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g1_7
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (731 326)  (731 326)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g1_7
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 326)  (743 326)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.input_2_3
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (42 6)  (750 326)  (750 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (6 7)  (714 327)  (714 327)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_h_l_38
 (21 7)  (729 327)  (729 327)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g1_7
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.input_2_3
 (35 7)  (743 327)  (743 327)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (40 7)  (748 327)  (748 327)  LC_3 Logic Functioning bit
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (14 8)  (722 328)  (722 328)  routing T_14_20.sp4_v_t_21 <X> T_14_20.lc_trk_g2_0
 (25 8)  (733 328)  (733 328)  routing T_14_20.sp4_v_t_23 <X> T_14_20.lc_trk_g2_2
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (40 8)  (748 328)  (748 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 328)  (759 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (712 329)  (712 329)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_h_r_6
 (14 9)  (722 329)  (722 329)  routing T_14_20.sp4_v_t_21 <X> T_14_20.lc_trk_g2_0
 (16 9)  (724 329)  (724 329)  routing T_14_20.sp4_v_t_21 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 329)  (731 329)  routing T_14_20.sp4_v_t_23 <X> T_14_20.lc_trk_g2_2
 (25 9)  (733 329)  (733 329)  routing T_14_20.sp4_v_t_23 <X> T_14_20.lc_trk_g2_2
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g2_5
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 330)  (731 330)  routing T_14_20.sp4_h_r_31 <X> T_14_20.lc_trk_g2_7
 (24 10)  (732 330)  (732 330)  routing T_14_20.sp4_h_r_31 <X> T_14_20.lc_trk_g2_7
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp12_v_b_12 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (729 331)  (729 331)  routing T_14_20.sp4_h_r_31 <X> T_14_20.lc_trk_g2_7
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_v_b_46 <X> T_14_20.lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.sp4_v_b_46 <X> T_14_20.lc_trk_g2_6
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (4 13)  (712 333)  (712 333)  routing T_14_20.sp4_v_t_41 <X> T_14_20.sp4_h_r_9
 (9 13)  (717 333)  (717 333)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_v_b_10
 (10 13)  (718 333)  (718 333)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_v_b_10
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 335)  (732 335)  routing T_14_20.tnl_op_6 <X> T_14_20.lc_trk_g3_6
 (25 15)  (733 335)  (733 335)  routing T_14_20.tnl_op_6 <X> T_14_20.lc_trk_g3_6


LogicTile_15_20

 (12 0)  (774 320)  (774 320)  routing T_15_20.sp4_v_t_39 <X> T_15_20.sp4_h_r_2
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.input_2_0
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (42 0)  (804 320)  (804 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.sp4_r_v_b_33 <X> T_15_20.lc_trk_g0_2
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.input_2_0
 (35 1)  (797 321)  (797 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (770 322)  (770 322)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_h_l_36
 (9 2)  (771 322)  (771 322)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_h_l_36
 (10 2)  (772 322)  (772 322)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_h_l_36
 (21 2)  (783 322)  (783 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 322)  (785 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (24 2)  (786 322)  (786 322)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g0_7
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (40 2)  (802 322)  (802 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (47 2)  (809 322)  (809 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 322)  (812 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (777 324)  (777 324)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 324)  (785 324)  routing T_15_20.sp4_v_b_19 <X> T_15_20.lc_trk_g1_3
 (24 4)  (786 324)  (786 324)  routing T_15_20.sp4_v_b_19 <X> T_15_20.lc_trk_g1_3
 (25 4)  (787 324)  (787 324)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g1_2
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 324)  (797 324)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_2
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (18 5)  (780 325)  (780 325)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g1_1
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 325)  (795 325)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (14 6)  (776 326)  (776 326)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 326)  (786 326)  routing T_15_20.top_op_7 <X> T_15_20.lc_trk_g1_7
 (8 7)  (770 327)  (770 327)  routing T_15_20.sp4_h_r_10 <X> T_15_20.sp4_v_t_41
 (9 7)  (771 327)  (771 327)  routing T_15_20.sp4_h_r_10 <X> T_15_20.sp4_v_t_41
 (10 7)  (772 327)  (772 327)  routing T_15_20.sp4_h_r_10 <X> T_15_20.sp4_v_t_41
 (14 7)  (776 327)  (776 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (16 7)  (778 327)  (778 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (783 327)  (783 327)  routing T_15_20.top_op_7 <X> T_15_20.lc_trk_g1_7
 (14 8)  (776 328)  (776 328)  routing T_15_20.rgt_op_0 <X> T_15_20.lc_trk_g2_0
 (15 8)  (777 328)  (777 328)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (42 8)  (804 328)  (804 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (13 9)  (775 329)  (775 329)  routing T_15_20.sp4_v_t_38 <X> T_15_20.sp4_h_r_8
 (15 9)  (777 329)  (777 329)  routing T_15_20.rgt_op_0 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (780 329)  (780 329)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 329)  (796 329)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.input_2_4
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (14 10)  (776 330)  (776 330)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (16 10)  (778 330)  (778 330)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g2_5
 (19 10)  (781 330)  (781 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (783 330)  (783 330)  routing T_15_20.sp4_h_r_39 <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 330)  (785 330)  routing T_15_20.sp4_h_r_39 <X> T_15_20.lc_trk_g2_7
 (24 10)  (786 330)  (786 330)  routing T_15_20.sp4_h_r_39 <X> T_15_20.lc_trk_g2_7
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 331)  (776 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (780 331)  (780 331)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g2_5
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 331)  (785 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (24 11)  (786 331)  (786 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (25 11)  (787 331)  (787 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (48 11)  (810 331)  (810 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (767 332)  (767 332)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_r_9
 (15 12)  (777 332)  (777 332)  routing T_15_20.tnl_op_1 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (780 333)  (780 333)  routing T_15_20.tnl_op_1 <X> T_15_20.lc_trk_g3_1
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g3_2
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp12_v_t_10 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (783 334)  (783 334)  routing T_15_20.sp4_v_t_18 <X> T_15_20.lc_trk_g3_7
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp4_v_t_18 <X> T_15_20.lc_trk_g3_7
 (14 15)  (776 335)  (776 335)  routing T_15_20.sp4_r_v_b_44 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_16_20

 (15 0)  (831 320)  (831 320)  routing T_16_20.sp4_h_r_9 <X> T_16_20.lc_trk_g0_1
 (16 0)  (832 320)  (832 320)  routing T_16_20.sp4_h_r_9 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.sp4_h_r_9 <X> T_16_20.lc_trk_g0_1
 (25 0)  (841 320)  (841 320)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g0_2
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 321)  (839 321)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g0_2
 (25 1)  (841 321)  (841 321)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 321)  (851 321)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (41 1)  (857 321)  (857 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (837 322)  (837 322)  routing T_16_20.sp4_h_l_2 <X> T_16_20.lc_trk_g0_7
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 322)  (839 322)  routing T_16_20.sp4_h_l_2 <X> T_16_20.lc_trk_g0_7
 (24 2)  (840 322)  (840 322)  routing T_16_20.sp4_h_l_2 <X> T_16_20.lc_trk_g0_7
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 322)  (851 322)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.input_2_1
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (39 2)  (855 322)  (855 322)  LC_1 Logic Functioning bit
 (42 2)  (858 322)  (858 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 323)  (848 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 323)  (851 323)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.input_2_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (53 3)  (869 323)  (869 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (6 4)  (822 324)  (822 324)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_v_b_3
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (35 4)  (851 324)  (851 324)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_2
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (5 5)  (821 325)  (821 325)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_v_b_3
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (850 325)  (850 325)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_2
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (48 5)  (864 325)  (864 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (831 326)  (831 326)  routing T_16_20.sp4_h_r_21 <X> T_16_20.lc_trk_g1_5
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp4_h_r_21 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp4_h_r_21 <X> T_16_20.lc_trk_g1_5
 (18 7)  (834 327)  (834 327)  routing T_16_20.sp4_h_r_21 <X> T_16_20.lc_trk_g1_5
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 328)  (839 328)  routing T_16_20.sp4_v_t_30 <X> T_16_20.lc_trk_g2_3
 (24 8)  (840 328)  (840 328)  routing T_16_20.sp4_v_t_30 <X> T_16_20.lc_trk_g2_3
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (46 8)  (862 328)  (862 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (832 329)  (832 329)  routing T_16_20.sp12_v_b_8 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (41 9)  (857 329)  (857 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (16 10)  (832 330)  (832 330)  routing T_16_20.sp12_v_b_21 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (19 10)  (835 330)  (835 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (837 330)  (837 330)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (46 10)  (862 330)  (862 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_r_v_b_36 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (834 331)  (834 331)  routing T_16_20.sp12_v_b_21 <X> T_16_20.lc_trk_g2_5
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 331)  (841 331)  routing T_16_20.sp4_r_v_b_38 <X> T_16_20.lc_trk_g2_6
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (4 12)  (820 332)  (820 332)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_v_b_9
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (24 12)  (840 332)  (840 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (25 12)  (841 332)  (841 332)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g3_2
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (11 14)  (827 334)  (827 334)  routing T_16_20.sp4_v_b_8 <X> T_16_20.sp4_v_t_46
 (14 14)  (830 334)  (830 334)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (21 14)  (837 334)  (837 334)  routing T_16_20.sp4_h_r_39 <X> T_16_20.lc_trk_g3_7
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 334)  (839 334)  routing T_16_20.sp4_h_r_39 <X> T_16_20.lc_trk_g3_7
 (24 14)  (840 334)  (840 334)  routing T_16_20.sp4_h_r_39 <X> T_16_20.lc_trk_g3_7
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 334)  (851 334)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.input_2_7
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (48 14)  (864 334)  (864 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (8 15)  (824 335)  (824 335)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_t_47
 (12 15)  (828 335)  (828 335)  routing T_16_20.sp4_v_b_8 <X> T_16_20.sp4_v_t_46
 (14 15)  (830 335)  (830 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (15 15)  (831 335)  (831 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (16 15)  (832 335)  (832 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 335)  (839 335)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g3_6
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 335)  (849 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.input_2_7
 (35 15)  (851 335)  (851 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (53 15)  (869 335)  (869 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_20

 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (12 2)  (886 322)  (886 322)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_39
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (11 3)  (885 323)  (885 323)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_39
 (13 3)  (887 323)  (887 323)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_l_39
 (14 3)  (888 323)  (888 323)  routing T_17_20.top_op_4 <X> T_17_20.lc_trk_g0_4
 (15 3)  (889 323)  (889 323)  routing T_17_20.top_op_4 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (47 3)  (921 323)  (921 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (878 324)  (878 324)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_v_b_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g1_3
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (41 4)  (915 324)  (915 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (46 4)  (920 324)  (920 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_v_b_3
 (6 5)  (880 325)  (880 325)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_h_r_3
 (15 5)  (889 325)  (889 325)  routing T_17_20.bot_op_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g1_3
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (40 5)  (914 325)  (914 325)  LC_2 Logic Functioning bit
 (42 5)  (916 325)  (916 325)  LC_2 Logic Functioning bit
 (10 7)  (884 327)  (884 327)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_t_41
 (12 7)  (886 327)  (886 327)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_v_t_40
 (14 7)  (888 327)  (888 327)  routing T_17_20.sp12_h_r_20 <X> T_17_20.lc_trk_g1_4
 (16 7)  (890 327)  (890 327)  routing T_17_20.sp12_h_r_20 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (19 8)  (893 328)  (893 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (5 10)  (879 330)  (879 330)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_43
 (4 11)  (878 331)  (878 331)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_43
 (6 11)  (880 331)  (880 331)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_43
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_v_b_9
 (6 12)  (880 332)  (880 332)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_v_b_9
 (13 12)  (887 332)  (887 332)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_11
 (15 12)  (889 332)  (889 332)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g3_1
 (16 12)  (890 332)  (890 332)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 332)  (892 332)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g3_1
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 332)  (909 332)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.input_2_6
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_v_b_9
 (12 13)  (886 333)  (886 333)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_11
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_r_v_b_43 <X> T_17_20.lc_trk_g3_3
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 333)  (901 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (4 14)  (878 334)  (878 334)  routing T_17_20.sp4_h_r_3 <X> T_17_20.sp4_v_t_44
 (6 14)  (880 334)  (880 334)  routing T_17_20.sp4_h_r_3 <X> T_17_20.sp4_v_t_44
 (5 15)  (879 335)  (879 335)  routing T_17_20.sp4_h_r_3 <X> T_17_20.sp4_v_t_44
 (12 15)  (886 335)  (886 335)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_t_46


LogicTile_18_20

 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 320)  (962 320)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (52 0)  (980 320)  (980 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (954 321)  (954 321)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 321)  (961 321)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.input_2_0
 (34 1)  (962 321)  (962 321)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.input_2_0
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (40 1)  (968 321)  (968 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (5 3)  (933 323)  (933 323)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_v_t_37
 (0 4)  (928 324)  (928 324)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (1 4)  (929 324)  (929 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 325)  (928 325)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (1 5)  (929 325)  (929 325)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 325)  (952 325)  routing T_18_20.bot_op_2 <X> T_18_20.lc_trk_g1_2
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 326)  (952 326)  routing T_18_20.top_op_7 <X> T_18_20.lc_trk_g1_7
 (14 7)  (942 327)  (942 327)  routing T_18_20.sp4_r_v_b_28 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (949 327)  (949 327)  routing T_18_20.top_op_7 <X> T_18_20.lc_trk_g1_7
 (16 12)  (944 332)  (944 332)  routing T_18_20.sp4_v_t_12 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.sp4_v_t_12 <X> T_18_20.lc_trk_g3_1
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 333)  (949 333)  routing T_18_20.sp4_r_v_b_43 <X> T_18_20.lc_trk_g3_3
 (8 14)  (936 334)  (936 334)  routing T_18_20.sp4_v_t_47 <X> T_18_20.sp4_h_l_47
 (9 14)  (937 334)  (937 334)  routing T_18_20.sp4_v_t_47 <X> T_18_20.sp4_h_l_47
 (12 14)  (940 334)  (940 334)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_46
 (11 15)  (939 335)  (939 335)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_46


LogicTile_19_20

 (8 10)  (990 330)  (990 330)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_h_l_42
 (9 10)  (991 330)  (991 330)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_h_l_42


LogicTile_1_19

 (26 0)  (44 304)  (44 304)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 304)  (45 304)  routing T_1_19.lc_trk_g1_0 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 304)  (47 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (54 304)  (54 304)  LC_0 Logic Functioning bit
 (38 0)  (56 304)  (56 304)  LC_0 Logic Functioning bit
 (41 0)  (59 304)  (59 304)  LC_0 Logic Functioning bit
 (43 0)  (61 304)  (61 304)  LC_0 Logic Functioning bit
 (45 0)  (63 304)  (63 304)  LC_0 Logic Functioning bit
 (27 1)  (45 305)  (45 305)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 305)  (47 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (44 1)  (62 305)  (62 305)  LC_0 Logic Functioning bit
 (0 2)  (18 306)  (18 306)  routing T_1_19.glb_netwk_3 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (20 306)  (20 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 307)  (18 307)  routing T_1_19.glb_netwk_3 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (14 4)  (32 308)  (32 308)  routing T_1_19.wire_logic_cluster/lc_0/out <X> T_1_19.lc_trk_g1_0
 (17 5)  (35 309)  (35 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (35 310)  (35 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (11 7)  (29 311)  (29 311)  routing T_1_19.sp4_h_r_9 <X> T_1_19.sp4_h_l_40
 (12 7)  (30 311)  (30 311)  routing T_1_19.sp4_h_l_40 <X> T_1_19.sp4_v_t_40
 (13 7)  (31 311)  (31 311)  routing T_1_19.sp4_h_r_9 <X> T_1_19.sp4_h_l_40
 (18 7)  (36 311)  (36 311)  routing T_1_19.sp4_r_v_b_29 <X> T_1_19.lc_trk_g1_5
 (0 14)  (18 318)  (18 318)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 318)  (19 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 318)  (33 318)  routing T_1_19.sp4_h_r_45 <X> T_1_19.lc_trk_g3_5
 (16 14)  (34 318)  (34 318)  routing T_1_19.sp4_h_r_45 <X> T_1_19.lc_trk_g3_5
 (17 14)  (35 318)  (35 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (36 318)  (36 318)  routing T_1_19.sp4_h_r_45 <X> T_1_19.lc_trk_g3_5
 (0 15)  (18 319)  (18 319)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 319)  (19 319)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (36 319)  (36 319)  routing T_1_19.sp4_h_r_45 <X> T_1_19.lc_trk_g3_5


LogicTile_2_19

 (27 0)  (99 304)  (99 304)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 304)  (100 304)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 304)  (102 304)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 304)  (105 304)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 304)  (106 304)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 304)  (109 304)  LC_0 Logic Functioning bit
 (39 0)  (111 304)  (111 304)  LC_0 Logic Functioning bit
 (45 0)  (117 304)  (117 304)  LC_0 Logic Functioning bit
 (46 0)  (118 304)  (118 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (94 305)  (94 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 305)  (95 305)  routing T_2_19.sp4_v_b_18 <X> T_2_19.lc_trk_g0_2
 (24 1)  (96 305)  (96 305)  routing T_2_19.sp4_v_b_18 <X> T_2_19.lc_trk_g0_2
 (26 1)  (98 305)  (98 305)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 305)  (101 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 305)  (102 305)  routing T_2_19.lc_trk_g3_6 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 305)  (103 305)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 305)  (108 305)  LC_0 Logic Functioning bit
 (37 1)  (109 305)  (109 305)  LC_0 Logic Functioning bit
 (38 1)  (110 305)  (110 305)  LC_0 Logic Functioning bit
 (39 1)  (111 305)  (111 305)  LC_0 Logic Functioning bit
 (44 1)  (116 305)  (116 305)  LC_0 Logic Functioning bit
 (53 1)  (125 305)  (125 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 306)  (72 306)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 306)  (86 306)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (15 3)  (87 307)  (87 307)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (16 3)  (88 307)  (88 307)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (17 3)  (89 307)  (89 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (12 4)  (84 308)  (84 308)  routing T_2_19.sp4_v_b_11 <X> T_2_19.sp4_h_r_5
 (11 5)  (83 309)  (83 309)  routing T_2_19.sp4_v_b_11 <X> T_2_19.sp4_h_r_5
 (13 5)  (85 309)  (85 309)  routing T_2_19.sp4_v_b_11 <X> T_2_19.sp4_h_r_5
 (12 10)  (84 314)  (84 314)  routing T_2_19.sp4_h_r_5 <X> T_2_19.sp4_h_l_45
 (13 11)  (85 315)  (85 315)  routing T_2_19.sp4_h_r_5 <X> T_2_19.sp4_h_l_45
 (3 12)  (75 316)  (75 316)  routing T_2_19.sp12_v_t_22 <X> T_2_19.sp12_h_r_1
 (22 13)  (94 317)  (94 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (95 317)  (95 317)  routing T_2_19.sp4_h_l_15 <X> T_2_19.lc_trk_g3_2
 (24 13)  (96 317)  (96 317)  routing T_2_19.sp4_h_l_15 <X> T_2_19.lc_trk_g3_2
 (25 13)  (97 317)  (97 317)  routing T_2_19.sp4_h_l_15 <X> T_2_19.lc_trk_g3_2
 (1 14)  (73 318)  (73 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (97 318)  (97 318)  routing T_2_19.sp4_v_b_38 <X> T_2_19.lc_trk_g3_6
 (1 15)  (73 319)  (73 319)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 319)  (94 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (95 319)  (95 319)  routing T_2_19.sp4_v_b_38 <X> T_2_19.lc_trk_g3_6
 (25 15)  (97 319)  (97 319)  routing T_2_19.sp4_v_b_38 <X> T_2_19.lc_trk_g3_6


LogicTile_3_19

 (15 0)  (141 304)  (141 304)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (16 0)  (142 304)  (142 304)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (17 0)  (143 304)  (143 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (147 304)  (147 304)  routing T_3_19.sp4_h_r_19 <X> T_3_19.lc_trk_g0_3
 (22 0)  (148 304)  (148 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (149 304)  (149 304)  routing T_3_19.sp4_h_r_19 <X> T_3_19.lc_trk_g0_3
 (24 0)  (150 304)  (150 304)  routing T_3_19.sp4_h_r_19 <X> T_3_19.lc_trk_g0_3
 (28 0)  (154 304)  (154 304)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 304)  (155 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 304)  (156 304)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 304)  (157 304)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 304)  (158 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 304)  (162 304)  LC_0 Logic Functioning bit
 (38 0)  (164 304)  (164 304)  LC_0 Logic Functioning bit
 (40 0)  (166 304)  (166 304)  LC_0 Logic Functioning bit
 (41 0)  (167 304)  (167 304)  LC_0 Logic Functioning bit
 (42 0)  (168 304)  (168 304)  LC_0 Logic Functioning bit
 (43 0)  (169 304)  (169 304)  LC_0 Logic Functioning bit
 (13 1)  (139 305)  (139 305)  routing T_3_19.sp4_v_t_44 <X> T_3_19.sp4_h_r_2
 (18 1)  (144 305)  (144 305)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (21 1)  (147 305)  (147 305)  routing T_3_19.sp4_h_r_19 <X> T_3_19.lc_trk_g0_3
 (22 1)  (148 305)  (148 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 305)  (149 305)  routing T_3_19.sp4_v_b_18 <X> T_3_19.lc_trk_g0_2
 (24 1)  (150 305)  (150 305)  routing T_3_19.sp4_v_b_18 <X> T_3_19.lc_trk_g0_2
 (31 1)  (157 305)  (157 305)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 305)  (162 305)  LC_0 Logic Functioning bit
 (38 1)  (164 305)  (164 305)  LC_0 Logic Functioning bit
 (40 1)  (166 305)  (166 305)  LC_0 Logic Functioning bit
 (41 1)  (167 305)  (167 305)  LC_0 Logic Functioning bit
 (42 1)  (168 305)  (168 305)  LC_0 Logic Functioning bit
 (43 1)  (169 305)  (169 305)  LC_0 Logic Functioning bit
 (0 2)  (126 306)  (126 306)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (137 306)  (137 306)  routing T_3_19.sp4_h_r_8 <X> T_3_19.sp4_v_t_39
 (13 2)  (139 306)  (139 306)  routing T_3_19.sp4_h_r_8 <X> T_3_19.sp4_v_t_39
 (15 2)  (141 306)  (141 306)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g0_5
 (16 2)  (142 306)  (142 306)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g0_5
 (17 2)  (143 306)  (143 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (144 306)  (144 306)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g0_5
 (21 2)  (147 306)  (147 306)  routing T_3_19.sp4_h_l_2 <X> T_3_19.lc_trk_g0_7
 (22 2)  (148 306)  (148 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 306)  (149 306)  routing T_3_19.sp4_h_l_2 <X> T_3_19.lc_trk_g0_7
 (24 2)  (150 306)  (150 306)  routing T_3_19.sp4_h_l_2 <X> T_3_19.lc_trk_g0_7
 (25 2)  (151 306)  (151 306)  routing T_3_19.wire_logic_cluster/lc_6/out <X> T_3_19.lc_trk_g0_6
 (27 2)  (153 306)  (153 306)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 306)  (155 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 306)  (156 306)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 306)  (157 306)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 306)  (158 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 306)  (159 306)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 306)  (163 306)  LC_1 Logic Functioning bit
 (50 2)  (176 306)  (176 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 307)  (126 307)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (12 3)  (138 307)  (138 307)  routing T_3_19.sp4_h_r_8 <X> T_3_19.sp4_v_t_39
 (22 3)  (148 307)  (148 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (152 307)  (152 307)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 307)  (153 307)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 307)  (154 307)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 307)  (155 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 307)  (156 307)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 307)  (157 307)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (163 307)  (163 307)  LC_1 Logic Functioning bit
 (39 3)  (165 307)  (165 307)  LC_1 Logic Functioning bit
 (40 3)  (166 307)  (166 307)  LC_1 Logic Functioning bit
 (42 3)  (168 307)  (168 307)  LC_1 Logic Functioning bit
 (13 4)  (139 308)  (139 308)  routing T_3_19.sp4_v_t_40 <X> T_3_19.sp4_v_b_5
 (14 4)  (140 308)  (140 308)  routing T_3_19.wire_logic_cluster/lc_0/out <X> T_3_19.lc_trk_g1_0
 (15 4)  (141 308)  (141 308)  routing T_3_19.sp4_h_l_4 <X> T_3_19.lc_trk_g1_1
 (16 4)  (142 308)  (142 308)  routing T_3_19.sp4_h_l_4 <X> T_3_19.lc_trk_g1_1
 (17 4)  (143 308)  (143 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (144 308)  (144 308)  routing T_3_19.sp4_h_l_4 <X> T_3_19.lc_trk_g1_1
 (21 4)  (147 308)  (147 308)  routing T_3_19.sp4_h_r_11 <X> T_3_19.lc_trk_g1_3
 (22 4)  (148 308)  (148 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (149 308)  (149 308)  routing T_3_19.sp4_h_r_11 <X> T_3_19.lc_trk_g1_3
 (24 4)  (150 308)  (150 308)  routing T_3_19.sp4_h_r_11 <X> T_3_19.lc_trk_g1_3
 (28 4)  (154 308)  (154 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 308)  (155 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 308)  (156 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 308)  (157 308)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (161 308)  (161 308)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_2
 (36 4)  (162 308)  (162 308)  LC_2 Logic Functioning bit
 (38 4)  (164 308)  (164 308)  LC_2 Logic Functioning bit
 (41 4)  (167 308)  (167 308)  LC_2 Logic Functioning bit
 (42 4)  (168 308)  (168 308)  LC_2 Logic Functioning bit
 (43 4)  (169 308)  (169 308)  LC_2 Logic Functioning bit
 (17 5)  (143 309)  (143 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (144 309)  (144 309)  routing T_3_19.sp4_h_l_4 <X> T_3_19.lc_trk_g1_1
 (27 5)  (153 309)  (153 309)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 309)  (154 309)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 309)  (155 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 309)  (157 309)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 309)  (158 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (159 309)  (159 309)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_2
 (35 5)  (161 309)  (161 309)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_2
 (36 5)  (162 309)  (162 309)  LC_2 Logic Functioning bit
 (37 5)  (163 309)  (163 309)  LC_2 Logic Functioning bit
 (39 5)  (165 309)  (165 309)  LC_2 Logic Functioning bit
 (40 5)  (166 309)  (166 309)  LC_2 Logic Functioning bit
 (42 5)  (168 309)  (168 309)  LC_2 Logic Functioning bit
 (43 5)  (169 309)  (169 309)  LC_2 Logic Functioning bit
 (22 6)  (148 310)  (148 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 310)  (149 310)  routing T_3_19.sp4_h_r_7 <X> T_3_19.lc_trk_g1_7
 (24 6)  (150 310)  (150 310)  routing T_3_19.sp4_h_r_7 <X> T_3_19.lc_trk_g1_7
 (26 6)  (152 310)  (152 310)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 310)  (154 310)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 310)  (155 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 310)  (157 310)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 310)  (158 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 310)  (159 310)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 310)  (161 310)  routing T_3_19.lc_trk_g0_5 <X> T_3_19.input_2_3
 (36 6)  (162 310)  (162 310)  LC_3 Logic Functioning bit
 (37 6)  (163 310)  (163 310)  LC_3 Logic Functioning bit
 (38 6)  (164 310)  (164 310)  LC_3 Logic Functioning bit
 (42 6)  (168 310)  (168 310)  LC_3 Logic Functioning bit
 (21 7)  (147 311)  (147 311)  routing T_3_19.sp4_h_r_7 <X> T_3_19.lc_trk_g1_7
 (22 7)  (148 311)  (148 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (149 311)  (149 311)  routing T_3_19.sp4_v_b_22 <X> T_3_19.lc_trk_g1_6
 (24 7)  (150 311)  (150 311)  routing T_3_19.sp4_v_b_22 <X> T_3_19.lc_trk_g1_6
 (27 7)  (153 311)  (153 311)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 311)  (154 311)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 311)  (155 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 311)  (157 311)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 311)  (158 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (162 311)  (162 311)  LC_3 Logic Functioning bit
 (38 7)  (164 311)  (164 311)  LC_3 Logic Functioning bit
 (43 7)  (169 311)  (169 311)  LC_3 Logic Functioning bit
 (17 8)  (143 312)  (143 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 312)  (144 312)  routing T_3_19.wire_logic_cluster/lc_1/out <X> T_3_19.lc_trk_g2_1
 (25 8)  (151 312)  (151 312)  routing T_3_19.wire_logic_cluster/lc_2/out <X> T_3_19.lc_trk_g2_2
 (27 8)  (153 312)  (153 312)  routing T_3_19.lc_trk_g1_0 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 312)  (155 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 312)  (159 312)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 312)  (162 312)  LC_4 Logic Functioning bit
 (37 8)  (163 312)  (163 312)  LC_4 Logic Functioning bit
 (38 8)  (164 312)  (164 312)  LC_4 Logic Functioning bit
 (39 8)  (165 312)  (165 312)  LC_4 Logic Functioning bit
 (40 8)  (166 312)  (166 312)  LC_4 Logic Functioning bit
 (42 8)  (168 312)  (168 312)  LC_4 Logic Functioning bit
 (43 8)  (169 312)  (169 312)  LC_4 Logic Functioning bit
 (50 8)  (176 312)  (176 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (140 313)  (140 313)  routing T_3_19.sp4_h_r_24 <X> T_3_19.lc_trk_g2_0
 (15 9)  (141 313)  (141 313)  routing T_3_19.sp4_h_r_24 <X> T_3_19.lc_trk_g2_0
 (16 9)  (142 313)  (142 313)  routing T_3_19.sp4_h_r_24 <X> T_3_19.lc_trk_g2_0
 (17 9)  (143 313)  (143 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (148 313)  (148 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (152 313)  (152 313)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 313)  (162 313)  LC_4 Logic Functioning bit
 (37 9)  (163 313)  (163 313)  LC_4 Logic Functioning bit
 (38 9)  (164 313)  (164 313)  LC_4 Logic Functioning bit
 (39 9)  (165 313)  (165 313)  LC_4 Logic Functioning bit
 (41 9)  (167 313)  (167 313)  LC_4 Logic Functioning bit
 (43 9)  (169 313)  (169 313)  LC_4 Logic Functioning bit
 (17 10)  (143 314)  (143 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 314)  (144 314)  routing T_3_19.wire_logic_cluster/lc_5/out <X> T_3_19.lc_trk_g2_5
 (21 10)  (147 314)  (147 314)  routing T_3_19.rgt_op_7 <X> T_3_19.lc_trk_g2_7
 (22 10)  (148 314)  (148 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 314)  (150 314)  routing T_3_19.rgt_op_7 <X> T_3_19.lc_trk_g2_7
 (25 10)  (151 314)  (151 314)  routing T_3_19.sp4_h_r_46 <X> T_3_19.lc_trk_g2_6
 (26 10)  (152 314)  (152 314)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 314)  (155 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 314)  (156 314)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 314)  (159 314)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 314)  (162 314)  LC_5 Logic Functioning bit
 (37 10)  (163 314)  (163 314)  LC_5 Logic Functioning bit
 (38 10)  (164 314)  (164 314)  LC_5 Logic Functioning bit
 (39 10)  (165 314)  (165 314)  LC_5 Logic Functioning bit
 (41 10)  (167 314)  (167 314)  LC_5 Logic Functioning bit
 (42 10)  (168 314)  (168 314)  LC_5 Logic Functioning bit
 (43 10)  (169 314)  (169 314)  LC_5 Logic Functioning bit
 (45 10)  (171 314)  (171 314)  LC_5 Logic Functioning bit
 (46 10)  (172 314)  (172 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (176 314)  (176 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (177 314)  (177 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (134 315)  (134 315)  routing T_3_19.sp4_h_r_1 <X> T_3_19.sp4_v_t_42
 (9 11)  (135 315)  (135 315)  routing T_3_19.sp4_h_r_1 <X> T_3_19.sp4_v_t_42
 (10 11)  (136 315)  (136 315)  routing T_3_19.sp4_h_r_1 <X> T_3_19.sp4_v_t_42
 (22 11)  (148 315)  (148 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (149 315)  (149 315)  routing T_3_19.sp4_h_r_46 <X> T_3_19.lc_trk_g2_6
 (24 11)  (150 315)  (150 315)  routing T_3_19.sp4_h_r_46 <X> T_3_19.lc_trk_g2_6
 (25 11)  (151 315)  (151 315)  routing T_3_19.sp4_h_r_46 <X> T_3_19.lc_trk_g2_6
 (26 11)  (152 315)  (152 315)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 315)  (153 315)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 315)  (155 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 315)  (156 315)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 315)  (157 315)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 315)  (162 315)  LC_5 Logic Functioning bit
 (37 11)  (163 315)  (163 315)  LC_5 Logic Functioning bit
 (38 11)  (164 315)  (164 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (42 11)  (168 315)  (168 315)  LC_5 Logic Functioning bit
 (43 11)  (169 315)  (169 315)  LC_5 Logic Functioning bit
 (51 11)  (177 315)  (177 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (141 316)  (141 316)  routing T_3_19.sp4_h_r_41 <X> T_3_19.lc_trk_g3_1
 (16 12)  (142 316)  (142 316)  routing T_3_19.sp4_h_r_41 <X> T_3_19.lc_trk_g3_1
 (17 12)  (143 316)  (143 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (144 316)  (144 316)  routing T_3_19.sp4_h_r_41 <X> T_3_19.lc_trk_g3_1
 (25 12)  (151 316)  (151 316)  routing T_3_19.sp4_h_r_34 <X> T_3_19.lc_trk_g3_2
 (26 12)  (152 316)  (152 316)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 316)  (155 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 316)  (157 316)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 316)  (161 316)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_6
 (42 12)  (168 316)  (168 316)  LC_6 Logic Functioning bit
 (18 13)  (144 317)  (144 317)  routing T_3_19.sp4_h_r_41 <X> T_3_19.lc_trk_g3_1
 (22 13)  (148 317)  (148 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 317)  (149 317)  routing T_3_19.sp4_h_r_34 <X> T_3_19.lc_trk_g3_2
 (24 13)  (150 317)  (150 317)  routing T_3_19.sp4_h_r_34 <X> T_3_19.lc_trk_g3_2
 (27 13)  (153 317)  (153 317)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 317)  (154 317)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 317)  (156 317)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 317)  (157 317)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 317)  (158 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 317)  (159 317)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_6
 (35 13)  (161 317)  (161 317)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_6
 (37 13)  (163 317)  (163 317)  LC_6 Logic Functioning bit
 (42 13)  (168 317)  (168 317)  LC_6 Logic Functioning bit
 (17 14)  (143 318)  (143 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 318)  (144 318)  routing T_3_19.wire_logic_cluster/lc_5/out <X> T_3_19.lc_trk_g3_5
 (26 14)  (152 318)  (152 318)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 318)  (153 318)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 318)  (155 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 318)  (158 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 318)  (160 318)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 318)  (162 318)  LC_7 Logic Functioning bit
 (37 14)  (163 318)  (163 318)  LC_7 Logic Functioning bit
 (38 14)  (164 318)  (164 318)  LC_7 Logic Functioning bit
 (39 14)  (165 318)  (165 318)  LC_7 Logic Functioning bit
 (47 14)  (173 318)  (173 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (140 319)  (140 319)  routing T_3_19.sp4_h_l_17 <X> T_3_19.lc_trk_g3_4
 (15 15)  (141 319)  (141 319)  routing T_3_19.sp4_h_l_17 <X> T_3_19.lc_trk_g3_4
 (16 15)  (142 319)  (142 319)  routing T_3_19.sp4_h_l_17 <X> T_3_19.lc_trk_g3_4
 (17 15)  (143 319)  (143 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (152 319)  (152 319)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 319)  (154 319)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 319)  (155 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 319)  (156 319)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 319)  (158 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (162 319)  (162 319)  LC_7 Logic Functioning bit
 (37 15)  (163 319)  (163 319)  LC_7 Logic Functioning bit
 (38 15)  (164 319)  (164 319)  LC_7 Logic Functioning bit
 (39 15)  (165 319)  (165 319)  LC_7 Logic Functioning bit
 (42 15)  (168 319)  (168 319)  LC_7 Logic Functioning bit
 (48 15)  (174 319)  (174 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_19

 (5 1)  (185 305)  (185 305)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_b_0
 (15 1)  (195 305)  (195 305)  routing T_4_19.bot_op_0 <X> T_4_19.lc_trk_g0_0
 (17 1)  (197 305)  (197 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (180 306)  (180 306)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (182 306)  (182 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (184 306)  (184 306)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_t_37
 (12 2)  (192 306)  (192 306)  routing T_4_19.sp4_v_t_39 <X> T_4_19.sp4_h_l_39
 (14 2)  (194 306)  (194 306)  routing T_4_19.sp4_h_l_9 <X> T_4_19.lc_trk_g0_4
 (21 2)  (201 306)  (201 306)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g0_7
 (22 2)  (202 306)  (202 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 306)  (203 306)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g0_7
 (24 2)  (204 306)  (204 306)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g0_7
 (25 2)  (205 306)  (205 306)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g0_6
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 306)  (210 306)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 306)  (211 306)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 306)  (213 306)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 306)  (217 306)  LC_1 Logic Functioning bit
 (39 2)  (219 306)  (219 306)  LC_1 Logic Functioning bit
 (45 2)  (225 306)  (225 306)  LC_1 Logic Functioning bit
 (52 2)  (232 306)  (232 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 307)  (180 307)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (5 3)  (185 307)  (185 307)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_t_37
 (11 3)  (191 307)  (191 307)  routing T_4_19.sp4_v_t_39 <X> T_4_19.sp4_h_l_39
 (14 3)  (194 307)  (194 307)  routing T_4_19.sp4_h_l_9 <X> T_4_19.lc_trk_g0_4
 (15 3)  (195 307)  (195 307)  routing T_4_19.sp4_h_l_9 <X> T_4_19.lc_trk_g0_4
 (16 3)  (196 307)  (196 307)  routing T_4_19.sp4_h_l_9 <X> T_4_19.lc_trk_g0_4
 (17 3)  (197 307)  (197 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (202 307)  (202 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (203 307)  (203 307)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g0_6
 (24 3)  (204 307)  (204 307)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g0_6
 (25 3)  (205 307)  (205 307)  routing T_4_19.sp4_h_l_11 <X> T_4_19.lc_trk_g0_6
 (28 3)  (208 307)  (208 307)  routing T_4_19.lc_trk_g2_1 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 307)  (209 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 307)  (210 307)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 307)  (211 307)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 307)  (216 307)  LC_1 Logic Functioning bit
 (37 3)  (217 307)  (217 307)  LC_1 Logic Functioning bit
 (38 3)  (218 307)  (218 307)  LC_1 Logic Functioning bit
 (39 3)  (219 307)  (219 307)  LC_1 Logic Functioning bit
 (44 3)  (224 307)  (224 307)  LC_1 Logic Functioning bit
 (46 3)  (226 307)  (226 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (233 307)  (233 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (192 308)  (192 308)  routing T_4_19.sp4_v_t_40 <X> T_4_19.sp4_h_r_5
 (27 4)  (207 308)  (207 308)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 308)  (208 308)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 308)  (209 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 308)  (210 308)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 308)  (211 308)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 308)  (212 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 308)  (214 308)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 308)  (216 308)  LC_2 Logic Functioning bit
 (46 4)  (226 308)  (226 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (206 309)  (206 309)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 309)  (208 309)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 309)  (209 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 309)  (210 309)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 309)  (212 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (213 309)  (213 309)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.input_2_2
 (34 5)  (214 309)  (214 309)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.input_2_2
 (8 6)  (188 310)  (188 310)  routing T_4_19.sp4_h_r_8 <X> T_4_19.sp4_h_l_41
 (10 6)  (190 310)  (190 310)  routing T_4_19.sp4_h_r_8 <X> T_4_19.sp4_h_l_41
 (14 6)  (194 310)  (194 310)  routing T_4_19.sp4_h_l_1 <X> T_4_19.lc_trk_g1_4
 (21 6)  (201 310)  (201 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (22 6)  (202 310)  (202 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (203 310)  (203 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (24 6)  (204 310)  (204 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (15 7)  (195 311)  (195 311)  routing T_4_19.sp4_h_l_1 <X> T_4_19.lc_trk_g1_4
 (16 7)  (196 311)  (196 311)  routing T_4_19.sp4_h_l_1 <X> T_4_19.lc_trk_g1_4
 (17 7)  (197 311)  (197 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (17 8)  (197 312)  (197 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (205 312)  (205 312)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (27 8)  (207 312)  (207 312)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 312)  (208 312)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 312)  (210 312)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 312)  (211 312)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 312)  (214 312)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 312)  (216 312)  LC_4 Logic Functioning bit
 (18 9)  (198 313)  (198 313)  routing T_4_19.sp4_r_v_b_33 <X> T_4_19.lc_trk_g2_1
 (22 9)  (202 313)  (202 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 313)  (203 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (24 9)  (204 313)  (204 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (26 9)  (206 313)  (206 313)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 313)  (208 313)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 313)  (209 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 313)  (210 313)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 313)  (212 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (11 10)  (191 314)  (191 314)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_v_t_45
 (13 10)  (193 314)  (193 314)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_v_t_45
 (26 10)  (206 314)  (206 314)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 314)  (207 314)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 314)  (209 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 314)  (210 314)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 314)  (212 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 314)  (213 314)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 314)  (215 314)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_5
 (36 10)  (216 314)  (216 314)  LC_5 Logic Functioning bit
 (12 11)  (192 315)  (192 315)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_v_t_45
 (22 11)  (202 315)  (202 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (203 315)  (203 315)  routing T_4_19.sp12_v_t_21 <X> T_4_19.lc_trk_g2_6
 (25 11)  (205 315)  (205 315)  routing T_4_19.sp12_v_t_21 <X> T_4_19.lc_trk_g2_6
 (27 11)  (207 315)  (207 315)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 315)  (209 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 315)  (210 315)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 315)  (211 315)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 315)  (212 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (213 315)  (213 315)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_5
 (34 11)  (214 315)  (214 315)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_5
 (35 11)  (215 315)  (215 315)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_5
 (51 11)  (231 315)  (231 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 316)  (198 316)  routing T_4_19.wire_logic_cluster/lc_1/out <X> T_4_19.lc_trk_g3_1
 (27 12)  (207 316)  (207 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 316)  (208 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 316)  (209 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 316)  (210 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 316)  (211 316)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 316)  (212 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 316)  (214 316)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 316)  (215 316)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.input_2_6
 (36 12)  (216 316)  (216 316)  LC_6 Logic Functioning bit
 (26 13)  (206 317)  (206 317)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 317)  (208 317)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 317)  (209 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 317)  (210 317)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 317)  (212 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (213 317)  (213 317)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.input_2_6
 (34 13)  (214 317)  (214 317)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.input_2_6
 (47 13)  (227 317)  (227 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (181 318)  (181 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (192 318)  (192 318)  routing T_4_19.sp4_v_t_46 <X> T_4_19.sp4_h_l_46
 (17 14)  (197 318)  (197 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (202 318)  (202 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (206 318)  (206 318)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 318)  (207 318)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 318)  (208 318)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 318)  (209 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 318)  (210 318)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 318)  (212 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 318)  (213 318)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 318)  (216 318)  LC_7 Logic Functioning bit
 (37 14)  (217 318)  (217 318)  LC_7 Logic Functioning bit
 (38 14)  (218 318)  (218 318)  LC_7 Logic Functioning bit
 (39 14)  (219 318)  (219 318)  LC_7 Logic Functioning bit
 (1 15)  (181 319)  (181 319)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (191 319)  (191 319)  routing T_4_19.sp4_v_t_46 <X> T_4_19.sp4_h_l_46
 (18 15)  (198 319)  (198 319)  routing T_4_19.sp4_r_v_b_45 <X> T_4_19.lc_trk_g3_5
 (21 15)  (201 319)  (201 319)  routing T_4_19.sp4_r_v_b_47 <X> T_4_19.lc_trk_g3_7
 (22 15)  (202 319)  (202 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (204 319)  (204 319)  routing T_4_19.tnr_op_6 <X> T_4_19.lc_trk_g3_6
 (26 15)  (206 319)  (206 319)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 319)  (209 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 319)  (210 319)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 319)  (211 319)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (217 319)  (217 319)  LC_7 Logic Functioning bit
 (39 15)  (219 319)  (219 319)  LC_7 Logic Functioning bit


LogicTile_5_19

 (27 0)  (261 304)  (261 304)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 304)  (265 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 304)  (268 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 304)  (270 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (45 0)  (279 304)  (279 304)  LC_0 Logic Functioning bit
 (47 0)  (281 304)  (281 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (270 305)  (270 305)  LC_0 Logic Functioning bit
 (38 1)  (272 305)  (272 305)  LC_0 Logic Functioning bit
 (44 1)  (278 305)  (278 305)  LC_0 Logic Functioning bit
 (47 1)  (281 305)  (281 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (287 305)  (287 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (234 306)  (234 306)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (239 306)  (239 306)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_h_l_37
 (6 2)  (240 306)  (240 306)  routing T_5_19.sp4_v_b_9 <X> T_5_19.sp4_v_t_37
 (8 2)  (242 306)  (242 306)  routing T_5_19.sp4_v_t_36 <X> T_5_19.sp4_h_l_36
 (9 2)  (243 306)  (243 306)  routing T_5_19.sp4_v_t_36 <X> T_5_19.sp4_h_l_36
 (11 2)  (245 306)  (245 306)  routing T_5_19.sp4_h_r_8 <X> T_5_19.sp4_v_t_39
 (13 2)  (247 306)  (247 306)  routing T_5_19.sp4_h_r_8 <X> T_5_19.sp4_v_t_39
 (14 2)  (248 306)  (248 306)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g0_4
 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (4 3)  (238 307)  (238 307)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_h_l_37
 (5 3)  (239 307)  (239 307)  routing T_5_19.sp4_v_b_9 <X> T_5_19.sp4_v_t_37
 (12 3)  (246 307)  (246 307)  routing T_5_19.sp4_h_r_8 <X> T_5_19.sp4_v_t_39
 (14 3)  (248 307)  (248 307)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g0_4
 (15 3)  (249 307)  (249 307)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g0_4
 (16 3)  (250 307)  (250 307)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (14 4)  (248 308)  (248 308)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g1_0
 (17 5)  (251 309)  (251 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (242 310)  (242 310)  routing T_5_19.sp4_h_r_4 <X> T_5_19.sp4_h_l_41
 (10 7)  (244 311)  (244 311)  routing T_5_19.sp4_h_l_46 <X> T_5_19.sp4_v_t_41
 (6 8)  (240 312)  (240 312)  routing T_5_19.sp4_v_t_38 <X> T_5_19.sp4_v_b_6
 (12 8)  (246 312)  (246 312)  routing T_5_19.sp4_h_l_40 <X> T_5_19.sp4_h_r_8
 (5 9)  (239 313)  (239 313)  routing T_5_19.sp4_v_t_38 <X> T_5_19.sp4_v_b_6
 (13 9)  (247 313)  (247 313)  routing T_5_19.sp4_h_l_40 <X> T_5_19.sp4_h_r_8
 (10 11)  (244 315)  (244 315)  routing T_5_19.sp4_h_l_39 <X> T_5_19.sp4_v_t_42
 (8 12)  (242 316)  (242 316)  routing T_5_19.sp4_h_l_39 <X> T_5_19.sp4_h_r_10
 (10 12)  (244 316)  (244 316)  routing T_5_19.sp4_h_l_39 <X> T_5_19.sp4_h_r_10
 (1 14)  (235 318)  (235 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (243 318)  (243 318)  routing T_5_19.sp4_v_b_10 <X> T_5_19.sp4_h_l_47
 (13 14)  (247 318)  (247 318)  routing T_5_19.sp4_h_r_11 <X> T_5_19.sp4_v_t_46
 (14 14)  (248 318)  (248 318)  routing T_5_19.rgt_op_4 <X> T_5_19.lc_trk_g3_4
 (1 15)  (235 319)  (235 319)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (245 319)  (245 319)  routing T_5_19.sp4_h_r_11 <X> T_5_19.sp4_h_l_46
 (12 15)  (246 319)  (246 319)  routing T_5_19.sp4_h_r_11 <X> T_5_19.sp4_v_t_46
 (15 15)  (249 319)  (249 319)  routing T_5_19.rgt_op_4 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_6_19

 (8 0)  (296 304)  (296 304)  routing T_6_19.sp4_v_b_1 <X> T_6_19.sp4_h_r_1
 (9 0)  (297 304)  (297 304)  routing T_6_19.sp4_v_b_1 <X> T_6_19.sp4_h_r_1
 (26 0)  (314 304)  (314 304)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 304)  (318 304)  routing T_6_19.lc_trk_g0_5 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 304)  (319 304)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 305)  (316 305)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 305)  (321 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_0
 (34 1)  (322 305)  (322 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_0
 (35 1)  (323 305)  (323 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_0
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (43 1)  (331 305)  (331 305)  LC_0 Logic Functioning bit
 (47 1)  (335 305)  (335 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (52 1)  (340 305)  (340 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (293 306)  (293 306)  routing T_6_19.sp4_v_t_43 <X> T_6_19.sp4_h_l_37
 (12 2)  (300 306)  (300 306)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_l_39
 (15 2)  (303 306)  (303 306)  routing T_6_19.sp4_h_r_5 <X> T_6_19.lc_trk_g0_5
 (16 2)  (304 306)  (304 306)  routing T_6_19.sp4_h_r_5 <X> T_6_19.lc_trk_g0_5
 (17 2)  (305 306)  (305 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (315 306)  (315 306)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 306)  (316 306)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 306)  (318 306)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 306)  (319 306)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (50 2)  (338 306)  (338 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (4 3)  (292 307)  (292 307)  routing T_6_19.sp4_v_t_43 <X> T_6_19.sp4_h_l_37
 (6 3)  (294 307)  (294 307)  routing T_6_19.sp4_v_t_43 <X> T_6_19.sp4_h_l_37
 (11 3)  (299 307)  (299 307)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_l_39
 (13 3)  (301 307)  (301 307)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_l_39
 (14 3)  (302 307)  (302 307)  routing T_6_19.sp4_h_r_4 <X> T_6_19.lc_trk_g0_4
 (15 3)  (303 307)  (303 307)  routing T_6_19.sp4_h_r_4 <X> T_6_19.lc_trk_g0_4
 (16 3)  (304 307)  (304 307)  routing T_6_19.sp4_h_r_4 <X> T_6_19.lc_trk_g0_4
 (17 3)  (305 307)  (305 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (306 307)  (306 307)  routing T_6_19.sp4_h_r_5 <X> T_6_19.lc_trk_g0_5
 (27 3)  (315 307)  (315 307)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_b_0 <X> T_6_19.sp12_h_r_0
 (9 4)  (297 308)  (297 308)  routing T_6_19.sp4_v_t_41 <X> T_6_19.sp4_h_r_4
 (25 4)  (313 308)  (313 308)  routing T_6_19.sp4_h_l_7 <X> T_6_19.lc_trk_g1_2
 (28 4)  (316 308)  (316 308)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 308)  (318 308)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (3 5)  (291 309)  (291 309)  routing T_6_19.sp12_v_b_0 <X> T_6_19.sp12_h_r_0
 (9 5)  (297 309)  (297 309)  routing T_6_19.sp4_v_t_41 <X> T_6_19.sp4_v_b_4
 (22 5)  (310 309)  (310 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (311 309)  (311 309)  routing T_6_19.sp4_h_l_7 <X> T_6_19.lc_trk_g1_2
 (24 5)  (312 309)  (312 309)  routing T_6_19.sp4_h_l_7 <X> T_6_19.lc_trk_g1_2
 (25 5)  (313 309)  (313 309)  routing T_6_19.sp4_h_l_7 <X> T_6_19.lc_trk_g1_2
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (38 5)  (326 309)  (326 309)  LC_2 Logic Functioning bit
 (47 5)  (335 309)  (335 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (336 309)  (336 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (339 309)  (339 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (296 310)  (296 310)  routing T_6_19.sp4_v_t_47 <X> T_6_19.sp4_h_l_41
 (9 6)  (297 310)  (297 310)  routing T_6_19.sp4_v_t_47 <X> T_6_19.sp4_h_l_41
 (10 6)  (298 310)  (298 310)  routing T_6_19.sp4_v_t_47 <X> T_6_19.sp4_h_l_41
 (11 6)  (299 310)  (299 310)  routing T_6_19.sp4_v_b_9 <X> T_6_19.sp4_v_t_40
 (13 6)  (301 310)  (301 310)  routing T_6_19.sp4_v_b_9 <X> T_6_19.sp4_v_t_40
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 310)  (306 310)  routing T_6_19.wire_logic_cluster/lc_5/out <X> T_6_19.lc_trk_g1_5
 (21 6)  (309 310)  (309 310)  routing T_6_19.sp4_h_l_2 <X> T_6_19.lc_trk_g1_7
 (22 6)  (310 310)  (310 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (311 310)  (311 310)  routing T_6_19.sp4_h_l_2 <X> T_6_19.lc_trk_g1_7
 (24 6)  (312 310)  (312 310)  routing T_6_19.sp4_h_l_2 <X> T_6_19.lc_trk_g1_7
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (50 6)  (338 310)  (338 310)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 311)  (315 311)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (3 8)  (291 312)  (291 312)  routing T_6_19.sp12_v_t_22 <X> T_6_19.sp12_v_b_1
 (14 8)  (302 312)  (302 312)  routing T_6_19.bnl_op_0 <X> T_6_19.lc_trk_g2_0
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 312)  (306 312)  routing T_6_19.wire_logic_cluster/lc_1/out <X> T_6_19.lc_trk_g2_1
 (27 8)  (315 312)  (315 312)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 312)  (316 312)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 312)  (318 312)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (37 8)  (325 312)  (325 312)  LC_4 Logic Functioning bit
 (39 8)  (327 312)  (327 312)  LC_4 Logic Functioning bit
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (46 8)  (334 312)  (334 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (338 312)  (338 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (302 313)  (302 313)  routing T_6_19.bnl_op_0 <X> T_6_19.lc_trk_g2_0
 (17 9)  (305 313)  (305 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (42 9)  (330 313)  (330 313)  LC_4 Logic Functioning bit
 (46 9)  (334 313)  (334 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (336 313)  (336 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (339 313)  (339 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (293 314)  (293 314)  routing T_6_19.sp4_v_t_37 <X> T_6_19.sp4_h_l_43
 (15 10)  (303 314)  (303 314)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g2_5
 (16 10)  (304 314)  (304 314)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g2_5
 (17 10)  (305 314)  (305 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (310 314)  (310 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 314)  (322 314)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (37 10)  (325 314)  (325 314)  LC_5 Logic Functioning bit
 (45 10)  (333 314)  (333 314)  LC_5 Logic Functioning bit
 (50 10)  (338 314)  (338 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (292 315)  (292 315)  routing T_6_19.sp4_v_t_37 <X> T_6_19.sp4_h_l_43
 (6 11)  (294 315)  (294 315)  routing T_6_19.sp4_v_t_37 <X> T_6_19.sp4_h_l_43
 (15 11)  (303 315)  (303 315)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g2_4
 (16 11)  (304 315)  (304 315)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g2_4
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (309 315)  (309 315)  routing T_6_19.sp4_r_v_b_39 <X> T_6_19.lc_trk_g2_7
 (36 11)  (324 315)  (324 315)  LC_5 Logic Functioning bit
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (44 11)  (332 315)  (332 315)  LC_5 Logic Functioning bit
 (16 12)  (304 316)  (304 316)  routing T_6_19.sp4_v_t_12 <X> T_6_19.lc_trk_g3_1
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (306 316)  (306 316)  routing T_6_19.sp4_v_t_12 <X> T_6_19.lc_trk_g3_1
 (21 12)  (309 316)  (309 316)  routing T_6_19.sp4_v_t_14 <X> T_6_19.lc_trk_g3_3
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (311 316)  (311 316)  routing T_6_19.sp4_v_t_14 <X> T_6_19.lc_trk_g3_3
 (26 12)  (314 316)  (314 316)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (319 316)  (319 316)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 316)  (321 316)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 316)  (322 316)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 316)  (324 316)  LC_6 Logic Functioning bit
 (38 12)  (326 316)  (326 316)  LC_6 Logic Functioning bit
 (51 12)  (339 316)  (339 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (302 317)  (302 317)  routing T_6_19.sp12_v_b_16 <X> T_6_19.lc_trk_g3_0
 (16 13)  (304 317)  (304 317)  routing T_6_19.sp12_v_b_16 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (27 13)  (315 317)  (315 317)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 317)  (317 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (325 317)  (325 317)  LC_6 Logic Functioning bit
 (39 13)  (327 317)  (327 317)  LC_6 Logic Functioning bit
 (0 14)  (288 318)  (288 318)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (296 318)  (296 318)  routing T_6_19.sp4_v_t_41 <X> T_6_19.sp4_h_l_47
 (9 14)  (297 318)  (297 318)  routing T_6_19.sp4_v_t_41 <X> T_6_19.sp4_h_l_47
 (10 14)  (298 318)  (298 318)  routing T_6_19.sp4_v_t_41 <X> T_6_19.sp4_h_l_47
 (15 14)  (303 318)  (303 318)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g3_5
 (16 14)  (304 318)  (304 318)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g3_5
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (309 318)  (309 318)  routing T_6_19.sp4_h_r_39 <X> T_6_19.lc_trk_g3_7
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (311 318)  (311 318)  routing T_6_19.sp4_h_r_39 <X> T_6_19.lc_trk_g3_7
 (24 14)  (312 318)  (312 318)  routing T_6_19.sp4_h_r_39 <X> T_6_19.lc_trk_g3_7
 (25 14)  (313 318)  (313 318)  routing T_6_19.sp4_h_r_38 <X> T_6_19.lc_trk_g3_6
 (27 14)  (315 318)  (315 318)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 318)  (317 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 318)  (318 318)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 318)  (324 318)  LC_7 Logic Functioning bit
 (37 14)  (325 318)  (325 318)  LC_7 Logic Functioning bit
 (38 14)  (326 318)  (326 318)  LC_7 Logic Functioning bit
 (39 14)  (327 318)  (327 318)  LC_7 Logic Functioning bit
 (41 14)  (329 318)  (329 318)  LC_7 Logic Functioning bit
 (43 14)  (331 318)  (331 318)  LC_7 Logic Functioning bit
 (1 15)  (289 319)  (289 319)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (302 319)  (302 319)  routing T_6_19.sp12_v_b_20 <X> T_6_19.lc_trk_g3_4
 (16 15)  (304 319)  (304 319)  routing T_6_19.sp12_v_b_20 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (310 319)  (310 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (311 319)  (311 319)  routing T_6_19.sp4_h_r_38 <X> T_6_19.lc_trk_g3_6
 (24 15)  (312 319)  (312 319)  routing T_6_19.sp4_h_r_38 <X> T_6_19.lc_trk_g3_6
 (36 15)  (324 319)  (324 319)  LC_7 Logic Functioning bit
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (38 15)  (326 319)  (326 319)  LC_7 Logic Functioning bit
 (39 15)  (327 319)  (327 319)  LC_7 Logic Functioning bit
 (41 15)  (329 319)  (329 319)  LC_7 Logic Functioning bit
 (43 15)  (331 319)  (331 319)  LC_7 Logic Functioning bit
 (53 15)  (341 319)  (341 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_19

 (11 0)  (353 304)  (353 304)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_v_b_2
 (15 0)  (357 304)  (357 304)  routing T_7_19.sp4_h_r_9 <X> T_7_19.lc_trk_g0_1
 (16 0)  (358 304)  (358 304)  routing T_7_19.sp4_h_r_9 <X> T_7_19.lc_trk_g0_1
 (17 0)  (359 304)  (359 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (360 304)  (360 304)  routing T_7_19.sp4_h_r_9 <X> T_7_19.lc_trk_g0_1
 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 304)  (373 304)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (52 0)  (394 304)  (394 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (354 305)  (354 305)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_v_b_2
 (15 1)  (357 305)  (357 305)  routing T_7_19.bot_op_0 <X> T_7_19.lc_trk_g0_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (36 1)  (378 305)  (378 305)  LC_0 Logic Functioning bit
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (44 1)  (386 305)  (386 305)  LC_0 Logic Functioning bit
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (368 306)  (368 306)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 306)  (375 306)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (26 3)  (368 307)  (368 307)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 307)  (369 307)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 307)  (375 307)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.input_2_1
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (40 3)  (382 307)  (382 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (14 4)  (356 308)  (356 308)  routing T_7_19.wire_logic_cluster/lc_0/out <X> T_7_19.lc_trk_g1_0
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 308)  (360 308)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g1_1
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (39 4)  (381 308)  (381 308)  LC_2 Logic Functioning bit
 (41 4)  (383 308)  (383 308)  LC_2 Logic Functioning bit
 (43 4)  (385 308)  (385 308)  LC_2 Logic Functioning bit
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (38 5)  (380 309)  (380 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (40 5)  (382 309)  (382 309)  LC_2 Logic Functioning bit
 (42 5)  (384 309)  (384 309)  LC_2 Logic Functioning bit
 (5 6)  (347 310)  (347 310)  routing T_7_19.sp4_v_t_44 <X> T_7_19.sp4_h_l_38
 (14 6)  (356 310)  (356 310)  routing T_7_19.lft_op_4 <X> T_7_19.lc_trk_g1_4
 (26 6)  (368 310)  (368 310)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 310)  (369 310)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 310)  (370 310)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 310)  (375 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (37 6)  (379 310)  (379 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (42 6)  (384 310)  (384 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (50 6)  (392 310)  (392 310)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (346 311)  (346 311)  routing T_7_19.sp4_v_t_44 <X> T_7_19.sp4_h_l_38
 (6 7)  (348 311)  (348 311)  routing T_7_19.sp4_v_t_44 <X> T_7_19.sp4_h_l_38
 (15 7)  (357 311)  (357 311)  routing T_7_19.lft_op_4 <X> T_7_19.lc_trk_g1_4
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (369 311)  (369 311)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 311)  (370 311)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 311)  (373 311)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 311)  (378 311)  LC_3 Logic Functioning bit
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (40 7)  (382 311)  (382 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (15 8)  (357 312)  (357 312)  routing T_7_19.sp4_h_r_25 <X> T_7_19.lc_trk_g2_1
 (16 8)  (358 312)  (358 312)  routing T_7_19.sp4_h_r_25 <X> T_7_19.lc_trk_g2_1
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 312)  (375 312)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (41 8)  (383 312)  (383 312)  LC_4 Logic Functioning bit
 (42 8)  (384 312)  (384 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (50 8)  (392 312)  (392 312)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (358 313)  (358 313)  routing T_7_19.sp12_v_b_8 <X> T_7_19.lc_trk_g2_0
 (17 9)  (359 313)  (359 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (360 313)  (360 313)  routing T_7_19.sp4_h_r_25 <X> T_7_19.lc_trk_g2_1
 (27 9)  (369 313)  (369 313)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 313)  (373 313)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 313)  (378 313)  LC_4 Logic Functioning bit
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (40 9)  (382 313)  (382 313)  LC_4 Logic Functioning bit
 (41 9)  (383 313)  (383 313)  LC_4 Logic Functioning bit
 (42 9)  (384 313)  (384 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (51 9)  (393 313)  (393 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (9 10)  (351 314)  (351 314)  routing T_7_19.sp4_v_b_7 <X> T_7_19.sp4_h_l_42
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (366 314)  (366 314)  routing T_7_19.tnl_op_7 <X> T_7_19.lc_trk_g2_7
 (14 11)  (356 315)  (356 315)  routing T_7_19.sp4_r_v_b_36 <X> T_7_19.lc_trk_g2_4
 (17 11)  (359 315)  (359 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (363 315)  (363 315)  routing T_7_19.tnl_op_7 <X> T_7_19.lc_trk_g2_7
 (6 12)  (348 316)  (348 316)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_v_b_9
 (14 12)  (356 316)  (356 316)  routing T_7_19.bnl_op_0 <X> T_7_19.lc_trk_g3_0
 (15 12)  (357 316)  (357 316)  routing T_7_19.sp4_v_t_28 <X> T_7_19.lc_trk_g3_1
 (16 12)  (358 316)  (358 316)  routing T_7_19.sp4_v_t_28 <X> T_7_19.lc_trk_g3_1
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 316)  (375 316)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 316)  (376 316)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (41 12)  (383 316)  (383 316)  LC_6 Logic Functioning bit
 (42 12)  (384 316)  (384 316)  LC_6 Logic Functioning bit
 (43 12)  (385 316)  (385 316)  LC_6 Logic Functioning bit
 (5 13)  (347 317)  (347 317)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_v_b_9
 (14 13)  (356 317)  (356 317)  routing T_7_19.bnl_op_0 <X> T_7_19.lc_trk_g3_0
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (363 317)  (363 317)  routing T_7_19.sp4_r_v_b_43 <X> T_7_19.lc_trk_g3_3
 (28 13)  (370 317)  (370 317)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 317)  (374 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (378 317)  (378 317)  LC_6 Logic Functioning bit
 (37 13)  (379 317)  (379 317)  LC_6 Logic Functioning bit
 (38 13)  (380 317)  (380 317)  LC_6 Logic Functioning bit
 (39 13)  (381 317)  (381 317)  LC_6 Logic Functioning bit
 (40 13)  (382 317)  (382 317)  LC_6 Logic Functioning bit
 (41 13)  (383 317)  (383 317)  LC_6 Logic Functioning bit
 (42 13)  (384 317)  (384 317)  LC_6 Logic Functioning bit
 (43 13)  (385 317)  (385 317)  LC_6 Logic Functioning bit
 (0 14)  (342 318)  (342 318)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (354 318)  (354 318)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_h_l_46
 (15 14)  (357 318)  (357 318)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g3_5
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 318)  (375 318)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 318)  (376 318)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (38 14)  (380 318)  (380 318)  LC_7 Logic Functioning bit
 (1 15)  (343 319)  (343 319)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (353 319)  (353 319)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_h_l_46
 (15 15)  (357 319)  (357 319)  routing T_7_19.sp4_v_t_33 <X> T_7_19.lc_trk_g3_4
 (16 15)  (358 319)  (358 319)  routing T_7_19.sp4_v_t_33 <X> T_7_19.lc_trk_g3_4
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (364 319)  (364 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (365 319)  (365 319)  routing T_7_19.sp4_h_r_30 <X> T_7_19.lc_trk_g3_6
 (24 15)  (366 319)  (366 319)  routing T_7_19.sp4_h_r_30 <X> T_7_19.lc_trk_g3_6
 (25 15)  (367 319)  (367 319)  routing T_7_19.sp4_h_r_30 <X> T_7_19.lc_trk_g3_6
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (379 319)  (379 319)  LC_7 Logic Functioning bit
 (39 15)  (381 319)  (381 319)  LC_7 Logic Functioning bit
 (51 15)  (393 319)  (393 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_19

 (6 1)  (402 305)  (402 305)  routing T_8_19.sp4_h_l_37 <X> T_8_19.sp4_h_r_0
 (4 8)  (400 312)  (400 312)  routing T_8_19.sp4_h_l_37 <X> T_8_19.sp4_v_b_6
 (6 8)  (402 312)  (402 312)  routing T_8_19.sp4_h_l_37 <X> T_8_19.sp4_v_b_6
 (12 8)  (408 312)  (408 312)  routing T_8_19.sp4_h_l_40 <X> T_8_19.sp4_h_r_8
 (5 9)  (401 313)  (401 313)  routing T_8_19.sp4_h_l_37 <X> T_8_19.sp4_v_b_6
 (13 9)  (409 313)  (409 313)  routing T_8_19.sp4_h_l_40 <X> T_8_19.sp4_h_r_8
 (5 14)  (401 318)  (401 318)  routing T_8_19.sp4_h_r_6 <X> T_8_19.sp4_h_l_44
 (4 15)  (400 319)  (400 319)  routing T_8_19.sp4_h_r_6 <X> T_8_19.sp4_h_l_44


LogicTile_9_19

 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (46 0)  (484 304)  (484 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (44 1)  (482 305)  (482 305)  LC_0 Logic Functioning bit
 (51 1)  (489 305)  (489 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (446 306)  (446 306)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_h_l_36
 (10 2)  (448 306)  (448 306)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_h_l_36
 (12 2)  (450 306)  (450 306)  routing T_9_19.sp4_v_t_45 <X> T_9_19.sp4_h_l_39
 (0 3)  (438 307)  (438 307)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (11 3)  (449 307)  (449 307)  routing T_9_19.sp4_v_t_45 <X> T_9_19.sp4_h_l_39
 (13 3)  (451 307)  (451 307)  routing T_9_19.sp4_v_t_45 <X> T_9_19.sp4_h_l_39
 (14 4)  (452 308)  (452 308)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (14 5)  (452 309)  (452 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (15 5)  (453 309)  (453 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (6 6)  (444 310)  (444 310)  routing T_9_19.sp4_h_l_47 <X> T_9_19.sp4_v_t_38
 (8 6)  (446 310)  (446 310)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_h_l_41
 (9 6)  (447 310)  (447 310)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_h_l_41
 (10 6)  (448 310)  (448 310)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_h_l_41
 (5 10)  (443 314)  (443 314)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_h_l_43
 (10 10)  (448 314)  (448 314)  routing T_9_19.sp4_v_b_2 <X> T_9_19.sp4_h_l_42
 (14 10)  (452 314)  (452 314)  routing T_9_19.rgt_op_4 <X> T_9_19.lc_trk_g2_4
 (15 10)  (453 314)  (453 314)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g2_5
 (16 10)  (454 314)  (454 314)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g2_5
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g2_5
 (4 11)  (442 315)  (442 315)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_h_l_43
 (6 11)  (444 315)  (444 315)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_h_l_43
 (15 11)  (453 315)  (453 315)  routing T_9_19.rgt_op_4 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g2_5
 (0 14)  (438 318)  (438 318)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 318)  (450 318)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_h_l_46
 (1 15)  (439 319)  (439 319)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (442 319)  (442 319)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_h_l_44
 (13 15)  (451 319)  (451 319)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_h_l_46


LogicTile_10_19

 (11 0)  (503 304)  (503 304)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_b_2
 (13 0)  (505 304)  (505 304)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_b_2
 (14 0)  (506 304)  (506 304)  routing T_10_19.bnr_op_0 <X> T_10_19.lc_trk_g0_0
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (515 304)  (515 304)  routing T_10_19.sp12_h_l_16 <X> T_10_19.lc_trk_g0_3
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (41 0)  (533 304)  (533 304)  LC_0 Logic Functioning bit
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (46 0)  (538 304)  (538 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (504 305)  (504 305)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_b_2
 (14 1)  (506 305)  (506 305)  routing T_10_19.bnr_op_0 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (513 305)  (513 305)  routing T_10_19.sp12_h_l_16 <X> T_10_19.lc_trk_g0_3
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (40 1)  (532 305)  (532 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (42 1)  (534 305)  (534 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (51 1)  (543 305)  (543 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 306)  (506 306)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g0_4
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (14 3)  (506 307)  (506 307)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g0_4
 (15 3)  (507 307)  (507 307)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g0_4
 (16 3)  (508 307)  (508 307)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (44 3)  (536 307)  (536 307)  LC_1 Logic Functioning bit
 (48 3)  (540 307)  (540 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 308)  (527 308)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.input_2_2
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (46 4)  (538 308)  (538 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (507 309)  (507 309)  routing T_10_19.bot_op_0 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (11 7)  (503 311)  (503 311)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_h_l_40
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (51 7)  (543 311)  (543 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g2_1
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (35 8)  (527 312)  (527 312)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.input_2_4
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (11 9)  (503 313)  (503 313)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_h_r_8
 (14 9)  (506 313)  (506 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 313)  (525 313)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.input_2_4
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (42 9)  (534 313)  (534 313)  LC_4 Logic Functioning bit
 (6 10)  (498 314)  (498 314)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_t_43
 (14 10)  (506 314)  (506 314)  routing T_10_19.sp4_v_t_17 <X> T_10_19.lc_trk_g2_4
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (12 11)  (504 315)  (504 315)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_t_45
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_v_t_17 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 318)  (507 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (46 14)  (538 318)  (538 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (493 319)  (493 319)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 319)  (510 319)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (46 0)  (592 304)  (592 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (598 304)  (598 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (550 305)  (550 305)  routing T_11_19.sp4_v_t_42 <X> T_11_19.sp4_h_r_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (569 305)  (569 305)  routing T_11_19.sp12_h_l_17 <X> T_11_19.lc_trk_g0_2
 (25 1)  (571 305)  (571 305)  routing T_11_19.sp12_h_l_17 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (44 1)  (590 305)  (590 305)  LC_0 Logic Functioning bit
 (47 1)  (593 305)  (593 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_3 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (41 2)  (587 306)  (587 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (52 2)  (598 306)  (598 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_3 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (8 3)  (554 307)  (554 307)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_v_t_36
 (10 3)  (556 307)  (556 307)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_v_t_36
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (569 307)  (569 307)  routing T_11_19.sp12_h_l_21 <X> T_11_19.lc_trk_g0_6
 (25 3)  (571 307)  (571 307)  routing T_11_19.sp12_h_l_21 <X> T_11_19.lc_trk_g0_6
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (569 308)  (569 308)  routing T_11_19.sp12_h_r_11 <X> T_11_19.lc_trk_g1_3
 (14 5)  (560 309)  (560 309)  routing T_11_19.sp4_r_v_b_24 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (5 8)  (551 312)  (551 312)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_h_r_6
 (14 9)  (560 313)  (560 313)  routing T_11_19.tnl_op_0 <X> T_11_19.lc_trk_g2_0
 (15 9)  (561 313)  (561 313)  routing T_11_19.tnl_op_0 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (15 10)  (561 314)  (561 314)  routing T_11_19.sp4_h_r_45 <X> T_11_19.lc_trk_g2_5
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp4_h_r_45 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.sp4_h_r_45 <X> T_11_19.lc_trk_g2_5
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (18 11)  (564 315)  (564 315)  routing T_11_19.sp4_h_r_45 <X> T_11_19.lc_trk_g2_5
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.sp4_r_v_b_38 <X> T_11_19.lc_trk_g2_6
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (14 12)  (560 316)  (560 316)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (546 318)  (546 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 318)  (551 318)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_l_44
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 318)  (564 318)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g3_5
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (0 15)  (546 319)  (546 319)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 319)  (547 319)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (48 15)  (594 319)  (594 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_19

 (4 0)  (604 304)  (604 304)  routing T_12_19.sp4_h_l_37 <X> T_12_19.sp4_v_b_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (5 1)  (605 305)  (605 305)  routing T_12_19.sp4_h_l_37 <X> T_12_19.sp4_v_b_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (44 1)  (644 305)  (644 305)  LC_0 Logic Functioning bit
 (51 1)  (651 305)  (651 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (9 3)  (609 307)  (609 307)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_v_t_36
 (10 3)  (610 307)  (610 307)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_v_t_36
 (5 4)  (605 308)  (605 308)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_r_3
 (12 4)  (612 308)  (612 308)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_5
 (14 4)  (614 308)  (614 308)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g1_0
 (4 5)  (604 309)  (604 309)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_r_3
 (6 5)  (606 309)  (606 309)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_r_3
 (11 5)  (611 309)  (611 309)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_5
 (13 5)  (613 309)  (613 309)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_5
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (13 6)  (613 310)  (613 310)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_v_t_40
 (15 6)  (615 310)  (615 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (14 12)  (614 316)  (614 316)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (15 13)  (615 317)  (615 317)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 319)  (600 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 319)  (601 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (9 0)  (663 304)  (663 304)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_r_1
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (53 0)  (707 304)  (707 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (658 306)  (658 306)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_37
 (15 2)  (669 306)  (669 306)  routing T_13_19.top_op_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (5 3)  (659 307)  (659 307)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_37
 (18 3)  (672 307)  (672 307)  routing T_13_19.top_op_5 <X> T_13_19.lc_trk_g0_5
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (21 6)  (675 310)  (675 310)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (5 8)  (659 312)  (659 312)  routing T_13_19.sp4_v_t_43 <X> T_13_19.sp4_h_r_6
 (9 8)  (663 312)  (663 312)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_r_7
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (51 8)  (705 312)  (705 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (46 9)  (700 313)  (700 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g2_5
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g2_7
 (18 11)  (672 315)  (672 315)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g2_5
 (21 11)  (675 315)  (675 315)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g2_7
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (21 13)  (675 317)  (675 317)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (47 14)  (701 318)  (701 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (705 318)  (705 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (668 319)  (668 319)  routing T_13_19.sp12_v_b_20 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp12_v_b_20 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (675 319)  (675 319)  routing T_13_19.sp4_r_v_b_47 <X> T_13_19.lc_trk_g3_7
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (21 0)  (729 304)  (729 304)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 304)  (731 304)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (13 1)  (721 305)  (721 305)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_h_r_2
 (21 1)  (729 305)  (729 305)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_3 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (25 2)  (733 306)  (733 306)  routing T_14_19.sp4_h_r_14 <X> T_14_19.lc_trk_g0_6
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_3 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (14 3)  (722 307)  (722 307)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (15 3)  (723 307)  (723 307)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (16 3)  (724 307)  (724 307)  routing T_14_19.sp4_h_l_9 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp4_h_r_14 <X> T_14_19.lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.sp4_h_r_14 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (742 307)  (742 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.input_2_1
 (35 3)  (743 307)  (743 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.input_2_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (0 4)  (708 308)  (708 308)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (0 5)  (708 309)  (708 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (53 5)  (761 309)  (761 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (723 310)  (723 310)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g1_5
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g1_5
 (21 6)  (729 310)  (729 310)  routing T_14_19.sp12_h_l_4 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.sp12_h_l_4 <X> T_14_19.lc_trk_g1_7
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (729 311)  (729 311)  routing T_14_19.sp12_h_l_4 <X> T_14_19.lc_trk_g1_7
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (10 8)  (718 312)  (718 312)  routing T_14_19.sp4_v_t_39 <X> T_14_19.sp4_h_r_7
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 313)  (722 313)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g2_0
 (15 9)  (723 313)  (723 313)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g2_0
 (16 9)  (724 313)  (724 313)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 313)  (726 313)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (51 9)  (759 313)  (759 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (723 314)  (723 314)  routing T_14_19.tnl_op_5 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g2_7
 (18 11)  (726 315)  (726 315)  routing T_14_19.tnl_op_5 <X> T_14_19.lc_trk_g2_5
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g2_7
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 317)  (731 317)  routing T_14_19.sp4_v_b_42 <X> T_14_19.lc_trk_g3_2
 (24 13)  (732 317)  (732 317)  routing T_14_19.sp4_v_b_42 <X> T_14_19.lc_trk_g3_2


LogicTile_15_19

 (4 0)  (766 304)  (766 304)  routing T_15_19.sp4_h_l_37 <X> T_15_19.sp4_v_b_0
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (47 0)  (809 304)  (809 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (767 305)  (767 305)  routing T_15_19.sp4_h_l_37 <X> T_15_19.sp4_v_b_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp4_h_r_7 <X> T_15_19.lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.sp4_h_r_7 <X> T_15_19.lc_trk_g0_7
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 306)  (797 306)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_1
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (52 2)  (814 306)  (814 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (783 307)  (783 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.lc_trk_g0_7
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 307)  (795 307)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_1
 (35 3)  (797 307)  (797 307)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (53 3)  (815 307)  (815 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (776 308)  (776 308)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g1_0
 (15 4)  (777 308)  (777 308)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g1_1
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g1_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (53 4)  (815 308)  (815 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 309)  (785 309)  routing T_15_19.sp12_h_r_10 <X> T_15_19.lc_trk_g1_2
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (5 6)  (767 310)  (767 310)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_h_l_38
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (50 6)  (812 310)  (812 310)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (768 311)  (768 311)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_h_l_38
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (10 8)  (772 312)  (772 312)  routing T_15_19.sp4_v_t_39 <X> T_15_19.sp4_h_r_7
 (15 8)  (777 312)  (777 312)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g2_1
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (6 9)  (768 313)  (768 313)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (18 9)  (780 313)  (780 313)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g2_1
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g2_2
 (8 10)  (770 314)  (770 314)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_h_l_42
 (9 10)  (771 314)  (771 314)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_h_l_42
 (16 10)  (778 314)  (778 314)  routing T_15_19.sp12_v_t_10 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g2_7
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp12_v_b_12 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (5 12)  (767 316)  (767 316)  routing T_15_19.sp4_h_l_43 <X> T_15_19.sp4_h_r_9
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_v_t_22 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_22 <X> T_15_19.lc_trk_g3_3
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (4 13)  (766 317)  (766 317)  routing T_15_19.sp4_h_l_43 <X> T_15_19.sp4_h_r_9
 (14 13)  (776 317)  (776 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_v_t_22 <X> T_15_19.lc_trk_g3_3
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 317)  (795 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (34 13)  (796 317)  (796 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (787 318)  (787 318)  routing T_15_19.sp4_h_r_38 <X> T_15_19.lc_trk_g3_6
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp4_r_v_b_47 <X> T_15_19.lc_trk_g3_7
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 319)  (785 319)  routing T_15_19.sp4_h_r_38 <X> T_15_19.lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.sp4_h_r_38 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (5 2)  (821 306)  (821 306)  routing T_16_19.sp4_v_t_37 <X> T_16_19.sp4_h_l_37
 (6 3)  (822 307)  (822 307)  routing T_16_19.sp4_v_t_37 <X> T_16_19.sp4_h_l_37
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.sp4_r_v_b_26 <X> T_16_19.lc_trk_g1_2
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (53 5)  (869 309)  (869 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (46 6)  (862 310)  (862 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (47 7)  (863 311)  (863 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (821 312)  (821 312)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_h_r_6
 (25 8)  (841 312)  (841 312)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (4 9)  (820 313)  (820 313)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_h_r_6
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 313)  (839 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (24 9)  (840 313)  (840 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (25 9)  (841 313)  (841 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (8 10)  (824 314)  (824 314)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_h_l_42
 (9 10)  (825 314)  (825 314)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_h_l_42
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_19

 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_0
 (35 1)  (909 305)  (909 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (5 2)  (879 306)  (879 306)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_h_l_37
 (6 3)  (880 307)  (880 307)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_h_l_37
 (12 4)  (886 308)  (886 308)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_h_r_5
 (15 6)  (889 310)  (889 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (899 310)  (899 310)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g1_6
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 311)  (897 311)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g1_6
 (16 10)  (890 314)  (890 314)  routing T_17_19.sp12_v_t_10 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (12 11)  (886 315)  (886 315)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_v_t_45
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (895 317)  (895 317)  routing T_17_19.sp4_r_v_b_43 <X> T_17_19.lc_trk_g3_3
 (5 14)  (879 318)  (879 318)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_h_l_44
 (11 14)  (885 318)  (885 318)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_v_t_46
 (6 15)  (880 319)  (880 319)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_h_l_44


LogicTile_18_19

 (15 2)  (943 306)  (943 306)  routing T_18_19.bot_op_5 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 4)  (954 308)  (954 308)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 308)  (963 308)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.input_2_2
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 309)  (960 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 309)  (961 309)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.input_2_2
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (41 5)  (969 309)  (969 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 310)  (951 310)  routing T_18_19.sp4_h_r_7 <X> T_18_19.lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.sp4_h_r_7 <X> T_18_19.lc_trk_g1_7
 (21 7)  (949 311)  (949 311)  routing T_18_19.sp4_h_r_7 <X> T_18_19.lc_trk_g1_7
 (10 8)  (938 312)  (938 312)  routing T_18_19.sp4_v_t_39 <X> T_18_19.sp4_h_r_7
 (15 11)  (943 315)  (943 315)  routing T_18_19.sp4_v_t_33 <X> T_18_19.lc_trk_g2_4
 (16 11)  (944 315)  (944 315)  routing T_18_19.sp4_v_t_33 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 319)  (951 319)  routing T_18_19.sp4_h_r_30 <X> T_18_19.lc_trk_g3_6
 (24 15)  (952 319)  (952 319)  routing T_18_19.sp4_h_r_30 <X> T_18_19.lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.sp4_h_r_30 <X> T_18_19.lc_trk_g3_6


LogicTile_19_19

 (10 7)  (992 311)  (992 311)  routing T_19_19.sp4_h_l_46 <X> T_19_19.sp4_v_t_41
 (5 11)  (987 315)  (987 315)  routing T_19_19.sp4_h_l_43 <X> T_19_19.sp4_v_t_43


LogicTile_1_18

 (27 0)  (45 288)  (45 288)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 288)  (46 288)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 288)  (47 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 288)  (50 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 288)  (52 288)  routing T_1_18.lc_trk_g1_0 <X> T_1_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 288)  (54 288)  LC_0 Logic Functioning bit
 (38 0)  (56 288)  (56 288)  LC_0 Logic Functioning bit
 (45 0)  (63 288)  (63 288)  LC_0 Logic Functioning bit
 (36 1)  (54 289)  (54 289)  LC_0 Logic Functioning bit
 (38 1)  (56 289)  (56 289)  LC_0 Logic Functioning bit
 (44 1)  (62 289)  (62 289)  LC_0 Logic Functioning bit
 (47 1)  (65 289)  (65 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (18 290)  (18 290)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (20 290)  (20 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 291)  (18 291)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (14 4)  (32 292)  (32 292)  routing T_1_18.wire_logic_cluster/lc_0/out <X> T_1_18.lc_trk_g1_0
 (17 5)  (35 293)  (35 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (34 294)  (34 294)  routing T_1_18.sp12_h_l_18 <X> T_1_18.lc_trk_g1_5
 (17 6)  (35 294)  (35 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (36 295)  (36 295)  routing T_1_18.sp12_h_l_18 <X> T_1_18.lc_trk_g1_5
 (12 12)  (30 300)  (30 300)  routing T_1_18.sp4_v_b_5 <X> T_1_18.sp4_h_r_11
 (11 13)  (29 301)  (29 301)  routing T_1_18.sp4_v_b_5 <X> T_1_18.sp4_h_r_11
 (13 13)  (31 301)  (31 301)  routing T_1_18.sp4_v_b_5 <X> T_1_18.sp4_h_r_11
 (14 13)  (32 301)  (32 301)  routing T_1_18.sp4_r_v_b_40 <X> T_1_18.lc_trk_g3_0
 (17 13)  (35 301)  (35 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (19 302)  (19 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 303)  (18 303)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 303)  (19 303)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_7/s_r


LogicTile_2_18

 (14 0)  (86 288)  (86 288)  routing T_2_18.lft_op_0 <X> T_2_18.lc_trk_g0_0
 (17 0)  (89 288)  (89 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 288)  (90 288)  routing T_2_18.wire_logic_cluster/lc_1/out <X> T_2_18.lc_trk_g0_1
 (21 0)  (93 288)  (93 288)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g0_3
 (22 0)  (94 288)  (94 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (96 288)  (96 288)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g0_3
 (29 0)  (101 288)  (101 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 288)  (104 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 288)  (105 288)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 288)  (106 288)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 288)  (107 288)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.input_2_0
 (36 0)  (108 288)  (108 288)  LC_0 Logic Functioning bit
 (37 0)  (109 288)  (109 288)  LC_0 Logic Functioning bit
 (38 0)  (110 288)  (110 288)  LC_0 Logic Functioning bit
 (39 0)  (111 288)  (111 288)  LC_0 Logic Functioning bit
 (41 0)  (113 288)  (113 288)  LC_0 Logic Functioning bit
 (42 0)  (114 288)  (114 288)  LC_0 Logic Functioning bit
 (43 0)  (115 288)  (115 288)  LC_0 Logic Functioning bit
 (47 0)  (119 288)  (119 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (87 289)  (87 289)  routing T_2_18.lft_op_0 <X> T_2_18.lc_trk_g0_0
 (17 1)  (89 289)  (89 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (93 289)  (93 289)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g0_3
 (28 1)  (100 289)  (100 289)  routing T_2_18.lc_trk_g2_0 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 289)  (101 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 289)  (104 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 289)  (107 289)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.input_2_0
 (36 1)  (108 289)  (108 289)  LC_0 Logic Functioning bit
 (37 1)  (109 289)  (109 289)  LC_0 Logic Functioning bit
 (38 1)  (110 289)  (110 289)  LC_0 Logic Functioning bit
 (39 1)  (111 289)  (111 289)  LC_0 Logic Functioning bit
 (40 1)  (112 289)  (112 289)  LC_0 Logic Functioning bit
 (41 1)  (113 289)  (113 289)  LC_0 Logic Functioning bit
 (42 1)  (114 289)  (114 289)  LC_0 Logic Functioning bit
 (43 1)  (115 289)  (115 289)  LC_0 Logic Functioning bit
 (53 1)  (125 289)  (125 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 290)  (72 290)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (74 290)  (74 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 290)  (86 290)  routing T_2_18.sp4_h_l_9 <X> T_2_18.lc_trk_g0_4
 (25 2)  (97 290)  (97 290)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g0_6
 (31 2)  (103 290)  (103 290)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 290)  (104 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 290)  (105 290)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 290)  (106 290)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 290)  (108 290)  LC_1 Logic Functioning bit
 (38 2)  (110 290)  (110 290)  LC_1 Logic Functioning bit
 (45 2)  (117 290)  (117 290)  LC_1 Logic Functioning bit
 (0 3)  (72 291)  (72 291)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (14 3)  (86 291)  (86 291)  routing T_2_18.sp4_h_l_9 <X> T_2_18.lc_trk_g0_4
 (15 3)  (87 291)  (87 291)  routing T_2_18.sp4_h_l_9 <X> T_2_18.lc_trk_g0_4
 (16 3)  (88 291)  (88 291)  routing T_2_18.sp4_h_l_9 <X> T_2_18.lc_trk_g0_4
 (17 3)  (89 291)  (89 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (94 291)  (94 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (95 291)  (95 291)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g0_6
 (24 3)  (96 291)  (96 291)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g0_6
 (25 3)  (97 291)  (97 291)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g0_6
 (29 3)  (101 291)  (101 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 291)  (103 291)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 291)  (109 291)  LC_1 Logic Functioning bit
 (39 3)  (111 291)  (111 291)  LC_1 Logic Functioning bit
 (44 3)  (116 291)  (116 291)  LC_1 Logic Functioning bit
 (29 4)  (101 292)  (101 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 292)  (103 292)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 292)  (104 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 292)  (105 292)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 292)  (108 292)  LC_2 Logic Functioning bit
 (38 4)  (110 292)  (110 292)  LC_2 Logic Functioning bit
 (46 4)  (118 292)  (118 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (103 293)  (103 293)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 293)  (108 293)  LC_2 Logic Functioning bit
 (38 5)  (110 293)  (110 293)  LC_2 Logic Functioning bit
 (15 6)  (87 294)  (87 294)  routing T_2_18.sp4_h_r_5 <X> T_2_18.lc_trk_g1_5
 (16 6)  (88 294)  (88 294)  routing T_2_18.sp4_h_r_5 <X> T_2_18.lc_trk_g1_5
 (17 6)  (89 294)  (89 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (32 6)  (104 294)  (104 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 294)  (105 294)  routing T_2_18.lc_trk_g2_0 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 294)  (107 294)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.input_2_3
 (36 6)  (108 294)  (108 294)  LC_3 Logic Functioning bit
 (37 6)  (109 294)  (109 294)  LC_3 Logic Functioning bit
 (18 7)  (90 295)  (90 295)  routing T_2_18.sp4_h_r_5 <X> T_2_18.lc_trk_g1_5
 (32 7)  (104 295)  (104 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (105 295)  (105 295)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.input_2_3
 (35 7)  (107 295)  (107 295)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.input_2_3
 (36 7)  (108 295)  (108 295)  LC_3 Logic Functioning bit
 (37 7)  (109 295)  (109 295)  LC_3 Logic Functioning bit
 (48 7)  (120 295)  (120 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (98 296)  (98 296)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (103 296)  (103 296)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 296)  (104 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 296)  (105 296)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 296)  (108 296)  LC_4 Logic Functioning bit
 (38 8)  (110 296)  (110 296)  LC_4 Logic Functioning bit
 (14 9)  (86 297)  (86 297)  routing T_2_18.tnl_op_0 <X> T_2_18.lc_trk_g2_0
 (15 9)  (87 297)  (87 297)  routing T_2_18.tnl_op_0 <X> T_2_18.lc_trk_g2_0
 (17 9)  (89 297)  (89 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (98 297)  (98 297)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 297)  (101 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 297)  (103 297)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (109 297)  (109 297)  LC_4 Logic Functioning bit
 (39 9)  (111 297)  (111 297)  LC_4 Logic Functioning bit
 (22 10)  (94 298)  (94 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (96 298)  (96 298)  routing T_2_18.tnr_op_7 <X> T_2_18.lc_trk_g2_7
 (31 10)  (103 298)  (103 298)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 298)  (104 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 298)  (106 298)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 298)  (108 298)  LC_5 Logic Functioning bit
 (38 10)  (110 298)  (110 298)  LC_5 Logic Functioning bit
 (27 11)  (99 299)  (99 299)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 299)  (100 299)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 299)  (101 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 299)  (109 299)  LC_5 Logic Functioning bit
 (39 11)  (111 299)  (111 299)  LC_5 Logic Functioning bit
 (14 12)  (86 300)  (86 300)  routing T_2_18.rgt_op_0 <X> T_2_18.lc_trk_g3_0
 (29 12)  (101 300)  (101 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 300)  (103 300)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 300)  (104 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 300)  (105 300)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 300)  (108 300)  LC_6 Logic Functioning bit
 (38 12)  (110 300)  (110 300)  LC_6 Logic Functioning bit
 (15 13)  (87 301)  (87 301)  routing T_2_18.rgt_op_0 <X> T_2_18.lc_trk_g3_0
 (17 13)  (89 301)  (89 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (102 301)  (102 301)  routing T_2_18.lc_trk_g0_3 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 301)  (103 301)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 301)  (108 301)  LC_6 Logic Functioning bit
 (38 13)  (110 301)  (110 301)  LC_6 Logic Functioning bit
 (46 13)  (118 301)  (118 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (73 302)  (73 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (94 302)  (94 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (95 302)  (95 302)  routing T_2_18.sp4_v_b_47 <X> T_2_18.lc_trk_g3_7
 (24 14)  (96 302)  (96 302)  routing T_2_18.sp4_v_b_47 <X> T_2_18.lc_trk_g3_7
 (29 14)  (101 302)  (101 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (35 14)  (107 302)  (107 302)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.input_2_7
 (36 14)  (108 302)  (108 302)  LC_7 Logic Functioning bit
 (43 14)  (115 302)  (115 302)  LC_7 Logic Functioning bit
 (48 14)  (120 302)  (120 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (1 15)  (73 303)  (73 303)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (32 15)  (104 303)  (104 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 303)  (105 303)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.input_2_7
 (35 15)  (107 303)  (107 303)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.input_2_7
 (36 15)  (108 303)  (108 303)  LC_7 Logic Functioning bit
 (43 15)  (115 303)  (115 303)  LC_7 Logic Functioning bit


LogicTile_3_18

 (27 0)  (153 288)  (153 288)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 288)  (157 288)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 288)  (159 288)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 288)  (162 288)  LC_0 Logic Functioning bit
 (38 0)  (164 288)  (164 288)  LC_0 Logic Functioning bit
 (45 0)  (171 288)  (171 288)  LC_0 Logic Functioning bit
 (36 1)  (162 289)  (162 289)  LC_0 Logic Functioning bit
 (38 1)  (164 289)  (164 289)  LC_0 Logic Functioning bit
 (44 1)  (170 289)  (170 289)  LC_0 Logic Functioning bit
 (0 2)  (126 290)  (126 290)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (128 290)  (128 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 291)  (126 291)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (14 4)  (140 292)  (140 292)  routing T_3_18.wire_logic_cluster/lc_0/out <X> T_3_18.lc_trk_g1_0
 (17 5)  (143 293)  (143 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (13 6)  (139 294)  (139 294)  routing T_3_18.sp4_v_b_5 <X> T_3_18.sp4_v_t_40
 (15 6)  (141 294)  (141 294)  routing T_3_18.lft_op_5 <X> T_3_18.lc_trk_g1_5
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.lft_op_5 <X> T_3_18.lc_trk_g1_5
 (17 10)  (143 298)  (143 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (12 11)  (138 299)  (138 299)  routing T_3_18.sp4_h_l_45 <X> T_3_18.sp4_v_t_45
 (1 14)  (127 302)  (127 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (126 303)  (126 303)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 303)  (127 303)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_7/s_r


LogicTile_4_18

 (27 0)  (207 288)  (207 288)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 288)  (208 288)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 288)  (211 288)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 288)  (213 288)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 288)  (217 288)  LC_0 Logic Functioning bit
 (39 0)  (219 288)  (219 288)  LC_0 Logic Functioning bit
 (45 0)  (225 288)  (225 288)  LC_0 Logic Functioning bit
 (46 0)  (226 288)  (226 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (232 288)  (232 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (206 289)  (206 289)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 289)  (208 289)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 289)  (209 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 289)  (210 289)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 289)  (211 289)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 289)  (216 289)  LC_0 Logic Functioning bit
 (37 1)  (217 289)  (217 289)  LC_0 Logic Functioning bit
 (38 1)  (218 289)  (218 289)  LC_0 Logic Functioning bit
 (39 1)  (219 289)  (219 289)  LC_0 Logic Functioning bit
 (44 1)  (224 289)  (224 289)  LC_0 Logic Functioning bit
 (53 1)  (233 289)  (233 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 290)  (180 290)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (14 3)  (194 291)  (194 291)  routing T_4_18.top_op_4 <X> T_4_18.lc_trk_g0_4
 (15 3)  (195 291)  (195 291)  routing T_4_18.top_op_4 <X> T_4_18.lc_trk_g0_4
 (17 3)  (197 291)  (197 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 9)  (202 297)  (202 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (203 297)  (203 297)  routing T_4_18.sp4_h_l_15 <X> T_4_18.lc_trk_g2_2
 (24 9)  (204 297)  (204 297)  routing T_4_18.sp4_h_l_15 <X> T_4_18.lc_trk_g2_2
 (25 9)  (205 297)  (205 297)  routing T_4_18.sp4_h_l_15 <X> T_4_18.lc_trk_g2_2
 (11 10)  (191 298)  (191 298)  routing T_4_18.sp4_v_b_5 <X> T_4_18.sp4_v_t_45
 (19 10)  (199 298)  (199 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (202 298)  (202 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (203 298)  (203 298)  routing T_4_18.sp4_v_b_47 <X> T_4_18.lc_trk_g2_7
 (24 10)  (204 298)  (204 298)  routing T_4_18.sp4_v_b_47 <X> T_4_18.lc_trk_g2_7
 (12 11)  (192 299)  (192 299)  routing T_4_18.sp4_v_b_5 <X> T_4_18.sp4_v_t_45
 (22 13)  (202 301)  (202 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (203 301)  (203 301)  routing T_4_18.sp4_v_b_42 <X> T_4_18.lc_trk_g3_2
 (24 13)  (204 301)  (204 301)  routing T_4_18.sp4_v_b_42 <X> T_4_18.lc_trk_g3_2
 (1 14)  (181 302)  (181 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (181 303)  (181 303)  routing T_4_18.lc_trk_g0_4 <X> T_4_18.wire_logic_cluster/lc_7/s_r


LogicTile_5_18

 (27 0)  (261 288)  (261 288)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 288)  (267 288)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 288)  (268 288)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 288)  (270 288)  LC_0 Logic Functioning bit
 (38 0)  (272 288)  (272 288)  LC_0 Logic Functioning bit
 (45 0)  (279 288)  (279 288)  LC_0 Logic Functioning bit
 (47 0)  (281 288)  (281 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (270 289)  (270 289)  LC_0 Logic Functioning bit
 (38 1)  (272 289)  (272 289)  LC_0 Logic Functioning bit
 (44 1)  (278 289)  (278 289)  LC_0 Logic Functioning bit
 (0 2)  (234 290)  (234 290)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (14 3)  (248 291)  (248 291)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g0_4
 (15 3)  (249 291)  (249 291)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g0_4
 (16 3)  (250 291)  (250 291)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g0_4
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (243 292)  (243 292)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_h_r_4
 (10 4)  (244 292)  (244 292)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_h_r_4
 (14 4)  (248 292)  (248 292)  routing T_5_18.wire_logic_cluster/lc_0/out <X> T_5_18.lc_trk_g1_0
 (17 5)  (251 293)  (251 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 8)  (238 296)  (238 296)  routing T_5_18.sp4_v_t_47 <X> T_5_18.sp4_v_b_6
 (6 8)  (240 296)  (240 296)  routing T_5_18.sp4_v_t_47 <X> T_5_18.sp4_v_b_6
 (1 14)  (235 302)  (235 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (235 303)  (235 303)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (249 303)  (249 303)  routing T_5_18.tnr_op_4 <X> T_5_18.lc_trk_g3_4
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_6_18

 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 288)  (319 288)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 288)  (322 288)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 288)  (324 288)  LC_0 Logic Functioning bit
 (38 0)  (326 288)  (326 288)  LC_0 Logic Functioning bit
 (45 0)  (333 288)  (333 288)  LC_0 Logic Functioning bit
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (38 1)  (326 289)  (326 289)  LC_0 Logic Functioning bit
 (44 1)  (332 289)  (332 289)  LC_0 Logic Functioning bit
 (46 1)  (334 289)  (334 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (341 289)  (341 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 291)  (288 291)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (13 3)  (301 291)  (301 291)  routing T_6_18.sp4_v_b_9 <X> T_6_18.sp4_h_l_39
 (14 4)  (302 292)  (302 292)  routing T_6_18.wire_logic_cluster/lc_0/out <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 6)  (300 294)  (300 294)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_h_l_40
 (11 7)  (299 295)  (299 295)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_h_l_40
 (14 7)  (302 295)  (302 295)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g1_4
 (15 7)  (303 295)  (303 295)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g1_4
 (17 7)  (305 295)  (305 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (13 8)  (301 296)  (301 296)  routing T_6_18.sp4_v_t_45 <X> T_6_18.sp4_v_b_8
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp4_r_v_b_36 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (4 13)  (292 301)  (292 301)  routing T_6_18.sp4_v_t_41 <X> T_6_18.sp4_h_r_9
 (0 14)  (288 302)  (288 302)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (289 303)  (289 303)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_7/s_r


LogicTile_7_18

 (27 0)  (369 288)  (369 288)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 288)  (373 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 288)  (375 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 288)  (378 288)  LC_0 Logic Functioning bit
 (38 0)  (380 288)  (380 288)  LC_0 Logic Functioning bit
 (45 0)  (387 288)  (387 288)  LC_0 Logic Functioning bit
 (52 0)  (394 288)  (394 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (346 289)  (346 289)  routing T_7_18.sp4_v_t_42 <X> T_7_18.sp4_h_r_0
 (36 1)  (378 289)  (378 289)  LC_0 Logic Functioning bit
 (38 1)  (380 289)  (380 289)  LC_0 Logic Functioning bit
 (44 1)  (386 289)  (386 289)  LC_0 Logic Functioning bit
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (346 290)  (346 290)  routing T_7_18.sp4_v_b_4 <X> T_7_18.sp4_v_t_37
 (6 2)  (348 290)  (348 290)  routing T_7_18.sp4_v_b_4 <X> T_7_18.sp4_v_t_37
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (15 3)  (357 291)  (357 291)  routing T_7_18.sp4_v_t_9 <X> T_7_18.lc_trk_g0_4
 (16 3)  (358 291)  (358 291)  routing T_7_18.sp4_v_t_9 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 4)  (356 292)  (356 292)  routing T_7_18.wire_logic_cluster/lc_0/out <X> T_7_18.lc_trk_g1_0
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 7)  (354 295)  (354 295)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_t_40
 (8 9)  (350 297)  (350 297)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_v_b_7
 (10 9)  (352 297)  (352 297)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_v_b_7
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 303)  (343 303)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (356 303)  (356 303)  routing T_7_18.tnl_op_4 <X> T_7_18.lc_trk_g3_4
 (15 15)  (357 303)  (357 303)  routing T_7_18.tnl_op_4 <X> T_7_18.lc_trk_g3_4
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


RAM_Tile_8_18

 (8 2)  (404 290)  (404 290)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_h_l_36
 (10 2)  (406 290)  (406 290)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_h_l_36
 (11 2)  (407 290)  (407 290)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_v_t_39
 (13 2)  (409 290)  (409 290)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_v_t_39
 (12 3)  (408 291)  (408 291)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_v_t_39
 (13 6)  (409 294)  (409 294)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_v_t_40
 (12 7)  (408 295)  (408 295)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_v_t_40
 (6 10)  (402 298)  (402 298)  routing T_8_18.sp4_h_l_36 <X> T_8_18.sp4_v_t_43


LogicTile_9_18

 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (46 0)  (484 288)  (484 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (490 288)  (490 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (44 1)  (482 289)  (482 289)  LC_0 Logic Functioning bit
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (14 4)  (452 292)  (452 292)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (14 5)  (452 293)  (452 293)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (15 5)  (453 293)  (453 293)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (16 5)  (454 293)  (454 293)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (8 8)  (446 296)  (446 296)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_r_7
 (9 8)  (447 296)  (447 296)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_r_7
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (438 302)  (438 302)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 302)  (441 302)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22
 (1 15)  (439 303)  (439 303)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (3 15)  (441 303)  (441 303)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22


LogicTile_10_18

 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (44 1)  (536 289)  (536 289)  LC_0 Logic Functioning bit
 (47 1)  (539 289)  (539 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (513 290)  (513 290)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g0_7
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 290)  (515 290)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g0_7
 (0 3)  (492 291)  (492 291)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (5 3)  (497 291)  (497 291)  routing T_10_18.sp4_h_l_37 <X> T_10_18.sp4_v_t_37
 (21 3)  (513 291)  (513 291)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g0_7
 (14 4)  (506 292)  (506 292)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (507 294)  (507 294)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (3 7)  (495 295)  (495 295)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_t_23
 (18 7)  (510 295)  (510 295)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g1_5
 (19 8)  (511 296)  (511 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (13 9)  (505 297)  (505 297)  routing T_10_18.sp4_v_t_38 <X> T_10_18.sp4_h_r_8
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 303)  (492 303)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 303)  (493 303)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (500 303)  (500 303)  routing T_10_18.sp4_h_r_10 <X> T_10_18.sp4_v_t_47
 (9 15)  (501 303)  (501 303)  routing T_10_18.sp4_h_r_10 <X> T_10_18.sp4_v_t_47


LogicTile_11_18

 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (4 1)  (550 289)  (550 289)  routing T_11_18.sp4_v_t_42 <X> T_11_18.sp4_h_r_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (44 1)  (590 289)  (590 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 6)  (550 294)  (550 294)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_38
 (6 6)  (552 294)  (552 294)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_38
 (11 6)  (557 294)  (557 294)  routing T_11_18.sp4_h_r_11 <X> T_11_18.sp4_v_t_40
 (13 6)  (559 294)  (559 294)  routing T_11_18.sp4_h_r_11 <X> T_11_18.sp4_v_t_40
 (15 6)  (561 294)  (561 294)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (16 6)  (562 294)  (562 294)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (5 7)  (551 295)  (551 295)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_38
 (12 7)  (558 295)  (558 295)  routing T_11_18.sp4_h_r_11 <X> T_11_18.sp4_v_t_40
 (18 7)  (564 295)  (564 295)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g1_5
 (4 8)  (550 296)  (550 296)  routing T_11_18.sp4_h_l_37 <X> T_11_18.sp4_v_b_6
 (6 8)  (552 296)  (552 296)  routing T_11_18.sp4_h_l_37 <X> T_11_18.sp4_v_b_6
 (8 8)  (554 296)  (554 296)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_r_7
 (9 8)  (555 296)  (555 296)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_r_7
 (10 8)  (556 296)  (556 296)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_r_7
 (4 9)  (550 297)  (550 297)  routing T_11_18.sp4_v_t_36 <X> T_11_18.sp4_h_r_6
 (5 9)  (551 297)  (551 297)  routing T_11_18.sp4_h_l_37 <X> T_11_18.sp4_v_b_6
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 303)  (546 303)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 303)  (547 303)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/s_r


LogicTile_12_18

 (14 0)  (614 288)  (614 288)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (25 0)  (625 288)  (625 288)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (44 0)  (644 288)  (644 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (652 288)  (652 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (604 289)  (604 289)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_r_0
 (14 1)  (614 289)  (614 289)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (48 1)  (648 289)  (648 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (653 289)  (653 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_3 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (44 2)  (644 290)  (644 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (47 2)  (647 290)  (647 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (652 290)  (652 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_3 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (47 3)  (647 291)  (647 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (651 291)  (651 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (653 291)  (653 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 292)  (621 292)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 292)  (630 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (44 4)  (644 292)  (644 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (46 4)  (646 292)  (646 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (652 292)  (652 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (13 5)  (613 293)  (613 293)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_h_r_5
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (48 5)  (648 293)  (648 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 293)  (651 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 294)  (614 294)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g1_6
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (44 6)  (644 294)  (644 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (46 6)  (646 294)  (646 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (647 294)  (647 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (652 294)  (652 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (15 7)  (615 295)  (615 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (48 7)  (648 295)  (648 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (10 8)  (610 296)  (610 296)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_r_7
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (44 8)  (644 296)  (644 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (46 8)  (646 296)  (646 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (46 9)  (646 297)  (646 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (651 297)  (651 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (44 10)  (644 298)  (644 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (51 10)  (651 298)  (651 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (25 12)  (625 300)  (625 300)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (44 12)  (644 300)  (644 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (51 12)  (651 300)  (651 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 301)  (623 301)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (25 13)  (625 301)  (625 301)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 302)  (614 302)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g3_4
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp12_v_b_21 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (51 14)  (651 302)  (651 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (600 303)  (600 303)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 303)  (601 303)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp12_v_b_21 <X> T_12_18.lc_trk_g3_5
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (12 0)  (666 288)  (666 288)  routing T_13_18.sp4_v_t_39 <X> T_13_18.sp4_h_r_2
 (15 0)  (669 288)  (669 288)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g0_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 291)  (688 291)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (14 5)  (668 293)  (668 293)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (15 5)  (669 293)  (669 293)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (672 295)  (672 295)  routing T_13_18.sp4_r_v_b_29 <X> T_13_18.lc_trk_g1_5
 (15 8)  (669 296)  (669 296)  routing T_13_18.tnr_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (14 9)  (668 297)  (668 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp12_v_t_9 <X> T_13_18.lc_trk_g2_2
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (51 9)  (705 297)  (705 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5


LogicTile_14_18

 (9 0)  (717 288)  (717 288)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_h_r_1
 (10 0)  (718 288)  (718 288)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_h_r_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g0_3
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_3 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g0_4
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (47 2)  (755 290)  (755 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_3 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (0 4)  (708 292)  (708 292)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (21 5)  (729 293)  (729 293)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (6 6)  (714 294)  (714 294)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_v_t_38
 (21 6)  (729 294)  (729 294)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 294)  (731 294)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g1_7
 (14 8)  (722 296)  (722 296)  routing T_14_18.sp4_h_l_21 <X> T_14_18.lc_trk_g2_0
 (21 8)  (729 296)  (729 296)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g2_3
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (11 9)  (719 297)  (719 297)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_h_r_8
 (13 9)  (721 297)  (721 297)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_h_r_8
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_h_l_21 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_h_l_21 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (729 297)  (729 297)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g2_3
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.sp4_r_v_b_34 <X> T_14_18.lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_4
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.tnr_op_6 <X> T_14_18.lc_trk_g2_6
 (8 12)  (716 300)  (716 300)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_h_r_10
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (4 14)  (712 302)  (712 302)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_t_44
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (25 14)  (733 302)  (733 302)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g3_6
 (5 15)  (713 303)  (713 303)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_t_44
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 303)  (731 303)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (11 2)  (773 290)  (773 290)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_t_39
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (46 4)  (808 292)  (808 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (51 5)  (813 293)  (813 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 8)  (774 296)  (774 296)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_h_r_8
 (13 9)  (775 297)  (775 297)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_h_r_8
 (15 10)  (777 298)  (777 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (11 13)  (773 301)  (773 301)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_11
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (10 15)  (772 303)  (772 303)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_t_47


LogicTile_16_18

 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 290)  (851 290)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_1
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (39 2)  (855 290)  (855 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (46 2)  (862 290)  (862 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (849 291)  (849 291)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_1
 (34 3)  (850 291)  (850 291)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_1
 (35 3)  (851 291)  (851 291)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_1
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (837 293)  (837 293)  routing T_16_18.sp4_r_v_b_27 <X> T_16_18.lc_trk_g1_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp4_r_v_b_46 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (5 10)  (879 298)  (879 298)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_h_l_43
 (4 11)  (878 299)  (878 299)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_h_l_43
 (6 11)  (880 299)  (880 299)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_h_l_43
 (3 15)  (877 303)  (877 303)  routing T_17_18.sp12_h_l_22 <X> T_17_18.sp12_v_t_22


LogicTile_18_18

 (10 3)  (938 291)  (938 291)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_v_t_36
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (951 291)  (951 291)  routing T_18_18.sp12_h_l_21 <X> T_18_18.lc_trk_g0_6
 (25 3)  (953 291)  (953 291)  routing T_18_18.sp12_h_l_21 <X> T_18_18.lc_trk_g0_6
 (6 6)  (934 294)  (934 294)  routing T_18_18.sp4_h_l_47 <X> T_18_18.sp4_v_t_38
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (6 10)  (934 298)  (934 298)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_v_t_43
 (16 10)  (944 298)  (944 298)  routing T_18_18.sp12_v_t_10 <X> T_18_18.lc_trk_g2_5
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (26 11)  (954 299)  (954 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp12_v_b_18 <X> T_18_18.lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.sp12_v_b_18 <X> T_18_18.lc_trk_g3_2
 (12 14)  (940 302)  (940 302)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_h_l_46
 (11 15)  (939 303)  (939 303)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_h_l_46


LogicTile_19_18

 (10 7)  (992 295)  (992 295)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_t_41
 (12 11)  (994 299)  (994 299)  routing T_19_18.sp4_h_l_45 <X> T_19_18.sp4_v_t_45


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_1_17

 (26 0)  (44 272)  (44 272)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 272)  (45 272)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 272)  (47 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (54 272)  (54 272)  LC_0 Logic Functioning bit
 (38 0)  (56 272)  (56 272)  LC_0 Logic Functioning bit
 (41 0)  (59 272)  (59 272)  LC_0 Logic Functioning bit
 (43 0)  (61 272)  (61 272)  LC_0 Logic Functioning bit
 (45 0)  (63 272)  (63 272)  LC_0 Logic Functioning bit
 (26 1)  (44 273)  (44 273)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 273)  (46 273)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 273)  (47 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (44 1)  (62 273)  (62 273)  LC_0 Logic Functioning bit
 (48 1)  (66 273)  (66 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (18 274)  (18 274)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (20 274)  (20 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 275)  (18 275)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (14 4)  (32 276)  (32 276)  routing T_1_17.wire_logic_cluster/lc_0/out <X> T_1_17.lc_trk_g1_0
 (17 5)  (35 277)  (35 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (25 10)  (43 282)  (43 282)  routing T_1_17.sp4_h_r_46 <X> T_1_17.lc_trk_g2_6
 (15 11)  (33 283)  (33 283)  routing T_1_17.tnr_op_4 <X> T_1_17.lc_trk_g2_4
 (17 11)  (35 283)  (35 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (40 283)  (40 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (41 283)  (41 283)  routing T_1_17.sp4_h_r_46 <X> T_1_17.lc_trk_g2_6
 (24 11)  (42 283)  (42 283)  routing T_1_17.sp4_h_r_46 <X> T_1_17.lc_trk_g2_6
 (25 11)  (43 283)  (43 283)  routing T_1_17.sp4_h_r_46 <X> T_1_17.lc_trk_g2_6
 (0 14)  (18 286)  (18 286)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 286)  (19 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 287)  (19 287)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_7/s_r


LogicTile_2_17

 (13 5)  (85 277)  (85 277)  routing T_2_17.sp4_v_t_37 <X> T_2_17.sp4_h_r_5
 (12 14)  (84 286)  (84 286)  routing T_2_17.sp4_v_t_40 <X> T_2_17.sp4_h_l_46
 (11 15)  (83 287)  (83 287)  routing T_2_17.sp4_v_t_40 <X> T_2_17.sp4_h_l_46
 (13 15)  (85 287)  (85 287)  routing T_2_17.sp4_v_t_40 <X> T_2_17.sp4_h_l_46


LogicTile_3_17

 (12 0)  (138 272)  (138 272)  routing T_3_17.sp4_v_t_39 <X> T_3_17.sp4_h_r_2
 (26 0)  (152 272)  (152 272)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 272)  (155 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 272)  (156 272)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 272)  (160 272)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 272)  (162 272)  LC_0 Logic Functioning bit
 (37 0)  (163 272)  (163 272)  LC_0 Logic Functioning bit
 (38 0)  (164 272)  (164 272)  LC_0 Logic Functioning bit
 (39 0)  (165 272)  (165 272)  LC_0 Logic Functioning bit
 (41 0)  (167 272)  (167 272)  LC_0 Logic Functioning bit
 (43 0)  (169 272)  (169 272)  LC_0 Logic Functioning bit
 (45 0)  (171 272)  (171 272)  LC_0 Logic Functioning bit
 (27 1)  (153 273)  (153 273)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 273)  (154 273)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 273)  (155 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 273)  (156 273)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (163 273)  (163 273)  LC_0 Logic Functioning bit
 (39 1)  (165 273)  (165 273)  LC_0 Logic Functioning bit
 (48 1)  (174 273)  (174 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 274)  (126 274)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (128 274)  (128 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (148 274)  (148 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 274)  (149 274)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (24 2)  (150 274)  (150 274)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (0 3)  (126 275)  (126 275)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (21 3)  (147 275)  (147 275)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (14 4)  (140 276)  (140 276)  routing T_3_17.wire_logic_cluster/lc_0/out <X> T_3_17.lc_trk_g1_0
 (17 5)  (143 277)  (143 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (3 6)  (129 278)  (129 278)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23
 (3 7)  (129 279)  (129 279)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23
 (9 8)  (135 280)  (135 280)  routing T_3_17.sp4_v_t_42 <X> T_3_17.sp4_h_r_7
 (12 12)  (138 284)  (138 284)  routing T_3_17.sp4_v_b_11 <X> T_3_17.sp4_h_r_11
 (11 13)  (137 285)  (137 285)  routing T_3_17.sp4_v_b_11 <X> T_3_17.sp4_h_r_11
 (16 14)  (142 286)  (142 286)  routing T_3_17.sp4_v_t_16 <X> T_3_17.lc_trk_g3_5
 (17 14)  (143 286)  (143 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (144 286)  (144 286)  routing T_3_17.sp4_v_t_16 <X> T_3_17.lc_trk_g3_5


LogicTile_4_17

 (10 0)  (190 272)  (190 272)  routing T_4_17.sp4_v_t_45 <X> T_4_17.sp4_h_r_1
 (29 0)  (209 272)  (209 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 272)  (210 272)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 272)  (212 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 272)  (213 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 272)  (214 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 272)  (217 272)  LC_0 Logic Functioning bit
 (39 0)  (219 272)  (219 272)  LC_0 Logic Functioning bit
 (45 0)  (225 272)  (225 272)  LC_0 Logic Functioning bit
 (16 1)  (196 273)  (196 273)  routing T_4_17.sp12_h_r_8 <X> T_4_17.lc_trk_g0_0
 (17 1)  (197 273)  (197 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 1)  (209 273)  (209 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 273)  (210 273)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 273)  (211 273)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 273)  (216 273)  LC_0 Logic Functioning bit
 (37 1)  (217 273)  (217 273)  LC_0 Logic Functioning bit
 (38 1)  (218 273)  (218 273)  LC_0 Logic Functioning bit
 (39 1)  (219 273)  (219 273)  LC_0 Logic Functioning bit
 (44 1)  (224 273)  (224 273)  LC_0 Logic Functioning bit
 (48 1)  (228 273)  (228 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (233 273)  (233 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 274)  (180 274)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (182 274)  (182 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (202 274)  (202 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (203 274)  (203 274)  routing T_4_17.sp4_h_r_7 <X> T_4_17.lc_trk_g0_7
 (24 2)  (204 274)  (204 274)  routing T_4_17.sp4_h_r_7 <X> T_4_17.lc_trk_g0_7
 (0 3)  (180 275)  (180 275)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (9 3)  (189 275)  (189 275)  routing T_4_17.sp4_v_b_5 <X> T_4_17.sp4_v_t_36
 (10 3)  (190 275)  (190 275)  routing T_4_17.sp4_v_b_5 <X> T_4_17.sp4_v_t_36
 (14 3)  (194 275)  (194 275)  routing T_4_17.sp4_r_v_b_28 <X> T_4_17.lc_trk_g0_4
 (17 3)  (197 275)  (197 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (201 275)  (201 275)  routing T_4_17.sp4_h_r_7 <X> T_4_17.lc_trk_g0_7
 (9 8)  (189 280)  (189 280)  routing T_4_17.sp4_v_t_42 <X> T_4_17.sp4_h_r_7
 (8 9)  (188 281)  (188 281)  routing T_4_17.sp4_h_r_7 <X> T_4_17.sp4_v_b_7
 (25 12)  (205 284)  (205 284)  routing T_4_17.sp4_v_t_23 <X> T_4_17.lc_trk_g3_2
 (22 13)  (202 285)  (202 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (203 285)  (203 285)  routing T_4_17.sp4_v_t_23 <X> T_4_17.lc_trk_g3_2
 (25 13)  (205 285)  (205 285)  routing T_4_17.sp4_v_t_23 <X> T_4_17.lc_trk_g3_2
 (1 14)  (181 286)  (181 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (181 287)  (181 287)  routing T_4_17.lc_trk_g0_4 <X> T_4_17.wire_logic_cluster/lc_7/s_r


LogicTile_5_17

 (11 0)  (245 272)  (245 272)  routing T_5_17.sp4_h_r_9 <X> T_5_17.sp4_v_b_2
 (14 0)  (248 272)  (248 272)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g0_0
 (26 0)  (260 272)  (260 272)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 272)  (267 272)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 272)  (270 272)  LC_0 Logic Functioning bit
 (37 0)  (271 272)  (271 272)  LC_0 Logic Functioning bit
 (38 0)  (272 272)  (272 272)  LC_0 Logic Functioning bit
 (42 0)  (276 272)  (276 272)  LC_0 Logic Functioning bit
 (45 0)  (279 272)  (279 272)  LC_0 Logic Functioning bit
 (17 1)  (251 273)  (251 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (260 273)  (260 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 273)  (261 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 273)  (262 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 273)  (265 273)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 273)  (266 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 273)  (270 273)  LC_0 Logic Functioning bit
 (37 1)  (271 273)  (271 273)  LC_0 Logic Functioning bit
 (39 1)  (273 273)  (273 273)  LC_0 Logic Functioning bit
 (43 1)  (277 273)  (277 273)  LC_0 Logic Functioning bit
 (53 1)  (287 273)  (287 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (234 274)  (234 274)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (240 274)  (240 274)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_v_t_37
 (28 2)  (262 274)  (262 274)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 274)  (268 274)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 274)  (271 274)  LC_1 Logic Functioning bit
 (39 2)  (273 274)  (273 274)  LC_1 Logic Functioning bit
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (5 3)  (239 275)  (239 275)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_v_t_37
 (14 3)  (248 275)  (248 275)  routing T_5_17.sp4_r_v_b_28 <X> T_5_17.lc_trk_g0_4
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (271 275)  (271 275)  LC_1 Logic Functioning bit
 (39 3)  (273 275)  (273 275)  LC_1 Logic Functioning bit
 (46 3)  (280 275)  (280 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (285 275)  (285 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (239 276)  (239 276)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_h_r_3
 (14 4)  (248 276)  (248 276)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g1_0
 (22 4)  (256 276)  (256 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (257 276)  (257 276)  routing T_5_17.sp4_v_b_19 <X> T_5_17.lc_trk_g1_3
 (24 4)  (258 276)  (258 276)  routing T_5_17.sp4_v_b_19 <X> T_5_17.lc_trk_g1_3
 (25 4)  (259 276)  (259 276)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (26 4)  (260 276)  (260 276)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 276)  (262 276)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 276)  (264 276)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 276)  (268 276)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (39 4)  (273 276)  (273 276)  LC_2 Logic Functioning bit
 (40 4)  (274 276)  (274 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (42 4)  (276 276)  (276 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (45 4)  (279 276)  (279 276)  LC_2 Logic Functioning bit
 (47 4)  (281 276)  (281 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (284 276)  (284 276)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (238 277)  (238 277)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_h_r_3
 (6 5)  (240 277)  (240 277)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_h_r_3
 (15 5)  (249 277)  (249 277)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g1_0
 (16 5)  (250 277)  (250 277)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g1_0
 (17 5)  (251 277)  (251 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (257 277)  (257 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (28 5)  (262 277)  (262 277)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 277)  (264 277)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (39 5)  (273 277)  (273 277)  LC_2 Logic Functioning bit
 (40 5)  (274 277)  (274 277)  LC_2 Logic Functioning bit
 (42 5)  (276 277)  (276 277)  LC_2 Logic Functioning bit
 (43 5)  (277 277)  (277 277)  LC_2 Logic Functioning bit
 (47 5)  (281 277)  (281 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (245 278)  (245 278)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_v_t_40
 (13 6)  (247 278)  (247 278)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_v_t_40
 (14 8)  (248 280)  (248 280)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (16 8)  (250 280)  (250 280)  routing T_5_17.sp4_v_b_33 <X> T_5_17.lc_trk_g2_1
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (252 280)  (252 280)  routing T_5_17.sp4_v_b_33 <X> T_5_17.lc_trk_g2_1
 (21 8)  (255 280)  (255 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (257 280)  (257 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (24 8)  (258 280)  (258 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (27 8)  (261 280)  (261 280)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 280)  (262 280)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (275 280)  (275 280)  LC_4 Logic Functioning bit
 (43 8)  (277 280)  (277 280)  LC_4 Logic Functioning bit
 (14 9)  (248 281)  (248 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (15 9)  (249 281)  (249 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (16 9)  (250 281)  (250 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (17 9)  (251 281)  (251 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (252 281)  (252 281)  routing T_5_17.sp4_v_b_33 <X> T_5_17.lc_trk_g2_1
 (22 9)  (256 281)  (256 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 281)  (257 281)  routing T_5_17.sp4_h_l_15 <X> T_5_17.lc_trk_g2_2
 (24 9)  (258 281)  (258 281)  routing T_5_17.sp4_h_l_15 <X> T_5_17.lc_trk_g2_2
 (25 9)  (259 281)  (259 281)  routing T_5_17.sp4_h_l_15 <X> T_5_17.lc_trk_g2_2
 (26 9)  (260 281)  (260 281)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 281)  (264 281)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (274 281)  (274 281)  LC_4 Logic Functioning bit
 (41 9)  (275 281)  (275 281)  LC_4 Logic Functioning bit
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (43 9)  (277 281)  (277 281)  LC_4 Logic Functioning bit
 (53 9)  (287 281)  (287 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (248 282)  (248 282)  routing T_5_17.rgt_op_4 <X> T_5_17.lc_trk_g2_4
 (21 10)  (255 282)  (255 282)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (22 10)  (256 282)  (256 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 282)  (257 282)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (26 10)  (260 282)  (260 282)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 282)  (261 282)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 282)  (262 282)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 282)  (265 282)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 282)  (270 282)  LC_5 Logic Functioning bit
 (8 11)  (242 283)  (242 283)  routing T_5_17.sp4_h_r_7 <X> T_5_17.sp4_v_t_42
 (9 11)  (243 283)  (243 283)  routing T_5_17.sp4_h_r_7 <X> T_5_17.sp4_v_t_42
 (15 11)  (249 283)  (249 283)  routing T_5_17.rgt_op_4 <X> T_5_17.lc_trk_g2_4
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (255 283)  (255 283)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (27 11)  (261 283)  (261 283)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 283)  (262 283)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 283)  (263 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 283)  (264 283)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 283)  (266 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (267 283)  (267 283)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.input_2_5
 (34 11)  (268 283)  (268 283)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.input_2_5
 (14 12)  (248 284)  (248 284)  routing T_5_17.bnl_op_0 <X> T_5_17.lc_trk_g3_0
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (257 284)  (257 284)  routing T_5_17.sp12_v_b_19 <X> T_5_17.lc_trk_g3_3
 (25 12)  (259 284)  (259 284)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g3_2
 (26 12)  (260 284)  (260 284)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 284)  (262 284)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 284)  (265 284)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 284)  (270 284)  LC_6 Logic Functioning bit
 (14 13)  (248 285)  (248 285)  routing T_5_17.bnl_op_0 <X> T_5_17.lc_trk_g3_0
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (255 285)  (255 285)  routing T_5_17.sp12_v_b_19 <X> T_5_17.lc_trk_g3_3
 (22 13)  (256 285)  (256 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 285)  (266 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (267 285)  (267 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.input_2_6
 (34 13)  (268 285)  (268 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.input_2_6
 (35 13)  (269 285)  (269 285)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.input_2_6
 (51 13)  (285 285)  (285 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (238 286)  (238 286)  routing T_5_17.sp4_h_r_9 <X> T_5_17.sp4_v_t_44
 (22 14)  (256 286)  (256 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (257 286)  (257 286)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7
 (24 14)  (258 286)  (258 286)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7
 (5 15)  (239 287)  (239 287)  routing T_5_17.sp4_h_r_9 <X> T_5_17.sp4_v_t_44
 (14 15)  (248 287)  (248 287)  routing T_5_17.sp4_r_v_b_44 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (255 287)  (255 287)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7


LogicTile_6_17

 (17 0)  (305 272)  (305 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (310 272)  (310 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (311 272)  (311 272)  routing T_6_17.sp4_h_r_3 <X> T_6_17.lc_trk_g0_3
 (24 0)  (312 272)  (312 272)  routing T_6_17.sp4_h_r_3 <X> T_6_17.lc_trk_g0_3
 (25 0)  (313 272)  (313 272)  routing T_6_17.lft_op_2 <X> T_6_17.lc_trk_g0_2
 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 272)  (316 272)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 272)  (321 272)  routing T_6_17.lc_trk_g2_1 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 272)  (323 272)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.input_2_0
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (37 0)  (325 272)  (325 272)  LC_0 Logic Functioning bit
 (38 0)  (326 272)  (326 272)  LC_0 Logic Functioning bit
 (39 0)  (327 272)  (327 272)  LC_0 Logic Functioning bit
 (41 0)  (329 272)  (329 272)  LC_0 Logic Functioning bit
 (42 0)  (330 272)  (330 272)  LC_0 Logic Functioning bit
 (43 0)  (331 272)  (331 272)  LC_0 Logic Functioning bit
 (53 0)  (341 272)  (341 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (309 273)  (309 273)  routing T_6_17.sp4_h_r_3 <X> T_6_17.lc_trk_g0_3
 (22 1)  (310 273)  (310 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (312 273)  (312 273)  routing T_6_17.lft_op_2 <X> T_6_17.lc_trk_g0_2
 (26 1)  (314 273)  (314 273)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 273)  (315 273)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 273)  (316 273)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 273)  (318 273)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (323 273)  (323 273)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.input_2_0
 (36 1)  (324 273)  (324 273)  LC_0 Logic Functioning bit
 (37 1)  (325 273)  (325 273)  LC_0 Logic Functioning bit
 (38 1)  (326 273)  (326 273)  LC_0 Logic Functioning bit
 (39 1)  (327 273)  (327 273)  LC_0 Logic Functioning bit
 (40 1)  (328 273)  (328 273)  LC_0 Logic Functioning bit
 (41 1)  (329 273)  (329 273)  LC_0 Logic Functioning bit
 (42 1)  (330 273)  (330 273)  LC_0 Logic Functioning bit
 (43 1)  (331 273)  (331 273)  LC_0 Logic Functioning bit
 (0 2)  (288 274)  (288 274)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (310 274)  (310 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (311 274)  (311 274)  routing T_6_17.sp12_h_l_12 <X> T_6_17.lc_trk_g0_7
 (25 2)  (313 274)  (313 274)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g0_6
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 274)  (321 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 274)  (322 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 274)  (325 274)  LC_1 Logic Functioning bit
 (38 2)  (326 274)  (326 274)  LC_1 Logic Functioning bit
 (39 2)  (327 274)  (327 274)  LC_1 Logic Functioning bit
 (45 2)  (333 274)  (333 274)  LC_1 Logic Functioning bit
 (46 2)  (334 274)  (334 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (340 274)  (340 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (288 275)  (288 275)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (8 3)  (296 275)  (296 275)  routing T_6_17.sp4_h_l_36 <X> T_6_17.sp4_v_t_36
 (22 3)  (310 275)  (310 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (311 275)  (311 275)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g0_6
 (24 3)  (312 275)  (312 275)  routing T_6_17.sp4_h_r_14 <X> T_6_17.lc_trk_g0_6
 (26 3)  (314 275)  (314 275)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 275)  (315 275)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 275)  (320 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (321 275)  (321 275)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.input_2_1
 (34 3)  (322 275)  (322 275)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.input_2_1
 (35 3)  (323 275)  (323 275)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.input_2_1
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (38 3)  (326 275)  (326 275)  LC_1 Logic Functioning bit
 (39 3)  (327 275)  (327 275)  LC_1 Logic Functioning bit
 (44 3)  (332 275)  (332 275)  LC_1 Logic Functioning bit
 (15 4)  (303 276)  (303 276)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g1_1
 (16 4)  (304 276)  (304 276)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g1_1
 (17 4)  (305 276)  (305 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 276)  (306 276)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g1_1
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 276)  (321 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 276)  (322 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (37 4)  (325 276)  (325 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (39 4)  (327 276)  (327 276)  LC_2 Logic Functioning bit
 (41 4)  (329 276)  (329 276)  LC_2 Logic Functioning bit
 (43 4)  (331 276)  (331 276)  LC_2 Logic Functioning bit
 (46 4)  (334 276)  (334 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (335 276)  (335 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (339 276)  (339 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (310 277)  (310 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (313 277)  (313 277)  routing T_6_17.sp4_r_v_b_26 <X> T_6_17.lc_trk_g1_2
 (26 5)  (314 277)  (314 277)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 277)  (324 277)  LC_2 Logic Functioning bit
 (37 5)  (325 277)  (325 277)  LC_2 Logic Functioning bit
 (38 5)  (326 277)  (326 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (40 5)  (328 277)  (328 277)  LC_2 Logic Functioning bit
 (42 5)  (330 277)  (330 277)  LC_2 Logic Functioning bit
 (48 5)  (336 277)  (336 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (339 277)  (339 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (341 277)  (341 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (303 278)  (303 278)  routing T_6_17.sp4_v_b_21 <X> T_6_17.lc_trk_g1_5
 (16 6)  (304 278)  (304 278)  routing T_6_17.sp4_v_b_21 <X> T_6_17.lc_trk_g1_5
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (309 278)  (309 278)  routing T_6_17.sp4_h_l_2 <X> T_6_17.lc_trk_g1_7
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (311 278)  (311 278)  routing T_6_17.sp4_h_l_2 <X> T_6_17.lc_trk_g1_7
 (24 6)  (312 278)  (312 278)  routing T_6_17.sp4_h_l_2 <X> T_6_17.lc_trk_g1_7
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 278)  (315 278)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 278)  (319 278)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 278)  (321 278)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 278)  (324 278)  LC_3 Logic Functioning bit
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (38 6)  (326 278)  (326 278)  LC_3 Logic Functioning bit
 (39 6)  (327 278)  (327 278)  LC_3 Logic Functioning bit
 (40 6)  (328 278)  (328 278)  LC_3 Logic Functioning bit
 (42 6)  (330 278)  (330 278)  LC_3 Logic Functioning bit
 (26 7)  (314 279)  (314 279)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (39 7)  (327 279)  (327 279)  LC_3 Logic Functioning bit
 (40 7)  (328 279)  (328 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (3 8)  (291 280)  (291 280)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_v_b_1
 (17 8)  (305 280)  (305 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 280)  (306 280)  routing T_6_17.wire_logic_cluster/lc_1/out <X> T_6_17.lc_trk_g2_1
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 280)  (321 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (37 8)  (325 280)  (325 280)  LC_4 Logic Functioning bit
 (50 8)  (338 280)  (338 280)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (291 281)  (291 281)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_v_b_1
 (14 9)  (302 281)  (302 281)  routing T_6_17.sp12_v_b_16 <X> T_6_17.lc_trk_g2_0
 (16 9)  (304 281)  (304 281)  routing T_6_17.sp12_v_b_16 <X> T_6_17.lc_trk_g2_0
 (17 9)  (305 281)  (305 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (311 281)  (311 281)  routing T_6_17.sp4_v_b_42 <X> T_6_17.lc_trk_g2_2
 (24 9)  (312 281)  (312 281)  routing T_6_17.sp4_v_b_42 <X> T_6_17.lc_trk_g2_2
 (26 9)  (314 281)  (314 281)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 281)  (316 281)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (325 281)  (325 281)  LC_4 Logic Functioning bit
 (4 10)  (292 282)  (292 282)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_v_t_43
 (6 10)  (294 282)  (294 282)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_v_t_43
 (21 10)  (309 282)  (309 282)  routing T_6_17.wire_logic_cluster/lc_7/out <X> T_6_17.lc_trk_g2_7
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (315 282)  (315 282)  routing T_6_17.lc_trk_g1_1 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 282)  (321 282)  routing T_6_17.lc_trk_g2_0 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (38 10)  (326 282)  (326 282)  LC_5 Logic Functioning bit
 (39 10)  (327 282)  (327 282)  LC_5 Logic Functioning bit
 (40 10)  (328 282)  (328 282)  LC_5 Logic Functioning bit
 (41 10)  (329 282)  (329 282)  LC_5 Logic Functioning bit
 (42 10)  (330 282)  (330 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (51 10)  (339 282)  (339 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (293 283)  (293 283)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_v_t_43
 (14 11)  (302 283)  (302 283)  routing T_6_17.sp12_v_b_20 <X> T_6_17.lc_trk_g2_4
 (16 11)  (304 283)  (304 283)  routing T_6_17.sp12_v_b_20 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (314 283)  (314 283)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 283)  (315 283)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 283)  (320 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (324 283)  (324 283)  LC_5 Logic Functioning bit
 (38 11)  (326 283)  (326 283)  LC_5 Logic Functioning bit
 (40 11)  (328 283)  (328 283)  LC_5 Logic Functioning bit
 (41 11)  (329 283)  (329 283)  LC_5 Logic Functioning bit
 (42 11)  (330 283)  (330 283)  LC_5 Logic Functioning bit
 (43 11)  (331 283)  (331 283)  LC_5 Logic Functioning bit
 (15 12)  (303 284)  (303 284)  routing T_6_17.sp4_h_r_25 <X> T_6_17.lc_trk_g3_1
 (16 12)  (304 284)  (304 284)  routing T_6_17.sp4_h_r_25 <X> T_6_17.lc_trk_g3_1
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (310 284)  (310 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (313 284)  (313 284)  routing T_6_17.wire_logic_cluster/lc_2/out <X> T_6_17.lc_trk_g3_2
 (26 12)  (314 284)  (314 284)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 284)  (321 284)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (39 12)  (327 284)  (327 284)  LC_6 Logic Functioning bit
 (40 12)  (328 284)  (328 284)  LC_6 Logic Functioning bit
 (42 12)  (330 284)  (330 284)  LC_6 Logic Functioning bit
 (43 12)  (331 284)  (331 284)  LC_6 Logic Functioning bit
 (47 12)  (335 284)  (335 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (338 284)  (338 284)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (304 285)  (304 285)  routing T_6_17.sp12_v_b_8 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (306 285)  (306 285)  routing T_6_17.sp4_h_r_25 <X> T_6_17.lc_trk_g3_1
 (21 13)  (309 285)  (309 285)  routing T_6_17.sp4_r_v_b_43 <X> T_6_17.lc_trk_g3_3
 (22 13)  (310 285)  (310 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 285)  (314 285)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 285)  (315 285)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 285)  (318 285)  routing T_6_17.lc_trk_g0_3 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 285)  (319 285)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (37 13)  (325 285)  (325 285)  LC_6 Logic Functioning bit
 (41 13)  (329 285)  (329 285)  LC_6 Logic Functioning bit
 (42 13)  (330 285)  (330 285)  LC_6 Logic Functioning bit
 (43 13)  (331 285)  (331 285)  LC_6 Logic Functioning bit
 (0 14)  (288 286)  (288 286)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 286)  (289 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 286)  (302 286)  routing T_6_17.sp4_v_t_17 <X> T_6_17.lc_trk_g3_4
 (15 14)  (303 286)  (303 286)  routing T_6_17.sp12_v_t_2 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.sp12_v_t_2 <X> T_6_17.lc_trk_g3_5
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (38 14)  (326 286)  (326 286)  LC_7 Logic Functioning bit
 (40 14)  (328 286)  (328 286)  LC_7 Logic Functioning bit
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (42 14)  (330 286)  (330 286)  LC_7 Logic Functioning bit
 (43 14)  (331 286)  (331 286)  LC_7 Logic Functioning bit
 (53 14)  (341 286)  (341 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (288 287)  (288 287)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 287)  (289 287)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (16 15)  (304 287)  (304 287)  routing T_6_17.sp4_v_t_17 <X> T_6_17.lc_trk_g3_4
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (306 287)  (306 287)  routing T_6_17.sp12_v_t_2 <X> T_6_17.lc_trk_g3_5
 (22 15)  (310 287)  (310 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 287)  (313 287)  routing T_6_17.sp4_r_v_b_46 <X> T_6_17.lc_trk_g3_6
 (27 15)  (315 287)  (315 287)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 287)  (316 287)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 287)  (317 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 287)  (319 287)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit
 (40 15)  (328 287)  (328 287)  LC_7 Logic Functioning bit
 (41 15)  (329 287)  (329 287)  LC_7 Logic Functioning bit
 (42 15)  (330 287)  (330 287)  LC_7 Logic Functioning bit
 (43 15)  (331 287)  (331 287)  LC_7 Logic Functioning bit


LogicTile_7_17

 (27 0)  (369 272)  (369 272)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (52 0)  (394 272)  (394 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (6 1)  (348 273)  (348 273)  routing T_7_17.sp4_h_l_37 <X> T_7_17.sp4_h_r_0
 (11 1)  (353 273)  (353 273)  routing T_7_17.sp4_h_l_39 <X> T_7_17.sp4_h_r_2
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 273)  (378 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (44 1)  (386 273)  (386 273)  LC_0 Logic Functioning bit
 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 274)  (347 274)  routing T_7_17.sp4_v_t_43 <X> T_7_17.sp4_h_l_37
 (0 3)  (342 275)  (342 275)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (4 3)  (346 275)  (346 275)  routing T_7_17.sp4_v_t_43 <X> T_7_17.sp4_h_l_37
 (6 3)  (348 275)  (348 275)  routing T_7_17.sp4_v_t_43 <X> T_7_17.sp4_h_l_37
 (15 3)  (357 275)  (357 275)  routing T_7_17.sp4_v_t_9 <X> T_7_17.lc_trk_g0_4
 (16 3)  (358 275)  (358 275)  routing T_7_17.sp4_v_t_9 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 4)  (356 276)  (356 276)  routing T_7_17.wire_logic_cluster/lc_0/out <X> T_7_17.lc_trk_g1_0
 (17 5)  (359 277)  (359 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 7)  (364 279)  (364 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (367 279)  (367 279)  routing T_7_17.sp4_r_v_b_30 <X> T_7_17.lc_trk_g1_6
 (11 8)  (353 280)  (353 280)  routing T_7_17.sp4_h_l_39 <X> T_7_17.sp4_v_b_8
 (13 8)  (355 280)  (355 280)  routing T_7_17.sp4_h_l_39 <X> T_7_17.sp4_v_b_8
 (12 9)  (354 281)  (354 281)  routing T_7_17.sp4_h_l_39 <X> T_7_17.sp4_v_b_8
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 287)  (343 287)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_7/s_r


LogicTile_9_17

 (25 0)  (463 272)  (463 272)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g0_2
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 274)  (452 274)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g0_4
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (478 274)  (478 274)  LC_1 Logic Functioning bit
 (42 2)  (480 274)  (480 274)  LC_1 Logic Functioning bit
 (0 3)  (438 275)  (438 275)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (14 3)  (452 275)  (452 275)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g0_4
 (15 3)  (453 275)  (453 275)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g0_4
 (16 3)  (454 275)  (454 275)  routing T_9_17.sp4_h_l_9 <X> T_9_17.lc_trk_g0_4
 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp4_h_r_6 <X> T_9_17.lc_trk_g0_6
 (24 3)  (462 275)  (462 275)  routing T_9_17.sp4_h_r_6 <X> T_9_17.lc_trk_g0_6
 (25 3)  (463 275)  (463 275)  routing T_9_17.sp4_h_r_6 <X> T_9_17.lc_trk_g0_6
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 275)  (466 275)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (48 3)  (486 275)  (486 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (452 276)  (452 276)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (25 4)  (463 276)  (463 276)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g1_2
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (47 4)  (485 276)  (485 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (488 276)  (488 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (452 277)  (452 277)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (15 5)  (453 277)  (453 277)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (16 5)  (454 277)  (454 277)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g1_2
 (25 5)  (463 277)  (463 277)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g1_2
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (478 277)  (478 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (42 5)  (480 277)  (480 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (51 5)  (489 277)  (489 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (463 278)  (463 278)  routing T_9_17.sp12_h_l_5 <X> T_9_17.lc_trk_g1_6
 (14 7)  (452 279)  (452 279)  routing T_9_17.sp12_h_r_20 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp12_h_r_20 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (462 279)  (462 279)  routing T_9_17.sp12_h_l_5 <X> T_9_17.lc_trk_g1_6
 (25 7)  (463 279)  (463 279)  routing T_9_17.sp12_h_l_5 <X> T_9_17.lc_trk_g1_6
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 280)  (472 280)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 280)  (473 280)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.input_2_4
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (37 8)  (475 280)  (475 280)  LC_4 Logic Functioning bit
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (39 8)  (477 280)  (477 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (43 8)  (481 280)  (481 280)  LC_4 Logic Functioning bit
 (14 9)  (452 281)  (452 281)  routing T_9_17.sp4_r_v_b_32 <X> T_9_17.lc_trk_g2_0
 (17 9)  (455 281)  (455 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 281)  (470 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 281)  (474 281)  LC_4 Logic Functioning bit
 (37 9)  (475 281)  (475 281)  LC_4 Logic Functioning bit
 (38 9)  (476 281)  (476 281)  LC_4 Logic Functioning bit
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (40 9)  (478 281)  (478 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (42 9)  (480 281)  (480 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (12 10)  (450 282)  (450 282)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_l_45
 (28 10)  (466 282)  (466 282)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (40 10)  (478 282)  (478 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (50 10)  (488 282)  (488 282)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (449 283)  (449 283)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_l_45
 (14 11)  (452 283)  (452 283)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g2_4
 (15 11)  (453 283)  (453 283)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (40 11)  (478 283)  (478 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (43 11)  (481 283)  (481 283)  LC_5 Logic Functioning bit
 (51 11)  (489 283)  (489 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (2 12)  (440 284)  (440 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (50 12)  (488 284)  (488 284)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (454 285)  (454 285)  routing T_9_17.sp12_v_b_8 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (47 13)  (485 285)  (485 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (489 285)  (489 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (438 286)  (438 286)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 286)  (452 286)  routing T_9_17.wire_logic_cluster/lc_4/out <X> T_9_17.lc_trk_g3_4
 (1 15)  (439 287)  (439 287)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_10_17

 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (52 0)  (544 272)  (544 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (44 1)  (536 273)  (536 273)  LC_0 Logic Functioning bit
 (53 1)  (545 273)  (545 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (497 274)  (497 274)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_h_l_37
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (4 3)  (496 275)  (496 275)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_h_l_37
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 6)  (497 278)  (497 278)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_h_l_38
 (6 7)  (498 279)  (498 279)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_h_l_38
 (25 12)  (517 284)  (517 284)  routing T_10_17.sp4_v_b_26 <X> T_10_17.lc_trk_g3_2
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 285)  (515 285)  routing T_10_17.sp4_v_b_26 <X> T_10_17.lc_trk_g3_2
 (0 14)  (492 286)  (492 286)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 286)  (496 286)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_v_t_44
 (15 14)  (507 286)  (507 286)  routing T_10_17.sp4_h_l_24 <X> T_10_17.lc_trk_g3_5
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_h_l_24 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.sp4_h_l_24 <X> T_10_17.lc_trk_g3_5
 (0 15)  (492 287)  (492 287)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 287)  (493 287)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (497 287)  (497 287)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_v_t_44


LogicTile_11_17

 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp4_v_b_19 <X> T_11_17.lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.sp4_v_b_19 <X> T_11_17.lc_trk_g0_3
 (14 1)  (560 273)  (560 273)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g0_0
 (15 1)  (561 273)  (561 273)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_3 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_1
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (40 2)  (586 274)  (586 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (47 2)  (593 274)  (593 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_3 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_1
 (35 3)  (581 275)  (581 275)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_1
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (51 3)  (597 275)  (597 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (560 276)  (560 276)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (46 4)  (592 276)  (592 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (561 277)  (561 277)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (8 6)  (554 278)  (554 278)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_l_41
 (9 6)  (555 278)  (555 278)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_l_41
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp12_h_l_12 <X> T_11_17.lc_trk_g1_7
 (3 7)  (549 279)  (549 279)  routing T_11_17.sp12_h_l_23 <X> T_11_17.sp12_v_t_23
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g2_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (52 8)  (598 280)  (598 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.tnr_op_2 <X> T_11_17.lc_trk_g2_2
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (14 10)  (560 282)  (560 282)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g2_4
 (16 10)  (562 282)  (562 282)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g2_5
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 282)  (569 282)  routing T_11_17.sp4_v_b_47 <X> T_11_17.lc_trk_g2_7
 (24 10)  (570 282)  (570 282)  routing T_11_17.sp4_v_b_47 <X> T_11_17.lc_trk_g2_7
 (25 10)  (571 282)  (571 282)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (564 283)  (564 283)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g2_5
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (25 11)  (571 283)  (571 283)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g2_6
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.tnr_op_3 <X> T_11_17.lc_trk_g3_3
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (50 12)  (596 284)  (596 284)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (48 13)  (594 285)  (594 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (46 14)  (592 286)  (592 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (561 287)  (561 287)  routing T_11_17.tnr_op_4 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (12 0)  (612 272)  (612 272)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_h_r_2
 (25 2)  (625 274)  (625 274)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (15 4)  (615 276)  (615 276)  routing T_12_17.lft_op_1 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 276)  (618 276)  routing T_12_17.lft_op_1 <X> T_12_17.lc_trk_g1_1
 (12 6)  (612 278)  (612 278)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (52 6)  (652 278)  (652 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (611 279)  (611 279)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (13 7)  (613 279)  (613 279)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (8 10)  (608 282)  (608 282)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_l_42
 (9 10)  (609 282)  (609 282)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_l_42
 (5 14)  (605 286)  (605 286)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (6 15)  (606 287)  (606 287)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (9 15)  (609 287)  (609 287)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_v_t_47


LogicTile_13_17

 (19 10)  (673 282)  (673 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_17

 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (52 0)  (760 272)  (760 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (14 5)  (722 277)  (722 277)  routing T_14_17.sp4_r_v_b_24 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2


LogicTile_16_17

 (8 6)  (824 278)  (824 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41


LogicTile_2_16

 (8 11)  (80 267)  (80 267)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_v_t_42
 (9 11)  (81 267)  (81 267)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_v_t_42


LogicTile_3_16

 (5 4)  (131 260)  (131 260)  routing T_3_16.sp4_v_t_38 <X> T_3_16.sp4_h_r_3
 (19 11)  (145 267)  (145 267)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_4_16

 (26 0)  (206 256)  (206 256)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 256)  (207 256)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 256)  (209 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 256)  (211 256)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 256)  (212 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 256)  (214 256)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 256)  (217 256)  LC_0 Logic Functioning bit
 (39 0)  (219 256)  (219 256)  LC_0 Logic Functioning bit
 (45 0)  (225 256)  (225 256)  LC_0 Logic Functioning bit
 (26 1)  (206 257)  (206 257)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 257)  (207 257)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 257)  (208 257)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 257)  (209 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 257)  (210 257)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 257)  (211 257)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 257)  (216 257)  LC_0 Logic Functioning bit
 (37 1)  (217 257)  (217 257)  LC_0 Logic Functioning bit
 (38 1)  (218 257)  (218 257)  LC_0 Logic Functioning bit
 (39 1)  (219 257)  (219 257)  LC_0 Logic Functioning bit
 (44 1)  (224 257)  (224 257)  LC_0 Logic Functioning bit
 (47 1)  (227 257)  (227 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (228 257)  (228 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 258)  (180 258)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (182 258)  (182 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (180 259)  (180 259)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (22 5)  (202 261)  (202 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (203 261)  (203 261)  routing T_4_16.sp4_v_b_18 <X> T_4_16.lc_trk_g1_2
 (24 5)  (204 261)  (204 261)  routing T_4_16.sp4_v_b_18 <X> T_4_16.lc_trk_g1_2
 (22 7)  (202 263)  (202 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 263)  (203 263)  routing T_4_16.sp4_h_r_6 <X> T_4_16.lc_trk_g1_6
 (24 7)  (204 263)  (204 263)  routing T_4_16.sp4_h_r_6 <X> T_4_16.lc_trk_g1_6
 (25 7)  (205 263)  (205 263)  routing T_4_16.sp4_h_r_6 <X> T_4_16.lc_trk_g1_6
 (5 8)  (185 264)  (185 264)  routing T_4_16.sp4_v_t_43 <X> T_4_16.sp4_h_r_6
 (0 14)  (180 270)  (180 270)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 270)  (181 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (195 270)  (195 270)  routing T_4_16.tnr_op_5 <X> T_4_16.lc_trk_g3_5
 (17 14)  (197 270)  (197 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (202 270)  (202 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (203 270)  (203 270)  routing T_4_16.sp4_h_r_31 <X> T_4_16.lc_trk_g3_7
 (24 14)  (204 270)  (204 270)  routing T_4_16.sp4_h_r_31 <X> T_4_16.lc_trk_g3_7
 (0 15)  (180 271)  (180 271)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 271)  (181 271)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (21 15)  (201 271)  (201 271)  routing T_4_16.sp4_h_r_31 <X> T_4_16.lc_trk_g3_7


LogicTile_6_16

 (27 0)  (315 256)  (315 256)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 256)  (316 256)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 256)  (319 256)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 256)  (321 256)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 256)  (324 256)  LC_0 Logic Functioning bit
 (38 0)  (326 256)  (326 256)  LC_0 Logic Functioning bit
 (31 1)  (319 257)  (319 257)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 257)  (324 257)  LC_0 Logic Functioning bit
 (38 1)  (326 257)  (326 257)  LC_0 Logic Functioning bit
 (53 1)  (341 257)  (341 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (13 2)  (301 258)  (301 258)  routing T_6_16.sp4_v_b_2 <X> T_6_16.sp4_v_t_39
 (25 4)  (313 260)  (313 260)  routing T_6_16.sp4_v_b_2 <X> T_6_16.lc_trk_g1_2
 (27 4)  (315 260)  (315 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 260)  (316 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 260)  (317 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 260)  (322 260)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 260)  (323 260)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.input_2_2
 (42 4)  (330 260)  (330 260)  LC_2 Logic Functioning bit
 (22 5)  (310 261)  (310 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (311 261)  (311 261)  routing T_6_16.sp4_v_b_2 <X> T_6_16.lc_trk_g1_2
 (26 5)  (314 261)  (314 261)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 261)  (316 261)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 261)  (317 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 261)  (318 261)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 261)  (319 261)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 261)  (320 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (321 261)  (321 261)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.input_2_2
 (34 5)  (322 261)  (322 261)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.input_2_2
 (40 5)  (328 261)  (328 261)  LC_2 Logic Functioning bit
 (42 5)  (330 261)  (330 261)  LC_2 Logic Functioning bit
 (51 5)  (339 261)  (339 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (310 262)  (310 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (309 263)  (309 263)  routing T_6_16.sp4_r_v_b_31 <X> T_6_16.lc_trk_g1_7
 (22 9)  (310 265)  (310 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (312 265)  (312 265)  routing T_6_16.tnl_op_2 <X> T_6_16.lc_trk_g2_2
 (25 9)  (313 265)  (313 265)  routing T_6_16.tnl_op_2 <X> T_6_16.lc_trk_g2_2
 (8 10)  (296 266)  (296 266)  routing T_6_16.sp4_v_t_36 <X> T_6_16.sp4_h_l_42
 (9 10)  (297 266)  (297 266)  routing T_6_16.sp4_v_t_36 <X> T_6_16.sp4_h_l_42
 (10 10)  (298 266)  (298 266)  routing T_6_16.sp4_v_t_36 <X> T_6_16.sp4_h_l_42
 (28 10)  (316 266)  (316 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 266)  (317 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 266)  (318 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 266)  (319 266)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 266)  (322 266)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 266)  (324 266)  LC_5 Logic Functioning bit
 (38 10)  (326 266)  (326 266)  LC_5 Logic Functioning bit
 (53 10)  (341 266)  (341 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (300 267)  (300 267)  routing T_6_16.sp4_h_l_45 <X> T_6_16.sp4_v_t_45
 (16 11)  (304 267)  (304 267)  routing T_6_16.sp12_v_b_12 <X> T_6_16.lc_trk_g2_4
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (31 11)  (319 267)  (319 267)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (38 11)  (326 267)  (326 267)  LC_5 Logic Functioning bit
 (25 12)  (313 268)  (313 268)  routing T_6_16.sp12_v_t_1 <X> T_6_16.lc_trk_g3_2
 (15 13)  (303 269)  (303 269)  routing T_6_16.tnr_op_0 <X> T_6_16.lc_trk_g3_0
 (17 13)  (305 269)  (305 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (310 269)  (310 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (312 269)  (312 269)  routing T_6_16.sp12_v_t_1 <X> T_6_16.lc_trk_g3_2
 (25 13)  (313 269)  (313 269)  routing T_6_16.sp12_v_t_1 <X> T_6_16.lc_trk_g3_2
 (17 14)  (305 270)  (305 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (313 270)  (313 270)  routing T_6_16.sp4_h_r_38 <X> T_6_16.lc_trk_g3_6
 (22 15)  (310 271)  (310 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (311 271)  (311 271)  routing T_6_16.sp4_h_r_38 <X> T_6_16.lc_trk_g3_6
 (24 15)  (312 271)  (312 271)  routing T_6_16.sp4_h_r_38 <X> T_6_16.lc_trk_g3_6


LogicTile_12_16

 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (618 257)  (618 257)  routing T_12_16.sp4_r_v_b_34 <X> T_12_16.lc_trk_g0_1
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_3 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_3 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (46 3)  (646 259)  (646 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (25 8)  (625 264)  (625 264)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g2_2
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 265)  (623 265)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g2_2
 (24 9)  (624 265)  (624 265)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g2_2
 (11 10)  (611 266)  (611 266)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_t_45
 (13 10)  (613 266)  (613 266)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_t_45
 (12 11)  (612 267)  (612 267)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_t_45
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1


LogicTile_14_16

 (8 14)  (716 270)  (716 270)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_h_l_47
 (9 14)  (717 270)  (717 270)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_h_l_47


LogicTile_4_15

 (28 0)  (208 240)  (208 240)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 240)  (209 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 240)  (210 240)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 240)  (211 240)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 240)  (212 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 240)  (213 240)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 240)  (214 240)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 240)  (217 240)  LC_0 Logic Functioning bit
 (39 0)  (219 240)  (219 240)  LC_0 Logic Functioning bit
 (45 0)  (225 240)  (225 240)  LC_0 Logic Functioning bit
 (52 0)  (232 240)  (232 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (202 241)  (202 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (206 241)  (206 241)  routing T_4_15.lc_trk_g0_2 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 241)  (209 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 241)  (210 241)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 241)  (216 241)  LC_0 Logic Functioning bit
 (37 1)  (217 241)  (217 241)  LC_0 Logic Functioning bit
 (38 1)  (218 241)  (218 241)  LC_0 Logic Functioning bit
 (39 1)  (219 241)  (219 241)  LC_0 Logic Functioning bit
 (44 1)  (224 241)  (224 241)  LC_0 Logic Functioning bit
 (53 1)  (233 241)  (233 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 242)  (180 242)  routing T_4_15.glb_netwk_3 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (182 242)  (182 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (180 243)  (180 243)  routing T_4_15.glb_netwk_3 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (21 10)  (201 250)  (201 250)  routing T_4_15.sp4_v_t_18 <X> T_4_15.lc_trk_g2_7
 (22 10)  (202 250)  (202 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (203 250)  (203 250)  routing T_4_15.sp4_v_t_18 <X> T_4_15.lc_trk_g2_7
 (0 14)  (180 254)  (180 254)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 254)  (181 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (195 254)  (195 254)  routing T_4_15.sp4_h_l_24 <X> T_4_15.lc_trk_g3_5
 (16 14)  (196 254)  (196 254)  routing T_4_15.sp4_h_l_24 <X> T_4_15.lc_trk_g3_5
 (17 14)  (197 254)  (197 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (198 254)  (198 254)  routing T_4_15.sp4_h_l_24 <X> T_4_15.lc_trk_g3_5
 (0 15)  (180 255)  (180 255)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 255)  (181 255)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 255)  (194 255)  routing T_4_15.sp12_v_b_20 <X> T_4_15.lc_trk_g3_4
 (16 15)  (196 255)  (196 255)  routing T_4_15.sp12_v_b_20 <X> T_4_15.lc_trk_g3_4
 (17 15)  (197 255)  (197 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_5_15

 (5 2)  (239 242)  (239 242)  routing T_5_15.sp4_v_t_43 <X> T_5_15.sp4_h_l_37
 (4 3)  (238 243)  (238 243)  routing T_5_15.sp4_v_t_43 <X> T_5_15.sp4_h_l_37
 (6 3)  (240 243)  (240 243)  routing T_5_15.sp4_v_t_43 <X> T_5_15.sp4_h_l_37
 (3 12)  (237 252)  (237 252)  routing T_5_15.sp12_v_t_22 <X> T_5_15.sp12_h_r_1


LogicTile_6_15

 (5 0)  (293 240)  (293 240)  routing T_6_15.sp4_v_b_6 <X> T_6_15.sp4_h_r_0
 (10 0)  (298 240)  (298 240)  routing T_6_15.sp4_v_t_45 <X> T_6_15.sp4_h_r_1
 (4 1)  (292 241)  (292 241)  routing T_6_15.sp4_v_b_6 <X> T_6_15.sp4_h_r_0
 (6 1)  (294 241)  (294 241)  routing T_6_15.sp4_v_b_6 <X> T_6_15.sp4_h_r_0
 (21 2)  (309 242)  (309 242)  routing T_6_15.sp4_v_b_15 <X> T_6_15.lc_trk_g0_7
 (22 2)  (310 242)  (310 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (311 242)  (311 242)  routing T_6_15.sp4_v_b_15 <X> T_6_15.lc_trk_g0_7
 (21 3)  (309 243)  (309 243)  routing T_6_15.sp4_v_b_15 <X> T_6_15.lc_trk_g0_7
 (9 5)  (297 245)  (297 245)  routing T_6_15.sp4_v_t_45 <X> T_6_15.sp4_v_b_4
 (10 5)  (298 245)  (298 245)  routing T_6_15.sp4_v_t_45 <X> T_6_15.sp4_v_b_4
 (32 6)  (320 246)  (320 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 246)  (321 246)  routing T_6_15.lc_trk_g2_0 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 246)  (324 246)  LC_3 Logic Functioning bit
 (37 6)  (325 246)  (325 246)  LC_3 Logic Functioning bit
 (48 6)  (336 246)  (336 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (32 7)  (320 247)  (320 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 247)  (321 247)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_3
 (34 7)  (322 247)  (322 247)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_3
 (35 7)  (323 247)  (323 247)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_3
 (36 7)  (324 247)  (324 247)  LC_3 Logic Functioning bit
 (37 7)  (325 247)  (325 247)  LC_3 Logic Functioning bit
 (14 8)  (302 248)  (302 248)  routing T_6_15.rgt_op_0 <X> T_6_15.lc_trk_g2_0
 (15 9)  (303 249)  (303 249)  routing T_6_15.rgt_op_0 <X> T_6_15.lc_trk_g2_0
 (17 9)  (305 249)  (305 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 12)  (317 252)  (317 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 252)  (318 252)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 252)  (320 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 252)  (321 252)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 252)  (322 252)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 252)  (324 252)  LC_6 Logic Functioning bit
 (38 12)  (326 252)  (326 252)  LC_6 Logic Functioning bit
 (22 13)  (310 253)  (310 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 253)  (313 253)  routing T_6_15.sp4_r_v_b_42 <X> T_6_15.lc_trk_g3_2
 (30 13)  (318 253)  (318 253)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 253)  (319 253)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 253)  (324 253)  LC_6 Logic Functioning bit
 (38 13)  (326 253)  (326 253)  LC_6 Logic Functioning bit
 (48 13)  (336 253)  (336 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_7_15

 (27 0)  (369 240)  (369 240)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 240)  (371 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 240)  (373 240)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 240)  (376 240)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 240)  (378 240)  LC_0 Logic Functioning bit
 (38 0)  (380 240)  (380 240)  LC_0 Logic Functioning bit
 (45 0)  (387 240)  (387 240)  LC_0 Logic Functioning bit
 (52 0)  (394 240)  (394 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (378 241)  (378 241)  LC_0 Logic Functioning bit
 (38 1)  (380 241)  (380 241)  LC_0 Logic Functioning bit
 (44 1)  (386 241)  (386 241)  LC_0 Logic Functioning bit
 (0 2)  (342 242)  (342 242)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (342 243)  (342 243)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (14 4)  (356 244)  (356 244)  routing T_7_15.wire_logic_cluster/lc_0/out <X> T_7_15.lc_trk_g1_0
 (17 5)  (359 245)  (359 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (356 246)  (356 246)  routing T_7_15.sp4_h_l_1 <X> T_7_15.lc_trk_g1_4
 (15 6)  (357 246)  (357 246)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g1_5
 (16 6)  (358 246)  (358 246)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g1_5
 (17 6)  (359 246)  (359 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 246)  (360 246)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g1_5
 (15 7)  (357 247)  (357 247)  routing T_7_15.sp4_h_l_1 <X> T_7_15.lc_trk_g1_4
 (16 7)  (358 247)  (358 247)  routing T_7_15.sp4_h_l_1 <X> T_7_15.lc_trk_g1_4
 (17 7)  (359 247)  (359 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 255)  (342 255)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 255)  (343 255)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_7/s_r


LogicTile_12_15

 (2 6)  (602 246)  (602 246)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_15_15

 (5 11)  (767 251)  (767 251)  routing T_15_15.sp4_h_l_43 <X> T_15_15.sp4_v_t_43


LogicTile_6_14

 (27 0)  (315 224)  (315 224)  routing T_6_14.lc_trk_g1_0 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 224)  (317 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (324 224)  (324 224)  LC_0 Logic Functioning bit
 (38 0)  (326 224)  (326 224)  LC_0 Logic Functioning bit
 (41 0)  (329 224)  (329 224)  LC_0 Logic Functioning bit
 (43 0)  (331 224)  (331 224)  LC_0 Logic Functioning bit
 (45 0)  (333 224)  (333 224)  LC_0 Logic Functioning bit
 (52 0)  (340 224)  (340 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (315 225)  (315 225)  routing T_6_14.lc_trk_g1_1 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 225)  (317 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (44 1)  (332 225)  (332 225)  LC_0 Logic Functioning bit
 (0 2)  (288 226)  (288 226)  routing T_6_14.glb_netwk_3 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 227)  (288 227)  routing T_6_14.glb_netwk_3 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (14 4)  (302 228)  (302 228)  routing T_6_14.wire_logic_cluster/lc_0/out <X> T_6_14.lc_trk_g1_0
 (15 4)  (303 228)  (303 228)  routing T_6_14.sp4_v_b_17 <X> T_6_14.lc_trk_g1_1
 (16 4)  (304 228)  (304 228)  routing T_6_14.sp4_v_b_17 <X> T_6_14.lc_trk_g1_1
 (17 4)  (305 228)  (305 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (17 5)  (305 229)  (305 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 10)  (302 234)  (302 234)  routing T_6_14.sp4_h_r_44 <X> T_6_14.lc_trk_g2_4
 (14 11)  (302 235)  (302 235)  routing T_6_14.sp4_h_r_44 <X> T_6_14.lc_trk_g2_4
 (15 11)  (303 235)  (303 235)  routing T_6_14.sp4_h_r_44 <X> T_6_14.lc_trk_g2_4
 (16 11)  (304 235)  (304 235)  routing T_6_14.sp4_h_r_44 <X> T_6_14.lc_trk_g2_4
 (17 11)  (305 235)  (305 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (288 238)  (288 238)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 238)  (289 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (289 239)  (289 239)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_7/s_r


LogicTile_7_14

 (5 14)  (347 238)  (347 238)  routing T_7_14.sp4_v_t_38 <X> T_7_14.sp4_h_l_44
 (4 15)  (346 239)  (346 239)  routing T_7_14.sp4_v_t_38 <X> T_7_14.sp4_h_l_44
 (6 15)  (348 239)  (348 239)  routing T_7_14.sp4_v_t_38 <X> T_7_14.sp4_h_l_44


LogicTile_5_13

 (0 2)  (234 210)  (234 210)  routing T_5_13.glb_netwk_3 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (236 210)  (236 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (234 211)  (234 211)  routing T_5_13.glb_netwk_3 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (14 3)  (248 211)  (248 211)  routing T_5_13.sp4_r_v_b_28 <X> T_5_13.lc_trk_g0_4
 (17 3)  (251 211)  (251 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 4)  (255 212)  (255 212)  routing T_5_13.wire_logic_cluster/lc_3/out <X> T_5_13.lc_trk_g1_3
 (22 4)  (256 212)  (256 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 6)  (261 214)  (261 214)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 214)  (263 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 214)  (265 214)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 214)  (266 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 214)  (270 214)  LC_3 Logic Functioning bit
 (38 6)  (272 214)  (272 214)  LC_3 Logic Functioning bit
 (45 6)  (279 214)  (279 214)  LC_3 Logic Functioning bit
 (47 6)  (281 214)  (281 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (264 215)  (264 215)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 215)  (270 215)  LC_3 Logic Functioning bit
 (38 7)  (272 215)  (272 215)  LC_3 Logic Functioning bit
 (44 7)  (278 215)  (278 215)  LC_3 Logic Functioning bit
 (53 7)  (287 215)  (287 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 11)  (248 219)  (248 219)  routing T_5_13.sp4_r_v_b_36 <X> T_5_13.lc_trk_g2_4
 (17 11)  (251 219)  (251 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (234 222)  (234 222)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 222)  (235 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (235 223)  (235 223)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_7/s_r


LogicTile_9_13

 (2 14)  (440 222)  (440 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_10_13

 (3 15)  (495 223)  (495 223)  routing T_10_13.sp12_h_l_22 <X> T_10_13.sp12_v_t_22


LogicTile_12_13

 (6 6)  (606 214)  (606 214)  routing T_12_13.sp4_h_l_47 <X> T_12_13.sp4_v_t_38
 (8 15)  (608 223)  (608 223)  routing T_12_13.sp4_h_l_47 <X> T_12_13.sp4_v_t_47


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (7 10)  (187 154)  (187 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_5_9

 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_6_9

 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_7_9

 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8


