
slot-machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a92c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  0800aacc  0800aacc  0000bacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aef8  0800aef8  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aef8  0800aef8  0000bef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af00  0800af00  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af00  0800af00  0000bf00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af04  0800af04  0000bf04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800af08  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cd14  2000007c  0800af84  0000c07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000cd90  0800af84  0000cd90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020067  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bc5  00000000  00000000  0002c113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c88  00000000  00000000  00030cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000162c  00000000  00000000  00032960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c85f  00000000  00000000  00033f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000216e2  00000000  00000000  000507eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4e79  00000000  00000000  00071ecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116d46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000082ac  00000000  00000000  00116d8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011f038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800aab4 	.word	0x0800aab4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	0800aab4 	.word	0x0800aab4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <LCD_WriteByte>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_WriteByte( uint8_t bt ){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af02      	add	r7, sp, #8
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	
	#if defined (LCD1602_I2C)
	
		HAL_I2C_Master_Transmit( &LCD_I2C, ADRESS_I2C_LCD, &bt, 1, 1000 );
 80005d6:	1dfa      	adds	r2, r7, #7
 80005d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2301      	movs	r3, #1
 80005e0:	214e      	movs	r1, #78	@ 0x4e
 80005e2:	4803      	ldr	r0, [pc, #12]	@ (80005f0 <LCD_WriteByte+0x24>)
 80005e4:	f003 fea8 	bl	8004338 <HAL_I2C_Master_Transmit>
		if( bt & 0x80 ){ DB7_GPIO_Port -> BSRR = DB7_Pin;			}	// SET ( HIGH )
		else{	DB7_GPIO_Port -> BSRR = ((uint32_t)DB7_Pin << 16 );	}	// RESET ( LOW )

	#endif
		
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	200080c0 	.word	0x200080c0

080005f4 <LCD_SendCmd_8bit>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd_8bit( uint8_t bt ){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
	
	LCD_WriteByte( portLcd |= 0x04 );			// Включаем линию Е ставим в 1, активируем дисплей
 80005fe:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	f043 0304 	orr.w	r3, r3, #4
 8000606:	b2da      	uxtb	r2, r3
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800060a:	701a      	strb	r2, [r3, #0]
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ffdb 	bl	80005cc <LCD_WriteByte>
												// Wir schalten Leitung E ein, stellen sie auf 1 und aktivieren das Display
	HAL_Delay( 1 );
 8000616:	2001      	movs	r0, #1
 8000618:	f003 fa74 	bl	8003b04 <HAL_Delay>
	LCD_WriteByte( portLcd | bt );				// Отправляем в дисплей полученный и сдвинутый байт
 800061c:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800061e:	781a      	ldrb	r2, [r3, #0]
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	4313      	orrs	r3, r2
 8000624:	b2db      	uxtb	r3, r3
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ffd0 	bl	80005cc <LCD_WriteByte>
												// Wir senden das empfangene und verschobene Byte an das Display
	LCD_WriteByte( portLcd &=~ 0x04 );			// Выключаем линию Е ставим в 0, деактивируем дисплей
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	f023 0304 	bic.w	r3, r3, #4
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4b07      	ldr	r3, [pc, #28]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 8000638:	701a      	strb	r2, [r3, #0]
 800063a:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ffc4 	bl	80005cc <LCD_WriteByte>
												// Schalten Sie Leitung E aus, stellen Sie sie auf 0, deaktivieren Sie die Anzeige
	HAL_Delay( 1 );
 8000644:	2001      	movs	r0, #1
 8000646:	f003 fa5d 	bl	8003b04 <HAL_Delay>
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000098 	.word	0x20000098

08000658 <LCD_SendCmd>:
	*							zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd( uint8_t bt ){
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	71fb      	strb	r3, [r7, #7]
	
	bt <<= 4;
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	011b      	lsls	r3, r3, #4
 8000666:	71fb      	strb	r3, [r7, #7]
	LCD_SendCmd_8bit( bt );
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ffc2 	bl	80005f4 <LCD_SendCmd_8bit>
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <LCD_SendByte>:
	*							Der erste Parameter ist das Datenbyte, der zweite Modus ist RW 1 - Daten senden, 0 - einen Befehl senden
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendByte( uint8_t bt, uint8_t mode ){
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	460a      	mov	r2, r1
 8000682:	71fb      	strb	r3, [r7, #7]
 8000684:	4613      	mov	r3, r2
 8000686:	71bb      	strb	r3, [r7, #6]
	
	if( mode == 0 ){ 
 8000688:	79bb      	ldrb	r3, [r7, #6]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d10c      	bne.n	80006a8 <LCD_SendByte+0x30>
		LCD_WriteByte( portLcd &=~ 0x01 ); // RS = 0;
 800068e:	4b15      	ldr	r3, [pc, #84]	@ (80006e4 <LCD_SendByte+0x6c>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	f023 0301 	bic.w	r3, r3, #1
 8000696:	b2da      	uxtb	r2, r3
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <LCD_SendByte+0x6c>)
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <LCD_SendByte+0x6c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff ff93 	bl	80005cc <LCD_WriteByte>
 80006a6:	e00b      	b.n	80006c0 <LCD_SendByte+0x48>
	}	
	else {
		LCD_WriteByte( portLcd |= 0x01 ); // RS = 1;
 80006a8:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006b4:	701a      	strb	r2, [r3, #0]
 80006b6:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f7ff ff86 	bl	80005cc <LCD_WriteByte>
	}	
	
	
	// Дальше отправка команды или данных двумя пакетами ( делим полученный байт на 2 ) и по 4 бита СТАРШпХ передаем
	// Senden Sie anschließend den Befehl oder die Daten in zwei Paketen (teilen Sie das empfangene Byte durch 2) und übertragen Sie 4 Bits des HIGH-Bits
	uint8_t tempBuf = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73fb      	strb	r3, [r7, #15]
	tempBuf = bt>>4;			// Сдвигаем полученный байт на 4 позичии и записываем в переменную
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	091b      	lsrs	r3, r3, #4
 80006c8:	73fb      	strb	r3, [r7, #15]
								// Wir verschieben das empfangene Byte um 4 Positionen und schreiben es in eine Variable
	
	LCD_SendCmd( tempBuf );		// Отправляем первые 4 бита полученного байта
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ffc3 	bl	8000658 <LCD_SendCmd>
								// Wir senden die ersten 4 Bits des empfangenen Bytes
	LCD_SendCmd( bt );	   		// Отправляем последние 4 бита полученного байта
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ffbf 	bl	8000658 <LCD_SendCmd>
								// Wir senden die letzten 4 Bits des empfangenen Bytes
}
 80006da:	bf00      	nop
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000098 	.word	0x20000098

080006e8 <LCD_Init>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Init(void){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

//######## вариант инициализации номер 2 #######################################################
//######## Initialisierungsvariante Nr 2 #######################################################	
	// данные пораметры нужны по даташиту экрана -------------------------------------------
	// Diese Parameter werden gemäß dem Datenblatt des Bildschirms benötigt ----------------
	HAL_Delay( 50 );
 80006ec:	2032      	movs	r0, #50	@ 0x32
 80006ee:	f003 fa09 	bl	8003b04 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 80006f2:	2003      	movs	r0, #3
 80006f4:	f7ff ffb0 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 5 );
 80006f8:	2005      	movs	r0, #5
 80006fa:	f003 fa03 	bl	8003b04 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 80006fe:	2003      	movs	r0, #3
 8000700:	f7ff ffaa 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 1 );
 8000704:	2001      	movs	r0, #1
 8000706:	f003 f9fd 	bl	8003b04 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 800070a:	2003      	movs	r0, #3
 800070c:	f7ff ffa4 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 10 );
 8000710:	200a      	movs	r0, #10
 8000712:	f003 f9f7 	bl	8003b04 <HAL_Delay>
	
	LCD_SendCmd( 0x02 );	// 0x02 // 4bit mode
 8000716:	2002      	movs	r0, #2
 8000718:	f7ff ff9e 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 2 );
 800071c:	2002      	movs	r0, #2
 800071e:	f003 f9f1 	bl	8003b04 <HAL_Delay>
	
	//---------------------------------------------------------------------------------
	// режим 4 бит, 2 линии ( для 2004 4 линии ), 0x28 шрифт 5*8 ( либо 0x38 режим 4 бит, 2 линии , шрифт 5*7 )	
	// 4-Bit, 2-Zeilen-Modus (für 2004 4 Zeilen), 0x28 Schriftart 5*8 (oder 0x38 4-Bit, 2-Zeilen-Modus, 5*7 Schriftart)
	LCD_SendByte( 0x38, 0 );	
 8000722:	2100      	movs	r1, #0
 8000724:	2038      	movs	r0, #56	@ 0x38
 8000726:	f7ff ffa7 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 800072a:	2002      	movs	r0, #2
 800072c:	f003 f9ea 	bl	8003b04 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_SendByte( 0x02, 0 );	// возвращаем курсор в 0 позицию - Cursor auf Position 0 zurücksetzen
 8000730:	2100      	movs	r1, #0
 8000732:	2002      	movs	r0, #2
 8000734:	f7ff ffa0 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000738:	2002      	movs	r0, #2
 800073a:	f003 f9e3 	bl	8003b04 <HAL_Delay>
	LCD_SendByte( 0x0C, 0 );	// дисплей активируем без курсора - Anzeige ohne Cursor aktivieren
 800073e:	2100      	movs	r1, #0
 8000740:	200c      	movs	r0, #12
 8000742:	f7ff ff99 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000746:	2002      	movs	r0, #2
 8000748:	f003 f9dc 	bl	8003b04 <HAL_Delay>
	LCD_SendByte( 0x01, 0 );	// очищаем дисплей - Display löschen
 800074c:	2100      	movs	r1, #0
 800074e:	2001      	movs	r0, #1
 8000750:	f7ff ff92 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000754:	2002      	movs	r0, #2
 8000756:	f003 f9d5 	bl	8003b04 <HAL_Delay>
	LCD_SendByte( 0x06, 0 );	// пишем в лево - Wir schreiben nach links
 800075a:	2100      	movs	r1, #0
 800075c:	2006      	movs	r0, #6
 800075e:	f7ff ff8b 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 1 );
 8000762:	2001      	movs	r0, #1
 8000764:	f003 f9ce 	bl	8003b04 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_WriteByte( portLcd |= 0x08 );	// Включаем подсветку - Hintergrundbeleuchtung einschalten 
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <LCD_Init+0xb4>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	f043 0308 	orr.w	r3, r3, #8
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <LCD_Init+0xb4>)
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	4b09      	ldr	r3, [pc, #36]	@ (800079c <LCD_Init+0xb4>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff26 	bl	80005cc <LCD_WriteByte>
	LCD_WriteByte (portLcd &=~ 0x02 );	// устанавливаем в режим записи ( чтобы отправлять данные или команды )
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <LCD_Init+0xb4>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	f023 0302 	bic.w	r3, r3, #2
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4b04      	ldr	r3, [pc, #16]	@ (800079c <LCD_Init+0xb4>)
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	4b03      	ldr	r3, [pc, #12]	@ (800079c <LCD_Init+0xb4>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff ff1a 	bl	80005cc <LCD_WriteByte>
										// auf Schreibmodus einstellen (zum Senden von Daten oder Befehlen)
	//---------------------------------------------------------------------------------	
	
//###############################################################################################
}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}
 800079c:	20000098 	.word	0x20000098

080007a0 <LCD_PrintString>:
	*				 String
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_PrintString( char* str ){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

	#ifndef	FONT_CYRILLIC
		uint8_t i = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	73fb      	strb	r3, [r7, #15]
		
		while( str[i] != 0 ){
 80007ac:	e00a      	b.n	80007c4 <LCD_PrintString+0x24>
			LCD_SendByte( str[i], 1 );
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	4413      	add	r3, r2
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2101      	movs	r1, #1
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ff5d 	bl	8000678 <LCD_SendByte>
			i++;
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	3301      	adds	r3, #1
 80007c2:	73fb      	strb	r3, [r7, #15]
		while( str[i] != 0 ){
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	4413      	add	r3, r2
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d1ee      	bne.n	80007ae <LCD_PrintString+0xe>
			}
			// увеличеваем индекс
			i++;
		}
	#endif
}
 80007d0:	bf00      	nop
 80007d2:	bf00      	nop
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <LCD_Clear>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Clear(void){
 80007da:	b580      	push	{r7, lr}
 80007dc:	af00      	add	r7, sp, #0
	
	LCD_SendByte( 0x01, 0 );
 80007de:	2100      	movs	r1, #0
 80007e0:	2001      	movs	r0, #1
 80007e2:	f7ff ff49 	bl	8000678 <LCD_SendByte>
	HAL_Delay(2);
 80007e6:	2002      	movs	r0, #2
 80007e8:	f003 f98c 	bl	8003b04 <HAL_Delay>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <LCD_SetCursor>:
	*							(1- Parameter Spalte, 2. Zeile, Start mit 0)
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_SetCursor( uint8_t x, uint8_t y ){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	460a      	mov	r2, r1
 80007fa:	71fb      	strb	r3, [r7, #7]
 80007fc:	4613      	mov	r3, r2
 80007fe:	71bb      	strb	r3, [r7, #6]
	
	switch( y ){
 8000800:	79bb      	ldrb	r3, [r7, #6]
 8000802:	2b03      	cmp	r3, #3
 8000804:	d846      	bhi.n	8000894 <LCD_SetCursor+0xa4>
 8000806:	a201      	add	r2, pc, #4	@ (adr r2, 800080c <LCD_SetCursor+0x1c>)
 8000808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800080c:	0800081d 	.word	0x0800081d
 8000810:	08000835 	.word	0x08000835
 8000814:	08000855 	.word	0x08000855
 8000818:	08000875 	.word	0x08000875
		// Для дисплея 2004 нужно 4 кейса для 1602 два кейса
		// Für das 2004er Display benötigen Sie 4 Zeilen, für das 1602er Display benötigen Sie zwei
		case 0:
			LCD_SendByte( x | 0x80, 0 );
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff ff26 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800082c:	2001      	movs	r0, #1
 800082e:	f003 f969 	bl	8003b04 <HAL_Delay>
			break;
 8000832:	e030      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 1:
			LCD_SendByte( ( 0x40 + x ) | 0x80, 0 );
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	3340      	adds	r3, #64	@ 0x40
 8000838:	b2db      	uxtb	r3, r3
 800083a:	b25b      	sxtb	r3, r3
 800083c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000840:	b25b      	sxtb	r3, r3
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ff16 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800084c:	2001      	movs	r0, #1
 800084e:	f003 f959 	bl	8003b04 <HAL_Delay>
			break;
 8000852:	e020      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 2:
			LCD_SendByte( ( 0x14 + x ) | 0x80, 0 );
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	3314      	adds	r3, #20
 8000858:	b2db      	uxtb	r3, r3
 800085a:	b25b      	sxtb	r3, r3
 800085c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000860:	b25b      	sxtb	r3, r3
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff ff06 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800086c:	2001      	movs	r0, #1
 800086e:	f003 f949 	bl	8003b04 <HAL_Delay>
			break;
 8000872:	e010      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 3:
			LCD_SendByte( ( 0x54 + x ) | 0x80, 0 );
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	3354      	adds	r3, #84	@ 0x54
 8000878:	b2db      	uxtb	r3, r3
 800087a:	b25b      	sxtb	r3, r3
 800087c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000880:	b25b      	sxtb	r3, r3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fef6 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800088c:	2001      	movs	r0, #1
 800088e:	f003 f939 	bl	8003b04 <HAL_Delay>
			break;
 8000892:	e000      	b.n	8000896 <LCD_SetCursor+0xa6>
		default:
			break;
 8000894:	bf00      	nop
	}
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop

080008a0 <MP3_calculate_check_sum>:
#define MP3_stack_end 9
uint8_t MP3_stack[MP3_SEND_LENGTH] = { 0x7E, 0xFF, 06, 00, 00, 00, 00, 00, 00,
		0xEF };
uint8_t MP3_receive_stack[MP3_SEND_LENGTH];

uint16_t MP3_calculate_check_sum(uint8_t *buffer) {
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 80008ac:	2301      	movs	r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	e00a      	b.n	80008c8 <MP3_calculate_check_sum+0x28>
		sum += buffer[i];
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	4413      	add	r3, r2
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	461a      	mov	r2, r3
 80008bc:	89fb      	ldrh	r3, [r7, #14]
 80008be:	4413      	add	r3, r2
 80008c0:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	3301      	adds	r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	2b06      	cmp	r3, #6
 80008cc:	ddf1      	ble.n	80008b2 <MP3_calculate_check_sum+0x12>
	}
	return (-sum);
 80008ce:	89fb      	ldrh	r3, [r7, #14]
 80008d0:	425b      	negs	r3, r3
 80008d2:	b29b      	uxth	r3, r3
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <MP3_send_stack>:

void MP3_send_stack() {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	// add the checksum to the message stack
	MP3_stack[MP3_stack_check_sum] = (uint8_t) (MP3_calculate_check_sum(
 80008e4:	480b      	ldr	r0, [pc, #44]	@ (8000914 <MP3_send_stack+0x34>)
 80008e6:	f7ff ffdb 	bl	80008a0 <MP3_calculate_check_sum>
 80008ea:	4603      	mov	r3, r0
 80008ec:	0a1b      	lsrs	r3, r3, #8
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MP3_send_stack+0x34>)
 80008f4:	71da      	strb	r2, [r3, #7]
			MP3_stack) >> 8);
	MP3_stack[MP3_stack_check_sum + 1] = (uint8_t) (MP3_calculate_check_sum(
 80008f6:	4807      	ldr	r0, [pc, #28]	@ (8000914 <MP3_send_stack+0x34>)
 80008f8:	f7ff ffd2 	bl	80008a0 <MP3_calculate_check_sum>
 80008fc:	4603      	mov	r3, r0
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	4b04      	ldr	r3, [pc, #16]	@ (8000914 <MP3_send_stack+0x34>)
 8000902:	721a      	strb	r2, [r3, #8]
			MP3_stack));

	HAL_UART_Transmit(&huart6, MP3_stack, MP3_SEND_LENGTH, 10);
 8000904:	230a      	movs	r3, #10
 8000906:	220a      	movs	r2, #10
 8000908:	4902      	ldr	r1, [pc, #8]	@ (8000914 <MP3_send_stack+0x34>)
 800090a:	4803      	ldr	r0, [pc, #12]	@ (8000918 <MP3_send_stack+0x38>)
 800090c:	f005 fc48 	bl	80061a0 <HAL_UART_Transmit>
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000000 	.word	0x20000000
 8000918:	20008210 	.word	0x20008210

0800091c <MP3_send_command_with_param>:
void MP3_send_command_with_param(uint8_t command, uint16_t parameter,
		uint8_t ack_required) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	71fb      	strb	r3, [r7, #7]
 8000926:	460b      	mov	r3, r1
 8000928:	80bb      	strh	r3, [r7, #4]
 800092a:	4613      	mov	r3, r2
 800092c:	71bb      	strb	r3, [r7, #6]

	MP3_stack[MP3_stack_command] = command;
 800092e:	4a0b      	ldr	r2, [pc, #44]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	70d3      	strb	r3, [r2, #3]
	MP3_stack[MP3_stack_ACK] = ack_required;
 8000934:	4a09      	ldr	r2, [pc, #36]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	7113      	strb	r3, [r2, #4]
	MP3_stack[MP3_stack_parameter_H] = (uint8_t) (parameter >> 8);
 800093a:	88bb      	ldrh	r3, [r7, #4]
 800093c:	0a1b      	lsrs	r3, r3, #8
 800093e:	b29b      	uxth	r3, r3
 8000940:	b2da      	uxtb	r2, r3
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000944:	715a      	strb	r2, [r3, #5]
	MP3_stack[MP3_stack_parameter_L] = (uint8_t) (parameter);
 8000946:	88bb      	ldrh	r3, [r7, #4]
 8000948:	b2da      	uxtb	r2, r3
 800094a:	4b04      	ldr	r3, [pc, #16]	@ (800095c <MP3_send_command_with_param+0x40>)
 800094c:	719a      	strb	r2, [r3, #6]

	MP3_send_stack();
 800094e:	f7ff ffc7 	bl	80008e0 <MP3_send_stack>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000000 	.word	0x20000000

08000960 <MP3_send_command>:
void MP3_send_command(uint8_t command) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
	MP3_stack[MP3_stack_command] = command;
 800096a:	4a04      	ldr	r2, [pc, #16]	@ (800097c <MP3_send_command+0x1c>)
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	70d3      	strb	r3, [r2, #3]
	MP3_send_stack();
 8000970:	f7ff ffb6 	bl	80008e0 <MP3_send_stack>
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000000 	.word	0x20000000

08000980 <MP3_init>:
void MP3_init() {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	MP3_send_command(MP3_COMMAND_RESET);
 8000984:	200c      	movs	r0, #12
 8000986:	f7ff ffeb 	bl	8000960 <MP3_send_command>
	osDelay(2000);
 800098a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800098e:	f006 f90d 	bl	8006bac <osDelay>
	MP3_set_playback_mode(0x00);
 8000992:	2000      	movs	r0, #0
 8000994:	f000 f81d 	bl	80009d2 <MP3_set_playback_mode>
	osDelay(100);
 8000998:	2064      	movs	r0, #100	@ 0x64
 800099a:	f006 f907 	bl	8006bac <osDelay>
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <MP3_set_volume>:
void MP3_set_volume(uint8_t volume) {
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	71fb      	strb	r3, [r7, #7]
	// mp3 max volume is 30 i think
	if (volume > 30) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	2b1e      	cmp	r3, #30
 80009b0:	d901      	bls.n	80009b6 <MP3_set_volume+0x14>
		volume = 30;
 80009b2:	231e      	movs	r3, #30
 80009b4:	71fb      	strb	r3, [r7, #7]
	}
	MP3_send_command_with_param(MP3_COMMAND_SET_VOLUME, volume, 0x00);
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	b29b      	uxth	r3, r3
 80009ba:	2200      	movs	r2, #0
 80009bc:	4619      	mov	r1, r3
 80009be:	2006      	movs	r0, #6
 80009c0:	f7ff ffac 	bl	800091c <MP3_send_command_with_param>
	osDelay(100);
 80009c4:	2064      	movs	r0, #100	@ 0x64
 80009c6:	f006 f8f1 	bl	8006bac <osDelay>
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <MP3_set_playback_mode>:
void MP3_set_playback_mode(uint8_t mode) {
 80009d2:	b580      	push	{r7, lr}
 80009d4:	b082      	sub	sp, #8
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	4603      	mov	r3, r0
 80009da:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x11, 0x01, 0x00);
 80009dc:	2200      	movs	r2, #0
 80009de:	2101      	movs	r1, #1
 80009e0:	2011      	movs	r0, #17
 80009e2:	f7ff ff9b 	bl	800091c <MP3_send_command_with_param>

}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <MP3_play_folder>:
void MP3_play_track(uint8_t number) {
	MP3_send_command_with_param(0x03, number, 0x00);
}
void MP3_play_folder(uint8_t number) {
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	4603      	mov	r3, r0
 80009f6:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x0D, number, 0x00);
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	2200      	movs	r2, #0
 80009fe:	4619      	mov	r1, r3
 8000a00:	200d      	movs	r0, #13
 8000a02:	f7ff ff8b 	bl	800091c <MP3_send_command_with_param>
}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <MP3_play_sound_effect>:
void MP3_play_sound_effect(uint16_t sound_effect_number) {
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b082      	sub	sp, #8
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	4603      	mov	r3, r0
 8000a16:	80fb      	strh	r3, [r7, #6]
	MP3_send_command_with_param(MP3_COMMAND_PLAY_ADVERT, sound_effect_number,
 8000a18:	88fb      	ldrh	r3, [r7, #6]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	2013      	movs	r0, #19
 8000a20:	f7ff ff7c 	bl	800091c <MP3_send_command_with_param>
			0x00);
}
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <KeypadGetKey>:
#include "Matrix_Keypad.h"

// Parameter "text" must point to char array large enough to hold no of
// keys to be pressed simulaneously and terminating '\0', i.e. max 17 chars
uint16_t KeypadGetKey(char * text)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
	uint16_t index = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	83fb      	strh	r3, [r7, #30]
	
	// Scan column 0 (column 0 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a3e:	48af      	ldr	r0, [pc, #700]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000a40:	f003 fb02 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000a4a:	48ac      	ldr	r0, [pc, #688]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000a4c:	f003 fafc 	bl	8004048 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000a50:	2300      	movs	r3, #0
 8000a52:	61bb      	str	r3, [r7, #24]
 8000a54:	e003      	b.n	8000a5e <KeypadGetKey+0x32>
 8000a56:	bf00      	nop
 8000a58:	69bb      	ldr	r3, [r7, #24]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	61bb      	str	r3, [r7, #24]
 8000a5e:	69bb      	ldr	r3, [r7, #24]
 8000a60:	2b40      	cmp	r3, #64	@ 0x40
 8000a62:	d9f8      	bls.n	8000a56 <KeypadGetKey+0x2a>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000a64:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a68:	48a4      	ldr	r0, [pc, #656]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000a6a:	f003 fad5 	bl	8004018 <HAL_GPIO_ReadPin>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d107      	bne.n	8000a84 <KeypadGetKey+0x58>
		text[index++] = '1';
 8000a74:	8bfb      	ldrh	r3, [r7, #30]
 8000a76:	1c5a      	adds	r2, r3, #1
 8000a78:	83fa      	strh	r2, [r7, #30]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4413      	add	r3, r2
 8000a80:	2231      	movs	r2, #49	@ 0x31
 8000a82:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000a84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a88:	489c      	ldr	r0, [pc, #624]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000a8a:	f003 fac5 	bl	8004018 <HAL_GPIO_ReadPin>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d107      	bne.n	8000aa4 <KeypadGetKey+0x78>
		text[index++] = '4';
 8000a94:	8bfb      	ldrh	r3, [r7, #30]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	83fa      	strh	r2, [r7, #30]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2234      	movs	r2, #52	@ 0x34
 8000aa2:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000aa4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000aa8:	4894      	ldr	r0, [pc, #592]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000aaa:	f003 fab5 	bl	8004018 <HAL_GPIO_ReadPin>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d107      	bne.n	8000ac4 <KeypadGetKey+0x98>
		text[index++] = '7';
 8000ab4:	8bfb      	ldrh	r3, [r7, #30]
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	83fa      	strh	r2, [r7, #30]
 8000aba:	461a      	mov	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	2237      	movs	r2, #55	@ 0x37
 8000ac2:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000ac4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ac8:	488c      	ldr	r0, [pc, #560]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000aca:	f003 faa5 	bl	8004018 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d107      	bne.n	8000ae4 <KeypadGetKey+0xb8>
		text[index++] = '*';
 8000ad4:	8bfb      	ldrh	r3, [r7, #30]
 8000ad6:	1c5a      	adds	r2, r3, #1
 8000ad8:	83fa      	strh	r2, [r7, #30]
 8000ada:	461a      	mov	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4413      	add	r3, r2
 8000ae0:	222a      	movs	r2, #42	@ 0x2a
 8000ae2:	701a      	strb	r2, [r3, #0]
		
	// Scan column 1 (column 1 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aea:	4884      	ldr	r0, [pc, #528]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000aec:	f003 faac 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	f44f 41c2 	mov.w	r1, #24832	@ 0x6100
 8000af6:	4881      	ldr	r0, [pc, #516]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000af8:	f003 faa6 	bl	8004048 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
 8000b00:	e003      	b.n	8000b0a <KeypadGetKey+0xde>
 8000b02:	bf00      	nop
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	3301      	adds	r3, #1
 8000b08:	617b      	str	r3, [r7, #20]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	2b40      	cmp	r3, #64	@ 0x40
 8000b0e:	d9f8      	bls.n	8000b02 <KeypadGetKey+0xd6>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000b10:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b14:	4879      	ldr	r0, [pc, #484]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000b16:	f003 fa7f 	bl	8004018 <HAL_GPIO_ReadPin>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d107      	bne.n	8000b30 <KeypadGetKey+0x104>
		text[index++] = '2';
 8000b20:	8bfb      	ldrh	r3, [r7, #30]
 8000b22:	1c5a      	adds	r2, r3, #1
 8000b24:	83fa      	strh	r2, [r7, #30]
 8000b26:	461a      	mov	r2, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	2232      	movs	r2, #50	@ 0x32
 8000b2e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000b30:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b34:	4871      	ldr	r0, [pc, #452]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000b36:	f003 fa6f 	bl	8004018 <HAL_GPIO_ReadPin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d107      	bne.n	8000b50 <KeypadGetKey+0x124>
		text[index++] = '5';
 8000b40:	8bfb      	ldrh	r3, [r7, #30]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	83fa      	strh	r2, [r7, #30]
 8000b46:	461a      	mov	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	2235      	movs	r2, #53	@ 0x35
 8000b4e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000b50:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b54:	4869      	ldr	r0, [pc, #420]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000b56:	f003 fa5f 	bl	8004018 <HAL_GPIO_ReadPin>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d107      	bne.n	8000b70 <KeypadGetKey+0x144>
		text[index++] = '8';
 8000b60:	8bfb      	ldrh	r3, [r7, #30]
 8000b62:	1c5a      	adds	r2, r3, #1
 8000b64:	83fa      	strh	r2, [r7, #30]
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	2238      	movs	r2, #56	@ 0x38
 8000b6e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000b70:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b74:	4861      	ldr	r0, [pc, #388]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000b76:	f003 fa4f 	bl	8004018 <HAL_GPIO_ReadPin>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d107      	bne.n	8000b90 <KeypadGetKey+0x164>
		text[index++] = '0';
 8000b80:	8bfb      	ldrh	r3, [r7, #30]
 8000b82:	1c5a      	adds	r2, r3, #1
 8000b84:	83fa      	strh	r2, [r7, #30]
 8000b86:	461a      	mov	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	2230      	movs	r2, #48	@ 0x30
 8000b8e:	701a      	strb	r2, [r3, #0]
		
	// Scan column 2 (column 2 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL2, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b96:	4859      	ldr	r0, [pc, #356]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000b98:	f003 fa56 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f44f 4121 	mov.w	r1, #41216	@ 0xa100
 8000ba2:	4856      	ldr	r0, [pc, #344]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000ba4:	f003 fa50 	bl	8004048 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	613b      	str	r3, [r7, #16]
 8000bac:	e003      	b.n	8000bb6 <KeypadGetKey+0x18a>
 8000bae:	bf00      	nop
 8000bb0:	693b      	ldr	r3, [r7, #16]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	613b      	str	r3, [r7, #16]
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	2b40      	cmp	r3, #64	@ 0x40
 8000bba:	d9f8      	bls.n	8000bae <KeypadGetKey+0x182>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000bbc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bc0:	484e      	ldr	r0, [pc, #312]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000bc2:	f003 fa29 	bl	8004018 <HAL_GPIO_ReadPin>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d107      	bne.n	8000bdc <KeypadGetKey+0x1b0>
		text[index++] = '3';
 8000bcc:	8bfb      	ldrh	r3, [r7, #30]
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	83fa      	strh	r2, [r7, #30]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	2233      	movs	r2, #51	@ 0x33
 8000bda:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000bdc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000be0:	4846      	ldr	r0, [pc, #280]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000be2:	f003 fa19 	bl	8004018 <HAL_GPIO_ReadPin>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d107      	bne.n	8000bfc <KeypadGetKey+0x1d0>
		text[index++] = '6';
 8000bec:	8bfb      	ldrh	r3, [r7, #30]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	83fa      	strh	r2, [r7, #30]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	2236      	movs	r2, #54	@ 0x36
 8000bfa:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000bfc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c00:	483e      	ldr	r0, [pc, #248]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000c02:	f003 fa09 	bl	8004018 <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d107      	bne.n	8000c1c <KeypadGetKey+0x1f0>
		text[index++] = '9';
 8000c0c:	8bfb      	ldrh	r3, [r7, #30]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	83fa      	strh	r2, [r7, #30]
 8000c12:	461a      	mov	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4413      	add	r3, r2
 8000c18:	2239      	movs	r2, #57	@ 0x39
 8000c1a:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000c1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c20:	4836      	ldr	r0, [pc, #216]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000c22:	f003 f9f9 	bl	8004018 <HAL_GPIO_ReadPin>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d107      	bne.n	8000c3c <KeypadGetKey+0x210>
		text[index++] = '#';
 8000c2c:	8bfb      	ldrh	r3, [r7, #30]
 8000c2e:	1c5a      	adds	r2, r3, #1
 8000c30:	83fa      	strh	r2, [r7, #30]
 8000c32:	461a      	mov	r2, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4413      	add	r3, r2
 8000c38:	2223      	movs	r2, #35	@ 0x23
 8000c3a:	701a      	strb	r2, [r3, #0]
		
	// Scan column 3 (column 3 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL3, GPIO_PIN_RESET);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c42:	482e      	ldr	r0, [pc, #184]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000c44:	f003 fa00 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2, GPIO_PIN_SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 4141 	mov.w	r1, #49408	@ 0xc100
 8000c4e:	482b      	ldr	r0, [pc, #172]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000c50:	f003 f9fa 	bl	8004048 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	e003      	b.n	8000c62 <KeypadGetKey+0x236>
 8000c5a:	bf00      	nop
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b40      	cmp	r3, #64	@ 0x40
 8000c66:	d9f8      	bls.n	8000c5a <KeypadGetKey+0x22e>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000c68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c6c:	4823      	ldr	r0, [pc, #140]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000c6e:	f003 f9d3 	bl	8004018 <HAL_GPIO_ReadPin>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d107      	bne.n	8000c88 <KeypadGetKey+0x25c>
		text[index++] = 'A';
 8000c78:	8bfb      	ldrh	r3, [r7, #30]
 8000c7a:	1c5a      	adds	r2, r3, #1
 8000c7c:	83fa      	strh	r2, [r7, #30]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4413      	add	r3, r2
 8000c84:	2241      	movs	r2, #65	@ 0x41
 8000c86:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000c88:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c8c:	481b      	ldr	r0, [pc, #108]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000c8e:	f003 f9c3 	bl	8004018 <HAL_GPIO_ReadPin>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d107      	bne.n	8000ca8 <KeypadGetKey+0x27c>
		text[index++] = 'B';
 8000c98:	8bfb      	ldrh	r3, [r7, #30]
 8000c9a:	1c5a      	adds	r2, r3, #1
 8000c9c:	83fa      	strh	r2, [r7, #30]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	2242      	movs	r2, #66	@ 0x42
 8000ca6:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000ca8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cac:	4813      	ldr	r0, [pc, #76]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000cae:	f003 f9b3 	bl	8004018 <HAL_GPIO_ReadPin>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d107      	bne.n	8000cc8 <KeypadGetKey+0x29c>
		text[index++] = 'C';
 8000cb8:	8bfb      	ldrh	r3, [r7, #30]
 8000cba:	1c5a      	adds	r2, r3, #1
 8000cbc:	83fa      	strh	r2, [r7, #30]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	2243      	movs	r2, #67	@ 0x43
 8000cc6:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000cc8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ccc:	480b      	ldr	r0, [pc, #44]	@ (8000cfc <KeypadGetKey+0x2d0>)
 8000cce:	f003 f9a3 	bl	8004018 <HAL_GPIO_ReadPin>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d107      	bne.n	8000ce8 <KeypadGetKey+0x2bc>
		text[index++] = 'D';
 8000cd8:	8bfb      	ldrh	r3, [r7, #30]
 8000cda:	1c5a      	adds	r2, r3, #1
 8000cdc:	83fa      	strh	r2, [r7, #30]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	2244      	movs	r2, #68	@ 0x44
 8000ce6:	701a      	strb	r2, [r3, #0]
	
	text[index] = 0;
 8000ce8:	8bfb      	ldrh	r3, [r7, #30]
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	2200      	movs	r2, #0
 8000cf0:	701a      	strb	r2, [r3, #0]
	return index;
 8000cf2:	8bfb      	ldrh	r3, [r7, #30]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3720      	adds	r7, #32
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40020c00 	.word	0x40020c00

08000d00 <RA8876_write>:


enum RA8876_dispMode _text_mode = GRAPHMODE;
uint8_t _symbol = 0;
uint16_t _color = 0;
void RA8876_write(uint8_t write_command, uint8_t data) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	460a      	mov	r2, r1
 8000d0a:	71fb      	strb	r3, [r7, #7]
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2] = { write_command, data };
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	733b      	strb	r3, [r7, #12]
 8000d14:	79bb      	ldrb	r3, [r7, #6]
 8000d16:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000d18:	f107 010c 	add.w	r1, r7, #12
 8000d1c:	230a      	movs	r3, #10
 8000d1e:	2202      	movs	r2, #2
 8000d20:	4803      	ldr	r0, [pc, #12]	@ (8000d30 <RA8876_write+0x30>)
 8000d22:	f004 fbb6 	bl	8005492 <HAL_SPI_Transmit>
}
 8000d26:	bf00      	nop
 8000d28:	3710      	adds	r7, #16
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	2000816c 	.word	0x2000816c

08000d34 <RA8876_SDRAM_init>:

void RA8876_SDRAM_init() {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
	// i have W9812G6KH-6 RAM
	// 16Bit 4 Banks 2M Words so

	// attribute reg 0 0 1 01 001 -> 0x29
	// row is A0-A11 and col A0-A8
	RA8876_write_register(0xE0, 0x29);
 8000d3a:	2129      	movs	r1, #41	@ 0x29
 8000d3c:	20e0      	movs	r0, #224	@ 0xe0
 8000d3e:	f000 f969 	bl	8001014 <RA8876_write_register>

	//mode and extended mode reg 000 00 011
	// only CAS latency is 3 rest is for mobile sdram (not what i have)
	RA8876_write_register(0xE1, 0x03);
 8000d42:	2103      	movs	r1, #3
 8000d44:	20e1      	movs	r0, #225	@ 0xe1
 8000d46:	f000 f965 	bl	8001014 <RA8876_write_register>

	// auto refresh interval reg 0 and 1 E2 is low-byte send first
	// dram frequency will be same as core clock
	uint16_t tref = 64; // ms
 8000d4a:	2340      	movs	r3, #64	@ 0x40
 8000d4c:	80fb      	strh	r3, [r7, #6]
	uint16_t row_size = 4096; // 12 Bit
 8000d4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d52:	80bb      	strh	r3, [r7, #4]
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000d54:	88fb      	ldrh	r3, [r7, #6]
 8000d56:	4a11      	ldr	r2, [pc, #68]	@ (8000d9c <RA8876_SDRAM_init+0x68>)
 8000d58:	fb03 f202 	mul.w	r2, r3, r2
			/ (row_size); // the Mega and the milli give us 1000
 8000d5c:	88bb      	ldrh	r3, [r7, #4]
 8000d5e:	fb92 f3f3 	sdiv	r3, r2, r3
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000d62:	807b      	strh	r3, [r7, #2]
	auto_refresh_frequency = 1000 - 2; // saw in other lib
 8000d64:	f240 33e6 	movw	r3, #998	@ 0x3e6
 8000d68:	807b      	strh	r3, [r7, #2]

	uint8_t low_byte = (uint8_t) (auto_refresh_frequency & 0x00FF);
 8000d6a:	887b      	ldrh	r3, [r7, #2]
 8000d6c:	707b      	strb	r3, [r7, #1]
	uint8_t high_byte = (uint8_t) (auto_refresh_frequency >> 8);
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	0a1b      	lsrs	r3, r3, #8
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	703b      	strb	r3, [r7, #0]
	RA8876_write_register(0xE2, low_byte);
 8000d76:	787b      	ldrb	r3, [r7, #1]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	20e2      	movs	r0, #226	@ 0xe2
 8000d7c:	f000 f94a 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xE3, high_byte);
 8000d80:	783b      	ldrb	r3, [r7, #0]
 8000d82:	4619      	mov	r1, r3
 8000d84:	20e3      	movs	r0, #227	@ 0xe3
 8000d86:	f000 f945 	bl	8001014 <RA8876_write_register>
	
	// control register
	// 16bit  and 0x01 just starts initialisation
	RA8876_write_register(0xE4, 0x01);
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	20e4      	movs	r0, #228	@ 0xe4
 8000d8e:	f000 f941 	bl	8001014 <RA8876_write_register>

}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	000186a0 	.word	0x000186a0

08000da0 <RA8876_display_init>:

void RA8876_display_init() {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af00      	add	r7, sp, #0
	// setup the display, tell it width and height

	// 0x01 chip configuration register
	// we need to switch Bit 4 so we select 16Bit
	// 0 0 0 10 0 0 1 = 0x11
	RA8876_write_register(0x01, 0x11);
 8000da6:	2111      	movs	r1, #17
 8000da8:	2001      	movs	r0, #1
 8000daa:	f000 f933 	bl	8001014 <RA8876_write_register>

	// 0x02 memory access control register
	// 01 00 0 00 0 -> 0x40
	RA8876_write_register(0x02, 0x40);
 8000dae:	2140      	movs	r1, #64	@ 0x40
 8000db0:	2002      	movs	r0, #2
 8000db2:	f000 f92f 	bl	8001014 <RA8876_write_register>

	// 0x03 input control register
	RA8876_write_register(0x03, 0x00);
 8000db6:	2100      	movs	r1, #0
 8000db8:	2003      	movs	r0, #3
 8000dba:	f000 f92b 	bl	8001014 <RA8876_write_register>

	// main window control register
	// 0 0 0 0 01 0 0 -> 0x08 or 0x0C
	// 24 bit colors, i think the display can do even more ~ 16mio
	// will do 16 instead
	RA8876_write_register(0x10, 0x04);
 8000dbe:	2104      	movs	r1, #4
 8000dc0:	2010      	movs	r0, #16
 8000dc2:	f000 f927 	bl	8001014 <RA8876_write_register>

	// ignoring 0x11 because thats the pip stuff
	RA8876_write_register(0x11, 0x00);
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	2011      	movs	r0, #17
 8000dca:	f000 f923 	bl	8001014 <RA8876_write_register>

	// display configuration register
	// 1	 0 0 0 1 00 -> 0x80 use 0x60 to test colorbar
	RA8876_write_register(0x12, 0x80);
 8000dce:	2180      	movs	r1, #128	@ 0x80
 8000dd0:	2012      	movs	r0, #18
 8000dd2:	f000 f91f 	bl	8001014 <RA8876_write_register>

	// 0x13 panel scan clock and data settings register
	RA8876_write_register(0x13, 0xC0);
 8000dd6:	21c0      	movs	r1, #192	@ 0xc0
 8000dd8:	2013      	movs	r0, #19
 8000dda:	f000 f91b 	bl	8001014 <RA8876_write_register>

	//horizontal display width in unit of 8 pixels
	uint8_t width = (RA8876_WIDTH / 8) - 1;
 8000dde:	237f      	movs	r3, #127	@ 0x7f
 8000de0:	77fb      	strb	r3, [r7, #31]
	RA8876_write_register(0x14, width);
 8000de2:	7ffb      	ldrb	r3, [r7, #31]
 8000de4:	4619      	mov	r1, r3
 8000de6:	2014      	movs	r0, #20
 8000de8:	f000 f914 	bl	8001014 <RA8876_write_register>

	//0x15 horizontal width fine tune register leave
	RA8876_write_register(0x15, width % 8);
 8000dec:	7ffb      	ldrb	r3, [r7, #31]
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	4619      	mov	r1, r3
 8000df6:	2015      	movs	r0, #21
 8000df8:	f000 f90c 	bl	8001014 <RA8876_write_register>

	// 0x16 horizontal non display period register leave
	uint8_t HND = 144;
 8000dfc:	2390      	movs	r3, #144	@ 0x90
 8000dfe:	77bb      	strb	r3, [r7, #30]
	uint8_t hsync_non_display = (HND / 8) - 1;
 8000e00:	7fbb      	ldrb	r3, [r7, #30]
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	3b01      	subs	r3, #1
 8000e08:	777b      	strb	r3, [r7, #29]
	RA8876_write_register(0x16, hsync_non_display);
 8000e0a:	7f7b      	ldrb	r3, [r7, #29]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	2016      	movs	r0, #22
 8000e10:	f000 f900 	bl	8001014 <RA8876_write_register>
	// 0x17 horizontal non display fine tune leave
	RA8876_write_register(0x17, HND % 8);
 8000e14:	7fbb      	ldrb	r3, [r7, #30]
 8000e16:	f003 0307 	and.w	r3, r3, #7
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	2017      	movs	r0, #23
 8000e20:	f000 f8f8 	bl	8001014 <RA8876_write_register>

	// 0x18 HSYNC Start position
	uint8_t HST = 160;
 8000e24:	23a0      	movs	r3, #160	@ 0xa0
 8000e26:	773b      	strb	r3, [r7, #28]
	uint8_t hsync_start_position = (HST / 8) - 1;
 8000e28:	7f3b      	ldrb	r3, [r7, #28]
 8000e2a:	08db      	lsrs	r3, r3, #3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	76fb      	strb	r3, [r7, #27]
	RA8876_write_register(0x18, hsync_start_position);
 8000e32:	7efb      	ldrb	r3, [r7, #27]
 8000e34:	4619      	mov	r1, r3
 8000e36:	2018      	movs	r0, #24
 8000e38:	f000 f8ec 	bl	8001014 <RA8876_write_register>

	// 0x19 HSYNC pulse width register
	uint8_t HPW = 20;
 8000e3c:	2314      	movs	r3, #20
 8000e3e:	76bb      	strb	r3, [r7, #26]
	uint8_t hsync_pulse_width = (HPW / 8) - 1;
 8000e40:	7ebb      	ldrb	r3, [r7, #26]
 8000e42:	08db      	lsrs	r3, r3, #3
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	3b01      	subs	r3, #1
 8000e48:	767b      	strb	r3, [r7, #25]
	RA8876_write_register(0x19, hsync_pulse_width);
 8000e4a:	7e7b      	ldrb	r3, [r7, #25]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	2019      	movs	r0, #25
 8000e50:	f000 f8e0 	bl	8001014 <RA8876_write_register>

	// vertical display height register 1 and 2
	// watch out 0x1B are only 2 bits
	uint16_t height = RA8876_HEIGHT - 1;
 8000e54:	f240 2357 	movw	r3, #599	@ 0x257
 8000e58:	82fb      	strh	r3, [r7, #22]
	uint8_t low_byte = (uint8_t) (height & 0x00FF);
 8000e5a:	8afb      	ldrh	r3, [r7, #22]
 8000e5c:	757b      	strb	r3, [r7, #21]
	uint8_t high_byte = (uint8_t) (height >> 8);
 8000e5e:	8afb      	ldrh	r3, [r7, #22]
 8000e60:	0a1b      	lsrs	r3, r3, #8
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x1A, low_byte);
 8000e66:	7d7b      	ldrb	r3, [r7, #21]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	201a      	movs	r0, #26
 8000e6c:	f000 f8d2 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x1B, high_byte);
 8000e70:	7d3b      	ldrb	r3, [r7, #20]
 8000e72:	4619      	mov	r1, r3
 8000e74:	201b      	movs	r0, #27
 8000e76:	f000 f8cd 	bl	8001014 <RA8876_write_register>

	// 0x1C vertical non-display period 0 register leave
	uint8_t VND = 20;
 8000e7a:	2314      	movs	r3, #20
 8000e7c:	74fb      	strb	r3, [r7, #19]
	uint8_t VSYNC_non_display = VND - 1;
 8000e7e:	7cfb      	ldrb	r3, [r7, #19]
 8000e80:	3b01      	subs	r3, #1
 8000e82:	74bb      	strb	r3, [r7, #18]
	RA8876_write_register(0x1C, VSYNC_non_display);
 8000e84:	7cbb      	ldrb	r3, [r7, #18]
 8000e86:	4619      	mov	r1, r3
 8000e88:	201c      	movs	r0, #28
 8000e8a:	f000 f8c3 	bl	8001014 <RA8876_write_register>
	// 0x1D vertical non-display period 1 register leave
	RA8876_write_register(0x1D, VSYNC_non_display >> 8);
 8000e8e:	7cbb      	ldrb	r3, [r7, #18]
 8000e90:	121b      	asrs	r3, r3, #8
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	4619      	mov	r1, r3
 8000e96:	201d      	movs	r0, #29
 8000e98:	f000 f8bc 	bl	8001014 <RA8876_write_register>


	// 0x1E vertical VSYNC start position register leave
	uint8_t VST = 12;
 8000e9c:	230c      	movs	r3, #12
 8000e9e:	747b      	strb	r3, [r7, #17]
	uint8_t VSYNC_start_position = VST - 1;
 8000ea0:	7c7b      	ldrb	r3, [r7, #17]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	743b      	strb	r3, [r7, #16]
	RA8876_write_register(0x1E, VSYNC_start_position);
 8000ea6:	7c3b      	ldrb	r3, [r7, #16]
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	201e      	movs	r0, #30
 8000eac:	f000 f8b2 	bl	8001014 <RA8876_write_register>

	// 0x1F vertical pulse width register leave
	uint8_t VPW = 3;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	73fb      	strb	r3, [r7, #15]
	uint8_t VSYNC_pulse_width = VPW - 1;
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x1F, VSYNC_pulse_width);
 8000eba:	7bbb      	ldrb	r3, [r7, #14]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	201f      	movs	r0, #31
 8000ec0:	f000 f8a8 	bl	8001014 <RA8876_write_register>

	// next up is the canvas configuration
	// 0x50 - 0x53 canvas start address 0 and 1
	RA8876_write_register(0x50, 0x00);
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	2050      	movs	r0, #80	@ 0x50
 8000ec8:	f000 f8a4 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x51, 0x00);
 8000ecc:	2100      	movs	r1, #0
 8000ece:	2051      	movs	r0, #81	@ 0x51
 8000ed0:	f000 f8a0 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x52, 0x00);
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	2052      	movs	r0, #82	@ 0x52
 8000ed8:	f000 f89c 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x53, 0x00);
 8000edc:	2100      	movs	r1, #0
 8000ede:	2053      	movs	r0, #83	@ 0x53
 8000ee0:	f000 f898 	bl	8001014 <RA8876_write_register>
	// i'll leave this at 0 (seems fine)

	// 0x54 canvas image width 0 and 1
	// it is in 4pixel resolutions? in 11 bits
	uint16_t canvas_width = RA8876_WIDTH;
 8000ee4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ee8:	81bb      	strh	r3, [r7, #12]

	// this vodoo was the problem
	uint8_t lower_six = (uint8_t) ((canvas_width & 0b0000000000111111) << 2);
 8000eea:	89bb      	ldrh	r3, [r7, #12]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	72fb      	strb	r3, [r7, #11]
	uint8_t higher_five = (uint8_t) ((canvas_width & 0b0000011111000000) >> 6);
 8000ef2:	89bb      	ldrh	r3, [r7, #12]
 8000ef4:	119b      	asrs	r3, r3, #6
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	f003 031f 	and.w	r3, r3, #31
 8000efc:	72bb      	strb	r3, [r7, #10]

	low_byte = (uint8_t) (canvas_width & 0x00FF);
 8000efe:	89bb      	ldrh	r3, [r7, #12]
 8000f00:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (canvas_width >> 8);
 8000f02:	89bb      	ldrh	r3, [r7, #12]
 8000f04:	0a1b      	lsrs	r3, r3, #8
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x54, low_byte);
 8000f0a:	7d7b      	ldrb	r3, [r7, #21]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	2054      	movs	r0, #84	@ 0x54
 8000f10:	f000 f880 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x55, high_byte);
 8000f14:	7d3b      	ldrb	r3, [r7, #20]
 8000f16:	4619      	mov	r1, r3
 8000f18:	2055      	movs	r0, #85	@ 0x55
 8000f1a:	f000 f87b 	bl	8001014 <RA8876_write_register>

	// 0x56 0x57 active window upper left corner x leave as 0
	// 0x58 0x59 active window upper left corner y leave as 0

	// 0x5A 0x5B active window width 0 1
	uint16_t window_width = RA8876_WIDTH;
 8000f1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f22:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000f24:	893b      	ldrh	r3, [r7, #8]
 8000f26:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000f28:	893b      	ldrh	r3, [r7, #8]
 8000f2a:	0a1b      	lsrs	r3, r3, #8
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5A, low_byte);
 8000f30:	7d7b      	ldrb	r3, [r7, #21]
 8000f32:	4619      	mov	r1, r3
 8000f34:	205a      	movs	r0, #90	@ 0x5a
 8000f36:	f000 f86d 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x5B, high_byte);
 8000f3a:	7d3b      	ldrb	r3, [r7, #20]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	205b      	movs	r0, #91	@ 0x5b
 8000f40:	f000 f868 	bl	8001014 <RA8876_write_register>

	// 0x5C 0x5D active window height 0 1
	uint16_t window_height = RA8876_HEIGHT;
 8000f44:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000f48:	80fb      	strh	r3, [r7, #6]
	low_byte = (uint8_t) (window_height & 0x00FF);
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_height >> 8);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	0a1b      	lsrs	r3, r3, #8
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5C, low_byte);
 8000f56:	7d7b      	ldrb	r3, [r7, #21]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	205c      	movs	r0, #92	@ 0x5c
 8000f5c:	f000 f85a 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x5D, high_byte);
 8000f60:	7d3b      	ldrb	r3, [r7, #20]
 8000f62:	4619      	mov	r1, r3
 8000f64:	205d      	movs	r0, #93	@ 0x5d
 8000f66:	f000 f855 	bl	8001014 <RA8876_write_register>

	// color depth of canvas AND active window
	// 0000 0 0 01 -> 16 Bit
	RA8876_write_register(0x5E, 0x01);
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	205e      	movs	r0, #94	@ 0x5e
 8000f6e:	f000 f851 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x10, 0x04);
 8000f72:	2104      	movs	r1, #4
 8000f74:	2010      	movs	r0, #16
 8000f76:	f000 f84d 	bl	8001014 <RA8876_write_register>


	// 0x20 - 0x23 main image start address we leave at 0 for now
	RA8876_write_register(0x20, 0x00);
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	2020      	movs	r0, #32
 8000f7e:	f000 f849 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x21, 0x00);
 8000f82:	2100      	movs	r1, #0
 8000f84:	2021      	movs	r0, #33	@ 0x21
 8000f86:	f000 f845 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x22, 0x00);
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	2022      	movs	r0, #34	@ 0x22
 8000f8e:	f000 f841 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x23, 0x00);
 8000f92:	2100      	movs	r1, #0
 8000f94:	2023      	movs	r0, #35	@ 0x23
 8000f96:	f000 f83d 	bl	8001014 <RA8876_write_register>

	//0x24 main image width 0 and 1
	window_width = RA8876_WIDTH;
 8000f9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f9e:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000fa0:	893b      	ldrh	r3, [r7, #8]
 8000fa2:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000fa4:	893b      	ldrh	r3, [r7, #8]
 8000fa6:	0a1b      	lsrs	r3, r3, #8
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x24, low_byte);
 8000fac:	7d7b      	ldrb	r3, [r7, #21]
 8000fae:	4619      	mov	r1, r3
 8000fb0:	2024      	movs	r0, #36	@ 0x24
 8000fb2:	f000 f82f 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x25, high_byte);
 8000fb6:	7d3b      	ldrb	r3, [r7, #20]
 8000fb8:	4619      	mov	r1, r3
 8000fba:	2025      	movs	r0, #37	@ 0x25
 8000fbc:	f000 f82a 	bl	8001014 <RA8876_write_register>
}
 8000fc0:	bf00      	nop
 8000fc2:	3720      	adds	r7, #32
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <RA8876_PLL_init>:

void RA8876_PLL_init() {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	// copied for the most part from a library from gfcwfzkm
	// but i needed to use different divisors
	// core pll clock speed -> want
	RA8876_write_register(RA8876_PPLLC1, 0x06);
 8000fcc:	2106      	movs	r1, #6
 8000fce:	2005      	movs	r0, #5
 8000fd0:	f000 f820 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_PPLLC2,
 8000fd4:	2127      	movs	r1, #39	@ 0x27
 8000fd6:	2006      	movs	r0, #6
 8000fd8:	f000 f81c 	bl	8001014 <RA8876_write_register>
			(RA8876_SCAN_FREQ * 8 / RA8876_OSC_FREQ) - 1);
	// dram frequency
	RA8876_write_register(RA8876_MPLLC1, 0x04);
 8000fdc:	2104      	movs	r1, #4
 8000fde:	2007      	movs	r0, #7
 8000fe0:	f000 f818 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_MPLLC2,
 8000fe4:	2127      	movs	r1, #39	@ 0x27
 8000fe6:	2008      	movs	r0, #8
 8000fe8:	f000 f814 	bl	8001014 <RA8876_write_register>
			(RA8876_DRAM_FREQ * 4 / RA8876_OSC_FREQ) - 1);

	// SPLL
	RA8876_write_register(RA8876_SPLLC1, RA8876_SPLLC1_DIVK_1);
 8000fec:	2104      	movs	r1, #4
 8000fee:	2009      	movs	r0, #9
 8000ff0:	f000 f810 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_SPLLC2,
 8000ff4:	2127      	movs	r1, #39	@ 0x27
 8000ff6:	200a      	movs	r0, #10
 8000ff8:	f000 f80c 	bl	8001014 <RA8876_write_register>
			(RA8876_CORE_FREQUENCY * 4 / RA8876_OSC_FREQ) - 1);

	HAL_Delay(2);
 8000ffc:	2002      	movs	r0, #2
 8000ffe:	f002 fd81 	bl	8003b04 <HAL_Delay>
	RA8876_write_register(RA8876_CCR, 0x80);
 8001002:	2180      	movs	r1, #128	@ 0x80
 8001004:	2001      	movs	r0, #1
 8001006:	f000 f805 	bl	8001014 <RA8876_write_register>
	HAL_Delay(5);
 800100a:	2005      	movs	r0, #5
 800100c:	f002 fd7a 	bl	8003b04 <HAL_Delay>

}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}

08001014 <RA8876_write_register>:

void RA8876_write_register(uint8_t register_address, uint8_t data) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	460a      	mov	r2, r1
 800101e:	71fb      	strb	r3, [r7, #7]
 8001020:	4613      	mov	r3, r2
 8001022:	71bb      	strb	r3, [r7, #6]
	// write data to a register
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2140      	movs	r1, #64	@ 0x40
 8001028:	480a      	ldr	r0, [pc, #40]	@ (8001054 <RA8876_write_register+0x40>)
 800102a:	f003 f80d 	bl	8004048 <HAL_GPIO_WritePin>
	RA8876_write(RA8876_COMMAND_WRITE, register_address);
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4619      	mov	r1, r3
 8001032:	2000      	movs	r0, #0
 8001034:	f7ff fe64 	bl	8000d00 <RA8876_write>
	RA8876_write(RA8876_DATA_WRITE, data);
 8001038:	79bb      	ldrb	r3, [r7, #6]
 800103a:	4619      	mov	r1, r3
 800103c:	2080      	movs	r0, #128	@ 0x80
 800103e:	f7ff fe5f 	bl	8000d00 <RA8876_write>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8001042:	2201      	movs	r2, #1
 8001044:	2140      	movs	r1, #64	@ 0x40
 8001046:	4803      	ldr	r0, [pc, #12]	@ (8001054 <RA8876_write_register+0x40>)
 8001048:	f002 fffe 	bl	8004048 <HAL_GPIO_WritePin>
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40021000 	.word	0x40021000

08001058 <RA8876_read_register>:
	HAL_SPI_Receive(&hspi5, &status, 1, 10);
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
	return (status);
}

uint8_t RA8876_read_register(uint8_t register_address) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b088      	sub	sp, #32
 800105c:	af02      	add	r7, sp, #8
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2] = { 0, 0 };
 8001062:	2300      	movs	r3, #0
 8001064:	823b      	strh	r3, [r7, #16]

	uint8_t buf[2] = { RA8876_COMMAND_WRITE, register_address };
 8001066:	2300      	movs	r3, #0
 8001068:	733b      	strb	r3, [r7, #12]
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800106e:	2200      	movs	r2, #0
 8001070:	2140      	movs	r1, #64	@ 0x40
 8001072:	4817      	ldr	r0, [pc, #92]	@ (80010d0 <RA8876_read_register+0x78>)
 8001074:	f002 ffe8 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8001078:	f107 010c 	add.w	r1, r7, #12
 800107c:	230a      	movs	r3, #10
 800107e:	2202      	movs	r2, #2
 8001080:	4814      	ldr	r0, [pc, #80]	@ (80010d4 <RA8876_read_register+0x7c>)
 8001082:	f004 fa06 	bl	8005492 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8001086:	2201      	movs	r2, #1
 8001088:	2140      	movs	r1, #64	@ 0x40
 800108a:	4811      	ldr	r0, [pc, #68]	@ (80010d0 <RA8876_read_register+0x78>)
 800108c:	f002 ffdc 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001090:	2001      	movs	r0, #1
 8001092:	f002 fd37 	bl	8003b04 <HAL_Delay>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	2140      	movs	r1, #64	@ 0x40
 800109a:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <RA8876_read_register+0x78>)
 800109c:	f002 ffd4 	bl	8004048 <HAL_GPIO_WritePin>
	tx_buf[0] = 0xC0;
 80010a0:	23c0      	movs	r3, #192	@ 0xc0
 80010a2:	753b      	strb	r3, [r7, #20]
	tx_buf[1] = 0x00;
 80010a4:	2300      	movs	r3, #0
 80010a6:	757b      	strb	r3, [r7, #21]

	HAL_SPI_TransmitReceive(&hspi5, tx_buf, rx_buf, 2, 10);
 80010a8:	f107 0210 	add.w	r2, r7, #16
 80010ac:	f107 0114 	add.w	r1, r7, #20
 80010b0:	230a      	movs	r3, #10
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2302      	movs	r3, #2
 80010b6:	4807      	ldr	r0, [pc, #28]	@ (80010d4 <RA8876_read_register+0x7c>)
 80010b8:	f004 fb2f 	bl	800571a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 80010bc:	2201      	movs	r2, #1
 80010be:	2140      	movs	r1, #64	@ 0x40
 80010c0:	4803      	ldr	r0, [pc, #12]	@ (80010d0 <RA8876_read_register+0x78>)
 80010c2:	f002 ffc1 	bl	8004048 <HAL_GPIO_WritePin>

	return rx_buf[1];
 80010c6:	7c7b      	ldrb	r3, [r7, #17]
}		
 80010c8:	4618      	mov	r0, r3
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40021000 	.word	0x40021000
 80010d4:	2000816c 	.word	0x2000816c

080010d8 <RA8876_set_mode>:

void RA8876_set_mode(enum RA8876_dispMode text_mode) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	// Activate Text Mode
	uint8_t reg_temp;
	reg_temp = RA8876_read_register(RA8876_ICR);
 80010e2:	2003      	movs	r0, #3
 80010e4:	f7ff ffb8 	bl	8001058 <RA8876_read_register>
 80010e8:	4603      	mov	r3, r0
 80010ea:	73fb      	strb	r3, [r7, #15]
	if (text_mode) {
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d004      	beq.n	80010fc <RA8876_set_mode+0x24>
		reg_temp |= RA8876_ICR_TEXT_MODE_EN;
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	f043 0304 	orr.w	r3, r3, #4
 80010f8:	73fb      	strb	r3, [r7, #15]
 80010fa:	e003      	b.n	8001104 <RA8876_set_mode+0x2c>
	} else {
		reg_temp &= ~RA8876_ICR_TEXT_MODE_EN;
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
 80010fe:	f023 0304 	bic.w	r3, r3, #4
 8001102:	73fb      	strb	r3, [r7, #15]
	}

	RA8876_write_register(RA8876_ICR, reg_temp);
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	4619      	mov	r1, r3
 8001108:	2003      	movs	r0, #3
 800110a:	f7ff ff83 	bl	8001014 <RA8876_write_register>
	_text_mode = text_mode;
 800110e:	4a03      	ldr	r2, [pc, #12]	@ (800111c <RA8876_set_mode+0x44>)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	7013      	strb	r3, [r2, #0]
}
 8001114:	bf00      	nop
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	20000099 	.word	0x20000099

08001120 <RA8876_display_on>:


void RA8876_display_on() {
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
	uint8_t content = RA8876_read_register(0x12);
 8001126:	2012      	movs	r0, #18
 8001128:	f7ff ff96 	bl	8001058 <RA8876_read_register>
 800112c:	4603      	mov	r3, r0
 800112e:	71fb      	strb	r3, [r7, #7]
	content |= 0x40;
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001136:	71fb      	strb	r3, [r7, #7]
	RA8876_write_register(0x12, content);
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	4619      	mov	r1, r3
 800113c:	2012      	movs	r0, #18
 800113e:	f7ff ff69 	bl	8001014 <RA8876_write_register>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <RA8876_set_point_1_and_2>:
void RA8876_color_bar_test_off() {
	RA8876_display_on();
}

void RA8876_set_point_1_and_2(uint16_t x_start, uint16_t y_start,
		uint16_t x_end, uint16_t y_end) {
 800114a:	b590      	push	{r4, r7, lr}
 800114c:	b085      	sub	sp, #20
 800114e:	af00      	add	r7, sp, #0
 8001150:	4604      	mov	r4, r0
 8001152:	4608      	mov	r0, r1
 8001154:	4611      	mov	r1, r2
 8001156:	461a      	mov	r2, r3
 8001158:	4623      	mov	r3, r4
 800115a:	80fb      	strh	r3, [r7, #6]
 800115c:	4603      	mov	r3, r0
 800115e:	80bb      	strh	r3, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	807b      	strh	r3, [r7, #2]
 8001164:	4613      	mov	r3, r2
 8001166:	803b      	strh	r3, [r7, #0]
	// set the points of Line Square Triangle
	// for triangle you also need to set point 3
	// 12 Bit in total
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	0a1b      	lsrs	r3, r3, #8
 8001170:	b29b      	uxth	r3, r3
 8001172:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHSR0, low_byte);
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	4619      	mov	r1, r3
 8001178:	2068      	movs	r0, #104	@ 0x68
 800117a:	f7ff ff4b 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHSR1, high_byte);
 800117e:	7bbb      	ldrb	r3, [r7, #14]
 8001180:	4619      	mov	r1, r3
 8001182:	2069      	movs	r0, #105	@ 0x69
 8001184:	f7ff ff46 	bl	8001014 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8001188:	88bb      	ldrh	r3, [r7, #4]
 800118a:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 800118c:	88bb      	ldrh	r3, [r7, #4]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b29b      	uxth	r3, r3
 8001192:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVSR0, low_byte);
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	4619      	mov	r1, r3
 8001198:	206a      	movs	r0, #106	@ 0x6a
 800119a:	f7ff ff3b 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVSR1, high_byte);
 800119e:	7bbb      	ldrb	r3, [r7, #14]
 80011a0:	4619      	mov	r1, r3
 80011a2:	206b      	movs	r0, #107	@ 0x6b
 80011a4:	f7ff ff36 	bl	8001014 <RA8876_write_register>
	// end point
	low_byte = (uint8_t) (x_end & 0x00FF);
 80011a8:	887b      	ldrh	r3, [r7, #2]
 80011aa:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (x_end >> 8);
 80011ac:	887b      	ldrh	r3, [r7, #2]
 80011ae:	0a1b      	lsrs	r3, r3, #8
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHER0, low_byte);
 80011b4:	7bfb      	ldrb	r3, [r7, #15]
 80011b6:	4619      	mov	r1, r3
 80011b8:	206c      	movs	r0, #108	@ 0x6c
 80011ba:	f7ff ff2b 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHER1, high_byte);
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	4619      	mov	r1, r3
 80011c2:	206d      	movs	r0, #109	@ 0x6d
 80011c4:	f7ff ff26 	bl	8001014 <RA8876_write_register>
	low_byte = (uint8_t) (y_end & 0x00FF);
 80011c8:	883b      	ldrh	r3, [r7, #0]
 80011ca:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_end >> 8);
 80011cc:	883b      	ldrh	r3, [r7, #0]
 80011ce:	0a1b      	lsrs	r3, r3, #8
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVER0, low_byte);
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	4619      	mov	r1, r3
 80011d8:	206e      	movs	r0, #110	@ 0x6e
 80011da:	f7ff ff1b 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVER1, high_byte);
 80011de:	7bbb      	ldrb	r3, [r7, #14]
 80011e0:	4619      	mov	r1, r3
 80011e2:	206f      	movs	r0, #111	@ 0x6f
 80011e4:	f7ff ff16 	bl	8001014 <RA8876_write_register>
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd90      	pop	{r4, r7, pc}

080011f0 <RA8876_clear_screen>:
void RA8876_clear_screen() {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af02      	add	r7, sp, #8
	RA8876_draw_rectangle(0, 0, RA8876_WIDTH, RA8876_HEIGHT,
 80011f6:	2301      	movs	r3, #1
 80011f8:	9301      	str	r3, [sp, #4]
 80011fa:	f642 0341 	movw	r3, #10305	@ 0x2841
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8001204:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001208:	2100      	movs	r1, #0
 800120a:	2000      	movs	r0, #0
 800120c:	f000 f91e 	bl	800144c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <RA8876_draw_circle>:
void RA8876_draw_circle(uint16_t x_start, uint16_t y_start,
		uint16_t major_radius, uint16_t color, uint8_t filled) {
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	4604      	mov	r4, r0
 8001220:	4608      	mov	r0, r1
 8001222:	4611      	mov	r1, r2
 8001224:	461a      	mov	r2, r3
 8001226:	4623      	mov	r3, r4
 8001228:	80fb      	strh	r3, [r7, #6]
 800122a:	4603      	mov	r3, r0
 800122c:	80bb      	strh	r3, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	807b      	strh	r3, [r7, #2]
 8001232:	4613      	mov	r3, r2
 8001234:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 8001236:	4b30      	ldr	r3, [pc, #192]	@ (80012f8 <RA8876_draw_circle+0xe0>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d002      	beq.n	8001244 <RA8876_draw_circle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 800123e:	2000      	movs	r0, #0
 8001240:	f7ff ff4a 	bl	80010d8 <RA8876_set_mode>

	// 0x7B 0x7C 0x7D 0x7E set the center of the circle
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8001244:	88fb      	ldrh	r3, [r7, #6]
 8001246:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 8001248:	88fb      	ldrh	r3, [r7, #6]
 800124a:	0a1b      	lsrs	r3, r3, #8
 800124c:	b29b      	uxth	r3, r3
 800124e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7B, low_byte);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4619      	mov	r1, r3
 8001254:	207b      	movs	r0, #123	@ 0x7b
 8001256:	f7ff fedd 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x7C, high_byte);
 800125a:	7bbb      	ldrb	r3, [r7, #14]
 800125c:	4619      	mov	r1, r3
 800125e:	207c      	movs	r0, #124	@ 0x7c
 8001260:	f7ff fed8 	bl	8001014 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8001264:	88bb      	ldrh	r3, [r7, #4]
 8001266:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 8001268:	88bb      	ldrh	r3, [r7, #4]
 800126a:	0a1b      	lsrs	r3, r3, #8
 800126c:	b29b      	uxth	r3, r3
 800126e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7D, low_byte);
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	4619      	mov	r1, r3
 8001274:	207d      	movs	r0, #125	@ 0x7d
 8001276:	f7ff fecd 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x7E, high_byte);
 800127a:	7bbb      	ldrb	r3, [r7, #14]
 800127c:	4619      	mov	r1, r3
 800127e:	207e      	movs	r0, #126	@ 0x7e
 8001280:	f7ff fec8 	bl	8001014 <RA8876_write_register>

	// 0x77 0x78 0x79 0x7A set major and minor radius
	RA8876_write_register(0x77, major_radius);
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4619      	mov	r1, r3
 800128a:	2077      	movs	r0, #119	@ 0x77
 800128c:	f7ff fec2 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x78, major_radius >> 8);
 8001290:	887b      	ldrh	r3, [r7, #2]
 8001292:	0a1b      	lsrs	r3, r3, #8
 8001294:	b29b      	uxth	r3, r3
 8001296:	b2db      	uxtb	r3, r3
 8001298:	4619      	mov	r1, r3
 800129a:	2078      	movs	r0, #120	@ 0x78
 800129c:	f7ff feba 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x79, major_radius);
 80012a0:	887b      	ldrh	r3, [r7, #2]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	4619      	mov	r1, r3
 80012a6:	2079      	movs	r0, #121	@ 0x79
 80012a8:	f7ff feb4 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x7A, major_radius >> 8);
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	0a1b      	lsrs	r3, r3, #8
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	4619      	mov	r1, r3
 80012b6:	207a      	movs	r0, #122	@ 0x7a
 80012b8:	f7ff feac 	bl	8001014 <RA8876_write_register>

	RA8876_set_foreground_color(color);
 80012bc:	883b      	ldrh	r3, [r7, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f000 f900 	bl	80014c4 <RA8876_set_foreground_color>
	// draw 0x76
	// bit5= 0 bit4= 0 bit6 is fill bit7 is start!
	// 11 00 0000 = 0xB0 or 0x80 for not fill
	if (filled) {
 80012c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d004      	beq.n	80012d6 <RA8876_draw_circle+0xbe>
		RA8876_write_register(0x76, 0xC0);
 80012cc:	21c0      	movs	r1, #192	@ 0xc0
 80012ce:	2076      	movs	r0, #118	@ 0x76
 80012d0:	f7ff fea0 	bl	8001014 <RA8876_write_register>
 80012d4:	e003      	b.n	80012de <RA8876_draw_circle+0xc6>
	} else {
		RA8876_write_register(0x76, 0x80);
 80012d6:	2180      	movs	r1, #128	@ 0x80
 80012d8:	2076      	movs	r0, #118	@ 0x76
 80012da:	f7ff fe9b 	bl	8001014 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 80012de:	bf00      	nop
 80012e0:	2076      	movs	r0, #118	@ 0x76
 80012e2:	f7ff feb9 	bl	8001058 <RA8876_read_register>
 80012e6:	4603      	mov	r3, r0
 80012e8:	b25b      	sxtb	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	dbf8      	blt.n	80012e0 <RA8876_draw_circle+0xc8>
	}
}
 80012ee:	bf00      	nop
 80012f0:	bf00      	nop
 80012f2:	3714      	adds	r7, #20
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd90      	pop	{r4, r7, pc}
 80012f8:	20000099 	.word	0x20000099

080012fc <RA8876_draw_diamond>:
void RA8876_draw_diamond(uint16_t x_center, uint16_t y_center, uint16_t height,
		uint16_t width, uint16_t color, uint16_t filled) {
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b089      	sub	sp, #36	@ 0x24
 8001300:	af04      	add	r7, sp, #16
 8001302:	4604      	mov	r4, r0
 8001304:	4608      	mov	r0, r1
 8001306:	4611      	mov	r1, r2
 8001308:	461a      	mov	r2, r3
 800130a:	4623      	mov	r3, r4
 800130c:	80fb      	strh	r3, [r7, #6]
 800130e:	4603      	mov	r3, r0
 8001310:	80bb      	strh	r3, [r7, #4]
 8001312:	460b      	mov	r3, r1
 8001314:	807b      	strh	r3, [r7, #2]
 8001316:	4613      	mov	r3, r2
 8001318:	803b      	strh	r3, [r7, #0]
	// build a diamond made up of two triangles
	// height is the complete height, same with width
	uint16_t y_1 = y_center - (height / 2);
 800131a:	887b      	ldrh	r3, [r7, #2]
 800131c:	085b      	lsrs	r3, r3, #1
 800131e:	b29b      	uxth	r3, r3
 8001320:	88ba      	ldrh	r2, [r7, #4]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	81fb      	strh	r3, [r7, #14]
	uint16_t y_2 = y_center + (height / 2);
 8001326:	887b      	ldrh	r3, [r7, #2]
 8001328:	085b      	lsrs	r3, r3, #1
 800132a:	b29a      	uxth	r2, r3
 800132c:	88bb      	ldrh	r3, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	81bb      	strh	r3, [r7, #12]
	uint16_t x_2 = x_center - (width / 2);
 8001332:	883b      	ldrh	r3, [r7, #0]
 8001334:	085b      	lsrs	r3, r3, #1
 8001336:	b29b      	uxth	r3, r3
 8001338:	88fa      	ldrh	r2, [r7, #6]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	817b      	strh	r3, [r7, #10]
	uint16_t x_3 = x_center + (width / 2);
 800133e:	883b      	ldrh	r3, [r7, #0]
 8001340:	085b      	lsrs	r3, r3, #1
 8001342:	b29a      	uxth	r2, r3
 8001344:	88fb      	ldrh	r3, [r7, #6]
 8001346:	4413      	add	r3, r2
 8001348:	813b      	strh	r3, [r7, #8]
	// upper triangle
	RA8876_draw_triangle(x_center, y_1, x_2, y_center, x_3, y_center, color,
 800134a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800134c:	b2db      	uxtb	r3, r3
 800134e:	88bc      	ldrh	r4, [r7, #4]
 8001350:	897a      	ldrh	r2, [r7, #10]
 8001352:	89f9      	ldrh	r1, [r7, #14]
 8001354:	88f8      	ldrh	r0, [r7, #6]
 8001356:	9303      	str	r3, [sp, #12]
 8001358:	8c3b      	ldrh	r3, [r7, #32]
 800135a:	9302      	str	r3, [sp, #8]
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	893b      	ldrh	r3, [r7, #8]
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	4623      	mov	r3, r4
 8001366:	f000 f815 	bl	8001394 <RA8876_draw_triangle>
			filled);
	RA8876_draw_triangle(x_2, y_center, x_center, y_2, x_3, y_center, color,
 800136a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800136c:	b2db      	uxtb	r3, r3
 800136e:	89bc      	ldrh	r4, [r7, #12]
 8001370:	88fa      	ldrh	r2, [r7, #6]
 8001372:	88b9      	ldrh	r1, [r7, #4]
 8001374:	8978      	ldrh	r0, [r7, #10]
 8001376:	9303      	str	r3, [sp, #12]
 8001378:	8c3b      	ldrh	r3, [r7, #32]
 800137a:	9302      	str	r3, [sp, #8]
 800137c:	88bb      	ldrh	r3, [r7, #4]
 800137e:	9301      	str	r3, [sp, #4]
 8001380:	893b      	ldrh	r3, [r7, #8]
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	4623      	mov	r3, r4
 8001386:	f000 f805 	bl	8001394 <RA8876_draw_triangle>
			filled);
}
 800138a:	bf00      	nop
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	bd90      	pop	{r4, r7, pc}
	...

08001394 <RA8876_draw_triangle>:

void RA8876_draw_triangle(uint16_t x_1, uint16_t y_1, uint16_t x_2,
		uint16_t y_2, uint16_t x_3, uint16_t y_3, uint16_t color,
		uint8_t filled) {
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	4604      	mov	r4, r0
 800139c:	4608      	mov	r0, r1
 800139e:	4611      	mov	r1, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	4623      	mov	r3, r4
 80013a4:	80fb      	strh	r3, [r7, #6]
 80013a6:	4603      	mov	r3, r0
 80013a8:	80bb      	strh	r3, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	807b      	strh	r3, [r7, #2]
 80013ae:	4613      	mov	r3, r2
 80013b0:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 80013b2:	4b25      	ldr	r3, [pc, #148]	@ (8001448 <RA8876_draw_triangle+0xb4>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <RA8876_draw_triangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 80013ba:	2000      	movs	r0, #0
 80013bc:	f7ff fe8c 	bl	80010d8 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_1, y_1, x_2, y_2);
 80013c0:	883b      	ldrh	r3, [r7, #0]
 80013c2:	887a      	ldrh	r2, [r7, #2]
 80013c4:	88b9      	ldrh	r1, [r7, #4]
 80013c6:	88f8      	ldrh	r0, [r7, #6]
 80013c8:	f7ff febf 	bl	800114a <RA8876_set_point_1_and_2>
	// 0x70 0x71 0x72 0x73 point 3 of triangle
	uint8_t low_byte = (uint8_t) (x_3 & 0x00FF);
 80013cc:	8c3b      	ldrh	r3, [r7, #32]
 80013ce:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_3 >> 8);
 80013d0:	8c3b      	ldrh	r3, [r7, #32]
 80013d2:	0a1b      	lsrs	r3, r3, #8
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x70, low_byte);
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	4619      	mov	r1, r3
 80013dc:	2070      	movs	r0, #112	@ 0x70
 80013de:	f7ff fe19 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x71, high_byte);
 80013e2:	7bbb      	ldrb	r3, [r7, #14]
 80013e4:	4619      	mov	r1, r3
 80013e6:	2071      	movs	r0, #113	@ 0x71
 80013e8:	f7ff fe14 	bl	8001014 <RA8876_write_register>
	low_byte = (uint8_t) (y_3 & 0x00FF);
 80013ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013ee:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_3 >> 8);
 80013f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013f2:	0a1b      	lsrs	r3, r3, #8
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x72, low_byte);
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	4619      	mov	r1, r3
 80013fc:	2072      	movs	r0, #114	@ 0x72
 80013fe:	f7ff fe09 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0x73, high_byte);
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	4619      	mov	r1, r3
 8001406:	2073      	movs	r0, #115	@ 0x73
 8001408:	f7ff fe04 	bl	8001014 <RA8876_write_register>
	RA8876_set_foreground_color(color);
 800140c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800140e:	4618      	mov	r0, r3
 8001410:	f000 f858 	bl	80014c4 <RA8876_set_foreground_color>

	// on triangle fill is Bit 5
	// 1 0 1 000 10
	if (filled) {
 8001414:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001418:	2b00      	cmp	r3, #0
 800141a:	d004      	beq.n	8001426 <RA8876_draw_triangle+0x92>
		RA8876_write_register(0x67, 0xA2);
 800141c:	21a2      	movs	r1, #162	@ 0xa2
 800141e:	2067      	movs	r0, #103	@ 0x67
 8001420:	f7ff fdf8 	bl	8001014 <RA8876_write_register>
 8001424:	e003      	b.n	800142e <RA8876_draw_triangle+0x9a>
	} else {
		RA8876_write_register(0x67, 0x82);
 8001426:	2182      	movs	r1, #130	@ 0x82
 8001428:	2067      	movs	r0, #103	@ 0x67
 800142a:	f7ff fdf3 	bl	8001014 <RA8876_write_register>

	}
	while (RA8876_read_register(0x67) & 0x80) {
 800142e:	bf00      	nop
 8001430:	2067      	movs	r0, #103	@ 0x67
 8001432:	f7ff fe11 	bl	8001058 <RA8876_read_register>
 8001436:	4603      	mov	r3, r0
 8001438:	b25b      	sxtb	r3, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	dbf8      	blt.n	8001430 <RA8876_draw_triangle+0x9c>
	}
}
 800143e:	bf00      	nop
 8001440:	bf00      	nop
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	bd90      	pop	{r4, r7, pc}
 8001448:	20000099 	.word	0x20000099

0800144c <RA8876_draw_rectangle>:
void RA8876_draw_rectangle(uint16_t x_start, uint16_t y_start, uint16_t x_end,
		uint16_t y_end,
		uint16_t color, uint8_t filled) {
 800144c:	b590      	push	{r4, r7, lr}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4604      	mov	r4, r0
 8001454:	4608      	mov	r0, r1
 8001456:	4611      	mov	r1, r2
 8001458:	461a      	mov	r2, r3
 800145a:	4623      	mov	r3, r4
 800145c:	80fb      	strh	r3, [r7, #6]
 800145e:	4603      	mov	r3, r0
 8001460:	80bb      	strh	r3, [r7, #4]
 8001462:	460b      	mov	r3, r1
 8001464:	807b      	strh	r3, [r7, #2]
 8001466:	4613      	mov	r3, r2
 8001468:	803b      	strh	r3, [r7, #0]

	if (_text_mode)
 800146a:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <RA8876_draw_rectangle+0x74>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d002      	beq.n	8001478 <RA8876_draw_rectangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 8001472:	2000      	movs	r0, #0
 8001474:	f7ff fe30 	bl	80010d8 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_start, y_start, x_end, y_end);
 8001478:	883b      	ldrh	r3, [r7, #0]
 800147a:	887a      	ldrh	r2, [r7, #2]
 800147c:	88b9      	ldrh	r1, [r7, #4]
 800147e:	88f8      	ldrh	r0, [r7, #6]
 8001480:	f7ff fe63 	bl	800114a <RA8876_set_point_1_and_2>
	RA8876_set_foreground_color(color);
 8001484:	8b3b      	ldrh	r3, [r7, #24]
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f81c 	bl	80014c4 <RA8876_set_foreground_color>

	// draw 0x76
	// bit5= 1 bit4= 0 bit6 is fill bit7 is start!
	// 11 10 0000 = 0xE0 or 0xA0 for not fill
	if (filled) {
 800148c:	7f3b      	ldrb	r3, [r7, #28]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d004      	beq.n	800149c <RA8876_draw_rectangle+0x50>
	RA8876_write_register(0x76, 0xE0);
 8001492:	21e0      	movs	r1, #224	@ 0xe0
 8001494:	2076      	movs	r0, #118	@ 0x76
 8001496:	f7ff fdbd 	bl	8001014 <RA8876_write_register>
 800149a:	e003      	b.n	80014a4 <RA8876_draw_rectangle+0x58>
	} else {
		RA8876_write_register(0x76, 0xA0);
 800149c:	21a0      	movs	r1, #160	@ 0xa0
 800149e:	2076      	movs	r0, #118	@ 0x76
 80014a0:	f7ff fdb8 	bl	8001014 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 80014a4:	bf00      	nop
 80014a6:	2076      	movs	r0, #118	@ 0x76
 80014a8:	f7ff fdd6 	bl	8001058 <RA8876_read_register>
 80014ac:	4603      	mov	r3, r0
 80014ae:	b25b      	sxtb	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	dbf8      	blt.n	80014a6 <RA8876_draw_rectangle+0x5a>
	}
}
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000099 	.word	0x20000099

080014c4 <RA8876_set_foreground_color>:
	uint32_t color = (uint32_t) alpha << 24 | (uint32_t) red << 16
			| (uint32_t) green << 8 | (uint32_t) blue;
	return (color);
}

void RA8876_set_foreground_color(uint16_t color) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	80fb      	strh	r3, [r7, #6]
	// set foreground color, we are 16 Bit colores
	// Red:   5 bits (bits 15-11)
	// Green: 6 bits (bits 10-5)
	// Blue:  5 bits (bits 4-0)
	uint8_t red = (uint8_t) ((color >> 11) & 0x1F) << 3;
 80014ce:	88fb      	ldrh	r3, [r7, #6]
 80014d0:	0adb      	lsrs	r3, r3, #11
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	00db      	lsls	r3, r3, #3
 80014d8:	73fb      	strb	r3, [r7, #15]
	uint8_t green = (uint8_t) ((color >> 5) & 0x3F) << 2;
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	095b      	lsrs	r3, r3, #5
 80014de:	b29b      	uxth	r3, r3
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	73bb      	strb	r3, [r7, #14]
	uint8_t blue = (uint8_t) (color & 0x1F) << 3;
 80014e6:	88fb      	ldrh	r3, [r7, #6]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	737b      	strb	r3, [r7, #13]

	RA8876_write_register(RA8876_FGCR, red);
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	4619      	mov	r1, r3
 80014f2:	20d2      	movs	r0, #210	@ 0xd2
 80014f4:	f7ff fd8e 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCG, green);
 80014f8:	7bbb      	ldrb	r3, [r7, #14]
 80014fa:	4619      	mov	r1, r3
 80014fc:	20d3      	movs	r0, #211	@ 0xd3
 80014fe:	f7ff fd89 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCB, blue);
 8001502:	7b7b      	ldrb	r3, [r7, #13]
 8001504:	4619      	mov	r1, r3
 8001506:	20d4      	movs	r0, #212	@ 0xd4
 8001508:	f7ff fd84 	bl	8001014 <RA8876_write_register>
}
 800150c:	bf00      	nop
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <RA8876_draw_image_BTE>:
void RA8876_draw_mario(int x, int y) {
	RA8876_draw_image_BTE(x, y, 16, 16, mario_16x16);
}
void RA8876_draw_image_BTE(int16_t x, int16_t y, uint16_t width,
		uint16_t height,
		const uint16_t *imageData) {
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	4604      	mov	r4, r0
 800151c:	4608      	mov	r0, r1
 800151e:	4611      	mov	r1, r2
 8001520:	461a      	mov	r2, r3
 8001522:	4623      	mov	r3, r4
 8001524:	80fb      	strh	r3, [r7, #6]
 8001526:	4603      	mov	r3, r0
 8001528:	80bb      	strh	r3, [r7, #4]
 800152a:	460b      	mov	r3, r1
 800152c:	807b      	strh	r3, [r7, #2]
 800152e:	4613      	mov	r3, r2
 8001530:	803b      	strh	r3, [r7, #0]
//	RA8876_write_register(0x9E, 0x00);
//	RA8876_write_register(0x9F, 0x00);
//	RA8876_write_register(0xA0, 0x00);

	// A1 A2 set image Width
	RA8876_write_register(0xA1, (uint8_t) (RA8876_WIDTH & 0xFF));
 8001532:	2100      	movs	r1, #0
 8001534:	20a1      	movs	r0, #161	@ 0xa1
 8001536:	f7ff fd6d 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xA2, (uint8_t) (RA8876_WIDTH >> 8));
 800153a:	2104      	movs	r1, #4
 800153c:	20a2      	movs	r0, #162	@ 0xa2
 800153e:	f7ff fd69 	bl	8001014 <RA8876_write_register>

	// A3 A4 is X pos A5 A6 is Y Source1
	RA8876_write_register(0xA3, (uint8_t) (x & 0xFF));
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4619      	mov	r1, r3
 8001548:	20a3      	movs	r0, #163	@ 0xa3
 800154a:	f7ff fd63 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xA4, (uint8_t) (x >> 8));
 800154e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001552:	121b      	asrs	r3, r3, #8
 8001554:	b21b      	sxth	r3, r3
 8001556:	b2db      	uxtb	r3, r3
 8001558:	4619      	mov	r1, r3
 800155a:	20a4      	movs	r0, #164	@ 0xa4
 800155c:	f7ff fd5a 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xA5, (uint8_t) (y & 0xFF));
 8001560:	88bb      	ldrh	r3, [r7, #4]
 8001562:	b2db      	uxtb	r3, r3
 8001564:	4619      	mov	r1, r3
 8001566:	20a5      	movs	r0, #165	@ 0xa5
 8001568:	f7ff fd54 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xA6, (uint8_t) (y >> 8));
 800156c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001570:	121b      	asrs	r3, r3, #8
 8001572:	b21b      	sxth	r3, r3
 8001574:	b2db      	uxtb	r3, r3
 8001576:	4619      	mov	r1, r3
 8001578:	20a6      	movs	r0, #166	@ 0xa6
 800157a:	f7ff fd4b 	bl	8001014 <RA8876_write_register>

	// A7 A8 A9 AA is destination memory address
	RA8876_write_register(0xA7, 0x00);
 800157e:	2100      	movs	r1, #0
 8001580:	20a7      	movs	r0, #167	@ 0xa7
 8001582:	f7ff fd47 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xA8, 0x00);
 8001586:	2100      	movs	r1, #0
 8001588:	20a8      	movs	r0, #168	@ 0xa8
 800158a:	f7ff fd43 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xA9, 0x00);
 800158e:	2100      	movs	r1, #0
 8001590:	20a9      	movs	r0, #169	@ 0xa9
 8001592:	f7ff fd3f 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xAA, 0x00);
 8001596:	2100      	movs	r1, #0
 8001598:	20aa      	movs	r0, #170	@ 0xaa
 800159a:	f7ff fd3b 	bl	8001014 <RA8876_write_register>

	// AB AC destination image width
	RA8876_write_register(0xAB, RA8876_WIDTH & 0xFF);
 800159e:	2100      	movs	r1, #0
 80015a0:	20ab      	movs	r0, #171	@ 0xab
 80015a2:	f7ff fd37 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xAC, RA8876_WIDTH >> 8);
 80015a6:	2104      	movs	r1, #4
 80015a8:	20ac      	movs	r0, #172	@ 0xac
 80015aa:	f7ff fd33 	bl	8001014 <RA8876_write_register>

	// AD AE is destination X pos and AF B0 is destination Y
	RA8876_write_register(0xAD, (uint8_t) (x & 0xFF));
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	4619      	mov	r1, r3
 80015b4:	20ad      	movs	r0, #173	@ 0xad
 80015b6:	f7ff fd2d 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xAE, (uint8_t) (x >> 8));
 80015ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015be:	121b      	asrs	r3, r3, #8
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	4619      	mov	r1, r3
 80015c6:	20ae      	movs	r0, #174	@ 0xae
 80015c8:	f7ff fd24 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xAF, (uint8_t) (y & 0xFF));
 80015cc:	88bb      	ldrh	r3, [r7, #4]
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	4619      	mov	r1, r3
 80015d2:	20af      	movs	r0, #175	@ 0xaf
 80015d4:	f7ff fd1e 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xB0, (uint8_t) (y >> 8));
 80015d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015dc:	121b      	asrs	r3, r3, #8
 80015de:	b21b      	sxth	r3, r3
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	4619      	mov	r1, r3
 80015e4:	20b0      	movs	r0, #176	@ 0xb0
 80015e6:	f7ff fd15 	bl	8001014 <RA8876_write_register>

	// B1 B2 is BTE width register
	RA8876_write_register(0xB1, (width) & 0xFF);
 80015ea:	887b      	ldrh	r3, [r7, #2]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4619      	mov	r1, r3
 80015f0:	20b1      	movs	r0, #177	@ 0xb1
 80015f2:	f7ff fd0f 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xB2, (width) >> 8);
 80015f6:	887b      	ldrh	r3, [r7, #2]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	4619      	mov	r1, r3
 8001600:	20b2      	movs	r0, #178	@ 0xb2
 8001602:	f7ff fd07 	bl	8001014 <RA8876_write_register>
	// B3 B4 is BTE height register
	RA8876_write_register(0xB3, (height) & 0xFF);
 8001606:	883b      	ldrh	r3, [r7, #0]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	4619      	mov	r1, r3
 800160c:	20b3      	movs	r0, #179	@ 0xb3
 800160e:	f7ff fd01 	bl	8001014 <RA8876_write_register>
	RA8876_write_register(0xB4, (height) >> 8);
 8001612:	883b      	ldrh	r3, [r7, #0]
 8001614:	0a1b      	lsrs	r3, r3, #8
 8001616:	b29b      	uxth	r3, r3
 8001618:	b2db      	uxtb	r3, r3
 800161a:	4619      	mov	r1, r3
 800161c:	20b4      	movs	r0, #180	@ 0xb4
 800161e:	f7ff fcf9 	bl	8001014 <RA8876_write_register>


	// 92 source1/destination color depth
	// 0 01 001 01 -> 0x25 for 16 bit everywhere
	RA8876_write_register(0x92, 0x25);
 8001622:	2125      	movs	r1, #37	@ 0x25
 8001624:	2092      	movs	r0, #146	@ 0x92
 8001626:	f7ff fcf5 	bl	8001014 <RA8876_write_register>

	// 0x91 BTE function control register 1
	// 1100 0000 -> 0xF0 means MPU WRITE with source0 from mpu
	RA8876_write_register(0x91, 0xC0);
 800162a:	21c0      	movs	r1, #192	@ 0xc0
 800162c:	2091      	movs	r0, #145	@ 0x91
 800162e:	f7ff fcf1 	bl	8001014 <RA8876_write_register>

	// 0x90 BTE function control register 0
	// 000 1 00 0 = 0x10
	RA8876_write_register(0x90, 0x10);
 8001632:	2110      	movs	r1, #16
 8001634:	2090      	movs	r0, #144	@ 0x90
 8001636:	f7ff fced 	bl	8001014 <RA8876_write_register>

	RA8876_write_register(0x04, 0x00); 
 800163a:	2100      	movs	r1, #0
 800163c:	2004      	movs	r0, #4
 800163e:	f7ff fce9 	bl	8001014 <RA8876_write_register>

	// we have to do sending manually because it would interpret sent
	// commands as data, we just have to stream it
	uint8_t buf[2] = { 0, 0 };
 8001642:	2300      	movs	r3, #0
 8001644:	823b      	strh	r3, [r7, #16]
	uint8_t test[1] = { RA8876_DATA_WRITE };
 8001646:	2380      	movs	r3, #128	@ 0x80
 8001648:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	2140      	movs	r1, #64	@ 0x40
 800164e:	4826      	ldr	r0, [pc, #152]	@ (80016e8 <RA8876_draw_image_BTE+0x1d4>)
 8001650:	f002 fcfa 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, test, sizeof(1), 10);
 8001654:	f107 010c 	add.w	r1, r7, #12
 8001658:	230a      	movs	r3, #10
 800165a:	2204      	movs	r2, #4
 800165c:	4823      	ldr	r0, [pc, #140]	@ (80016ec <RA8876_draw_image_BTE+0x1d8>)
 800165e:	f003 ff18 	bl	8005492 <HAL_SPI_Transmit>
	for (uint32_t i = 0; i < (width * height); i++) {
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	e021      	b.n	80016ac <RA8876_draw_image_BTE+0x198>

		buf[0] = (uint8_t) (imageData[i] & 0x00ff);
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800166e:	4413      	add	r3, r2
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	743b      	strb	r3, [r7, #16]
		buf[1] = (uint8_t) (imageData[i] >> 8);
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800167c:	4413      	add	r3, r2
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	b29b      	uxth	r3, r3
 8001684:	b2db      	uxtb	r3, r3
 8001686:	747b      	strb	r3, [r7, #17]

		HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8001688:	f107 0110 	add.w	r1, r7, #16
 800168c:	230a      	movs	r3, #10
 800168e:	2202      	movs	r2, #2
 8001690:	4816      	ldr	r0, [pc, #88]	@ (80016ec <RA8876_draw_image_BTE+0x1d8>)
 8001692:	f003 fefe 	bl	8005492 <HAL_SPI_Transmit>
		// we need to add some delay so the display doesnt lose info
		if ((i % 512) == 0) {
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800169c:	2b00      	cmp	r3, #0
 800169e:	d102      	bne.n	80016a6 <RA8876_draw_image_BTE+0x192>
			osDelay(1);
 80016a0:	2001      	movs	r0, #1
 80016a2:	f005 fa83 	bl	8006bac <osDelay>
	for (uint32_t i = 0; i < (width * height); i++) {
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	887b      	ldrh	r3, [r7, #2]
 80016ae:	883a      	ldrh	r2, [r7, #0]
 80016b0:	fb02 f303 	mul.w	r3, r2, r3
 80016b4:	461a      	mov	r2, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d3d5      	bcc.n	8001668 <RA8876_draw_image_BTE+0x154>
		}

	}
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 80016bc:	2201      	movs	r2, #1
 80016be:	2140      	movs	r1, #64	@ 0x40
 80016c0:	4809      	ldr	r0, [pc, #36]	@ (80016e8 <RA8876_draw_image_BTE+0x1d4>)
 80016c2:	f002 fcc1 	bl	8004048 <HAL_GPIO_WritePin>


	while (RA8876_read_register(0x90) & 0x10) {
 80016c6:	e002      	b.n	80016ce <RA8876_draw_image_BTE+0x1ba>
		osDelay(5);
 80016c8:	2005      	movs	r0, #5
 80016ca:	f005 fa6f 	bl	8006bac <osDelay>
	while (RA8876_read_register(0x90) & 0x10) {
 80016ce:	2090      	movs	r0, #144	@ 0x90
 80016d0:	f7ff fcc2 	bl	8001058 <RA8876_read_register>
 80016d4:	4603      	mov	r3, r0
 80016d6:	f003 0310 	and.w	r3, r3, #16
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f4      	bne.n	80016c8 <RA8876_draw_image_BTE+0x1b4>
	}
}
 80016de:	bf00      	nop
 80016e0:	bf00      	nop
 80016e2:	371c      	adds	r7, #28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd90      	pop	{r4, r7, pc}
 80016e8:	40021000 	.word	0x40021000
 80016ec:	2000816c 	.word	0x2000816c

080016f0 <RA8876_SLOT_clear>:
void RA8876_SLOT_clear() {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af02      	add	r7, sp, #8
	// clear the center to be ready for the next run
	// just a rectangle in the middle

	uint16_t width = 1024;
 80016f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016fa:	80fb      	strh	r3, [r7, #6]
	RA8876_draw_rectangle(0, 128, width, 600 - 128,
 80016fc:	88fa      	ldrh	r2, [r7, #6]
 80016fe:	2301      	movs	r3, #1
 8001700:	9301      	str	r3, [sp, #4]
 8001702:	f642 0341 	movw	r3, #10305	@ 0x2841
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 800170c:	2180      	movs	r1, #128	@ 0x80
 800170e:	2000      	movs	r0, #0
 8001710:	f7ff fe9c 	bl	800144c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <RA8876_SLOT_stop_roll>:
void RA8876_SLOT_stop_roll(uint8_t number, uint8_t symbol) {
 800171c:	b5b0      	push	{r4, r5, r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af04      	add	r7, sp, #16
 8001722:	4603      	mov	r3, r0
 8001724:	460a      	mov	r2, r1
 8001726:	71fb      	strb	r3, [r7, #7]
 8001728:	4613      	mov	r3, r2
 800172a:	71bb      	strb	r3, [r7, #6]
	uint16_t width = (1024 / 3);
 800172c:	f240 1355 	movw	r3, #341	@ 0x155
 8001730:	82fb      	strh	r3, [r7, #22]
	uint16_t shape_size = 200;
 8001732:	23c8      	movs	r3, #200	@ 0xc8
 8001734:	82bb      	strh	r3, [r7, #20]
	uint16_t x = ((width / 2) - (shape_size / 2) + (width * number) + 5);
 8001736:	8afb      	ldrh	r3, [r7, #22]
 8001738:	085b      	lsrs	r3, r3, #1
 800173a:	b29a      	uxth	r2, r3
 800173c:	8abb      	ldrh	r3, [r7, #20]
 800173e:	085b      	lsrs	r3, r3, #1
 8001740:	b29b      	uxth	r3, r3
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	b29a      	uxth	r2, r3
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	b29b      	uxth	r3, r3
 800174a:	8af9      	ldrh	r1, [r7, #22]
 800174c:	fb11 f303 	smulbb	r3, r1, r3
 8001750:	b29b      	uxth	r3, r3
 8001752:	4413      	add	r3, r2
 8001754:	b29b      	uxth	r3, r3
 8001756:	3305      	adds	r3, #5
 8001758:	827b      	strh	r3, [r7, #18]
	uint16_t y = ((RA8876_HEIGHT / 2) - (shape_size / 2));
 800175a:	8abb      	ldrh	r3, [r7, #20]
 800175c:	085b      	lsrs	r3, r3, #1
 800175e:	b29b      	uxth	r3, r3
 8001760:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 8001764:	823b      	strh	r3, [r7, #16]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8001766:	4a0f      	ldr	r2, [pc, #60]	@ (80017a4 <RA8876_SLOT_stop_roll+0x88>)
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001770:	6018      	str	r0, [r3, #0]
 8001772:	3304      	adds	r3, #4
 8001774:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	RA8876_SLOT_draw_symbol(x, y, shape_size, symbol, colors[_color],
 8001776:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <RA8876_SLOT_stop_roll+0x8c>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	3318      	adds	r3, #24
 800177e:	443b      	add	r3, r7
 8001780:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001784:	79bc      	ldrb	r4, [r7, #6]
 8001786:	8aba      	ldrh	r2, [r7, #20]
 8001788:	8a39      	ldrh	r1, [r7, #16]
 800178a:	8a78      	ldrh	r0, [r7, #18]
 800178c:	2501      	movs	r5, #1
 800178e:	9502      	str	r5, [sp, #8]
 8001790:	2501      	movs	r5, #1
 8001792:	9501      	str	r5, [sp, #4]
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	4623      	mov	r3, r4
 8001798:	f000 fa54 	bl	8001c44 <RA8876_SLOT_draw_symbol>
			1, 1);
}
 800179c:	bf00      	nop
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bdb0      	pop	{r4, r5, r7, pc}
 80017a4:	0800aacc 	.word	0x0800aacc
 80017a8:	2000009c 	.word	0x2000009c

080017ac <RA8876_SLOT_draw_roll>:

uint8_t RA8876_SLOT_draw_roll(uint8_t number,
		uint8_t filled) {
 80017ac:	b5b0      	push	{r4, r5, r7, lr}
 80017ae:	b08c      	sub	sp, #48	@ 0x30
 80017b0:	af04      	add	r7, sp, #16
 80017b2:	4603      	mov	r3, r0
 80017b4:	460a      	mov	r2, r1
 80017b6:	71fb      	strb	r3, [r7, #7]
 80017b8:	4613      	mov	r3, r2
 80017ba:	71bb      	strb	r3, [r7, #6]
	// call this to draw a symbol (shape) into 0-2 abschnitte
	// this draws purely the shapes.
	uint16_t width = (1024 / 3);
 80017bc:	f240 1355 	movw	r3, #341	@ 0x155
 80017c0:	83fb      	strh	r3, [r7, #30]
	uint16_t shape_size = 200;
 80017c2:	23c8      	movs	r3, #200	@ 0xc8
 80017c4:	83bb      	strh	r3, [r7, #28]
	uint16_t x = ((width / 2) - (shape_size / 2) + (width * number) + 5);
 80017c6:	8bfb      	ldrh	r3, [r7, #30]
 80017c8:	085b      	lsrs	r3, r3, #1
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	8bbb      	ldrh	r3, [r7, #28]
 80017ce:	085b      	lsrs	r3, r3, #1
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	8bf9      	ldrh	r1, [r7, #30]
 80017dc:	fb11 f303 	smulbb	r3, r1, r3
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	4413      	add	r3, r2
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	3305      	adds	r3, #5
 80017e8:	837b      	strh	r3, [r7, #26]
	uint16_t y = ((RA8876_HEIGHT / 2) - (shape_size / 2));
 80017ea:	8bbb      	ldrh	r3, [r7, #28]
 80017ec:	085b      	lsrs	r3, r3, #1
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 80017f4:	833b      	strh	r3, [r7, #24]
	uint8_t symbols[5] = { TREE, PRESENT, DIAMOND, PACMAN, SNOWMAN };
 80017f6:	4a27      	ldr	r2, [pc, #156]	@ (8001894 <RA8876_SLOT_draw_roll+0xe8>)
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001800:	6018      	str	r0, [r3, #0]
 8001802:	3304      	adds	r3, #4
 8001804:	7019      	strb	r1, [r3, #0]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8001806:	4a24      	ldr	r2, [pc, #144]	@ (8001898 <RA8876_SLOT_draw_roll+0xec>)
 8001808:	f107 0308 	add.w	r3, r7, #8
 800180c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001810:	6018      	str	r0, [r3, #0]
 8001812:	3304      	adds	r3, #4
 8001814:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	RA8876_SLOT_draw_symbol(x, y, shape_size, symbols[_symbol], colors[_color],
 8001816:	4b21      	ldr	r3, [pc, #132]	@ (800189c <RA8876_SLOT_draw_roll+0xf0>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	3320      	adds	r3, #32
 800181c:	443b      	add	r3, r7
 800181e:	f813 5c10 	ldrb.w	r5, [r3, #-16]
 8001822:	4b1f      	ldr	r3, [pc, #124]	@ (80018a0 <RA8876_SLOT_draw_roll+0xf4>)
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	3320      	adds	r3, #32
 800182a:	443b      	add	r3, r7
 800182c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001830:	8bbc      	ldrh	r4, [r7, #28]
 8001832:	8b39      	ldrh	r1, [r7, #24]
 8001834:	8b78      	ldrh	r0, [r7, #26]
 8001836:	2201      	movs	r2, #1
 8001838:	9202      	str	r2, [sp, #8]
 800183a:	79ba      	ldrb	r2, [r7, #6]
 800183c:	9201      	str	r2, [sp, #4]
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	462b      	mov	r3, r5
 8001842:	4622      	mov	r2, r4
 8001844:	f000 f9fe 	bl	8001c44 <RA8876_SLOT_draw_symbol>
			filled,
			1);
	uint8_t drawn_symbol = symbols[_symbol];
 8001848:	4b14      	ldr	r3, [pc, #80]	@ (800189c <RA8876_SLOT_draw_roll+0xf0>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	3320      	adds	r3, #32
 800184e:	443b      	add	r3, r7
 8001850:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001854:	75fb      	strb	r3, [r7, #23]
	_symbol++;
 8001856:	4b11      	ldr	r3, [pc, #68]	@ (800189c <RA8876_SLOT_draw_roll+0xf0>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	3301      	adds	r3, #1
 800185c:	b2da      	uxtb	r2, r3
 800185e:	4b0f      	ldr	r3, [pc, #60]	@ (800189c <RA8876_SLOT_draw_roll+0xf0>)
 8001860:	701a      	strb	r2, [r3, #0]
	if (_symbol > 4) {
 8001862:	4b0e      	ldr	r3, [pc, #56]	@ (800189c <RA8876_SLOT_draw_roll+0xf0>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b04      	cmp	r3, #4
 8001868:	d902      	bls.n	8001870 <RA8876_SLOT_draw_roll+0xc4>
		_symbol = 0;
 800186a:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <RA8876_SLOT_draw_roll+0xf0>)
 800186c:	2200      	movs	r2, #0
 800186e:	701a      	strb	r2, [r3, #0]
	}
	_color++;
 8001870:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <RA8876_SLOT_draw_roll+0xf4>)
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	3301      	adds	r3, #1
 8001876:	b29a      	uxth	r2, r3
 8001878:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <RA8876_SLOT_draw_roll+0xf4>)
 800187a:	801a      	strh	r2, [r3, #0]
	if (_color > 2) {
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <RA8876_SLOT_draw_roll+0xf4>)
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	2b02      	cmp	r3, #2
 8001882:	d902      	bls.n	800188a <RA8876_SLOT_draw_roll+0xde>
		_color = 0;
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <RA8876_SLOT_draw_roll+0xf4>)
 8001886:	2200      	movs	r2, #0
 8001888:	801a      	strh	r2, [r3, #0]
	}
	return (drawn_symbol);
 800188a:	7dfb      	ldrb	r3, [r7, #23]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3720      	adds	r7, #32
 8001890:	46bd      	mov	sp, r7
 8001892:	bdb0      	pop	{r4, r5, r7, pc}
 8001894:	0800aad4 	.word	0x0800aad4
 8001898:	0800aacc 	.word	0x0800aacc
 800189c:	2000009a 	.word	0x2000009a
 80018a0:	2000009c 	.word	0x2000009c

080018a4 <RA8876_draw_pacman>:

void RA8876_draw_pacman(uint16_t x, uint16_t y, uint16_t shape_size) {
 80018a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a6:	b089      	sub	sp, #36	@ 0x24
 80018a8:	af04      	add	r7, sp, #16
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
 80018ae:	460b      	mov	r3, r1
 80018b0:	80bb      	strh	r3, [r7, #4]
 80018b2:	4613      	mov	r3, r2
 80018b4:	807b      	strh	r3, [r7, #2]
	RA8876_draw_circle(x, y, shape_size, 0xffe0, 1);
 80018b6:	887a      	ldrh	r2, [r7, #2]
 80018b8:	88b9      	ldrh	r1, [r7, #4]
 80018ba:	88f8      	ldrh	r0, [r7, #6]
 80018bc:	2301      	movs	r3, #1
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80018c4:	f7ff fca8 	bl	8001218 <RA8876_draw_circle>
	uint8_t eye_x = shape_size / 2;
 80018c8:	887b      	ldrh	r3, [r7, #2]
 80018ca:	085b      	lsrs	r3, r3, #1
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	73fb      	strb	r3, [r7, #15]
	uint8_t eye_y = shape_size / 2;
 80018d0:	887b      	ldrh	r3, [r7, #2]
 80018d2:	085b      	lsrs	r3, r3, #1
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	73bb      	strb	r3, [r7, #14]

	RA8876_draw_circle(x, y - eye_y, shape_size / 6,
 80018d8:	7bbb      	ldrb	r3, [r7, #14]
 80018da:	b29b      	uxth	r3, r3
 80018dc:	88ba      	ldrh	r2, [r7, #4]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	b299      	uxth	r1, r3
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	4a1c      	ldr	r2, [pc, #112]	@ (8001958 <RA8876_draw_pacman+0xb4>)
 80018e6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ea:	089b      	lsrs	r3, r3, #2
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	88f8      	ldrh	r0, [r7, #6]
 80018f0:	2301      	movs	r3, #1
 80018f2:	9300      	str	r3, [sp, #0]
 80018f4:	f642 0341 	movw	r3, #10305	@ 0x2841
 80018f8:	f7ff fc8e 	bl	8001218 <RA8876_draw_circle>
			RA8876_BACKGROUND_PRIMARY_COLOR,
			1);
	uint8_t mouth_x = shape_size + 2;
 80018fc:	887b      	ldrh	r3, [r7, #2]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	3302      	adds	r3, #2
 8001902:	737b      	strb	r3, [r7, #13]
	uint8_t mouth_y = shape_size + 2;
 8001904:	887b      	ldrh	r3, [r7, #2]
 8001906:	b2db      	uxtb	r3, r3
 8001908:	3302      	adds	r3, #2
 800190a:	733b      	strb	r3, [r7, #12]
	RA8876_draw_triangle(x, y, x + mouth_x, y + mouth_y, x + mouth_x,
 800190c:	7b7b      	ldrb	r3, [r7, #13]
 800190e:	b29a      	uxth	r2, r3
 8001910:	88fb      	ldrh	r3, [r7, #6]
 8001912:	4413      	add	r3, r2
 8001914:	b29c      	uxth	r4, r3
 8001916:	7b3b      	ldrb	r3, [r7, #12]
 8001918:	b29a      	uxth	r2, r3
 800191a:	88bb      	ldrh	r3, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	b29d      	uxth	r5, r3
 8001920:	7b7b      	ldrb	r3, [r7, #13]
 8001922:	b29a      	uxth	r2, r3
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	4413      	add	r3, r2
 8001928:	b29b      	uxth	r3, r3
 800192a:	7b3a      	ldrb	r2, [r7, #12]
 800192c:	b292      	uxth	r2, r2
 800192e:	88b9      	ldrh	r1, [r7, #4]
 8001930:	1a8a      	subs	r2, r1, r2
 8001932:	b292      	uxth	r2, r2
 8001934:	88b9      	ldrh	r1, [r7, #4]
 8001936:	88f8      	ldrh	r0, [r7, #6]
 8001938:	2601      	movs	r6, #1
 800193a:	9603      	str	r6, [sp, #12]
 800193c:	f642 0641 	movw	r6, #10305	@ 0x2841
 8001940:	9602      	str	r6, [sp, #8]
 8001942:	9201      	str	r2, [sp, #4]
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	462b      	mov	r3, r5
 8001948:	4622      	mov	r2, r4
 800194a:	f7ff fd23 	bl	8001394 <RA8876_draw_triangle>
			y - mouth_y,
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 800194e:	bf00      	nop
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001956:	bf00      	nop
 8001958:	aaaaaaab 	.word	0xaaaaaaab

0800195c <RA8876_draw_tree>:
void RA8876_draw_tree(uint16_t x, uint16_t y, uint16_t shape_size) {
 800195c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195e:	b087      	sub	sp, #28
 8001960:	af04      	add	r7, sp, #16
 8001962:	4603      	mov	r3, r0
 8001964:	80fb      	strh	r3, [r7, #6]
 8001966:	460b      	mov	r3, r1
 8001968:	80bb      	strh	r3, [r7, #4]
 800196a:	4613      	mov	r3, r2
 800196c:	807b      	strh	r3, [r7, #2]
	RA8876_draw_triangle(x, y - (shape_size / 2), x - (shape_size / 2),
 800196e:	887b      	ldrh	r3, [r7, #2]
 8001970:	085b      	lsrs	r3, r3, #1
 8001972:	b29b      	uxth	r3, r3
 8001974:	88ba      	ldrh	r2, [r7, #4]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	b29c      	uxth	r4, r3
 800197a:	887b      	ldrh	r3, [r7, #2]
 800197c:	085b      	lsrs	r3, r3, #1
 800197e:	b29b      	uxth	r3, r3
 8001980:	88fa      	ldrh	r2, [r7, #6]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	b29d      	uxth	r5, r3
 8001986:	887b      	ldrh	r3, [r7, #2]
 8001988:	089b      	lsrs	r3, r3, #2
 800198a:	b29a      	uxth	r2, r3
 800198c:	88bb      	ldrh	r3, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	b29e      	uxth	r6, r3
 8001992:	887b      	ldrh	r3, [r7, #2]
 8001994:	085b      	lsrs	r3, r3, #1
 8001996:	b29a      	uxth	r2, r3
 8001998:	88fb      	ldrh	r3, [r7, #6]
 800199a:	4413      	add	r3, r2
 800199c:	b29b      	uxth	r3, r3
 800199e:	887a      	ldrh	r2, [r7, #2]
 80019a0:	0892      	lsrs	r2, r2, #2
 80019a2:	b291      	uxth	r1, r2
 80019a4:	88ba      	ldrh	r2, [r7, #4]
 80019a6:	440a      	add	r2, r1
 80019a8:	b292      	uxth	r2, r2
 80019aa:	88f8      	ldrh	r0, [r7, #6]
 80019ac:	2101      	movs	r1, #1
 80019ae:	9103      	str	r1, [sp, #12]
 80019b0:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80019b4:	9102      	str	r1, [sp, #8]
 80019b6:	9201      	str	r2, [sp, #4]
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	4633      	mov	r3, r6
 80019bc:	462a      	mov	r2, r5
 80019be:	4621      	mov	r1, r4
 80019c0:	f7ff fce8 	bl	8001394 <RA8876_draw_triangle>
			y + (shape_size / 4), x + (shape_size / 2), y + (shape_size / 4),
			0x01e0, 1);
	RA8876_draw_rectangle(x - (shape_size / 5), y + (shape_size / 4),
 80019c4:	887b      	ldrh	r3, [r7, #2]
 80019c6:	4a14      	ldr	r2, [pc, #80]	@ (8001a18 <RA8876_draw_tree+0xbc>)
 80019c8:	fba2 2303 	umull	r2, r3, r2, r3
 80019cc:	089b      	lsrs	r3, r3, #2
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	88fa      	ldrh	r2, [r7, #6]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	b298      	uxth	r0, r3
 80019d6:	887b      	ldrh	r3, [r7, #2]
 80019d8:	089b      	lsrs	r3, r3, #2
 80019da:	b29a      	uxth	r2, r3
 80019dc:	88bb      	ldrh	r3, [r7, #4]
 80019de:	4413      	add	r3, r2
 80019e0:	b299      	uxth	r1, r3
 80019e2:	887b      	ldrh	r3, [r7, #2]
 80019e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a18 <RA8876_draw_tree+0xbc>)
 80019e6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ea:	089b      	lsrs	r3, r3, #2
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	88fb      	ldrh	r3, [r7, #6]
 80019f0:	4413      	add	r3, r2
 80019f2:	b29c      	uxth	r4, r3
 80019f4:	887b      	ldrh	r3, [r7, #2]
 80019f6:	085b      	lsrs	r3, r3, #1
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	88bb      	ldrh	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	2201      	movs	r2, #1
 8001a02:	9201      	str	r2, [sp, #4]
 8001a04:	f643 02e0 	movw	r2, #14560	@ 0x38e0
 8001a08:	9200      	str	r2, [sp, #0]
 8001a0a:	4622      	mov	r2, r4
 8001a0c:	f7ff fd1e 	bl	800144c <RA8876_draw_rectangle>
			x + (shape_size / 5), y + (shape_size / 2), 0x38e0, 1);
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a18:	cccccccd 	.word	0xcccccccd

08001a1c <RA8876_draw_present>:
void RA8876_draw_present(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b087      	sub	sp, #28
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	4603      	mov	r3, r0
 8001a24:	80fb      	strh	r3, [r7, #6]
 8001a26:	460b      	mov	r3, r1
 8001a28:	80bb      	strh	r3, [r7, #4]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	807b      	strh	r3, [r7, #2]
	// just a square with a horizonzal and vertical rect
	// x and y are the center
	RA8876_draw_rectangle(x - (shape_size / 2), y - (shape_size / 2),
 8001a2e:	887b      	ldrh	r3, [r7, #2]
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	88fa      	ldrh	r2, [r7, #6]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	b298      	uxth	r0, r3
 8001a3a:	887b      	ldrh	r3, [r7, #2]
 8001a3c:	085b      	lsrs	r3, r3, #1
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	88ba      	ldrh	r2, [r7, #4]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	b299      	uxth	r1, r3
 8001a46:	887b      	ldrh	r3, [r7, #2]
 8001a48:	085b      	lsrs	r3, r3, #1
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	88fb      	ldrh	r3, [r7, #6]
 8001a4e:	4413      	add	r3, r2
 8001a50:	b29c      	uxth	r4, r3
 8001a52:	887b      	ldrh	r3, [r7, #2]
 8001a54:	085b      	lsrs	r3, r3, #1
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	88bb      	ldrh	r3, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	2201      	movs	r2, #1
 8001a60:	9201      	str	r2, [sp, #4]
 8001a62:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8001a66:	9200      	str	r2, [sp, #0]
 8001a68:	4622      	mov	r2, r4
 8001a6a:	f7ff fcef 	bl	800144c <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (shape_size / 2), 0x0780, 1);

	uint16_t wrapping_width = shape_size / 4;
 8001a6e:	887b      	ldrh	r3, [r7, #2]
 8001a70:	089b      	lsrs	r3, r3, #2
 8001a72:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_rectangle(x - (wrapping_width / 2),
 8001a74:	89fb      	ldrh	r3, [r7, #14]
 8001a76:	085b      	lsrs	r3, r3, #1
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	88fa      	ldrh	r2, [r7, #6]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	b298      	uxth	r0, r3
 8001a80:	887b      	ldrh	r3, [r7, #2]
 8001a82:	085b      	lsrs	r3, r3, #1
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	88ba      	ldrh	r2, [r7, #4]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	b299      	uxth	r1, r3
 8001a8c:	89fb      	ldrh	r3, [r7, #14]
 8001a8e:	085b      	lsrs	r3, r3, #1
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	88fb      	ldrh	r3, [r7, #6]
 8001a94:	4413      	add	r3, r2
 8001a96:	b29c      	uxth	r4, r3
 8001a98:	887b      	ldrh	r3, [r7, #2]
 8001a9a:	085b      	lsrs	r3, r3, #1
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	88bb      	ldrh	r3, [r7, #4]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	9201      	str	r2, [sp, #4]
 8001aa8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001aac:	9200      	str	r2, [sp, #0]
 8001aae:	4622      	mov	r2, r4
 8001ab0:	f7ff fccc 	bl	800144c <RA8876_draw_rectangle>
			y - (shape_size / 2),
			x + (wrapping_width / 2), y + (shape_size / 2), 0xf800,
			1);
	RA8876_draw_rectangle(x - (shape_size / 2), y - (wrapping_width / 2),
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	085b      	lsrs	r3, r3, #1
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	88fa      	ldrh	r2, [r7, #6]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	b298      	uxth	r0, r3
 8001ac0:	89fb      	ldrh	r3, [r7, #14]
 8001ac2:	085b      	lsrs	r3, r3, #1
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	88ba      	ldrh	r2, [r7, #4]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	b299      	uxth	r1, r3
 8001acc:	887b      	ldrh	r3, [r7, #2]
 8001ace:	085b      	lsrs	r3, r3, #1
 8001ad0:	b29a      	uxth	r2, r3
 8001ad2:	88fb      	ldrh	r3, [r7, #6]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	b29c      	uxth	r4, r3
 8001ad8:	89fb      	ldrh	r3, [r7, #14]
 8001ada:	085b      	lsrs	r3, r3, #1
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	88bb      	ldrh	r3, [r7, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	9201      	str	r2, [sp, #4]
 8001ae8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001aec:	9200      	str	r2, [sp, #0]
 8001aee:	4622      	mov	r2, r4
 8001af0:	f7ff fcac 	bl	800144c <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (wrapping_width / 2), 0xf800, 1);
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd90      	pop	{r4, r7, pc}

08001afc <RA8876_draw_snowman>:
void RA8876_draw_snowman(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001afe:	b089      	sub	sp, #36	@ 0x24
 8001b00:	af04      	add	r7, sp, #16
 8001b02:	4603      	mov	r3, r0
 8001b04:	80fb      	strh	r3, [r7, #6]
 8001b06:	460b      	mov	r3, r1
 8001b08:	80bb      	strh	r3, [r7, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	807b      	strh	r3, [r7, #2]
	// shapesize is the distance to the side of a rectangle equivalent
	// bottom circle is half of size
	uint16_t half_size = shape_size / 2;
 8001b0e:	887b      	ldrh	r3, [r7, #2]
 8001b10:	085b      	lsrs	r3, r3, #1
 8001b12:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_circle(x, y + half_size, shape_size / 2, 0xffff, 1);
 8001b14:	88ba      	ldrh	r2, [r7, #4]
 8001b16:	89fb      	ldrh	r3, [r7, #14]
 8001b18:	4413      	add	r3, r2
 8001b1a:	b299      	uxth	r1, r3
 8001b1c:	887b      	ldrh	r3, [r7, #2]
 8001b1e:	085b      	lsrs	r3, r3, #1
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	88f8      	ldrh	r0, [r7, #6]
 8001b24:	2301      	movs	r3, #1
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b2c:	f7ff fb74 	bl	8001218 <RA8876_draw_circle>

	RA8876_draw_circle(x, y - (half_size / 2), shape_size / 4, 0xffff, 1);
 8001b30:	89fb      	ldrh	r3, [r7, #14]
 8001b32:	085b      	lsrs	r3, r3, #1
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	88ba      	ldrh	r2, [r7, #4]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	b299      	uxth	r1, r3
 8001b3c:	887b      	ldrh	r3, [r7, #2]
 8001b3e:	089b      	lsrs	r3, r3, #2
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	88f8      	ldrh	r0, [r7, #6]
 8001b44:	2301      	movs	r3, #1
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b4c:	f7ff fb64 	bl	8001218 <RA8876_draw_circle>
	// the hat is the upper 1/4 we do shape_size / 5 to make the brim standout
	RA8876_draw_rectangle(x - (shape_size / 6), y - shape_size,
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	4a3a      	ldr	r2, [pc, #232]	@ (8001c3c <RA8876_draw_snowman+0x140>)
 8001b54:	fba2 2303 	umull	r2, r3, r2, r3
 8001b58:	089b      	lsrs	r3, r3, #2
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	88fa      	ldrh	r2, [r7, #6]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	b298      	uxth	r0, r3
 8001b62:	88ba      	ldrh	r2, [r7, #4]
 8001b64:	887b      	ldrh	r3, [r7, #2]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	b299      	uxth	r1, r3
 8001b6a:	887b      	ldrh	r3, [r7, #2]
 8001b6c:	4a33      	ldr	r2, [pc, #204]	@ (8001c3c <RA8876_draw_snowman+0x140>)
 8001b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b72:	089b      	lsrs	r3, r3, #2
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	4413      	add	r3, r2
 8001b7a:	b29c      	uxth	r4, r3
 8001b7c:	88ba      	ldrh	r2, [r7, #4]
 8001b7e:	89fb      	ldrh	r3, [r7, #14]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	2201      	movs	r2, #1
 8001b86:	9201      	str	r2, [sp, #4]
 8001b88:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	4622      	mov	r2, r4
 8001b90:	f7ff fc5c 	bl	800144c <RA8876_draw_rectangle>
			x + (shape_size / 6),
			y - half_size,
			0x28c0, 1);
	// the brim
	RA8876_draw_rectangle(x - (shape_size / 4), y - half_size,
 8001b94:	887b      	ldrh	r3, [r7, #2]
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	88fa      	ldrh	r2, [r7, #6]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	b298      	uxth	r0, r3
 8001ba0:	88ba      	ldrh	r2, [r7, #4]
 8001ba2:	89fb      	ldrh	r3, [r7, #14]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	b299      	uxth	r1, r3
 8001ba8:	887b      	ldrh	r3, [r7, #2]
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	b29c      	uxth	r4, r3
 8001bb4:	887b      	ldrh	r3, [r7, #2]
 8001bb6:	4a21      	ldr	r2, [pc, #132]	@ (8001c3c <RA8876_draw_snowman+0x140>)
 8001bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bbc:	085b      	lsrs	r3, r3, #1
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	88ba      	ldrh	r2, [r7, #4]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	9201      	str	r2, [sp, #4]
 8001bca:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001bce:	9200      	str	r2, [sp, #0]
 8001bd0:	4622      	mov	r2, r4
 8001bd2:	f7ff fc3b 	bl	800144c <RA8876_draw_rectangle>
			x + (shape_size / 4), y - (shape_size / 3), 0x28c0, 1);

	// last the nose, he doesnt need eyes
	// starting point is the center of the head
	uint16_t head_y = y - (shape_size / 4);
 8001bd6:	887b      	ldrh	r3, [r7, #2]
 8001bd8:	089b      	lsrs	r3, r3, #2
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	88ba      	ldrh	r2, [r7, #4]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	81bb      	strh	r3, [r7, #12]
	RA8876_draw_triangle(x, head_y, x + half_size, head_y + (shape_size / 10),
 8001be2:	88fa      	ldrh	r2, [r7, #6]
 8001be4:	89fb      	ldrh	r3, [r7, #14]
 8001be6:	4413      	add	r3, r2
 8001be8:	b29c      	uxth	r4, r3
 8001bea:	887b      	ldrh	r3, [r7, #2]
 8001bec:	4a14      	ldr	r2, [pc, #80]	@ (8001c40 <RA8876_draw_snowman+0x144>)
 8001bee:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf2:	08db      	lsrs	r3, r3, #3
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	89bb      	ldrh	r3, [r7, #12]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	b29d      	uxth	r5, r3
 8001bfc:	887b      	ldrh	r3, [r7, #2]
 8001bfe:	4a10      	ldr	r2, [pc, #64]	@ (8001c40 <RA8876_draw_snowman+0x144>)
 8001c00:	fba2 2303 	umull	r2, r3, r2, r3
 8001c04:	08db      	lsrs	r3, r3, #3
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	88fa      	ldrh	r2, [r7, #6]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	887a      	ldrh	r2, [r7, #2]
 8001c10:	08d2      	lsrs	r2, r2, #3
 8001c12:	b291      	uxth	r1, r2
 8001c14:	89ba      	ldrh	r2, [r7, #12]
 8001c16:	440a      	add	r2, r1
 8001c18:	b292      	uxth	r2, r2
 8001c1a:	89b9      	ldrh	r1, [r7, #12]
 8001c1c:	88f8      	ldrh	r0, [r7, #6]
 8001c1e:	2601      	movs	r6, #1
 8001c20:	9603      	str	r6, [sp, #12]
 8001c22:	f64f 46a0 	movw	r6, #64672	@ 0xfca0
 8001c26:	9602      	str	r6, [sp, #8]
 8001c28:	9201      	str	r2, [sp, #4]
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	462b      	mov	r3, r5
 8001c2e:	4622      	mov	r2, r4
 8001c30:	f7ff fbb0 	bl	8001394 <RA8876_draw_triangle>
			x - (shape_size / 10), head_y + (shape_size / 8), 0xfca0, 1);
}
 8001c34:	bf00      	nop
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c3c:	aaaaaaab 	.word	0xaaaaaaab
 8001c40:	cccccccd 	.word	0xcccccccd

08001c44 <RA8876_SLOT_draw_symbol>:


}

void RA8876_SLOT_draw_symbol(uint16_t x, uint16_t y, uint16_t shape_size,
		uint8_t symbol, uint16_t color, uint8_t filled, uint8_t clear) {
 8001c44:	b590      	push	{r4, r7, lr}
 8001c46:	b089      	sub	sp, #36	@ 0x24
 8001c48:	af04      	add	r7, sp, #16
 8001c4a:	4604      	mov	r4, r0
 8001c4c:	4608      	mov	r0, r1
 8001c4e:	4611      	mov	r1, r2
 8001c50:	461a      	mov	r2, r3
 8001c52:	4623      	mov	r3, r4
 8001c54:	80fb      	strh	r3, [r7, #6]
 8001c56:	4603      	mov	r3, r0
 8001c58:	80bb      	strh	r3, [r7, #4]
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	807b      	strh	r3, [r7, #2]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	707b      	strb	r3, [r7, #1]
	// symbol helper, draw any of the symbols at starting x and y

	// just to clear
	if (clear) {
 8001c62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d011      	beq.n	8001c8e <RA8876_SLOT_draw_symbol+0x4a>
	RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size,
 8001c6a:	88fa      	ldrh	r2, [r7, #6]
 8001c6c:	887b      	ldrh	r3, [r7, #2]
 8001c6e:	4413      	add	r3, r2
 8001c70:	b29c      	uxth	r4, r3
 8001c72:	88ba      	ldrh	r2, [r7, #4]
 8001c74:	887b      	ldrh	r3, [r7, #2]
 8001c76:	4413      	add	r3, r2
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	88b9      	ldrh	r1, [r7, #4]
 8001c7c:	88f8      	ldrh	r0, [r7, #6]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	9201      	str	r2, [sp, #4]
 8001c82:	f642 0241 	movw	r2, #10305	@ 0x2841
 8001c86:	9200      	str	r2, [sp, #0]
 8001c88:	4622      	mov	r2, r4
 8001c8a:	f7ff fbdf 	bl	800144c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
	}
	switch (symbol) {
 8001c8e:	787b      	ldrb	r3, [r7, #1]
 8001c90:	3b01      	subs	r3, #1
 8001c92:	2b07      	cmp	r3, #7
 8001c94:	f200 80c2 	bhi.w	8001e1c <RA8876_SLOT_draw_symbol+0x1d8>
 8001c98:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca0 <RA8876_SLOT_draw_symbol+0x5c>)
 8001c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9e:	bf00      	nop
 8001ca0:	08001cc1 	.word	0x08001cc1
 8001ca4:	08001cf3 	.word	0x08001cf3
 8001ca8:	08001d49 	.word	0x08001d49
 8001cac:	08001d7d 	.word	0x08001d7d
 8001cb0:	08001e1d 	.word	0x08001e1d
 8001cb4:	08001da7 	.word	0x08001da7
 8001cb8:	08001dd1 	.word	0x08001dd1
 8001cbc:	08001df7 	.word	0x08001df7
	case CIRCLE:

		y = y + shape_size / 2;
 8001cc0:	887b      	ldrh	r3, [r7, #2]
 8001cc2:	085b      	lsrs	r3, r3, #1
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	88bb      	ldrh	r3, [r7, #4]
 8001cc8:	4413      	add	r3, r2
 8001cca:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001ccc:	887b      	ldrh	r3, [r7, #2]
 8001cce:	085b      	lsrs	r3, r3, #1
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	88fb      	ldrh	r3, [r7, #6]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_circle(x, y, shape_size / 2, color, filled);
 8001cd8:	887b      	ldrh	r3, [r7, #2]
 8001cda:	085b      	lsrs	r3, r3, #1
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	8c3c      	ldrh	r4, [r7, #32]
 8001ce0:	88b9      	ldrh	r1, [r7, #4]
 8001ce2:	88f8      	ldrh	r0, [r7, #6]
 8001ce4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	4623      	mov	r3, r4
 8001cec:	f7ff fa94 	bl	8001218 <RA8876_draw_circle>
		break;
 8001cf0:	e0a8      	b.n	8001e44 <RA8876_SLOT_draw_symbol+0x200>
	case TRIANGLE:
		x = x + shape_size / 2;
 8001cf2:	887b      	ldrh	r3, [r7, #2]
 8001cf4:	085b      	lsrs	r3, r3, #1
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	80fb      	strh	r3, [r7, #6]

		uint16_t x_2 = x - shape_size / 2;
 8001cfe:	887b      	ldrh	r3, [r7, #2]
 8001d00:	085b      	lsrs	r3, r3, #1
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	88fa      	ldrh	r2, [r7, #6]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	81fb      	strh	r3, [r7, #14]
		uint16_t y_2 = y + shape_size;
 8001d0a:	88ba      	ldrh	r2, [r7, #4]
 8001d0c:	887b      	ldrh	r3, [r7, #2]
 8001d0e:	4413      	add	r3, r2
 8001d10:	81bb      	strh	r3, [r7, #12]
		uint16_t x_3 = x + shape_size / 2;
 8001d12:	887b      	ldrh	r3, [r7, #2]
 8001d14:	085b      	lsrs	r3, r3, #1
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	88fb      	ldrh	r3, [r7, #6]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	817b      	strh	r3, [r7, #10]
		uint16_t y_3 = y + shape_size;
 8001d1e:	88ba      	ldrh	r2, [r7, #4]
 8001d20:	887b      	ldrh	r3, [r7, #2]
 8001d22:	4413      	add	r3, r2
 8001d24:	813b      	strh	r3, [r7, #8]

		RA8876_draw_triangle(x, y, x_2, y_2, x_3, y_3, color, filled);
 8001d26:	89bc      	ldrh	r4, [r7, #12]
 8001d28:	89fa      	ldrh	r2, [r7, #14]
 8001d2a:	88b9      	ldrh	r1, [r7, #4]
 8001d2c:	88f8      	ldrh	r0, [r7, #6]
 8001d2e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d32:	9303      	str	r3, [sp, #12]
 8001d34:	8c3b      	ldrh	r3, [r7, #32]
 8001d36:	9302      	str	r3, [sp, #8]
 8001d38:	893b      	ldrh	r3, [r7, #8]
 8001d3a:	9301      	str	r3, [sp, #4]
 8001d3c:	897b      	ldrh	r3, [r7, #10]
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	4623      	mov	r3, r4
 8001d42:	f7ff fb27 	bl	8001394 <RA8876_draw_triangle>
		break;
 8001d46:	e07d      	b.n	8001e44 <RA8876_SLOT_draw_symbol+0x200>
	case DIAMOND:
		x = x + shape_size / 2;
 8001d48:	887b      	ldrh	r3, [r7, #2]
 8001d4a:	085b      	lsrs	r3, r3, #1
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	88fb      	ldrh	r3, [r7, #6]
 8001d50:	4413      	add	r3, r2
 8001d52:	80fb      	strh	r3, [r7, #6]
		y = y + shape_size / 2;
 8001d54:	887b      	ldrh	r3, [r7, #2]
 8001d56:	085b      	lsrs	r3, r3, #1
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	88bb      	ldrh	r3, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	80bb      	strh	r3, [r7, #4]

		RA8876_draw_diamond(x, y, shape_size, shape_size, color, filled);
 8001d60:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	887c      	ldrh	r4, [r7, #2]
 8001d68:	887a      	ldrh	r2, [r7, #2]
 8001d6a:	88b9      	ldrh	r1, [r7, #4]
 8001d6c:	88f8      	ldrh	r0, [r7, #6]
 8001d6e:	9301      	str	r3, [sp, #4]
 8001d70:	8c3b      	ldrh	r3, [r7, #32]
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	4623      	mov	r3, r4
 8001d76:	f7ff fac1 	bl	80012fc <RA8876_draw_diamond>
		break;
 8001d7a:	e063      	b.n	8001e44 <RA8876_SLOT_draw_symbol+0x200>
	case PACMAN:
		y = y + shape_size / 2;
 8001d7c:	887b      	ldrh	r3, [r7, #2]
 8001d7e:	085b      	lsrs	r3, r3, #1
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	88bb      	ldrh	r3, [r7, #4]
 8001d84:	4413      	add	r3, r2
 8001d86:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001d88:	887b      	ldrh	r3, [r7, #2]
 8001d8a:	085b      	lsrs	r3, r3, #1
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	88fb      	ldrh	r3, [r7, #6]
 8001d90:	4413      	add	r3, r2
 8001d92:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_pacman(x, y, shape_size / 2);
 8001d94:	887b      	ldrh	r3, [r7, #2]
 8001d96:	085b      	lsrs	r3, r3, #1
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	88b9      	ldrh	r1, [r7, #4]
 8001d9c:	88fb      	ldrh	r3, [r7, #6]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fd80 	bl	80018a4 <RA8876_draw_pacman>
		break;
 8001da4:	e04e      	b.n	8001e44 <RA8876_SLOT_draw_symbol+0x200>
	case SNOWMAN:
		y = y + shape_size / 2;
 8001da6:	887b      	ldrh	r3, [r7, #2]
 8001da8:	085b      	lsrs	r3, r3, #1
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	88bb      	ldrh	r3, [r7, #4]
 8001dae:	4413      	add	r3, r2
 8001db0:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001db2:	887b      	ldrh	r3, [r7, #2]
 8001db4:	085b      	lsrs	r3, r3, #1
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	88fb      	ldrh	r3, [r7, #6]
 8001dba:	4413      	add	r3, r2
 8001dbc:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_snowman(x, y, shape_size / 2);
 8001dbe:	887b      	ldrh	r3, [r7, #2]
 8001dc0:	085b      	lsrs	r3, r3, #1
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	88b9      	ldrh	r1, [r7, #4]
 8001dc6:	88fb      	ldrh	r3, [r7, #6]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fe97 	bl	8001afc <RA8876_draw_snowman>
		break;
 8001dce:	e039      	b.n	8001e44 <RA8876_SLOT_draw_symbol+0x200>
	case PRESENT:
		y = y + shape_size / 2;
 8001dd0:	887b      	ldrh	r3, [r7, #2]
 8001dd2:	085b      	lsrs	r3, r3, #1
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	88bb      	ldrh	r3, [r7, #4]
 8001dd8:	4413      	add	r3, r2
 8001dda:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	085b      	lsrs	r3, r3, #1
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	4413      	add	r3, r2
 8001de6:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_present(x, y, shape_size);
 8001de8:	887a      	ldrh	r2, [r7, #2]
 8001dea:	88b9      	ldrh	r1, [r7, #4]
 8001dec:	88fb      	ldrh	r3, [r7, #6]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fe14 	bl	8001a1c <RA8876_draw_present>
		break;
 8001df4:	e026      	b.n	8001e44 <RA8876_SLOT_draw_symbol+0x200>
	case TREE:
		y = y + shape_size / 2;
 8001df6:	887b      	ldrh	r3, [r7, #2]
 8001df8:	085b      	lsrs	r3, r3, #1
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	88bb      	ldrh	r3, [r7, #4]
 8001dfe:	4413      	add	r3, r2
 8001e00:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001e02:	887b      	ldrh	r3, [r7, #2]
 8001e04:	085b      	lsrs	r3, r3, #1
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	88fb      	ldrh	r3, [r7, #6]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_tree(x, y, shape_size);
 8001e0e:	887a      	ldrh	r2, [r7, #2]
 8001e10:	88b9      	ldrh	r1, [r7, #4]
 8001e12:	88fb      	ldrh	r3, [r7, #6]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fda1 	bl	800195c <RA8876_draw_tree>
		break;
 8001e1a:	e013      	b.n	8001e44 <RA8876_SLOT_draw_symbol+0x200>
	default:
		RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size, color,
 8001e1c:	88fa      	ldrh	r2, [r7, #6]
 8001e1e:	887b      	ldrh	r3, [r7, #2]
 8001e20:	4413      	add	r3, r2
 8001e22:	b29c      	uxth	r4, r3
 8001e24:	88ba      	ldrh	r2, [r7, #4]
 8001e26:	887b      	ldrh	r3, [r7, #2]
 8001e28:	4413      	add	r3, r2
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	88b9      	ldrh	r1, [r7, #4]
 8001e2e:	88f8      	ldrh	r0, [r7, #6]
 8001e30:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	8c3b      	ldrh	r3, [r7, #32]
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	4622      	mov	r2, r4
 8001e3e:	f7ff fb05 	bl	800144c <RA8876_draw_rectangle>
				filled);

	}
}
 8001e42:	bf00      	nop
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd90      	pop	{r4, r7, pc}

08001e4c <RA8876_fill_gradient_128x128>:
void RA8876_fill_gradient_128x128(uint16_t *arr, uint16_t c1, uint16_t c2) {
 8001e4c:	b480      	push	{r7}
 8001e4e:	b093      	sub	sp, #76	@ 0x4c
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	807b      	strh	r3, [r7, #2]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	803b      	strh	r3, [r7, #0]
	static const int8_t map[4] = { -2, 1, 2, -1 };

	int r1 = (c1 & 0xF800) >> 8;
 8001e5c:	887b      	ldrh	r3, [r7, #2]
 8001e5e:	121b      	asrs	r3, r3, #8
 8001e60:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001e64:	633b      	str	r3, [r7, #48]	@ 0x30
	int g1 = (c1 & 0x07E0) >> 3;
 8001e66:	887b      	ldrh	r3, [r7, #2]
 8001e68:	10db      	asrs	r3, r3, #3
 8001e6a:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int b1 = (c1 & 0x001F) << 3;
 8001e70:	887b      	ldrh	r3, [r7, #2]
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	62bb      	str	r3, [r7, #40]	@ 0x28

	int r2 = (c2 & 0xF800) >> 8;
 8001e78:	883b      	ldrh	r3, [r7, #0]
 8001e7a:	121b      	asrs	r3, r3, #8
 8001e7c:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
	int g2 = (c2 & 0x07E0) >> 3;
 8001e82:	883b      	ldrh	r3, [r7, #0]
 8001e84:	10db      	asrs	r3, r3, #3
 8001e86:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001e8a:	623b      	str	r3, [r7, #32]
	int b2 = (c2 & 0x001F) << 3;
 8001e8c:	883b      	ldrh	r3, [r7, #0]
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	61fb      	str	r3, [r7, #28]

	for (int y = 0; y < 128; y++) {
 8001e94:	2300      	movs	r3, #0
 8001e96:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e98:	e093      	b.n	8001fc2 <RA8876_fill_gradient_128x128+0x176>
		int ry = r1 + ((r2 - r1) * y) / 127;
 8001e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ea2:	fb02 f303 	mul.w	r3, r2, r3
 8001ea6:	4a4c      	ldr	r2, [pc, #304]	@ (8001fd8 <RA8876_fill_gradient_128x128+0x18c>)
 8001ea8:	fb82 1203 	smull	r1, r2, r2, r3
 8001eac:	441a      	add	r2, r3
 8001eae:	1192      	asrs	r2, r2, #6
 8001eb0:	17db      	asrs	r3, r3, #31
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001eb6:	4413      	add	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
		int gy = g1 + ((g2 - g1) * y) / 127;
 8001eba:	6a3a      	ldr	r2, [r7, #32]
 8001ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ec2:	fb02 f303 	mul.w	r3, r2, r3
 8001ec6:	4a44      	ldr	r2, [pc, #272]	@ (8001fd8 <RA8876_fill_gradient_128x128+0x18c>)
 8001ec8:	fb82 1203 	smull	r1, r2, r2, r3
 8001ecc:	441a      	add	r2, r3
 8001ece:	1192      	asrs	r2, r2, #6
 8001ed0:	17db      	asrs	r3, r3, #31
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ed6:	4413      	add	r3, r2
 8001ed8:	617b      	str	r3, [r7, #20]
		int by = b1 + ((b2 - b1) * y) / 127;
 8001eda:	69fa      	ldr	r2, [r7, #28]
 8001edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ee2:	fb02 f303 	mul.w	r3, r2, r3
 8001ee6:	4a3c      	ldr	r2, [pc, #240]	@ (8001fd8 <RA8876_fill_gradient_128x128+0x18c>)
 8001ee8:	fb82 1203 	smull	r1, r2, r2, r3
 8001eec:	441a      	add	r2, r3
 8001eee:	1192      	asrs	r2, r2, #6
 8001ef0:	17db      	asrs	r3, r3, #31
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ef6:	4413      	add	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]

		for (int x = 0; x < 128; x++) {
 8001efa:	2300      	movs	r3, #0
 8001efc:	643b      	str	r3, [r7, #64]	@ 0x40
 8001efe:	e05a      	b.n	8001fb6 <RA8876_fill_gradient_128x128+0x16a>
			int d = map[((y & 1) << 1) | (x & 1)];
 8001f00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	f003 0202 	and.w	r2, r3, #2
 8001f08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	4a32      	ldr	r2, [pc, #200]	@ (8001fdc <RA8876_fill_gradient_128x128+0x190>)
 8001f12:	56d3      	ldrsb	r3, [r2, r3]
 8001f14:	60fb      	str	r3, [r7, #12]

			int r = ry + d;
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
			int g = gy + d;
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4413      	add	r3, r2
 8001f24:	63bb      	str	r3, [r7, #56]	@ 0x38
			int b = by + d;
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	637b      	str	r3, [r7, #52]	@ 0x34

			if (r < 0)
 8001f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	da02      	bge.n	8001f3a <RA8876_fill_gradient_128x128+0xee>
				r = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f38:	e004      	b.n	8001f44 <RA8876_fill_gradient_128x128+0xf8>
			else if (r > 255)
 8001f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f3c:	2bff      	cmp	r3, #255	@ 0xff
 8001f3e:	dd01      	ble.n	8001f44 <RA8876_fill_gradient_128x128+0xf8>
				r = 255;
 8001f40:	23ff      	movs	r3, #255	@ 0xff
 8001f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (g < 0)
 8001f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da02      	bge.n	8001f50 <RA8876_fill_gradient_128x128+0x104>
				g = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f4e:	e004      	b.n	8001f5a <RA8876_fill_gradient_128x128+0x10e>
			else if (g > 255)
 8001f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f52:	2bff      	cmp	r3, #255	@ 0xff
 8001f54:	dd01      	ble.n	8001f5a <RA8876_fill_gradient_128x128+0x10e>
				g = 255;
 8001f56:	23ff      	movs	r3, #255	@ 0xff
 8001f58:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (b < 0)
 8001f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	da02      	bge.n	8001f66 <RA8876_fill_gradient_128x128+0x11a>
				b = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f64:	e004      	b.n	8001f70 <RA8876_fill_gradient_128x128+0x124>
			else if (b > 255)
 8001f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f68:	2bff      	cmp	r3, #255	@ 0xff
 8001f6a:	dd01      	ble.n	8001f70 <RA8876_fill_gradient_128x128+0x124>
				b = 255;
 8001f6c:	23ff      	movs	r3, #255	@ 0xff
 8001f6e:	637b      	str	r3, [r7, #52]	@ 0x34

			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	b21b      	sxth	r3, r3
 8001f78:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001f7c:	f023 0307 	bic.w	r3, r3, #7
 8001f80:	b21a      	sxth	r2, r3
 8001f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f84:	b21b      	sxth	r3, r3
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	b21b      	sxth	r3, r3
 8001f8a:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001f8e:	b21b      	sxth	r3, r3
 8001f90:	4313      	orrs	r3, r2
 8001f92:	b21a      	sxth	r2, r3
					| (b >> 3));
 8001f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f96:	10db      	asrs	r3, r3, #3
 8001f98:	b21b      	sxth	r3, r3
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	b219      	sxth	r1, r3
			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001f9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fa0:	01da      	lsls	r2, r3, #7
 8001fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa4:	4413      	add	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	4413      	add	r3, r2
 8001fac:	b28a      	uxth	r2, r1
 8001fae:	801a      	strh	r2, [r3, #0]
		for (int x = 0; x < 128; x++) {
 8001fb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8001fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fba:	dda1      	ble.n	8001f00 <RA8876_fill_gradient_128x128+0xb4>
	for (int y = 0; y < 128; y++) {
 8001fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fc6:	f77f af68 	ble.w	8001e9a <RA8876_fill_gradient_128x128+0x4e>
		}
	}
}
 8001fca:	bf00      	nop
 8001fcc:	bf00      	nop
 8001fce:	374c      	adds	r7, #76	@ 0x4c
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	81020409 	.word	0x81020409
 8001fdc:	0800ad6c 	.word	0x0800ad6c

08001fe0 <RA8876_fill_bottom_gradient>:
void RA8876_fill_bottom_gradient() {
 8001fe0:	b5b0      	push	{r4, r5, r7, lr}
 8001fe2:	b08c      	sub	sp, #48	@ 0x30
 8001fe4:	af04      	add	r7, sp, #16
	static uint16_t animBuffer[128 * 128];

	// first gradient is the top and bottom
	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_PRIMARY_COLOR,
 8001fe6:	f44f 4238 	mov.w	r2, #47104	@ 0xb800
 8001fea:	f642 0141 	movw	r1, #10305	@ 0x2841
 8001fee:	4859      	ldr	r0, [pc, #356]	@ (8002154 <RA8876_fill_bottom_gradient+0x174>)
 8001ff0:	f7ff ff2c 	bl	8001e4c <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_SECONDARY_COLOR);
	for (int i = 0; i < 8; i++) {
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
 8001ff8:	e00f      	b.n	800201a <RA8876_fill_bottom_gradient+0x3a>
		RA8876_draw_image_BTE((i * 128), 600 - 128, 128, 128, animBuffer);
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	01db      	lsls	r3, r3, #7
 8002000:	b29b      	uxth	r3, r3
 8002002:	b218      	sxth	r0, r3
 8002004:	4b53      	ldr	r3, [pc, #332]	@ (8002154 <RA8876_fill_bottom_gradient+0x174>)
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2380      	movs	r3, #128	@ 0x80
 800200a:	2280      	movs	r2, #128	@ 0x80
 800200c:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8002010:	f7ff fa80 	bl	8001514 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	3301      	adds	r3, #1
 8002018:	61fb      	str	r3, [r7, #28]
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	2b07      	cmp	r3, #7
 800201e:	ddec      	ble.n	8001ffa <RA8876_fill_bottom_gradient+0x1a>


	}

	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_SECONDARY_COLOR,
 8002020:	f642 0241 	movw	r2, #10305	@ 0x2841
 8002024:	f44f 4138 	mov.w	r1, #47104	@ 0xb800
 8002028:	484a      	ldr	r0, [pc, #296]	@ (8002154 <RA8876_fill_bottom_gradient+0x174>)
 800202a:	f7ff ff0f 	bl	8001e4c <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_PRIMARY_COLOR);
	for (int i = 0; i < 8; i++) {
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
 8002032:	e00e      	b.n	8002052 <RA8876_fill_bottom_gradient+0x72>
		RA8876_draw_image_BTE(i * 128, 0, 128, 128, animBuffer
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	b29b      	uxth	r3, r3
 8002038:	01db      	lsls	r3, r3, #7
 800203a:	b29b      	uxth	r3, r3
 800203c:	b218      	sxth	r0, r3
 800203e:	4b45      	ldr	r3, [pc, #276]	@ (8002154 <RA8876_fill_bottom_gradient+0x174>)
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	2380      	movs	r3, #128	@ 0x80
 8002044:	2280      	movs	r2, #128	@ 0x80
 8002046:	2100      	movs	r1, #0
 8002048:	f7ff fa64 	bl	8001514 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	3301      	adds	r3, #1
 8002050:	61bb      	str	r3, [r7, #24]
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	2b07      	cmp	r3, #7
 8002056:	dded      	ble.n	8002034 <RA8876_fill_bottom_gradient+0x54>
);

	}
	int size = 32;
 8002058:	2320      	movs	r3, #32
 800205a:	60fb      	str	r3, [r7, #12]
	uint8_t symbols[4] = { PRESENT, SNOWMAN, DIAMOND, TREE, };
 800205c:	4b3e      	ldr	r3, [pc, #248]	@ (8002158 <RA8876_fill_bottom_gradient+0x178>)
 800205e:	60bb      	str	r3, [r7, #8]
	uint16_t symbol = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	82fb      	strh	r3, [r7, #22]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8002064:	4a3d      	ldr	r2, [pc, #244]	@ (800215c <RA8876_fill_bottom_gradient+0x17c>)
 8002066:	463b      	mov	r3, r7
 8002068:	e892 0003 	ldmia.w	r2, {r0, r1}
 800206c:	6018      	str	r0, [r3, #0]
 800206e:	3304      	adds	r3, #4
 8002070:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	uint16_t color = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	e063      	b.n	8002144 <RA8876_fill_bottom_gradient+0x164>
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 600 - 64 - (size / 2),
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	b29b      	uxth	r3, r3
 8002080:	019b      	lsls	r3, r3, #6
 8002082:	b29a      	uxth	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	0fd9      	lsrs	r1, r3, #31
 8002088:	440b      	add	r3, r1
 800208a:	105b      	asrs	r3, r3, #1
 800208c:	b29b      	uxth	r3, r3
 800208e:	4413      	add	r3, r2
 8002090:	b298      	uxth	r0, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	0fda      	lsrs	r2, r3, #31
 8002096:	4413      	add	r3, r2
 8002098:	105b      	asrs	r3, r3, #1
 800209a:	425b      	negs	r3, r3
 800209c:	b29b      	uxth	r3, r3
 800209e:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 80020a2:	b299      	uxth	r1, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	8afb      	ldrh	r3, [r7, #22]
 80020aa:	3320      	adds	r3, #32
 80020ac:	443b      	add	r3, r7
 80020ae:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 80020b2:	8abb      	ldrh	r3, [r7, #20]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	3320      	adds	r3, #32
 80020b8:	443b      	add	r3, r7
 80020ba:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80020be:	2500      	movs	r5, #0
 80020c0:	9502      	str	r5, [sp, #8]
 80020c2:	2501      	movs	r5, #1
 80020c4:	9501      	str	r5, [sp, #4]
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	4623      	mov	r3, r4
 80020ca:	f7ff fdbb 	bl	8001c44 <RA8876_SLOT_draw_symbol>
				size, symbols[symbol], colors[color], 1, 0);
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 64 - (size / 2),
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	019b      	lsls	r3, r3, #6
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	0fd9      	lsrs	r1, r3, #31
 80020da:	440b      	add	r3, r1
 80020dc:	105b      	asrs	r3, r3, #1
 80020de:	b29b      	uxth	r3, r3
 80020e0:	4413      	add	r3, r2
 80020e2:	b298      	uxth	r0, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	0fda      	lsrs	r2, r3, #31
 80020e8:	4413      	add	r3, r2
 80020ea:	105b      	asrs	r3, r3, #1
 80020ec:	425b      	negs	r3, r3
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	3340      	adds	r3, #64	@ 0x40
 80020f2:	b299      	uxth	r1, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	8afb      	ldrh	r3, [r7, #22]
 80020fa:	3320      	adds	r3, #32
 80020fc:	443b      	add	r3, r7
 80020fe:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8002102:	8abb      	ldrh	r3, [r7, #20]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	3320      	adds	r3, #32
 8002108:	443b      	add	r3, r7
 800210a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800210e:	2500      	movs	r5, #0
 8002110:	9502      	str	r5, [sp, #8]
 8002112:	2501      	movs	r5, #1
 8002114:	9501      	str	r5, [sp, #4]
 8002116:	9300      	str	r3, [sp, #0]
 8002118:	4623      	mov	r3, r4
 800211a:	f7ff fd93 	bl	8001c44 <RA8876_SLOT_draw_symbol>
				size,
				symbols[symbol], colors[color], 1, 0);
		symbol++;
 800211e:	8afb      	ldrh	r3, [r7, #22]
 8002120:	3301      	adds	r3, #1
 8002122:	82fb      	strh	r3, [r7, #22]
		if (symbol > 3) {
 8002124:	8afb      	ldrh	r3, [r7, #22]
 8002126:	2b03      	cmp	r3, #3
 8002128:	d901      	bls.n	800212e <RA8876_fill_bottom_gradient+0x14e>
			symbol = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	82fb      	strh	r3, [r7, #22]
		}
		color++;
 800212e:	8abb      	ldrh	r3, [r7, #20]
 8002130:	3301      	adds	r3, #1
 8002132:	82bb      	strh	r3, [r7, #20]
		if (color > 2) {
 8002134:	8abb      	ldrh	r3, [r7, #20]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <RA8876_fill_bottom_gradient+0x15e>
			color = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	3301      	adds	r3, #1
 8002142:	613b      	str	r3, [r7, #16]
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	2b0f      	cmp	r3, #15
 8002148:	dd98      	ble.n	800207c <RA8876_fill_bottom_gradient+0x9c>
		}
	}
}
 800214a:	bf00      	nop
 800214c:	bf00      	nop
 800214e:	3720      	adds	r7, #32
 8002150:	46bd      	mov	sp, r7
 8002152:	bdb0      	pop	{r4, r5, r7, pc}
 8002154:	200000a0 	.word	0x200000a0
 8002158:	08030607 	.word	0x08030607
 800215c:	0800aacc 	.word	0x0800aacc

08002160 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002164:	4a10      	ldr	r2, [pc, #64]	@ (80021a8 <MX_FREERTOS_Init+0x48>)
 8002166:	2100      	movs	r1, #0
 8002168:	4810      	ldr	r0, [pc, #64]	@ (80021ac <MX_FREERTOS_Init+0x4c>)
 800216a:	f004 fc63 	bl	8006a34 <osThreadNew>
 800216e:	4603      	mov	r3, r0
 8002170:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <MX_FREERTOS_Init+0x50>)
 8002172:	6013      	str	r3, [r2, #0]

  /* creation of main_display */
  main_displayHandle = osThreadNew(main_display_task, NULL, &main_display_attributes);
 8002174:	4a0f      	ldr	r2, [pc, #60]	@ (80021b4 <MX_FREERTOS_Init+0x54>)
 8002176:	2100      	movs	r1, #0
 8002178:	480f      	ldr	r0, [pc, #60]	@ (80021b8 <MX_FREERTOS_Init+0x58>)
 800217a:	f004 fc5b 	bl	8006a34 <osThreadNew>
 800217e:	4603      	mov	r3, r0
 8002180:	4a0e      	ldr	r2, [pc, #56]	@ (80021bc <MX_FREERTOS_Init+0x5c>)
 8002182:	6013      	str	r3, [r2, #0]

  /* creation of buttons */
  buttonsHandle = osThreadNew(buttons_task, NULL, &buttons_attributes);
 8002184:	4a0e      	ldr	r2, [pc, #56]	@ (80021c0 <MX_FREERTOS_Init+0x60>)
 8002186:	2100      	movs	r1, #0
 8002188:	480e      	ldr	r0, [pc, #56]	@ (80021c4 <MX_FREERTOS_Init+0x64>)
 800218a:	f004 fc53 	bl	8006a34 <osThreadNew>
 800218e:	4603      	mov	r3, r0
 8002190:	4a0d      	ldr	r2, [pc, #52]	@ (80021c8 <MX_FREERTOS_Init+0x68>)
 8002192:	6013      	str	r3, [r2, #0]

  /* creation of controlDisplay */
  controlDisplayHandle = osThreadNew(control_display, NULL, &controlDisplay_attributes);
 8002194:	4a0d      	ldr	r2, [pc, #52]	@ (80021cc <MX_FREERTOS_Init+0x6c>)
 8002196:	2100      	movs	r1, #0
 8002198:	480d      	ldr	r0, [pc, #52]	@ (80021d0 <MX_FREERTOS_Init+0x70>)
 800219a:	f004 fc4b 	bl	8006a34 <osThreadNew>
 800219e:	4603      	mov	r3, r0
 80021a0:	4a0c      	ldr	r2, [pc, #48]	@ (80021d4 <MX_FREERTOS_Init+0x74>)
 80021a2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	0800ad70 	.word	0x0800ad70
 80021ac:	080021d9 	.word	0x080021d9
 80021b0:	200080b0 	.word	0x200080b0
 80021b4:	0800ad94 	.word	0x0800ad94
 80021b8:	08002281 	.word	0x08002281
 80021bc:	200080b4 	.word	0x200080b4
 80021c0:	0800adb8 	.word	0x0800adb8
 80021c4:	080024a5 	.word	0x080024a5
 80021c8:	200080b8 	.word	0x200080b8
 80021cc:	0800addc 	.word	0x0800addc
 80021d0:	0800259d 	.word	0x0800259d
 80021d4:	200080bc 	.word	0x200080bc

080021d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b088      	sub	sp, #32
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	// goal
	char pressed_keys[20];
	char pressed_key = ' ';
 80021e0:	2320      	movs	r3, #32
 80021e2:	77fb      	strb	r3, [r7, #31]
	for (;;)
  {
		KeypadGetKey(&pressed_keys);
 80021e4:	f107 0308 	add.w	r3, r7, #8
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe fc1f 	bl	8000a2c <KeypadGetKey>
		pressed_key = pressed_keys[0];
 80021ee:	7a3b      	ldrb	r3, [r7, #8]
 80021f0:	77fb      	strb	r3, [r7, #31]
		switch (GameState) {
 80021f2:	4b21      	ldr	r3, [pc, #132]	@ (8002278 <StartDefaultTask+0xa0>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b03      	cmp	r3, #3
 80021f8:	d002      	beq.n	8002200 <StartDefaultTask+0x28>
 80021fa:	2b0d      	cmp	r3, #13
 80021fc:	d028      	beq.n	8002250 <StartDefaultTask+0x78>
 80021fe:	e032      	b.n	8002266 <StartDefaultTask+0x8e>
		case SlotIdle:
			if (HAL_GPIO_ReadPin(stop_btn_0_GPIO_Port, stop_btn_0_Pin)) {
 8002200:	2102      	movs	r1, #2
 8002202:	481e      	ldr	r0, [pc, #120]	@ (800227c <StartDefaultTask+0xa4>)
 8002204:	f001 ff08 	bl	8004018 <HAL_GPIO_ReadPin>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d002      	beq.n	8002214 <StartDefaultTask+0x3c>
				GameState = SlotGameStart;
 800220e:	4b1a      	ldr	r3, [pc, #104]	@ (8002278 <StartDefaultTask+0xa0>)
 8002210:	2204      	movs	r2, #4
 8002212:	701a      	strb	r2, [r3, #0]
			}
			// the control display is always in the menu dialog during IDLE
			// we have to always elevate the prio of the control to make it snappy
			switch (pressed_key) {
 8002214:	7ffb      	ldrb	r3, [r7, #31]
 8002216:	2b33      	cmp	r3, #51	@ 0x33
 8002218:	d012      	beq.n	8002240 <StartDefaultTask+0x68>
 800221a:	2b33      	cmp	r3, #51	@ 0x33
 800221c:	dc16      	bgt.n	800224c <StartDefaultTask+0x74>
 800221e:	2b31      	cmp	r3, #49	@ 0x31
 8002220:	d002      	beq.n	8002228 <StartDefaultTask+0x50>
 8002222:	2b32      	cmp	r3, #50	@ 0x32
 8002224:	d006      	beq.n	8002234 <StartDefaultTask+0x5c>
			case '3':
				elevate_control_task();
				GameState = SlotUIDrawWinRate;
				break;
			default:
				break;
 8002226:	e011      	b.n	800224c <StartDefaultTask+0x74>
				elevate_control_task();
 8002228:	f000 fc1c 	bl	8002a64 <elevate_control_task>
				GameState = SlotUIDrawAudio;
 800222c:	4b12      	ldr	r3, [pc, #72]	@ (8002278 <StartDefaultTask+0xa0>)
 800222e:	220b      	movs	r2, #11
 8002230:	701a      	strb	r2, [r3, #0]
				break;
 8002232:	e00c      	b.n	800224e <StartDefaultTask+0x76>
				elevate_control_task();
 8002234:	f000 fc16 	bl	8002a64 <elevate_control_task>
				GameState = SlotUIDrawStats;
 8002238:	4b0f      	ldr	r3, [pc, #60]	@ (8002278 <StartDefaultTask+0xa0>)
 800223a:	220a      	movs	r2, #10
 800223c:	701a      	strb	r2, [r3, #0]
				break;
 800223e:	e006      	b.n	800224e <StartDefaultTask+0x76>
				elevate_control_task();
 8002240:	f000 fc10 	bl	8002a64 <elevate_control_task>
				GameState = SlotUIDrawWinRate;
 8002244:	4b0c      	ldr	r3, [pc, #48]	@ (8002278 <StartDefaultTask+0xa0>)
 8002246:	2208      	movs	r2, #8
 8002248:	701a      	strb	r2, [r3, #0]
				break;
 800224a:	e000      	b.n	800224e <StartDefaultTask+0x76>
				break;
 800224c:	bf00      	nop
			}
			break;
 800224e:	e00e      	b.n	800226e <StartDefaultTask+0x96>
			// for all control display pages, that are only info
		case SlotWaitForOk:
			switch (pressed_key) {
 8002250:	7ffb      	ldrb	r3, [r7, #31]
 8002252:	2b41      	cmp	r3, #65	@ 0x41
 8002254:	d105      	bne.n	8002262 <StartDefaultTask+0x8a>
			case 'A':
				GameState = SlotIdle;
 8002256:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <StartDefaultTask+0xa0>)
 8002258:	2203      	movs	r2, #3
 800225a:	701a      	strb	r2, [r3, #0]
				elevate_main_display_task();
 800225c:	f000 fc16 	bl	8002a8c <elevate_main_display_task>
				break;
 8002260:	e000      	b.n	8002264 <StartDefaultTask+0x8c>
			default:
				break;
 8002262:	bf00      	nop
			}
			break;
 8002264:	e003      	b.n	800226e <StartDefaultTask+0x96>
		default:
			osDelay(100);
 8002266:	2064      	movs	r0, #100	@ 0x64
 8002268:	f004 fca0 	bl	8006bac <osDelay>
			break;
 800226c:	bf00      	nop
		}
		osDelay(50);
 800226e:	2032      	movs	r0, #50	@ 0x32
 8002270:	f004 fc9c 	bl	8006bac <osDelay>
		KeypadGetKey(&pressed_keys);
 8002274:	e7b6      	b.n	80021e4 <StartDefaultTask+0xc>
 8002276:	bf00      	nop
 8002278:	200080a0 	.word	0x200080a0
 800227c:	40020000 	.word	0x40020000

08002280 <main_display_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main_display_task */
void main_display_task(void *argument)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main_display_task */
  /* Infinite loop */
	// first reset stuff
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin,
 8002288:	2200      	movs	r2, #0
 800228a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800228e:	487e      	ldr	r0, [pc, #504]	@ (8002488 <main_display_task+0x208>)
 8002290:	f001 feda 	bl	8004048 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	osDelay(50);
 8002294:	2032      	movs	r0, #50	@ 0x32
 8002296:	f004 fc89 	bl	8006bac <osDelay>
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin, GPIO_PIN_SET);
 800229a:	2201      	movs	r2, #1
 800229c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022a0:	4879      	ldr	r0, [pc, #484]	@ (8002488 <main_display_task+0x208>)
 80022a2:	f001 fed1 	bl	8004048 <HAL_GPIO_WritePin>
	osDelay(200);
 80022a6:	20c8      	movs	r0, #200	@ 0xc8
 80022a8:	f004 fc80 	bl	8006bac <osDelay>

	uint8_t initialised = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	77fb      	strb	r3, [r7, #31]
	int ran_symbol = 1;
 80022b0:	2301      	movs	r3, #1
 80022b2:	617b      	str	r3, [r7, #20]
	osDelay(10);
 80022b4:	200a      	movs	r0, #10
 80022b6:	f004 fc79 	bl	8006bac <osDelay>
	uint8_t roll1_symbol = 0;
 80022ba:	2300      	movs	r3, #0
 80022bc:	77bb      	strb	r3, [r7, #30]
	uint8_t roll2_symbol = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	777b      	strb	r3, [r7, #29]
	uint8_t roll3_symbol = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	773b      	strb	r3, [r7, #28]

	uint8_t will_win = 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	76fb      	strb	r3, [r7, #27]
	uint8_t winning_symbol = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	76bb      	strb	r3, [r7, #26]
	uint8_t ACTIVE_SYMBOLS[5] = { SNOWMAN, DIAMOND, PRESENT, TREE,
 80022ce:	4a6f      	ldr	r2, [pc, #444]	@ (800248c <main_display_task+0x20c>)
 80022d0:	f107 030c 	add.w	r3, r7, #12
 80022d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022d8:	6018      	str	r0, [r3, #0]
 80022da:	3304      	adds	r3, #4
 80022dc:	7019      	strb	r1, [r3, #0]
			PACMAN };

	// stop constantly redrawing winning symbols
	uint8_t will_win_draw_helper = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	767b      	strb	r3, [r7, #25]
	uint8_t random_number = 0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	74fb      	strb	r3, [r7, #19]
  for(;;)
  {
		switch (GameState) {
 80022e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002490 <main_display_task+0x210>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	3b03      	subs	r3, #3
 80022ec:	2b04      	cmp	r3, #4
 80022ee:	f200 80c1 	bhi.w	8002474 <main_display_task+0x1f4>
 80022f2:	a201      	add	r2, pc, #4	@ (adr r2, 80022f8 <main_display_task+0x78>)
 80022f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f8:	0800230d 	.word	0x0800230d
 80022fc:	0800237b 	.word	0x0800237b
 8002300:	08002389 	.word	0x08002389
 8002304:	080023b3 	.word	0x080023b3
 8002308:	080023dd 	.word	0x080023dd
		case SlotIdle:
			if (initialised == 0
 800230c:	7ffb      	ldrb	r3, [r7, #31]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10a      	bne.n	8002328 <main_display_task+0xa8>
								&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 8002312:	2108      	movs	r1, #8
 8002314:	485f      	ldr	r0, [pc, #380]	@ (8002494 <main_display_task+0x214>)
 8002316:	f001 fe7f 	bl	8004018 <HAL_GPIO_ReadPin>
 800231a:	4603      	mov	r3, r0
 800231c:	2b01      	cmp	r3, #1
 800231e:	d103      	bne.n	8002328 <main_display_task+0xa8>
			display_wait_Pin) == GPIO_PIN_SET) {
				initialise_main_display();
 8002320:	f000 fd6e 	bl	8002e00 <initialise_main_display>
				initialised = 1;
 8002324:	2301      	movs	r3, #1
 8002326:	77fb      	strb	r3, [r7, #31]
			}

			// only send something over SPI if wait is HIGH, wich means ready
			if (initialised
 8002328:	7ffb      	ldrb	r3, [r7, #31]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d021      	beq.n	8002372 <main_display_task+0xf2>
					&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 800232e:	2108      	movs	r1, #8
 8002330:	4858      	ldr	r0, [pc, #352]	@ (8002494 <main_display_task+0x214>)
 8002332:	f001 fe71 	bl	8004018 <HAL_GPIO_ReadPin>
 8002336:	4603      	mov	r3, r0
 8002338:	2b01      	cmp	r3, #1
 800233a:	d11a      	bne.n	8002372 <main_display_task+0xf2>
							display_wait_Pin) == GPIO_PIN_SET) {
				random_number = (uint8_t) get_random_number(0, 100);
 800233c:	2164      	movs	r1, #100	@ 0x64
 800233e:	2000      	movs	r0, #0
 8002340:	f000 fdac 	bl	8002e9c <get_random_number>
 8002344:	4603      	mov	r3, r0
 8002346:	74fb      	strb	r3, [r7, #19]
				will_win = random_number <= win_rate_percent;
 8002348:	4b53      	ldr	r3, [pc, #332]	@ (8002498 <main_display_task+0x218>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	7cfa      	ldrb	r2, [r7, #19]
 800234e:	429a      	cmp	r2, r3
 8002350:	bf94      	ite	ls
 8002352:	2301      	movls	r3, #1
 8002354:	2300      	movhi	r3, #0
 8002356:	b2db      	uxtb	r3, r3
 8002358:	76fb      	strb	r3, [r7, #27]
				random_number = (uint8_t) get_random_number(0,
 800235a:	2104      	movs	r1, #4
 800235c:	2000      	movs	r0, #0
 800235e:	f000 fd9d 	bl	8002e9c <get_random_number>
 8002362:	4603      	mov	r3, r0
 8002364:	74fb      	strb	r3, [r7, #19]
						sizeof(ACTIVE_SYMBOLS) - 1);

				winning_symbol = ACTIVE_SYMBOLS[random_number];
 8002366:	7cfb      	ldrb	r3, [r7, #19]
 8002368:	3320      	adds	r3, #32
 800236a:	443b      	add	r3, r7
 800236c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002370:	76bb      	strb	r3, [r7, #26]
				

			}
			osDelay(100);
 8002372:	2064      	movs	r0, #100	@ 0x64
 8002374:	f004 fc1a 	bl	8006bac <osDelay>
			break;
 8002378:	e081      	b.n	800247e <main_display_task+0x1fe>
		case SlotGameStart:
			// draw roll one until first button is pressed
			roll1_symbol = RA8876_SLOT_draw_roll(0, 1);
 800237a:	2101      	movs	r1, #1
 800237c:	2000      	movs	r0, #0
 800237e:	f7ff fa15 	bl	80017ac <RA8876_SLOT_draw_roll>
 8002382:	4603      	mov	r3, r0
 8002384:	77bb      	strb	r3, [r7, #30]
			break;
 8002386:	e07a      	b.n	800247e <main_display_task+0x1fe>
		case SlotGameRoll2:
			// first save the selected symbol of the roll before
			if (will_win && will_win_draw_helper == 0) {
 8002388:	7efb      	ldrb	r3, [r7, #27]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00a      	beq.n	80023a4 <main_display_task+0x124>
 800238e:	7e7b      	ldrb	r3, [r7, #25]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d107      	bne.n	80023a4 <main_display_task+0x124>
			RA8876_SLOT_stop_roll(0, winning_symbol);
 8002394:	7ebb      	ldrb	r3, [r7, #26]
 8002396:	4619      	mov	r1, r3
 8002398:	2000      	movs	r0, #0
 800239a:	f7ff f9bf 	bl	800171c <RA8876_SLOT_stop_roll>
				will_win_draw_helper++;
 800239e:	7e7b      	ldrb	r3, [r7, #25]
 80023a0:	3301      	adds	r3, #1
 80023a2:	767b      	strb	r3, [r7, #25]
			}
			roll2_symbol = RA8876_SLOT_draw_roll(1, 1);
 80023a4:	2101      	movs	r1, #1
 80023a6:	2001      	movs	r0, #1
 80023a8:	f7ff fa00 	bl	80017ac <RA8876_SLOT_draw_roll>
 80023ac:	4603      	mov	r3, r0
 80023ae:	777b      	strb	r3, [r7, #29]

			break;
 80023b0:	e065      	b.n	800247e <main_display_task+0x1fe>
		case SlotGameRoll3:
			// last roll
			if (will_win && will_win_draw_helper == 1) {
 80023b2:	7efb      	ldrb	r3, [r7, #27]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00a      	beq.n	80023ce <main_display_task+0x14e>
 80023b8:	7e7b      	ldrb	r3, [r7, #25]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d107      	bne.n	80023ce <main_display_task+0x14e>
				RA8876_SLOT_stop_roll(1, winning_symbol);
 80023be:	7ebb      	ldrb	r3, [r7, #26]
 80023c0:	4619      	mov	r1, r3
 80023c2:	2001      	movs	r0, #1
 80023c4:	f7ff f9aa 	bl	800171c <RA8876_SLOT_stop_roll>
				will_win_draw_helper++;
 80023c8:	7e7b      	ldrb	r3, [r7, #25]
 80023ca:	3301      	adds	r3, #1
 80023cc:	767b      	strb	r3, [r7, #25]
			}
			roll3_symbol = RA8876_SLOT_draw_roll(2, 1);
 80023ce:	2101      	movs	r1, #1
 80023d0:	2002      	movs	r0, #2
 80023d2:	f7ff f9eb 	bl	80017ac <RA8876_SLOT_draw_roll>
 80023d6:	4603      	mov	r3, r0
 80023d8:	773b      	strb	r3, [r7, #28]
			break;
 80023da:	e050      	b.n	800247e <main_display_task+0x1fe>
		case SlotGameEvaluation:

			if (will_win) {
 80023dc:	7efb      	ldrb	r3, [r7, #27]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d018      	beq.n	8002414 <main_display_task+0x194>
				RA8876_SLOT_stop_roll(2, winning_symbol);
 80023e2:	7ebb      	ldrb	r3, [r7, #26]
 80023e4:	4619      	mov	r1, r3
 80023e6:	2002      	movs	r0, #2
 80023e8:	f7ff f998 	bl	800171c <RA8876_SLOT_stop_roll>

				// winner winner chicken dinner
				MP3_play_sound_effect(4);
 80023ec:	2004      	movs	r0, #4
 80023ee:	f7fe fb0e 	bl	8000a0e <MP3_play_sound_effect>
				will_win_draw_helper = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	767b      	strb	r3, [r7, #25]
				osDelay(7000);
 80023f6:	f641 3058 	movw	r0, #7000	@ 0x1b58
 80023fa:	f004 fbd7 	bl	8006bac <osDelay>
				RA8876_SLOT_clear();
 80023fe:	f7ff f977 	bl	80016f0 <RA8876_SLOT_clear>
				GameState = SlotIdle;
 8002402:	4b23      	ldr	r3, [pc, #140]	@ (8002490 <main_display_task+0x210>)
 8002404:	2203      	movs	r2, #3
 8002406:	701a      	strb	r2, [r3, #0]
				slot_stats.session_won_games++;
 8002408:	4b24      	ldr	r3, [pc, #144]	@ (800249c <main_display_task+0x21c>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	3301      	adds	r3, #1
 800240e:	4a23      	ldr	r2, [pc, #140]	@ (800249c <main_display_task+0x21c>)
 8002410:	6053      	str	r3, [r2, #4]
 8002412:	e025      	b.n	8002460 <main_display_task+0x1e0>
			} else {
				// make sure the last roll is NOT correct
				if (roll3_symbol == roll2_symbol
 8002414:	7f3a      	ldrb	r2, [r7, #28]
 8002416:	7f7b      	ldrb	r3, [r7, #29]
 8002418:	429a      	cmp	r2, r3
 800241a:	d115      	bne.n	8002448 <main_display_task+0x1c8>
						&& roll3_symbol == roll1_symbol) {
 800241c:	7f3a      	ldrb	r2, [r7, #28]
 800241e:	7fbb      	ldrb	r3, [r7, #30]
 8002420:	429a      	cmp	r2, r3
 8002422:	d111      	bne.n	8002448 <main_display_task+0x1c8>
					random_number = (uint8_t) get_random_number(0,
 8002424:	2104      	movs	r1, #4
 8002426:	2000      	movs	r0, #0
 8002428:	f000 fd38 	bl	8002e9c <get_random_number>
 800242c:	4603      	mov	r3, r0
 800242e:	74fb      	strb	r3, [r7, #19]
							sizeof(ACTIVE_SYMBOLS) - 1);
					roll3_symbol = ACTIVE_SYMBOLS[random_number];
 8002430:	7cfb      	ldrb	r3, [r7, #19]
 8002432:	3320      	adds	r3, #32
 8002434:	443b      	add	r3, r7
 8002436:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800243a:	773b      	strb	r3, [r7, #28]
					RA8876_SLOT_stop_roll(2, roll3_symbol);
 800243c:	7f3b      	ldrb	r3, [r7, #28]
 800243e:	4619      	mov	r1, r3
 8002440:	2002      	movs	r0, #2
 8002442:	f7ff f96b 	bl	800171c <RA8876_SLOT_stop_roll>
 8002446:	e004      	b.n	8002452 <main_display_task+0x1d2>

				} else {
					RA8876_SLOT_clear();
 8002448:	f7ff f952 	bl	80016f0 <RA8876_SLOT_clear>
					GameState = SlotIdle;
 800244c:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <main_display_task+0x210>)
 800244e:	2203      	movs	r2, #3
 8002450:	701a      	strb	r2, [r3, #0]
				}
				if (slot_audio_settings.lose_music_on) {
 8002452:	4b13      	ldr	r3, [pc, #76]	@ (80024a0 <main_display_task+0x220>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <main_display_task+0x1e0>
				MP3_play_sound_effect(3);
 800245a:	2003      	movs	r0, #3
 800245c:	f7fe fad7 	bl	8000a0e <MP3_play_sound_effect>
				}
			}
			slot_stats.session_total_games++;
 8002460:	4b0e      	ldr	r3, [pc, #56]	@ (800249c <main_display_task+0x21c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	3301      	adds	r3, #1
 8002466:	4a0d      	ldr	r2, [pc, #52]	@ (800249c <main_display_task+0x21c>)
 8002468:	6013      	str	r3, [r2, #0]
			osDelay(500);
 800246a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800246e:	f004 fb9d 	bl	8006bac <osDelay>
			break;
 8002472:	e004      	b.n	800247e <main_display_task+0x1fe>
		default:
			osDelay(500);
 8002474:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002478:	f004 fb98 	bl	8006bac <osDelay>
			break;
 800247c:	bf00      	nop
		}
		osDelay(150);
 800247e:	2096      	movs	r0, #150	@ 0x96
 8002480:	f004 fb94 	bl	8006bac <osDelay>
		switch (GameState) {
 8002484:	e72f      	b.n	80022e6 <main_display_task+0x66>
 8002486:	bf00      	nop
 8002488:	40020000 	.word	0x40020000
 800248c:	0800ab10 	.word	0x0800ab10
 8002490:	200080a0 	.word	0x200080a0
 8002494:	40020c00 	.word	0x40020c00
 8002498:	2000000a 	.word	0x2000000a
 800249c:	200080a8 	.word	0x200080a8
 80024a0:	2000000c 	.word	0x2000000c

080024a4 <buttons_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buttons_task */
void buttons_task(void *argument)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  for(;;)
  {

		switch (GameState) {
 80024ac:	4b39      	ldr	r3, [pc, #228]	@ (8002594 <buttons_task+0xf0>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	3b03      	subs	r3, #3
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	d860      	bhi.n	8002578 <buttons_task+0xd4>
 80024b6:	a201      	add	r2, pc, #4	@ (adr r2, 80024bc <buttons_task+0x18>)
 80024b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024bc:	080024d1 	.word	0x080024d1
 80024c0:	080024d9 	.word	0x080024d9
 80024c4:	08002515 	.word	0x08002515
 80024c8:	0800253d 	.word	0x0800253d
 80024cc:	08002565 	.word	0x08002565
		case SlotIdle:
			stagger_stop_buttons(75);
 80024d0:	204b      	movs	r0, #75	@ 0x4b
 80024d2:	f000 fc69 	bl	8002da8 <stagger_stop_buttons>

			break;
 80024d6:	e058      	b.n	800258a <buttons_task+0xe6>
		case SlotGameStart:
			// reset all other buttons
			HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin,
 80024d8:	2200      	movs	r2, #0
 80024da:	2101      	movs	r1, #1
 80024dc:	482e      	ldr	r0, [pc, #184]	@ (8002598 <buttons_task+0xf4>)
 80024de:	f001 fdb3 	bl	8004048 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin,
 80024e2:	2200      	movs	r2, #0
 80024e4:	2104      	movs	r1, #4
 80024e6:	482c      	ldr	r0, [pc, #176]	@ (8002598 <buttons_task+0xf4>)
 80024e8:	f001 fdae 	bl	8004048 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 80024ec:	2200      	movs	r2, #0
 80024ee:	2110      	movs	r1, #16
 80024f0:	4829      	ldr	r0, [pc, #164]	@ (8002598 <buttons_task+0xf4>)
 80024f2:	f001 fda9 	bl	8004048 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 80024f6:	2140      	movs	r1, #64	@ 0x40
 80024f8:	4827      	ldr	r0, [pc, #156]	@ (8002598 <buttons_task+0xf4>)
 80024fa:	f001 fdbe 	bl	800407a <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_3_GPIO_Port, stop_btn_3_Pin)) {
 80024fe:	2180      	movs	r1, #128	@ 0x80
 8002500:	4825      	ldr	r0, [pc, #148]	@ (8002598 <buttons_task+0xf4>)
 8002502:	f001 fd89 	bl	8004018 <HAL_GPIO_ReadPin>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d039      	beq.n	8002580 <buttons_task+0xdc>
				GameState = SlotGameRoll2;
 800250c:	4b21      	ldr	r3, [pc, #132]	@ (8002594 <buttons_task+0xf0>)
 800250e:	2205      	movs	r2, #5
 8002510:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002512:	e035      	b.n	8002580 <buttons_task+0xdc>
		case SlotGameRoll2:
			HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin,
 8002514:	2201      	movs	r2, #1
 8002516:	2140      	movs	r1, #64	@ 0x40
 8002518:	481f      	ldr	r0, [pc, #124]	@ (8002598 <buttons_task+0xf4>)
 800251a:	f001 fd95 	bl	8004048 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 800251e:	2110      	movs	r1, #16
 8002520:	481d      	ldr	r0, [pc, #116]	@ (8002598 <buttons_task+0xf4>)
 8002522:	f001 fdaa 	bl	800407a <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_2_GPIO_Port, stop_btn_2_Pin)) {
 8002526:	2120      	movs	r1, #32
 8002528:	481b      	ldr	r0, [pc, #108]	@ (8002598 <buttons_task+0xf4>)
 800252a:	f001 fd75 	bl	8004018 <HAL_GPIO_ReadPin>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d027      	beq.n	8002584 <buttons_task+0xe0>
				GameState = SlotGameRoll3;
 8002534:	4b17      	ldr	r3, [pc, #92]	@ (8002594 <buttons_task+0xf0>)
 8002536:	2206      	movs	r2, #6
 8002538:	701a      	strb	r2, [r3, #0]
			}
			break;
 800253a:	e023      	b.n	8002584 <buttons_task+0xe0>
		case SlotGameRoll3:
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 800253c:	2201      	movs	r2, #1
 800253e:	2110      	movs	r1, #16
 8002540:	4815      	ldr	r0, [pc, #84]	@ (8002598 <buttons_task+0xf4>)
 8002542:	f001 fd81 	bl	8004048 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 8002546:	2104      	movs	r1, #4
 8002548:	4813      	ldr	r0, [pc, #76]	@ (8002598 <buttons_task+0xf4>)
 800254a:	f001 fd96 	bl	800407a <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_1_GPIO_Port, stop_btn_1_Pin)) {
 800254e:	2108      	movs	r1, #8
 8002550:	4811      	ldr	r0, [pc, #68]	@ (8002598 <buttons_task+0xf4>)
 8002552:	f001 fd61 	bl	8004018 <HAL_GPIO_ReadPin>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d015      	beq.n	8002588 <buttons_task+0xe4>
				GameState = SlotGameEvaluation;
 800255c:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <buttons_task+0xf0>)
 800255e:	2207      	movs	r2, #7
 8002560:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002562:	e011      	b.n	8002588 <buttons_task+0xe4>
		case SlotGameEvaluation:
			write_stop_buttons(GPIO_PIN_SET);
 8002564:	2001      	movs	r0, #1
 8002566:	f000 fbfb 	bl	8002d60 <write_stop_buttons>
			osDelay(150);
 800256a:	2096      	movs	r0, #150	@ 0x96
 800256c:	f004 fb1e 	bl	8006bac <osDelay>
			write_stop_buttons(GPIO_PIN_RESET);
 8002570:	2000      	movs	r0, #0
 8002572:	f000 fbf5 	bl	8002d60 <write_stop_buttons>
			break;
 8002576:	e008      	b.n	800258a <buttons_task+0xe6>
		default:
			osDelay(250);
 8002578:	20fa      	movs	r0, #250	@ 0xfa
 800257a:	f004 fb17 	bl	8006bac <osDelay>
			break;
 800257e:	e004      	b.n	800258a <buttons_task+0xe6>
			break;
 8002580:	bf00      	nop
 8002582:	e002      	b.n	800258a <buttons_task+0xe6>
			break;
 8002584:	bf00      	nop
 8002586:	e000      	b.n	800258a <buttons_task+0xe6>
			break;
 8002588:	bf00      	nop
		}
		osDelay(150);
 800258a:	2096      	movs	r0, #150	@ 0x96
 800258c:	f004 fb0e 	bl	8006bac <osDelay>
		switch (GameState) {
 8002590:	e78c      	b.n	80024ac <buttons_task+0x8>
 8002592:	bf00      	nop
 8002594:	200080a0 	.word	0x200080a0
 8002598:	40020000 	.word	0x40020000

0800259c <control_display>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_display */
void control_display(void *argument)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08e      	sub	sp, #56	@ 0x38
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_display */
  /* Infinite loop */
	char pressed_key = ' ';
 80025a4:	2320      	movs	r3, #32
 80025a6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	char password_attempt[5] = { 0, 0, 0, 0, '\0' };
 80025aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	711a      	strb	r2, [r3, #4]
	char hidden_digits[5] = { 0, 0, 0, 0, '\0' };
 80025b4:	f107 0320 	add.w	r3, r7, #32
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	711a      	strb	r2, [r3, #4]
	uint8_t password_index = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	char enter_win_percent[4] = { 0, 0, 0, '\0' };
 80025c4:	2300      	movs	r3, #0
 80025c6:	61fb      	str	r3, [r7, #28]
	uint8_t enter_win_percent_index = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t temp_win_rate = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	LCD_Init();
 80025d4:	f7fe f888 	bl	80006e8 <LCD_Init>
	srand(HAL_GetTick());
 80025d8:	f001 fa88 	bl	8003aec <HAL_GetTick>
 80025dc:	4603      	mov	r3, r0
 80025de:	4618      	mov	r0, r3
 80025e0:	f007 f852 	bl	8009688 <srand>
	ui_draw_startup_sequence();
 80025e4:	f000 fa66 	bl	8002ab4 <ui_draw_startup_sequence>
	MP3_init();
 80025e8:	f7fe f9ca 	bl	8000980 <MP3_init>
	osDelay(1000);
 80025ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80025f0:	f004 fadc 	bl	8006bac <osDelay>
	MP3_set_volume(slot_audio_settings.volume);
 80025f4:	4bcc      	ldr	r3, [pc, #816]	@ (8002928 <control_display+0x38c>)
 80025f6:	785b      	ldrb	r3, [r3, #1]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fe f9d2 	bl	80009a2 <MP3_set_volume>
	LCD_Clear();
 80025fe:	f7fe f8ec 	bl	80007da <LCD_Clear>
	char *password = "1230";
 8002602:	4bca      	ldr	r3, [pc, #808]	@ (800292c <control_display+0x390>)
 8002604:	633b      	str	r3, [r7, #48]	@ 0x30
  for(;;)
  {
		char pressed_keys[20];
		KeypadGetKey(&pressed_keys);
 8002606:	f107 0308 	add.w	r3, r7, #8
 800260a:	4618      	mov	r0, r3
 800260c:	f7fe fa0e 	bl	8000a2c <KeypadGetKey>
		pressed_key = pressed_keys[0];
 8002610:	7a3b      	ldrb	r3, [r7, #8]
 8002612:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		switch (GameState) {
 8002616:	4bc6      	ldr	r3, [pc, #792]	@ (8002930 <control_display+0x394>)
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	2b0c      	cmp	r3, #12
 800261c:	f200 81db 	bhi.w	80029d6 <control_display+0x43a>
 8002620:	a201      	add	r2, pc, #4	@ (adr r2, 8002628 <control_display+0x8c>)
 8002622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002626:	bf00      	nop
 8002628:	0800265d 	.word	0x0800265d
 800262c:	08002669 	.word	0x08002669
 8002630:	08002727 	.word	0x08002727
 8002634:	080029cb 	.word	0x080029cb
 8002638:	080029d7 	.word	0x080029d7
 800263c:	080029d7 	.word	0x080029d7
 8002640:	080029d7 	.word	0x080029d7
 8002644:	080029d7 	.word	0x080029d7
 8002648:	0800282b 	.word	0x0800282b
 800264c:	08002837 	.word	0x08002837
 8002650:	0800281f 	.word	0x0800281f
 8002654:	0800273d 	.word	0x0800273d
 8002658:	08002749 	.word	0x08002749
		case SlotLocked:
			ui_draw_password();
 800265c:	f000 fa52 	bl	8002b04 <ui_draw_password>
			GameState = SlotEnterPassword;
 8002660:	4bb3      	ldr	r3, [pc, #716]	@ (8002930 <control_display+0x394>)
 8002662:	2201      	movs	r2, #1
 8002664:	701a      	strb	r2, [r3, #0]
			break;
 8002666:	e1b9      	b.n	80029dc <control_display+0x440>
		case SlotEnterPassword:
			if (pressed_key == 0) {
 8002668:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 81b4 	beq.w	80029da <control_display+0x43e>
				break;
			}
			password_attempt[password_index] = pressed_key;
 8002672:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002676:	3338      	adds	r3, #56	@ 0x38
 8002678:	443b      	add	r3, r7
 800267a:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800267e:	f803 2c10 	strb.w	r2, [r3, #-16]
			hidden_digits[password_index] = '*';
 8002682:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002686:	3338      	adds	r3, #56	@ 0x38
 8002688:	443b      	add	r3, r7
 800268a:	222a      	movs	r2, #42	@ 0x2a
 800268c:	f803 2c18 	strb.w	r2, [r3, #-24]
			LCD_SetCursor(8, 1);
 8002690:	2101      	movs	r1, #1
 8002692:	2008      	movs	r0, #8
 8002694:	f7fe f8ac 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString(hidden_digits);
 8002698:	f107 0320 	add.w	r3, r7, #32
 800269c:	4618      	mov	r0, r3
 800269e:	f7fe f87f 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(8, 2);
 80026a2:	2102      	movs	r1, #2
 80026a4:	2008      	movs	r0, #8
 80026a6:	f7fe f8a3 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString(hidden_digits);
 80026aa:	f107 0320 	add.w	r3, r7, #32
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe f876 	bl	80007a0 <LCD_PrintString>

			if (password_index >= 3) {
 80026b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d92b      	bls.n	8002714 <control_display+0x178>
				if (strcmp(password, password_attempt) == 0) {
 80026bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026c0:	4619      	mov	r1, r3
 80026c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026c4:	f7fd fd8c 	bl	80001e0 <strcmp>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d102      	bne.n	80026d4 <control_display+0x138>
					GameState = SlotStartup;
 80026ce:	4b98      	ldr	r3, [pc, #608]	@ (8002930 <control_display+0x394>)
 80026d0:	2202      	movs	r2, #2
 80026d2:	701a      	strb	r2, [r3, #0]
				}
				password_index = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				memset(password_attempt, 0, sizeof(password_attempt));
 80026da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026de:	2205      	movs	r2, #5
 80026e0:	2100      	movs	r1, #0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f007 f939 	bl	800995a <memset>
				memset(hidden_digits, 0, sizeof(hidden_digits) - 1);
 80026e8:	f107 0320 	add.w	r3, r7, #32
 80026ec:	2204      	movs	r2, #4
 80026ee:	2100      	movs	r1, #0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f007 f932 	bl	800995a <memset>
				LCD_SetCursor(8, 1);
 80026f6:	2101      	movs	r1, #1
 80026f8:	2008      	movs	r0, #8
 80026fa:	f7fe f879 	bl	80007f0 <LCD_SetCursor>
				LCD_PrintString("    ");
 80026fe:	488d      	ldr	r0, [pc, #564]	@ (8002934 <control_display+0x398>)
 8002700:	f7fe f84e 	bl	80007a0 <LCD_PrintString>
				LCD_SetCursor(8, 2);
 8002704:	2102      	movs	r1, #2
 8002706:	2008      	movs	r0, #8
 8002708:	f7fe f872 	bl	80007f0 <LCD_SetCursor>
				LCD_PrintString("    ");
 800270c:	4889      	ldr	r0, [pc, #548]	@ (8002934 <control_display+0x398>)
 800270e:	f7fe f847 	bl	80007a0 <LCD_PrintString>
 8002712:	e004      	b.n	800271e <control_display+0x182>

			} else {
				password_index++;
 8002714:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002718:	3301      	adds	r3, #1
 800271a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			}
			// delay for simple debouncing
			osDelay(250);
 800271e:	20fa      	movs	r0, #250	@ 0xfa
 8002720:	f004 fa44 	bl	8006bac <osDelay>
			break;
 8002724:	e15a      	b.n	80029dc <control_display+0x440>
		case SlotStartup:
			// state for the intermediate directly after unlocking
			// we lower the priority of this task
			LCD_Clear();
 8002726:	f7fe f858 	bl	80007da <LCD_Clear>
			MP3_play_folder(1);
 800272a:	2001      	movs	r0, #1
 800272c:	f7fe f95f 	bl	80009ee <MP3_play_folder>
			GameState = SlotIdle;
 8002730:	4b7f      	ldr	r3, [pc, #508]	@ (8002930 <control_display+0x394>)
 8002732:	2203      	movs	r2, #3
 8002734:	701a      	strb	r2, [r3, #0]
			elevate_main_display_task();
 8002736:	f000 f9a9 	bl	8002a8c <elevate_main_display_task>
			break;
 800273a:	e14f      	b.n	80029dc <control_display+0x440>
		case SlotUIDrawAudio:
			ui_draw_audio();
 800273c:	f000 fa30 	bl	8002ba0 <ui_draw_audio>
			GameState = SlotSetAudio;
 8002740:	4b7b      	ldr	r3, [pc, #492]	@ (8002930 <control_display+0x394>)
 8002742:	220c      	movs	r2, #12
 8002744:	701a      	strb	r2, [r3, #0]
			break;
 8002746:	e149      	b.n	80029dc <control_display+0x440>
		case SlotSetAudio:
			switch (pressed_key) {
 8002748:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800274c:	3b31      	subs	r3, #49	@ 0x31
 800274e:	2b10      	cmp	r3, #16
 8002750:	d863      	bhi.n	800281a <control_display+0x27e>
 8002752:	a201      	add	r2, pc, #4	@ (adr r2, 8002758 <control_display+0x1bc>)
 8002754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002758:	080027a9 	.word	0x080027a9
 800275c:	080027c3 	.word	0x080027c3
 8002760:	080027ef 	.word	0x080027ef
 8002764:	0800281b 	.word	0x0800281b
 8002768:	0800281b 	.word	0x0800281b
 800276c:	0800281b 	.word	0x0800281b
 8002770:	0800281b 	.word	0x0800281b
 8002774:	0800281b 	.word	0x0800281b
 8002778:	0800281b 	.word	0x0800281b
 800277c:	0800281b 	.word	0x0800281b
 8002780:	0800281b 	.word	0x0800281b
 8002784:	0800281b 	.word	0x0800281b
 8002788:	0800281b 	.word	0x0800281b
 800278c:	0800281b 	.word	0x0800281b
 8002790:	0800281b 	.word	0x0800281b
 8002794:	0800281b 	.word	0x0800281b
 8002798:	0800279d 	.word	0x0800279d
			case 'A':
				GameState = SlotIdle;
 800279c:	4b64      	ldr	r3, [pc, #400]	@ (8002930 <control_display+0x394>)
 800279e:	2203      	movs	r2, #3
 80027a0:	701a      	strb	r2, [r3, #0]
				elevate_main_display_task();
 80027a2:	f000 f973 	bl	8002a8c <elevate_main_display_task>
				break;
 80027a6:	e039      	b.n	800281c <control_display+0x280>
			case '1':
				slot_audio_settings.lose_music_on =
						!slot_audio_settings.lose_music_on;
 80027a8:	4b5f      	ldr	r3, [pc, #380]	@ (8002928 <control_display+0x38c>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bf0c      	ite	eq
 80027b0:	2301      	moveq	r3, #1
 80027b2:	2300      	movne	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	461a      	mov	r2, r3
				slot_audio_settings.lose_music_on =
 80027b8:	4b5b      	ldr	r3, [pc, #364]	@ (8002928 <control_display+0x38c>)
 80027ba:	701a      	strb	r2, [r3, #0]
				ui_draw_lose_music();
 80027bc:	f000 fa24 	bl	8002c08 <ui_draw_lose_music>
				break;
 80027c0:	e02c      	b.n	800281c <control_display+0x280>
			case '2':
				if (slot_audio_settings.volume >= 30) {
 80027c2:	4b59      	ldr	r3, [pc, #356]	@ (8002928 <control_display+0x38c>)
 80027c4:	785b      	ldrb	r3, [r3, #1]
 80027c6:	2b1d      	cmp	r3, #29
 80027c8:	d903      	bls.n	80027d2 <control_display+0x236>
					slot_audio_settings.volume = 30;
 80027ca:	4b57      	ldr	r3, [pc, #348]	@ (8002928 <control_display+0x38c>)
 80027cc:	221e      	movs	r2, #30
 80027ce:	705a      	strb	r2, [r3, #1]
 80027d0:	e005      	b.n	80027de <control_display+0x242>
				} else {
					slot_audio_settings.volume++;
 80027d2:	4b55      	ldr	r3, [pc, #340]	@ (8002928 <control_display+0x38c>)
 80027d4:	785b      	ldrb	r3, [r3, #1]
 80027d6:	3301      	adds	r3, #1
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4b53      	ldr	r3, [pc, #332]	@ (8002928 <control_display+0x38c>)
 80027dc:	705a      	strb	r2, [r3, #1]
				}
				MP3_set_volume(slot_audio_settings.volume);
 80027de:	4b52      	ldr	r3, [pc, #328]	@ (8002928 <control_display+0x38c>)
 80027e0:	785b      	ldrb	r3, [r3, #1]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7fe f8dd 	bl	80009a2 <MP3_set_volume>
				ui_draw_volume();
 80027e8:	f000 f9f4 	bl	8002bd4 <ui_draw_volume>
				break;
 80027ec:	e016      	b.n	800281c <control_display+0x280>
			case '3':
				if (slot_audio_settings.volume <= 0) {
 80027ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002928 <control_display+0x38c>)
 80027f0:	785b      	ldrb	r3, [r3, #1]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d103      	bne.n	80027fe <control_display+0x262>
					slot_audio_settings.volume = 0;
 80027f6:	4b4c      	ldr	r3, [pc, #304]	@ (8002928 <control_display+0x38c>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	705a      	strb	r2, [r3, #1]
 80027fc:	e005      	b.n	800280a <control_display+0x26e>
				} else {
					slot_audio_settings.volume--;
 80027fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002928 <control_display+0x38c>)
 8002800:	785b      	ldrb	r3, [r3, #1]
 8002802:	3b01      	subs	r3, #1
 8002804:	b2da      	uxtb	r2, r3
 8002806:	4b48      	ldr	r3, [pc, #288]	@ (8002928 <control_display+0x38c>)
 8002808:	705a      	strb	r2, [r3, #1]
				}
				MP3_set_volume(slot_audio_settings.volume);
 800280a:	4b47      	ldr	r3, [pc, #284]	@ (8002928 <control_display+0x38c>)
 800280c:	785b      	ldrb	r3, [r3, #1]
 800280e:	4618      	mov	r0, r3
 8002810:	f7fe f8c7 	bl	80009a2 <MP3_set_volume>
				ui_draw_volume();
 8002814:	f000 f9de 	bl	8002bd4 <ui_draw_volume>
				break;
 8002818:	e000      	b.n	800281c <control_display+0x280>
			default:
				break;
 800281a:	bf00      	nop
			}
			break;
 800281c:	e0de      	b.n	80029dc <control_display+0x440>
		case SlotUIDrawStats:
			ui_draw_stats();
 800281e:	f000 fa0d 	bl	8002c3c <ui_draw_stats>
			GameState = SlotWaitForOk;
 8002822:	4b43      	ldr	r3, [pc, #268]	@ (8002930 <control_display+0x394>)
 8002824:	220d      	movs	r2, #13
 8002826:	701a      	strb	r2, [r3, #0]
			break;
 8002828:	e0d8      	b.n	80029dc <control_display+0x440>
		case SlotUIDrawWinRate:
			ui_draw_win_rate();
 800282a:	f000 fa63 	bl	8002cf4 <ui_draw_win_rate>
			GameState = SlotSetChance;
 800282e:	4b40      	ldr	r3, [pc, #256]	@ (8002930 <control_display+0x394>)
 8002830:	2209      	movs	r2, #9
 8002832:	701a      	strb	r2, [r3, #0]
			break;
 8002834:	e0d2      	b.n	80029dc <control_display+0x440>
		case SlotSetChance:
			// this is not optimal, but the menu wouldnt work otherwise
			switch (pressed_key) {
 8002836:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 80c3 	beq.w	80029c6 <control_display+0x42a>
 8002840:	2b00      	cmp	r3, #0
 8002842:	db7d      	blt.n	8002940 <control_display+0x3a4>
 8002844:	2b44      	cmp	r3, #68	@ 0x44
 8002846:	dc7b      	bgt.n	8002940 <control_display+0x3a4>
 8002848:	2b23      	cmp	r3, #35	@ 0x23
 800284a:	db79      	blt.n	8002940 <control_display+0x3a4>
 800284c:	3b23      	subs	r3, #35	@ 0x23
 800284e:	2b21      	cmp	r3, #33	@ 0x21
 8002850:	d876      	bhi.n	8002940 <control_display+0x3a4>
 8002852:	a201      	add	r2, pc, #4	@ (adr r2, 8002858 <control_display+0x2bc>)
 8002854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002858:	080029c7 	.word	0x080029c7
 800285c:	08002941 	.word	0x08002941
 8002860:	08002941 	.word	0x08002941
 8002864:	08002941 	.word	0x08002941
 8002868:	08002941 	.word	0x08002941
 800286c:	08002941 	.word	0x08002941
 8002870:	08002941 	.word	0x08002941
 8002874:	080029c7 	.word	0x080029c7
 8002878:	08002941 	.word	0x08002941
 800287c:	08002941 	.word	0x08002941
 8002880:	08002941 	.word	0x08002941
 8002884:	08002941 	.word	0x08002941
 8002888:	08002941 	.word	0x08002941
 800288c:	08002941 	.word	0x08002941
 8002890:	08002941 	.word	0x08002941
 8002894:	08002941 	.word	0x08002941
 8002898:	08002941 	.word	0x08002941
 800289c:	08002941 	.word	0x08002941
 80028a0:	08002941 	.word	0x08002941
 80028a4:	08002941 	.word	0x08002941
 80028a8:	08002941 	.word	0x08002941
 80028ac:	08002941 	.word	0x08002941
 80028b0:	08002941 	.word	0x08002941
 80028b4:	08002941 	.word	0x08002941
 80028b8:	08002941 	.word	0x08002941
 80028bc:	08002941 	.word	0x08002941
 80028c0:	08002941 	.word	0x08002941
 80028c4:	08002941 	.word	0x08002941
 80028c8:	08002941 	.word	0x08002941
 80028cc:	08002941 	.word	0x08002941
 80028d0:	080028e1 	.word	0x080028e1
 80028d4:	08002909 	.word	0x08002909
 80028d8:	080029c7 	.word	0x080029c7
 80028dc:	080029c7 	.word	0x080029c7
			case '#':
			case 0:
				break;
			case 'A':
				// always go into idle after new percentage and reset everything
				win_rate_percent = new_win_rate_percent;
 80028e0:	4b15      	ldr	r3, [pc, #84]	@ (8002938 <control_display+0x39c>)
 80028e2:	781a      	ldrb	r2, [r3, #0]
 80028e4:	4b15      	ldr	r3, [pc, #84]	@ (800293c <control_display+0x3a0>)
 80028e6:	701a      	strb	r2, [r3, #0]
				GameState = SlotIdle;
 80028e8:	4b11      	ldr	r3, [pc, #68]	@ (8002930 <control_display+0x394>)
 80028ea:	2203      	movs	r2, #3
 80028ec:	701a      	strb	r2, [r3, #0]
				memset(enter_win_percent, 0, sizeof(enter_win_percent));
 80028ee:	f107 031c 	add.w	r3, r7, #28
 80028f2:	2204      	movs	r2, #4
 80028f4:	2100      	movs	r1, #0
 80028f6:	4618      	mov	r0, r3
 80028f8:	f007 f82f 	bl	800995a <memset>
				enter_win_percent_index = 0;
 80028fc:	2300      	movs	r3, #0
 80028fe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				elevate_main_display_task();
 8002902:	f000 f8c3 	bl	8002a8c <elevate_main_display_task>
				break;
 8002906:	e05f      	b.n	80029c8 <control_display+0x42c>
			case 'B':
				GameState = SlotIdle;
 8002908:	4b09      	ldr	r3, [pc, #36]	@ (8002930 <control_display+0x394>)
 800290a:	2203      	movs	r2, #3
 800290c:	701a      	strb	r2, [r3, #0]
				memset(enter_win_percent, 0, sizeof(enter_win_percent));
 800290e:	f107 031c 	add.w	r3, r7, #28
 8002912:	2204      	movs	r2, #4
 8002914:	2100      	movs	r1, #0
 8002916:	4618      	mov	r0, r3
 8002918:	f007 f81f 	bl	800995a <memset>
				enter_win_percent_index = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				elevate_main_display_task();
 8002922:	f000 f8b3 	bl	8002a8c <elevate_main_display_task>
				break;
 8002926:	e04f      	b.n	80029c8 <control_display+0x42c>
 8002928:	2000000c 	.word	0x2000000c
 800292c:	0800ab18 	.word	0x0800ab18
 8002930:	200080a0 	.word	0x200080a0
 8002934:	0800ab20 	.word	0x0800ab20
 8002938:	2000000b 	.word	0x2000000b
 800293c:	2000000a 	.word	0x2000000a
			default:
				// overwrite the old numbers on screen
				if (enter_win_percent_index + 1 >= 4) {
 8002940:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002944:	2b02      	cmp	r3, #2
 8002946:	d910      	bls.n	800296a <control_display+0x3ce>
					enter_win_percent_index = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
					memset(enter_win_percent, 0, sizeof(enter_win_percent));
 800294e:	f107 031c 	add.w	r3, r7, #28
 8002952:	2204      	movs	r2, #4
 8002954:	2100      	movs	r1, #0
 8002956:	4618      	mov	r0, r3
 8002958:	f006 ffff 	bl	800995a <memset>
					LCD_SetCursor(9, 2);
 800295c:	2102      	movs	r1, #2
 800295e:	2009      	movs	r0, #9
 8002960:	f7fd ff46 	bl	80007f0 <LCD_SetCursor>
					LCD_PrintString("   ");
 8002964:	481f      	ldr	r0, [pc, #124]	@ (80029e4 <control_display+0x448>)
 8002966:	f7fd ff1b 	bl	80007a0 <LCD_PrintString>
				}
				enter_win_percent[enter_win_percent_index] = pressed_key;
 800296a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800296e:	3338      	adds	r3, #56	@ 0x38
 8002970:	443b      	add	r3, r7
 8002972:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8002976:	f803 2c1c 	strb.w	r2, [r3, #-28]

				LCD_SetCursor(9, 2);
 800297a:	2102      	movs	r1, #2
 800297c:	2009      	movs	r0, #9
 800297e:	f7fd ff37 	bl	80007f0 <LCD_SetCursor>
				LCD_PrintString(enter_win_percent);
 8002982:	f107 031c 	add.w	r3, r7, #28
 8002986:	4618      	mov	r0, r3
 8002988:	f7fd ff0a 	bl	80007a0 <LCD_PrintString>

				if (enter_win_percent_index == 2) {
 800298c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002990:	2b02      	cmp	r3, #2
 8002992:	d10f      	bne.n	80029b4 <control_display+0x418>
					temp_win_rate = custom_parse_win_rate(enter_win_percent);
 8002994:	f107 031c 	add.w	r3, r7, #28
 8002998:	4618      	mov	r0, r3
 800299a:	f000 f827 	bl	80029ec <custom_parse_win_rate>
 800299e:	4603      	mov	r3, r0
 80029a0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
					if (temp_win_rate > 0) {
 80029a4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <control_display+0x418>
						new_win_rate_percent = temp_win_rate;
 80029ac:	4a0e      	ldr	r2, [pc, #56]	@ (80029e8 <control_display+0x44c>)
 80029ae:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80029b2:	7013      	strb	r3, [r2, #0]
					}
				}
				enter_win_percent_index++;
 80029b4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80029b8:	3301      	adds	r3, #1
 80029ba:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				
				osDelay(250);
 80029be:	20fa      	movs	r0, #250	@ 0xfa
 80029c0:	f004 f8f4 	bl	8006bac <osDelay>
				break;
 80029c4:	e000      	b.n	80029c8 <control_display+0x42c>
				break;
 80029c6:	bf00      	nop
			}
			break;
 80029c8:	e008      	b.n	80029dc <control_display+0x440>

		case SlotIdle:
			ui_draw_menu();
 80029ca:	f000 f8c1 	bl	8002b50 <ui_draw_menu>
			osDelay(250);
 80029ce:	20fa      	movs	r0, #250	@ 0xfa
 80029d0:	f004 f8ec 	bl	8006bac <osDelay>
			break;
 80029d4:	e002      	b.n	80029dc <control_display+0x440>
		default:
			break;
 80029d6:	bf00      	nop
 80029d8:	e000      	b.n	80029dc <control_display+0x440>
				break;
 80029da:	bf00      	nop
		}
		osDelay(250);
 80029dc:	20fa      	movs	r0, #250	@ 0xfa
 80029de:	f004 f8e5 	bl	8006bac <osDelay>
  {
 80029e2:	e610      	b.n	8002606 <control_display+0x6a>
 80029e4:	0800ab28 	.word	0x0800ab28
 80029e8:	2000000b 	.word	0x2000000b

080029ec <custom_parse_win_rate>:
  /* USER CODE END control_display */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
uint8_t custom_parse_win_rate(const char *win_rate_str) {
 80029ec:	b480      	push	{r7}
 80029ee:	b087      	sub	sp, #28
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
	int value = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 3; i++) {
 80029f8:	2300      	movs	r3, #0
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	e01b      	b.n	8002a36 <custom_parse_win_rate+0x4a>
		char c = win_rate_str[i];
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	73fb      	strb	r3, [r7, #15]
		if (c < '0' || c > '9') {
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	2b2f      	cmp	r3, #47	@ 0x2f
 8002a0c:	d902      	bls.n	8002a14 <custom_parse_win_rate+0x28>
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	2b39      	cmp	r3, #57	@ 0x39
 8002a12:	d901      	bls.n	8002a18 <custom_parse_win_rate+0x2c>
			return 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	e01e      	b.n	8002a56 <custom_parse_win_rate+0x6a>
		}
		int digit = c - '0';
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	3b30      	subs	r3, #48	@ 0x30
 8002a1c:	60bb      	str	r3, [r7, #8]
		value = (value * 10) + digit;
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	4613      	mov	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	461a      	mov	r2, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 3; i++) {
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	3301      	adds	r3, #1
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	dde0      	ble.n	80029fe <custom_parse_win_rate+0x12>
	}
	if (value > 100) {
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	2b64      	cmp	r3, #100	@ 0x64
 8002a40:	dd02      	ble.n	8002a48 <custom_parse_win_rate+0x5c>
		value = 100;
 8002a42:	2364      	movs	r3, #100	@ 0x64
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	e004      	b.n	8002a52 <custom_parse_win_rate+0x66>
	}
	else if (value == 0) {
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <custom_parse_win_rate+0x66>
		value = 1;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	617b      	str	r3, [r7, #20]
	}
	return (value);
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	b2db      	uxtb	r3, r3
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	371c      	adds	r7, #28
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
	...

08002a64 <elevate_control_task>:
void elevate_control_task() {
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
	osThreadSetPriority(main_displayHandle, osPriorityLow);
 8002a68:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <elevate_control_task+0x20>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2108      	movs	r1, #8
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f004 f872 	bl	8006b58 <osThreadSetPriority>
	osThreadSetPriority(controlDisplayHandle, osPriorityNormal);
 8002a74:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <elevate_control_task+0x24>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2118      	movs	r1, #24
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f004 f86c 	bl	8006b58 <osThreadSetPriority>
}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	200080b4 	.word	0x200080b4
 8002a88:	200080bc 	.word	0x200080bc

08002a8c <elevate_main_display_task>:
void elevate_main_display_task() {
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
	osThreadSetPriority(main_displayHandle, osPriorityNormal);
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <elevate_main_display_task+0x20>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2118      	movs	r1, #24
 8002a96:	4618      	mov	r0, r3
 8002a98:	f004 f85e 	bl	8006b58 <osThreadSetPriority>
	osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 8002a9c:	4b04      	ldr	r3, [pc, #16]	@ (8002ab0 <elevate_main_display_task+0x24>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2108      	movs	r1, #8
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f004 f858 	bl	8006b58 <osThreadSetPriority>
}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	200080b4 	.word	0x200080b4
 8002ab0:	200080bc 	.word	0x200080bc

08002ab4 <ui_draw_startup_sequence>:
void ui_draw_startup_sequence() {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
	LCD_SetCursor(0, 0);
 8002ab8:	2100      	movs	r1, #0
 8002aba:	2000      	movs	r0, #0
 8002abc:	f7fd fe98 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(" OOO O    OOO  OOO  ");
 8002ac0:	480c      	ldr	r0, [pc, #48]	@ (8002af4 <ui_draw_startup_sequence+0x40>)
 8002ac2:	f7fd fe6d 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f7fd fe91 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(" OO  O   O   O  O   ");
 8002ace:	480a      	ldr	r0, [pc, #40]	@ (8002af8 <ui_draw_startup_sequence+0x44>)
 8002ad0:	f7fd fe66 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f7fd fe8a 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("  OO O   O   O  O   ");
 8002adc:	4807      	ldr	r0, [pc, #28]	@ (8002afc <ui_draw_startup_sequence+0x48>)
 8002ade:	f7fd fe5f 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 8002ae2:	2103      	movs	r1, #3
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	f7fd fe83 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(" OOO OOO  OOO   O   ");
 8002aea:	4805      	ldr	r0, [pc, #20]	@ (8002b00 <ui_draw_startup_sequence+0x4c>)
 8002aec:	f7fd fe58 	bl	80007a0 <LCD_PrintString>
}
 8002af0:	bf00      	nop
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	0800ab2c 	.word	0x0800ab2c
 8002af8:	0800ab44 	.word	0x0800ab44
 8002afc:	0800ab5c 	.word	0x0800ab5c
 8002b00:	0800ab74 	.word	0x0800ab74

08002b04 <ui_draw_password>:
void ui_draw_password() {
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
	LCD_SetCursor(0, 0);
 8002b08:	2100      	movs	r1, #0
 8002b0a:	2000      	movs	r0, #0
 8002b0c:	f7fd fe70 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#-----Password-----#");
 8002b10:	480c      	ldr	r0, [pc, #48]	@ (8002b44 <ui_draw_password+0x40>)
 8002b12:	f7fd fe45 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 8002b16:	2101      	movs	r1, #1
 8002b18:	2000      	movs	r0, #0
 8002b1a:	f7fd fe69 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#                  #");
 8002b1e:	480a      	ldr	r0, [pc, #40]	@ (8002b48 <ui_draw_password+0x44>)
 8002b20:	f7fd fe3e 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 8002b24:	2102      	movs	r1, #2
 8002b26:	2000      	movs	r0, #0
 8002b28:	f7fd fe62 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#                  #");
 8002b2c:	4806      	ldr	r0, [pc, #24]	@ (8002b48 <ui_draw_password+0x44>)
 8002b2e:	f7fd fe37 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 8002b32:	2103      	movs	r1, #3
 8002b34:	2000      	movs	r0, #0
 8002b36:	f7fd fe5b 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#------------------#");
 8002b3a:	4804      	ldr	r0, [pc, #16]	@ (8002b4c <ui_draw_password+0x48>)
 8002b3c:	f7fd fe30 	bl	80007a0 <LCD_PrintString>
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	0800ab8c 	.word	0x0800ab8c
 8002b48:	0800aba4 	.word	0x0800aba4
 8002b4c:	0800abbc 	.word	0x0800abbc

08002b50 <ui_draw_menu>:
void ui_draw_menu() {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	LCD_SetCursor(0, 0);
 8002b54:	2100      	movs	r1, #0
 8002b56:	2000      	movs	r0, #0
 8002b58:	f7fd fe4a 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("     1) Audio       ");
 8002b5c:	480c      	ldr	r0, [pc, #48]	@ (8002b90 <ui_draw_menu+0x40>)
 8002b5e:	f7fd fe1f 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 8002b62:	2101      	movs	r1, #1
 8002b64:	2000      	movs	r0, #0
 8002b66:	f7fd fe43 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("     2) Stats       ");
 8002b6a:	480a      	ldr	r0, [pc, #40]	@ (8002b94 <ui_draw_menu+0x44>)
 8002b6c:	f7fd fe18 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 8002b70:	2102      	movs	r1, #2
 8002b72:	2000      	movs	r0, #0
 8002b74:	f7fd fe3c 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("     3) Win rate    ");
 8002b78:	4807      	ldr	r0, [pc, #28]	@ (8002b98 <ui_draw_menu+0x48>)
 8002b7a:	f7fd fe11 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 8002b7e:	2103      	movs	r1, #3
 8002b80:	2000      	movs	r0, #0
 8002b82:	f7fd fe35 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("  Made by Alexander ");
 8002b86:	4805      	ldr	r0, [pc, #20]	@ (8002b9c <ui_draw_menu+0x4c>)
 8002b88:	f7fd fe0a 	bl	80007a0 <LCD_PrintString>
}
 8002b8c:	bf00      	nop
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	0800abd4 	.word	0x0800abd4
 8002b94:	0800abec 	.word	0x0800abec
 8002b98:	0800ac04 	.word	0x0800ac04
 8002b9c:	0800ac1c 	.word	0x0800ac1c

08002ba0 <ui_draw_audio>:
void ui_draw_audio() {
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
	// control lose music and volume

	LCD_SetCursor(0, 0);
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	f7fd fe22 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#-------Audio------#");
 8002bac:	4807      	ldr	r0, [pc, #28]	@ (8002bcc <ui_draw_audio+0x2c>)
 8002bae:	f7fd fdf7 	bl	80007a0 <LCD_PrintString>
	ui_draw_lose_music();
 8002bb2:	f000 f829 	bl	8002c08 <ui_draw_lose_music>
	ui_draw_volume();
 8002bb6:	f000 f80d 	bl	8002bd4 <ui_draw_volume>
	LCD_SetCursor(0, 3);
 8002bba:	2103      	movs	r1, #3
 8002bbc:	2000      	movs	r0, #0
 8002bbe:	f7fd fe17 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#--A-OK------------#");
 8002bc2:	4803      	ldr	r0, [pc, #12]	@ (8002bd0 <ui_draw_audio+0x30>)
 8002bc4:	f7fd fdec 	bl	80007a0 <LCD_PrintString>
}
 8002bc8:	bf00      	nop
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	0800ac34 	.word	0x0800ac34
 8002bd0:	0800ac4c 	.word	0x0800ac4c

08002bd4 <ui_draw_volume>:
void ui_draw_volume() {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
	char volume_str[21];
	snprintf(volume_str, sizeof(volume_str), "#+2 -3 volume:  %02d #",
			slot_audio_settings.volume);
 8002bda:	4b09      	ldr	r3, [pc, #36]	@ (8002c00 <ui_draw_volume+0x2c>)
 8002bdc:	785b      	ldrb	r3, [r3, #1]
	snprintf(volume_str, sizeof(volume_str), "#+2 -3 volume:  %02d #",
 8002bde:	4638      	mov	r0, r7
 8002be0:	4a08      	ldr	r2, [pc, #32]	@ (8002c04 <ui_draw_volume+0x30>)
 8002be2:	2115      	movs	r1, #21
 8002be4:	f006 fe40 	bl	8009868 <sniprintf>
	LCD_SetCursor(0, 2);
 8002be8:	2102      	movs	r1, #2
 8002bea:	2000      	movs	r0, #0
 8002bec:	f7fd fe00 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(volume_str);
 8002bf0:	463b      	mov	r3, r7
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fd fdd4 	bl	80007a0 <LCD_PrintString>
}
 8002bf8:	bf00      	nop
 8002bfa:	3718      	adds	r7, #24
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	2000000c 	.word	0x2000000c
 8002c04:	0800ac64 	.word	0x0800ac64

08002c08 <ui_draw_lose_music>:
void ui_draw_lose_music() {
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
	LCD_SetCursor(0, 1);
 8002c0c:	2101      	movs	r1, #1
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f7fd fdee 	bl	80007f0 <LCD_SetCursor>
	if (slot_audio_settings.lose_music_on) {
 8002c14:	4b06      	ldr	r3, [pc, #24]	@ (8002c30 <ui_draw_lose_music+0x28>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <ui_draw_lose_music+0x1c>
		LCD_PrintString("#1) lose tune: on  #");
 8002c1c:	4805      	ldr	r0, [pc, #20]	@ (8002c34 <ui_draw_lose_music+0x2c>)
 8002c1e:	f7fd fdbf 	bl	80007a0 <LCD_PrintString>
	} else {
		LCD_PrintString("#1) lose tune: off #");
	}
}
 8002c22:	e002      	b.n	8002c2a <ui_draw_lose_music+0x22>
		LCD_PrintString("#1) lose tune: off #");
 8002c24:	4804      	ldr	r0, [pc, #16]	@ (8002c38 <ui_draw_lose_music+0x30>)
 8002c26:	f7fd fdbb 	bl	80007a0 <LCD_PrintString>
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	2000000c 	.word	0x2000000c
 8002c34:	0800ac7c 	.word	0x0800ac7c
 8002c38:	0800ac94 	.word	0x0800ac94

08002c3c <ui_draw_stats>:
void ui_draw_stats() {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08e      	sub	sp, #56	@ 0x38
 8002c40:	af00      	add	r7, sp, #0
	// display slot_stats and the actual win rate
	char actual_win_rate_str[21];
	char total_games_str[21];
	uint8_t actual_win_rate_percent =
			(uint8_t) (
			((float) slot_stats.session_won_games
 8002c42:	4b26      	ldr	r3, [pc, #152]	@ (8002cdc <ui_draw_stats+0xa0>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	ee07 3a90 	vmov	s15, r3
 8002c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
					/ slot_stats.session_total_games) * 100);
 8002c4e:	4b23      	ldr	r3, [pc, #140]	@ (8002cdc <ui_draw_stats+0xa0>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	ee07 3a90 	vmov	s15, r3
 8002c56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c5e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002ce0 <ui_draw_stats+0xa4>
 8002c62:	ee67 7a87 	vmul.f32	s15, s15, s14
	uint8_t actual_win_rate_percent =
 8002c66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c6a:	edc7 7a01 	vstr	s15, [r7, #4]
 8002c6e:	793b      	ldrb	r3, [r7, #4]
 8002c70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	snprintf(actual_win_rate_str, sizeof(actual_win_rate_str),
 8002c74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002c78:	f107 0020 	add.w	r0, r7, #32
 8002c7c:	4a19      	ldr	r2, [pc, #100]	@ (8002ce4 <ui_draw_stats+0xa8>)
 8002c7e:	2115      	movs	r1, #21
 8002c80:	f006 fdf2 	bl	8009868 <sniprintf>
			"#  win rate:    %02d #",
			actual_win_rate_percent);
	snprintf(total_games_str, sizeof(total_games_str),
 8002c84:	4b15      	ldr	r3, [pc, #84]	@ (8002cdc <ui_draw_stats+0xa0>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f107 0008 	add.w	r0, r7, #8
 8002c8c:	4a16      	ldr	r2, [pc, #88]	@ (8002ce8 <ui_draw_stats+0xac>)
 8002c8e:	2115      	movs	r1, #21
 8002c90:	f006 fdea 	bl	8009868 <sniprintf>
			"# total games: %03d #",
			slot_stats.session_total_games);
	LCD_SetCursor(0, 0);
 8002c94:	2100      	movs	r1, #0
 8002c96:	2000      	movs	r0, #0
 8002c98:	f7fd fdaa 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#------Stats.------#");
 8002c9c:	4813      	ldr	r0, [pc, #76]	@ (8002cec <ui_draw_stats+0xb0>)
 8002c9e:	f7fd fd7f 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	2000      	movs	r0, #0
 8002ca6:	f7fd fda3 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(actual_win_rate_str);
 8002caa:	f107 0320 	add.w	r3, r7, #32
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fd fd76 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 8002cb4:	2102      	movs	r1, #2
 8002cb6:	2000      	movs	r0, #0
 8002cb8:	f7fd fd9a 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(total_games_str);
 8002cbc:	f107 0308 	add.w	r3, r7, #8
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fd fd6d 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 8002cc6:	2103      	movs	r1, #3
 8002cc8:	2000      	movs	r0, #0
 8002cca:	f7fd fd91 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#--A-OK------------#");
 8002cce:	4808      	ldr	r0, [pc, #32]	@ (8002cf0 <ui_draw_stats+0xb4>)
 8002cd0:	f7fd fd66 	bl	80007a0 <LCD_PrintString>
}
 8002cd4:	bf00      	nop
 8002cd6:	3738      	adds	r7, #56	@ 0x38
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	200080a8 	.word	0x200080a8
 8002ce0:	42c80000 	.word	0x42c80000
 8002ce4:	0800acac 	.word	0x0800acac
 8002ce8:	0800acc4 	.word	0x0800acc4
 8002cec:	0800acdc 	.word	0x0800acdc
 8002cf0:	0800ac4c 	.word	0x0800ac4c

08002cf4 <ui_draw_win_rate>:
void ui_draw_win_rate() {
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
	// set the win percentage 1-100
	char win_rate_str[21];
	snprintf(win_rate_str, sizeof(win_rate_str), "#    OLD %03d       #",
 8002cfa:	4b14      	ldr	r3, [pc, #80]	@ (8002d4c <ui_draw_win_rate+0x58>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	4638      	mov	r0, r7
 8002d00:	4a13      	ldr	r2, [pc, #76]	@ (8002d50 <ui_draw_win_rate+0x5c>)
 8002d02:	2115      	movs	r1, #21
 8002d04:	f006 fdb0 	bl	8009868 <sniprintf>
			win_rate_percent);
	LCD_SetCursor(0, 0);
 8002d08:	2100      	movs	r1, #0
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f7fd fd70 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#-----Win Rate-----#");
 8002d10:	4810      	ldr	r0, [pc, #64]	@ (8002d54 <ui_draw_win_rate+0x60>)
 8002d12:	f7fd fd45 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 8002d16:	2101      	movs	r1, #1
 8002d18:	2000      	movs	r0, #0
 8002d1a:	f7fd fd69 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(win_rate_str);
 8002d1e:	463b      	mov	r3, r7
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7fd fd3d 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 8002d26:	2102      	movs	r1, #2
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f7fd fd61 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#    NEW           #");
 8002d2e:	480a      	ldr	r0, [pc, #40]	@ (8002d58 <ui_draw_win_rate+0x64>)
 8002d30:	f7fd fd36 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 8002d34:	2103      	movs	r1, #3
 8002d36:	2000      	movs	r0, #0
 8002d38:	f7fd fd5a 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#--A-OK------B-NO--#");
 8002d3c:	4807      	ldr	r0, [pc, #28]	@ (8002d5c <ui_draw_win_rate+0x68>)
 8002d3e:	f7fd fd2f 	bl	80007a0 <LCD_PrintString>
}
 8002d42:	bf00      	nop
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	2000000a 	.word	0x2000000a
 8002d50:	0800acf4 	.word	0x0800acf4
 8002d54:	0800ad0c 	.word	0x0800ad0c
 8002d58:	0800ad24 	.word	0x0800ad24
 8002d5c:	0800ad3c 	.word	0x0800ad3c

08002d60 <write_stop_buttons>:
void write_stop_buttons(GPIO_PinState state) {
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin, state);
 8002d6a:	79fb      	ldrb	r3, [r7, #7]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	2101      	movs	r1, #1
 8002d70:	480c      	ldr	r0, [pc, #48]	@ (8002da4 <write_stop_buttons+0x44>)
 8002d72:	f001 f969 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin, state);
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	2104      	movs	r1, #4
 8002d7c:	4809      	ldr	r0, [pc, #36]	@ (8002da4 <write_stop_buttons+0x44>)
 8002d7e:	f001 f963 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin, state);
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	461a      	mov	r2, r3
 8002d86:	2110      	movs	r1, #16
 8002d88:	4806      	ldr	r0, [pc, #24]	@ (8002da4 <write_stop_buttons+0x44>)
 8002d8a:	f001 f95d 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin, state);
 8002d8e:	79fb      	ldrb	r3, [r7, #7]
 8002d90:	461a      	mov	r2, r3
 8002d92:	2140      	movs	r1, #64	@ 0x40
 8002d94:	4803      	ldr	r0, [pc, #12]	@ (8002da4 <write_stop_buttons+0x44>)
 8002d96:	f001 f957 	bl	8004048 <HAL_GPIO_WritePin>
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40020000 	.word	0x40020000

08002da8 <stagger_stop_buttons>:
void stagger_stop_buttons(uint16_t time) {
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(stop_led_0_GPIO_Port, stop_led_0_Pin);
 8002db2:	2101      	movs	r1, #1
 8002db4:	4811      	ldr	r0, [pc, #68]	@ (8002dfc <stagger_stop_buttons+0x54>)
 8002db6:	f001 f960 	bl	800407a <HAL_GPIO_TogglePin>
	osDelay(time);
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f003 fef5 	bl	8006bac <osDelay>
	HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 8002dc2:	2104      	movs	r1, #4
 8002dc4:	480d      	ldr	r0, [pc, #52]	@ (8002dfc <stagger_stop_buttons+0x54>)
 8002dc6:	f001 f958 	bl	800407a <HAL_GPIO_TogglePin>
	osDelay(time);
 8002dca:	88fb      	ldrh	r3, [r7, #6]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f003 feed 	bl	8006bac <osDelay>
	HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 8002dd2:	2110      	movs	r1, #16
 8002dd4:	4809      	ldr	r0, [pc, #36]	@ (8002dfc <stagger_stop_buttons+0x54>)
 8002dd6:	f001 f950 	bl	800407a <HAL_GPIO_TogglePin>
	osDelay(time);
 8002dda:	88fb      	ldrh	r3, [r7, #6]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f003 fee5 	bl	8006bac <osDelay>
	HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 8002de2:	2140      	movs	r1, #64	@ 0x40
 8002de4:	4805      	ldr	r0, [pc, #20]	@ (8002dfc <stagger_stop_buttons+0x54>)
 8002de6:	f001 f948 	bl	800407a <HAL_GPIO_TogglePin>
	osDelay(time);
 8002dea:	88fb      	ldrh	r3, [r7, #6]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f003 fedd 	bl	8006bac <osDelay>

}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40020000 	.word	0x40020000

08002e00 <initialise_main_display>:

void initialise_main_display() {
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
	RA8876_PLL_init();
 8002e06:	f7fe f8df 	bl	8000fc8 <RA8876_PLL_init>
	uint8_t config_register = RA8876_read_register(0x01);
 8002e0a:	2001      	movs	r0, #1
 8002e0c:	f7fe f924 	bl	8001058 <RA8876_read_register>
 8002e10:	4603      	mov	r3, r0
 8002e12:	71fb      	strb	r3, [r7, #7]
	if ((config_register & 0x80) != 0x80) {
		//PLL init error

	}

	RA8876_SDRAM_init();
 8002e14:	f7fd ff8e 	bl	8000d34 <RA8876_SDRAM_init>
	osDelay(5);
 8002e18:	2005      	movs	r0, #5
 8002e1a:	f003 fec7 	bl	8006bac <osDelay>

	// Wait for SDRAM to finish check bit 6 of Register 0xE4
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 8002e1e:	e002      	b.n	8002e26 <initialise_main_display+0x26>
		osDelay(50);
 8002e20:	2032      	movs	r0, #50	@ 0x32
 8002e22:	f003 fec3 	bl	8006bac <osDelay>
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 8002e26:	20e4      	movs	r0, #228	@ 0xe4
 8002e28:	f7fe f916 	bl	8001058 <RA8876_read_register>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d1f4      	bne.n	8002e20 <initialise_main_display+0x20>
	}

	RA8876_display_init();
 8002e36:	f7fd ffb3 	bl	8000da0 <RA8876_display_init>

	// turn display on test mode
	// RA8876_color_bar_test_on();
	HAL_GPIO_WritePin(display_backlight_GPIO_Port,
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e40:	4809      	ldr	r0, [pc, #36]	@ (8002e68 <initialise_main_display+0x68>)
 8002e42:	f001 f901 	bl	8004048 <HAL_GPIO_WritePin>
	display_backlight_Pin, GPIO_PIN_SET);

	RA8876_display_on();
 8002e46:	f7fe f96b 	bl	8001120 <RA8876_display_on>
	HAL_Delay(20);
 8002e4a:	2014      	movs	r0, #20
 8002e4c:	f000 fe5a 	bl	8003b04 <HAL_Delay>

	RA8876_clear_screen();
 8002e50:	f7fe f9ce 	bl	80011f0 <RA8876_clear_screen>
	osDelay(20);
 8002e54:	2014      	movs	r0, #20
 8002e56:	f003 fea9 	bl	8006bac <osDelay>

	RA8876_fill_bottom_gradient();
 8002e5a:	f7ff f8c1 	bl	8001fe0 <RA8876_fill_bottom_gradient>
	//RA8876_draw_tree(512, 300, 100);
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40020400 	.word	0x40020400

08002e6c <slot_rand>:
uint32_t slot_rand(void) {
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
	prng_state = (1664525 * prng_state) + 1013904223;
 8002e70:	4b07      	ldr	r3, [pc, #28]	@ (8002e90 <slot_rand+0x24>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a07      	ldr	r2, [pc, #28]	@ (8002e94 <slot_rand+0x28>)
 8002e76:	fb03 f202 	mul.w	r2, r3, r2
 8002e7a:	4b07      	ldr	r3, [pc, #28]	@ (8002e98 <slot_rand+0x2c>)
 8002e7c:	4413      	add	r3, r2
 8002e7e:	4a04      	ldr	r2, [pc, #16]	@ (8002e90 <slot_rand+0x24>)
 8002e80:	6013      	str	r3, [r2, #0]
	return prng_state;
 8002e82:	4b03      	ldr	r3, [pc, #12]	@ (8002e90 <slot_rand+0x24>)
 8002e84:	681b      	ldr	r3, [r3, #0]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	200080a4 	.word	0x200080a4
 8002e94:	0019660d 	.word	0x0019660d
 8002e98:	3c6ef35f 	.word	0x3c6ef35f

08002e9c <get_random_number>:
		prng_state = 1;
	else
		prng_state = seed;
}

uint32_t get_random_number(uint32_t min_value, uint32_t max_value) {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
	// inclusive of max_value
	uint32_t range = max_value - min_value + 1;
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	3301      	adds	r3, #1
 8002eae:	60fb      	str	r3, [r7, #12]
	return (slot_rand() % range) + min_value;
 8002eb0:	f7ff ffdc 	bl	8002e6c <slot_rand>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	fbb3 f2f2 	udiv	r2, r3, r2
 8002ebc:	68f9      	ldr	r1, [r7, #12]
 8002ebe:	fb01 f202 	mul.w	r2, r1, r2
 8002ec2:	1a9a      	subs	r2, r3, r2
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4413      	add	r3, r2
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PC10   ------> I2S3_CK
*/
void MX_GPIO_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08c      	sub	sp, #48	@ 0x30
 8002ed4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed6:	f107 031c 	add.w	r3, r7, #28
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	609a      	str	r2, [r3, #8]
 8002ee2:	60da      	str	r2, [r3, #12]
 8002ee4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61bb      	str	r3, [r7, #24]
 8002eea:	4bac      	ldr	r3, [pc, #688]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	4aab      	ldr	r2, [pc, #684]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002ef0:	f043 0310 	orr.w	r3, r3, #16
 8002ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ef6:	4ba9      	ldr	r3, [pc, #676]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efa:	f003 0310 	and.w	r3, r3, #16
 8002efe:	61bb      	str	r3, [r7, #24]
 8002f00:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
 8002f06:	4ba5      	ldr	r3, [pc, #660]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	4aa4      	ldr	r2, [pc, #656]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f0c:	f043 0304 	orr.w	r3, r3, #4
 8002f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f12:	4ba2      	ldr	r3, [pc, #648]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	617b      	str	r3, [r7, #20]
 8002f1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f1e:	2300      	movs	r3, #0
 8002f20:	613b      	str	r3, [r7, #16]
 8002f22:	4b9e      	ldr	r3, [pc, #632]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f26:	4a9d      	ldr	r2, [pc, #628]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f2e:	4b9b      	ldr	r3, [pc, #620]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f36:	613b      	str	r3, [r7, #16]
 8002f38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60fb      	str	r3, [r7, #12]
 8002f3e:	4b97      	ldr	r3, [pc, #604]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f42:	4a96      	ldr	r2, [pc, #600]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4a:	4b94      	ldr	r3, [pc, #592]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	60fb      	str	r3, [r7, #12]
 8002f54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	4b90      	ldr	r3, [pc, #576]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5e:	4a8f      	ldr	r2, [pc, #572]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f60:	f043 0302 	orr.w	r3, r3, #2
 8002f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f66:	4b8d      	ldr	r3, [pc, #564]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	607b      	str	r3, [r7, #4]
 8002f76:	4b89      	ldr	r3, [pc, #548]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7a:	4a88      	ldr	r2, [pc, #544]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f7c:	f043 0308 	orr.w	r3, r3, #8
 8002f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f82:	4b86      	ldr	r3, [pc, #536]	@ (800319c <MX_GPIO_Init+0x2cc>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f86:	f003 0308 	and.w	r3, r3, #8
 8002f8a:	607b      	str	r3, [r7, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8002f8e:	2200      	movs	r2, #0
 8002f90:	2140      	movs	r1, #64	@ 0x40
 8002f92:	4883      	ldr	r0, [pc, #524]	@ (80031a0 <MX_GPIO_Init+0x2d0>)
 8002f94:	f001 f858 	bl	8004048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002f98:	2201      	movs	r2, #1
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	4881      	ldr	r0, [pc, #516]	@ (80031a4 <MX_GPIO_Init+0x2d4>)
 8002f9e:	f001 f853 	bl	8004048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f248 0155 	movw	r1, #32853	@ 0x8055
 8002fa8:	487f      	ldr	r0, [pc, #508]	@ (80031a8 <MX_GPIO_Init+0x2d8>)
 8002faa:	f001 f84d 	bl	8004048 <HAL_GPIO_WritePin>
                          |display_reset_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f24e 1110 	movw	r1, #57616	@ 0xe110
 8002fb4:	487d      	ldr	r0, [pc, #500]	@ (80031ac <MX_GPIO_Init+0x2dc>)
 8002fb6:	f001 f847 	bl	8004048 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_backlight_GPIO_Port, display_backlight_Pin, GPIO_PIN_RESET);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fc0:	487b      	ldr	r0, [pc, #492]	@ (80031b0 <MX_GPIO_Init+0x2e0>)
 8002fc2:	f001 f841 	bl	8004048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : display_CS_Pin */
  GPIO_InitStruct.Pin = display_CS_Pin;
 8002fc6:	2340      	movs	r3, #64	@ 0x40
 8002fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_CS_GPIO_Port, &GPIO_InitStruct);
 8002fd6:	f107 031c 	add.w	r3, r7, #28
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4870      	ldr	r0, [pc, #448]	@ (80031a0 <MX_GPIO_Init+0x2d0>)
 8002fde:	f000 fe97 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002ff2:	f107 031c 	add.w	r3, r7, #28
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	486a      	ldr	r0, [pc, #424]	@ (80031a4 <MX_GPIO_Init+0x2d4>)
 8002ffa:	f000 fe89 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002ffe:	2308      	movs	r3, #8
 8003000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003002:	2302      	movs	r3, #2
 8003004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300a:	2300      	movs	r3, #0
 800300c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800300e:	2305      	movs	r3, #5
 8003010:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003012:	f107 031c 	add.w	r3, r7, #28
 8003016:	4619      	mov	r1, r3
 8003018:	4862      	ldr	r0, [pc, #392]	@ (80031a4 <MX_GPIO_Init+0x2d4>)
 800301a:	f000 fe79 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_led_0_Pin stop_led_1_Pin stop_led_2_Pin stop_led_3_Pin */
  GPIO_InitStruct.Pin = stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin;
 800301e:	2355      	movs	r3, #85	@ 0x55
 8003020:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003022:	2301      	movs	r3, #1
 8003024:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003026:	2300      	movs	r3, #0
 8003028:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302a:	2300      	movs	r3, #0
 800302c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800302e:	f107 031c 	add.w	r3, r7, #28
 8003032:	4619      	mov	r1, r3
 8003034:	485c      	ldr	r0, [pc, #368]	@ (80031a8 <MX_GPIO_Init+0x2d8>)
 8003036:	f000 fe6b 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_btn_0_Pin stop_btn_1_Pin stop_btn_2_Pin stop_btn_3_Pin */
  GPIO_InitStruct.Pin = stop_btn_0_Pin|stop_btn_1_Pin|stop_btn_2_Pin|stop_btn_3_Pin;
 800303a:	23aa      	movs	r3, #170	@ 0xaa
 800303c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800303e:	2300      	movs	r3, #0
 8003040:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003042:	2300      	movs	r3, #0
 8003044:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003046:	f107 031c 	add.w	r3, r7, #28
 800304a:	4619      	mov	r1, r3
 800304c:	4856      	ldr	r0, [pc, #344]	@ (80031a8 <MX_GPIO_Init+0x2d8>)
 800304e:	f000 fe5f 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8003052:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003058:	2302      	movs	r3, #2
 800305a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305c:	2300      	movs	r3, #0
 800305e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003060:	2300      	movs	r3, #0
 8003062:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003064:	2305      	movs	r3, #5
 8003066:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003068:	f107 031c 	add.w	r3, r7, #28
 800306c:	4619      	mov	r1, r3
 800306e:	4850      	ldr	r0, [pc, #320]	@ (80031b0 <MX_GPIO_Init+0x2e0>)
 8003070:	f000 fe4e 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_col_0_Pin keyboard_col_3_Pin keyboard_col_2_Pin keyboard_col_1_Pin */
  GPIO_InitStruct.Pin = keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin;
 8003074:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8003078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800307a:	2311      	movs	r3, #17
 800307c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800307e:	2301      	movs	r3, #1
 8003080:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003082:	2300      	movs	r3, #0
 8003084:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003086:	f107 031c 	add.w	r3, r7, #28
 800308a:	4619      	mov	r1, r3
 800308c:	4847      	ldr	r0, [pc, #284]	@ (80031ac <MX_GPIO_Init+0x2dc>)
 800308e:	f000 fe3f 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_row_3_Pin keyboard_row_2_Pin keyboard_row_1_Pin keyboard_row_0_Pin */
  GPIO_InitStruct.Pin = keyboard_row_3_Pin|keyboard_row_2_Pin|keyboard_row_1_Pin|keyboard_row_0_Pin;
 8003092:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8003096:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003098:	2300      	movs	r3, #0
 800309a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800309c:	2301      	movs	r3, #1
 800309e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030a0:	f107 031c 	add.w	r3, r7, #28
 80030a4:	4619      	mov	r1, r3
 80030a6:	4841      	ldr	r0, [pc, #260]	@ (80031ac <MX_GPIO_Init+0x2dc>)
 80030a8:	f000 fe32 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80030ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80030b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030b2:	2300      	movs	r3, #0
 80030b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b6:	2300      	movs	r3, #0
 80030b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80030ba:	f107 031c 	add.w	r3, r7, #28
 80030be:	4619      	mov	r1, r3
 80030c0:	4839      	ldr	r0, [pc, #228]	@ (80031a8 <MX_GPIO_Init+0x2d8>)
 80030c2:	f000 fe25 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin;
 80030c6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80030ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030cc:	2302      	movs	r3, #2
 80030ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d0:	2300      	movs	r3, #0
 80030d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d4:	2303      	movs	r3, #3
 80030d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80030d8:	230a      	movs	r3, #10
 80030da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030dc:	f107 031c 	add.w	r3, r7, #28
 80030e0:	4619      	mov	r1, r3
 80030e2:	4831      	ldr	r0, [pc, #196]	@ (80031a8 <MX_GPIO_Init+0x2d8>)
 80030e4:	f000 fe14 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_reset_Pin */
  GPIO_InitStruct.Pin = display_reset_Pin;
 80030e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80030ee:	2311      	movs	r3, #17
 80030f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f2:	2300      	movs	r3, #0
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f6:	2300      	movs	r3, #0
 80030f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_reset_GPIO_Port, &GPIO_InitStruct);
 80030fa:	f107 031c 	add.w	r3, r7, #28
 80030fe:	4619      	mov	r1, r3
 8003100:	4829      	ldr	r0, [pc, #164]	@ (80031a8 <MX_GPIO_Init+0x2d8>)
 8003102:	f000 fe05 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 8003106:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800310a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800310c:	2302      	movs	r3, #2
 800310e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003110:	2300      	movs	r3, #0
 8003112:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003114:	2300      	movs	r3, #0
 8003116:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003118:	2306      	movs	r3, #6
 800311a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 800311c:	f107 031c 	add.w	r3, r7, #28
 8003120:	4619      	mov	r1, r3
 8003122:	4820      	ldr	r0, [pc, #128]	@ (80031a4 <MX_GPIO_Init+0x2d4>)
 8003124:	f000 fdf4 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : display_wait_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = display_wait_Pin|OTG_FS_OverCurrent_Pin;
 8003128:	2328      	movs	r3, #40	@ 0x28
 800312a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800312c:	2300      	movs	r3, #0
 800312e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003130:	2300      	movs	r3, #0
 8003132:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003134:	f107 031c 	add.w	r3, r7, #28
 8003138:	4619      	mov	r1, r3
 800313a:	481c      	ldr	r0, [pc, #112]	@ (80031ac <MX_GPIO_Init+0x2dc>)
 800313c:	f000 fde8 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8003140:	2310      	movs	r3, #16
 8003142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003144:	2301      	movs	r3, #1
 8003146:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003148:	2300      	movs	r3, #0
 800314a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314c:	2300      	movs	r3, #0
 800314e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8003150:	f107 031c 	add.w	r3, r7, #28
 8003154:	4619      	mov	r1, r3
 8003156:	4815      	ldr	r0, [pc, #84]	@ (80031ac <MX_GPIO_Init+0x2dc>)
 8003158:	f000 fdda 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_backlight_Pin */
  GPIO_InitStruct.Pin = display_backlight_Pin;
 800315c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003162:	2301      	movs	r3, #1
 8003164:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	2300      	movs	r3, #0
 8003168:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316a:	2300      	movs	r3, #0
 800316c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_backlight_GPIO_Port, &GPIO_InitStruct);
 800316e:	f107 031c 	add.w	r3, r7, #28
 8003172:	4619      	mov	r1, r3
 8003174:	480e      	ldr	r0, [pc, #56]	@ (80031b0 <MX_GPIO_Init+0x2e0>)
 8003176:	f000 fdcb 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_interrupt_Pin */
  GPIO_InitStruct.Pin = display_interrupt_Pin;
 800317a:	2301      	movs	r3, #1
 800317c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800317e:	2300      	movs	r3, #0
 8003180:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003182:	2300      	movs	r3, #0
 8003184:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(display_interrupt_GPIO_Port, &GPIO_InitStruct);
 8003186:	f107 031c 	add.w	r3, r7, #28
 800318a:	4619      	mov	r1, r3
 800318c:	4804      	ldr	r0, [pc, #16]	@ (80031a0 <MX_GPIO_Init+0x2d0>)
 800318e:	f000 fdbf 	bl	8003d10 <HAL_GPIO_Init>

}
 8003192:	bf00      	nop
 8003194:	3730      	adds	r7, #48	@ 0x30
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40023800 	.word	0x40023800
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40020800 	.word	0x40020800
 80031a8:	40020000 	.word	0x40020000
 80031ac:	40020c00 	.word	0x40020c00
 80031b0:	40020400 	.word	0x40020400

080031b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80031b8:	4b12      	ldr	r3, [pc, #72]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031ba:	4a13      	ldr	r2, [pc, #76]	@ (8003208 <MX_I2C1_Init+0x54>)
 80031bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80031be:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031c0:	4a12      	ldr	r2, [pc, #72]	@ (800320c <MX_I2C1_Init+0x58>)
 80031c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80031c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80031ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80031d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80031d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031da:	2200      	movs	r2, #0
 80031dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80031de:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80031e4:	4b07      	ldr	r3, [pc, #28]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031ea:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80031f0:	4804      	ldr	r0, [pc, #16]	@ (8003204 <MX_I2C1_Init+0x50>)
 80031f2:	f000 ff5d 	bl	80040b0 <HAL_I2C_Init>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80031fc:	f000 f8e4 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}
 8003204:	200080c0 	.word	0x200080c0
 8003208:	40005400 	.word	0x40005400
 800320c:	000186a0 	.word	0x000186a0

08003210 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	@ 0x28
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003218:	f107 0314 	add.w	r3, r7, #20
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	609a      	str	r2, [r3, #8]
 8003224:	60da      	str	r2, [r3, #12]
 8003226:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a19      	ldr	r2, [pc, #100]	@ (8003294 <HAL_I2C_MspInit+0x84>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d12b      	bne.n	800328a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	4b18      	ldr	r3, [pc, #96]	@ (8003298 <HAL_I2C_MspInit+0x88>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323a:	4a17      	ldr	r2, [pc, #92]	@ (8003298 <HAL_I2C_MspInit+0x88>)
 800323c:	f043 0302 	orr.w	r3, r3, #2
 8003240:	6313      	str	r3, [r2, #48]	@ 0x30
 8003242:	4b15      	ldr	r3, [pc, #84]	@ (8003298 <HAL_I2C_MspInit+0x88>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	613b      	str	r3, [r7, #16]
 800324c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800324e:	23c0      	movs	r3, #192	@ 0xc0
 8003250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003252:	2312      	movs	r3, #18
 8003254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800325a:	2303      	movs	r3, #3
 800325c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800325e:	2304      	movs	r3, #4
 8003260:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003262:	f107 0314 	add.w	r3, r7, #20
 8003266:	4619      	mov	r1, r3
 8003268:	480c      	ldr	r0, [pc, #48]	@ (800329c <HAL_I2C_MspInit+0x8c>)
 800326a:	f000 fd51 	bl	8003d10 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <HAL_I2C_MspInit+0x88>)
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	4a08      	ldr	r2, [pc, #32]	@ (8003298 <HAL_I2C_MspInit+0x88>)
 8003278:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800327c:	6413      	str	r3, [r2, #64]	@ 0x40
 800327e:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <HAL_I2C_MspInit+0x88>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800328a:	bf00      	nop
 800328c:	3728      	adds	r7, #40	@ 0x28
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40005400 	.word	0x40005400
 8003298:	40023800 	.word	0x40023800
 800329c:	40020400 	.word	0x40020400

080032a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032a4:	f000 fbec 	bl	8003a80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032a8:	f000 f812 	bl	80032d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032ac:	f7ff fe10 	bl	8002ed0 <MX_GPIO_Init>
  MX_SPI2_Init();
 80032b0:	f000 f890 	bl	80033d4 <MX_SPI2_Init>
  MX_SPI5_Init();
 80032b4:	f000 f8c4 	bl	8003440 <MX_SPI5_Init>
  MX_I2C1_Init();
 80032b8:	f7ff ff7c 	bl	80031b4 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 80032bc:	f000 fb44 	bl	8003948 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80032c0:	f003 fb6e 	bl	80069a0 <osKernelInitialize>
  MX_FREERTOS_Init();
 80032c4:	f7fe ff4c 	bl	8002160 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80032c8:	f003 fb8e 	bl	80069e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80032cc:	bf00      	nop
 80032ce:	e7fd      	b.n	80032cc <main+0x2c>

080032d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b094      	sub	sp, #80	@ 0x50
 80032d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032d6:	f107 0320 	add.w	r3, r7, #32
 80032da:	2230      	movs	r2, #48	@ 0x30
 80032dc:	2100      	movs	r1, #0
 80032de:	4618      	mov	r0, r3
 80032e0:	f006 fb3b 	bl	800995a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032e4:	f107 030c 	add.w	r3, r7, #12
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	605a      	str	r2, [r3, #4]
 80032ee:	609a      	str	r2, [r3, #8]
 80032f0:	60da      	str	r2, [r3, #12]
 80032f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80032f4:	2300      	movs	r3, #0
 80032f6:	60bb      	str	r3, [r7, #8]
 80032f8:	4b28      	ldr	r3, [pc, #160]	@ (800339c <SystemClock_Config+0xcc>)
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	4a27      	ldr	r2, [pc, #156]	@ (800339c <SystemClock_Config+0xcc>)
 80032fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003302:	6413      	str	r3, [r2, #64]	@ 0x40
 8003304:	4b25      	ldr	r3, [pc, #148]	@ (800339c <SystemClock_Config+0xcc>)
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003310:	2300      	movs	r3, #0
 8003312:	607b      	str	r3, [r7, #4]
 8003314:	4b22      	ldr	r3, [pc, #136]	@ (80033a0 <SystemClock_Config+0xd0>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a21      	ldr	r2, [pc, #132]	@ (80033a0 <SystemClock_Config+0xd0>)
 800331a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4b1f      	ldr	r3, [pc, #124]	@ (80033a0 <SystemClock_Config+0xd0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003328:	607b      	str	r3, [r7, #4]
 800332a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800332c:	2302      	movs	r3, #2
 800332e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003330:	2301      	movs	r3, #1
 8003332:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003334:	2310      	movs	r3, #16
 8003336:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003338:	2302      	movs	r3, #2
 800333a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800333c:	2300      	movs	r3, #0
 800333e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003340:	2308      	movs	r3, #8
 8003342:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003344:	2364      	movs	r3, #100	@ 0x64
 8003346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003348:	2302      	movs	r3, #2
 800334a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800334c:	2308      	movs	r3, #8
 800334e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003350:	f107 0320 	add.w	r3, r7, #32
 8003354:	4618      	mov	r0, r3
 8003356:	f001 fb49 	bl	80049ec <HAL_RCC_OscConfig>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003360:	f000 f832 	bl	80033c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003364:	230f      	movs	r3, #15
 8003366:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003368:	2302      	movs	r3, #2
 800336a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003370:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003374:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003376:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800337a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800337c:	f107 030c 	add.w	r3, r7, #12
 8003380:	2103      	movs	r1, #3
 8003382:	4618      	mov	r0, r3
 8003384:	f001 fdaa 	bl	8004edc <HAL_RCC_ClockConfig>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800338e:	f000 f81b 	bl	80033c8 <Error_Handler>
  }
}
 8003392:	bf00      	nop
 8003394:	3750      	adds	r7, #80	@ 0x50
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800
 80033a0:	40007000 	.word	0x40007000

080033a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a04      	ldr	r2, [pc, #16]	@ (80033c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d101      	bne.n	80033ba <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80033b6:	f000 fb85 	bl	8003ac4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40010000 	.word	0x40010000

080033c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033cc:	b672      	cpsid	i
}
 80033ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033d0:	bf00      	nop
 80033d2:	e7fd      	b.n	80033d0 <Error_Handler+0x8>

080033d4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80033d8:	4b17      	ldr	r3, [pc, #92]	@ (8003438 <MX_SPI2_Init+0x64>)
 80033da:	4a18      	ldr	r2, [pc, #96]	@ (800343c <MX_SPI2_Init+0x68>)
 80033dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80033de:	4b16      	ldr	r3, [pc, #88]	@ (8003438 <MX_SPI2_Init+0x64>)
 80033e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80033e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80033e6:	4b14      	ldr	r3, [pc, #80]	@ (8003438 <MX_SPI2_Init+0x64>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80033ec:	4b12      	ldr	r3, [pc, #72]	@ (8003438 <MX_SPI2_Init+0x64>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80033f2:	4b11      	ldr	r3, [pc, #68]	@ (8003438 <MX_SPI2_Init+0x64>)
 80033f4:	2202      	movs	r2, #2
 80033f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80033f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003438 <MX_SPI2_Init+0x64>)
 80033fa:	2201      	movs	r2, #1
 80033fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80033fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003438 <MX_SPI2_Init+0x64>)
 8003400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003404:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003406:	4b0c      	ldr	r3, [pc, #48]	@ (8003438 <MX_SPI2_Init+0x64>)
 8003408:	2210      	movs	r2, #16
 800340a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800340c:	4b0a      	ldr	r3, [pc, #40]	@ (8003438 <MX_SPI2_Init+0x64>)
 800340e:	2200      	movs	r2, #0
 8003410:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003412:	4b09      	ldr	r3, [pc, #36]	@ (8003438 <MX_SPI2_Init+0x64>)
 8003414:	2200      	movs	r2, #0
 8003416:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003418:	4b07      	ldr	r3, [pc, #28]	@ (8003438 <MX_SPI2_Init+0x64>)
 800341a:	2200      	movs	r2, #0
 800341c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800341e:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <MX_SPI2_Init+0x64>)
 8003420:	220a      	movs	r2, #10
 8003422:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003424:	4804      	ldr	r0, [pc, #16]	@ (8003438 <MX_SPI2_Init+0x64>)
 8003426:	f001 ffab 	bl	8005380 <HAL_SPI_Init>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003430:	f7ff ffca 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20008114 	.word	0x20008114
 800343c:	40003800 	.word	0x40003800

08003440 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8003444:	4b17      	ldr	r3, [pc, #92]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003446:	4a18      	ldr	r2, [pc, #96]	@ (80034a8 <MX_SPI5_Init+0x68>)
 8003448:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800344a:	4b16      	ldr	r3, [pc, #88]	@ (80034a4 <MX_SPI5_Init+0x64>)
 800344c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003450:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003452:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003454:	2200      	movs	r2, #0
 8003456:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003458:	4b12      	ldr	r3, [pc, #72]	@ (80034a4 <MX_SPI5_Init+0x64>)
 800345a:	2200      	movs	r2, #0
 800345c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800345e:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003460:	2202      	movs	r2, #2
 8003462:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003464:	4b0f      	ldr	r3, [pc, #60]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003466:	2201      	movs	r2, #1
 8003468:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800346a:	4b0e      	ldr	r3, [pc, #56]	@ (80034a4 <MX_SPI5_Init+0x64>)
 800346c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003470:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003472:	4b0c      	ldr	r3, [pc, #48]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003474:	2218      	movs	r2, #24
 8003476:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003478:	4b0a      	ldr	r3, [pc, #40]	@ (80034a4 <MX_SPI5_Init+0x64>)
 800347a:	2200      	movs	r2, #0
 800347c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800347e:	4b09      	ldr	r3, [pc, #36]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003480:	2200      	movs	r2, #0
 8003482:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003484:	4b07      	ldr	r3, [pc, #28]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003486:	2200      	movs	r2, #0
 8003488:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800348a:	4b06      	ldr	r3, [pc, #24]	@ (80034a4 <MX_SPI5_Init+0x64>)
 800348c:	220a      	movs	r2, #10
 800348e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003490:	4804      	ldr	r0, [pc, #16]	@ (80034a4 <MX_SPI5_Init+0x64>)
 8003492:	f001 ff75 	bl	8005380 <HAL_SPI_Init>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800349c:	f7ff ff94 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80034a0:	bf00      	nop
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	2000816c 	.word	0x2000816c
 80034a8:	40015000 	.word	0x40015000

080034ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08c      	sub	sp, #48	@ 0x30
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	f107 031c 	add.w	r3, r7, #28
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a4a      	ldr	r2, [pc, #296]	@ (80035f4 <HAL_SPI_MspInit+0x148>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d14b      	bne.n	8003566 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80034ce:	2300      	movs	r3, #0
 80034d0:	61bb      	str	r3, [r7, #24]
 80034d2:	4b49      	ldr	r3, [pc, #292]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	4a48      	ldr	r2, [pc, #288]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 80034d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80034de:	4b46      	ldr	r3, [pc, #280]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 80034e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034e6:	61bb      	str	r3, [r7, #24]
 80034e8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	4b42      	ldr	r3, [pc, #264]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f2:	4a41      	ldr	r2, [pc, #260]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 80034f4:	f043 0304 	orr.w	r3, r3, #4
 80034f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034fa:	4b3f      	ldr	r3, [pc, #252]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 80034fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	617b      	str	r3, [r7, #20]
 8003504:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	4b3b      	ldr	r3, [pc, #236]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	4a3a      	ldr	r2, [pc, #232]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 8003510:	f043 0302 	orr.w	r3, r3, #2
 8003514:	6313      	str	r3, [r2, #48]	@ 0x30
 8003516:	4b38      	ldr	r3, [pc, #224]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	613b      	str	r3, [r7, #16]
 8003520:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003522:	2304      	movs	r3, #4
 8003524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003526:	2302      	movs	r3, #2
 8003528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352a:	2300      	movs	r3, #0
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800352e:	2303      	movs	r3, #3
 8003530:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003532:	2305      	movs	r3, #5
 8003534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003536:	f107 031c 	add.w	r3, r7, #28
 800353a:	4619      	mov	r1, r3
 800353c:	482f      	ldr	r0, [pc, #188]	@ (80035fc <HAL_SPI_MspInit+0x150>)
 800353e:	f000 fbe7 	bl	8003d10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8003542:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003548:	2302      	movs	r3, #2
 800354a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354c:	2300      	movs	r3, #0
 800354e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003550:	2303      	movs	r3, #3
 8003552:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003554:	2305      	movs	r3, #5
 8003556:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003558:	f107 031c 	add.w	r3, r7, #28
 800355c:	4619      	mov	r1, r3
 800355e:	4828      	ldr	r0, [pc, #160]	@ (8003600 <HAL_SPI_MspInit+0x154>)
 8003560:	f000 fbd6 	bl	8003d10 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003564:	e042      	b.n	80035ec <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI5)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a26      	ldr	r2, [pc, #152]	@ (8003604 <HAL_SPI_MspInit+0x158>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d13d      	bne.n	80035ec <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003570:	2300      	movs	r3, #0
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	4b20      	ldr	r3, [pc, #128]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 8003576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003578:	4a1f      	ldr	r2, [pc, #124]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 800357a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800357e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003580:	4b1d      	ldr	r3, [pc, #116]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 8003582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003584:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800358c:	2300      	movs	r3, #0
 800358e:	60bb      	str	r3, [r7, #8]
 8003590:	4b19      	ldr	r3, [pc, #100]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 8003592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003594:	4a18      	ldr	r2, [pc, #96]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 8003596:	f043 0310 	orr.w	r3, r3, #16
 800359a:	6313      	str	r3, [r2, #48]	@ 0x30
 800359c:	4b16      	ldr	r3, [pc, #88]	@ (80035f8 <HAL_SPI_MspInit+0x14c>)
 800359e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a0:	f003 0310 	and.w	r3, r3, #16
 80035a4:	60bb      	str	r3, [r7, #8]
 80035a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80035a8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80035ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ae:	2302      	movs	r3, #2
 80035b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b2:	2300      	movs	r3, #0
 80035b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035b6:	2303      	movs	r3, #3
 80035b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80035ba:	2306      	movs	r3, #6
 80035bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035be:	f107 031c 	add.w	r3, r7, #28
 80035c2:	4619      	mov	r1, r3
 80035c4:	4810      	ldr	r0, [pc, #64]	@ (8003608 <HAL_SPI_MspInit+0x15c>)
 80035c6:	f000 fba3 	bl	8003d10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80035ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80035ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d0:	2302      	movs	r3, #2
 80035d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035d4:	2301      	movs	r3, #1
 80035d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035d8:	2303      	movs	r3, #3
 80035da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80035dc:	2306      	movs	r3, #6
 80035de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035e0:	f107 031c 	add.w	r3, r7, #28
 80035e4:	4619      	mov	r1, r3
 80035e6:	4808      	ldr	r0, [pc, #32]	@ (8003608 <HAL_SPI_MspInit+0x15c>)
 80035e8:	f000 fb92 	bl	8003d10 <HAL_GPIO_Init>
}
 80035ec:	bf00      	nop
 80035ee:	3730      	adds	r7, #48	@ 0x30
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40003800 	.word	0x40003800
 80035f8:	40023800 	.word	0x40023800
 80035fc:	40020800 	.word	0x40020800
 8003600:	40020400 	.word	0x40020400
 8003604:	40015000 	.word	0x40015000
 8003608:	40021000 	.word	0x40021000

0800360c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	607b      	str	r3, [r7, #4]
 8003616:	4b12      	ldr	r3, [pc, #72]	@ (8003660 <HAL_MspInit+0x54>)
 8003618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361a:	4a11      	ldr	r2, [pc, #68]	@ (8003660 <HAL_MspInit+0x54>)
 800361c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003620:	6453      	str	r3, [r2, #68]	@ 0x44
 8003622:	4b0f      	ldr	r3, [pc, #60]	@ (8003660 <HAL_MspInit+0x54>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003626:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800362a:	607b      	str	r3, [r7, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	603b      	str	r3, [r7, #0]
 8003632:	4b0b      	ldr	r3, [pc, #44]	@ (8003660 <HAL_MspInit+0x54>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	4a0a      	ldr	r2, [pc, #40]	@ (8003660 <HAL_MspInit+0x54>)
 8003638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800363c:	6413      	str	r3, [r2, #64]	@ 0x40
 800363e:	4b08      	ldr	r3, [pc, #32]	@ (8003660 <HAL_MspInit+0x54>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800364a:	2200      	movs	r2, #0
 800364c:	210f      	movs	r1, #15
 800364e:	f06f 0001 	mvn.w	r0, #1
 8003652:	f000 fb33 	bl	8003cbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003656:	bf00      	nop
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	40023800 	.word	0x40023800

08003664 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b08c      	sub	sp, #48	@ 0x30
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003670:	2300      	movs	r3, #0
 8003672:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003674:	2300      	movs	r3, #0
 8003676:	60bb      	str	r3, [r7, #8]
 8003678:	4b2f      	ldr	r3, [pc, #188]	@ (8003738 <HAL_InitTick+0xd4>)
 800367a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367c:	4a2e      	ldr	r2, [pc, #184]	@ (8003738 <HAL_InitTick+0xd4>)
 800367e:	f043 0301 	orr.w	r3, r3, #1
 8003682:	6453      	str	r3, [r2, #68]	@ 0x44
 8003684:	4b2c      	ldr	r3, [pc, #176]	@ (8003738 <HAL_InitTick+0xd4>)
 8003686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	60bb      	str	r3, [r7, #8]
 800368e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003690:	f107 020c 	add.w	r2, r7, #12
 8003694:	f107 0310 	add.w	r3, r7, #16
 8003698:	4611      	mov	r1, r2
 800369a:	4618      	mov	r0, r3
 800369c:	f001 fe3e 	bl	800531c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80036a0:	f001 fe28 	bl	80052f4 <HAL_RCC_GetPCLK2Freq>
 80036a4:	4603      	mov	r3, r0
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80036aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ac:	4a23      	ldr	r2, [pc, #140]	@ (800373c <HAL_InitTick+0xd8>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	0c9b      	lsrs	r3, r3, #18
 80036b4:	3b01      	subs	r3, #1
 80036b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80036b8:	4b21      	ldr	r3, [pc, #132]	@ (8003740 <HAL_InitTick+0xdc>)
 80036ba:	4a22      	ldr	r2, [pc, #136]	@ (8003744 <HAL_InitTick+0xe0>)
 80036bc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80036be:	4b20      	ldr	r3, [pc, #128]	@ (8003740 <HAL_InitTick+0xdc>)
 80036c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80036c4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80036c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003740 <HAL_InitTick+0xdc>)
 80036c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80036cc:	4b1c      	ldr	r3, [pc, #112]	@ (8003740 <HAL_InitTick+0xdc>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003740 <HAL_InitTick+0xdc>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036d8:	4b19      	ldr	r3, [pc, #100]	@ (8003740 <HAL_InitTick+0xdc>)
 80036da:	2200      	movs	r2, #0
 80036dc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80036de:	4818      	ldr	r0, [pc, #96]	@ (8003740 <HAL_InitTick+0xdc>)
 80036e0:	f002 faa0 	bl	8005c24 <HAL_TIM_Base_Init>
 80036e4:	4603      	mov	r3, r0
 80036e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80036ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d11b      	bne.n	800372a <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80036f2:	4813      	ldr	r0, [pc, #76]	@ (8003740 <HAL_InitTick+0xdc>)
 80036f4:	f002 faf0 	bl	8005cd8 <HAL_TIM_Base_Start_IT>
 80036f8:	4603      	mov	r3, r0
 80036fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80036fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003702:	2b00      	cmp	r3, #0
 8003704:	d111      	bne.n	800372a <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003706:	2019      	movs	r0, #25
 8003708:	f000 faf4 	bl	8003cf4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2b0f      	cmp	r3, #15
 8003710:	d808      	bhi.n	8003724 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8003712:	2200      	movs	r2, #0
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	2019      	movs	r0, #25
 8003718:	f000 fad0 	bl	8003cbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800371c:	4a0a      	ldr	r2, [pc, #40]	@ (8003748 <HAL_InitTick+0xe4>)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6013      	str	r3, [r2, #0]
 8003722:	e002      	b.n	800372a <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800372a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800372e:	4618      	mov	r0, r3
 8003730:	3730      	adds	r7, #48	@ 0x30
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	40023800 	.word	0x40023800
 800373c:	431bde83 	.word	0x431bde83
 8003740:	200081c4 	.word	0x200081c4
 8003744:	40010000 	.word	0x40010000
 8003748:	20000014 	.word	0x20000014

0800374c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003750:	bf00      	nop
 8003752:	e7fd      	b.n	8003750 <NMI_Handler+0x4>

08003754 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003758:	bf00      	nop
 800375a:	e7fd      	b.n	8003758 <HardFault_Handler+0x4>

0800375c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003760:	bf00      	nop
 8003762:	e7fd      	b.n	8003760 <MemManage_Handler+0x4>

08003764 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003768:	bf00      	nop
 800376a:	e7fd      	b.n	8003768 <BusFault_Handler+0x4>

0800376c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003770:	bf00      	nop
 8003772:	e7fd      	b.n	8003770 <UsageFault_Handler+0x4>

08003774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003778:	bf00      	nop
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
	...

08003784 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003788:	4802      	ldr	r0, [pc, #8]	@ (8003794 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800378a:	f002 fb07 	bl	8005d9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800378e:	bf00      	nop
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	200081c4 	.word	0x200081c4

08003798 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return 1;
 800379c:	2301      	movs	r3, #1
}
 800379e:	4618      	mov	r0, r3
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <_kill>:

int _kill(int pid, int sig)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80037b2:	f006 f97f 	bl	8009ab4 <__errno>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2216      	movs	r2, #22
 80037ba:	601a      	str	r2, [r3, #0]
  return -1;
 80037bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <_exit>:

void _exit (int status)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037d0:	f04f 31ff 	mov.w	r1, #4294967295
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f7ff ffe7 	bl	80037a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80037da:	bf00      	nop
 80037dc:	e7fd      	b.n	80037da <_exit+0x12>

080037de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b086      	sub	sp, #24
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	60f8      	str	r0, [r7, #12]
 80037e6:	60b9      	str	r1, [r7, #8]
 80037e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037ea:	2300      	movs	r3, #0
 80037ec:	617b      	str	r3, [r7, #20]
 80037ee:	e00a      	b.n	8003806 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037f0:	f3af 8000 	nop.w
 80037f4:	4601      	mov	r1, r0
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	1c5a      	adds	r2, r3, #1
 80037fa:	60ba      	str	r2, [r7, #8]
 80037fc:	b2ca      	uxtb	r2, r1
 80037fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	3301      	adds	r3, #1
 8003804:	617b      	str	r3, [r7, #20]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	429a      	cmp	r2, r3
 800380c:	dbf0      	blt.n	80037f0 <_read+0x12>
  }

  return len;
 800380e:	687b      	ldr	r3, [r7, #4]
}
 8003810:	4618      	mov	r0, r3
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003824:	2300      	movs	r3, #0
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	e009      	b.n	800383e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	60ba      	str	r2, [r7, #8]
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	3301      	adds	r3, #1
 800383c:	617b      	str	r3, [r7, #20]
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	429a      	cmp	r2, r3
 8003844:	dbf1      	blt.n	800382a <_write+0x12>
  }
  return len;
 8003846:	687b      	ldr	r3, [r7, #4]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <_close>:

int _close(int file)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003858:	f04f 33ff 	mov.w	r3, #4294967295
}
 800385c:	4618      	mov	r0, r3
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003878:	605a      	str	r2, [r3, #4]
  return 0;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <_isatty>:

int _isatty(int file)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003890:	2301      	movs	r3, #1
}
 8003892:	4618      	mov	r0, r3
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800389e:	b480      	push	{r7}
 80038a0:	b085      	sub	sp, #20
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	60f8      	str	r0, [r7, #12]
 80038a6:	60b9      	str	r1, [r7, #8]
 80038a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038c0:	4a14      	ldr	r2, [pc, #80]	@ (8003914 <_sbrk+0x5c>)
 80038c2:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <_sbrk+0x60>)
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038cc:	4b13      	ldr	r3, [pc, #76]	@ (800391c <_sbrk+0x64>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038d4:	4b11      	ldr	r3, [pc, #68]	@ (800391c <_sbrk+0x64>)
 80038d6:	4a12      	ldr	r2, [pc, #72]	@ (8003920 <_sbrk+0x68>)
 80038d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038da:	4b10      	ldr	r3, [pc, #64]	@ (800391c <_sbrk+0x64>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4413      	add	r3, r2
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d207      	bcs.n	80038f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038e8:	f006 f8e4 	bl	8009ab4 <__errno>
 80038ec:	4603      	mov	r3, r0
 80038ee:	220c      	movs	r2, #12
 80038f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038f2:	f04f 33ff 	mov.w	r3, #4294967295
 80038f6:	e009      	b.n	800390c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038f8:	4b08      	ldr	r3, [pc, #32]	@ (800391c <_sbrk+0x64>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038fe:	4b07      	ldr	r3, [pc, #28]	@ (800391c <_sbrk+0x64>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4413      	add	r3, r2
 8003906:	4a05      	ldr	r2, [pc, #20]	@ (800391c <_sbrk+0x64>)
 8003908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20020000 	.word	0x20020000
 8003918:	00000400 	.word	0x00000400
 800391c:	2000820c 	.word	0x2000820c
 8003920:	2000cd90 	.word	0x2000cd90

08003924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003928:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <SystemInit+0x20>)
 800392a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392e:	4a05      	ldr	r2, [pc, #20]	@ (8003944 <SystemInit+0x20>)
 8003930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003938:	bf00      	nop
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800394c:	4b11      	ldr	r3, [pc, #68]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 800394e:	4a12      	ldr	r2, [pc, #72]	@ (8003998 <MX_USART6_UART_Init+0x50>)
 8003950:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8003952:	4b10      	ldr	r3, [pc, #64]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 8003954:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003958:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800395a:	4b0e      	ldr	r3, [pc, #56]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 800395c:	2200      	movs	r2, #0
 800395e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003960:	4b0c      	ldr	r3, [pc, #48]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 8003962:	2200      	movs	r2, #0
 8003964:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003966:	4b0b      	ldr	r3, [pc, #44]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 8003968:	2200      	movs	r2, #0
 800396a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800396c:	4b09      	ldr	r3, [pc, #36]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 800396e:	220c      	movs	r2, #12
 8003970:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003972:	4b08      	ldr	r3, [pc, #32]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 8003974:	2200      	movs	r2, #0
 8003976:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003978:	4b06      	ldr	r3, [pc, #24]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 800397a:	2200      	movs	r2, #0
 800397c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800397e:	4805      	ldr	r0, [pc, #20]	@ (8003994 <MX_USART6_UART_Init+0x4c>)
 8003980:	f002 fbbe 	bl	8006100 <HAL_UART_Init>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800398a:	f7ff fd1d 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800398e:	bf00      	nop
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	20008210 	.word	0x20008210
 8003998:	40011400 	.word	0x40011400

0800399c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b08a      	sub	sp, #40	@ 0x28
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a4:	f107 0314 	add.w	r3, r7, #20
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	605a      	str	r2, [r3, #4]
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	60da      	str	r2, [r3, #12]
 80039b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a19      	ldr	r2, [pc, #100]	@ (8003a20 <HAL_UART_MspInit+0x84>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d12b      	bne.n	8003a16 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	4b18      	ldr	r3, [pc, #96]	@ (8003a24 <HAL_UART_MspInit+0x88>)
 80039c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c6:	4a17      	ldr	r2, [pc, #92]	@ (8003a24 <HAL_UART_MspInit+0x88>)
 80039c8:	f043 0320 	orr.w	r3, r3, #32
 80039cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80039ce:	4b15      	ldr	r3, [pc, #84]	@ (8003a24 <HAL_UART_MspInit+0x88>)
 80039d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d2:	f003 0320 	and.w	r3, r3, #32
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039da:	2300      	movs	r3, #0
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	4b11      	ldr	r3, [pc, #68]	@ (8003a24 <HAL_UART_MspInit+0x88>)
 80039e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e2:	4a10      	ldr	r2, [pc, #64]	@ (8003a24 <HAL_UART_MspInit+0x88>)
 80039e4:	f043 0304 	orr.w	r3, r3, #4
 80039e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003a24 <HAL_UART_MspInit+0x88>)
 80039ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80039f6:	23c0      	movs	r3, #192	@ 0xc0
 80039f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039fa:	2302      	movs	r3, #2
 80039fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039fe:	2300      	movs	r3, #0
 8003a00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a02:	2303      	movs	r3, #3
 8003a04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003a06:	2308      	movs	r3, #8
 8003a08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a0a:	f107 0314 	add.w	r3, r7, #20
 8003a0e:	4619      	mov	r1, r3
 8003a10:	4805      	ldr	r0, [pc, #20]	@ (8003a28 <HAL_UART_MspInit+0x8c>)
 8003a12:	f000 f97d 	bl	8003d10 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003a16:	bf00      	nop
 8003a18:	3728      	adds	r7, #40	@ 0x28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40011400 	.word	0x40011400
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40020800 	.word	0x40020800

08003a2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003a2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a64 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a30:	f7ff ff78 	bl	8003924 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a34:	480c      	ldr	r0, [pc, #48]	@ (8003a68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003a36:	490d      	ldr	r1, [pc, #52]	@ (8003a6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003a38:	4a0d      	ldr	r2, [pc, #52]	@ (8003a70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a3c:	e002      	b.n	8003a44 <LoopCopyDataInit>

08003a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a42:	3304      	adds	r3, #4

08003a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a48:	d3f9      	bcc.n	8003a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8003a78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a50:	e001      	b.n	8003a56 <LoopFillZerobss>

08003a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a54:	3204      	adds	r2, #4

08003a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a58:	d3fb      	bcc.n	8003a52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a5a:	f006 f831 	bl	8009ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a5e:	f7ff fc1f 	bl	80032a0 <main>
  bx  lr    
 8003a62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003a64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a6c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8003a70:	0800af08 	.word	0x0800af08
  ldr r2, =_sbss
 8003a74:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8003a78:	2000cd90 	.word	0x2000cd90

08003a7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a7c:	e7fe      	b.n	8003a7c <ADC_IRQHandler>
	...

08003a80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a84:	4b0e      	ldr	r3, [pc, #56]	@ (8003ac0 <HAL_Init+0x40>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a0d      	ldr	r2, [pc, #52]	@ (8003ac0 <HAL_Init+0x40>)
 8003a8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a90:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <HAL_Init+0x40>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a0a      	ldr	r2, [pc, #40]	@ (8003ac0 <HAL_Init+0x40>)
 8003a96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a9c:	4b08      	ldr	r3, [pc, #32]	@ (8003ac0 <HAL_Init+0x40>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a07      	ldr	r2, [pc, #28]	@ (8003ac0 <HAL_Init+0x40>)
 8003aa2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003aa8:	2003      	movs	r0, #3
 8003aaa:	f000 f8fc 	bl	8003ca6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003aae:	200f      	movs	r0, #15
 8003ab0:	f7ff fdd8 	bl	8003664 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ab4:	f7ff fdaa 	bl	800360c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40023c00 	.word	0x40023c00

08003ac4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ac8:	4b06      	ldr	r3, [pc, #24]	@ (8003ae4 <HAL_IncTick+0x20>)
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	461a      	mov	r2, r3
 8003ace:	4b06      	ldr	r3, [pc, #24]	@ (8003ae8 <HAL_IncTick+0x24>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	4a04      	ldr	r2, [pc, #16]	@ (8003ae8 <HAL_IncTick+0x24>)
 8003ad6:	6013      	str	r3, [r2, #0]
}
 8003ad8:	bf00      	nop
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	20000018 	.word	0x20000018
 8003ae8:	20008258 	.word	0x20008258

08003aec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  return uwTick;
 8003af0:	4b03      	ldr	r3, [pc, #12]	@ (8003b00 <HAL_GetTick+0x14>)
 8003af2:	681b      	ldr	r3, [r3, #0]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	20008258 	.word	0x20008258

08003b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b0c:	f7ff ffee 	bl	8003aec <HAL_GetTick>
 8003b10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1c:	d005      	beq.n	8003b2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b48 <HAL_Delay+0x44>)
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	461a      	mov	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	4413      	add	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b2a:	bf00      	nop
 8003b2c:	f7ff ffde 	bl	8003aec <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	68fa      	ldr	r2, [r7, #12]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d8f7      	bhi.n	8003b2c <HAL_Delay+0x28>
  {
  }
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20000018 	.word	0x20000018

08003b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b90 <__NVIC_SetPriorityGrouping+0x44>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b68:	4013      	ands	r3, r2
 8003b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b7e:	4a04      	ldr	r2, [pc, #16]	@ (8003b90 <__NVIC_SetPriorityGrouping+0x44>)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	60d3      	str	r3, [r2, #12]
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000ed00 	.word	0xe000ed00

08003b94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b98:	4b04      	ldr	r3, [pc, #16]	@ (8003bac <__NVIC_GetPriorityGrouping+0x18>)
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	0a1b      	lsrs	r3, r3, #8
 8003b9e:	f003 0307 	and.w	r3, r3, #7
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	e000ed00 	.word	0xe000ed00

08003bb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	db0b      	blt.n	8003bda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	f003 021f 	and.w	r2, r3, #31
 8003bc8:	4907      	ldr	r1, [pc, #28]	@ (8003be8 <__NVIC_EnableIRQ+0x38>)
 8003bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bce:	095b      	lsrs	r3, r3, #5
 8003bd0:	2001      	movs	r0, #1
 8003bd2:	fa00 f202 	lsl.w	r2, r0, r2
 8003bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	e000e100 	.word	0xe000e100

08003bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	6039      	str	r1, [r7, #0]
 8003bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	db0a      	blt.n	8003c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	b2da      	uxtb	r2, r3
 8003c04:	490c      	ldr	r1, [pc, #48]	@ (8003c38 <__NVIC_SetPriority+0x4c>)
 8003c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c0a:	0112      	lsls	r2, r2, #4
 8003c0c:	b2d2      	uxtb	r2, r2
 8003c0e:	440b      	add	r3, r1
 8003c10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c14:	e00a      	b.n	8003c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	4908      	ldr	r1, [pc, #32]	@ (8003c3c <__NVIC_SetPriority+0x50>)
 8003c1c:	79fb      	ldrb	r3, [r7, #7]
 8003c1e:	f003 030f 	and.w	r3, r3, #15
 8003c22:	3b04      	subs	r3, #4
 8003c24:	0112      	lsls	r2, r2, #4
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	440b      	add	r3, r1
 8003c2a:	761a      	strb	r2, [r3, #24]
}
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	e000e100 	.word	0xe000e100
 8003c3c:	e000ed00 	.word	0xe000ed00

08003c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b089      	sub	sp, #36	@ 0x24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	f1c3 0307 	rsb	r3, r3, #7
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	bf28      	it	cs
 8003c5e:	2304      	movcs	r3, #4
 8003c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	3304      	adds	r3, #4
 8003c66:	2b06      	cmp	r3, #6
 8003c68:	d902      	bls.n	8003c70 <NVIC_EncodePriority+0x30>
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	3b03      	subs	r3, #3
 8003c6e:	e000      	b.n	8003c72 <NVIC_EncodePriority+0x32>
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c74:	f04f 32ff 	mov.w	r2, #4294967295
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	43da      	mvns	r2, r3
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	401a      	ands	r2, r3
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c88:	f04f 31ff 	mov.w	r1, #4294967295
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c92:	43d9      	mvns	r1, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c98:	4313      	orrs	r3, r2
         );
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3724      	adds	r7, #36	@ 0x24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7ff ff4c 	bl	8003b4c <__NVIC_SetPriorityGrouping>
}
 8003cb4:	bf00      	nop
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
 8003cc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cce:	f7ff ff61 	bl	8003b94 <__NVIC_GetPriorityGrouping>
 8003cd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	68b9      	ldr	r1, [r7, #8]
 8003cd8:	6978      	ldr	r0, [r7, #20]
 8003cda:	f7ff ffb1 	bl	8003c40 <NVIC_EncodePriority>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ce4:	4611      	mov	r1, r2
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff ff80 	bl	8003bec <__NVIC_SetPriority>
}
 8003cec:	bf00      	nop
 8003cee:	3718      	adds	r7, #24
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff ff54 	bl	8003bb0 <__NVIC_EnableIRQ>
}
 8003d08:	bf00      	nop
 8003d0a:	3708      	adds	r7, #8
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b089      	sub	sp, #36	@ 0x24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d22:	2300      	movs	r3, #0
 8003d24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d26:	2300      	movs	r3, #0
 8003d28:	61fb      	str	r3, [r7, #28]
 8003d2a:	e159      	b.n	8003fe0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	f040 8148 	bne.w	8003fda <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d005      	beq.n	8003d62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d130      	bne.n	8003dc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	4013      	ands	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68da      	ldr	r2, [r3, #12]
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	fa02 f303 	lsl.w	r3, r2, r3
 8003d86:	69ba      	ldr	r2, [r7, #24]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d98:	2201      	movs	r2, #1
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4013      	ands	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	091b      	lsrs	r3, r3, #4
 8003dae:	f003 0201 	and.w	r2, r3, #1
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 0303 	and.w	r3, r3, #3
 8003dcc:	2b03      	cmp	r3, #3
 8003dce:	d017      	beq.n	8003e00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	2203      	movs	r2, #3
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	43db      	mvns	r3, r3
 8003de2:	69ba      	ldr	r2, [r7, #24]
 8003de4:	4013      	ands	r3, r2
 8003de6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 0303 	and.w	r3, r3, #3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d123      	bne.n	8003e54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	08da      	lsrs	r2, r3, #3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3208      	adds	r2, #8
 8003e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	220f      	movs	r2, #15
 8003e24:	fa02 f303 	lsl.w	r3, r2, r3
 8003e28:	43db      	mvns	r3, r3
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	691a      	ldr	r2, [r3, #16]
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	08da      	lsrs	r2, r3, #3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	3208      	adds	r2, #8
 8003e4e:	69b9      	ldr	r1, [r7, #24]
 8003e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	2203      	movs	r2, #3
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	43db      	mvns	r3, r3
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f003 0203 	and.w	r2, r3, #3
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 80a2 	beq.w	8003fda <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	4b57      	ldr	r3, [pc, #348]	@ (8003ff8 <HAL_GPIO_Init+0x2e8>)
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9e:	4a56      	ldr	r2, [pc, #344]	@ (8003ff8 <HAL_GPIO_Init+0x2e8>)
 8003ea0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ea4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ea6:	4b54      	ldr	r3, [pc, #336]	@ (8003ff8 <HAL_GPIO_Init+0x2e8>)
 8003ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eae:	60fb      	str	r3, [r7, #12]
 8003eb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003eb2:	4a52      	ldr	r2, [pc, #328]	@ (8003ffc <HAL_GPIO_Init+0x2ec>)
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	089b      	lsrs	r3, r3, #2
 8003eb8:	3302      	adds	r3, #2
 8003eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	f003 0303 	and.w	r3, r3, #3
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	220f      	movs	r2, #15
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a49      	ldr	r2, [pc, #292]	@ (8004000 <HAL_GPIO_Init+0x2f0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d019      	beq.n	8003f12 <HAL_GPIO_Init+0x202>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a48      	ldr	r2, [pc, #288]	@ (8004004 <HAL_GPIO_Init+0x2f4>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d013      	beq.n	8003f0e <HAL_GPIO_Init+0x1fe>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a47      	ldr	r2, [pc, #284]	@ (8004008 <HAL_GPIO_Init+0x2f8>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00d      	beq.n	8003f0a <HAL_GPIO_Init+0x1fa>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a46      	ldr	r2, [pc, #280]	@ (800400c <HAL_GPIO_Init+0x2fc>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <HAL_GPIO_Init+0x1f6>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a45      	ldr	r2, [pc, #276]	@ (8004010 <HAL_GPIO_Init+0x300>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d101      	bne.n	8003f02 <HAL_GPIO_Init+0x1f2>
 8003efe:	2304      	movs	r3, #4
 8003f00:	e008      	b.n	8003f14 <HAL_GPIO_Init+0x204>
 8003f02:	2307      	movs	r3, #7
 8003f04:	e006      	b.n	8003f14 <HAL_GPIO_Init+0x204>
 8003f06:	2303      	movs	r3, #3
 8003f08:	e004      	b.n	8003f14 <HAL_GPIO_Init+0x204>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e002      	b.n	8003f14 <HAL_GPIO_Init+0x204>
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e000      	b.n	8003f14 <HAL_GPIO_Init+0x204>
 8003f12:	2300      	movs	r3, #0
 8003f14:	69fa      	ldr	r2, [r7, #28]
 8003f16:	f002 0203 	and.w	r2, r2, #3
 8003f1a:	0092      	lsls	r2, r2, #2
 8003f1c:	4093      	lsls	r3, r2
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f24:	4935      	ldr	r1, [pc, #212]	@ (8003ffc <HAL_GPIO_Init+0x2ec>)
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	089b      	lsrs	r3, r3, #2
 8003f2a:	3302      	adds	r3, #2
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f32:	4b38      	ldr	r3, [pc, #224]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	43db      	mvns	r3, r3
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	4013      	ands	r3, r2
 8003f40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f56:	4a2f      	ldr	r2, [pc, #188]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f5c:	4b2d      	ldr	r3, [pc, #180]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	43db      	mvns	r3, r3
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d003      	beq.n	8003f80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f80:	4a24      	ldr	r2, [pc, #144]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f86:	4b23      	ldr	r3, [pc, #140]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	43db      	mvns	r3, r3
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	4013      	ands	r3, r2
 8003f94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d003      	beq.n	8003faa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003faa:	4a1a      	ldr	r2, [pc, #104]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fb0:	4b18      	ldr	r3, [pc, #96]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d003      	beq.n	8003fd4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8004014 <HAL_GPIO_Init+0x304>)
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	61fb      	str	r3, [r7, #28]
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	2b0f      	cmp	r3, #15
 8003fe4:	f67f aea2 	bls.w	8003d2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	3724      	adds	r7, #36	@ 0x24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40023800 	.word	0x40023800
 8003ffc:	40013800 	.word	0x40013800
 8004000:	40020000 	.word	0x40020000
 8004004:	40020400 	.word	0x40020400
 8004008:	40020800 	.word	0x40020800
 800400c:	40020c00 	.word	0x40020c00
 8004010:	40021000 	.word	0x40021000
 8004014:	40013c00 	.word	0x40013c00

08004018 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	460b      	mov	r3, r1
 8004022:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	887b      	ldrh	r3, [r7, #2]
 800402a:	4013      	ands	r3, r2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d002      	beq.n	8004036 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004030:	2301      	movs	r3, #1
 8004032:	73fb      	strb	r3, [r7, #15]
 8004034:	e001      	b.n	800403a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004036:	2300      	movs	r3, #0
 8004038:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800403a:	7bfb      	ldrb	r3, [r7, #15]
}
 800403c:	4618      	mov	r0, r3
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	460b      	mov	r3, r1
 8004052:	807b      	strh	r3, [r7, #2]
 8004054:	4613      	mov	r3, r2
 8004056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004058:	787b      	ldrb	r3, [r7, #1]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800405e:	887a      	ldrh	r2, [r7, #2]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004064:	e003      	b.n	800406e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004066:	887b      	ldrh	r3, [r7, #2]
 8004068:	041a      	lsls	r2, r3, #16
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	619a      	str	r2, [r3, #24]
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800407a:	b480      	push	{r7}
 800407c:	b085      	sub	sp, #20
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
 8004082:	460b      	mov	r3, r1
 8004084:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800408c:	887a      	ldrh	r2, [r7, #2]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	4013      	ands	r3, r2
 8004092:	041a      	lsls	r2, r3, #16
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	43d9      	mvns	r1, r3
 8004098:	887b      	ldrh	r3, [r7, #2]
 800409a:	400b      	ands	r3, r1
 800409c:	431a      	orrs	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	619a      	str	r2, [r3, #24]
}
 80040a2:	bf00      	nop
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
	...

080040b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e12b      	b.n	800431a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff f89a 	bl	8003210 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2224      	movs	r2, #36	@ 0x24
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0201 	bic.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004102:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004112:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004114:	f001 f8da 	bl	80052cc <HAL_RCC_GetPCLK1Freq>
 8004118:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	4a81      	ldr	r2, [pc, #516]	@ (8004324 <HAL_I2C_Init+0x274>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d807      	bhi.n	8004134 <HAL_I2C_Init+0x84>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	4a80      	ldr	r2, [pc, #512]	@ (8004328 <HAL_I2C_Init+0x278>)
 8004128:	4293      	cmp	r3, r2
 800412a:	bf94      	ite	ls
 800412c:	2301      	movls	r3, #1
 800412e:	2300      	movhi	r3, #0
 8004130:	b2db      	uxtb	r3, r3
 8004132:	e006      	b.n	8004142 <HAL_I2C_Init+0x92>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	4a7d      	ldr	r2, [pc, #500]	@ (800432c <HAL_I2C_Init+0x27c>)
 8004138:	4293      	cmp	r3, r2
 800413a:	bf94      	ite	ls
 800413c:	2301      	movls	r3, #1
 800413e:	2300      	movhi	r3, #0
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e0e7      	b.n	800431a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4a78      	ldr	r2, [pc, #480]	@ (8004330 <HAL_I2C_Init+0x280>)
 800414e:	fba2 2303 	umull	r2, r3, r2, r3
 8004152:	0c9b      	lsrs	r3, r3, #18
 8004154:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	430a      	orrs	r2, r1
 8004168:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	4a6a      	ldr	r2, [pc, #424]	@ (8004324 <HAL_I2C_Init+0x274>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d802      	bhi.n	8004184 <HAL_I2C_Init+0xd4>
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	3301      	adds	r3, #1
 8004182:	e009      	b.n	8004198 <HAL_I2C_Init+0xe8>
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800418a:	fb02 f303 	mul.w	r3, r2, r3
 800418e:	4a69      	ldr	r2, [pc, #420]	@ (8004334 <HAL_I2C_Init+0x284>)
 8004190:	fba2 2303 	umull	r2, r3, r2, r3
 8004194:	099b      	lsrs	r3, r3, #6
 8004196:	3301      	adds	r3, #1
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6812      	ldr	r2, [r2, #0]
 800419c:	430b      	orrs	r3, r1
 800419e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80041aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	495c      	ldr	r1, [pc, #368]	@ (8004324 <HAL_I2C_Init+0x274>)
 80041b4:	428b      	cmp	r3, r1
 80041b6:	d819      	bhi.n	80041ec <HAL_I2C_Init+0x13c>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	1e59      	subs	r1, r3, #1
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80041c6:	1c59      	adds	r1, r3, #1
 80041c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80041cc:	400b      	ands	r3, r1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00a      	beq.n	80041e8 <HAL_I2C_Init+0x138>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	1e59      	subs	r1, r3, #1
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80041e0:	3301      	adds	r3, #1
 80041e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041e6:	e051      	b.n	800428c <HAL_I2C_Init+0x1dc>
 80041e8:	2304      	movs	r3, #4
 80041ea:	e04f      	b.n	800428c <HAL_I2C_Init+0x1dc>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d111      	bne.n	8004218 <HAL_I2C_Init+0x168>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	1e58      	subs	r0, r3, #1
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6859      	ldr	r1, [r3, #4]
 80041fc:	460b      	mov	r3, r1
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	440b      	add	r3, r1
 8004202:	fbb0 f3f3 	udiv	r3, r0, r3
 8004206:	3301      	adds	r3, #1
 8004208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800420c:	2b00      	cmp	r3, #0
 800420e:	bf0c      	ite	eq
 8004210:	2301      	moveq	r3, #1
 8004212:	2300      	movne	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	e012      	b.n	800423e <HAL_I2C_Init+0x18e>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	1e58      	subs	r0, r3, #1
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6859      	ldr	r1, [r3, #4]
 8004220:	460b      	mov	r3, r1
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	440b      	add	r3, r1
 8004226:	0099      	lsls	r1, r3, #2
 8004228:	440b      	add	r3, r1
 800422a:	fbb0 f3f3 	udiv	r3, r0, r3
 800422e:	3301      	adds	r3, #1
 8004230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004234:	2b00      	cmp	r3, #0
 8004236:	bf0c      	ite	eq
 8004238:	2301      	moveq	r3, #1
 800423a:	2300      	movne	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_I2C_Init+0x196>
 8004242:	2301      	movs	r3, #1
 8004244:	e022      	b.n	800428c <HAL_I2C_Init+0x1dc>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10e      	bne.n	800426c <HAL_I2C_Init+0x1bc>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	1e58      	subs	r0, r3, #1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6859      	ldr	r1, [r3, #4]
 8004256:	460b      	mov	r3, r1
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	440b      	add	r3, r1
 800425c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004260:	3301      	adds	r3, #1
 8004262:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800426a:	e00f      	b.n	800428c <HAL_I2C_Init+0x1dc>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	1e58      	subs	r0, r3, #1
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6859      	ldr	r1, [r3, #4]
 8004274:	460b      	mov	r3, r1
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	440b      	add	r3, r1
 800427a:	0099      	lsls	r1, r3, #2
 800427c:	440b      	add	r3, r1
 800427e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004282:	3301      	adds	r3, #1
 8004284:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004288:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	6809      	ldr	r1, [r1, #0]
 8004290:	4313      	orrs	r3, r2
 8004292:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	69da      	ldr	r2, [r3, #28]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	431a      	orrs	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80042ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	6911      	ldr	r1, [r2, #16]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	68d2      	ldr	r2, [r2, #12]
 80042c6:	4311      	orrs	r1, r2
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	6812      	ldr	r2, [r2, #0]
 80042cc:	430b      	orrs	r3, r1
 80042ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	695a      	ldr	r2, [r3, #20]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f042 0201 	orr.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2220      	movs	r2, #32
 8004306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3710      	adds	r7, #16
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	000186a0 	.word	0x000186a0
 8004328:	001e847f 	.word	0x001e847f
 800432c:	003d08ff 	.word	0x003d08ff
 8004330:	431bde83 	.word	0x431bde83
 8004334:	10624dd3 	.word	0x10624dd3

08004338 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af02      	add	r7, sp, #8
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	607a      	str	r2, [r7, #4]
 8004342:	461a      	mov	r2, r3
 8004344:	460b      	mov	r3, r1
 8004346:	817b      	strh	r3, [r7, #10]
 8004348:	4613      	mov	r3, r2
 800434a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800434c:	f7ff fbce 	bl	8003aec <HAL_GetTick>
 8004350:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b20      	cmp	r3, #32
 800435c:	f040 80e0 	bne.w	8004520 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	2319      	movs	r3, #25
 8004366:	2201      	movs	r2, #1
 8004368:	4970      	ldr	r1, [pc, #448]	@ (800452c <HAL_I2C_Master_Transmit+0x1f4>)
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f964 	bl	8004638 <I2C_WaitOnFlagUntilTimeout>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004376:	2302      	movs	r3, #2
 8004378:	e0d3      	b.n	8004522 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004380:	2b01      	cmp	r3, #1
 8004382:	d101      	bne.n	8004388 <HAL_I2C_Master_Transmit+0x50>
 8004384:	2302      	movs	r3, #2
 8004386:	e0cc      	b.n	8004522 <HAL_I2C_Master_Transmit+0x1ea>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b01      	cmp	r3, #1
 800439c:	d007      	beq.n	80043ae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f042 0201 	orr.w	r2, r2, #1
 80043ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2221      	movs	r2, #33	@ 0x21
 80043c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2210      	movs	r2, #16
 80043ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	893a      	ldrh	r2, [r7, #8]
 80043de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	4a50      	ldr	r2, [pc, #320]	@ (8004530 <HAL_I2C_Master_Transmit+0x1f8>)
 80043ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80043f0:	8979      	ldrh	r1, [r7, #10]
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	6a3a      	ldr	r2, [r7, #32]
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 f89c 	bl	8004534 <I2C_MasterRequestWrite>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e08d      	b.n	8004522 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004406:	2300      	movs	r3, #0
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	613b      	str	r3, [r7, #16]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	613b      	str	r3, [r7, #16]
 800441a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800441c:	e066      	b.n	80044ec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	6a39      	ldr	r1, [r7, #32]
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 fa22 	bl	800486c <I2C_WaitOnTXEFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00d      	beq.n	800444a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	2b04      	cmp	r3, #4
 8004434:	d107      	bne.n	8004446 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004444:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e06b      	b.n	8004522 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	781a      	ldrb	r2, [r3, #0]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004464:	b29b      	uxth	r3, r3
 8004466:	3b01      	subs	r3, #1
 8004468:	b29a      	uxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004472:	3b01      	subs	r3, #1
 8004474:	b29a      	uxth	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b04      	cmp	r3, #4
 8004486:	d11b      	bne.n	80044c0 <HAL_I2C_Master_Transmit+0x188>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448c:	2b00      	cmp	r3, #0
 800448e:	d017      	beq.n	80044c0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004494:	781a      	ldrb	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	6a39      	ldr	r1, [r7, #32]
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	f000 fa19 	bl	80048fc <I2C_WaitOnBTFFlagUntilTimeout>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00d      	beq.n	80044ec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d107      	bne.n	80044e8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044e6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e01a      	b.n	8004522 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d194      	bne.n	800441e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004502:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2220      	movs	r2, #32
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800451c:	2300      	movs	r3, #0
 800451e:	e000      	b.n	8004522 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004520:	2302      	movs	r3, #2
  }
}
 8004522:	4618      	mov	r0, r3
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	00100002 	.word	0x00100002
 8004530:	ffff0000 	.word	0xffff0000

08004534 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af02      	add	r7, sp, #8
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	607a      	str	r2, [r7, #4]
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	460b      	mov	r3, r1
 8004542:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004548:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	2b08      	cmp	r3, #8
 800454e:	d006      	beq.n	800455e <I2C_MasterRequestWrite+0x2a>
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d003      	beq.n	800455e <I2C_MasterRequestWrite+0x2a>
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800455c:	d108      	bne.n	8004570 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800456c:	601a      	str	r2, [r3, #0]
 800456e:	e00b      	b.n	8004588 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004574:	2b12      	cmp	r3, #18
 8004576:	d107      	bne.n	8004588 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004586:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f000 f84f 	bl	8004638 <I2C_WaitOnFlagUntilTimeout>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00d      	beq.n	80045bc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ae:	d103      	bne.n	80045b8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e035      	b.n	8004628 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045c4:	d108      	bne.n	80045d8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045c6:	897b      	ldrh	r3, [r7, #10]
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	461a      	mov	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80045d4:	611a      	str	r2, [r3, #16]
 80045d6:	e01b      	b.n	8004610 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80045d8:	897b      	ldrh	r3, [r7, #10]
 80045da:	11db      	asrs	r3, r3, #7
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	f003 0306 	and.w	r3, r3, #6
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	f063 030f 	orn	r3, r3, #15
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	490e      	ldr	r1, [pc, #56]	@ (8004630 <I2C_MasterRequestWrite+0xfc>)
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 f898 	bl	800472c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e010      	b.n	8004628 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004606:	897b      	ldrh	r3, [r7, #10]
 8004608:	b2da      	uxtb	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	4907      	ldr	r1, [pc, #28]	@ (8004634 <I2C_MasterRequestWrite+0x100>)
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 f888 	bl	800472c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e000      	b.n	8004628 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3718      	adds	r7, #24
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	00010008 	.word	0x00010008
 8004634:	00010002 	.word	0x00010002

08004638 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	603b      	str	r3, [r7, #0]
 8004644:	4613      	mov	r3, r2
 8004646:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004648:	e048      	b.n	80046dc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004650:	d044      	beq.n	80046dc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004652:	f7ff fa4b 	bl	8003aec <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	683a      	ldr	r2, [r7, #0]
 800465e:	429a      	cmp	r2, r3
 8004660:	d302      	bcc.n	8004668 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d139      	bne.n	80046dc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	0c1b      	lsrs	r3, r3, #16
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b01      	cmp	r3, #1
 8004670:	d10d      	bne.n	800468e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	43da      	mvns	r2, r3
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	4013      	ands	r3, r2
 800467e:	b29b      	uxth	r3, r3
 8004680:	2b00      	cmp	r3, #0
 8004682:	bf0c      	ite	eq
 8004684:	2301      	moveq	r3, #1
 8004686:	2300      	movne	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	461a      	mov	r2, r3
 800468c:	e00c      	b.n	80046a8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	43da      	mvns	r2, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	4013      	ands	r3, r2
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	bf0c      	ite	eq
 80046a0:	2301      	moveq	r3, #1
 80046a2:	2300      	movne	r3, #0
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	461a      	mov	r2, r3
 80046a8:	79fb      	ldrb	r3, [r7, #7]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d116      	bne.n	80046dc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c8:	f043 0220 	orr.w	r2, r3, #32
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e023      	b.n	8004724 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	0c1b      	lsrs	r3, r3, #16
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d10d      	bne.n	8004702 <I2C_WaitOnFlagUntilTimeout+0xca>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	43da      	mvns	r2, r3
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	4013      	ands	r3, r2
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	bf0c      	ite	eq
 80046f8:	2301      	moveq	r3, #1
 80046fa:	2300      	movne	r3, #0
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	461a      	mov	r2, r3
 8004700:	e00c      	b.n	800471c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	43da      	mvns	r2, r3
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	4013      	ands	r3, r2
 800470e:	b29b      	uxth	r3, r3
 8004710:	2b00      	cmp	r3, #0
 8004712:	bf0c      	ite	eq
 8004714:	2301      	moveq	r3, #1
 8004716:	2300      	movne	r3, #0
 8004718:	b2db      	uxtb	r3, r3
 800471a:	461a      	mov	r2, r3
 800471c:	79fb      	ldrb	r3, [r7, #7]
 800471e:	429a      	cmp	r2, r3
 8004720:	d093      	beq.n	800464a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
 8004738:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800473a:	e071      	b.n	8004820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800474a:	d123      	bne.n	8004794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800475a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004764:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2220      	movs	r2, #32
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004780:	f043 0204 	orr.w	r2, r3, #4
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e067      	b.n	8004864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479a:	d041      	beq.n	8004820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479c:	f7ff f9a6 	bl	8003aec <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d302      	bcc.n	80047b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d136      	bne.n	8004820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	0c1b      	lsrs	r3, r3, #16
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d10c      	bne.n	80047d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	43da      	mvns	r2, r3
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4013      	ands	r3, r2
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	bf14      	ite	ne
 80047ce:	2301      	movne	r3, #1
 80047d0:	2300      	moveq	r3, #0
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	e00b      	b.n	80047ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	43da      	mvns	r2, r3
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	4013      	ands	r3, r2
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	bf14      	ite	ne
 80047e8:	2301      	movne	r3, #1
 80047ea:	2300      	moveq	r3, #0
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d016      	beq.n	8004820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2220      	movs	r2, #32
 80047fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480c:	f043 0220 	orr.w	r2, r3, #32
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e021      	b.n	8004864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	0c1b      	lsrs	r3, r3, #16
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b01      	cmp	r3, #1
 8004828:	d10c      	bne.n	8004844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	43da      	mvns	r2, r3
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	4013      	ands	r3, r2
 8004836:	b29b      	uxth	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	bf14      	ite	ne
 800483c:	2301      	movne	r3, #1
 800483e:	2300      	moveq	r3, #0
 8004840:	b2db      	uxtb	r3, r3
 8004842:	e00b      	b.n	800485c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	43da      	mvns	r2, r3
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	4013      	ands	r3, r2
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	bf14      	ite	ne
 8004856:	2301      	movne	r3, #1
 8004858:	2300      	moveq	r3, #0
 800485a:	b2db      	uxtb	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	f47f af6d 	bne.w	800473c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004878:	e034      	b.n	80048e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f000 f886 	bl	800498c <I2C_IsAcknowledgeFailed>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e034      	b.n	80048f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004890:	d028      	beq.n	80048e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004892:	f7ff f92b 	bl	8003aec <HAL_GetTick>
 8004896:	4602      	mov	r2, r0
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d302      	bcc.n	80048a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d11d      	bne.n	80048e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b2:	2b80      	cmp	r3, #128	@ 0x80
 80048b4:	d016      	beq.n	80048e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2220      	movs	r2, #32
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d0:	f043 0220 	orr.w	r2, r3, #32
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e007      	b.n	80048f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ee:	2b80      	cmp	r3, #128	@ 0x80
 80048f0:	d1c3      	bne.n	800487a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3710      	adds	r7, #16
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004908:	e034      	b.n	8004974 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f000 f83e 	bl	800498c <I2C_IsAcknowledgeFailed>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e034      	b.n	8004984 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004920:	d028      	beq.n	8004974 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004922:	f7ff f8e3 	bl	8003aec <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	429a      	cmp	r2, r3
 8004930:	d302      	bcc.n	8004938 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d11d      	bne.n	8004974 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	f003 0304 	and.w	r3, r3, #4
 8004942:	2b04      	cmp	r3, #4
 8004944:	d016      	beq.n	8004974 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2220      	movs	r2, #32
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004960:	f043 0220 	orr.w	r2, r3, #32
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e007      	b.n	8004984 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	f003 0304 	and.w	r3, r3, #4
 800497e:	2b04      	cmp	r3, #4
 8004980:	d1c3      	bne.n	800490a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800499e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a2:	d11b      	bne.n	80049dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c8:	f043 0204 	orr.w	r2, r3, #4
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e000      	b.n	80049de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	370c      	adds	r7, #12
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
	...

080049ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b086      	sub	sp, #24
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e267      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d075      	beq.n	8004af6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a0a:	4b88      	ldr	r3, [pc, #544]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f003 030c 	and.w	r3, r3, #12
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	d00c      	beq.n	8004a30 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a16:	4b85      	ldr	r3, [pc, #532]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a1e:	2b08      	cmp	r3, #8
 8004a20:	d112      	bne.n	8004a48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a22:	4b82      	ldr	r3, [pc, #520]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a2e:	d10b      	bne.n	8004a48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a30:	4b7e      	ldr	r3, [pc, #504]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d05b      	beq.n	8004af4 <HAL_RCC_OscConfig+0x108>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d157      	bne.n	8004af4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e242      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a50:	d106      	bne.n	8004a60 <HAL_RCC_OscConfig+0x74>
 8004a52:	4b76      	ldr	r3, [pc, #472]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a75      	ldr	r2, [pc, #468]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	e01d      	b.n	8004a9c <HAL_RCC_OscConfig+0xb0>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a68:	d10c      	bne.n	8004a84 <HAL_RCC_OscConfig+0x98>
 8004a6a:	4b70      	ldr	r3, [pc, #448]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a6f      	ldr	r2, [pc, #444]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	4b6d      	ldr	r3, [pc, #436]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a6c      	ldr	r2, [pc, #432]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	e00b      	b.n	8004a9c <HAL_RCC_OscConfig+0xb0>
 8004a84:	4b69      	ldr	r3, [pc, #420]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a68      	ldr	r2, [pc, #416]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a8e:	6013      	str	r3, [r2, #0]
 8004a90:	4b66      	ldr	r3, [pc, #408]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a65      	ldr	r2, [pc, #404]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d013      	beq.n	8004acc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa4:	f7ff f822 	bl	8003aec <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aac:	f7ff f81e 	bl	8003aec <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b64      	cmp	r3, #100	@ 0x64
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e207      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004abe:	4b5b      	ldr	r3, [pc, #364]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d0f0      	beq.n	8004aac <HAL_RCC_OscConfig+0xc0>
 8004aca:	e014      	b.n	8004af6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004acc:	f7ff f80e 	bl	8003aec <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad4:	f7ff f80a 	bl	8003aec <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b64      	cmp	r3, #100	@ 0x64
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e1f3      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ae6:	4b51      	ldr	r3, [pc, #324]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1f0      	bne.n	8004ad4 <HAL_RCC_OscConfig+0xe8>
 8004af2:	e000      	b.n	8004af6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d063      	beq.n	8004bca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b02:	4b4a      	ldr	r3, [pc, #296]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 030c 	and.w	r3, r3, #12
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00b      	beq.n	8004b26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b0e:	4b47      	ldr	r3, [pc, #284]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b16:	2b08      	cmp	r3, #8
 8004b18:	d11c      	bne.n	8004b54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b1a:	4b44      	ldr	r3, [pc, #272]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d116      	bne.n	8004b54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b26:	4b41      	ldr	r3, [pc, #260]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d005      	beq.n	8004b3e <HAL_RCC_OscConfig+0x152>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d001      	beq.n	8004b3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e1c7      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	4937      	ldr	r1, [pc, #220]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b52:	e03a      	b.n	8004bca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d020      	beq.n	8004b9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b5c:	4b34      	ldr	r3, [pc, #208]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004b5e:	2201      	movs	r2, #1
 8004b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b62:	f7fe ffc3 	bl	8003aec <HAL_GetTick>
 8004b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b68:	e008      	b.n	8004b7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b6a:	f7fe ffbf 	bl	8003aec <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d901      	bls.n	8004b7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e1a8      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0302 	and.w	r3, r3, #2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d0f0      	beq.n	8004b6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b88:	4b28      	ldr	r3, [pc, #160]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	4925      	ldr	r1, [pc, #148]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	600b      	str	r3, [r1, #0]
 8004b9c:	e015      	b.n	8004bca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b9e:	4b24      	ldr	r3, [pc, #144]	@ (8004c30 <HAL_RCC_OscConfig+0x244>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba4:	f7fe ffa2 	bl	8003aec <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bac:	f7fe ff9e 	bl	8003aec <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e187      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1f0      	bne.n	8004bac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0308 	and.w	r3, r3, #8
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d036      	beq.n	8004c44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d016      	beq.n	8004c0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bde:	4b15      	ldr	r3, [pc, #84]	@ (8004c34 <HAL_RCC_OscConfig+0x248>)
 8004be0:	2201      	movs	r2, #1
 8004be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be4:	f7fe ff82 	bl	8003aec <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bea:	e008      	b.n	8004bfe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bec:	f7fe ff7e 	bl	8003aec <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e167      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8004c2c <HAL_RCC_OscConfig+0x240>)
 8004c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d0f0      	beq.n	8004bec <HAL_RCC_OscConfig+0x200>
 8004c0a:	e01b      	b.n	8004c44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c0c:	4b09      	ldr	r3, [pc, #36]	@ (8004c34 <HAL_RCC_OscConfig+0x248>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c12:	f7fe ff6b 	bl	8003aec <HAL_GetTick>
 8004c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c18:	e00e      	b.n	8004c38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1a:	f7fe ff67 	bl	8003aec <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d907      	bls.n	8004c38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e150      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
 8004c2c:	40023800 	.word	0x40023800
 8004c30:	42470000 	.word	0x42470000
 8004c34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c38:	4b88      	ldr	r3, [pc, #544]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1ea      	bne.n	8004c1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0304 	and.w	r3, r3, #4
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f000 8097 	beq.w	8004d80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c52:	2300      	movs	r3, #0
 8004c54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c56:	4b81      	ldr	r3, [pc, #516]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10f      	bne.n	8004c82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c62:	2300      	movs	r3, #0
 8004c64:	60bb      	str	r3, [r7, #8]
 8004c66:	4b7d      	ldr	r3, [pc, #500]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c72:	4b7a      	ldr	r3, [pc, #488]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7a:	60bb      	str	r3, [r7, #8]
 8004c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c82:	4b77      	ldr	r3, [pc, #476]	@ (8004e60 <HAL_RCC_OscConfig+0x474>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d118      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c8e:	4b74      	ldr	r3, [pc, #464]	@ (8004e60 <HAL_RCC_OscConfig+0x474>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a73      	ldr	r2, [pc, #460]	@ (8004e60 <HAL_RCC_OscConfig+0x474>)
 8004c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c9a:	f7fe ff27 	bl	8003aec <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca0:	e008      	b.n	8004cb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ca2:	f7fe ff23 	bl	8003aec <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d901      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e10c      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb4:	4b6a      	ldr	r3, [pc, #424]	@ (8004e60 <HAL_RCC_OscConfig+0x474>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0f0      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d106      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x2ea>
 8004cc8:	4b64      	ldr	r3, [pc, #400]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ccc:	4a63      	ldr	r2, [pc, #396]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004cce:	f043 0301 	orr.w	r3, r3, #1
 8004cd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cd4:	e01c      	b.n	8004d10 <HAL_RCC_OscConfig+0x324>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	2b05      	cmp	r3, #5
 8004cdc:	d10c      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x30c>
 8004cde:	4b5f      	ldr	r3, [pc, #380]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce2:	4a5e      	ldr	r2, [pc, #376]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004ce4:	f043 0304 	orr.w	r3, r3, #4
 8004ce8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cea:	4b5c      	ldr	r3, [pc, #368]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cee:	4a5b      	ldr	r2, [pc, #364]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004cf0:	f043 0301 	orr.w	r3, r3, #1
 8004cf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cf6:	e00b      	b.n	8004d10 <HAL_RCC_OscConfig+0x324>
 8004cf8:	4b58      	ldr	r3, [pc, #352]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfc:	4a57      	ldr	r2, [pc, #348]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004cfe:	f023 0301 	bic.w	r3, r3, #1
 8004d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d04:	4b55      	ldr	r3, [pc, #340]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d08:	4a54      	ldr	r2, [pc, #336]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004d0a:	f023 0304 	bic.w	r3, r3, #4
 8004d0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d015      	beq.n	8004d44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d18:	f7fe fee8 	bl	8003aec <HAL_GetTick>
 8004d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d1e:	e00a      	b.n	8004d36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d20:	f7fe fee4 	bl	8003aec <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d901      	bls.n	8004d36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e0cb      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d36:	4b49      	ldr	r3, [pc, #292]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3a:	f003 0302 	and.w	r3, r3, #2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0ee      	beq.n	8004d20 <HAL_RCC_OscConfig+0x334>
 8004d42:	e014      	b.n	8004d6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d44:	f7fe fed2 	bl	8003aec <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d4a:	e00a      	b.n	8004d62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d4c:	f7fe fece 	bl	8003aec <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e0b5      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d62:	4b3e      	ldr	r3, [pc, #248]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1ee      	bne.n	8004d4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d6e:	7dfb      	ldrb	r3, [r7, #23]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d105      	bne.n	8004d80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d74:	4b39      	ldr	r3, [pc, #228]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d78:	4a38      	ldr	r2, [pc, #224]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004d7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f000 80a1 	beq.w	8004ecc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d8a:	4b34      	ldr	r3, [pc, #208]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 030c 	and.w	r3, r3, #12
 8004d92:	2b08      	cmp	r3, #8
 8004d94:	d05c      	beq.n	8004e50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d141      	bne.n	8004e22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d9e:	4b31      	ldr	r3, [pc, #196]	@ (8004e64 <HAL_RCC_OscConfig+0x478>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da4:	f7fe fea2 	bl	8003aec <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dac:	f7fe fe9e 	bl	8003aec <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e087      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dbe:	4b27      	ldr	r3, [pc, #156]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1f0      	bne.n	8004dac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	69da      	ldr	r2, [r3, #28]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd8:	019b      	lsls	r3, r3, #6
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de0:	085b      	lsrs	r3, r3, #1
 8004de2:	3b01      	subs	r3, #1
 8004de4:	041b      	lsls	r3, r3, #16
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dec:	061b      	lsls	r3, r3, #24
 8004dee:	491b      	ldr	r1, [pc, #108]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004df4:	4b1b      	ldr	r3, [pc, #108]	@ (8004e64 <HAL_RCC_OscConfig+0x478>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dfa:	f7fe fe77 	bl	8003aec <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e00:	e008      	b.n	8004e14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e02:	f7fe fe73 	bl	8003aec <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e05c      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e14:	4b11      	ldr	r3, [pc, #68]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCC_OscConfig+0x416>
 8004e20:	e054      	b.n	8004ecc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e22:	4b10      	ldr	r3, [pc, #64]	@ (8004e64 <HAL_RCC_OscConfig+0x478>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e28:	f7fe fe60 	bl	8003aec <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e30:	f7fe fe5c 	bl	8003aec <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e045      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <HAL_RCC_OscConfig+0x470>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1f0      	bne.n	8004e30 <HAL_RCC_OscConfig+0x444>
 8004e4e:	e03d      	b.n	8004ecc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d107      	bne.n	8004e68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e038      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	40007000 	.word	0x40007000
 8004e64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e68:	4b1b      	ldr	r3, [pc, #108]	@ (8004ed8 <HAL_RCC_OscConfig+0x4ec>)
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d028      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d121      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d11a      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e98:	4013      	ands	r3, r2
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d111      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eae:	085b      	lsrs	r3, r3, #1
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d107      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d001      	beq.n	8004ecc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e000      	b.n	8004ece <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40023800 	.word	0x40023800

08004edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0cc      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ef0:	4b68      	ldr	r3, [pc, #416]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0307 	and.w	r3, r3, #7
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d90c      	bls.n	8004f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004efe:	4b65      	ldr	r3, [pc, #404]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f06:	4b63      	ldr	r3, [pc, #396]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0307 	and.w	r3, r3, #7
 8004f0e:	683a      	ldr	r2, [r7, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d001      	beq.n	8004f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e0b8      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0302 	and.w	r3, r3, #2
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d020      	beq.n	8004f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0304 	and.w	r3, r3, #4
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d005      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f30:	4b59      	ldr	r3, [pc, #356]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	4a58      	ldr	r2, [pc, #352]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0308 	and.w	r3, r3, #8
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d005      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f48:	4b53      	ldr	r3, [pc, #332]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	4a52      	ldr	r2, [pc, #328]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f54:	4b50      	ldr	r3, [pc, #320]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	494d      	ldr	r1, [pc, #308]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d044      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d107      	bne.n	8004f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f7a:	4b47      	ldr	r3, [pc, #284]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d119      	bne.n	8004fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e07f      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d003      	beq.n	8004f9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f96:	2b03      	cmp	r3, #3
 8004f98:	d107      	bne.n	8004faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e06f      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004faa:	4b3b      	ldr	r3, [pc, #236]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0302 	and.w	r3, r3, #2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e067      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fba:	4b37      	ldr	r3, [pc, #220]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f023 0203 	bic.w	r2, r3, #3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	4934      	ldr	r1, [pc, #208]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fcc:	f7fe fd8e 	bl	8003aec <HAL_GetTick>
 8004fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd2:	e00a      	b.n	8004fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fd4:	f7fe fd8a 	bl	8003aec <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e04f      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fea:	4b2b      	ldr	r3, [pc, #172]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 020c 	and.w	r2, r3, #12
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d1eb      	bne.n	8004fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ffc:	4b25      	ldr	r3, [pc, #148]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0307 	and.w	r3, r3, #7
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	429a      	cmp	r2, r3
 8005008:	d20c      	bcs.n	8005024 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500a:	4b22      	ldr	r3, [pc, #136]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005012:	4b20      	ldr	r3, [pc, #128]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	683a      	ldr	r2, [r7, #0]
 800501c:	429a      	cmp	r2, r3
 800501e:	d001      	beq.n	8005024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e032      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	d008      	beq.n	8005042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005030:	4b19      	ldr	r3, [pc, #100]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	4916      	ldr	r1, [pc, #88]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	4313      	orrs	r3, r2
 8005040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0308 	and.w	r3, r3, #8
 800504a:	2b00      	cmp	r3, #0
 800504c:	d009      	beq.n	8005062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800504e:	4b12      	ldr	r3, [pc, #72]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	490e      	ldr	r1, [pc, #56]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 800505e:	4313      	orrs	r3, r2
 8005060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005062:	f000 f821 	bl	80050a8 <HAL_RCC_GetSysClockFreq>
 8005066:	4602      	mov	r2, r0
 8005068:	4b0b      	ldr	r3, [pc, #44]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	091b      	lsrs	r3, r3, #4
 800506e:	f003 030f 	and.w	r3, r3, #15
 8005072:	490a      	ldr	r1, [pc, #40]	@ (800509c <HAL_RCC_ClockConfig+0x1c0>)
 8005074:	5ccb      	ldrb	r3, [r1, r3]
 8005076:	fa22 f303 	lsr.w	r3, r2, r3
 800507a:	4a09      	ldr	r2, [pc, #36]	@ (80050a0 <HAL_RCC_ClockConfig+0x1c4>)
 800507c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800507e:	4b09      	ldr	r3, [pc, #36]	@ (80050a4 <HAL_RCC_ClockConfig+0x1c8>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4618      	mov	r0, r3
 8005084:	f7fe faee 	bl	8003664 <HAL_InitTick>

  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40023c00 	.word	0x40023c00
 8005098:	40023800 	.word	0x40023800
 800509c:	0800ae00 	.word	0x0800ae00
 80050a0:	20000010 	.word	0x20000010
 80050a4:	20000014 	.word	0x20000014

080050a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050ac:	b094      	sub	sp, #80	@ 0x50
 80050ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80050b4:	2300      	movs	r3, #0
 80050b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050c0:	4b79      	ldr	r3, [pc, #484]	@ (80052a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f003 030c 	and.w	r3, r3, #12
 80050c8:	2b08      	cmp	r3, #8
 80050ca:	d00d      	beq.n	80050e8 <HAL_RCC_GetSysClockFreq+0x40>
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	f200 80e1 	bhi.w	8005294 <HAL_RCC_GetSysClockFreq+0x1ec>
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_RCC_GetSysClockFreq+0x34>
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d003      	beq.n	80050e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80050da:	e0db      	b.n	8005294 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050dc:	4b73      	ldr	r3, [pc, #460]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x204>)
 80050de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050e0:	e0db      	b.n	800529a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050e2:	4b73      	ldr	r3, [pc, #460]	@ (80052b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80050e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050e6:	e0d8      	b.n	800529a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050e8:	4b6f      	ldr	r3, [pc, #444]	@ (80052a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050f2:	4b6d      	ldr	r3, [pc, #436]	@ (80052a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d063      	beq.n	80051c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050fe:	4b6a      	ldr	r3, [pc, #424]	@ (80052a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	099b      	lsrs	r3, r3, #6
 8005104:	2200      	movs	r2, #0
 8005106:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005108:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800510a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005110:	633b      	str	r3, [r7, #48]	@ 0x30
 8005112:	2300      	movs	r3, #0
 8005114:	637b      	str	r3, [r7, #52]	@ 0x34
 8005116:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800511a:	4622      	mov	r2, r4
 800511c:	462b      	mov	r3, r5
 800511e:	f04f 0000 	mov.w	r0, #0
 8005122:	f04f 0100 	mov.w	r1, #0
 8005126:	0159      	lsls	r1, r3, #5
 8005128:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800512c:	0150      	lsls	r0, r2, #5
 800512e:	4602      	mov	r2, r0
 8005130:	460b      	mov	r3, r1
 8005132:	4621      	mov	r1, r4
 8005134:	1a51      	subs	r1, r2, r1
 8005136:	6139      	str	r1, [r7, #16]
 8005138:	4629      	mov	r1, r5
 800513a:	eb63 0301 	sbc.w	r3, r3, r1
 800513e:	617b      	str	r3, [r7, #20]
 8005140:	f04f 0200 	mov.w	r2, #0
 8005144:	f04f 0300 	mov.w	r3, #0
 8005148:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800514c:	4659      	mov	r1, fp
 800514e:	018b      	lsls	r3, r1, #6
 8005150:	4651      	mov	r1, sl
 8005152:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005156:	4651      	mov	r1, sl
 8005158:	018a      	lsls	r2, r1, #6
 800515a:	4651      	mov	r1, sl
 800515c:	ebb2 0801 	subs.w	r8, r2, r1
 8005160:	4659      	mov	r1, fp
 8005162:	eb63 0901 	sbc.w	r9, r3, r1
 8005166:	f04f 0200 	mov.w	r2, #0
 800516a:	f04f 0300 	mov.w	r3, #0
 800516e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005172:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005176:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800517a:	4690      	mov	r8, r2
 800517c:	4699      	mov	r9, r3
 800517e:	4623      	mov	r3, r4
 8005180:	eb18 0303 	adds.w	r3, r8, r3
 8005184:	60bb      	str	r3, [r7, #8]
 8005186:	462b      	mov	r3, r5
 8005188:	eb49 0303 	adc.w	r3, r9, r3
 800518c:	60fb      	str	r3, [r7, #12]
 800518e:	f04f 0200 	mov.w	r2, #0
 8005192:	f04f 0300 	mov.w	r3, #0
 8005196:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800519a:	4629      	mov	r1, r5
 800519c:	024b      	lsls	r3, r1, #9
 800519e:	4621      	mov	r1, r4
 80051a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051a4:	4621      	mov	r1, r4
 80051a6:	024a      	lsls	r2, r1, #9
 80051a8:	4610      	mov	r0, r2
 80051aa:	4619      	mov	r1, r3
 80051ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ae:	2200      	movs	r2, #0
 80051b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051b8:	f7fb f872 	bl	80002a0 <__aeabi_uldivmod>
 80051bc:	4602      	mov	r2, r0
 80051be:	460b      	mov	r3, r1
 80051c0:	4613      	mov	r3, r2
 80051c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051c4:	e058      	b.n	8005278 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051c6:	4b38      	ldr	r3, [pc, #224]	@ (80052a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	099b      	lsrs	r3, r3, #6
 80051cc:	2200      	movs	r2, #0
 80051ce:	4618      	mov	r0, r3
 80051d0:	4611      	mov	r1, r2
 80051d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051d6:	623b      	str	r3, [r7, #32]
 80051d8:	2300      	movs	r3, #0
 80051da:	627b      	str	r3, [r7, #36]	@ 0x24
 80051dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051e0:	4642      	mov	r2, r8
 80051e2:	464b      	mov	r3, r9
 80051e4:	f04f 0000 	mov.w	r0, #0
 80051e8:	f04f 0100 	mov.w	r1, #0
 80051ec:	0159      	lsls	r1, r3, #5
 80051ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051f2:	0150      	lsls	r0, r2, #5
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4641      	mov	r1, r8
 80051fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80051fe:	4649      	mov	r1, r9
 8005200:	eb63 0b01 	sbc.w	fp, r3, r1
 8005204:	f04f 0200 	mov.w	r2, #0
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005210:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005214:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005218:	ebb2 040a 	subs.w	r4, r2, sl
 800521c:	eb63 050b 	sbc.w	r5, r3, fp
 8005220:	f04f 0200 	mov.w	r2, #0
 8005224:	f04f 0300 	mov.w	r3, #0
 8005228:	00eb      	lsls	r3, r5, #3
 800522a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800522e:	00e2      	lsls	r2, r4, #3
 8005230:	4614      	mov	r4, r2
 8005232:	461d      	mov	r5, r3
 8005234:	4643      	mov	r3, r8
 8005236:	18e3      	adds	r3, r4, r3
 8005238:	603b      	str	r3, [r7, #0]
 800523a:	464b      	mov	r3, r9
 800523c:	eb45 0303 	adc.w	r3, r5, r3
 8005240:	607b      	str	r3, [r7, #4]
 8005242:	f04f 0200 	mov.w	r2, #0
 8005246:	f04f 0300 	mov.w	r3, #0
 800524a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800524e:	4629      	mov	r1, r5
 8005250:	028b      	lsls	r3, r1, #10
 8005252:	4621      	mov	r1, r4
 8005254:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005258:	4621      	mov	r1, r4
 800525a:	028a      	lsls	r2, r1, #10
 800525c:	4610      	mov	r0, r2
 800525e:	4619      	mov	r1, r3
 8005260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005262:	2200      	movs	r2, #0
 8005264:	61bb      	str	r3, [r7, #24]
 8005266:	61fa      	str	r2, [r7, #28]
 8005268:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800526c:	f7fb f818 	bl	80002a0 <__aeabi_uldivmod>
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	4613      	mov	r3, r2
 8005276:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005278:	4b0b      	ldr	r3, [pc, #44]	@ (80052a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	0c1b      	lsrs	r3, r3, #16
 800527e:	f003 0303 	and.w	r3, r3, #3
 8005282:	3301      	adds	r3, #1
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005288:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800528a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800528c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005290:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005292:	e002      	b.n	800529a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005294:	4b05      	ldr	r3, [pc, #20]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x204>)
 8005296:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005298:	bf00      	nop
    }
  }
  return sysclockfreq;
 800529a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800529c:	4618      	mov	r0, r3
 800529e:	3750      	adds	r7, #80	@ 0x50
 80052a0:	46bd      	mov	sp, r7
 80052a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052a6:	bf00      	nop
 80052a8:	40023800 	.word	0x40023800
 80052ac:	00f42400 	.word	0x00f42400
 80052b0:	007a1200 	.word	0x007a1200

080052b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052b8:	4b03      	ldr	r3, [pc, #12]	@ (80052c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80052ba:	681b      	ldr	r3, [r3, #0]
}
 80052bc:	4618      	mov	r0, r3
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	20000010 	.word	0x20000010

080052cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052d0:	f7ff fff0 	bl	80052b4 <HAL_RCC_GetHCLKFreq>
 80052d4:	4602      	mov	r2, r0
 80052d6:	4b05      	ldr	r3, [pc, #20]	@ (80052ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	0a9b      	lsrs	r3, r3, #10
 80052dc:	f003 0307 	and.w	r3, r3, #7
 80052e0:	4903      	ldr	r1, [pc, #12]	@ (80052f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052e2:	5ccb      	ldrb	r3, [r1, r3]
 80052e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	40023800 	.word	0x40023800
 80052f0:	0800ae10 	.word	0x0800ae10

080052f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052f8:	f7ff ffdc 	bl	80052b4 <HAL_RCC_GetHCLKFreq>
 80052fc:	4602      	mov	r2, r0
 80052fe:	4b05      	ldr	r3, [pc, #20]	@ (8005314 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	0b5b      	lsrs	r3, r3, #13
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	4903      	ldr	r1, [pc, #12]	@ (8005318 <HAL_RCC_GetPCLK2Freq+0x24>)
 800530a:	5ccb      	ldrb	r3, [r1, r3]
 800530c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005310:	4618      	mov	r0, r3
 8005312:	bd80      	pop	{r7, pc}
 8005314:	40023800 	.word	0x40023800
 8005318:	0800ae10 	.word	0x0800ae10

0800531c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	220f      	movs	r2, #15
 800532a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800532c:	4b12      	ldr	r3, [pc, #72]	@ (8005378 <HAL_RCC_GetClockConfig+0x5c>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 0203 	and.w	r2, r3, #3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005338:	4b0f      	ldr	r3, [pc, #60]	@ (8005378 <HAL_RCC_GetClockConfig+0x5c>)
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005344:	4b0c      	ldr	r3, [pc, #48]	@ (8005378 <HAL_RCC_GetClockConfig+0x5c>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005350:	4b09      	ldr	r3, [pc, #36]	@ (8005378 <HAL_RCC_GetClockConfig+0x5c>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	08db      	lsrs	r3, r3, #3
 8005356:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800535e:	4b07      	ldr	r3, [pc, #28]	@ (800537c <HAL_RCC_GetClockConfig+0x60>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0207 	and.w	r2, r3, #7
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	601a      	str	r2, [r3, #0]
}
 800536a:	bf00      	nop
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	40023800 	.word	0x40023800
 800537c:	40023c00 	.word	0x40023c00

08005380 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e07b      	b.n	800548a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005396:	2b00      	cmp	r3, #0
 8005398:	d108      	bne.n	80053ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053a2:	d009      	beq.n	80053b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	61da      	str	r2, [r3, #28]
 80053aa:	e005      	b.n	80053b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d106      	bne.n	80053d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fe f86a 	bl	80034ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005400:	431a      	orrs	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005428:	431a      	orrs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005432:	431a      	orrs	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543c:	ea42 0103 	orr.w	r1, r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005444:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	0c1b      	lsrs	r3, r3, #16
 8005456:	f003 0104 	and.w	r1, r3, #4
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545e:	f003 0210 	and.w	r2, r3, #16
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69da      	ldr	r2, [r3, #28]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005478:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3708      	adds	r7, #8
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b088      	sub	sp, #32
 8005496:	af00      	add	r7, sp, #0
 8005498:	60f8      	str	r0, [r7, #12]
 800549a:	60b9      	str	r1, [r7, #8]
 800549c:	603b      	str	r3, [r7, #0]
 800549e:	4613      	mov	r3, r2
 80054a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054a2:	f7fe fb23 	bl	8003aec <HAL_GetTick>
 80054a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80054a8:	88fb      	ldrh	r3, [r7, #6]
 80054aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d001      	beq.n	80054bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80054b8:	2302      	movs	r3, #2
 80054ba:	e12a      	b.n	8005712 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d002      	beq.n	80054c8 <HAL_SPI_Transmit+0x36>
 80054c2:	88fb      	ldrh	r3, [r7, #6]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d101      	bne.n	80054cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e122      	b.n	8005712 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d101      	bne.n	80054da <HAL_SPI_Transmit+0x48>
 80054d6:	2302      	movs	r3, #2
 80054d8:	e11b      	b.n	8005712 <HAL_SPI_Transmit+0x280>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2203      	movs	r2, #3
 80054e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	68ba      	ldr	r2, [r7, #8]
 80054f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	88fa      	ldrh	r2, [r7, #6]
 80054fa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	88fa      	ldrh	r2, [r7, #6]
 8005500:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005528:	d10f      	bne.n	800554a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005538:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005548:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005554:	2b40      	cmp	r3, #64	@ 0x40
 8005556:	d007      	beq.n	8005568 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005566:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005570:	d152      	bne.n	8005618 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <HAL_SPI_Transmit+0xee>
 800557a:	8b7b      	ldrh	r3, [r7, #26]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d145      	bne.n	800560c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005584:	881a      	ldrh	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005590:	1c9a      	adds	r2, r3, #2
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800559a:	b29b      	uxth	r3, r3
 800559c:	3b01      	subs	r3, #1
 800559e:	b29a      	uxth	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055a4:	e032      	b.n	800560c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d112      	bne.n	80055da <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b8:	881a      	ldrh	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c4:	1c9a      	adds	r2, r3, #2
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80055d8:	e018      	b.n	800560c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055da:	f7fe fa87 	bl	8003aec <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d803      	bhi.n	80055f2 <HAL_SPI_Transmit+0x160>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d102      	bne.n	80055f8 <HAL_SPI_Transmit+0x166>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d109      	bne.n	800560c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e082      	b.n	8005712 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005610:	b29b      	uxth	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1c7      	bne.n	80055a6 <HAL_SPI_Transmit+0x114>
 8005616:	e053      	b.n	80056c0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <HAL_SPI_Transmit+0x194>
 8005620:	8b7b      	ldrh	r3, [r7, #26]
 8005622:	2b01      	cmp	r3, #1
 8005624:	d147      	bne.n	80056b6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	330c      	adds	r3, #12
 8005630:	7812      	ldrb	r2, [r2, #0]
 8005632:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005638:	1c5a      	adds	r2, r3, #1
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005642:	b29b      	uxth	r3, r3
 8005644:	3b01      	subs	r3, #1
 8005646:	b29a      	uxth	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800564c:	e033      	b.n	80056b6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b02      	cmp	r3, #2
 800565a:	d113      	bne.n	8005684 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	330c      	adds	r3, #12
 8005666:	7812      	ldrb	r2, [r2, #0]
 8005668:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005678:	b29b      	uxth	r3, r3
 800567a:	3b01      	subs	r3, #1
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005682:	e018      	b.n	80056b6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005684:	f7fe fa32 	bl	8003aec <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	429a      	cmp	r2, r3
 8005692:	d803      	bhi.n	800569c <HAL_SPI_Transmit+0x20a>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800569a:	d102      	bne.n	80056a2 <HAL_SPI_Transmit+0x210>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d109      	bne.n	80056b6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e02d      	b.n	8005712 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1c6      	bne.n	800564e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056c0:	69fa      	ldr	r2, [r7, #28]
 80056c2:	6839      	ldr	r1, [r7, #0]
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 fa59 	bl	8005b7c <SPI_EndRxTxTransaction>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d002      	beq.n	80056d6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2220      	movs	r2, #32
 80056d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10a      	bne.n	80056f4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056de:	2300      	movs	r3, #0
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	617b      	str	r3, [r7, #20]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	617b      	str	r3, [r7, #20]
 80056f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005708:	2b00      	cmp	r3, #0
 800570a:	d001      	beq.n	8005710 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e000      	b.n	8005712 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005710:	2300      	movs	r3, #0
  }
}
 8005712:	4618      	mov	r0, r3
 8005714:	3720      	adds	r7, #32
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b08a      	sub	sp, #40	@ 0x28
 800571e:	af00      	add	r7, sp, #0
 8005720:	60f8      	str	r0, [r7, #12]
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	607a      	str	r2, [r7, #4]
 8005726:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005728:	2301      	movs	r3, #1
 800572a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800572c:	f7fe f9de 	bl	8003aec <HAL_GetTick>
 8005730:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005738:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005740:	887b      	ldrh	r3, [r7, #2]
 8005742:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005744:	7ffb      	ldrb	r3, [r7, #31]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d00c      	beq.n	8005764 <HAL_SPI_TransmitReceive+0x4a>
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005750:	d106      	bne.n	8005760 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d102      	bne.n	8005760 <HAL_SPI_TransmitReceive+0x46>
 800575a:	7ffb      	ldrb	r3, [r7, #31]
 800575c:	2b04      	cmp	r3, #4
 800575e:	d001      	beq.n	8005764 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005760:	2302      	movs	r3, #2
 8005762:	e17f      	b.n	8005a64 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d005      	beq.n	8005776 <HAL_SPI_TransmitReceive+0x5c>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d002      	beq.n	8005776 <HAL_SPI_TransmitReceive+0x5c>
 8005770:	887b      	ldrh	r3, [r7, #2]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e174      	b.n	8005a64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005780:	2b01      	cmp	r3, #1
 8005782:	d101      	bne.n	8005788 <HAL_SPI_TransmitReceive+0x6e>
 8005784:	2302      	movs	r3, #2
 8005786:	e16d      	b.n	8005a64 <HAL_SPI_TransmitReceive+0x34a>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b04      	cmp	r3, #4
 800579a:	d003      	beq.n	80057a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2205      	movs	r2, #5
 80057a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2200      	movs	r2, #0
 80057a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	887a      	ldrh	r2, [r7, #2]
 80057b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	887a      	ldrh	r2, [r7, #2]
 80057ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	887a      	ldrh	r2, [r7, #2]
 80057c6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	887a      	ldrh	r2, [r7, #2]
 80057cc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e4:	2b40      	cmp	r3, #64	@ 0x40
 80057e6:	d007      	beq.n	80057f8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005800:	d17e      	bne.n	8005900 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d002      	beq.n	8005810 <HAL_SPI_TransmitReceive+0xf6>
 800580a:	8afb      	ldrh	r3, [r7, #22]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d16c      	bne.n	80058ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005814:	881a      	ldrh	r2, [r3, #0]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005820:	1c9a      	adds	r2, r3, #2
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800582a:	b29b      	uxth	r3, r3
 800582c:	3b01      	subs	r3, #1
 800582e:	b29a      	uxth	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005834:	e059      	b.n	80058ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	2b02      	cmp	r3, #2
 8005842:	d11b      	bne.n	800587c <HAL_SPI_TransmitReceive+0x162>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005848:	b29b      	uxth	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d016      	beq.n	800587c <HAL_SPI_TransmitReceive+0x162>
 800584e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005850:	2b01      	cmp	r3, #1
 8005852:	d113      	bne.n	800587c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005858:	881a      	ldrh	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005864:	1c9a      	adds	r2, r3, #2
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800586e:	b29b      	uxth	r3, r3
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b01      	cmp	r3, #1
 8005888:	d119      	bne.n	80058be <HAL_SPI_TransmitReceive+0x1a4>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800588e:	b29b      	uxth	r3, r3
 8005890:	2b00      	cmp	r3, #0
 8005892:	d014      	beq.n	80058be <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589e:	b292      	uxth	r2, r2
 80058a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a6:	1c9a      	adds	r2, r3, #2
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058ba:	2301      	movs	r3, #1
 80058bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058be:	f7fe f915 	bl	8003aec <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d80d      	bhi.n	80058ea <HAL_SPI_TransmitReceive+0x1d0>
 80058ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d4:	d009      	beq.n	80058ea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2201      	movs	r2, #1
 80058da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e0bc      	b.n	8005a64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d1a0      	bne.n	8005836 <HAL_SPI_TransmitReceive+0x11c>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d19b      	bne.n	8005836 <HAL_SPI_TransmitReceive+0x11c>
 80058fe:	e082      	b.n	8005a06 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d002      	beq.n	800590e <HAL_SPI_TransmitReceive+0x1f4>
 8005908:	8afb      	ldrh	r3, [r7, #22]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d171      	bne.n	80059f2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	330c      	adds	r3, #12
 8005918:	7812      	ldrb	r2, [r2, #0]
 800591a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005920:	1c5a      	adds	r2, r3, #1
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005934:	e05d      	b.n	80059f2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b02      	cmp	r3, #2
 8005942:	d11c      	bne.n	800597e <HAL_SPI_TransmitReceive+0x264>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d017      	beq.n	800597e <HAL_SPI_TransmitReceive+0x264>
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	2b01      	cmp	r3, #1
 8005952:	d114      	bne.n	800597e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	330c      	adds	r3, #12
 800595e:	7812      	ldrb	r2, [r2, #0]
 8005960:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005970:	b29b      	uxth	r3, r3
 8005972:	3b01      	subs	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800597a:	2300      	movs	r3, #0
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b01      	cmp	r3, #1
 800598a:	d119      	bne.n	80059c0 <HAL_SPI_TransmitReceive+0x2a6>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005990:	b29b      	uxth	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	d014      	beq.n	80059c0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68da      	ldr	r2, [r3, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a0:	b2d2      	uxtb	r2, r2
 80059a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	3b01      	subs	r3, #1
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059bc:	2301      	movs	r3, #1
 80059be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059c0:	f7fe f894 	bl	8003aec <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d803      	bhi.n	80059d8 <HAL_SPI_TransmitReceive+0x2be>
 80059d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d6:	d102      	bne.n	80059de <HAL_SPI_TransmitReceive+0x2c4>
 80059d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d109      	bne.n	80059f2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e038      	b.n	8005a64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d19c      	bne.n	8005936 <HAL_SPI_TransmitReceive+0x21c>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d197      	bne.n	8005936 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a06:	6a3a      	ldr	r2, [r7, #32]
 8005a08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 f8b6 	bl	8005b7c <SPI_EndRxTxTransaction>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d008      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e01d      	b.n	8005a64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10a      	bne.n	8005a46 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a30:	2300      	movs	r3, #0
 8005a32:	613b      	str	r3, [r7, #16]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	613b      	str	r3, [r7, #16]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	613b      	str	r3, [r7, #16]
 8005a44:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d001      	beq.n	8005a62 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005a62:	2300      	movs	r3, #0
  }
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3728      	adds	r7, #40	@ 0x28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b088      	sub	sp, #32
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	603b      	str	r3, [r7, #0]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a7c:	f7fe f836 	bl	8003aec <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a84:	1a9b      	subs	r3, r3, r2
 8005a86:	683a      	ldr	r2, [r7, #0]
 8005a88:	4413      	add	r3, r2
 8005a8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a8c:	f7fe f82e 	bl	8003aec <HAL_GetTick>
 8005a90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a92:	4b39      	ldr	r3, [pc, #228]	@ (8005b78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	015b      	lsls	r3, r3, #5
 8005a98:	0d1b      	lsrs	r3, r3, #20
 8005a9a:	69fa      	ldr	r2, [r7, #28]
 8005a9c:	fb02 f303 	mul.w	r3, r2, r3
 8005aa0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aa2:	e055      	b.n	8005b50 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aaa:	d051      	beq.n	8005b50 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005aac:	f7fe f81e 	bl	8003aec <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	69fa      	ldr	r2, [r7, #28]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d902      	bls.n	8005ac2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d13d      	bne.n	8005b3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ad0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ada:	d111      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ae4:	d004      	beq.n	8005af0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aee:	d107      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005afe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b08:	d10f      	bne.n	8005b2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e018      	b.n	8005b70 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d102      	bne.n	8005b4a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	61fb      	str	r3, [r7, #28]
 8005b48:	e002      	b.n	8005b50 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	bf0c      	ite	eq
 8005b60:	2301      	moveq	r3, #1
 8005b62:	2300      	movne	r3, #0
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	461a      	mov	r2, r3
 8005b68:	79fb      	ldrb	r3, [r7, #7]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d19a      	bne.n	8005aa4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3720      	adds	r7, #32
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	20000010 	.word	0x20000010

08005b7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af02      	add	r7, sp, #8
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	9300      	str	r3, [sp, #0]
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	2102      	movs	r1, #2
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f7ff ff6a 	bl	8005a6c <SPI_WaitFlagStateUntilTimeout>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d007      	beq.n	8005bae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ba2:	f043 0220 	orr.w	r2, r3, #32
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e032      	b.n	8005c14 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005bae:	4b1b      	ldr	r3, [pc, #108]	@ (8005c1c <SPI_EndRxTxTransaction+0xa0>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a1b      	ldr	r2, [pc, #108]	@ (8005c20 <SPI_EndRxTxTransaction+0xa4>)
 8005bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb8:	0d5b      	lsrs	r3, r3, #21
 8005bba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005bbe:	fb02 f303 	mul.w	r3, r2, r3
 8005bc2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bcc:	d112      	bne.n	8005bf4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	2180      	movs	r1, #128	@ 0x80
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f7ff ff47 	bl	8005a6c <SPI_WaitFlagStateUntilTimeout>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d016      	beq.n	8005c12 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be8:	f043 0220 	orr.w	r2, r3, #32
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e00f      	b.n	8005c14 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00a      	beq.n	8005c10 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c0a:	2b80      	cmp	r3, #128	@ 0x80
 8005c0c:	d0f2      	beq.n	8005bf4 <SPI_EndRxTxTransaction+0x78>
 8005c0e:	e000      	b.n	8005c12 <SPI_EndRxTxTransaction+0x96>
        break;
 8005c10:	bf00      	nop
  }

  return HAL_OK;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3718      	adds	r7, #24
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	20000010 	.word	0x20000010
 8005c20:	165e9f81 	.word	0x165e9f81

08005c24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e041      	b.n	8005cba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f839 	bl	8005cc2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3304      	adds	r3, #4
 8005c60:	4619      	mov	r1, r3
 8005c62:	4610      	mov	r0, r2
 8005c64:	f000 f9b2 	bl	8005fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005cca:	bf00      	nop
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
	...

08005cd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d001      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e044      	b.n	8005d7a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68da      	ldr	r2, [r3, #12]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f042 0201 	orr.w	r2, r2, #1
 8005d06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a1e      	ldr	r2, [pc, #120]	@ (8005d88 <HAL_TIM_Base_Start_IT+0xb0>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d018      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x6c>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d1a:	d013      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x6c>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a1a      	ldr	r2, [pc, #104]	@ (8005d8c <HAL_TIM_Base_Start_IT+0xb4>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d00e      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x6c>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a19      	ldr	r2, [pc, #100]	@ (8005d90 <HAL_TIM_Base_Start_IT+0xb8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d009      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x6c>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a17      	ldr	r2, [pc, #92]	@ (8005d94 <HAL_TIM_Base_Start_IT+0xbc>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d004      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x6c>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a16      	ldr	r2, [pc, #88]	@ (8005d98 <HAL_TIM_Base_Start_IT+0xc0>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d111      	bne.n	8005d68 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 0307 	and.w	r3, r3, #7
 8005d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2b06      	cmp	r3, #6
 8005d54:	d010      	beq.n	8005d78 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f042 0201 	orr.w	r2, r2, #1
 8005d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d66:	e007      	b.n	8005d78 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0201 	orr.w	r2, r2, #1
 8005d76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	40010000 	.word	0x40010000
 8005d8c:	40000400 	.word	0x40000400
 8005d90:	40000800 	.word	0x40000800
 8005d94:	40000c00 	.word	0x40000c00
 8005d98:	40014000 	.word	0x40014000

08005d9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d020      	beq.n	8005e00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f003 0302 	and.w	r3, r3, #2
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d01b      	beq.n	8005e00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f06f 0202 	mvn.w	r2, #2
 8005dd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	f003 0303 	and.w	r3, r3, #3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f8d2 	bl	8005f90 <HAL_TIM_IC_CaptureCallback>
 8005dec:	e005      	b.n	8005dfa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 f8c4 	bl	8005f7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f8d5 	bl	8005fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f003 0304 	and.w	r3, r3, #4
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d020      	beq.n	8005e4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f003 0304 	and.w	r3, r3, #4
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d01b      	beq.n	8005e4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f06f 0204 	mvn.w	r2, #4
 8005e1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2202      	movs	r2, #2
 8005e22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f8ac 	bl	8005f90 <HAL_TIM_IC_CaptureCallback>
 8005e38:	e005      	b.n	8005e46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f89e 	bl	8005f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 f8af 	bl	8005fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 0308 	and.w	r3, r3, #8
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d020      	beq.n	8005e98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f003 0308 	and.w	r3, r3, #8
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d01b      	beq.n	8005e98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f06f 0208 	mvn.w	r2, #8
 8005e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2204      	movs	r2, #4
 8005e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	69db      	ldr	r3, [r3, #28]
 8005e76:	f003 0303 	and.w	r3, r3, #3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f886 	bl	8005f90 <HAL_TIM_IC_CaptureCallback>
 8005e84:	e005      	b.n	8005e92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f878 	bl	8005f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f889 	bl	8005fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 0310 	and.w	r3, r3, #16
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d020      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f003 0310 	and.w	r3, r3, #16
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d01b      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f06f 0210 	mvn.w	r2, #16
 8005eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2208      	movs	r2, #8
 8005eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 f860 	bl	8005f90 <HAL_TIM_IC_CaptureCallback>
 8005ed0:	e005      	b.n	8005ede <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f852 	bl	8005f7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 f863 	bl	8005fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 0301 	and.w	r3, r3, #1
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00c      	beq.n	8005f08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 0301 	and.w	r3, r3, #1
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d007      	beq.n	8005f08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f06f 0201 	mvn.w	r2, #1
 8005f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7fd fa4e 	bl	80033a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f8e0 	bl	80060ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00c      	beq.n	8005f50 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d007      	beq.n	8005f50 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f834 	bl	8005fb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f003 0320 	and.w	r3, r3, #32
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00c      	beq.n	8005f74 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f003 0320 	and.w	r3, r3, #32
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d007      	beq.n	8005f74 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f06f 0220 	mvn.w	r2, #32
 8005f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f8b2 	bl	80060d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f74:	bf00      	nop
 8005f76:	3710      	adds	r7, #16
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a37      	ldr	r2, [pc, #220]	@ (80060bc <TIM_Base_SetConfig+0xf0>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d00f      	beq.n	8006004 <TIM_Base_SetConfig+0x38>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fea:	d00b      	beq.n	8006004 <TIM_Base_SetConfig+0x38>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a34      	ldr	r2, [pc, #208]	@ (80060c0 <TIM_Base_SetConfig+0xf4>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d007      	beq.n	8006004 <TIM_Base_SetConfig+0x38>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a33      	ldr	r2, [pc, #204]	@ (80060c4 <TIM_Base_SetConfig+0xf8>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d003      	beq.n	8006004 <TIM_Base_SetConfig+0x38>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a32      	ldr	r2, [pc, #200]	@ (80060c8 <TIM_Base_SetConfig+0xfc>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d108      	bne.n	8006016 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800600a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	4313      	orrs	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a28      	ldr	r2, [pc, #160]	@ (80060bc <TIM_Base_SetConfig+0xf0>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d01b      	beq.n	8006056 <TIM_Base_SetConfig+0x8a>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006024:	d017      	beq.n	8006056 <TIM_Base_SetConfig+0x8a>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a25      	ldr	r2, [pc, #148]	@ (80060c0 <TIM_Base_SetConfig+0xf4>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d013      	beq.n	8006056 <TIM_Base_SetConfig+0x8a>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a24      	ldr	r2, [pc, #144]	@ (80060c4 <TIM_Base_SetConfig+0xf8>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d00f      	beq.n	8006056 <TIM_Base_SetConfig+0x8a>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a23      	ldr	r2, [pc, #140]	@ (80060c8 <TIM_Base_SetConfig+0xfc>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d00b      	beq.n	8006056 <TIM_Base_SetConfig+0x8a>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a22      	ldr	r2, [pc, #136]	@ (80060cc <TIM_Base_SetConfig+0x100>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d007      	beq.n	8006056 <TIM_Base_SetConfig+0x8a>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a21      	ldr	r2, [pc, #132]	@ (80060d0 <TIM_Base_SetConfig+0x104>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d003      	beq.n	8006056 <TIM_Base_SetConfig+0x8a>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a20      	ldr	r2, [pc, #128]	@ (80060d4 <TIM_Base_SetConfig+0x108>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d108      	bne.n	8006068 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800605c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	4313      	orrs	r3, r2
 8006066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	689a      	ldr	r2, [r3, #8]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a0c      	ldr	r2, [pc, #48]	@ (80060bc <TIM_Base_SetConfig+0xf0>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d103      	bne.n	8006096 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	691a      	ldr	r2, [r3, #16]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f043 0204 	orr.w	r2, r3, #4
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	601a      	str	r2, [r3, #0]
}
 80060ae:	bf00      	nop
 80060b0:	3714      	adds	r7, #20
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	40010000 	.word	0x40010000
 80060c0:	40000400 	.word	0x40000400
 80060c4:	40000800 	.word	0x40000800
 80060c8:	40000c00 	.word	0x40000c00
 80060cc:	40014000 	.word	0x40014000
 80060d0:	40014400 	.word	0x40014400
 80060d4:	40014800 	.word	0x40014800

080060d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b082      	sub	sp, #8
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d101      	bne.n	8006112 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e042      	b.n	8006198 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d106      	bne.n	800612c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f7fd fc38 	bl	800399c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2224      	movs	r2, #36	@ 0x24
 8006130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006142:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f973 	bl	8006430 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	691a      	ldr	r2, [r3, #16]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006158:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	695a      	ldr	r2, [r3, #20]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006168:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006178:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2220      	movs	r2, #32
 8006184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2220      	movs	r2, #32
 800618c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b08a      	sub	sp, #40	@ 0x28
 80061a4:	af02      	add	r7, sp, #8
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	603b      	str	r3, [r7, #0]
 80061ac:	4613      	mov	r3, r2
 80061ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80061b0:	2300      	movs	r3, #0
 80061b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b20      	cmp	r3, #32
 80061be:	d175      	bne.n	80062ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d002      	beq.n	80061cc <HAL_UART_Transmit+0x2c>
 80061c6:	88fb      	ldrh	r3, [r7, #6]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e06e      	b.n	80062ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2221      	movs	r2, #33	@ 0x21
 80061da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061de:	f7fd fc85 	bl	8003aec <HAL_GetTick>
 80061e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	88fa      	ldrh	r2, [r7, #6]
 80061ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061f8:	d108      	bne.n	800620c <HAL_UART_Transmit+0x6c>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d104      	bne.n	800620c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006202:	2300      	movs	r3, #0
 8006204:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	61bb      	str	r3, [r7, #24]
 800620a:	e003      	b.n	8006214 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006210:	2300      	movs	r3, #0
 8006212:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006214:	e02e      	b.n	8006274 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	2200      	movs	r2, #0
 800621e:	2180      	movs	r1, #128	@ 0x80
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f000 f848 	bl	80062b6 <UART_WaitOnFlagUntilTimeout>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d005      	beq.n	8006238 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2220      	movs	r2, #32
 8006230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e03a      	b.n	80062ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10b      	bne.n	8006256 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	881b      	ldrh	r3, [r3, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800624c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	3302      	adds	r3, #2
 8006252:	61bb      	str	r3, [r7, #24]
 8006254:	e007      	b.n	8006266 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	781a      	ldrb	r2, [r3, #0]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	3301      	adds	r3, #1
 8006264:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800626a:	b29b      	uxth	r3, r3
 800626c:	3b01      	subs	r3, #1
 800626e:	b29a      	uxth	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006278:	b29b      	uxth	r3, r3
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1cb      	bne.n	8006216 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	9300      	str	r3, [sp, #0]
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	2200      	movs	r2, #0
 8006286:	2140      	movs	r1, #64	@ 0x40
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f814 	bl	80062b6 <UART_WaitOnFlagUntilTimeout>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d005      	beq.n	80062a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2220      	movs	r2, #32
 8006298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	e006      	b.n	80062ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80062a8:	2300      	movs	r3, #0
 80062aa:	e000      	b.n	80062ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80062ac:	2302      	movs	r3, #2
  }
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3720      	adds	r7, #32
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b086      	sub	sp, #24
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	603b      	str	r3, [r7, #0]
 80062c2:	4613      	mov	r3, r2
 80062c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062c6:	e03b      	b.n	8006340 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ce:	d037      	beq.n	8006340 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062d0:	f7fd fc0c 	bl	8003aec <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	6a3a      	ldr	r2, [r7, #32]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d302      	bcc.n	80062e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e03a      	b.n	8006360 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	f003 0304 	and.w	r3, r3, #4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d023      	beq.n	8006340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	2b80      	cmp	r3, #128	@ 0x80
 80062fc:	d020      	beq.n	8006340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	2b40      	cmp	r3, #64	@ 0x40
 8006302:	d01d      	beq.n	8006340 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0308 	and.w	r3, r3, #8
 800630e:	2b08      	cmp	r3, #8
 8006310:	d116      	bne.n	8006340 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006312:	2300      	movs	r3, #0
 8006314:	617b      	str	r3, [r7, #20]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	617b      	str	r3, [r7, #20]
 8006326:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 f81d 	bl	8006368 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2208      	movs	r2, #8
 8006332:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e00f      	b.n	8006360 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	4013      	ands	r3, r2
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	429a      	cmp	r2, r3
 800634e:	bf0c      	ite	eq
 8006350:	2301      	moveq	r3, #1
 8006352:	2300      	movne	r3, #0
 8006354:	b2db      	uxtb	r3, r3
 8006356:	461a      	mov	r2, r3
 8006358:	79fb      	ldrb	r3, [r7, #7]
 800635a:	429a      	cmp	r2, r3
 800635c:	d0b4      	beq.n	80062c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800635e:	2300      	movs	r3, #0
}
 8006360:	4618      	mov	r0, r3
 8006362:	3718      	adds	r7, #24
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006368:	b480      	push	{r7}
 800636a:	b095      	sub	sp, #84	@ 0x54
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	330c      	adds	r3, #12
 8006376:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800637a:	e853 3f00 	ldrex	r3, [r3]
 800637e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006382:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006386:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	330c      	adds	r3, #12
 800638e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006390:	643a      	str	r2, [r7, #64]	@ 0x40
 8006392:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006394:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006396:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006398:	e841 2300 	strex	r3, r2, [r1]
 800639c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800639e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1e5      	bne.n	8006370 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	3314      	adds	r3, #20
 80063aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	f023 0301 	bic.w	r3, r3, #1
 80063ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	3314      	adds	r3, #20
 80063c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063cc:	e841 2300 	strex	r3, r2, [r1]
 80063d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1e5      	bne.n	80063a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d119      	bne.n	8006414 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	330c      	adds	r3, #12
 80063e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	e853 3f00 	ldrex	r3, [r3]
 80063ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	f023 0310 	bic.w	r3, r3, #16
 80063f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	330c      	adds	r3, #12
 80063fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006400:	61ba      	str	r2, [r7, #24]
 8006402:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006404:	6979      	ldr	r1, [r7, #20]
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	e841 2300 	strex	r3, r2, [r1]
 800640c:	613b      	str	r3, [r7, #16]
   return(result);
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1e5      	bne.n	80063e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2220      	movs	r2, #32
 8006418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006422:	bf00      	nop
 8006424:	3754      	adds	r7, #84	@ 0x54
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
	...

08006430 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006434:	b0c0      	sub	sp, #256	@ 0x100
 8006436:	af00      	add	r7, sp, #0
 8006438:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800643c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	691b      	ldr	r3, [r3, #16]
 8006444:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644c:	68d9      	ldr	r1, [r3, #12]
 800644e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	ea40 0301 	orr.w	r3, r0, r1
 8006458:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800645a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800645e:	689a      	ldr	r2, [r3, #8]
 8006460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	431a      	orrs	r2, r3
 8006468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	431a      	orrs	r2, r3
 8006470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006474:	69db      	ldr	r3, [r3, #28]
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800647c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006488:	f021 010c 	bic.w	r1, r1, #12
 800648c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006496:	430b      	orrs	r3, r1
 8006498:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800649a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	695b      	ldr	r3, [r3, #20]
 80064a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80064a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064aa:	6999      	ldr	r1, [r3, #24]
 80064ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	ea40 0301 	orr.w	r3, r0, r1
 80064b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80064b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	4b8f      	ldr	r3, [pc, #572]	@ (80066fc <UART_SetConfig+0x2cc>)
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d005      	beq.n	80064d0 <UART_SetConfig+0xa0>
 80064c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006700 <UART_SetConfig+0x2d0>)
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d104      	bne.n	80064da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80064d0:	f7fe ff10 	bl	80052f4 <HAL_RCC_GetPCLK2Freq>
 80064d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80064d8:	e003      	b.n	80064e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80064da:	f7fe fef7 	bl	80052cc <HAL_RCC_GetPCLK1Freq>
 80064de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e6:	69db      	ldr	r3, [r3, #28]
 80064e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064ec:	f040 810c 	bne.w	8006708 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80064f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064f4:	2200      	movs	r2, #0
 80064f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80064fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80064fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006502:	4622      	mov	r2, r4
 8006504:	462b      	mov	r3, r5
 8006506:	1891      	adds	r1, r2, r2
 8006508:	65b9      	str	r1, [r7, #88]	@ 0x58
 800650a:	415b      	adcs	r3, r3
 800650c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800650e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006512:	4621      	mov	r1, r4
 8006514:	eb12 0801 	adds.w	r8, r2, r1
 8006518:	4629      	mov	r1, r5
 800651a:	eb43 0901 	adc.w	r9, r3, r1
 800651e:	f04f 0200 	mov.w	r2, #0
 8006522:	f04f 0300 	mov.w	r3, #0
 8006526:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800652a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800652e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006532:	4690      	mov	r8, r2
 8006534:	4699      	mov	r9, r3
 8006536:	4623      	mov	r3, r4
 8006538:	eb18 0303 	adds.w	r3, r8, r3
 800653c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006540:	462b      	mov	r3, r5
 8006542:	eb49 0303 	adc.w	r3, r9, r3
 8006546:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800654a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006556:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800655a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800655e:	460b      	mov	r3, r1
 8006560:	18db      	adds	r3, r3, r3
 8006562:	653b      	str	r3, [r7, #80]	@ 0x50
 8006564:	4613      	mov	r3, r2
 8006566:	eb42 0303 	adc.w	r3, r2, r3
 800656a:	657b      	str	r3, [r7, #84]	@ 0x54
 800656c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006570:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006574:	f7f9 fe94 	bl	80002a0 <__aeabi_uldivmod>
 8006578:	4602      	mov	r2, r0
 800657a:	460b      	mov	r3, r1
 800657c:	4b61      	ldr	r3, [pc, #388]	@ (8006704 <UART_SetConfig+0x2d4>)
 800657e:	fba3 2302 	umull	r2, r3, r3, r2
 8006582:	095b      	lsrs	r3, r3, #5
 8006584:	011c      	lsls	r4, r3, #4
 8006586:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800658a:	2200      	movs	r2, #0
 800658c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006590:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006594:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006598:	4642      	mov	r2, r8
 800659a:	464b      	mov	r3, r9
 800659c:	1891      	adds	r1, r2, r2
 800659e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80065a0:	415b      	adcs	r3, r3
 80065a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80065a8:	4641      	mov	r1, r8
 80065aa:	eb12 0a01 	adds.w	sl, r2, r1
 80065ae:	4649      	mov	r1, r9
 80065b0:	eb43 0b01 	adc.w	fp, r3, r1
 80065b4:	f04f 0200 	mov.w	r2, #0
 80065b8:	f04f 0300 	mov.w	r3, #0
 80065bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80065c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80065c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065c8:	4692      	mov	sl, r2
 80065ca:	469b      	mov	fp, r3
 80065cc:	4643      	mov	r3, r8
 80065ce:	eb1a 0303 	adds.w	r3, sl, r3
 80065d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80065d6:	464b      	mov	r3, r9
 80065d8:	eb4b 0303 	adc.w	r3, fp, r3
 80065dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80065e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80065f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80065f4:	460b      	mov	r3, r1
 80065f6:	18db      	adds	r3, r3, r3
 80065f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80065fa:	4613      	mov	r3, r2
 80065fc:	eb42 0303 	adc.w	r3, r2, r3
 8006600:	647b      	str	r3, [r7, #68]	@ 0x44
 8006602:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006606:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800660a:	f7f9 fe49 	bl	80002a0 <__aeabi_uldivmod>
 800660e:	4602      	mov	r2, r0
 8006610:	460b      	mov	r3, r1
 8006612:	4611      	mov	r1, r2
 8006614:	4b3b      	ldr	r3, [pc, #236]	@ (8006704 <UART_SetConfig+0x2d4>)
 8006616:	fba3 2301 	umull	r2, r3, r3, r1
 800661a:	095b      	lsrs	r3, r3, #5
 800661c:	2264      	movs	r2, #100	@ 0x64
 800661e:	fb02 f303 	mul.w	r3, r2, r3
 8006622:	1acb      	subs	r3, r1, r3
 8006624:	00db      	lsls	r3, r3, #3
 8006626:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800662a:	4b36      	ldr	r3, [pc, #216]	@ (8006704 <UART_SetConfig+0x2d4>)
 800662c:	fba3 2302 	umull	r2, r3, r3, r2
 8006630:	095b      	lsrs	r3, r3, #5
 8006632:	005b      	lsls	r3, r3, #1
 8006634:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006638:	441c      	add	r4, r3
 800663a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800663e:	2200      	movs	r2, #0
 8006640:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006644:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006648:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800664c:	4642      	mov	r2, r8
 800664e:	464b      	mov	r3, r9
 8006650:	1891      	adds	r1, r2, r2
 8006652:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006654:	415b      	adcs	r3, r3
 8006656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006658:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800665c:	4641      	mov	r1, r8
 800665e:	1851      	adds	r1, r2, r1
 8006660:	6339      	str	r1, [r7, #48]	@ 0x30
 8006662:	4649      	mov	r1, r9
 8006664:	414b      	adcs	r3, r1
 8006666:	637b      	str	r3, [r7, #52]	@ 0x34
 8006668:	f04f 0200 	mov.w	r2, #0
 800666c:	f04f 0300 	mov.w	r3, #0
 8006670:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006674:	4659      	mov	r1, fp
 8006676:	00cb      	lsls	r3, r1, #3
 8006678:	4651      	mov	r1, sl
 800667a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800667e:	4651      	mov	r1, sl
 8006680:	00ca      	lsls	r2, r1, #3
 8006682:	4610      	mov	r0, r2
 8006684:	4619      	mov	r1, r3
 8006686:	4603      	mov	r3, r0
 8006688:	4642      	mov	r2, r8
 800668a:	189b      	adds	r3, r3, r2
 800668c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006690:	464b      	mov	r3, r9
 8006692:	460a      	mov	r2, r1
 8006694:	eb42 0303 	adc.w	r3, r2, r3
 8006698:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800669c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80066ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80066b0:	460b      	mov	r3, r1
 80066b2:	18db      	adds	r3, r3, r3
 80066b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066b6:	4613      	mov	r3, r2
 80066b8:	eb42 0303 	adc.w	r3, r2, r3
 80066bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80066c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80066c6:	f7f9 fdeb 	bl	80002a0 <__aeabi_uldivmod>
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006704 <UART_SetConfig+0x2d4>)
 80066d0:	fba3 1302 	umull	r1, r3, r3, r2
 80066d4:	095b      	lsrs	r3, r3, #5
 80066d6:	2164      	movs	r1, #100	@ 0x64
 80066d8:	fb01 f303 	mul.w	r3, r1, r3
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	00db      	lsls	r3, r3, #3
 80066e0:	3332      	adds	r3, #50	@ 0x32
 80066e2:	4a08      	ldr	r2, [pc, #32]	@ (8006704 <UART_SetConfig+0x2d4>)
 80066e4:	fba2 2303 	umull	r2, r3, r2, r3
 80066e8:	095b      	lsrs	r3, r3, #5
 80066ea:	f003 0207 	and.w	r2, r3, #7
 80066ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4422      	add	r2, r4
 80066f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80066f8:	e106      	b.n	8006908 <UART_SetConfig+0x4d8>
 80066fa:	bf00      	nop
 80066fc:	40011000 	.word	0x40011000
 8006700:	40011400 	.word	0x40011400
 8006704:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006708:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800670c:	2200      	movs	r2, #0
 800670e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006712:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006716:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800671a:	4642      	mov	r2, r8
 800671c:	464b      	mov	r3, r9
 800671e:	1891      	adds	r1, r2, r2
 8006720:	6239      	str	r1, [r7, #32]
 8006722:	415b      	adcs	r3, r3
 8006724:	627b      	str	r3, [r7, #36]	@ 0x24
 8006726:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800672a:	4641      	mov	r1, r8
 800672c:	1854      	adds	r4, r2, r1
 800672e:	4649      	mov	r1, r9
 8006730:	eb43 0501 	adc.w	r5, r3, r1
 8006734:	f04f 0200 	mov.w	r2, #0
 8006738:	f04f 0300 	mov.w	r3, #0
 800673c:	00eb      	lsls	r3, r5, #3
 800673e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006742:	00e2      	lsls	r2, r4, #3
 8006744:	4614      	mov	r4, r2
 8006746:	461d      	mov	r5, r3
 8006748:	4643      	mov	r3, r8
 800674a:	18e3      	adds	r3, r4, r3
 800674c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006750:	464b      	mov	r3, r9
 8006752:	eb45 0303 	adc.w	r3, r5, r3
 8006756:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800675a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006766:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800676a:	f04f 0200 	mov.w	r2, #0
 800676e:	f04f 0300 	mov.w	r3, #0
 8006772:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006776:	4629      	mov	r1, r5
 8006778:	008b      	lsls	r3, r1, #2
 800677a:	4621      	mov	r1, r4
 800677c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006780:	4621      	mov	r1, r4
 8006782:	008a      	lsls	r2, r1, #2
 8006784:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006788:	f7f9 fd8a 	bl	80002a0 <__aeabi_uldivmod>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4b60      	ldr	r3, [pc, #384]	@ (8006914 <UART_SetConfig+0x4e4>)
 8006792:	fba3 2302 	umull	r2, r3, r3, r2
 8006796:	095b      	lsrs	r3, r3, #5
 8006798:	011c      	lsls	r4, r3, #4
 800679a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800679e:	2200      	movs	r2, #0
 80067a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80067a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80067ac:	4642      	mov	r2, r8
 80067ae:	464b      	mov	r3, r9
 80067b0:	1891      	adds	r1, r2, r2
 80067b2:	61b9      	str	r1, [r7, #24]
 80067b4:	415b      	adcs	r3, r3
 80067b6:	61fb      	str	r3, [r7, #28]
 80067b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067bc:	4641      	mov	r1, r8
 80067be:	1851      	adds	r1, r2, r1
 80067c0:	6139      	str	r1, [r7, #16]
 80067c2:	4649      	mov	r1, r9
 80067c4:	414b      	adcs	r3, r1
 80067c6:	617b      	str	r3, [r7, #20]
 80067c8:	f04f 0200 	mov.w	r2, #0
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067d4:	4659      	mov	r1, fp
 80067d6:	00cb      	lsls	r3, r1, #3
 80067d8:	4651      	mov	r1, sl
 80067da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067de:	4651      	mov	r1, sl
 80067e0:	00ca      	lsls	r2, r1, #3
 80067e2:	4610      	mov	r0, r2
 80067e4:	4619      	mov	r1, r3
 80067e6:	4603      	mov	r3, r0
 80067e8:	4642      	mov	r2, r8
 80067ea:	189b      	adds	r3, r3, r2
 80067ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80067f0:	464b      	mov	r3, r9
 80067f2:	460a      	mov	r2, r1
 80067f4:	eb42 0303 	adc.w	r3, r2, r3
 80067f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006806:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006808:	f04f 0200 	mov.w	r2, #0
 800680c:	f04f 0300 	mov.w	r3, #0
 8006810:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006814:	4649      	mov	r1, r9
 8006816:	008b      	lsls	r3, r1, #2
 8006818:	4641      	mov	r1, r8
 800681a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800681e:	4641      	mov	r1, r8
 8006820:	008a      	lsls	r2, r1, #2
 8006822:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006826:	f7f9 fd3b 	bl	80002a0 <__aeabi_uldivmod>
 800682a:	4602      	mov	r2, r0
 800682c:	460b      	mov	r3, r1
 800682e:	4611      	mov	r1, r2
 8006830:	4b38      	ldr	r3, [pc, #224]	@ (8006914 <UART_SetConfig+0x4e4>)
 8006832:	fba3 2301 	umull	r2, r3, r3, r1
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	2264      	movs	r2, #100	@ 0x64
 800683a:	fb02 f303 	mul.w	r3, r2, r3
 800683e:	1acb      	subs	r3, r1, r3
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	3332      	adds	r3, #50	@ 0x32
 8006844:	4a33      	ldr	r2, [pc, #204]	@ (8006914 <UART_SetConfig+0x4e4>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006850:	441c      	add	r4, r3
 8006852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006856:	2200      	movs	r2, #0
 8006858:	673b      	str	r3, [r7, #112]	@ 0x70
 800685a:	677a      	str	r2, [r7, #116]	@ 0x74
 800685c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006860:	4642      	mov	r2, r8
 8006862:	464b      	mov	r3, r9
 8006864:	1891      	adds	r1, r2, r2
 8006866:	60b9      	str	r1, [r7, #8]
 8006868:	415b      	adcs	r3, r3
 800686a:	60fb      	str	r3, [r7, #12]
 800686c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006870:	4641      	mov	r1, r8
 8006872:	1851      	adds	r1, r2, r1
 8006874:	6039      	str	r1, [r7, #0]
 8006876:	4649      	mov	r1, r9
 8006878:	414b      	adcs	r3, r1
 800687a:	607b      	str	r3, [r7, #4]
 800687c:	f04f 0200 	mov.w	r2, #0
 8006880:	f04f 0300 	mov.w	r3, #0
 8006884:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006888:	4659      	mov	r1, fp
 800688a:	00cb      	lsls	r3, r1, #3
 800688c:	4651      	mov	r1, sl
 800688e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006892:	4651      	mov	r1, sl
 8006894:	00ca      	lsls	r2, r1, #3
 8006896:	4610      	mov	r0, r2
 8006898:	4619      	mov	r1, r3
 800689a:	4603      	mov	r3, r0
 800689c:	4642      	mov	r2, r8
 800689e:	189b      	adds	r3, r3, r2
 80068a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068a2:	464b      	mov	r3, r9
 80068a4:	460a      	mov	r2, r1
 80068a6:	eb42 0303 	adc.w	r3, r2, r3
 80068aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80068b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80068b8:	f04f 0200 	mov.w	r2, #0
 80068bc:	f04f 0300 	mov.w	r3, #0
 80068c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80068c4:	4649      	mov	r1, r9
 80068c6:	008b      	lsls	r3, r1, #2
 80068c8:	4641      	mov	r1, r8
 80068ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068ce:	4641      	mov	r1, r8
 80068d0:	008a      	lsls	r2, r1, #2
 80068d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80068d6:	f7f9 fce3 	bl	80002a0 <__aeabi_uldivmod>
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	4b0d      	ldr	r3, [pc, #52]	@ (8006914 <UART_SetConfig+0x4e4>)
 80068e0:	fba3 1302 	umull	r1, r3, r3, r2
 80068e4:	095b      	lsrs	r3, r3, #5
 80068e6:	2164      	movs	r1, #100	@ 0x64
 80068e8:	fb01 f303 	mul.w	r3, r1, r3
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	011b      	lsls	r3, r3, #4
 80068f0:	3332      	adds	r3, #50	@ 0x32
 80068f2:	4a08      	ldr	r2, [pc, #32]	@ (8006914 <UART_SetConfig+0x4e4>)
 80068f4:	fba2 2303 	umull	r2, r3, r2, r3
 80068f8:	095b      	lsrs	r3, r3, #5
 80068fa:	f003 020f 	and.w	r2, r3, #15
 80068fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4422      	add	r2, r4
 8006906:	609a      	str	r2, [r3, #8]
}
 8006908:	bf00      	nop
 800690a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800690e:	46bd      	mov	sp, r7
 8006910:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006914:	51eb851f 	.word	0x51eb851f

08006918 <__NVIC_SetPriority>:
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	4603      	mov	r3, r0
 8006920:	6039      	str	r1, [r7, #0]
 8006922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006928:	2b00      	cmp	r3, #0
 800692a:	db0a      	blt.n	8006942 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	b2da      	uxtb	r2, r3
 8006930:	490c      	ldr	r1, [pc, #48]	@ (8006964 <__NVIC_SetPriority+0x4c>)
 8006932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006936:	0112      	lsls	r2, r2, #4
 8006938:	b2d2      	uxtb	r2, r2
 800693a:	440b      	add	r3, r1
 800693c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006940:	e00a      	b.n	8006958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	b2da      	uxtb	r2, r3
 8006946:	4908      	ldr	r1, [pc, #32]	@ (8006968 <__NVIC_SetPriority+0x50>)
 8006948:	79fb      	ldrb	r3, [r7, #7]
 800694a:	f003 030f 	and.w	r3, r3, #15
 800694e:	3b04      	subs	r3, #4
 8006950:	0112      	lsls	r2, r2, #4
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	440b      	add	r3, r1
 8006956:	761a      	strb	r2, [r3, #24]
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr
 8006964:	e000e100 	.word	0xe000e100
 8006968:	e000ed00 	.word	0xe000ed00

0800696c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800696c:	b580      	push	{r7, lr}
 800696e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006970:	4b05      	ldr	r3, [pc, #20]	@ (8006988 <SysTick_Handler+0x1c>)
 8006972:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006974:	f001 fe0e 	bl	8008594 <xTaskGetSchedulerState>
 8006978:	4603      	mov	r3, r0
 800697a:	2b01      	cmp	r3, #1
 800697c:	d001      	beq.n	8006982 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800697e:	f002 fc03 	bl	8009188 <xPortSysTickHandler>
  }
}
 8006982:	bf00      	nop
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	e000e010 	.word	0xe000e010

0800698c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800698c:	b580      	push	{r7, lr}
 800698e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006990:	2100      	movs	r1, #0
 8006992:	f06f 0004 	mvn.w	r0, #4
 8006996:	f7ff ffbf 	bl	8006918 <__NVIC_SetPriority>
#endif
}
 800699a:	bf00      	nop
 800699c:	bd80      	pop	{r7, pc}
	...

080069a0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069a6:	f3ef 8305 	mrs	r3, IPSR
 80069aa:	603b      	str	r3, [r7, #0]
  return(result);
 80069ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d003      	beq.n	80069ba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80069b2:	f06f 0305 	mvn.w	r3, #5
 80069b6:	607b      	str	r3, [r7, #4]
 80069b8:	e00c      	b.n	80069d4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80069ba:	4b0a      	ldr	r3, [pc, #40]	@ (80069e4 <osKernelInitialize+0x44>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d105      	bne.n	80069ce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80069c2:	4b08      	ldr	r3, [pc, #32]	@ (80069e4 <osKernelInitialize+0x44>)
 80069c4:	2201      	movs	r2, #1
 80069c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80069c8:	2300      	movs	r3, #0
 80069ca:	607b      	str	r3, [r7, #4]
 80069cc:	e002      	b.n	80069d4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80069ce:	f04f 33ff 	mov.w	r3, #4294967295
 80069d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80069d4:	687b      	ldr	r3, [r7, #4]
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	370c      	adds	r7, #12
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	2000825c 	.word	0x2000825c

080069e8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069ee:	f3ef 8305 	mrs	r3, IPSR
 80069f2:	603b      	str	r3, [r7, #0]
  return(result);
 80069f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <osKernelStart+0x1a>
    stat = osErrorISR;
 80069fa:	f06f 0305 	mvn.w	r3, #5
 80069fe:	607b      	str	r3, [r7, #4]
 8006a00:	e010      	b.n	8006a24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006a02:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <osKernelStart+0x48>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d109      	bne.n	8006a1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006a0a:	f7ff ffbf 	bl	800698c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006a0e:	4b08      	ldr	r3, [pc, #32]	@ (8006a30 <osKernelStart+0x48>)
 8006a10:	2202      	movs	r2, #2
 8006a12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006a14:	f001 f95a 	bl	8007ccc <vTaskStartScheduler>
      stat = osOK;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	607b      	str	r3, [r7, #4]
 8006a1c:	e002      	b.n	8006a24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a24:	687b      	ldr	r3, [r7, #4]
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3708      	adds	r7, #8
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	2000825c 	.word	0x2000825c

08006a34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b08e      	sub	sp, #56	@ 0x38
 8006a38:	af04      	add	r7, sp, #16
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006a40:	2300      	movs	r3, #0
 8006a42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a44:	f3ef 8305 	mrs	r3, IPSR
 8006a48:	617b      	str	r3, [r7, #20]
  return(result);
 8006a4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d17e      	bne.n	8006b4e <osThreadNew+0x11a>
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d07b      	beq.n	8006b4e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006a56:	2380      	movs	r3, #128	@ 0x80
 8006a58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006a5a:	2318      	movs	r3, #24
 8006a5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006a62:	f04f 33ff 	mov.w	r3, #4294967295
 8006a66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d045      	beq.n	8006afa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d002      	beq.n	8006a7c <osThreadNew+0x48>
        name = attr->name;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d002      	beq.n	8006a8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d008      	beq.n	8006aa2 <osThreadNew+0x6e>
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	2b38      	cmp	r3, #56	@ 0x38
 8006a94:	d805      	bhi.n	8006aa2 <osThreadNew+0x6e>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f003 0301 	and.w	r3, r3, #1
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <osThreadNew+0x72>
        return (NULL);
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	e054      	b.n	8006b50 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d003      	beq.n	8006ab6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	089b      	lsrs	r3, r3, #2
 8006ab4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d00e      	beq.n	8006adc <osThreadNew+0xa8>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	2ba7      	cmp	r3, #167	@ 0xa7
 8006ac4:	d90a      	bls.n	8006adc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d006      	beq.n	8006adc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d002      	beq.n	8006adc <osThreadNew+0xa8>
        mem = 1;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	61bb      	str	r3, [r7, #24]
 8006ada:	e010      	b.n	8006afe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d10c      	bne.n	8006afe <osThreadNew+0xca>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d108      	bne.n	8006afe <osThreadNew+0xca>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	691b      	ldr	r3, [r3, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d104      	bne.n	8006afe <osThreadNew+0xca>
          mem = 0;
 8006af4:	2300      	movs	r3, #0
 8006af6:	61bb      	str	r3, [r7, #24]
 8006af8:	e001      	b.n	8006afe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006afa:	2300      	movs	r3, #0
 8006afc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d110      	bne.n	8006b26 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b0c:	9202      	str	r2, [sp, #8]
 8006b0e:	9301      	str	r3, [sp, #4]
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	9300      	str	r3, [sp, #0]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	6a3a      	ldr	r2, [r7, #32]
 8006b18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f000 fe44 	bl	80077a8 <xTaskCreateStatic>
 8006b20:	4603      	mov	r3, r0
 8006b22:	613b      	str	r3, [r7, #16]
 8006b24:	e013      	b.n	8006b4e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d110      	bne.n	8006b4e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006b2c:	6a3b      	ldr	r3, [r7, #32]
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	f107 0310 	add.w	r3, r7, #16
 8006b34:	9301      	str	r3, [sp, #4]
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	9300      	str	r3, [sp, #0]
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 fe92 	bl	8007868 <xTaskCreate>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d001      	beq.n	8006b4e <osThreadNew+0x11a>
            hTask = NULL;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006b4e:	693b      	ldr	r3, [r7, #16]
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3728      	adds	r7, #40	@ 0x28
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b086      	sub	sp, #24
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b66:	f3ef 8305 	mrs	r3, IPSR
 8006b6a:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <osThreadSetPriority+0x22>
    stat = osErrorISR;
 8006b72:	f06f 0305 	mvn.w	r3, #5
 8006b76:	617b      	str	r3, [r7, #20]
 8006b78:	e013      	b.n	8006ba2 <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d005      	beq.n	8006b8c <osThreadSetPriority+0x34>
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	dd02      	ble.n	8006b8c <osThreadSetPriority+0x34>
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	2b38      	cmp	r3, #56	@ 0x38
 8006b8a:	dd03      	ble.n	8006b94 <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 8006b8c:	f06f 0303 	mvn.w	r3, #3
 8006b90:	617b      	str	r3, [r7, #20]
 8006b92:	e006      	b.n	8006ba2 <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	6938      	ldr	r0, [r7, #16]
 8006b9e:	f000 fff7 	bl	8007b90 <vTaskPrioritySet>
  }

  return (stat);
 8006ba2:	697b      	ldr	r3, [r7, #20]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3718      	adds	r7, #24
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bb4:	f3ef 8305 	mrs	r3, IPSR
 8006bb8:	60bb      	str	r3, [r7, #8]
  return(result);
 8006bba:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d003      	beq.n	8006bc8 <osDelay+0x1c>
    stat = osErrorISR;
 8006bc0:	f06f 0305 	mvn.w	r3, #5
 8006bc4:	60fb      	str	r3, [r7, #12]
 8006bc6:	e007      	b.n	8006bd8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d002      	beq.n	8006bd8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 ffa6 	bl	8007b24 <vTaskDelay>
    }
  }

  return (stat);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
	...

08006be4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006be4:	b480      	push	{r7}
 8006be6:	b085      	sub	sp, #20
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	4a07      	ldr	r2, [pc, #28]	@ (8006c10 <vApplicationGetIdleTaskMemory+0x2c>)
 8006bf4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	4a06      	ldr	r2, [pc, #24]	@ (8006c14 <vApplicationGetIdleTaskMemory+0x30>)
 8006bfa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2280      	movs	r2, #128	@ 0x80
 8006c00:	601a      	str	r2, [r3, #0]
}
 8006c02:	bf00      	nop
 8006c04:	3714      	adds	r7, #20
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	20008260 	.word	0x20008260
 8006c14:	20008308 	.word	0x20008308

08006c18 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	4a07      	ldr	r2, [pc, #28]	@ (8006c44 <vApplicationGetTimerTaskMemory+0x2c>)
 8006c28:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	4a06      	ldr	r2, [pc, #24]	@ (8006c48 <vApplicationGetTimerTaskMemory+0x30>)
 8006c2e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c36:	601a      	str	r2, [r3, #0]
}
 8006c38:	bf00      	nop
 8006c3a:	3714      	adds	r7, #20
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	20008508 	.word	0x20008508
 8006c48:	200085b0 	.word	0x200085b0

08006c4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f103 0208 	add.w	r2, r3, #8
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f04f 32ff 	mov.w	r2, #4294967295
 8006c64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f103 0208 	add.w	r2, r3, #8
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f103 0208 	add.w	r2, r3, #8
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006c80:	bf00      	nop
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006c9a:	bf00      	nop
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b085      	sub	sp, #20
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
 8006cae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	683a      	ldr	r2, [r7, #0]
 8006cca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	1c5a      	adds	r2, r3, #1
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	601a      	str	r2, [r3, #0]
}
 8006ce2:	bf00      	nop
 8006ce4:	3714      	adds	r7, #20
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr

08006cee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cee:	b480      	push	{r7}
 8006cf0:	b085      	sub	sp, #20
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
 8006cf6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d04:	d103      	bne.n	8006d0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	60fb      	str	r3, [r7, #12]
 8006d0c:	e00c      	b.n	8006d28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	3308      	adds	r3, #8
 8006d12:	60fb      	str	r3, [r7, #12]
 8006d14:	e002      	b.n	8006d1c <vListInsert+0x2e>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d2f6      	bcs.n	8006d16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	685a      	ldr	r2, [r3, #4]
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	683a      	ldr	r2, [r7, #0]
 8006d36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	683a      	ldr	r2, [r7, #0]
 8006d42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	1c5a      	adds	r2, r3, #1
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	601a      	str	r2, [r3, #0]
}
 8006d54:	bf00      	nop
 8006d56:	3714      	adds	r7, #20
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	691b      	ldr	r3, [r3, #16]
 8006d6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	6892      	ldr	r2, [r2, #8]
 8006d76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	6852      	ldr	r2, [r2, #4]
 8006d80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d103      	bne.n	8006d94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	689a      	ldr	r2, [r3, #8]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	1e5a      	subs	r2, r3, #1
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d10b      	bne.n	8006de0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dcc:	f383 8811 	msr	BASEPRI, r3
 8006dd0:	f3bf 8f6f 	isb	sy
 8006dd4:	f3bf 8f4f 	dsb	sy
 8006dd8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006dda:	bf00      	nop
 8006ddc:	bf00      	nop
 8006dde:	e7fd      	b.n	8006ddc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006de0:	f002 f942 	bl	8009068 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dec:	68f9      	ldr	r1, [r7, #12]
 8006dee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006df0:	fb01 f303 	mul.w	r3, r1, r3
 8006df4:	441a      	add	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e10:	3b01      	subs	r3, #1
 8006e12:	68f9      	ldr	r1, [r7, #12]
 8006e14:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006e16:	fb01 f303 	mul.w	r3, r1, r3
 8006e1a:	441a      	add	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	22ff      	movs	r2, #255	@ 0xff
 8006e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	22ff      	movs	r2, #255	@ 0xff
 8006e2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d114      	bne.n	8006e60 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d01a      	beq.n	8006e74 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3310      	adds	r3, #16
 8006e42:	4618      	mov	r0, r3
 8006e44:	f001 f9e0 	bl	8008208 <xTaskRemoveFromEventList>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d012      	beq.n	8006e74 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e84 <xQueueGenericReset+0xd0>)
 8006e50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e54:	601a      	str	r2, [r3, #0]
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	f3bf 8f6f 	isb	sy
 8006e5e:	e009      	b.n	8006e74 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3310      	adds	r3, #16
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7ff fef1 	bl	8006c4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	3324      	adds	r3, #36	@ 0x24
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7ff feec 	bl	8006c4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006e74:	f002 f92a 	bl	80090cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006e78:	2301      	movs	r3, #1
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	e000ed04 	.word	0xe000ed04

08006e88 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b08e      	sub	sp, #56	@ 0x38
 8006e8c:	af02      	add	r7, sp, #8
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
 8006e94:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10b      	bne.n	8006eb4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006eae:	bf00      	nop
 8006eb0:	bf00      	nop
 8006eb2:	e7fd      	b.n	8006eb0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10b      	bne.n	8006ed2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ebe:	f383 8811 	msr	BASEPRI, r3
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	f3bf 8f4f 	dsb	sy
 8006eca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ecc:	bf00      	nop
 8006ece:	bf00      	nop
 8006ed0:	e7fd      	b.n	8006ece <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d002      	beq.n	8006ede <xQueueGenericCreateStatic+0x56>
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d001      	beq.n	8006ee2 <xQueueGenericCreateStatic+0x5a>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e000      	b.n	8006ee4 <xQueueGenericCreateStatic+0x5c>
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10b      	bne.n	8006f00 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eec:	f383 8811 	msr	BASEPRI, r3
 8006ef0:	f3bf 8f6f 	isb	sy
 8006ef4:	f3bf 8f4f 	dsb	sy
 8006ef8:	623b      	str	r3, [r7, #32]
}
 8006efa:	bf00      	nop
 8006efc:	bf00      	nop
 8006efe:	e7fd      	b.n	8006efc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d102      	bne.n	8006f0c <xQueueGenericCreateStatic+0x84>
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d101      	bne.n	8006f10 <xQueueGenericCreateStatic+0x88>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e000      	b.n	8006f12 <xQueueGenericCreateStatic+0x8a>
 8006f10:	2300      	movs	r3, #0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d10b      	bne.n	8006f2e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f1a:	f383 8811 	msr	BASEPRI, r3
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f3bf 8f4f 	dsb	sy
 8006f26:	61fb      	str	r3, [r7, #28]
}
 8006f28:	bf00      	nop
 8006f2a:	bf00      	nop
 8006f2c:	e7fd      	b.n	8006f2a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006f2e:	2350      	movs	r3, #80	@ 0x50
 8006f30:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	2b50      	cmp	r3, #80	@ 0x50
 8006f36:	d00b      	beq.n	8006f50 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	61bb      	str	r3, [r7, #24]
}
 8006f4a:	bf00      	nop
 8006f4c:	bf00      	nop
 8006f4e:	e7fd      	b.n	8006f4c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006f50:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00d      	beq.n	8006f78 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f64:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	68b9      	ldr	r1, [r7, #8]
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 f805 	bl	8006f82 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3730      	adds	r7, #48	@ 0x30
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b084      	sub	sp, #16
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	60f8      	str	r0, [r7, #12]
 8006f8a:	60b9      	str	r1, [r7, #8]
 8006f8c:	607a      	str	r2, [r7, #4]
 8006f8e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d103      	bne.n	8006f9e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	69ba      	ldr	r2, [r7, #24]
 8006f9a:	601a      	str	r2, [r3, #0]
 8006f9c:	e002      	b.n	8006fa4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	69b8      	ldr	r0, [r7, #24]
 8006fb4:	f7ff fefe 	bl	8006db4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	78fa      	ldrb	r2, [r7, #3]
 8006fbc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006fc0:	bf00      	nop
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b08e      	sub	sp, #56	@ 0x38
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
 8006fd4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10b      	bne.n	8006ffc <xQueueGenericSend+0x34>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006ff6:	bf00      	nop
 8006ff8:	bf00      	nop
 8006ffa:	e7fd      	b.n	8006ff8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d103      	bne.n	800700a <xQueueGenericSend+0x42>
 8007002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <xQueueGenericSend+0x46>
 800700a:	2301      	movs	r3, #1
 800700c:	e000      	b.n	8007010 <xQueueGenericSend+0x48>
 800700e:	2300      	movs	r3, #0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10b      	bne.n	800702c <xQueueGenericSend+0x64>
	__asm volatile
 8007014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007018:	f383 8811 	msr	BASEPRI, r3
 800701c:	f3bf 8f6f 	isb	sy
 8007020:	f3bf 8f4f 	dsb	sy
 8007024:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007026:	bf00      	nop
 8007028:	bf00      	nop
 800702a:	e7fd      	b.n	8007028 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	2b02      	cmp	r3, #2
 8007030:	d103      	bne.n	800703a <xQueueGenericSend+0x72>
 8007032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007036:	2b01      	cmp	r3, #1
 8007038:	d101      	bne.n	800703e <xQueueGenericSend+0x76>
 800703a:	2301      	movs	r3, #1
 800703c:	e000      	b.n	8007040 <xQueueGenericSend+0x78>
 800703e:	2300      	movs	r3, #0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10b      	bne.n	800705c <xQueueGenericSend+0x94>
	__asm volatile
 8007044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007048:	f383 8811 	msr	BASEPRI, r3
 800704c:	f3bf 8f6f 	isb	sy
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	623b      	str	r3, [r7, #32]
}
 8007056:	bf00      	nop
 8007058:	bf00      	nop
 800705a:	e7fd      	b.n	8007058 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800705c:	f001 fa9a 	bl	8008594 <xTaskGetSchedulerState>
 8007060:	4603      	mov	r3, r0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d102      	bne.n	800706c <xQueueGenericSend+0xa4>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <xQueueGenericSend+0xa8>
 800706c:	2301      	movs	r3, #1
 800706e:	e000      	b.n	8007072 <xQueueGenericSend+0xaa>
 8007070:	2300      	movs	r3, #0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10b      	bne.n	800708e <xQueueGenericSend+0xc6>
	__asm volatile
 8007076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707a:	f383 8811 	msr	BASEPRI, r3
 800707e:	f3bf 8f6f 	isb	sy
 8007082:	f3bf 8f4f 	dsb	sy
 8007086:	61fb      	str	r3, [r7, #28]
}
 8007088:	bf00      	nop
 800708a:	bf00      	nop
 800708c:	e7fd      	b.n	800708a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800708e:	f001 ffeb 	bl	8009068 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007094:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800709a:	429a      	cmp	r2, r3
 800709c:	d302      	bcc.n	80070a4 <xQueueGenericSend+0xdc>
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d129      	bne.n	80070f8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070a4:	683a      	ldr	r2, [r7, #0]
 80070a6:	68b9      	ldr	r1, [r7, #8]
 80070a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80070aa:	f000 fa0f 	bl	80074cc <prvCopyDataToQueue>
 80070ae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d010      	beq.n	80070da <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ba:	3324      	adds	r3, #36	@ 0x24
 80070bc:	4618      	mov	r0, r3
 80070be:	f001 f8a3 	bl	8008208 <xTaskRemoveFromEventList>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d013      	beq.n	80070f0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80070c8:	4b3f      	ldr	r3, [pc, #252]	@ (80071c8 <xQueueGenericSend+0x200>)
 80070ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070ce:	601a      	str	r2, [r3, #0]
 80070d0:	f3bf 8f4f 	dsb	sy
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	e00a      	b.n	80070f0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80070da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d007      	beq.n	80070f0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80070e0:	4b39      	ldr	r3, [pc, #228]	@ (80071c8 <xQueueGenericSend+0x200>)
 80070e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070e6:	601a      	str	r2, [r3, #0]
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80070f0:	f001 ffec 	bl	80090cc <vPortExitCritical>
				return pdPASS;
 80070f4:	2301      	movs	r3, #1
 80070f6:	e063      	b.n	80071c0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d103      	bne.n	8007106 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070fe:	f001 ffe5 	bl	80090cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007102:	2300      	movs	r3, #0
 8007104:	e05c      	b.n	80071c0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007108:	2b00      	cmp	r3, #0
 800710a:	d106      	bne.n	800711a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800710c:	f107 0314 	add.w	r3, r7, #20
 8007110:	4618      	mov	r0, r3
 8007112:	f001 f8dd 	bl	80082d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007116:	2301      	movs	r3, #1
 8007118:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800711a:	f001 ffd7 	bl	80090cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800711e:	f000 fe45 	bl	8007dac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007122:	f001 ffa1 	bl	8009068 <vPortEnterCritical>
 8007126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007128:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800712c:	b25b      	sxtb	r3, r3
 800712e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007132:	d103      	bne.n	800713c <xQueueGenericSend+0x174>
 8007134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800713c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007142:	b25b      	sxtb	r3, r3
 8007144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007148:	d103      	bne.n	8007152 <xQueueGenericSend+0x18a>
 800714a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714c:	2200      	movs	r2, #0
 800714e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007152:	f001 ffbb 	bl	80090cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007156:	1d3a      	adds	r2, r7, #4
 8007158:	f107 0314 	add.w	r3, r7, #20
 800715c:	4611      	mov	r1, r2
 800715e:	4618      	mov	r0, r3
 8007160:	f001 f8cc 	bl	80082fc <xTaskCheckForTimeOut>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d124      	bne.n	80071b4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800716a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800716c:	f000 faa6 	bl	80076bc <prvIsQueueFull>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d018      	beq.n	80071a8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007178:	3310      	adds	r3, #16
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	4611      	mov	r1, r2
 800717e:	4618      	mov	r0, r3
 8007180:	f000 fff0 	bl	8008164 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007184:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007186:	f000 fa31 	bl	80075ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800718a:	f000 fe1d 	bl	8007dc8 <xTaskResumeAll>
 800718e:	4603      	mov	r3, r0
 8007190:	2b00      	cmp	r3, #0
 8007192:	f47f af7c 	bne.w	800708e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007196:	4b0c      	ldr	r3, [pc, #48]	@ (80071c8 <xQueueGenericSend+0x200>)
 8007198:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	f3bf 8f4f 	dsb	sy
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	e772      	b.n	800708e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80071a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071aa:	f000 fa1f 	bl	80075ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071ae:	f000 fe0b 	bl	8007dc8 <xTaskResumeAll>
 80071b2:	e76c      	b.n	800708e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80071b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071b6:	f000 fa19 	bl	80075ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071ba:	f000 fe05 	bl	8007dc8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80071be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3738      	adds	r7, #56	@ 0x38
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	e000ed04 	.word	0xe000ed04

080071cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b090      	sub	sp, #64	@ 0x40
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
 80071d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80071de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d10b      	bne.n	80071fc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80071e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e8:	f383 8811 	msr	BASEPRI, r3
 80071ec:	f3bf 8f6f 	isb	sy
 80071f0:	f3bf 8f4f 	dsb	sy
 80071f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80071f6:	bf00      	nop
 80071f8:	bf00      	nop
 80071fa:	e7fd      	b.n	80071f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d103      	bne.n	800720a <xQueueGenericSendFromISR+0x3e>
 8007202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007206:	2b00      	cmp	r3, #0
 8007208:	d101      	bne.n	800720e <xQueueGenericSendFromISR+0x42>
 800720a:	2301      	movs	r3, #1
 800720c:	e000      	b.n	8007210 <xQueueGenericSendFromISR+0x44>
 800720e:	2300      	movs	r3, #0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10b      	bne.n	800722c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007218:	f383 8811 	msr	BASEPRI, r3
 800721c:	f3bf 8f6f 	isb	sy
 8007220:	f3bf 8f4f 	dsb	sy
 8007224:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007226:	bf00      	nop
 8007228:	bf00      	nop
 800722a:	e7fd      	b.n	8007228 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	2b02      	cmp	r3, #2
 8007230:	d103      	bne.n	800723a <xQueueGenericSendFromISR+0x6e>
 8007232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007236:	2b01      	cmp	r3, #1
 8007238:	d101      	bne.n	800723e <xQueueGenericSendFromISR+0x72>
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <xQueueGenericSendFromISR+0x74>
 800723e:	2300      	movs	r3, #0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d10b      	bne.n	800725c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007248:	f383 8811 	msr	BASEPRI, r3
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	623b      	str	r3, [r7, #32]
}
 8007256:	bf00      	nop
 8007258:	bf00      	nop
 800725a:	e7fd      	b.n	8007258 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800725c:	f001 ffe4 	bl	8009228 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007260:	f3ef 8211 	mrs	r2, BASEPRI
 8007264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	61fa      	str	r2, [r7, #28]
 8007276:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007278:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800727a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800727c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800727e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007284:	429a      	cmp	r2, r3
 8007286:	d302      	bcc.n	800728e <xQueueGenericSendFromISR+0xc2>
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	2b02      	cmp	r3, #2
 800728c:	d12f      	bne.n	80072ee <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800728e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007290:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007294:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800729a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	68b9      	ldr	r1, [r7, #8]
 80072a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80072a4:	f000 f912 	bl	80074cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80072a8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80072ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b0:	d112      	bne.n	80072d8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d016      	beq.n	80072e8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072bc:	3324      	adds	r3, #36	@ 0x24
 80072be:	4618      	mov	r0, r3
 80072c0:	f000 ffa2 	bl	8008208 <xTaskRemoveFromEventList>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00e      	beq.n	80072e8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d00b      	beq.n	80072e8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	e007      	b.n	80072e8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80072d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80072dc:	3301      	adds	r3, #1
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	b25a      	sxtb	r2, r3
 80072e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80072e8:	2301      	movs	r3, #1
 80072ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80072ec:	e001      	b.n	80072f2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80072ee:	2300      	movs	r3, #0
 80072f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072f4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80072fc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80072fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007300:	4618      	mov	r0, r3
 8007302:	3740      	adds	r7, #64	@ 0x40
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b08c      	sub	sp, #48	@ 0x30
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007314:	2300      	movs	r3, #0
 8007316:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800731c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731e:	2b00      	cmp	r3, #0
 8007320:	d10b      	bne.n	800733a <xQueueReceive+0x32>
	__asm volatile
 8007322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007326:	f383 8811 	msr	BASEPRI, r3
 800732a:	f3bf 8f6f 	isb	sy
 800732e:	f3bf 8f4f 	dsb	sy
 8007332:	623b      	str	r3, [r7, #32]
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop
 8007338:	e7fd      	b.n	8007336 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d103      	bne.n	8007348 <xQueueReceive+0x40>
 8007340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007344:	2b00      	cmp	r3, #0
 8007346:	d101      	bne.n	800734c <xQueueReceive+0x44>
 8007348:	2301      	movs	r3, #1
 800734a:	e000      	b.n	800734e <xQueueReceive+0x46>
 800734c:	2300      	movs	r3, #0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d10b      	bne.n	800736a <xQueueReceive+0x62>
	__asm volatile
 8007352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007356:	f383 8811 	msr	BASEPRI, r3
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	61fb      	str	r3, [r7, #28]
}
 8007364:	bf00      	nop
 8007366:	bf00      	nop
 8007368:	e7fd      	b.n	8007366 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800736a:	f001 f913 	bl	8008594 <xTaskGetSchedulerState>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d102      	bne.n	800737a <xQueueReceive+0x72>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d101      	bne.n	800737e <xQueueReceive+0x76>
 800737a:	2301      	movs	r3, #1
 800737c:	e000      	b.n	8007380 <xQueueReceive+0x78>
 800737e:	2300      	movs	r3, #0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10b      	bne.n	800739c <xQueueReceive+0x94>
	__asm volatile
 8007384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007388:	f383 8811 	msr	BASEPRI, r3
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f3bf 8f4f 	dsb	sy
 8007394:	61bb      	str	r3, [r7, #24]
}
 8007396:	bf00      	nop
 8007398:	bf00      	nop
 800739a:	e7fd      	b.n	8007398 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800739c:	f001 fe64 	bl	8009068 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d01f      	beq.n	80073ec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80073ac:	68b9      	ldr	r1, [r7, #8]
 80073ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073b0:	f000 f8f6 	bl	80075a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80073b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b6:	1e5a      	subs	r2, r3, #1
 80073b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d00f      	beq.n	80073e4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c6:	3310      	adds	r3, #16
 80073c8:	4618      	mov	r0, r3
 80073ca:	f000 ff1d 	bl	8008208 <xTaskRemoveFromEventList>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d007      	beq.n	80073e4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80073d4:	4b3c      	ldr	r3, [pc, #240]	@ (80074c8 <xQueueReceive+0x1c0>)
 80073d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073da:	601a      	str	r2, [r3, #0]
 80073dc:	f3bf 8f4f 	dsb	sy
 80073e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80073e4:	f001 fe72 	bl	80090cc <vPortExitCritical>
				return pdPASS;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e069      	b.n	80074c0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d103      	bne.n	80073fa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80073f2:	f001 fe6b 	bl	80090cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80073f6:	2300      	movs	r3, #0
 80073f8:	e062      	b.n	80074c0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80073fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d106      	bne.n	800740e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007400:	f107 0310 	add.w	r3, r7, #16
 8007404:	4618      	mov	r0, r3
 8007406:	f000 ff63 	bl	80082d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800740a:	2301      	movs	r3, #1
 800740c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800740e:	f001 fe5d 	bl	80090cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007412:	f000 fccb 	bl	8007dac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007416:	f001 fe27 	bl	8009068 <vPortEnterCritical>
 800741a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800741c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007420:	b25b      	sxtb	r3, r3
 8007422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007426:	d103      	bne.n	8007430 <xQueueReceive+0x128>
 8007428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742a:	2200      	movs	r2, #0
 800742c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007432:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007436:	b25b      	sxtb	r3, r3
 8007438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800743c:	d103      	bne.n	8007446 <xQueueReceive+0x13e>
 800743e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007440:	2200      	movs	r2, #0
 8007442:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007446:	f001 fe41 	bl	80090cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800744a:	1d3a      	adds	r2, r7, #4
 800744c:	f107 0310 	add.w	r3, r7, #16
 8007450:	4611      	mov	r1, r2
 8007452:	4618      	mov	r0, r3
 8007454:	f000 ff52 	bl	80082fc <xTaskCheckForTimeOut>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d123      	bne.n	80074a6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800745e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007460:	f000 f916 	bl	8007690 <prvIsQueueEmpty>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d017      	beq.n	800749a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800746a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800746c:	3324      	adds	r3, #36	@ 0x24
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	4611      	mov	r1, r2
 8007472:	4618      	mov	r0, r3
 8007474:	f000 fe76 	bl	8008164 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007478:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800747a:	f000 f8b7 	bl	80075ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800747e:	f000 fca3 	bl	8007dc8 <xTaskResumeAll>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d189      	bne.n	800739c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007488:	4b0f      	ldr	r3, [pc, #60]	@ (80074c8 <xQueueReceive+0x1c0>)
 800748a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800748e:	601a      	str	r2, [r3, #0]
 8007490:	f3bf 8f4f 	dsb	sy
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	e780      	b.n	800739c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800749a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800749c:	f000 f8a6 	bl	80075ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074a0:	f000 fc92 	bl	8007dc8 <xTaskResumeAll>
 80074a4:	e77a      	b.n	800739c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80074a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074a8:	f000 f8a0 	bl	80075ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074ac:	f000 fc8c 	bl	8007dc8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074b2:	f000 f8ed 	bl	8007690 <prvIsQueueEmpty>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	f43f af6f 	beq.w	800739c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80074be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3730      	adds	r7, #48	@ 0x30
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	e000ed04 	.word	0xe000ed04

080074cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80074d8:	2300      	movs	r3, #0
 80074da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10d      	bne.n	8007506 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d14d      	bne.n	800758e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f001 f86a 	bl	80085d0 <xTaskPriorityDisinherit>
 80074fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	609a      	str	r2, [r3, #8]
 8007504:	e043      	b.n	800758e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d119      	bne.n	8007540 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6858      	ldr	r0, [r3, #4]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007514:	461a      	mov	r2, r3
 8007516:	68b9      	ldr	r1, [r7, #8]
 8007518:	f002 faf9 	bl	8009b0e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	685a      	ldr	r2, [r3, #4]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007524:	441a      	add	r2, r3
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	685a      	ldr	r2, [r3, #4]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	429a      	cmp	r2, r3
 8007534:	d32b      	bcc.n	800758e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	605a      	str	r2, [r3, #4]
 800753e:	e026      	b.n	800758e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	68d8      	ldr	r0, [r3, #12]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007548:	461a      	mov	r2, r3
 800754a:	68b9      	ldr	r1, [r7, #8]
 800754c:	f002 fadf 	bl	8009b0e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	68da      	ldr	r2, [r3, #12]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007558:	425b      	negs	r3, r3
 800755a:	441a      	add	r2, r3
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	68da      	ldr	r2, [r3, #12]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	429a      	cmp	r2, r3
 800756a:	d207      	bcs.n	800757c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	689a      	ldr	r2, [r3, #8]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007574:	425b      	negs	r3, r3
 8007576:	441a      	add	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d105      	bne.n	800758e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	3b01      	subs	r3, #1
 800758c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	1c5a      	adds	r2, r3, #1
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007596:	697b      	ldr	r3, [r7, #20]
}
 8007598:	4618      	mov	r0, r3
 800759a:	3718      	adds	r7, #24
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d018      	beq.n	80075e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	68da      	ldr	r2, [r3, #12]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ba:	441a      	add	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	68da      	ldr	r2, [r3, #12]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d303      	bcc.n	80075d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	68d9      	ldr	r1, [r3, #12]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075dc:	461a      	mov	r2, r3
 80075de:	6838      	ldr	r0, [r7, #0]
 80075e0:	f002 fa95 	bl	8009b0e <memcpy>
	}
}
 80075e4:	bf00      	nop
 80075e6:	3708      	adds	r7, #8
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80075f4:	f001 fd38 	bl	8009068 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007600:	e011      	b.n	8007626 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007606:	2b00      	cmp	r3, #0
 8007608:	d012      	beq.n	8007630 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	3324      	adds	r3, #36	@ 0x24
 800760e:	4618      	mov	r0, r3
 8007610:	f000 fdfa 	bl	8008208 <xTaskRemoveFromEventList>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d001      	beq.n	800761e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800761a:	f000 fed3 	bl	80083c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800761e:	7bfb      	ldrb	r3, [r7, #15]
 8007620:	3b01      	subs	r3, #1
 8007622:	b2db      	uxtb	r3, r3
 8007624:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800762a:	2b00      	cmp	r3, #0
 800762c:	dce9      	bgt.n	8007602 <prvUnlockQueue+0x16>
 800762e:	e000      	b.n	8007632 <prvUnlockQueue+0x46>
					break;
 8007630:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	22ff      	movs	r2, #255	@ 0xff
 8007636:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800763a:	f001 fd47 	bl	80090cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800763e:	f001 fd13 	bl	8009068 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007648:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800764a:	e011      	b.n	8007670 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	691b      	ldr	r3, [r3, #16]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d012      	beq.n	800767a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	3310      	adds	r3, #16
 8007658:	4618      	mov	r0, r3
 800765a:	f000 fdd5 	bl	8008208 <xTaskRemoveFromEventList>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d001      	beq.n	8007668 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007664:	f000 feae 	bl	80083c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007668:	7bbb      	ldrb	r3, [r7, #14]
 800766a:	3b01      	subs	r3, #1
 800766c:	b2db      	uxtb	r3, r3
 800766e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007670:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007674:	2b00      	cmp	r3, #0
 8007676:	dce9      	bgt.n	800764c <prvUnlockQueue+0x60>
 8007678:	e000      	b.n	800767c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800767a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	22ff      	movs	r2, #255	@ 0xff
 8007680:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007684:	f001 fd22 	bl	80090cc <vPortExitCritical>
}
 8007688:	bf00      	nop
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007698:	f001 fce6 	bl	8009068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d102      	bne.n	80076aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80076a4:	2301      	movs	r3, #1
 80076a6:	60fb      	str	r3, [r7, #12]
 80076a8:	e001      	b.n	80076ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80076aa:	2300      	movs	r3, #0
 80076ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80076ae:	f001 fd0d 	bl	80090cc <vPortExitCritical>

	return xReturn;
 80076b2:	68fb      	ldr	r3, [r7, #12]
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80076c4:	f001 fcd0 	bl	8009068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d102      	bne.n	80076da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80076d4:	2301      	movs	r3, #1
 80076d6:	60fb      	str	r3, [r7, #12]
 80076d8:	e001      	b.n	80076de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80076da:	2300      	movs	r3, #0
 80076dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80076de:	f001 fcf5 	bl	80090cc <vPortExitCritical>

	return xReturn;
 80076e2:	68fb      	ldr	r3, [r7, #12]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076f6:	2300      	movs	r3, #0
 80076f8:	60fb      	str	r3, [r7, #12]
 80076fa:	e014      	b.n	8007726 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80076fc:	4a0f      	ldr	r2, [pc, #60]	@ (800773c <vQueueAddToRegistry+0x50>)
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d10b      	bne.n	8007720 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007708:	490c      	ldr	r1, [pc, #48]	@ (800773c <vQueueAddToRegistry+0x50>)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007712:	4a0a      	ldr	r2, [pc, #40]	@ (800773c <vQueueAddToRegistry+0x50>)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	00db      	lsls	r3, r3, #3
 8007718:	4413      	add	r3, r2
 800771a:	687a      	ldr	r2, [r7, #4]
 800771c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800771e:	e006      	b.n	800772e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	3301      	adds	r3, #1
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2b07      	cmp	r3, #7
 800772a:	d9e7      	bls.n	80076fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800772c:	bf00      	nop
 800772e:	bf00      	nop
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	200089b0 	.word	0x200089b0

08007740 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007750:	f001 fc8a 	bl	8009068 <vPortEnterCritical>
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800775a:	b25b      	sxtb	r3, r3
 800775c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007760:	d103      	bne.n	800776a <vQueueWaitForMessageRestricted+0x2a>
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007770:	b25b      	sxtb	r3, r3
 8007772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007776:	d103      	bne.n	8007780 <vQueueWaitForMessageRestricted+0x40>
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	2200      	movs	r2, #0
 800777c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007780:	f001 fca4 	bl	80090cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007788:	2b00      	cmp	r3, #0
 800778a:	d106      	bne.n	800779a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	3324      	adds	r3, #36	@ 0x24
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	68b9      	ldr	r1, [r7, #8]
 8007794:	4618      	mov	r0, r3
 8007796:	f000 fd0b 	bl	80081b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800779a:	6978      	ldr	r0, [r7, #20]
 800779c:	f7ff ff26 	bl	80075ec <prvUnlockQueue>
	}
 80077a0:	bf00      	nop
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b08e      	sub	sp, #56	@ 0x38
 80077ac:	af04      	add	r7, sp, #16
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	607a      	str	r2, [r7, #4]
 80077b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80077b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d10b      	bne.n	80077d4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80077bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c0:	f383 8811 	msr	BASEPRI, r3
 80077c4:	f3bf 8f6f 	isb	sy
 80077c8:	f3bf 8f4f 	dsb	sy
 80077cc:	623b      	str	r3, [r7, #32]
}
 80077ce:	bf00      	nop
 80077d0:	bf00      	nop
 80077d2:	e7fd      	b.n	80077d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80077d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10b      	bne.n	80077f2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80077da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077de:	f383 8811 	msr	BASEPRI, r3
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	f3bf 8f4f 	dsb	sy
 80077ea:	61fb      	str	r3, [r7, #28]
}
 80077ec:	bf00      	nop
 80077ee:	bf00      	nop
 80077f0:	e7fd      	b.n	80077ee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80077f2:	23a8      	movs	r3, #168	@ 0xa8
 80077f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	2ba8      	cmp	r3, #168	@ 0xa8
 80077fa:	d00b      	beq.n	8007814 <xTaskCreateStatic+0x6c>
	__asm volatile
 80077fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007800:	f383 8811 	msr	BASEPRI, r3
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	61bb      	str	r3, [r7, #24]
}
 800780e:	bf00      	nop
 8007810:	bf00      	nop
 8007812:	e7fd      	b.n	8007810 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007814:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007818:	2b00      	cmp	r3, #0
 800781a:	d01e      	beq.n	800785a <xTaskCreateStatic+0xb2>
 800781c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800781e:	2b00      	cmp	r3, #0
 8007820:	d01b      	beq.n	800785a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007824:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007828:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800782a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800782c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782e:	2202      	movs	r2, #2
 8007830:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007834:	2300      	movs	r3, #0
 8007836:	9303      	str	r3, [sp, #12]
 8007838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783a:	9302      	str	r3, [sp, #8]
 800783c:	f107 0314 	add.w	r3, r7, #20
 8007840:	9301      	str	r3, [sp, #4]
 8007842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	68b9      	ldr	r1, [r7, #8]
 800784c:	68f8      	ldr	r0, [r7, #12]
 800784e:	f000 f851 	bl	80078f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007852:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007854:	f000 f8f6 	bl	8007a44 <prvAddNewTaskToReadyList>
 8007858:	e001      	b.n	800785e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800785a:	2300      	movs	r3, #0
 800785c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800785e:	697b      	ldr	r3, [r7, #20]
	}
 8007860:	4618      	mov	r0, r3
 8007862:	3728      	adds	r7, #40	@ 0x28
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007868:	b580      	push	{r7, lr}
 800786a:	b08c      	sub	sp, #48	@ 0x30
 800786c:	af04      	add	r7, sp, #16
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	603b      	str	r3, [r7, #0]
 8007874:	4613      	mov	r3, r2
 8007876:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007878:	88fb      	ldrh	r3, [r7, #6]
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	4618      	mov	r0, r3
 800787e:	f001 fd15 	bl	80092ac <pvPortMalloc>
 8007882:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00e      	beq.n	80078a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800788a:	20a8      	movs	r0, #168	@ 0xa8
 800788c:	f001 fd0e 	bl	80092ac <pvPortMalloc>
 8007890:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d003      	beq.n	80078a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	631a      	str	r2, [r3, #48]	@ 0x30
 800789e:	e005      	b.n	80078ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80078a0:	6978      	ldr	r0, [r7, #20]
 80078a2:	f001 fdd1 	bl	8009448 <vPortFree>
 80078a6:	e001      	b.n	80078ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80078a8:	2300      	movs	r3, #0
 80078aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d017      	beq.n	80078e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80078ba:	88fa      	ldrh	r2, [r7, #6]
 80078bc:	2300      	movs	r3, #0
 80078be:	9303      	str	r3, [sp, #12]
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	9302      	str	r3, [sp, #8]
 80078c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c6:	9301      	str	r3, [sp, #4]
 80078c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ca:	9300      	str	r3, [sp, #0]
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	68b9      	ldr	r1, [r7, #8]
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 f80f 	bl	80078f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078d6:	69f8      	ldr	r0, [r7, #28]
 80078d8:	f000 f8b4 	bl	8007a44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80078dc:	2301      	movs	r3, #1
 80078de:	61bb      	str	r3, [r7, #24]
 80078e0:	e002      	b.n	80078e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80078e2:	f04f 33ff 	mov.w	r3, #4294967295
 80078e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80078e8:	69bb      	ldr	r3, [r7, #24]
	}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3720      	adds	r7, #32
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
	...

080078f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b088      	sub	sp, #32
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]
 8007900:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007904:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	461a      	mov	r2, r3
 800790c:	21a5      	movs	r1, #165	@ 0xa5
 800790e:	f002 f824 	bl	800995a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007914:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800791c:	3b01      	subs	r3, #1
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007924:	69bb      	ldr	r3, [r7, #24]
 8007926:	f023 0307 	bic.w	r3, r3, #7
 800792a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	f003 0307 	and.w	r3, r3, #7
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00b      	beq.n	800794e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800793a:	f383 8811 	msr	BASEPRI, r3
 800793e:	f3bf 8f6f 	isb	sy
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	617b      	str	r3, [r7, #20]
}
 8007948:	bf00      	nop
 800794a:	bf00      	nop
 800794c:	e7fd      	b.n	800794a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d01f      	beq.n	8007994 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007954:	2300      	movs	r3, #0
 8007956:	61fb      	str	r3, [r7, #28]
 8007958:	e012      	b.n	8007980 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	4413      	add	r3, r2
 8007960:	7819      	ldrb	r1, [r3, #0]
 8007962:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4413      	add	r3, r2
 8007968:	3334      	adds	r3, #52	@ 0x34
 800796a:	460a      	mov	r2, r1
 800796c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	4413      	add	r3, r2
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d006      	beq.n	8007988 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	3301      	adds	r3, #1
 800797e:	61fb      	str	r3, [r7, #28]
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	2b0f      	cmp	r3, #15
 8007984:	d9e9      	bls.n	800795a <prvInitialiseNewTask+0x66>
 8007986:	e000      	b.n	800798a <prvInitialiseNewTask+0x96>
			{
				break;
 8007988:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800798a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798c:	2200      	movs	r2, #0
 800798e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007992:	e003      	b.n	800799c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007996:	2200      	movs	r2, #0
 8007998:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800799c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800799e:	2b37      	cmp	r3, #55	@ 0x37
 80079a0:	d901      	bls.n	80079a6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80079a2:	2337      	movs	r3, #55	@ 0x37
 80079a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80079a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80079ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079b0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80079b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b4:	2200      	movs	r2, #0
 80079b6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80079b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ba:	3304      	adds	r3, #4
 80079bc:	4618      	mov	r0, r3
 80079be:	f7ff f965 	bl	8006c8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80079c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c4:	3318      	adds	r3, #24
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7ff f960 	bl	8006c8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80079cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80079dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079e0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80079e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e4:	2200      	movs	r2, #0
 80079e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80079f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f4:	3354      	adds	r3, #84	@ 0x54
 80079f6:	224c      	movs	r2, #76	@ 0x4c
 80079f8:	2100      	movs	r1, #0
 80079fa:	4618      	mov	r0, r3
 80079fc:	f001 ffad 	bl	800995a <memset>
 8007a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a02:	4a0d      	ldr	r2, [pc, #52]	@ (8007a38 <prvInitialiseNewTask+0x144>)
 8007a04:	659a      	str	r2, [r3, #88]	@ 0x58
 8007a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a08:	4a0c      	ldr	r2, [pc, #48]	@ (8007a3c <prvInitialiseNewTask+0x148>)
 8007a0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0e:	4a0c      	ldr	r2, [pc, #48]	@ (8007a40 <prvInitialiseNewTask+0x14c>)
 8007a10:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a12:	683a      	ldr	r2, [r7, #0]
 8007a14:	68f9      	ldr	r1, [r7, #12]
 8007a16:	69b8      	ldr	r0, [r7, #24]
 8007a18:	f001 f9f8 	bl	8008e0c <pxPortInitialiseStack>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a20:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d002      	beq.n	8007a2e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a2e:	bf00      	nop
 8007a30:	3720      	adds	r7, #32
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	2000cc44 	.word	0x2000cc44
 8007a3c:	2000ccac 	.word	0x2000ccac
 8007a40:	2000cd14 	.word	0x2000cd14

08007a44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b082      	sub	sp, #8
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a4c:	f001 fb0c 	bl	8009068 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a50:	4b2d      	ldr	r3, [pc, #180]	@ (8007b08 <prvAddNewTaskToReadyList+0xc4>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	3301      	adds	r3, #1
 8007a56:	4a2c      	ldr	r2, [pc, #176]	@ (8007b08 <prvAddNewTaskToReadyList+0xc4>)
 8007a58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8007b0c <prvAddNewTaskToReadyList+0xc8>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d109      	bne.n	8007a76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a62:	4a2a      	ldr	r2, [pc, #168]	@ (8007b0c <prvAddNewTaskToReadyList+0xc8>)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a68:	4b27      	ldr	r3, [pc, #156]	@ (8007b08 <prvAddNewTaskToReadyList+0xc4>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d110      	bne.n	8007a92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a70:	f000 fccc 	bl	800840c <prvInitialiseTaskLists>
 8007a74:	e00d      	b.n	8007a92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a76:	4b26      	ldr	r3, [pc, #152]	@ (8007b10 <prvAddNewTaskToReadyList+0xcc>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d109      	bne.n	8007a92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a7e:	4b23      	ldr	r3, [pc, #140]	@ (8007b0c <prvAddNewTaskToReadyList+0xc8>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d802      	bhi.n	8007a92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007a8c:	4a1f      	ldr	r2, [pc, #124]	@ (8007b0c <prvAddNewTaskToReadyList+0xc8>)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007a92:	4b20      	ldr	r3, [pc, #128]	@ (8007b14 <prvAddNewTaskToReadyList+0xd0>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	3301      	adds	r3, #1
 8007a98:	4a1e      	ldr	r2, [pc, #120]	@ (8007b14 <prvAddNewTaskToReadyList+0xd0>)
 8007a9a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8007b14 <prvAddNewTaskToReadyList+0xd0>)
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8007b18 <prvAddNewTaskToReadyList+0xd4>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d903      	bls.n	8007ab8 <prvAddNewTaskToReadyList+0x74>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab4:	4a18      	ldr	r2, [pc, #96]	@ (8007b18 <prvAddNewTaskToReadyList+0xd4>)
 8007ab6:	6013      	str	r3, [r2, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007abc:	4613      	mov	r3, r2
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4a15      	ldr	r2, [pc, #84]	@ (8007b1c <prvAddNewTaskToReadyList+0xd8>)
 8007ac6:	441a      	add	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	3304      	adds	r3, #4
 8007acc:	4619      	mov	r1, r3
 8007ace:	4610      	mov	r0, r2
 8007ad0:	f7ff f8e9 	bl	8006ca6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007ad4:	f001 fafa 	bl	80090cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8007b10 <prvAddNewTaskToReadyList+0xcc>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d00e      	beq.n	8007afe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8007b0c <prvAddNewTaskToReadyList+0xc8>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d207      	bcs.n	8007afe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007aee:	4b0c      	ldr	r3, [pc, #48]	@ (8007b20 <prvAddNewTaskToReadyList+0xdc>)
 8007af0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007af4:	601a      	str	r2, [r3, #0]
 8007af6:	f3bf 8f4f 	dsb	sy
 8007afa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007afe:	bf00      	nop
 8007b00:	3708      	adds	r7, #8
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	20008ec4 	.word	0x20008ec4
 8007b0c:	200089f0 	.word	0x200089f0
 8007b10:	20008ed0 	.word	0x20008ed0
 8007b14:	20008ee0 	.word	0x20008ee0
 8007b18:	20008ecc 	.word	0x20008ecc
 8007b1c:	200089f4 	.word	0x200089f4
 8007b20:	e000ed04 	.word	0xe000ed04

08007b24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d018      	beq.n	8007b68 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007b36:	4b14      	ldr	r3, [pc, #80]	@ (8007b88 <vTaskDelay+0x64>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d00b      	beq.n	8007b56 <vTaskDelay+0x32>
	__asm volatile
 8007b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b42:	f383 8811 	msr	BASEPRI, r3
 8007b46:	f3bf 8f6f 	isb	sy
 8007b4a:	f3bf 8f4f 	dsb	sy
 8007b4e:	60bb      	str	r3, [r7, #8]
}
 8007b50:	bf00      	nop
 8007b52:	bf00      	nop
 8007b54:	e7fd      	b.n	8007b52 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007b56:	f000 f929 	bl	8007dac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fda7 	bl	80086b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007b62:	f000 f931 	bl	8007dc8 <xTaskResumeAll>
 8007b66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d107      	bne.n	8007b7e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007b6e:	4b07      	ldr	r3, [pc, #28]	@ (8007b8c <vTaskDelay+0x68>)
 8007b70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b74:	601a      	str	r2, [r3, #0]
 8007b76:	f3bf 8f4f 	dsb	sy
 8007b7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b7e:	bf00      	nop
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20008eec 	.word	0x20008eec
 8007b8c:	e000ed04 	.word	0xe000ed04

08007b90 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b088      	sub	sp, #32
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b37      	cmp	r3, #55	@ 0x37
 8007ba2:	d90b      	bls.n	8007bbc <vTaskPrioritySet+0x2c>
	__asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba8:	f383 8811 	msr	BASEPRI, r3
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f3bf 8f4f 	dsb	sy
 8007bb4:	60fb      	str	r3, [r7, #12]
}
 8007bb6:	bf00      	nop
 8007bb8:	bf00      	nop
 8007bba:	e7fd      	b.n	8007bb8 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	2b37      	cmp	r3, #55	@ 0x37
 8007bc0:	d901      	bls.n	8007bc6 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007bc2:	2337      	movs	r3, #55	@ 0x37
 8007bc4:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8007bc6:	f001 fa4f 	bl	8009068 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d102      	bne.n	8007bd6 <vTaskPrioritySet+0x46>
 8007bd0:	4b3a      	ldr	r3, [pc, #232]	@ (8007cbc <vTaskPrioritySet+0x12c>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	e000      	b.n	8007bd8 <vTaskPrioritySet+0x48>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bde:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8007be0:	697a      	ldr	r2, [r7, #20]
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d063      	beq.n	8007cb0 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d90d      	bls.n	8007c0c <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8007bf0:	4b32      	ldr	r3, [pc, #200]	@ (8007cbc <vTaskPrioritySet+0x12c>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	69ba      	ldr	r2, [r7, #24]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d00f      	beq.n	8007c1a <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8007bfa:	4b30      	ldr	r3, [pc, #192]	@ (8007cbc <vTaskPrioritySet+0x12c>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c00:	683a      	ldr	r2, [r7, #0]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d309      	bcc.n	8007c1a <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 8007c06:	2301      	movs	r3, #1
 8007c08:	61fb      	str	r3, [r7, #28]
 8007c0a:	e006      	b.n	8007c1a <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8007c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8007cbc <vTaskPrioritySet+0x12c>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	69ba      	ldr	r2, [r7, #24]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d101      	bne.n	8007c1a <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8007c16:	2301      	movs	r3, #1
 8007c18:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1e:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d102      	bne.n	8007c32 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	683a      	ldr	r2, [r7, #0]
 8007c30:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c38:	69bb      	ldr	r3, [r7, #24]
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	db04      	blt.n	8007c4a <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	6959      	ldr	r1, [r3, #20]
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	4613      	mov	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	4a19      	ldr	r2, [pc, #100]	@ (8007cc0 <vTaskPrioritySet+0x130>)
 8007c5a:	4413      	add	r3, r2
 8007c5c:	4299      	cmp	r1, r3
 8007c5e:	d11c      	bne.n	8007c9a <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	3304      	adds	r3, #4
 8007c64:	4618      	mov	r0, r3
 8007c66:	f7ff f87b 	bl	8006d60 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c6e:	4b15      	ldr	r3, [pc, #84]	@ (8007cc4 <vTaskPrioritySet+0x134>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d903      	bls.n	8007c7e <vTaskPrioritySet+0xee>
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7a:	4a12      	ldr	r2, [pc, #72]	@ (8007cc4 <vTaskPrioritySet+0x134>)
 8007c7c:	6013      	str	r3, [r2, #0]
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c82:	4613      	mov	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	4413      	add	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	4a0d      	ldr	r2, [pc, #52]	@ (8007cc0 <vTaskPrioritySet+0x130>)
 8007c8c:	441a      	add	r2, r3
 8007c8e:	69bb      	ldr	r3, [r7, #24]
 8007c90:	3304      	adds	r3, #4
 8007c92:	4619      	mov	r1, r3
 8007c94:	4610      	mov	r0, r2
 8007c96:	f7ff f806 	bl	8006ca6 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8007c9a:	69fb      	ldr	r3, [r7, #28]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d007      	beq.n	8007cb0 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8007ca0:	4b09      	ldr	r3, [pc, #36]	@ (8007cc8 <vTaskPrioritySet+0x138>)
 8007ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ca6:	601a      	str	r2, [r3, #0]
 8007ca8:	f3bf 8f4f 	dsb	sy
 8007cac:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8007cb0:	f001 fa0c 	bl	80090cc <vPortExitCritical>
	}
 8007cb4:	bf00      	nop
 8007cb6:	3720      	adds	r7, #32
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	200089f0 	.word	0x200089f0
 8007cc0:	200089f4 	.word	0x200089f4
 8007cc4:	20008ecc 	.word	0x20008ecc
 8007cc8:	e000ed04 	.word	0xe000ed04

08007ccc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08a      	sub	sp, #40	@ 0x28
 8007cd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007cda:	463a      	mov	r2, r7
 8007cdc:	1d39      	adds	r1, r7, #4
 8007cde:	f107 0308 	add.w	r3, r7, #8
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f7fe ff7e 	bl	8006be4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ce8:	6839      	ldr	r1, [r7, #0]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	68ba      	ldr	r2, [r7, #8]
 8007cee:	9202      	str	r2, [sp, #8]
 8007cf0:	9301      	str	r3, [sp, #4]
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	460a      	mov	r2, r1
 8007cfa:	4924      	ldr	r1, [pc, #144]	@ (8007d8c <vTaskStartScheduler+0xc0>)
 8007cfc:	4824      	ldr	r0, [pc, #144]	@ (8007d90 <vTaskStartScheduler+0xc4>)
 8007cfe:	f7ff fd53 	bl	80077a8 <xTaskCreateStatic>
 8007d02:	4603      	mov	r3, r0
 8007d04:	4a23      	ldr	r2, [pc, #140]	@ (8007d94 <vTaskStartScheduler+0xc8>)
 8007d06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d08:	4b22      	ldr	r3, [pc, #136]	@ (8007d94 <vTaskStartScheduler+0xc8>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d002      	beq.n	8007d16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d10:	2301      	movs	r3, #1
 8007d12:	617b      	str	r3, [r7, #20]
 8007d14:	e001      	b.n	8007d1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007d16:	2300      	movs	r3, #0
 8007d18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d102      	bne.n	8007d26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007d20:	f000 fd1a 	bl	8008758 <xTimerCreateTimerTask>
 8007d24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d11b      	bne.n	8007d64 <vTaskStartScheduler+0x98>
	__asm volatile
 8007d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d30:	f383 8811 	msr	BASEPRI, r3
 8007d34:	f3bf 8f6f 	isb	sy
 8007d38:	f3bf 8f4f 	dsb	sy
 8007d3c:	613b      	str	r3, [r7, #16]
}
 8007d3e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d40:	4b15      	ldr	r3, [pc, #84]	@ (8007d98 <vTaskStartScheduler+0xcc>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	3354      	adds	r3, #84	@ 0x54
 8007d46:	4a15      	ldr	r2, [pc, #84]	@ (8007d9c <vTaskStartScheduler+0xd0>)
 8007d48:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007d4a:	4b15      	ldr	r3, [pc, #84]	@ (8007da0 <vTaskStartScheduler+0xd4>)
 8007d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007d52:	4b14      	ldr	r3, [pc, #80]	@ (8007da4 <vTaskStartScheduler+0xd8>)
 8007d54:	2201      	movs	r2, #1
 8007d56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007d58:	4b13      	ldr	r3, [pc, #76]	@ (8007da8 <vTaskStartScheduler+0xdc>)
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007d5e:	f001 f8df 	bl	8008f20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007d62:	e00f      	b.n	8007d84 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d6a:	d10b      	bne.n	8007d84 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d70:	f383 8811 	msr	BASEPRI, r3
 8007d74:	f3bf 8f6f 	isb	sy
 8007d78:	f3bf 8f4f 	dsb	sy
 8007d7c:	60fb      	str	r3, [r7, #12]
}
 8007d7e:	bf00      	nop
 8007d80:	bf00      	nop
 8007d82:	e7fd      	b.n	8007d80 <vTaskStartScheduler+0xb4>
}
 8007d84:	bf00      	nop
 8007d86:	3718      	adds	r7, #24
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	0800ad54 	.word	0x0800ad54
 8007d90:	080083dd 	.word	0x080083dd
 8007d94:	20008ee8 	.word	0x20008ee8
 8007d98:	200089f0 	.word	0x200089f0
 8007d9c:	2000002c 	.word	0x2000002c
 8007da0:	20008ee4 	.word	0x20008ee4
 8007da4:	20008ed0 	.word	0x20008ed0
 8007da8:	20008ec8 	.word	0x20008ec8

08007dac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007dac:	b480      	push	{r7}
 8007dae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007db0:	4b04      	ldr	r3, [pc, #16]	@ (8007dc4 <vTaskSuspendAll+0x18>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3301      	adds	r3, #1
 8007db6:	4a03      	ldr	r2, [pc, #12]	@ (8007dc4 <vTaskSuspendAll+0x18>)
 8007db8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007dba:	bf00      	nop
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr
 8007dc4:	20008eec 	.word	0x20008eec

08007dc8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007dd6:	4b42      	ldr	r3, [pc, #264]	@ (8007ee0 <xTaskResumeAll+0x118>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10b      	bne.n	8007df6 <xTaskResumeAll+0x2e>
	__asm volatile
 8007dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	603b      	str	r3, [r7, #0]
}
 8007df0:	bf00      	nop
 8007df2:	bf00      	nop
 8007df4:	e7fd      	b.n	8007df2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007df6:	f001 f937 	bl	8009068 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007dfa:	4b39      	ldr	r3, [pc, #228]	@ (8007ee0 <xTaskResumeAll+0x118>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	4a37      	ldr	r2, [pc, #220]	@ (8007ee0 <xTaskResumeAll+0x118>)
 8007e02:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e04:	4b36      	ldr	r3, [pc, #216]	@ (8007ee0 <xTaskResumeAll+0x118>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d162      	bne.n	8007ed2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e0c:	4b35      	ldr	r3, [pc, #212]	@ (8007ee4 <xTaskResumeAll+0x11c>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d05e      	beq.n	8007ed2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e14:	e02f      	b.n	8007e76 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e16:	4b34      	ldr	r3, [pc, #208]	@ (8007ee8 <xTaskResumeAll+0x120>)
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	3318      	adds	r3, #24
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7fe ff9c 	bl	8006d60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	3304      	adds	r3, #4
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7fe ff97 	bl	8006d60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e36:	4b2d      	ldr	r3, [pc, #180]	@ (8007eec <xTaskResumeAll+0x124>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d903      	bls.n	8007e46 <xTaskResumeAll+0x7e>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e42:	4a2a      	ldr	r2, [pc, #168]	@ (8007eec <xTaskResumeAll+0x124>)
 8007e44:	6013      	str	r3, [r2, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4413      	add	r3, r2
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	4a27      	ldr	r2, [pc, #156]	@ (8007ef0 <xTaskResumeAll+0x128>)
 8007e54:	441a      	add	r2, r3
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	3304      	adds	r3, #4
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	f7fe ff22 	bl	8006ca6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e66:	4b23      	ldr	r3, [pc, #140]	@ (8007ef4 <xTaskResumeAll+0x12c>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d302      	bcc.n	8007e76 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007e70:	4b21      	ldr	r3, [pc, #132]	@ (8007ef8 <xTaskResumeAll+0x130>)
 8007e72:	2201      	movs	r2, #1
 8007e74:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e76:	4b1c      	ldr	r3, [pc, #112]	@ (8007ee8 <xTaskResumeAll+0x120>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1cb      	bne.n	8007e16 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d001      	beq.n	8007e88 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e84:	f000 fb66 	bl	8008554 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007e88:	4b1c      	ldr	r3, [pc, #112]	@ (8007efc <xTaskResumeAll+0x134>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d010      	beq.n	8007eb6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e94:	f000 f846 	bl	8007f24 <xTaskIncrementTick>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007e9e:	4b16      	ldr	r3, [pc, #88]	@ (8007ef8 <xTaskResumeAll+0x130>)
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d1f1      	bne.n	8007e94 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007eb0:	4b12      	ldr	r3, [pc, #72]	@ (8007efc <xTaskResumeAll+0x134>)
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007eb6:	4b10      	ldr	r3, [pc, #64]	@ (8007ef8 <xTaskResumeAll+0x130>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d009      	beq.n	8007ed2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8007f00 <xTaskResumeAll+0x138>)
 8007ec4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ec8:	601a      	str	r2, [r3, #0]
 8007eca:	f3bf 8f4f 	dsb	sy
 8007ece:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ed2:	f001 f8fb 	bl	80090cc <vPortExitCritical>

	return xAlreadyYielded;
 8007ed6:	68bb      	ldr	r3, [r7, #8]
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3710      	adds	r7, #16
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	20008eec 	.word	0x20008eec
 8007ee4:	20008ec4 	.word	0x20008ec4
 8007ee8:	20008e84 	.word	0x20008e84
 8007eec:	20008ecc 	.word	0x20008ecc
 8007ef0:	200089f4 	.word	0x200089f4
 8007ef4:	200089f0 	.word	0x200089f0
 8007ef8:	20008ed8 	.word	0x20008ed8
 8007efc:	20008ed4 	.word	0x20008ed4
 8007f00:	e000ed04 	.word	0xe000ed04

08007f04 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007f0a:	4b05      	ldr	r3, [pc, #20]	@ (8007f20 <xTaskGetTickCount+0x1c>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007f10:	687b      	ldr	r3, [r7, #4]
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	370c      	adds	r7, #12
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	20008ec8 	.word	0x20008ec8

08007f24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b086      	sub	sp, #24
 8007f28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f2e:	4b4f      	ldr	r3, [pc, #316]	@ (800806c <xTaskIncrementTick+0x148>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f040 8090 	bne.w	8008058 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f38:	4b4d      	ldr	r3, [pc, #308]	@ (8008070 <xTaskIncrementTick+0x14c>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007f40:	4a4b      	ldr	r2, [pc, #300]	@ (8008070 <xTaskIncrementTick+0x14c>)
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d121      	bne.n	8007f90 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007f4c:	4b49      	ldr	r3, [pc, #292]	@ (8008074 <xTaskIncrementTick+0x150>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00b      	beq.n	8007f6e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5a:	f383 8811 	msr	BASEPRI, r3
 8007f5e:	f3bf 8f6f 	isb	sy
 8007f62:	f3bf 8f4f 	dsb	sy
 8007f66:	603b      	str	r3, [r7, #0]
}
 8007f68:	bf00      	nop
 8007f6a:	bf00      	nop
 8007f6c:	e7fd      	b.n	8007f6a <xTaskIncrementTick+0x46>
 8007f6e:	4b41      	ldr	r3, [pc, #260]	@ (8008074 <xTaskIncrementTick+0x150>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	60fb      	str	r3, [r7, #12]
 8007f74:	4b40      	ldr	r3, [pc, #256]	@ (8008078 <xTaskIncrementTick+0x154>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a3e      	ldr	r2, [pc, #248]	@ (8008074 <xTaskIncrementTick+0x150>)
 8007f7a:	6013      	str	r3, [r2, #0]
 8007f7c:	4a3e      	ldr	r2, [pc, #248]	@ (8008078 <xTaskIncrementTick+0x154>)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6013      	str	r3, [r2, #0]
 8007f82:	4b3e      	ldr	r3, [pc, #248]	@ (800807c <xTaskIncrementTick+0x158>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3301      	adds	r3, #1
 8007f88:	4a3c      	ldr	r2, [pc, #240]	@ (800807c <xTaskIncrementTick+0x158>)
 8007f8a:	6013      	str	r3, [r2, #0]
 8007f8c:	f000 fae2 	bl	8008554 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f90:	4b3b      	ldr	r3, [pc, #236]	@ (8008080 <xTaskIncrementTick+0x15c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	693a      	ldr	r2, [r7, #16]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d349      	bcc.n	800802e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f9a:	4b36      	ldr	r3, [pc, #216]	@ (8008074 <xTaskIncrementTick+0x150>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d104      	bne.n	8007fae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fa4:	4b36      	ldr	r3, [pc, #216]	@ (8008080 <xTaskIncrementTick+0x15c>)
 8007fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8007faa:	601a      	str	r2, [r3, #0]
					break;
 8007fac:	e03f      	b.n	800802e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fae:	4b31      	ldr	r3, [pc, #196]	@ (8008074 <xTaskIncrementTick+0x150>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	68db      	ldr	r3, [r3, #12]
 8007fb6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007fbe:	693a      	ldr	r2, [r7, #16]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d203      	bcs.n	8007fce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007fc6:	4a2e      	ldr	r2, [pc, #184]	@ (8008080 <xTaskIncrementTick+0x15c>)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007fcc:	e02f      	b.n	800802e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	3304      	adds	r3, #4
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f7fe fec4 	bl	8006d60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d004      	beq.n	8007fea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	3318      	adds	r3, #24
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7fe febb 	bl	8006d60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fee:	4b25      	ldr	r3, [pc, #148]	@ (8008084 <xTaskIncrementTick+0x160>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d903      	bls.n	8007ffe <xTaskIncrementTick+0xda>
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ffa:	4a22      	ldr	r2, [pc, #136]	@ (8008084 <xTaskIncrementTick+0x160>)
 8007ffc:	6013      	str	r3, [r2, #0]
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008002:	4613      	mov	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4413      	add	r3, r2
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4a1f      	ldr	r2, [pc, #124]	@ (8008088 <xTaskIncrementTick+0x164>)
 800800c:	441a      	add	r2, r3
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	3304      	adds	r3, #4
 8008012:	4619      	mov	r1, r3
 8008014:	4610      	mov	r0, r2
 8008016:	f7fe fe46 	bl	8006ca6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800801e:	4b1b      	ldr	r3, [pc, #108]	@ (800808c <xTaskIncrementTick+0x168>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008024:	429a      	cmp	r2, r3
 8008026:	d3b8      	bcc.n	8007f9a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008028:	2301      	movs	r3, #1
 800802a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800802c:	e7b5      	b.n	8007f9a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800802e:	4b17      	ldr	r3, [pc, #92]	@ (800808c <xTaskIncrementTick+0x168>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008034:	4914      	ldr	r1, [pc, #80]	@ (8008088 <xTaskIncrementTick+0x164>)
 8008036:	4613      	mov	r3, r2
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	4413      	add	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	440b      	add	r3, r1
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2b01      	cmp	r3, #1
 8008044:	d901      	bls.n	800804a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008046:	2301      	movs	r3, #1
 8008048:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800804a:	4b11      	ldr	r3, [pc, #68]	@ (8008090 <xTaskIncrementTick+0x16c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d007      	beq.n	8008062 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008052:	2301      	movs	r3, #1
 8008054:	617b      	str	r3, [r7, #20]
 8008056:	e004      	b.n	8008062 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008058:	4b0e      	ldr	r3, [pc, #56]	@ (8008094 <xTaskIncrementTick+0x170>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	3301      	adds	r3, #1
 800805e:	4a0d      	ldr	r2, [pc, #52]	@ (8008094 <xTaskIncrementTick+0x170>)
 8008060:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008062:	697b      	ldr	r3, [r7, #20]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3718      	adds	r7, #24
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	20008eec 	.word	0x20008eec
 8008070:	20008ec8 	.word	0x20008ec8
 8008074:	20008e7c 	.word	0x20008e7c
 8008078:	20008e80 	.word	0x20008e80
 800807c:	20008edc 	.word	0x20008edc
 8008080:	20008ee4 	.word	0x20008ee4
 8008084:	20008ecc 	.word	0x20008ecc
 8008088:	200089f4 	.word	0x200089f4
 800808c:	200089f0 	.word	0x200089f0
 8008090:	20008ed8 	.word	0x20008ed8
 8008094:	20008ed4 	.word	0x20008ed4

08008098 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800809e:	4b2b      	ldr	r3, [pc, #172]	@ (800814c <vTaskSwitchContext+0xb4>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d003      	beq.n	80080ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80080a6:	4b2a      	ldr	r3, [pc, #168]	@ (8008150 <vTaskSwitchContext+0xb8>)
 80080a8:	2201      	movs	r2, #1
 80080aa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80080ac:	e047      	b.n	800813e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80080ae:	4b28      	ldr	r3, [pc, #160]	@ (8008150 <vTaskSwitchContext+0xb8>)
 80080b0:	2200      	movs	r2, #0
 80080b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080b4:	4b27      	ldr	r3, [pc, #156]	@ (8008154 <vTaskSwitchContext+0xbc>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	60fb      	str	r3, [r7, #12]
 80080ba:	e011      	b.n	80080e0 <vTaskSwitchContext+0x48>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d10b      	bne.n	80080da <vTaskSwitchContext+0x42>
	__asm volatile
 80080c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c6:	f383 8811 	msr	BASEPRI, r3
 80080ca:	f3bf 8f6f 	isb	sy
 80080ce:	f3bf 8f4f 	dsb	sy
 80080d2:	607b      	str	r3, [r7, #4]
}
 80080d4:	bf00      	nop
 80080d6:	bf00      	nop
 80080d8:	e7fd      	b.n	80080d6 <vTaskSwitchContext+0x3e>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	3b01      	subs	r3, #1
 80080de:	60fb      	str	r3, [r7, #12]
 80080e0:	491d      	ldr	r1, [pc, #116]	@ (8008158 <vTaskSwitchContext+0xc0>)
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	4613      	mov	r3, r2
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	4413      	add	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	440b      	add	r3, r1
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d0e3      	beq.n	80080bc <vTaskSwitchContext+0x24>
 80080f4:	68fa      	ldr	r2, [r7, #12]
 80080f6:	4613      	mov	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	4413      	add	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4a16      	ldr	r2, [pc, #88]	@ (8008158 <vTaskSwitchContext+0xc0>)
 8008100:	4413      	add	r3, r2
 8008102:	60bb      	str	r3, [r7, #8]
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	685a      	ldr	r2, [r3, #4]
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	605a      	str	r2, [r3, #4]
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	685a      	ldr	r2, [r3, #4]
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	3308      	adds	r3, #8
 8008116:	429a      	cmp	r2, r3
 8008118:	d104      	bne.n	8008124 <vTaskSwitchContext+0x8c>
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	605a      	str	r2, [r3, #4]
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	4a0c      	ldr	r2, [pc, #48]	@ (800815c <vTaskSwitchContext+0xc4>)
 800812c:	6013      	str	r3, [r2, #0]
 800812e:	4a09      	ldr	r2, [pc, #36]	@ (8008154 <vTaskSwitchContext+0xbc>)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008134:	4b09      	ldr	r3, [pc, #36]	@ (800815c <vTaskSwitchContext+0xc4>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3354      	adds	r3, #84	@ 0x54
 800813a:	4a09      	ldr	r2, [pc, #36]	@ (8008160 <vTaskSwitchContext+0xc8>)
 800813c:	6013      	str	r3, [r2, #0]
}
 800813e:	bf00      	nop
 8008140:	3714      	adds	r7, #20
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	20008eec 	.word	0x20008eec
 8008150:	20008ed8 	.word	0x20008ed8
 8008154:	20008ecc 	.word	0x20008ecc
 8008158:	200089f4 	.word	0x200089f4
 800815c:	200089f0 	.word	0x200089f0
 8008160:	2000002c 	.word	0x2000002c

08008164 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10b      	bne.n	800818c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008178:	f383 8811 	msr	BASEPRI, r3
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	60fb      	str	r3, [r7, #12]
}
 8008186:	bf00      	nop
 8008188:	bf00      	nop
 800818a:	e7fd      	b.n	8008188 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800818c:	4b07      	ldr	r3, [pc, #28]	@ (80081ac <vTaskPlaceOnEventList+0x48>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	3318      	adds	r3, #24
 8008192:	4619      	mov	r1, r3
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7fe fdaa 	bl	8006cee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800819a:	2101      	movs	r1, #1
 800819c:	6838      	ldr	r0, [r7, #0]
 800819e:	f000 fa87 	bl	80086b0 <prvAddCurrentTaskToDelayedList>
}
 80081a2:	bf00      	nop
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	200089f0 	.word	0x200089f0

080081b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b086      	sub	sp, #24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d10b      	bne.n	80081da <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80081c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	617b      	str	r3, [r7, #20]
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	e7fd      	b.n	80081d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80081da:	4b0a      	ldr	r3, [pc, #40]	@ (8008204 <vTaskPlaceOnEventListRestricted+0x54>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	3318      	adds	r3, #24
 80081e0:	4619      	mov	r1, r3
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f7fe fd5f 	bl	8006ca6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d002      	beq.n	80081f4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80081ee:	f04f 33ff 	mov.w	r3, #4294967295
 80081f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80081f4:	6879      	ldr	r1, [r7, #4]
 80081f6:	68b8      	ldr	r0, [r7, #8]
 80081f8:	f000 fa5a 	bl	80086b0 <prvAddCurrentTaskToDelayedList>
	}
 80081fc:	bf00      	nop
 80081fe:	3718      	adds	r7, #24
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}
 8008204:	200089f0 	.word	0x200089f0

08008208 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b086      	sub	sp, #24
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d10b      	bne.n	8008236 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800821e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008222:	f383 8811 	msr	BASEPRI, r3
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	f3bf 8f4f 	dsb	sy
 800822e:	60fb      	str	r3, [r7, #12]
}
 8008230:	bf00      	nop
 8008232:	bf00      	nop
 8008234:	e7fd      	b.n	8008232 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	3318      	adds	r3, #24
 800823a:	4618      	mov	r0, r3
 800823c:	f7fe fd90 	bl	8006d60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008240:	4b1d      	ldr	r3, [pc, #116]	@ (80082b8 <xTaskRemoveFromEventList+0xb0>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d11d      	bne.n	8008284 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	3304      	adds	r3, #4
 800824c:	4618      	mov	r0, r3
 800824e:	f7fe fd87 	bl	8006d60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008256:	4b19      	ldr	r3, [pc, #100]	@ (80082bc <xTaskRemoveFromEventList+0xb4>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	429a      	cmp	r2, r3
 800825c:	d903      	bls.n	8008266 <xTaskRemoveFromEventList+0x5e>
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008262:	4a16      	ldr	r2, [pc, #88]	@ (80082bc <xTaskRemoveFromEventList+0xb4>)
 8008264:	6013      	str	r3, [r2, #0]
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800826a:	4613      	mov	r3, r2
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	4413      	add	r3, r2
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	4a13      	ldr	r2, [pc, #76]	@ (80082c0 <xTaskRemoveFromEventList+0xb8>)
 8008274:	441a      	add	r2, r3
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	3304      	adds	r3, #4
 800827a:	4619      	mov	r1, r3
 800827c:	4610      	mov	r0, r2
 800827e:	f7fe fd12 	bl	8006ca6 <vListInsertEnd>
 8008282:	e005      	b.n	8008290 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	3318      	adds	r3, #24
 8008288:	4619      	mov	r1, r3
 800828a:	480e      	ldr	r0, [pc, #56]	@ (80082c4 <xTaskRemoveFromEventList+0xbc>)
 800828c:	f7fe fd0b 	bl	8006ca6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008294:	4b0c      	ldr	r3, [pc, #48]	@ (80082c8 <xTaskRemoveFromEventList+0xc0>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829a:	429a      	cmp	r2, r3
 800829c:	d905      	bls.n	80082aa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800829e:	2301      	movs	r3, #1
 80082a0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80082a2:	4b0a      	ldr	r3, [pc, #40]	@ (80082cc <xTaskRemoveFromEventList+0xc4>)
 80082a4:	2201      	movs	r2, #1
 80082a6:	601a      	str	r2, [r3, #0]
 80082a8:	e001      	b.n	80082ae <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80082aa:	2300      	movs	r3, #0
 80082ac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80082ae:	697b      	ldr	r3, [r7, #20]
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3718      	adds	r7, #24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	20008eec 	.word	0x20008eec
 80082bc:	20008ecc 	.word	0x20008ecc
 80082c0:	200089f4 	.word	0x200089f4
 80082c4:	20008e84 	.word	0x20008e84
 80082c8:	200089f0 	.word	0x200089f0
 80082cc:	20008ed8 	.word	0x20008ed8

080082d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80082d8:	4b06      	ldr	r3, [pc, #24]	@ (80082f4 <vTaskInternalSetTimeOutState+0x24>)
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80082e0:	4b05      	ldr	r3, [pc, #20]	@ (80082f8 <vTaskInternalSetTimeOutState+0x28>)
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	605a      	str	r2, [r3, #4]
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr
 80082f4:	20008edc 	.word	0x20008edc
 80082f8:	20008ec8 	.word	0x20008ec8

080082fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b088      	sub	sp, #32
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10b      	bne.n	8008324 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800830c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008310:	f383 8811 	msr	BASEPRI, r3
 8008314:	f3bf 8f6f 	isb	sy
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	613b      	str	r3, [r7, #16]
}
 800831e:	bf00      	nop
 8008320:	bf00      	nop
 8008322:	e7fd      	b.n	8008320 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d10b      	bne.n	8008342 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800832a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800832e:	f383 8811 	msr	BASEPRI, r3
 8008332:	f3bf 8f6f 	isb	sy
 8008336:	f3bf 8f4f 	dsb	sy
 800833a:	60fb      	str	r3, [r7, #12]
}
 800833c:	bf00      	nop
 800833e:	bf00      	nop
 8008340:	e7fd      	b.n	800833e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008342:	f000 fe91 	bl	8009068 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008346:	4b1d      	ldr	r3, [pc, #116]	@ (80083bc <xTaskCheckForTimeOut+0xc0>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	69ba      	ldr	r2, [r7, #24]
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800835e:	d102      	bne.n	8008366 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008360:	2300      	movs	r3, #0
 8008362:	61fb      	str	r3, [r7, #28]
 8008364:	e023      	b.n	80083ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	4b15      	ldr	r3, [pc, #84]	@ (80083c0 <xTaskCheckForTimeOut+0xc4>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	429a      	cmp	r2, r3
 8008370:	d007      	beq.n	8008382 <xTaskCheckForTimeOut+0x86>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	69ba      	ldr	r2, [r7, #24]
 8008378:	429a      	cmp	r2, r3
 800837a:	d302      	bcc.n	8008382 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800837c:	2301      	movs	r3, #1
 800837e:	61fb      	str	r3, [r7, #28]
 8008380:	e015      	b.n	80083ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	429a      	cmp	r2, r3
 800838a:	d20b      	bcs.n	80083a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	1ad2      	subs	r2, r2, r3
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7ff ff99 	bl	80082d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800839e:	2300      	movs	r3, #0
 80083a0:	61fb      	str	r3, [r7, #28]
 80083a2:	e004      	b.n	80083ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	2200      	movs	r2, #0
 80083a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80083aa:	2301      	movs	r3, #1
 80083ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80083ae:	f000 fe8d 	bl	80090cc <vPortExitCritical>

	return xReturn;
 80083b2:	69fb      	ldr	r3, [r7, #28]
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3720      	adds	r7, #32
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	20008ec8 	.word	0x20008ec8
 80083c0:	20008edc 	.word	0x20008edc

080083c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80083c4:	b480      	push	{r7}
 80083c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80083c8:	4b03      	ldr	r3, [pc, #12]	@ (80083d8 <vTaskMissedYield+0x14>)
 80083ca:	2201      	movs	r2, #1
 80083cc:	601a      	str	r2, [r3, #0]
}
 80083ce:	bf00      	nop
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	20008ed8 	.word	0x20008ed8

080083dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80083e4:	f000 f852 	bl	800848c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083e8:	4b06      	ldr	r3, [pc, #24]	@ (8008404 <prvIdleTask+0x28>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d9f9      	bls.n	80083e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80083f0:	4b05      	ldr	r3, [pc, #20]	@ (8008408 <prvIdleTask+0x2c>)
 80083f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083f6:	601a      	str	r2, [r3, #0]
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008400:	e7f0      	b.n	80083e4 <prvIdleTask+0x8>
 8008402:	bf00      	nop
 8008404:	200089f4 	.word	0x200089f4
 8008408:	e000ed04 	.word	0xe000ed04

0800840c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008412:	2300      	movs	r3, #0
 8008414:	607b      	str	r3, [r7, #4]
 8008416:	e00c      	b.n	8008432 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	4613      	mov	r3, r2
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	4413      	add	r3, r2
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4a12      	ldr	r2, [pc, #72]	@ (800846c <prvInitialiseTaskLists+0x60>)
 8008424:	4413      	add	r3, r2
 8008426:	4618      	mov	r0, r3
 8008428:	f7fe fc10 	bl	8006c4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	3301      	adds	r3, #1
 8008430:	607b      	str	r3, [r7, #4]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b37      	cmp	r3, #55	@ 0x37
 8008436:	d9ef      	bls.n	8008418 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008438:	480d      	ldr	r0, [pc, #52]	@ (8008470 <prvInitialiseTaskLists+0x64>)
 800843a:	f7fe fc07 	bl	8006c4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800843e:	480d      	ldr	r0, [pc, #52]	@ (8008474 <prvInitialiseTaskLists+0x68>)
 8008440:	f7fe fc04 	bl	8006c4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008444:	480c      	ldr	r0, [pc, #48]	@ (8008478 <prvInitialiseTaskLists+0x6c>)
 8008446:	f7fe fc01 	bl	8006c4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800844a:	480c      	ldr	r0, [pc, #48]	@ (800847c <prvInitialiseTaskLists+0x70>)
 800844c:	f7fe fbfe 	bl	8006c4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008450:	480b      	ldr	r0, [pc, #44]	@ (8008480 <prvInitialiseTaskLists+0x74>)
 8008452:	f7fe fbfb 	bl	8006c4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008456:	4b0b      	ldr	r3, [pc, #44]	@ (8008484 <prvInitialiseTaskLists+0x78>)
 8008458:	4a05      	ldr	r2, [pc, #20]	@ (8008470 <prvInitialiseTaskLists+0x64>)
 800845a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800845c:	4b0a      	ldr	r3, [pc, #40]	@ (8008488 <prvInitialiseTaskLists+0x7c>)
 800845e:	4a05      	ldr	r2, [pc, #20]	@ (8008474 <prvInitialiseTaskLists+0x68>)
 8008460:	601a      	str	r2, [r3, #0]
}
 8008462:	bf00      	nop
 8008464:	3708      	adds	r7, #8
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	200089f4 	.word	0x200089f4
 8008470:	20008e54 	.word	0x20008e54
 8008474:	20008e68 	.word	0x20008e68
 8008478:	20008e84 	.word	0x20008e84
 800847c:	20008e98 	.word	0x20008e98
 8008480:	20008eb0 	.word	0x20008eb0
 8008484:	20008e7c 	.word	0x20008e7c
 8008488:	20008e80 	.word	0x20008e80

0800848c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008492:	e019      	b.n	80084c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008494:	f000 fde8 	bl	8009068 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008498:	4b10      	ldr	r3, [pc, #64]	@ (80084dc <prvCheckTasksWaitingTermination+0x50>)
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	3304      	adds	r3, #4
 80084a4:	4618      	mov	r0, r3
 80084a6:	f7fe fc5b 	bl	8006d60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80084aa:	4b0d      	ldr	r3, [pc, #52]	@ (80084e0 <prvCheckTasksWaitingTermination+0x54>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3b01      	subs	r3, #1
 80084b0:	4a0b      	ldr	r2, [pc, #44]	@ (80084e0 <prvCheckTasksWaitingTermination+0x54>)
 80084b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80084b4:	4b0b      	ldr	r3, [pc, #44]	@ (80084e4 <prvCheckTasksWaitingTermination+0x58>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3b01      	subs	r3, #1
 80084ba:	4a0a      	ldr	r2, [pc, #40]	@ (80084e4 <prvCheckTasksWaitingTermination+0x58>)
 80084bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80084be:	f000 fe05 	bl	80090cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f810 	bl	80084e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084c8:	4b06      	ldr	r3, [pc, #24]	@ (80084e4 <prvCheckTasksWaitingTermination+0x58>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1e1      	bne.n	8008494 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80084d0:	bf00      	nop
 80084d2:	bf00      	nop
 80084d4:	3708      	adds	r7, #8
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	20008e98 	.word	0x20008e98
 80084e0:	20008ec4 	.word	0x20008ec4
 80084e4:	20008eac 	.word	0x20008eac

080084e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3354      	adds	r3, #84	@ 0x54
 80084f4:	4618      	mov	r0, r3
 80084f6:	f001 fa49 	bl	800998c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008500:	2b00      	cmp	r3, #0
 8008502:	d108      	bne.n	8008516 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008508:	4618      	mov	r0, r3
 800850a:	f000 ff9d 	bl	8009448 <vPortFree>
				vPortFree( pxTCB );
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 ff9a 	bl	8009448 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008514:	e019      	b.n	800854a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800851c:	2b01      	cmp	r3, #1
 800851e:	d103      	bne.n	8008528 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 ff91 	bl	8009448 <vPortFree>
	}
 8008526:	e010      	b.n	800854a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800852e:	2b02      	cmp	r3, #2
 8008530:	d00b      	beq.n	800854a <prvDeleteTCB+0x62>
	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	60fb      	str	r3, [r7, #12]
}
 8008544:	bf00      	nop
 8008546:	bf00      	nop
 8008548:	e7fd      	b.n	8008546 <prvDeleteTCB+0x5e>
	}
 800854a:	bf00      	nop
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
	...

08008554 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800855a:	4b0c      	ldr	r3, [pc, #48]	@ (800858c <prvResetNextTaskUnblockTime+0x38>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d104      	bne.n	800856e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008564:	4b0a      	ldr	r3, [pc, #40]	@ (8008590 <prvResetNextTaskUnblockTime+0x3c>)
 8008566:	f04f 32ff 	mov.w	r2, #4294967295
 800856a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800856c:	e008      	b.n	8008580 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856e:	4b07      	ldr	r3, [pc, #28]	@ (800858c <prvResetNextTaskUnblockTime+0x38>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	4a04      	ldr	r2, [pc, #16]	@ (8008590 <prvResetNextTaskUnblockTime+0x3c>)
 800857e:	6013      	str	r3, [r2, #0]
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr
 800858c:	20008e7c 	.word	0x20008e7c
 8008590:	20008ee4 	.word	0x20008ee4

08008594 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800859a:	4b0b      	ldr	r3, [pc, #44]	@ (80085c8 <xTaskGetSchedulerState+0x34>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d102      	bne.n	80085a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80085a2:	2301      	movs	r3, #1
 80085a4:	607b      	str	r3, [r7, #4]
 80085a6:	e008      	b.n	80085ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085a8:	4b08      	ldr	r3, [pc, #32]	@ (80085cc <xTaskGetSchedulerState+0x38>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d102      	bne.n	80085b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80085b0:	2302      	movs	r3, #2
 80085b2:	607b      	str	r3, [r7, #4]
 80085b4:	e001      	b.n	80085ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80085b6:	2300      	movs	r3, #0
 80085b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80085ba:	687b      	ldr	r3, [r7, #4]
	}
 80085bc:	4618      	mov	r0, r3
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	20008ed0 	.word	0x20008ed0
 80085cc:	20008eec 	.word	0x20008eec

080085d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b086      	sub	sp, #24
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80085dc:	2300      	movs	r3, #0
 80085de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d058      	beq.n	8008698 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80085e6:	4b2f      	ldr	r3, [pc, #188]	@ (80086a4 <xTaskPriorityDisinherit+0xd4>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d00b      	beq.n	8008608 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80085f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f4:	f383 8811 	msr	BASEPRI, r3
 80085f8:	f3bf 8f6f 	isb	sy
 80085fc:	f3bf 8f4f 	dsb	sy
 8008600:	60fb      	str	r3, [r7, #12]
}
 8008602:	bf00      	nop
 8008604:	bf00      	nop
 8008606:	e7fd      	b.n	8008604 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800860c:	2b00      	cmp	r3, #0
 800860e:	d10b      	bne.n	8008628 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	60bb      	str	r3, [r7, #8]
}
 8008622:	bf00      	nop
 8008624:	bf00      	nop
 8008626:	e7fd      	b.n	8008624 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800862c:	1e5a      	subs	r2, r3, #1
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800863a:	429a      	cmp	r2, r3
 800863c:	d02c      	beq.n	8008698 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008642:	2b00      	cmp	r3, #0
 8008644:	d128      	bne.n	8008698 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	3304      	adds	r3, #4
 800864a:	4618      	mov	r0, r3
 800864c:	f7fe fb88 	bl	8006d60 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800865c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008668:	4b0f      	ldr	r3, [pc, #60]	@ (80086a8 <xTaskPriorityDisinherit+0xd8>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	429a      	cmp	r2, r3
 800866e:	d903      	bls.n	8008678 <xTaskPriorityDisinherit+0xa8>
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008674:	4a0c      	ldr	r2, [pc, #48]	@ (80086a8 <xTaskPriorityDisinherit+0xd8>)
 8008676:	6013      	str	r3, [r2, #0]
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800867c:	4613      	mov	r3, r2
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4413      	add	r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	4a09      	ldr	r2, [pc, #36]	@ (80086ac <xTaskPriorityDisinherit+0xdc>)
 8008686:	441a      	add	r2, r3
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	3304      	adds	r3, #4
 800868c:	4619      	mov	r1, r3
 800868e:	4610      	mov	r0, r2
 8008690:	f7fe fb09 	bl	8006ca6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008694:	2301      	movs	r3, #1
 8008696:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008698:	697b      	ldr	r3, [r7, #20]
	}
 800869a:	4618      	mov	r0, r3
 800869c:	3718      	adds	r7, #24
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	200089f0 	.word	0x200089f0
 80086a8:	20008ecc 	.word	0x20008ecc
 80086ac:	200089f4 	.word	0x200089f4

080086b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80086ba:	4b21      	ldr	r3, [pc, #132]	@ (8008740 <prvAddCurrentTaskToDelayedList+0x90>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086c0:	4b20      	ldr	r3, [pc, #128]	@ (8008744 <prvAddCurrentTaskToDelayedList+0x94>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	3304      	adds	r3, #4
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7fe fb4a 	bl	8006d60 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086d2:	d10a      	bne.n	80086ea <prvAddCurrentTaskToDelayedList+0x3a>
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d007      	beq.n	80086ea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086da:	4b1a      	ldr	r3, [pc, #104]	@ (8008744 <prvAddCurrentTaskToDelayedList+0x94>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	3304      	adds	r3, #4
 80086e0:	4619      	mov	r1, r3
 80086e2:	4819      	ldr	r0, [pc, #100]	@ (8008748 <prvAddCurrentTaskToDelayedList+0x98>)
 80086e4:	f7fe fadf 	bl	8006ca6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80086e8:	e026      	b.n	8008738 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80086ea:	68fa      	ldr	r2, [r7, #12]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	4413      	add	r3, r2
 80086f0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80086f2:	4b14      	ldr	r3, [pc, #80]	@ (8008744 <prvAddCurrentTaskToDelayedList+0x94>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	429a      	cmp	r2, r3
 8008700:	d209      	bcs.n	8008716 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008702:	4b12      	ldr	r3, [pc, #72]	@ (800874c <prvAddCurrentTaskToDelayedList+0x9c>)
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	4b0f      	ldr	r3, [pc, #60]	@ (8008744 <prvAddCurrentTaskToDelayedList+0x94>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	3304      	adds	r3, #4
 800870c:	4619      	mov	r1, r3
 800870e:	4610      	mov	r0, r2
 8008710:	f7fe faed 	bl	8006cee <vListInsert>
}
 8008714:	e010      	b.n	8008738 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008716:	4b0e      	ldr	r3, [pc, #56]	@ (8008750 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	4b0a      	ldr	r3, [pc, #40]	@ (8008744 <prvAddCurrentTaskToDelayedList+0x94>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	3304      	adds	r3, #4
 8008720:	4619      	mov	r1, r3
 8008722:	4610      	mov	r0, r2
 8008724:	f7fe fae3 	bl	8006cee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008728:	4b0a      	ldr	r3, [pc, #40]	@ (8008754 <prvAddCurrentTaskToDelayedList+0xa4>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	68ba      	ldr	r2, [r7, #8]
 800872e:	429a      	cmp	r2, r3
 8008730:	d202      	bcs.n	8008738 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008732:	4a08      	ldr	r2, [pc, #32]	@ (8008754 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	6013      	str	r3, [r2, #0]
}
 8008738:	bf00      	nop
 800873a:	3710      	adds	r7, #16
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	20008ec8 	.word	0x20008ec8
 8008744:	200089f0 	.word	0x200089f0
 8008748:	20008eb0 	.word	0x20008eb0
 800874c:	20008e80 	.word	0x20008e80
 8008750:	20008e7c 	.word	0x20008e7c
 8008754:	20008ee4 	.word	0x20008ee4

08008758 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b08a      	sub	sp, #40	@ 0x28
 800875c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800875e:	2300      	movs	r3, #0
 8008760:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008762:	f000 fb13 	bl	8008d8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008766:	4b1d      	ldr	r3, [pc, #116]	@ (80087dc <xTimerCreateTimerTask+0x84>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d021      	beq.n	80087b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800876e:	2300      	movs	r3, #0
 8008770:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008772:	2300      	movs	r3, #0
 8008774:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008776:	1d3a      	adds	r2, r7, #4
 8008778:	f107 0108 	add.w	r1, r7, #8
 800877c:	f107 030c 	add.w	r3, r7, #12
 8008780:	4618      	mov	r0, r3
 8008782:	f7fe fa49 	bl	8006c18 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008786:	6879      	ldr	r1, [r7, #4]
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	68fa      	ldr	r2, [r7, #12]
 800878c:	9202      	str	r2, [sp, #8]
 800878e:	9301      	str	r3, [sp, #4]
 8008790:	2302      	movs	r3, #2
 8008792:	9300      	str	r3, [sp, #0]
 8008794:	2300      	movs	r3, #0
 8008796:	460a      	mov	r2, r1
 8008798:	4911      	ldr	r1, [pc, #68]	@ (80087e0 <xTimerCreateTimerTask+0x88>)
 800879a:	4812      	ldr	r0, [pc, #72]	@ (80087e4 <xTimerCreateTimerTask+0x8c>)
 800879c:	f7ff f804 	bl	80077a8 <xTaskCreateStatic>
 80087a0:	4603      	mov	r3, r0
 80087a2:	4a11      	ldr	r2, [pc, #68]	@ (80087e8 <xTimerCreateTimerTask+0x90>)
 80087a4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80087a6:	4b10      	ldr	r3, [pc, #64]	@ (80087e8 <xTimerCreateTimerTask+0x90>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d001      	beq.n	80087b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80087ae:	2301      	movs	r3, #1
 80087b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d10b      	bne.n	80087d0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80087b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087bc:	f383 8811 	msr	BASEPRI, r3
 80087c0:	f3bf 8f6f 	isb	sy
 80087c4:	f3bf 8f4f 	dsb	sy
 80087c8:	613b      	str	r3, [r7, #16]
}
 80087ca:	bf00      	nop
 80087cc:	bf00      	nop
 80087ce:	e7fd      	b.n	80087cc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80087d0:	697b      	ldr	r3, [r7, #20]
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3718      	adds	r7, #24
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	20008f20 	.word	0x20008f20
 80087e0:	0800ad5c 	.word	0x0800ad5c
 80087e4:	08008925 	.word	0x08008925
 80087e8:	20008f24 	.word	0x20008f24

080087ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b08a      	sub	sp, #40	@ 0x28
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
 80087f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80087fa:	2300      	movs	r3, #0
 80087fc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d10b      	bne.n	800881c <xTimerGenericCommand+0x30>
	__asm volatile
 8008804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008808:	f383 8811 	msr	BASEPRI, r3
 800880c:	f3bf 8f6f 	isb	sy
 8008810:	f3bf 8f4f 	dsb	sy
 8008814:	623b      	str	r3, [r7, #32]
}
 8008816:	bf00      	nop
 8008818:	bf00      	nop
 800881a:	e7fd      	b.n	8008818 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800881c:	4b19      	ldr	r3, [pc, #100]	@ (8008884 <xTimerGenericCommand+0x98>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d02a      	beq.n	800887a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	2b05      	cmp	r3, #5
 8008834:	dc18      	bgt.n	8008868 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008836:	f7ff fead 	bl	8008594 <xTaskGetSchedulerState>
 800883a:	4603      	mov	r3, r0
 800883c:	2b02      	cmp	r3, #2
 800883e:	d109      	bne.n	8008854 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008840:	4b10      	ldr	r3, [pc, #64]	@ (8008884 <xTimerGenericCommand+0x98>)
 8008842:	6818      	ldr	r0, [r3, #0]
 8008844:	f107 0110 	add.w	r1, r7, #16
 8008848:	2300      	movs	r3, #0
 800884a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800884c:	f7fe fbbc 	bl	8006fc8 <xQueueGenericSend>
 8008850:	6278      	str	r0, [r7, #36]	@ 0x24
 8008852:	e012      	b.n	800887a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008854:	4b0b      	ldr	r3, [pc, #44]	@ (8008884 <xTimerGenericCommand+0x98>)
 8008856:	6818      	ldr	r0, [r3, #0]
 8008858:	f107 0110 	add.w	r1, r7, #16
 800885c:	2300      	movs	r3, #0
 800885e:	2200      	movs	r2, #0
 8008860:	f7fe fbb2 	bl	8006fc8 <xQueueGenericSend>
 8008864:	6278      	str	r0, [r7, #36]	@ 0x24
 8008866:	e008      	b.n	800887a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008868:	4b06      	ldr	r3, [pc, #24]	@ (8008884 <xTimerGenericCommand+0x98>)
 800886a:	6818      	ldr	r0, [r3, #0]
 800886c:	f107 0110 	add.w	r1, r7, #16
 8008870:	2300      	movs	r3, #0
 8008872:	683a      	ldr	r2, [r7, #0]
 8008874:	f7fe fcaa 	bl	80071cc <xQueueGenericSendFromISR>
 8008878:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800887a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800887c:	4618      	mov	r0, r3
 800887e:	3728      	adds	r7, #40	@ 0x28
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}
 8008884:	20008f20 	.word	0x20008f20

08008888 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b088      	sub	sp, #32
 800888c:	af02      	add	r7, sp, #8
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008892:	4b23      	ldr	r3, [pc, #140]	@ (8008920 <prvProcessExpiredTimer+0x98>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	3304      	adds	r3, #4
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7fe fa5d 	bl	8006d60 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088ac:	f003 0304 	and.w	r3, r3, #4
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d023      	beq.n	80088fc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	699a      	ldr	r2, [r3, #24]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	18d1      	adds	r1, r2, r3
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	683a      	ldr	r2, [r7, #0]
 80088c0:	6978      	ldr	r0, [r7, #20]
 80088c2:	f000 f8d5 	bl	8008a70 <prvInsertTimerInActiveList>
 80088c6:	4603      	mov	r3, r0
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d020      	beq.n	800890e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088cc:	2300      	movs	r3, #0
 80088ce:	9300      	str	r3, [sp, #0]
 80088d0:	2300      	movs	r3, #0
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	2100      	movs	r1, #0
 80088d6:	6978      	ldr	r0, [r7, #20]
 80088d8:	f7ff ff88 	bl	80087ec <xTimerGenericCommand>
 80088dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d114      	bne.n	800890e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80088e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e8:	f383 8811 	msr	BASEPRI, r3
 80088ec:	f3bf 8f6f 	isb	sy
 80088f0:	f3bf 8f4f 	dsb	sy
 80088f4:	60fb      	str	r3, [r7, #12]
}
 80088f6:	bf00      	nop
 80088f8:	bf00      	nop
 80088fa:	e7fd      	b.n	80088f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008902:	f023 0301 	bic.w	r3, r3, #1
 8008906:	b2da      	uxtb	r2, r3
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	6a1b      	ldr	r3, [r3, #32]
 8008912:	6978      	ldr	r0, [r7, #20]
 8008914:	4798      	blx	r3
}
 8008916:	bf00      	nop
 8008918:	3718      	adds	r7, #24
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	20008f18 	.word	0x20008f18

08008924 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800892c:	f107 0308 	add.w	r3, r7, #8
 8008930:	4618      	mov	r0, r3
 8008932:	f000 f859 	bl	80089e8 <prvGetNextExpireTime>
 8008936:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	4619      	mov	r1, r3
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f000 f805 	bl	800894c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008942:	f000 f8d7 	bl	8008af4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008946:	bf00      	nop
 8008948:	e7f0      	b.n	800892c <prvTimerTask+0x8>
	...

0800894c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008956:	f7ff fa29 	bl	8007dac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800895a:	f107 0308 	add.w	r3, r7, #8
 800895e:	4618      	mov	r0, r3
 8008960:	f000 f866 	bl	8008a30 <prvSampleTimeNow>
 8008964:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d130      	bne.n	80089ce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d10a      	bne.n	8008988 <prvProcessTimerOrBlockTask+0x3c>
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	429a      	cmp	r2, r3
 8008978:	d806      	bhi.n	8008988 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800897a:	f7ff fa25 	bl	8007dc8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800897e:	68f9      	ldr	r1, [r7, #12]
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f7ff ff81 	bl	8008888 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008986:	e024      	b.n	80089d2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d008      	beq.n	80089a0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800898e:	4b13      	ldr	r3, [pc, #76]	@ (80089dc <prvProcessTimerOrBlockTask+0x90>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d101      	bne.n	800899c <prvProcessTimerOrBlockTask+0x50>
 8008998:	2301      	movs	r3, #1
 800899a:	e000      	b.n	800899e <prvProcessTimerOrBlockTask+0x52>
 800899c:	2300      	movs	r3, #0
 800899e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80089a0:	4b0f      	ldr	r3, [pc, #60]	@ (80089e0 <prvProcessTimerOrBlockTask+0x94>)
 80089a2:	6818      	ldr	r0, [r3, #0]
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	683a      	ldr	r2, [r7, #0]
 80089ac:	4619      	mov	r1, r3
 80089ae:	f7fe fec7 	bl	8007740 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80089b2:	f7ff fa09 	bl	8007dc8 <xTaskResumeAll>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10a      	bne.n	80089d2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80089bc:	4b09      	ldr	r3, [pc, #36]	@ (80089e4 <prvProcessTimerOrBlockTask+0x98>)
 80089be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089c2:	601a      	str	r2, [r3, #0]
 80089c4:	f3bf 8f4f 	dsb	sy
 80089c8:	f3bf 8f6f 	isb	sy
}
 80089cc:	e001      	b.n	80089d2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80089ce:	f7ff f9fb 	bl	8007dc8 <xTaskResumeAll>
}
 80089d2:	bf00      	nop
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	20008f1c 	.word	0x20008f1c
 80089e0:	20008f20 	.word	0x20008f20
 80089e4:	e000ed04 	.word	0xe000ed04

080089e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80089e8:	b480      	push	{r7}
 80089ea:	b085      	sub	sp, #20
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80089f0:	4b0e      	ldr	r3, [pc, #56]	@ (8008a2c <prvGetNextExpireTime+0x44>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d101      	bne.n	80089fe <prvGetNextExpireTime+0x16>
 80089fa:	2201      	movs	r2, #1
 80089fc:	e000      	b.n	8008a00 <prvGetNextExpireTime+0x18>
 80089fe:	2200      	movs	r2, #0
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d105      	bne.n	8008a18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a0c:	4b07      	ldr	r3, [pc, #28]	@ (8008a2c <prvGetNextExpireTime+0x44>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	60fb      	str	r3, [r7, #12]
 8008a16:	e001      	b.n	8008a1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3714      	adds	r7, #20
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop
 8008a2c:	20008f18 	.word	0x20008f18

08008a30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008a38:	f7ff fa64 	bl	8007f04 <xTaskGetTickCount>
 8008a3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a6c <prvSampleTimeNow+0x3c>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d205      	bcs.n	8008a54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008a48:	f000 f93a 	bl	8008cc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	601a      	str	r2, [r3, #0]
 8008a52:	e002      	b.n	8008a5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2200      	movs	r2, #0
 8008a58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008a5a:	4a04      	ldr	r2, [pc, #16]	@ (8008a6c <prvSampleTimeNow+0x3c>)
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008a60:	68fb      	ldr	r3, [r7, #12]
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	20008f28 	.word	0x20008f28

08008a70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b086      	sub	sp, #24
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
 8008a7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	68fa      	ldr	r2, [r7, #12]
 8008a8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008a8e:	68ba      	ldr	r2, [r7, #8]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d812      	bhi.n	8008abc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a96:	687a      	ldr	r2, [r7, #4]
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	1ad2      	subs	r2, r2, r3
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	699b      	ldr	r3, [r3, #24]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d302      	bcc.n	8008aaa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	617b      	str	r3, [r7, #20]
 8008aa8:	e01b      	b.n	8008ae2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008aaa:	4b10      	ldr	r3, [pc, #64]	@ (8008aec <prvInsertTimerInActiveList+0x7c>)
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	3304      	adds	r3, #4
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	4610      	mov	r0, r2
 8008ab6:	f7fe f91a 	bl	8006cee <vListInsert>
 8008aba:	e012      	b.n	8008ae2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d206      	bcs.n	8008ad2 <prvInsertTimerInActiveList+0x62>
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d302      	bcc.n	8008ad2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008acc:	2301      	movs	r3, #1
 8008ace:	617b      	str	r3, [r7, #20]
 8008ad0:	e007      	b.n	8008ae2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ad2:	4b07      	ldr	r3, [pc, #28]	@ (8008af0 <prvInsertTimerInActiveList+0x80>)
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	3304      	adds	r3, #4
 8008ada:	4619      	mov	r1, r3
 8008adc:	4610      	mov	r0, r2
 8008ade:	f7fe f906 	bl	8006cee <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008ae2:	697b      	ldr	r3, [r7, #20]
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3718      	adds	r7, #24
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	20008f1c 	.word	0x20008f1c
 8008af0:	20008f18 	.word	0x20008f18

08008af4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b08e      	sub	sp, #56	@ 0x38
 8008af8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008afa:	e0ce      	b.n	8008c9a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	da19      	bge.n	8008b36 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008b02:	1d3b      	adds	r3, r7, #4
 8008b04:	3304      	adds	r3, #4
 8008b06:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d10b      	bne.n	8008b26 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b12:	f383 8811 	msr	BASEPRI, r3
 8008b16:	f3bf 8f6f 	isb	sy
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	61fb      	str	r3, [r7, #28]
}
 8008b20:	bf00      	nop
 8008b22:	bf00      	nop
 8008b24:	e7fd      	b.n	8008b22 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b2c:	6850      	ldr	r0, [r2, #4]
 8008b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b30:	6892      	ldr	r2, [r2, #8]
 8008b32:	4611      	mov	r1, r2
 8008b34:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f2c0 80ae 	blt.w	8008c9a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b44:	695b      	ldr	r3, [r3, #20]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d004      	beq.n	8008b54 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4c:	3304      	adds	r3, #4
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7fe f906 	bl	8006d60 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b54:	463b      	mov	r3, r7
 8008b56:	4618      	mov	r0, r3
 8008b58:	f7ff ff6a 	bl	8008a30 <prvSampleTimeNow>
 8008b5c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2b09      	cmp	r3, #9
 8008b62:	f200 8097 	bhi.w	8008c94 <prvProcessReceivedCommands+0x1a0>
 8008b66:	a201      	add	r2, pc, #4	@ (adr r2, 8008b6c <prvProcessReceivedCommands+0x78>)
 8008b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b6c:	08008b95 	.word	0x08008b95
 8008b70:	08008b95 	.word	0x08008b95
 8008b74:	08008b95 	.word	0x08008b95
 8008b78:	08008c0b 	.word	0x08008c0b
 8008b7c:	08008c1f 	.word	0x08008c1f
 8008b80:	08008c6b 	.word	0x08008c6b
 8008b84:	08008b95 	.word	0x08008b95
 8008b88:	08008b95 	.word	0x08008b95
 8008b8c:	08008c0b 	.word	0x08008c0b
 8008b90:	08008c1f 	.word	0x08008c1f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b9a:	f043 0301 	orr.w	r3, r3, #1
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008ba6:	68ba      	ldr	r2, [r7, #8]
 8008ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	18d1      	adds	r1, r2, r3
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bb4:	f7ff ff5c 	bl	8008a70 <prvInsertTimerInActiveList>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d06c      	beq.n	8008c98 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc0:	6a1b      	ldr	r3, [r3, #32]
 8008bc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bcc:	f003 0304 	and.w	r3, r3, #4
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d061      	beq.n	8008c98 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008bd4:	68ba      	ldr	r2, [r7, #8]
 8008bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd8:	699b      	ldr	r3, [r3, #24]
 8008bda:	441a      	add	r2, r3
 8008bdc:	2300      	movs	r3, #0
 8008bde:	9300      	str	r3, [sp, #0]
 8008be0:	2300      	movs	r3, #0
 8008be2:	2100      	movs	r1, #0
 8008be4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008be6:	f7ff fe01 	bl	80087ec <xTimerGenericCommand>
 8008bea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008bec:	6a3b      	ldr	r3, [r7, #32]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d152      	bne.n	8008c98 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf6:	f383 8811 	msr	BASEPRI, r3
 8008bfa:	f3bf 8f6f 	isb	sy
 8008bfe:	f3bf 8f4f 	dsb	sy
 8008c02:	61bb      	str	r3, [r7, #24]
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop
 8008c08:	e7fd      	b.n	8008c06 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c10:	f023 0301 	bic.w	r3, r3, #1
 8008c14:	b2da      	uxtb	r2, r3
 8008c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c18:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c1c:	e03d      	b.n	8008c9a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c24:	f043 0301 	orr.w	r3, r3, #1
 8008c28:	b2da      	uxtb	r2, r3
 8008c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008c30:	68ba      	ldr	r2, [r7, #8]
 8008c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c34:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d10b      	bne.n	8008c56 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c42:	f383 8811 	msr	BASEPRI, r3
 8008c46:	f3bf 8f6f 	isb	sy
 8008c4a:	f3bf 8f4f 	dsb	sy
 8008c4e:	617b      	str	r3, [r7, #20]
}
 8008c50:	bf00      	nop
 8008c52:	bf00      	nop
 8008c54:	e7fd      	b.n	8008c52 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c58:	699a      	ldr	r2, [r3, #24]
 8008c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c5c:	18d1      	adds	r1, r2, r3
 8008c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c64:	f7ff ff04 	bl	8008a70 <prvInsertTimerInActiveList>
					break;
 8008c68:	e017      	b.n	8008c9a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c70:	f003 0302 	and.w	r3, r3, #2
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d103      	bne.n	8008c80 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008c78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c7a:	f000 fbe5 	bl	8009448 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008c7e:	e00c      	b.n	8008c9a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c86:	f023 0301 	bic.w	r3, r3, #1
 8008c8a:	b2da      	uxtb	r2, r3
 8008c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c92:	e002      	b.n	8008c9a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008c94:	bf00      	nop
 8008c96:	e000      	b.n	8008c9a <prvProcessReceivedCommands+0x1a6>
					break;
 8008c98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c9a:	4b08      	ldr	r3, [pc, #32]	@ (8008cbc <prvProcessReceivedCommands+0x1c8>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	1d39      	adds	r1, r7, #4
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f7fe fb30 	bl	8007308 <xQueueReceive>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	f47f af26 	bne.w	8008afc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008cb0:	bf00      	nop
 8008cb2:	bf00      	nop
 8008cb4:	3730      	adds	r7, #48	@ 0x30
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
 8008cba:	bf00      	nop
 8008cbc:	20008f20 	.word	0x20008f20

08008cc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b088      	sub	sp, #32
 8008cc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008cc6:	e049      	b.n	8008d5c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cc8:	4b2e      	ldr	r3, [pc, #184]	@ (8008d84 <prvSwitchTimerLists+0xc4>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	68db      	ldr	r3, [r3, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8008d84 <prvSwitchTimerLists+0xc4>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	68db      	ldr	r3, [r3, #12]
 8008cd8:	68db      	ldr	r3, [r3, #12]
 8008cda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	3304      	adds	r3, #4
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f7fe f83d 	bl	8006d60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cf4:	f003 0304 	and.w	r3, r3, #4
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d02f      	beq.n	8008d5c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	699b      	ldr	r3, [r3, #24]
 8008d00:	693a      	ldr	r2, [r7, #16]
 8008d02:	4413      	add	r3, r2
 8008d04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008d06:	68ba      	ldr	r2, [r7, #8]
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d90e      	bls.n	8008d2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	68ba      	ldr	r2, [r7, #8]
 8008d12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	68fa      	ldr	r2, [r7, #12]
 8008d18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8008d84 <prvSwitchTimerLists+0xc4>)
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	3304      	adds	r3, #4
 8008d22:	4619      	mov	r1, r3
 8008d24:	4610      	mov	r0, r2
 8008d26:	f7fd ffe2 	bl	8006cee <vListInsert>
 8008d2a:	e017      	b.n	8008d5c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	9300      	str	r3, [sp, #0]
 8008d30:	2300      	movs	r3, #0
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	2100      	movs	r1, #0
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f7ff fd58 	bl	80087ec <xTimerGenericCommand>
 8008d3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d10b      	bne.n	8008d5c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d48:	f383 8811 	msr	BASEPRI, r3
 8008d4c:	f3bf 8f6f 	isb	sy
 8008d50:	f3bf 8f4f 	dsb	sy
 8008d54:	603b      	str	r3, [r7, #0]
}
 8008d56:	bf00      	nop
 8008d58:	bf00      	nop
 8008d5a:	e7fd      	b.n	8008d58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d5c:	4b09      	ldr	r3, [pc, #36]	@ (8008d84 <prvSwitchTimerLists+0xc4>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1b0      	bne.n	8008cc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008d66:	4b07      	ldr	r3, [pc, #28]	@ (8008d84 <prvSwitchTimerLists+0xc4>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008d6c:	4b06      	ldr	r3, [pc, #24]	@ (8008d88 <prvSwitchTimerLists+0xc8>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a04      	ldr	r2, [pc, #16]	@ (8008d84 <prvSwitchTimerLists+0xc4>)
 8008d72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008d74:	4a04      	ldr	r2, [pc, #16]	@ (8008d88 <prvSwitchTimerLists+0xc8>)
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	6013      	str	r3, [r2, #0]
}
 8008d7a:	bf00      	nop
 8008d7c:	3718      	adds	r7, #24
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	bf00      	nop
 8008d84:	20008f18 	.word	0x20008f18
 8008d88:	20008f1c 	.word	0x20008f1c

08008d8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008d92:	f000 f969 	bl	8009068 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008d96:	4b15      	ldr	r3, [pc, #84]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d120      	bne.n	8008de0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008d9e:	4814      	ldr	r0, [pc, #80]	@ (8008df0 <prvCheckForValidListAndQueue+0x64>)
 8008da0:	f7fd ff54 	bl	8006c4c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008da4:	4813      	ldr	r0, [pc, #76]	@ (8008df4 <prvCheckForValidListAndQueue+0x68>)
 8008da6:	f7fd ff51 	bl	8006c4c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008daa:	4b13      	ldr	r3, [pc, #76]	@ (8008df8 <prvCheckForValidListAndQueue+0x6c>)
 8008dac:	4a10      	ldr	r2, [pc, #64]	@ (8008df0 <prvCheckForValidListAndQueue+0x64>)
 8008dae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008db0:	4b12      	ldr	r3, [pc, #72]	@ (8008dfc <prvCheckForValidListAndQueue+0x70>)
 8008db2:	4a10      	ldr	r2, [pc, #64]	@ (8008df4 <prvCheckForValidListAndQueue+0x68>)
 8008db4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008db6:	2300      	movs	r3, #0
 8008db8:	9300      	str	r3, [sp, #0]
 8008dba:	4b11      	ldr	r3, [pc, #68]	@ (8008e00 <prvCheckForValidListAndQueue+0x74>)
 8008dbc:	4a11      	ldr	r2, [pc, #68]	@ (8008e04 <prvCheckForValidListAndQueue+0x78>)
 8008dbe:	2110      	movs	r1, #16
 8008dc0:	200a      	movs	r0, #10
 8008dc2:	f7fe f861 	bl	8006e88 <xQueueGenericCreateStatic>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	4a08      	ldr	r2, [pc, #32]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008dca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008dcc:	4b07      	ldr	r3, [pc, #28]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d005      	beq.n	8008de0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008dd4:	4b05      	ldr	r3, [pc, #20]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	490b      	ldr	r1, [pc, #44]	@ (8008e08 <prvCheckForValidListAndQueue+0x7c>)
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f7fe fc86 	bl	80076ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008de0:	f000 f974 	bl	80090cc <vPortExitCritical>
}
 8008de4:	bf00      	nop
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	20008f20 	.word	0x20008f20
 8008df0:	20008ef0 	.word	0x20008ef0
 8008df4:	20008f04 	.word	0x20008f04
 8008df8:	20008f18 	.word	0x20008f18
 8008dfc:	20008f1c 	.word	0x20008f1c
 8008e00:	20008fcc 	.word	0x20008fcc
 8008e04:	20008f2c 	.word	0x20008f2c
 8008e08:	0800ad64 	.word	0x0800ad64

08008e0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	3b04      	subs	r3, #4
 8008e1c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008e24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	3b04      	subs	r3, #4
 8008e2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f023 0201 	bic.w	r2, r3, #1
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	3b04      	subs	r3, #4
 8008e3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8008e70 <pxPortInitialiseStack+0x64>)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	3b14      	subs	r3, #20
 8008e46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3b04      	subs	r3, #4
 8008e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f06f 0202 	mvn.w	r2, #2
 8008e5a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	3b20      	subs	r3, #32
 8008e60:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008e62:	68fb      	ldr	r3, [r7, #12]
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3714      	adds	r7, #20
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr
 8008e70:	08008e75 	.word	0x08008e75

08008e74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008e7e:	4b13      	ldr	r3, [pc, #76]	@ (8008ecc <prvTaskExitError+0x58>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e86:	d00b      	beq.n	8008ea0 <prvTaskExitError+0x2c>
	__asm volatile
 8008e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e8c:	f383 8811 	msr	BASEPRI, r3
 8008e90:	f3bf 8f6f 	isb	sy
 8008e94:	f3bf 8f4f 	dsb	sy
 8008e98:	60fb      	str	r3, [r7, #12]
}
 8008e9a:	bf00      	nop
 8008e9c:	bf00      	nop
 8008e9e:	e7fd      	b.n	8008e9c <prvTaskExitError+0x28>
	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	60bb      	str	r3, [r7, #8]
}
 8008eb2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008eb4:	bf00      	nop
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d0fc      	beq.n	8008eb6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ebc:	bf00      	nop
 8008ebe:	bf00      	nop
 8008ec0:	3714      	adds	r7, #20
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr
 8008eca:	bf00      	nop
 8008ecc:	2000001c 	.word	0x2000001c

08008ed0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ed0:	4b07      	ldr	r3, [pc, #28]	@ (8008ef0 <pxCurrentTCBConst2>)
 8008ed2:	6819      	ldr	r1, [r3, #0]
 8008ed4:	6808      	ldr	r0, [r1, #0]
 8008ed6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eda:	f380 8809 	msr	PSP, r0
 8008ede:	f3bf 8f6f 	isb	sy
 8008ee2:	f04f 0000 	mov.w	r0, #0
 8008ee6:	f380 8811 	msr	BASEPRI, r0
 8008eea:	4770      	bx	lr
 8008eec:	f3af 8000 	nop.w

08008ef0 <pxCurrentTCBConst2>:
 8008ef0:	200089f0 	.word	0x200089f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop

08008ef8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008ef8:	4808      	ldr	r0, [pc, #32]	@ (8008f1c <prvPortStartFirstTask+0x24>)
 8008efa:	6800      	ldr	r0, [r0, #0]
 8008efc:	6800      	ldr	r0, [r0, #0]
 8008efe:	f380 8808 	msr	MSP, r0
 8008f02:	f04f 0000 	mov.w	r0, #0
 8008f06:	f380 8814 	msr	CONTROL, r0
 8008f0a:	b662      	cpsie	i
 8008f0c:	b661      	cpsie	f
 8008f0e:	f3bf 8f4f 	dsb	sy
 8008f12:	f3bf 8f6f 	isb	sy
 8008f16:	df00      	svc	0
 8008f18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f1a:	bf00      	nop
 8008f1c:	e000ed08 	.word	0xe000ed08

08008f20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b086      	sub	sp, #24
 8008f24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008f26:	4b47      	ldr	r3, [pc, #284]	@ (8009044 <xPortStartScheduler+0x124>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a47      	ldr	r2, [pc, #284]	@ (8009048 <xPortStartScheduler+0x128>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d10b      	bne.n	8008f48 <xPortStartScheduler+0x28>
	__asm volatile
 8008f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f34:	f383 8811 	msr	BASEPRI, r3
 8008f38:	f3bf 8f6f 	isb	sy
 8008f3c:	f3bf 8f4f 	dsb	sy
 8008f40:	60fb      	str	r3, [r7, #12]
}
 8008f42:	bf00      	nop
 8008f44:	bf00      	nop
 8008f46:	e7fd      	b.n	8008f44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008f48:	4b3e      	ldr	r3, [pc, #248]	@ (8009044 <xPortStartScheduler+0x124>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a3f      	ldr	r2, [pc, #252]	@ (800904c <xPortStartScheduler+0x12c>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d10b      	bne.n	8008f6a <xPortStartScheduler+0x4a>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	613b      	str	r3, [r7, #16]
}
 8008f64:	bf00      	nop
 8008f66:	bf00      	nop
 8008f68:	e7fd      	b.n	8008f66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f6a:	4b39      	ldr	r3, [pc, #228]	@ (8009050 <xPortStartScheduler+0x130>)
 8008f6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	b2db      	uxtb	r3, r3
 8008f74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	22ff      	movs	r2, #255	@ 0xff
 8008f7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f84:	78fb      	ldrb	r3, [r7, #3]
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	4b31      	ldr	r3, [pc, #196]	@ (8009054 <xPortStartScheduler+0x134>)
 8008f90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f92:	4b31      	ldr	r3, [pc, #196]	@ (8009058 <xPortStartScheduler+0x138>)
 8008f94:	2207      	movs	r2, #7
 8008f96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f98:	e009      	b.n	8008fae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8009058 <xPortStartScheduler+0x138>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fa2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008fa4:	78fb      	ldrb	r3, [r7, #3]
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	005b      	lsls	r3, r3, #1
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fae:	78fb      	ldrb	r3, [r7, #3]
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fb6:	2b80      	cmp	r3, #128	@ 0x80
 8008fb8:	d0ef      	beq.n	8008f9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008fba:	4b27      	ldr	r3, [pc, #156]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f1c3 0307 	rsb	r3, r3, #7
 8008fc2:	2b04      	cmp	r3, #4
 8008fc4:	d00b      	beq.n	8008fde <xPortStartScheduler+0xbe>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	60bb      	str	r3, [r7, #8]
}
 8008fd8:	bf00      	nop
 8008fda:	bf00      	nop
 8008fdc:	e7fd      	b.n	8008fda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008fde:	4b1e      	ldr	r3, [pc, #120]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	021b      	lsls	r3, r3, #8
 8008fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fe6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ff0:	4a19      	ldr	r2, [pc, #100]	@ (8009058 <xPortStartScheduler+0x138>)
 8008ff2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	b2da      	uxtb	r2, r3
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008ffc:	4b17      	ldr	r3, [pc, #92]	@ (800905c <xPortStartScheduler+0x13c>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a16      	ldr	r2, [pc, #88]	@ (800905c <xPortStartScheduler+0x13c>)
 8009002:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009006:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009008:	4b14      	ldr	r3, [pc, #80]	@ (800905c <xPortStartScheduler+0x13c>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a13      	ldr	r2, [pc, #76]	@ (800905c <xPortStartScheduler+0x13c>)
 800900e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009012:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009014:	f000 f8da 	bl	80091cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009018:	4b11      	ldr	r3, [pc, #68]	@ (8009060 <xPortStartScheduler+0x140>)
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800901e:	f000 f8f9 	bl	8009214 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009022:	4b10      	ldr	r3, [pc, #64]	@ (8009064 <xPortStartScheduler+0x144>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a0f      	ldr	r2, [pc, #60]	@ (8009064 <xPortStartScheduler+0x144>)
 8009028:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800902c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800902e:	f7ff ff63 	bl	8008ef8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009032:	f7ff f831 	bl	8008098 <vTaskSwitchContext>
	prvTaskExitError();
 8009036:	f7ff ff1d 	bl	8008e74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3718      	adds	r7, #24
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	e000ed00 	.word	0xe000ed00
 8009048:	410fc271 	.word	0x410fc271
 800904c:	410fc270 	.word	0x410fc270
 8009050:	e000e400 	.word	0xe000e400
 8009054:	2000901c 	.word	0x2000901c
 8009058:	20009020 	.word	0x20009020
 800905c:	e000ed20 	.word	0xe000ed20
 8009060:	2000001c 	.word	0x2000001c
 8009064:	e000ef34 	.word	0xe000ef34

08009068 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
	__asm volatile
 800906e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	607b      	str	r3, [r7, #4]
}
 8009080:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009082:	4b10      	ldr	r3, [pc, #64]	@ (80090c4 <vPortEnterCritical+0x5c>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	3301      	adds	r3, #1
 8009088:	4a0e      	ldr	r2, [pc, #56]	@ (80090c4 <vPortEnterCritical+0x5c>)
 800908a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800908c:	4b0d      	ldr	r3, [pc, #52]	@ (80090c4 <vPortEnterCritical+0x5c>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d110      	bne.n	80090b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009094:	4b0c      	ldr	r3, [pc, #48]	@ (80090c8 <vPortEnterCritical+0x60>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	b2db      	uxtb	r3, r3
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00b      	beq.n	80090b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800909e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	603b      	str	r3, [r7, #0]
}
 80090b0:	bf00      	nop
 80090b2:	bf00      	nop
 80090b4:	e7fd      	b.n	80090b2 <vPortEnterCritical+0x4a>
	}
}
 80090b6:	bf00      	nop
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	2000001c 	.word	0x2000001c
 80090c8:	e000ed04 	.word	0xe000ed04

080090cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80090d2:	4b12      	ldr	r3, [pc, #72]	@ (800911c <vPortExitCritical+0x50>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10b      	bne.n	80090f2 <vPortExitCritical+0x26>
	__asm volatile
 80090da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090de:	f383 8811 	msr	BASEPRI, r3
 80090e2:	f3bf 8f6f 	isb	sy
 80090e6:	f3bf 8f4f 	dsb	sy
 80090ea:	607b      	str	r3, [r7, #4]
}
 80090ec:	bf00      	nop
 80090ee:	bf00      	nop
 80090f0:	e7fd      	b.n	80090ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80090f2:	4b0a      	ldr	r3, [pc, #40]	@ (800911c <vPortExitCritical+0x50>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	3b01      	subs	r3, #1
 80090f8:	4a08      	ldr	r2, [pc, #32]	@ (800911c <vPortExitCritical+0x50>)
 80090fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80090fc:	4b07      	ldr	r3, [pc, #28]	@ (800911c <vPortExitCritical+0x50>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d105      	bne.n	8009110 <vPortExitCritical+0x44>
 8009104:	2300      	movs	r3, #0
 8009106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	f383 8811 	msr	BASEPRI, r3
}
 800910e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009110:	bf00      	nop
 8009112:	370c      	adds	r7, #12
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr
 800911c:	2000001c 	.word	0x2000001c

08009120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009120:	f3ef 8009 	mrs	r0, PSP
 8009124:	f3bf 8f6f 	isb	sy
 8009128:	4b15      	ldr	r3, [pc, #84]	@ (8009180 <pxCurrentTCBConst>)
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	f01e 0f10 	tst.w	lr, #16
 8009130:	bf08      	it	eq
 8009132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913a:	6010      	str	r0, [r2, #0]
 800913c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009140:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009144:	f380 8811 	msr	BASEPRI, r0
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	f7fe ffa2 	bl	8008098 <vTaskSwitchContext>
 8009154:	f04f 0000 	mov.w	r0, #0
 8009158:	f380 8811 	msr	BASEPRI, r0
 800915c:	bc09      	pop	{r0, r3}
 800915e:	6819      	ldr	r1, [r3, #0]
 8009160:	6808      	ldr	r0, [r1, #0]
 8009162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009166:	f01e 0f10 	tst.w	lr, #16
 800916a:	bf08      	it	eq
 800916c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009170:	f380 8809 	msr	PSP, r0
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	f3af 8000 	nop.w

08009180 <pxCurrentTCBConst>:
 8009180:	200089f0 	.word	0x200089f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009184:	bf00      	nop
 8009186:	bf00      	nop

08009188 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	607b      	str	r3, [r7, #4]
}
 80091a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80091a2:	f7fe febf 	bl	8007f24 <xTaskIncrementTick>
 80091a6:	4603      	mov	r3, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d003      	beq.n	80091b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80091ac:	4b06      	ldr	r3, [pc, #24]	@ (80091c8 <xPortSysTickHandler+0x40>)
 80091ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	2300      	movs	r3, #0
 80091b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	f383 8811 	msr	BASEPRI, r3
}
 80091be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80091c0:	bf00      	nop
 80091c2:	3708      	adds	r7, #8
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd80      	pop	{r7, pc}
 80091c8:	e000ed04 	.word	0xe000ed04

080091cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80091cc:	b480      	push	{r7}
 80091ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80091d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009200 <vPortSetupTimerInterrupt+0x34>)
 80091d2:	2200      	movs	r2, #0
 80091d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80091d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009204 <vPortSetupTimerInterrupt+0x38>)
 80091d8:	2200      	movs	r2, #0
 80091da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80091dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009208 <vPortSetupTimerInterrupt+0x3c>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a0a      	ldr	r2, [pc, #40]	@ (800920c <vPortSetupTimerInterrupt+0x40>)
 80091e2:	fba2 2303 	umull	r2, r3, r2, r3
 80091e6:	099b      	lsrs	r3, r3, #6
 80091e8:	4a09      	ldr	r2, [pc, #36]	@ (8009210 <vPortSetupTimerInterrupt+0x44>)
 80091ea:	3b01      	subs	r3, #1
 80091ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80091ee:	4b04      	ldr	r3, [pc, #16]	@ (8009200 <vPortSetupTimerInterrupt+0x34>)
 80091f0:	2207      	movs	r2, #7
 80091f2:	601a      	str	r2, [r3, #0]
}
 80091f4:	bf00      	nop
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop
 8009200:	e000e010 	.word	0xe000e010
 8009204:	e000e018 	.word	0xe000e018
 8009208:	20000010 	.word	0x20000010
 800920c:	10624dd3 	.word	0x10624dd3
 8009210:	e000e014 	.word	0xe000e014

08009214 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009214:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009224 <vPortEnableVFP+0x10>
 8009218:	6801      	ldr	r1, [r0, #0]
 800921a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800921e:	6001      	str	r1, [r0, #0]
 8009220:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009222:	bf00      	nop
 8009224:	e000ed88 	.word	0xe000ed88

08009228 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800922e:	f3ef 8305 	mrs	r3, IPSR
 8009232:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2b0f      	cmp	r3, #15
 8009238:	d915      	bls.n	8009266 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800923a:	4a18      	ldr	r2, [pc, #96]	@ (800929c <vPortValidateInterruptPriority+0x74>)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	4413      	add	r3, r2
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009244:	4b16      	ldr	r3, [pc, #88]	@ (80092a0 <vPortValidateInterruptPriority+0x78>)
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	7afa      	ldrb	r2, [r7, #11]
 800924a:	429a      	cmp	r2, r3
 800924c:	d20b      	bcs.n	8009266 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800924e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009252:	f383 8811 	msr	BASEPRI, r3
 8009256:	f3bf 8f6f 	isb	sy
 800925a:	f3bf 8f4f 	dsb	sy
 800925e:	607b      	str	r3, [r7, #4]
}
 8009260:	bf00      	nop
 8009262:	bf00      	nop
 8009264:	e7fd      	b.n	8009262 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009266:	4b0f      	ldr	r3, [pc, #60]	@ (80092a4 <vPortValidateInterruptPriority+0x7c>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800926e:	4b0e      	ldr	r3, [pc, #56]	@ (80092a8 <vPortValidateInterruptPriority+0x80>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	429a      	cmp	r2, r3
 8009274:	d90b      	bls.n	800928e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927a:	f383 8811 	msr	BASEPRI, r3
 800927e:	f3bf 8f6f 	isb	sy
 8009282:	f3bf 8f4f 	dsb	sy
 8009286:	603b      	str	r3, [r7, #0]
}
 8009288:	bf00      	nop
 800928a:	bf00      	nop
 800928c:	e7fd      	b.n	800928a <vPortValidateInterruptPriority+0x62>
	}
 800928e:	bf00      	nop
 8009290:	3714      	adds	r7, #20
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	e000e3f0 	.word	0xe000e3f0
 80092a0:	2000901c 	.word	0x2000901c
 80092a4:	e000ed0c 	.word	0xe000ed0c
 80092a8:	20009020 	.word	0x20009020

080092ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b08a      	sub	sp, #40	@ 0x28
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80092b4:	2300      	movs	r3, #0
 80092b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80092b8:	f7fe fd78 	bl	8007dac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80092bc:	4b5c      	ldr	r3, [pc, #368]	@ (8009430 <pvPortMalloc+0x184>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d101      	bne.n	80092c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80092c4:	f000 f924 	bl	8009510 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80092c8:	4b5a      	ldr	r3, [pc, #360]	@ (8009434 <pvPortMalloc+0x188>)
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	4013      	ands	r3, r2
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f040 8095 	bne.w	8009400 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d01e      	beq.n	800931a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80092dc:	2208      	movs	r2, #8
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4413      	add	r3, r2
 80092e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f003 0307 	and.w	r3, r3, #7
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d015      	beq.n	800931a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f023 0307 	bic.w	r3, r3, #7
 80092f4:	3308      	adds	r3, #8
 80092f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f003 0307 	and.w	r3, r3, #7
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d00b      	beq.n	800931a <pvPortMalloc+0x6e>
	__asm volatile
 8009302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009306:	f383 8811 	msr	BASEPRI, r3
 800930a:	f3bf 8f6f 	isb	sy
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	617b      	str	r3, [r7, #20]
}
 8009314:	bf00      	nop
 8009316:	bf00      	nop
 8009318:	e7fd      	b.n	8009316 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d06f      	beq.n	8009400 <pvPortMalloc+0x154>
 8009320:	4b45      	ldr	r3, [pc, #276]	@ (8009438 <pvPortMalloc+0x18c>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	429a      	cmp	r2, r3
 8009328:	d86a      	bhi.n	8009400 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800932a:	4b44      	ldr	r3, [pc, #272]	@ (800943c <pvPortMalloc+0x190>)
 800932c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800932e:	4b43      	ldr	r3, [pc, #268]	@ (800943c <pvPortMalloc+0x190>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009334:	e004      	b.n	8009340 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009338:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800933a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	429a      	cmp	r2, r3
 8009348:	d903      	bls.n	8009352 <pvPortMalloc+0xa6>
 800934a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1f1      	bne.n	8009336 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009352:	4b37      	ldr	r3, [pc, #220]	@ (8009430 <pvPortMalloc+0x184>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009358:	429a      	cmp	r2, r3
 800935a:	d051      	beq.n	8009400 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800935c:	6a3b      	ldr	r3, [r7, #32]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2208      	movs	r2, #8
 8009362:	4413      	add	r3, r2
 8009364:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	6a3b      	ldr	r3, [r7, #32]
 800936c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800936e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009370:	685a      	ldr	r2, [r3, #4]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	1ad2      	subs	r2, r2, r3
 8009376:	2308      	movs	r3, #8
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	429a      	cmp	r2, r3
 800937c:	d920      	bls.n	80093c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800937e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	4413      	add	r3, r2
 8009384:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	f003 0307 	and.w	r3, r3, #7
 800938c:	2b00      	cmp	r3, #0
 800938e:	d00b      	beq.n	80093a8 <pvPortMalloc+0xfc>
	__asm volatile
 8009390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	613b      	str	r3, [r7, #16]
}
 80093a2:	bf00      	nop
 80093a4:	bf00      	nop
 80093a6:	e7fd      	b.n	80093a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80093a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093aa:	685a      	ldr	r2, [r3, #4]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	1ad2      	subs	r2, r2, r3
 80093b0:	69bb      	ldr	r3, [r7, #24]
 80093b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80093b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80093ba:	69b8      	ldr	r0, [r7, #24]
 80093bc:	f000 f90a 	bl	80095d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80093c0:	4b1d      	ldr	r3, [pc, #116]	@ (8009438 <pvPortMalloc+0x18c>)
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009438 <pvPortMalloc+0x18c>)
 80093cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80093ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009438 <pvPortMalloc+0x18c>)
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	4b1b      	ldr	r3, [pc, #108]	@ (8009440 <pvPortMalloc+0x194>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d203      	bcs.n	80093e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80093da:	4b17      	ldr	r3, [pc, #92]	@ (8009438 <pvPortMalloc+0x18c>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a18      	ldr	r2, [pc, #96]	@ (8009440 <pvPortMalloc+0x194>)
 80093e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80093e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e4:	685a      	ldr	r2, [r3, #4]
 80093e6:	4b13      	ldr	r3, [pc, #76]	@ (8009434 <pvPortMalloc+0x188>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	431a      	orrs	r2, r3
 80093ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80093f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80093f6:	4b13      	ldr	r3, [pc, #76]	@ (8009444 <pvPortMalloc+0x198>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	3301      	adds	r3, #1
 80093fc:	4a11      	ldr	r2, [pc, #68]	@ (8009444 <pvPortMalloc+0x198>)
 80093fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009400:	f7fe fce2 	bl	8007dc8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009404:	69fb      	ldr	r3, [r7, #28]
 8009406:	f003 0307 	and.w	r3, r3, #7
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00b      	beq.n	8009426 <pvPortMalloc+0x17a>
	__asm volatile
 800940e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009412:	f383 8811 	msr	BASEPRI, r3
 8009416:	f3bf 8f6f 	isb	sy
 800941a:	f3bf 8f4f 	dsb	sy
 800941e:	60fb      	str	r3, [r7, #12]
}
 8009420:	bf00      	nop
 8009422:	bf00      	nop
 8009424:	e7fd      	b.n	8009422 <pvPortMalloc+0x176>
	return pvReturn;
 8009426:	69fb      	ldr	r3, [r7, #28]
}
 8009428:	4618      	mov	r0, r3
 800942a:	3728      	adds	r7, #40	@ 0x28
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	2000cc2c 	.word	0x2000cc2c
 8009434:	2000cc40 	.word	0x2000cc40
 8009438:	2000cc30 	.word	0x2000cc30
 800943c:	2000cc24 	.word	0x2000cc24
 8009440:	2000cc34 	.word	0x2000cc34
 8009444:	2000cc38 	.word	0x2000cc38

08009448 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b086      	sub	sp, #24
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d04f      	beq.n	80094fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800945a:	2308      	movs	r3, #8
 800945c:	425b      	negs	r3, r3
 800945e:	697a      	ldr	r2, [r7, #20]
 8009460:	4413      	add	r3, r2
 8009462:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	4b25      	ldr	r3, [pc, #148]	@ (8009504 <vPortFree+0xbc>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4013      	ands	r3, r2
 8009472:	2b00      	cmp	r3, #0
 8009474:	d10b      	bne.n	800948e <vPortFree+0x46>
	__asm volatile
 8009476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947a:	f383 8811 	msr	BASEPRI, r3
 800947e:	f3bf 8f6f 	isb	sy
 8009482:	f3bf 8f4f 	dsb	sy
 8009486:	60fb      	str	r3, [r7, #12]
}
 8009488:	bf00      	nop
 800948a:	bf00      	nop
 800948c:	e7fd      	b.n	800948a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d00b      	beq.n	80094ae <vPortFree+0x66>
	__asm volatile
 8009496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949a:	f383 8811 	msr	BASEPRI, r3
 800949e:	f3bf 8f6f 	isb	sy
 80094a2:	f3bf 8f4f 	dsb	sy
 80094a6:	60bb      	str	r3, [r7, #8]
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	e7fd      	b.n	80094aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	685a      	ldr	r2, [r3, #4]
 80094b2:	4b14      	ldr	r3, [pc, #80]	@ (8009504 <vPortFree+0xbc>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4013      	ands	r3, r2
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d01e      	beq.n	80094fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d11a      	bne.n	80094fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	685a      	ldr	r2, [r3, #4]
 80094c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009504 <vPortFree+0xbc>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	43db      	mvns	r3, r3
 80094ce:	401a      	ands	r2, r3
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80094d4:	f7fe fc6a 	bl	8007dac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009508 <vPortFree+0xc0>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4413      	add	r3, r2
 80094e2:	4a09      	ldr	r2, [pc, #36]	@ (8009508 <vPortFree+0xc0>)
 80094e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80094e6:	6938      	ldr	r0, [r7, #16]
 80094e8:	f000 f874 	bl	80095d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80094ec:	4b07      	ldr	r3, [pc, #28]	@ (800950c <vPortFree+0xc4>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	3301      	adds	r3, #1
 80094f2:	4a06      	ldr	r2, [pc, #24]	@ (800950c <vPortFree+0xc4>)
 80094f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80094f6:	f7fe fc67 	bl	8007dc8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80094fa:	bf00      	nop
 80094fc:	3718      	adds	r7, #24
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	2000cc40 	.word	0x2000cc40
 8009508:	2000cc30 	.word	0x2000cc30
 800950c:	2000cc3c 	.word	0x2000cc3c

08009510 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009510:	b480      	push	{r7}
 8009512:	b085      	sub	sp, #20
 8009514:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009516:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800951a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800951c:	4b27      	ldr	r3, [pc, #156]	@ (80095bc <prvHeapInit+0xac>)
 800951e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f003 0307 	and.w	r3, r3, #7
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00c      	beq.n	8009544 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	3307      	adds	r3, #7
 800952e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f023 0307 	bic.w	r3, r3, #7
 8009536:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009538:	68ba      	ldr	r2, [r7, #8]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	1ad3      	subs	r3, r2, r3
 800953e:	4a1f      	ldr	r2, [pc, #124]	@ (80095bc <prvHeapInit+0xac>)
 8009540:	4413      	add	r3, r2
 8009542:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009548:	4a1d      	ldr	r2, [pc, #116]	@ (80095c0 <prvHeapInit+0xb0>)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800954e:	4b1c      	ldr	r3, [pc, #112]	@ (80095c0 <prvHeapInit+0xb0>)
 8009550:	2200      	movs	r2, #0
 8009552:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68ba      	ldr	r2, [r7, #8]
 8009558:	4413      	add	r3, r2
 800955a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800955c:	2208      	movs	r2, #8
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	1a9b      	subs	r3, r3, r2
 8009562:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f023 0307 	bic.w	r3, r3, #7
 800956a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	4a15      	ldr	r2, [pc, #84]	@ (80095c4 <prvHeapInit+0xb4>)
 8009570:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009572:	4b14      	ldr	r3, [pc, #80]	@ (80095c4 <prvHeapInit+0xb4>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2200      	movs	r2, #0
 8009578:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800957a:	4b12      	ldr	r3, [pc, #72]	@ (80095c4 <prvHeapInit+0xb4>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2200      	movs	r2, #0
 8009580:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	1ad2      	subs	r2, r2, r3
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009590:	4b0c      	ldr	r3, [pc, #48]	@ (80095c4 <prvHeapInit+0xb4>)
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	4a0a      	ldr	r2, [pc, #40]	@ (80095c8 <prvHeapInit+0xb8>)
 800959e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	4a09      	ldr	r2, [pc, #36]	@ (80095cc <prvHeapInit+0xbc>)
 80095a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80095a8:	4b09      	ldr	r3, [pc, #36]	@ (80095d0 <prvHeapInit+0xc0>)
 80095aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80095ae:	601a      	str	r2, [r3, #0]
}
 80095b0:	bf00      	nop
 80095b2:	3714      	adds	r7, #20
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr
 80095bc:	20009024 	.word	0x20009024
 80095c0:	2000cc24 	.word	0x2000cc24
 80095c4:	2000cc2c 	.word	0x2000cc2c
 80095c8:	2000cc34 	.word	0x2000cc34
 80095cc:	2000cc30 	.word	0x2000cc30
 80095d0:	2000cc40 	.word	0x2000cc40

080095d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80095d4:	b480      	push	{r7}
 80095d6:	b085      	sub	sp, #20
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80095dc:	4b28      	ldr	r3, [pc, #160]	@ (8009680 <prvInsertBlockIntoFreeList+0xac>)
 80095de:	60fb      	str	r3, [r7, #12]
 80095e0:	e002      	b.n	80095e8 <prvInsertBlockIntoFreeList+0x14>
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	60fb      	str	r3, [r7, #12]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d8f7      	bhi.n	80095e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	4413      	add	r3, r2
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	429a      	cmp	r2, r3
 8009602:	d108      	bne.n	8009616 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	441a      	add	r2, r3
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	441a      	add	r2, r3
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	429a      	cmp	r2, r3
 8009628:	d118      	bne.n	800965c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	4b15      	ldr	r3, [pc, #84]	@ (8009684 <prvInsertBlockIntoFreeList+0xb0>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	429a      	cmp	r2, r3
 8009634:	d00d      	beq.n	8009652 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685a      	ldr	r2, [r3, #4]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	441a      	add	r2, r3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	601a      	str	r2, [r3, #0]
 8009650:	e008      	b.n	8009664 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009652:	4b0c      	ldr	r3, [pc, #48]	@ (8009684 <prvInsertBlockIntoFreeList+0xb0>)
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	601a      	str	r2, [r3, #0]
 800965a:	e003      	b.n	8009664 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	429a      	cmp	r2, r3
 800966a:	d002      	beq.n	8009672 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009672:	bf00      	nop
 8009674:	3714      	adds	r7, #20
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr
 800967e:	bf00      	nop
 8009680:	2000cc24 	.word	0x2000cc24
 8009684:	2000cc2c 	.word	0x2000cc2c

08009688 <srand>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	4b10      	ldr	r3, [pc, #64]	@ (80096cc <srand+0x44>)
 800968c:	681d      	ldr	r5, [r3, #0]
 800968e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009690:	4604      	mov	r4, r0
 8009692:	b9b3      	cbnz	r3, 80096c2 <srand+0x3a>
 8009694:	2018      	movs	r0, #24
 8009696:	f000 fab1 	bl	8009bfc <malloc>
 800969a:	4602      	mov	r2, r0
 800969c:	6328      	str	r0, [r5, #48]	@ 0x30
 800969e:	b920      	cbnz	r0, 80096aa <srand+0x22>
 80096a0:	4b0b      	ldr	r3, [pc, #44]	@ (80096d0 <srand+0x48>)
 80096a2:	480c      	ldr	r0, [pc, #48]	@ (80096d4 <srand+0x4c>)
 80096a4:	2146      	movs	r1, #70	@ 0x46
 80096a6:	f000 fa41 	bl	8009b2c <__assert_func>
 80096aa:	490b      	ldr	r1, [pc, #44]	@ (80096d8 <srand+0x50>)
 80096ac:	4b0b      	ldr	r3, [pc, #44]	@ (80096dc <srand+0x54>)
 80096ae:	e9c0 1300 	strd	r1, r3, [r0]
 80096b2:	4b0b      	ldr	r3, [pc, #44]	@ (80096e0 <srand+0x58>)
 80096b4:	6083      	str	r3, [r0, #8]
 80096b6:	230b      	movs	r3, #11
 80096b8:	8183      	strh	r3, [r0, #12]
 80096ba:	2100      	movs	r1, #0
 80096bc:	2001      	movs	r0, #1
 80096be:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80096c2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80096c4:	2200      	movs	r2, #0
 80096c6:	611c      	str	r4, [r3, #16]
 80096c8:	615a      	str	r2, [r3, #20]
 80096ca:	bd38      	pop	{r3, r4, r5, pc}
 80096cc:	2000002c 	.word	0x2000002c
 80096d0:	0800ae18 	.word	0x0800ae18
 80096d4:	0800ae2f 	.word	0x0800ae2f
 80096d8:	abcd330e 	.word	0xabcd330e
 80096dc:	e66d1234 	.word	0xe66d1234
 80096e0:	0005deec 	.word	0x0005deec

080096e4 <std>:
 80096e4:	2300      	movs	r3, #0
 80096e6:	b510      	push	{r4, lr}
 80096e8:	4604      	mov	r4, r0
 80096ea:	e9c0 3300 	strd	r3, r3, [r0]
 80096ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096f2:	6083      	str	r3, [r0, #8]
 80096f4:	8181      	strh	r1, [r0, #12]
 80096f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80096f8:	81c2      	strh	r2, [r0, #14]
 80096fa:	6183      	str	r3, [r0, #24]
 80096fc:	4619      	mov	r1, r3
 80096fe:	2208      	movs	r2, #8
 8009700:	305c      	adds	r0, #92	@ 0x5c
 8009702:	f000 f92a 	bl	800995a <memset>
 8009706:	4b0d      	ldr	r3, [pc, #52]	@ (800973c <std+0x58>)
 8009708:	6263      	str	r3, [r4, #36]	@ 0x24
 800970a:	4b0d      	ldr	r3, [pc, #52]	@ (8009740 <std+0x5c>)
 800970c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800970e:	4b0d      	ldr	r3, [pc, #52]	@ (8009744 <std+0x60>)
 8009710:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009712:	4b0d      	ldr	r3, [pc, #52]	@ (8009748 <std+0x64>)
 8009714:	6323      	str	r3, [r4, #48]	@ 0x30
 8009716:	4b0d      	ldr	r3, [pc, #52]	@ (800974c <std+0x68>)
 8009718:	6224      	str	r4, [r4, #32]
 800971a:	429c      	cmp	r4, r3
 800971c:	d006      	beq.n	800972c <std+0x48>
 800971e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009722:	4294      	cmp	r4, r2
 8009724:	d002      	beq.n	800972c <std+0x48>
 8009726:	33d0      	adds	r3, #208	@ 0xd0
 8009728:	429c      	cmp	r4, r3
 800972a:	d105      	bne.n	8009738 <std+0x54>
 800972c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009734:	f000 b9e8 	b.w	8009b08 <__retarget_lock_init_recursive>
 8009738:	bd10      	pop	{r4, pc}
 800973a:	bf00      	nop
 800973c:	080098d5 	.word	0x080098d5
 8009740:	080098f7 	.word	0x080098f7
 8009744:	0800992f 	.word	0x0800992f
 8009748:	08009953 	.word	0x08009953
 800974c:	2000cc44 	.word	0x2000cc44

08009750 <stdio_exit_handler>:
 8009750:	4a02      	ldr	r2, [pc, #8]	@ (800975c <stdio_exit_handler+0xc>)
 8009752:	4903      	ldr	r1, [pc, #12]	@ (8009760 <stdio_exit_handler+0x10>)
 8009754:	4803      	ldr	r0, [pc, #12]	@ (8009764 <stdio_exit_handler+0x14>)
 8009756:	f000 b869 	b.w	800982c <_fwalk_sglue>
 800975a:	bf00      	nop
 800975c:	20000020 	.word	0x20000020
 8009760:	0800a439 	.word	0x0800a439
 8009764:	20000030 	.word	0x20000030

08009768 <cleanup_stdio>:
 8009768:	6841      	ldr	r1, [r0, #4]
 800976a:	4b0c      	ldr	r3, [pc, #48]	@ (800979c <cleanup_stdio+0x34>)
 800976c:	4299      	cmp	r1, r3
 800976e:	b510      	push	{r4, lr}
 8009770:	4604      	mov	r4, r0
 8009772:	d001      	beq.n	8009778 <cleanup_stdio+0x10>
 8009774:	f000 fe60 	bl	800a438 <_fflush_r>
 8009778:	68a1      	ldr	r1, [r4, #8]
 800977a:	4b09      	ldr	r3, [pc, #36]	@ (80097a0 <cleanup_stdio+0x38>)
 800977c:	4299      	cmp	r1, r3
 800977e:	d002      	beq.n	8009786 <cleanup_stdio+0x1e>
 8009780:	4620      	mov	r0, r4
 8009782:	f000 fe59 	bl	800a438 <_fflush_r>
 8009786:	68e1      	ldr	r1, [r4, #12]
 8009788:	4b06      	ldr	r3, [pc, #24]	@ (80097a4 <cleanup_stdio+0x3c>)
 800978a:	4299      	cmp	r1, r3
 800978c:	d004      	beq.n	8009798 <cleanup_stdio+0x30>
 800978e:	4620      	mov	r0, r4
 8009790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009794:	f000 be50 	b.w	800a438 <_fflush_r>
 8009798:	bd10      	pop	{r4, pc}
 800979a:	bf00      	nop
 800979c:	2000cc44 	.word	0x2000cc44
 80097a0:	2000ccac 	.word	0x2000ccac
 80097a4:	2000cd14 	.word	0x2000cd14

080097a8 <global_stdio_init.part.0>:
 80097a8:	b510      	push	{r4, lr}
 80097aa:	4b0b      	ldr	r3, [pc, #44]	@ (80097d8 <global_stdio_init.part.0+0x30>)
 80097ac:	4c0b      	ldr	r4, [pc, #44]	@ (80097dc <global_stdio_init.part.0+0x34>)
 80097ae:	4a0c      	ldr	r2, [pc, #48]	@ (80097e0 <global_stdio_init.part.0+0x38>)
 80097b0:	601a      	str	r2, [r3, #0]
 80097b2:	4620      	mov	r0, r4
 80097b4:	2200      	movs	r2, #0
 80097b6:	2104      	movs	r1, #4
 80097b8:	f7ff ff94 	bl	80096e4 <std>
 80097bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80097c0:	2201      	movs	r2, #1
 80097c2:	2109      	movs	r1, #9
 80097c4:	f7ff ff8e 	bl	80096e4 <std>
 80097c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80097cc:	2202      	movs	r2, #2
 80097ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097d2:	2112      	movs	r1, #18
 80097d4:	f7ff bf86 	b.w	80096e4 <std>
 80097d8:	2000cd7c 	.word	0x2000cd7c
 80097dc:	2000cc44 	.word	0x2000cc44
 80097e0:	08009751 	.word	0x08009751

080097e4 <__sfp_lock_acquire>:
 80097e4:	4801      	ldr	r0, [pc, #4]	@ (80097ec <__sfp_lock_acquire+0x8>)
 80097e6:	f000 b990 	b.w	8009b0a <__retarget_lock_acquire_recursive>
 80097ea:	bf00      	nop
 80097ec:	2000cd85 	.word	0x2000cd85

080097f0 <__sfp_lock_release>:
 80097f0:	4801      	ldr	r0, [pc, #4]	@ (80097f8 <__sfp_lock_release+0x8>)
 80097f2:	f000 b98b 	b.w	8009b0c <__retarget_lock_release_recursive>
 80097f6:	bf00      	nop
 80097f8:	2000cd85 	.word	0x2000cd85

080097fc <__sinit>:
 80097fc:	b510      	push	{r4, lr}
 80097fe:	4604      	mov	r4, r0
 8009800:	f7ff fff0 	bl	80097e4 <__sfp_lock_acquire>
 8009804:	6a23      	ldr	r3, [r4, #32]
 8009806:	b11b      	cbz	r3, 8009810 <__sinit+0x14>
 8009808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800980c:	f7ff bff0 	b.w	80097f0 <__sfp_lock_release>
 8009810:	4b04      	ldr	r3, [pc, #16]	@ (8009824 <__sinit+0x28>)
 8009812:	6223      	str	r3, [r4, #32]
 8009814:	4b04      	ldr	r3, [pc, #16]	@ (8009828 <__sinit+0x2c>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d1f5      	bne.n	8009808 <__sinit+0xc>
 800981c:	f7ff ffc4 	bl	80097a8 <global_stdio_init.part.0>
 8009820:	e7f2      	b.n	8009808 <__sinit+0xc>
 8009822:	bf00      	nop
 8009824:	08009769 	.word	0x08009769
 8009828:	2000cd7c 	.word	0x2000cd7c

0800982c <_fwalk_sglue>:
 800982c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009830:	4607      	mov	r7, r0
 8009832:	4688      	mov	r8, r1
 8009834:	4614      	mov	r4, r2
 8009836:	2600      	movs	r6, #0
 8009838:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800983c:	f1b9 0901 	subs.w	r9, r9, #1
 8009840:	d505      	bpl.n	800984e <_fwalk_sglue+0x22>
 8009842:	6824      	ldr	r4, [r4, #0]
 8009844:	2c00      	cmp	r4, #0
 8009846:	d1f7      	bne.n	8009838 <_fwalk_sglue+0xc>
 8009848:	4630      	mov	r0, r6
 800984a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800984e:	89ab      	ldrh	r3, [r5, #12]
 8009850:	2b01      	cmp	r3, #1
 8009852:	d907      	bls.n	8009864 <_fwalk_sglue+0x38>
 8009854:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009858:	3301      	adds	r3, #1
 800985a:	d003      	beq.n	8009864 <_fwalk_sglue+0x38>
 800985c:	4629      	mov	r1, r5
 800985e:	4638      	mov	r0, r7
 8009860:	47c0      	blx	r8
 8009862:	4306      	orrs	r6, r0
 8009864:	3568      	adds	r5, #104	@ 0x68
 8009866:	e7e9      	b.n	800983c <_fwalk_sglue+0x10>

08009868 <sniprintf>:
 8009868:	b40c      	push	{r2, r3}
 800986a:	b530      	push	{r4, r5, lr}
 800986c:	4b18      	ldr	r3, [pc, #96]	@ (80098d0 <sniprintf+0x68>)
 800986e:	1e0c      	subs	r4, r1, #0
 8009870:	681d      	ldr	r5, [r3, #0]
 8009872:	b09d      	sub	sp, #116	@ 0x74
 8009874:	da08      	bge.n	8009888 <sniprintf+0x20>
 8009876:	238b      	movs	r3, #139	@ 0x8b
 8009878:	602b      	str	r3, [r5, #0]
 800987a:	f04f 30ff 	mov.w	r0, #4294967295
 800987e:	b01d      	add	sp, #116	@ 0x74
 8009880:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009884:	b002      	add	sp, #8
 8009886:	4770      	bx	lr
 8009888:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800988c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009890:	f04f 0300 	mov.w	r3, #0
 8009894:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009896:	bf14      	ite	ne
 8009898:	f104 33ff 	addne.w	r3, r4, #4294967295
 800989c:	4623      	moveq	r3, r4
 800989e:	9304      	str	r3, [sp, #16]
 80098a0:	9307      	str	r3, [sp, #28]
 80098a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80098a6:	9002      	str	r0, [sp, #8]
 80098a8:	9006      	str	r0, [sp, #24]
 80098aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80098ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80098b0:	ab21      	add	r3, sp, #132	@ 0x84
 80098b2:	a902      	add	r1, sp, #8
 80098b4:	4628      	mov	r0, r5
 80098b6:	9301      	str	r3, [sp, #4]
 80098b8:	f000 fab2 	bl	8009e20 <_svfiprintf_r>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	bfbc      	itt	lt
 80098c0:	238b      	movlt	r3, #139	@ 0x8b
 80098c2:	602b      	strlt	r3, [r5, #0]
 80098c4:	2c00      	cmp	r4, #0
 80098c6:	d0da      	beq.n	800987e <sniprintf+0x16>
 80098c8:	9b02      	ldr	r3, [sp, #8]
 80098ca:	2200      	movs	r2, #0
 80098cc:	701a      	strb	r2, [r3, #0]
 80098ce:	e7d6      	b.n	800987e <sniprintf+0x16>
 80098d0:	2000002c 	.word	0x2000002c

080098d4 <__sread>:
 80098d4:	b510      	push	{r4, lr}
 80098d6:	460c      	mov	r4, r1
 80098d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098dc:	f000 f8c6 	bl	8009a6c <_read_r>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	bfab      	itete	ge
 80098e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80098e6:	89a3      	ldrhlt	r3, [r4, #12]
 80098e8:	181b      	addge	r3, r3, r0
 80098ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80098ee:	bfac      	ite	ge
 80098f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80098f2:	81a3      	strhlt	r3, [r4, #12]
 80098f4:	bd10      	pop	{r4, pc}

080098f6 <__swrite>:
 80098f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098fa:	461f      	mov	r7, r3
 80098fc:	898b      	ldrh	r3, [r1, #12]
 80098fe:	05db      	lsls	r3, r3, #23
 8009900:	4605      	mov	r5, r0
 8009902:	460c      	mov	r4, r1
 8009904:	4616      	mov	r6, r2
 8009906:	d505      	bpl.n	8009914 <__swrite+0x1e>
 8009908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800990c:	2302      	movs	r3, #2
 800990e:	2200      	movs	r2, #0
 8009910:	f000 f89a 	bl	8009a48 <_lseek_r>
 8009914:	89a3      	ldrh	r3, [r4, #12]
 8009916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800991a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800991e:	81a3      	strh	r3, [r4, #12]
 8009920:	4632      	mov	r2, r6
 8009922:	463b      	mov	r3, r7
 8009924:	4628      	mov	r0, r5
 8009926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800992a:	f000 b8b1 	b.w	8009a90 <_write_r>

0800992e <__sseek>:
 800992e:	b510      	push	{r4, lr}
 8009930:	460c      	mov	r4, r1
 8009932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009936:	f000 f887 	bl	8009a48 <_lseek_r>
 800993a:	1c43      	adds	r3, r0, #1
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	bf15      	itete	ne
 8009940:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009942:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009946:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800994a:	81a3      	strheq	r3, [r4, #12]
 800994c:	bf18      	it	ne
 800994e:	81a3      	strhne	r3, [r4, #12]
 8009950:	bd10      	pop	{r4, pc}

08009952 <__sclose>:
 8009952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009956:	f000 b809 	b.w	800996c <_close_r>

0800995a <memset>:
 800995a:	4402      	add	r2, r0
 800995c:	4603      	mov	r3, r0
 800995e:	4293      	cmp	r3, r2
 8009960:	d100      	bne.n	8009964 <memset+0xa>
 8009962:	4770      	bx	lr
 8009964:	f803 1b01 	strb.w	r1, [r3], #1
 8009968:	e7f9      	b.n	800995e <memset+0x4>
	...

0800996c <_close_r>:
 800996c:	b538      	push	{r3, r4, r5, lr}
 800996e:	4d06      	ldr	r5, [pc, #24]	@ (8009988 <_close_r+0x1c>)
 8009970:	2300      	movs	r3, #0
 8009972:	4604      	mov	r4, r0
 8009974:	4608      	mov	r0, r1
 8009976:	602b      	str	r3, [r5, #0]
 8009978:	f7f9 ff6a 	bl	8003850 <_close>
 800997c:	1c43      	adds	r3, r0, #1
 800997e:	d102      	bne.n	8009986 <_close_r+0x1a>
 8009980:	682b      	ldr	r3, [r5, #0]
 8009982:	b103      	cbz	r3, 8009986 <_close_r+0x1a>
 8009984:	6023      	str	r3, [r4, #0]
 8009986:	bd38      	pop	{r3, r4, r5, pc}
 8009988:	2000cd80 	.word	0x2000cd80

0800998c <_reclaim_reent>:
 800998c:	4b2d      	ldr	r3, [pc, #180]	@ (8009a44 <_reclaim_reent+0xb8>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4283      	cmp	r3, r0
 8009992:	b570      	push	{r4, r5, r6, lr}
 8009994:	4604      	mov	r4, r0
 8009996:	d053      	beq.n	8009a40 <_reclaim_reent+0xb4>
 8009998:	69c3      	ldr	r3, [r0, #28]
 800999a:	b31b      	cbz	r3, 80099e4 <_reclaim_reent+0x58>
 800999c:	68db      	ldr	r3, [r3, #12]
 800999e:	b163      	cbz	r3, 80099ba <_reclaim_reent+0x2e>
 80099a0:	2500      	movs	r5, #0
 80099a2:	69e3      	ldr	r3, [r4, #28]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	5959      	ldr	r1, [r3, r5]
 80099a8:	b9b1      	cbnz	r1, 80099d8 <_reclaim_reent+0x4c>
 80099aa:	3504      	adds	r5, #4
 80099ac:	2d80      	cmp	r5, #128	@ 0x80
 80099ae:	d1f8      	bne.n	80099a2 <_reclaim_reent+0x16>
 80099b0:	69e3      	ldr	r3, [r4, #28]
 80099b2:	4620      	mov	r0, r4
 80099b4:	68d9      	ldr	r1, [r3, #12]
 80099b6:	f000 f8d7 	bl	8009b68 <_free_r>
 80099ba:	69e3      	ldr	r3, [r4, #28]
 80099bc:	6819      	ldr	r1, [r3, #0]
 80099be:	b111      	cbz	r1, 80099c6 <_reclaim_reent+0x3a>
 80099c0:	4620      	mov	r0, r4
 80099c2:	f000 f8d1 	bl	8009b68 <_free_r>
 80099c6:	69e3      	ldr	r3, [r4, #28]
 80099c8:	689d      	ldr	r5, [r3, #8]
 80099ca:	b15d      	cbz	r5, 80099e4 <_reclaim_reent+0x58>
 80099cc:	4629      	mov	r1, r5
 80099ce:	4620      	mov	r0, r4
 80099d0:	682d      	ldr	r5, [r5, #0]
 80099d2:	f000 f8c9 	bl	8009b68 <_free_r>
 80099d6:	e7f8      	b.n	80099ca <_reclaim_reent+0x3e>
 80099d8:	680e      	ldr	r6, [r1, #0]
 80099da:	4620      	mov	r0, r4
 80099dc:	f000 f8c4 	bl	8009b68 <_free_r>
 80099e0:	4631      	mov	r1, r6
 80099e2:	e7e1      	b.n	80099a8 <_reclaim_reent+0x1c>
 80099e4:	6961      	ldr	r1, [r4, #20]
 80099e6:	b111      	cbz	r1, 80099ee <_reclaim_reent+0x62>
 80099e8:	4620      	mov	r0, r4
 80099ea:	f000 f8bd 	bl	8009b68 <_free_r>
 80099ee:	69e1      	ldr	r1, [r4, #28]
 80099f0:	b111      	cbz	r1, 80099f8 <_reclaim_reent+0x6c>
 80099f2:	4620      	mov	r0, r4
 80099f4:	f000 f8b8 	bl	8009b68 <_free_r>
 80099f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80099fa:	b111      	cbz	r1, 8009a02 <_reclaim_reent+0x76>
 80099fc:	4620      	mov	r0, r4
 80099fe:	f000 f8b3 	bl	8009b68 <_free_r>
 8009a02:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a04:	b111      	cbz	r1, 8009a0c <_reclaim_reent+0x80>
 8009a06:	4620      	mov	r0, r4
 8009a08:	f000 f8ae 	bl	8009b68 <_free_r>
 8009a0c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009a0e:	b111      	cbz	r1, 8009a16 <_reclaim_reent+0x8a>
 8009a10:	4620      	mov	r0, r4
 8009a12:	f000 f8a9 	bl	8009b68 <_free_r>
 8009a16:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009a18:	b111      	cbz	r1, 8009a20 <_reclaim_reent+0x94>
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	f000 f8a4 	bl	8009b68 <_free_r>
 8009a20:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009a22:	b111      	cbz	r1, 8009a2a <_reclaim_reent+0x9e>
 8009a24:	4620      	mov	r0, r4
 8009a26:	f000 f89f 	bl	8009b68 <_free_r>
 8009a2a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009a2c:	b111      	cbz	r1, 8009a34 <_reclaim_reent+0xa8>
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f000 f89a 	bl	8009b68 <_free_r>
 8009a34:	6a23      	ldr	r3, [r4, #32]
 8009a36:	b11b      	cbz	r3, 8009a40 <_reclaim_reent+0xb4>
 8009a38:	4620      	mov	r0, r4
 8009a3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009a3e:	4718      	bx	r3
 8009a40:	bd70      	pop	{r4, r5, r6, pc}
 8009a42:	bf00      	nop
 8009a44:	2000002c 	.word	0x2000002c

08009a48 <_lseek_r>:
 8009a48:	b538      	push	{r3, r4, r5, lr}
 8009a4a:	4d07      	ldr	r5, [pc, #28]	@ (8009a68 <_lseek_r+0x20>)
 8009a4c:	4604      	mov	r4, r0
 8009a4e:	4608      	mov	r0, r1
 8009a50:	4611      	mov	r1, r2
 8009a52:	2200      	movs	r2, #0
 8009a54:	602a      	str	r2, [r5, #0]
 8009a56:	461a      	mov	r2, r3
 8009a58:	f7f9 ff21 	bl	800389e <_lseek>
 8009a5c:	1c43      	adds	r3, r0, #1
 8009a5e:	d102      	bne.n	8009a66 <_lseek_r+0x1e>
 8009a60:	682b      	ldr	r3, [r5, #0]
 8009a62:	b103      	cbz	r3, 8009a66 <_lseek_r+0x1e>
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	bd38      	pop	{r3, r4, r5, pc}
 8009a68:	2000cd80 	.word	0x2000cd80

08009a6c <_read_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	4d07      	ldr	r5, [pc, #28]	@ (8009a8c <_read_r+0x20>)
 8009a70:	4604      	mov	r4, r0
 8009a72:	4608      	mov	r0, r1
 8009a74:	4611      	mov	r1, r2
 8009a76:	2200      	movs	r2, #0
 8009a78:	602a      	str	r2, [r5, #0]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	f7f9 feaf 	bl	80037de <_read>
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d102      	bne.n	8009a8a <_read_r+0x1e>
 8009a84:	682b      	ldr	r3, [r5, #0]
 8009a86:	b103      	cbz	r3, 8009a8a <_read_r+0x1e>
 8009a88:	6023      	str	r3, [r4, #0]
 8009a8a:	bd38      	pop	{r3, r4, r5, pc}
 8009a8c:	2000cd80 	.word	0x2000cd80

08009a90 <_write_r>:
 8009a90:	b538      	push	{r3, r4, r5, lr}
 8009a92:	4d07      	ldr	r5, [pc, #28]	@ (8009ab0 <_write_r+0x20>)
 8009a94:	4604      	mov	r4, r0
 8009a96:	4608      	mov	r0, r1
 8009a98:	4611      	mov	r1, r2
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	602a      	str	r2, [r5, #0]
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	f7f9 feba 	bl	8003818 <_write>
 8009aa4:	1c43      	adds	r3, r0, #1
 8009aa6:	d102      	bne.n	8009aae <_write_r+0x1e>
 8009aa8:	682b      	ldr	r3, [r5, #0]
 8009aaa:	b103      	cbz	r3, 8009aae <_write_r+0x1e>
 8009aac:	6023      	str	r3, [r4, #0]
 8009aae:	bd38      	pop	{r3, r4, r5, pc}
 8009ab0:	2000cd80 	.word	0x2000cd80

08009ab4 <__errno>:
 8009ab4:	4b01      	ldr	r3, [pc, #4]	@ (8009abc <__errno+0x8>)
 8009ab6:	6818      	ldr	r0, [r3, #0]
 8009ab8:	4770      	bx	lr
 8009aba:	bf00      	nop
 8009abc:	2000002c 	.word	0x2000002c

08009ac0 <__libc_init_array>:
 8009ac0:	b570      	push	{r4, r5, r6, lr}
 8009ac2:	4d0d      	ldr	r5, [pc, #52]	@ (8009af8 <__libc_init_array+0x38>)
 8009ac4:	4c0d      	ldr	r4, [pc, #52]	@ (8009afc <__libc_init_array+0x3c>)
 8009ac6:	1b64      	subs	r4, r4, r5
 8009ac8:	10a4      	asrs	r4, r4, #2
 8009aca:	2600      	movs	r6, #0
 8009acc:	42a6      	cmp	r6, r4
 8009ace:	d109      	bne.n	8009ae4 <__libc_init_array+0x24>
 8009ad0:	4d0b      	ldr	r5, [pc, #44]	@ (8009b00 <__libc_init_array+0x40>)
 8009ad2:	4c0c      	ldr	r4, [pc, #48]	@ (8009b04 <__libc_init_array+0x44>)
 8009ad4:	f000 ffee 	bl	800aab4 <_init>
 8009ad8:	1b64      	subs	r4, r4, r5
 8009ada:	10a4      	asrs	r4, r4, #2
 8009adc:	2600      	movs	r6, #0
 8009ade:	42a6      	cmp	r6, r4
 8009ae0:	d105      	bne.n	8009aee <__libc_init_array+0x2e>
 8009ae2:	bd70      	pop	{r4, r5, r6, pc}
 8009ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ae8:	4798      	blx	r3
 8009aea:	3601      	adds	r6, #1
 8009aec:	e7ee      	b.n	8009acc <__libc_init_array+0xc>
 8009aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8009af2:	4798      	blx	r3
 8009af4:	3601      	adds	r6, #1
 8009af6:	e7f2      	b.n	8009ade <__libc_init_array+0x1e>
 8009af8:	0800af00 	.word	0x0800af00
 8009afc:	0800af00 	.word	0x0800af00
 8009b00:	0800af00 	.word	0x0800af00
 8009b04:	0800af04 	.word	0x0800af04

08009b08 <__retarget_lock_init_recursive>:
 8009b08:	4770      	bx	lr

08009b0a <__retarget_lock_acquire_recursive>:
 8009b0a:	4770      	bx	lr

08009b0c <__retarget_lock_release_recursive>:
 8009b0c:	4770      	bx	lr

08009b0e <memcpy>:
 8009b0e:	440a      	add	r2, r1
 8009b10:	4291      	cmp	r1, r2
 8009b12:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b16:	d100      	bne.n	8009b1a <memcpy+0xc>
 8009b18:	4770      	bx	lr
 8009b1a:	b510      	push	{r4, lr}
 8009b1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b24:	4291      	cmp	r1, r2
 8009b26:	d1f9      	bne.n	8009b1c <memcpy+0xe>
 8009b28:	bd10      	pop	{r4, pc}
	...

08009b2c <__assert_func>:
 8009b2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b2e:	4614      	mov	r4, r2
 8009b30:	461a      	mov	r2, r3
 8009b32:	4b09      	ldr	r3, [pc, #36]	@ (8009b58 <__assert_func+0x2c>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4605      	mov	r5, r0
 8009b38:	68d8      	ldr	r0, [r3, #12]
 8009b3a:	b14c      	cbz	r4, 8009b50 <__assert_func+0x24>
 8009b3c:	4b07      	ldr	r3, [pc, #28]	@ (8009b5c <__assert_func+0x30>)
 8009b3e:	9100      	str	r1, [sp, #0]
 8009b40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b44:	4906      	ldr	r1, [pc, #24]	@ (8009b60 <__assert_func+0x34>)
 8009b46:	462b      	mov	r3, r5
 8009b48:	f000 fc9e 	bl	800a488 <fiprintf>
 8009b4c:	f000 fcd8 	bl	800a500 <abort>
 8009b50:	4b04      	ldr	r3, [pc, #16]	@ (8009b64 <__assert_func+0x38>)
 8009b52:	461c      	mov	r4, r3
 8009b54:	e7f3      	b.n	8009b3e <__assert_func+0x12>
 8009b56:	bf00      	nop
 8009b58:	2000002c 	.word	0x2000002c
 8009b5c:	0800ae87 	.word	0x0800ae87
 8009b60:	0800ae94 	.word	0x0800ae94
 8009b64:	0800aec2 	.word	0x0800aec2

08009b68 <_free_r>:
 8009b68:	b538      	push	{r3, r4, r5, lr}
 8009b6a:	4605      	mov	r5, r0
 8009b6c:	2900      	cmp	r1, #0
 8009b6e:	d041      	beq.n	8009bf4 <_free_r+0x8c>
 8009b70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b74:	1f0c      	subs	r4, r1, #4
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	bfb8      	it	lt
 8009b7a:	18e4      	addlt	r4, r4, r3
 8009b7c:	f000 f8e8 	bl	8009d50 <__malloc_lock>
 8009b80:	4a1d      	ldr	r2, [pc, #116]	@ (8009bf8 <_free_r+0x90>)
 8009b82:	6813      	ldr	r3, [r2, #0]
 8009b84:	b933      	cbnz	r3, 8009b94 <_free_r+0x2c>
 8009b86:	6063      	str	r3, [r4, #4]
 8009b88:	6014      	str	r4, [r2, #0]
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b90:	f000 b8e4 	b.w	8009d5c <__malloc_unlock>
 8009b94:	42a3      	cmp	r3, r4
 8009b96:	d908      	bls.n	8009baa <_free_r+0x42>
 8009b98:	6820      	ldr	r0, [r4, #0]
 8009b9a:	1821      	adds	r1, r4, r0
 8009b9c:	428b      	cmp	r3, r1
 8009b9e:	bf01      	itttt	eq
 8009ba0:	6819      	ldreq	r1, [r3, #0]
 8009ba2:	685b      	ldreq	r3, [r3, #4]
 8009ba4:	1809      	addeq	r1, r1, r0
 8009ba6:	6021      	streq	r1, [r4, #0]
 8009ba8:	e7ed      	b.n	8009b86 <_free_r+0x1e>
 8009baa:	461a      	mov	r2, r3
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	b10b      	cbz	r3, 8009bb4 <_free_r+0x4c>
 8009bb0:	42a3      	cmp	r3, r4
 8009bb2:	d9fa      	bls.n	8009baa <_free_r+0x42>
 8009bb4:	6811      	ldr	r1, [r2, #0]
 8009bb6:	1850      	adds	r0, r2, r1
 8009bb8:	42a0      	cmp	r0, r4
 8009bba:	d10b      	bne.n	8009bd4 <_free_r+0x6c>
 8009bbc:	6820      	ldr	r0, [r4, #0]
 8009bbe:	4401      	add	r1, r0
 8009bc0:	1850      	adds	r0, r2, r1
 8009bc2:	4283      	cmp	r3, r0
 8009bc4:	6011      	str	r1, [r2, #0]
 8009bc6:	d1e0      	bne.n	8009b8a <_free_r+0x22>
 8009bc8:	6818      	ldr	r0, [r3, #0]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	6053      	str	r3, [r2, #4]
 8009bce:	4408      	add	r0, r1
 8009bd0:	6010      	str	r0, [r2, #0]
 8009bd2:	e7da      	b.n	8009b8a <_free_r+0x22>
 8009bd4:	d902      	bls.n	8009bdc <_free_r+0x74>
 8009bd6:	230c      	movs	r3, #12
 8009bd8:	602b      	str	r3, [r5, #0]
 8009bda:	e7d6      	b.n	8009b8a <_free_r+0x22>
 8009bdc:	6820      	ldr	r0, [r4, #0]
 8009bde:	1821      	adds	r1, r4, r0
 8009be0:	428b      	cmp	r3, r1
 8009be2:	bf04      	itt	eq
 8009be4:	6819      	ldreq	r1, [r3, #0]
 8009be6:	685b      	ldreq	r3, [r3, #4]
 8009be8:	6063      	str	r3, [r4, #4]
 8009bea:	bf04      	itt	eq
 8009bec:	1809      	addeq	r1, r1, r0
 8009bee:	6021      	streq	r1, [r4, #0]
 8009bf0:	6054      	str	r4, [r2, #4]
 8009bf2:	e7ca      	b.n	8009b8a <_free_r+0x22>
 8009bf4:	bd38      	pop	{r3, r4, r5, pc}
 8009bf6:	bf00      	nop
 8009bf8:	2000cd8c 	.word	0x2000cd8c

08009bfc <malloc>:
 8009bfc:	4b02      	ldr	r3, [pc, #8]	@ (8009c08 <malloc+0xc>)
 8009bfe:	4601      	mov	r1, r0
 8009c00:	6818      	ldr	r0, [r3, #0]
 8009c02:	f000 b825 	b.w	8009c50 <_malloc_r>
 8009c06:	bf00      	nop
 8009c08:	2000002c 	.word	0x2000002c

08009c0c <sbrk_aligned>:
 8009c0c:	b570      	push	{r4, r5, r6, lr}
 8009c0e:	4e0f      	ldr	r6, [pc, #60]	@ (8009c4c <sbrk_aligned+0x40>)
 8009c10:	460c      	mov	r4, r1
 8009c12:	6831      	ldr	r1, [r6, #0]
 8009c14:	4605      	mov	r5, r0
 8009c16:	b911      	cbnz	r1, 8009c1e <sbrk_aligned+0x12>
 8009c18:	f000 fc62 	bl	800a4e0 <_sbrk_r>
 8009c1c:	6030      	str	r0, [r6, #0]
 8009c1e:	4621      	mov	r1, r4
 8009c20:	4628      	mov	r0, r5
 8009c22:	f000 fc5d 	bl	800a4e0 <_sbrk_r>
 8009c26:	1c43      	adds	r3, r0, #1
 8009c28:	d103      	bne.n	8009c32 <sbrk_aligned+0x26>
 8009c2a:	f04f 34ff 	mov.w	r4, #4294967295
 8009c2e:	4620      	mov	r0, r4
 8009c30:	bd70      	pop	{r4, r5, r6, pc}
 8009c32:	1cc4      	adds	r4, r0, #3
 8009c34:	f024 0403 	bic.w	r4, r4, #3
 8009c38:	42a0      	cmp	r0, r4
 8009c3a:	d0f8      	beq.n	8009c2e <sbrk_aligned+0x22>
 8009c3c:	1a21      	subs	r1, r4, r0
 8009c3e:	4628      	mov	r0, r5
 8009c40:	f000 fc4e 	bl	800a4e0 <_sbrk_r>
 8009c44:	3001      	adds	r0, #1
 8009c46:	d1f2      	bne.n	8009c2e <sbrk_aligned+0x22>
 8009c48:	e7ef      	b.n	8009c2a <sbrk_aligned+0x1e>
 8009c4a:	bf00      	nop
 8009c4c:	2000cd88 	.word	0x2000cd88

08009c50 <_malloc_r>:
 8009c50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c54:	1ccd      	adds	r5, r1, #3
 8009c56:	f025 0503 	bic.w	r5, r5, #3
 8009c5a:	3508      	adds	r5, #8
 8009c5c:	2d0c      	cmp	r5, #12
 8009c5e:	bf38      	it	cc
 8009c60:	250c      	movcc	r5, #12
 8009c62:	2d00      	cmp	r5, #0
 8009c64:	4606      	mov	r6, r0
 8009c66:	db01      	blt.n	8009c6c <_malloc_r+0x1c>
 8009c68:	42a9      	cmp	r1, r5
 8009c6a:	d904      	bls.n	8009c76 <_malloc_r+0x26>
 8009c6c:	230c      	movs	r3, #12
 8009c6e:	6033      	str	r3, [r6, #0]
 8009c70:	2000      	movs	r0, #0
 8009c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d4c <_malloc_r+0xfc>
 8009c7a:	f000 f869 	bl	8009d50 <__malloc_lock>
 8009c7e:	f8d8 3000 	ldr.w	r3, [r8]
 8009c82:	461c      	mov	r4, r3
 8009c84:	bb44      	cbnz	r4, 8009cd8 <_malloc_r+0x88>
 8009c86:	4629      	mov	r1, r5
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f7ff ffbf 	bl	8009c0c <sbrk_aligned>
 8009c8e:	1c43      	adds	r3, r0, #1
 8009c90:	4604      	mov	r4, r0
 8009c92:	d158      	bne.n	8009d46 <_malloc_r+0xf6>
 8009c94:	f8d8 4000 	ldr.w	r4, [r8]
 8009c98:	4627      	mov	r7, r4
 8009c9a:	2f00      	cmp	r7, #0
 8009c9c:	d143      	bne.n	8009d26 <_malloc_r+0xd6>
 8009c9e:	2c00      	cmp	r4, #0
 8009ca0:	d04b      	beq.n	8009d3a <_malloc_r+0xea>
 8009ca2:	6823      	ldr	r3, [r4, #0]
 8009ca4:	4639      	mov	r1, r7
 8009ca6:	4630      	mov	r0, r6
 8009ca8:	eb04 0903 	add.w	r9, r4, r3
 8009cac:	f000 fc18 	bl	800a4e0 <_sbrk_r>
 8009cb0:	4581      	cmp	r9, r0
 8009cb2:	d142      	bne.n	8009d3a <_malloc_r+0xea>
 8009cb4:	6821      	ldr	r1, [r4, #0]
 8009cb6:	1a6d      	subs	r5, r5, r1
 8009cb8:	4629      	mov	r1, r5
 8009cba:	4630      	mov	r0, r6
 8009cbc:	f7ff ffa6 	bl	8009c0c <sbrk_aligned>
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	d03a      	beq.n	8009d3a <_malloc_r+0xea>
 8009cc4:	6823      	ldr	r3, [r4, #0]
 8009cc6:	442b      	add	r3, r5
 8009cc8:	6023      	str	r3, [r4, #0]
 8009cca:	f8d8 3000 	ldr.w	r3, [r8]
 8009cce:	685a      	ldr	r2, [r3, #4]
 8009cd0:	bb62      	cbnz	r2, 8009d2c <_malloc_r+0xdc>
 8009cd2:	f8c8 7000 	str.w	r7, [r8]
 8009cd6:	e00f      	b.n	8009cf8 <_malloc_r+0xa8>
 8009cd8:	6822      	ldr	r2, [r4, #0]
 8009cda:	1b52      	subs	r2, r2, r5
 8009cdc:	d420      	bmi.n	8009d20 <_malloc_r+0xd0>
 8009cde:	2a0b      	cmp	r2, #11
 8009ce0:	d917      	bls.n	8009d12 <_malloc_r+0xc2>
 8009ce2:	1961      	adds	r1, r4, r5
 8009ce4:	42a3      	cmp	r3, r4
 8009ce6:	6025      	str	r5, [r4, #0]
 8009ce8:	bf18      	it	ne
 8009cea:	6059      	strne	r1, [r3, #4]
 8009cec:	6863      	ldr	r3, [r4, #4]
 8009cee:	bf08      	it	eq
 8009cf0:	f8c8 1000 	streq.w	r1, [r8]
 8009cf4:	5162      	str	r2, [r4, r5]
 8009cf6:	604b      	str	r3, [r1, #4]
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f000 f82f 	bl	8009d5c <__malloc_unlock>
 8009cfe:	f104 000b 	add.w	r0, r4, #11
 8009d02:	1d23      	adds	r3, r4, #4
 8009d04:	f020 0007 	bic.w	r0, r0, #7
 8009d08:	1ac2      	subs	r2, r0, r3
 8009d0a:	bf1c      	itt	ne
 8009d0c:	1a1b      	subne	r3, r3, r0
 8009d0e:	50a3      	strne	r3, [r4, r2]
 8009d10:	e7af      	b.n	8009c72 <_malloc_r+0x22>
 8009d12:	6862      	ldr	r2, [r4, #4]
 8009d14:	42a3      	cmp	r3, r4
 8009d16:	bf0c      	ite	eq
 8009d18:	f8c8 2000 	streq.w	r2, [r8]
 8009d1c:	605a      	strne	r2, [r3, #4]
 8009d1e:	e7eb      	b.n	8009cf8 <_malloc_r+0xa8>
 8009d20:	4623      	mov	r3, r4
 8009d22:	6864      	ldr	r4, [r4, #4]
 8009d24:	e7ae      	b.n	8009c84 <_malloc_r+0x34>
 8009d26:	463c      	mov	r4, r7
 8009d28:	687f      	ldr	r7, [r7, #4]
 8009d2a:	e7b6      	b.n	8009c9a <_malloc_r+0x4a>
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	42a3      	cmp	r3, r4
 8009d32:	d1fb      	bne.n	8009d2c <_malloc_r+0xdc>
 8009d34:	2300      	movs	r3, #0
 8009d36:	6053      	str	r3, [r2, #4]
 8009d38:	e7de      	b.n	8009cf8 <_malloc_r+0xa8>
 8009d3a:	230c      	movs	r3, #12
 8009d3c:	6033      	str	r3, [r6, #0]
 8009d3e:	4630      	mov	r0, r6
 8009d40:	f000 f80c 	bl	8009d5c <__malloc_unlock>
 8009d44:	e794      	b.n	8009c70 <_malloc_r+0x20>
 8009d46:	6005      	str	r5, [r0, #0]
 8009d48:	e7d6      	b.n	8009cf8 <_malloc_r+0xa8>
 8009d4a:	bf00      	nop
 8009d4c:	2000cd8c 	.word	0x2000cd8c

08009d50 <__malloc_lock>:
 8009d50:	4801      	ldr	r0, [pc, #4]	@ (8009d58 <__malloc_lock+0x8>)
 8009d52:	f7ff beda 	b.w	8009b0a <__retarget_lock_acquire_recursive>
 8009d56:	bf00      	nop
 8009d58:	2000cd84 	.word	0x2000cd84

08009d5c <__malloc_unlock>:
 8009d5c:	4801      	ldr	r0, [pc, #4]	@ (8009d64 <__malloc_unlock+0x8>)
 8009d5e:	f7ff bed5 	b.w	8009b0c <__retarget_lock_release_recursive>
 8009d62:	bf00      	nop
 8009d64:	2000cd84 	.word	0x2000cd84

08009d68 <__ssputs_r>:
 8009d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d6c:	688e      	ldr	r6, [r1, #8]
 8009d6e:	461f      	mov	r7, r3
 8009d70:	42be      	cmp	r6, r7
 8009d72:	680b      	ldr	r3, [r1, #0]
 8009d74:	4682      	mov	sl, r0
 8009d76:	460c      	mov	r4, r1
 8009d78:	4690      	mov	r8, r2
 8009d7a:	d82d      	bhi.n	8009dd8 <__ssputs_r+0x70>
 8009d7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d84:	d026      	beq.n	8009dd4 <__ssputs_r+0x6c>
 8009d86:	6965      	ldr	r5, [r4, #20]
 8009d88:	6909      	ldr	r1, [r1, #16]
 8009d8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d8e:	eba3 0901 	sub.w	r9, r3, r1
 8009d92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d96:	1c7b      	adds	r3, r7, #1
 8009d98:	444b      	add	r3, r9
 8009d9a:	106d      	asrs	r5, r5, #1
 8009d9c:	429d      	cmp	r5, r3
 8009d9e:	bf38      	it	cc
 8009da0:	461d      	movcc	r5, r3
 8009da2:	0553      	lsls	r3, r2, #21
 8009da4:	d527      	bpl.n	8009df6 <__ssputs_r+0x8e>
 8009da6:	4629      	mov	r1, r5
 8009da8:	f7ff ff52 	bl	8009c50 <_malloc_r>
 8009dac:	4606      	mov	r6, r0
 8009dae:	b360      	cbz	r0, 8009e0a <__ssputs_r+0xa2>
 8009db0:	6921      	ldr	r1, [r4, #16]
 8009db2:	464a      	mov	r2, r9
 8009db4:	f7ff feab 	bl	8009b0e <memcpy>
 8009db8:	89a3      	ldrh	r3, [r4, #12]
 8009dba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009dbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dc2:	81a3      	strh	r3, [r4, #12]
 8009dc4:	6126      	str	r6, [r4, #16]
 8009dc6:	6165      	str	r5, [r4, #20]
 8009dc8:	444e      	add	r6, r9
 8009dca:	eba5 0509 	sub.w	r5, r5, r9
 8009dce:	6026      	str	r6, [r4, #0]
 8009dd0:	60a5      	str	r5, [r4, #8]
 8009dd2:	463e      	mov	r6, r7
 8009dd4:	42be      	cmp	r6, r7
 8009dd6:	d900      	bls.n	8009dda <__ssputs_r+0x72>
 8009dd8:	463e      	mov	r6, r7
 8009dda:	6820      	ldr	r0, [r4, #0]
 8009ddc:	4632      	mov	r2, r6
 8009dde:	4641      	mov	r1, r8
 8009de0:	f000 fb64 	bl	800a4ac <memmove>
 8009de4:	68a3      	ldr	r3, [r4, #8]
 8009de6:	1b9b      	subs	r3, r3, r6
 8009de8:	60a3      	str	r3, [r4, #8]
 8009dea:	6823      	ldr	r3, [r4, #0]
 8009dec:	4433      	add	r3, r6
 8009dee:	6023      	str	r3, [r4, #0]
 8009df0:	2000      	movs	r0, #0
 8009df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009df6:	462a      	mov	r2, r5
 8009df8:	f000 fb89 	bl	800a50e <_realloc_r>
 8009dfc:	4606      	mov	r6, r0
 8009dfe:	2800      	cmp	r0, #0
 8009e00:	d1e0      	bne.n	8009dc4 <__ssputs_r+0x5c>
 8009e02:	6921      	ldr	r1, [r4, #16]
 8009e04:	4650      	mov	r0, sl
 8009e06:	f7ff feaf 	bl	8009b68 <_free_r>
 8009e0a:	230c      	movs	r3, #12
 8009e0c:	f8ca 3000 	str.w	r3, [sl]
 8009e10:	89a3      	ldrh	r3, [r4, #12]
 8009e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e16:	81a3      	strh	r3, [r4, #12]
 8009e18:	f04f 30ff 	mov.w	r0, #4294967295
 8009e1c:	e7e9      	b.n	8009df2 <__ssputs_r+0x8a>
	...

08009e20 <_svfiprintf_r>:
 8009e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e24:	4698      	mov	r8, r3
 8009e26:	898b      	ldrh	r3, [r1, #12]
 8009e28:	061b      	lsls	r3, r3, #24
 8009e2a:	b09d      	sub	sp, #116	@ 0x74
 8009e2c:	4607      	mov	r7, r0
 8009e2e:	460d      	mov	r5, r1
 8009e30:	4614      	mov	r4, r2
 8009e32:	d510      	bpl.n	8009e56 <_svfiprintf_r+0x36>
 8009e34:	690b      	ldr	r3, [r1, #16]
 8009e36:	b973      	cbnz	r3, 8009e56 <_svfiprintf_r+0x36>
 8009e38:	2140      	movs	r1, #64	@ 0x40
 8009e3a:	f7ff ff09 	bl	8009c50 <_malloc_r>
 8009e3e:	6028      	str	r0, [r5, #0]
 8009e40:	6128      	str	r0, [r5, #16]
 8009e42:	b930      	cbnz	r0, 8009e52 <_svfiprintf_r+0x32>
 8009e44:	230c      	movs	r3, #12
 8009e46:	603b      	str	r3, [r7, #0]
 8009e48:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4c:	b01d      	add	sp, #116	@ 0x74
 8009e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e52:	2340      	movs	r3, #64	@ 0x40
 8009e54:	616b      	str	r3, [r5, #20]
 8009e56:	2300      	movs	r3, #0
 8009e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e5a:	2320      	movs	r3, #32
 8009e5c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e60:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e64:	2330      	movs	r3, #48	@ 0x30
 8009e66:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a004 <_svfiprintf_r+0x1e4>
 8009e6a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e6e:	f04f 0901 	mov.w	r9, #1
 8009e72:	4623      	mov	r3, r4
 8009e74:	469a      	mov	sl, r3
 8009e76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e7a:	b10a      	cbz	r2, 8009e80 <_svfiprintf_r+0x60>
 8009e7c:	2a25      	cmp	r2, #37	@ 0x25
 8009e7e:	d1f9      	bne.n	8009e74 <_svfiprintf_r+0x54>
 8009e80:	ebba 0b04 	subs.w	fp, sl, r4
 8009e84:	d00b      	beq.n	8009e9e <_svfiprintf_r+0x7e>
 8009e86:	465b      	mov	r3, fp
 8009e88:	4622      	mov	r2, r4
 8009e8a:	4629      	mov	r1, r5
 8009e8c:	4638      	mov	r0, r7
 8009e8e:	f7ff ff6b 	bl	8009d68 <__ssputs_r>
 8009e92:	3001      	adds	r0, #1
 8009e94:	f000 80a7 	beq.w	8009fe6 <_svfiprintf_r+0x1c6>
 8009e98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e9a:	445a      	add	r2, fp
 8009e9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f000 809f 	beq.w	8009fe6 <_svfiprintf_r+0x1c6>
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8009eae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009eb2:	f10a 0a01 	add.w	sl, sl, #1
 8009eb6:	9304      	str	r3, [sp, #16]
 8009eb8:	9307      	str	r3, [sp, #28]
 8009eba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ebe:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ec0:	4654      	mov	r4, sl
 8009ec2:	2205      	movs	r2, #5
 8009ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec8:	484e      	ldr	r0, [pc, #312]	@ (800a004 <_svfiprintf_r+0x1e4>)
 8009eca:	f7f6 f999 	bl	8000200 <memchr>
 8009ece:	9a04      	ldr	r2, [sp, #16]
 8009ed0:	b9d8      	cbnz	r0, 8009f0a <_svfiprintf_r+0xea>
 8009ed2:	06d0      	lsls	r0, r2, #27
 8009ed4:	bf44      	itt	mi
 8009ed6:	2320      	movmi	r3, #32
 8009ed8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009edc:	0711      	lsls	r1, r2, #28
 8009ede:	bf44      	itt	mi
 8009ee0:	232b      	movmi	r3, #43	@ 0x2b
 8009ee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ee6:	f89a 3000 	ldrb.w	r3, [sl]
 8009eea:	2b2a      	cmp	r3, #42	@ 0x2a
 8009eec:	d015      	beq.n	8009f1a <_svfiprintf_r+0xfa>
 8009eee:	9a07      	ldr	r2, [sp, #28]
 8009ef0:	4654      	mov	r4, sl
 8009ef2:	2000      	movs	r0, #0
 8009ef4:	f04f 0c0a 	mov.w	ip, #10
 8009ef8:	4621      	mov	r1, r4
 8009efa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009efe:	3b30      	subs	r3, #48	@ 0x30
 8009f00:	2b09      	cmp	r3, #9
 8009f02:	d94b      	bls.n	8009f9c <_svfiprintf_r+0x17c>
 8009f04:	b1b0      	cbz	r0, 8009f34 <_svfiprintf_r+0x114>
 8009f06:	9207      	str	r2, [sp, #28]
 8009f08:	e014      	b.n	8009f34 <_svfiprintf_r+0x114>
 8009f0a:	eba0 0308 	sub.w	r3, r0, r8
 8009f0e:	fa09 f303 	lsl.w	r3, r9, r3
 8009f12:	4313      	orrs	r3, r2
 8009f14:	9304      	str	r3, [sp, #16]
 8009f16:	46a2      	mov	sl, r4
 8009f18:	e7d2      	b.n	8009ec0 <_svfiprintf_r+0xa0>
 8009f1a:	9b03      	ldr	r3, [sp, #12]
 8009f1c:	1d19      	adds	r1, r3, #4
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	9103      	str	r1, [sp, #12]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	bfbb      	ittet	lt
 8009f26:	425b      	neglt	r3, r3
 8009f28:	f042 0202 	orrlt.w	r2, r2, #2
 8009f2c:	9307      	strge	r3, [sp, #28]
 8009f2e:	9307      	strlt	r3, [sp, #28]
 8009f30:	bfb8      	it	lt
 8009f32:	9204      	strlt	r2, [sp, #16]
 8009f34:	7823      	ldrb	r3, [r4, #0]
 8009f36:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f38:	d10a      	bne.n	8009f50 <_svfiprintf_r+0x130>
 8009f3a:	7863      	ldrb	r3, [r4, #1]
 8009f3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f3e:	d132      	bne.n	8009fa6 <_svfiprintf_r+0x186>
 8009f40:	9b03      	ldr	r3, [sp, #12]
 8009f42:	1d1a      	adds	r2, r3, #4
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	9203      	str	r2, [sp, #12]
 8009f48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f4c:	3402      	adds	r4, #2
 8009f4e:	9305      	str	r3, [sp, #20]
 8009f50:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a014 <_svfiprintf_r+0x1f4>
 8009f54:	7821      	ldrb	r1, [r4, #0]
 8009f56:	2203      	movs	r2, #3
 8009f58:	4650      	mov	r0, sl
 8009f5a:	f7f6 f951 	bl	8000200 <memchr>
 8009f5e:	b138      	cbz	r0, 8009f70 <_svfiprintf_r+0x150>
 8009f60:	9b04      	ldr	r3, [sp, #16]
 8009f62:	eba0 000a 	sub.w	r0, r0, sl
 8009f66:	2240      	movs	r2, #64	@ 0x40
 8009f68:	4082      	lsls	r2, r0
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	3401      	adds	r4, #1
 8009f6e:	9304      	str	r3, [sp, #16]
 8009f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f74:	4824      	ldr	r0, [pc, #144]	@ (800a008 <_svfiprintf_r+0x1e8>)
 8009f76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f7a:	2206      	movs	r2, #6
 8009f7c:	f7f6 f940 	bl	8000200 <memchr>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d036      	beq.n	8009ff2 <_svfiprintf_r+0x1d2>
 8009f84:	4b21      	ldr	r3, [pc, #132]	@ (800a00c <_svfiprintf_r+0x1ec>)
 8009f86:	bb1b      	cbnz	r3, 8009fd0 <_svfiprintf_r+0x1b0>
 8009f88:	9b03      	ldr	r3, [sp, #12]
 8009f8a:	3307      	adds	r3, #7
 8009f8c:	f023 0307 	bic.w	r3, r3, #7
 8009f90:	3308      	adds	r3, #8
 8009f92:	9303      	str	r3, [sp, #12]
 8009f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f96:	4433      	add	r3, r6
 8009f98:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f9a:	e76a      	b.n	8009e72 <_svfiprintf_r+0x52>
 8009f9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009fa0:	460c      	mov	r4, r1
 8009fa2:	2001      	movs	r0, #1
 8009fa4:	e7a8      	b.n	8009ef8 <_svfiprintf_r+0xd8>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	3401      	adds	r4, #1
 8009faa:	9305      	str	r3, [sp, #20]
 8009fac:	4619      	mov	r1, r3
 8009fae:	f04f 0c0a 	mov.w	ip, #10
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fb8:	3a30      	subs	r2, #48	@ 0x30
 8009fba:	2a09      	cmp	r2, #9
 8009fbc:	d903      	bls.n	8009fc6 <_svfiprintf_r+0x1a6>
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d0c6      	beq.n	8009f50 <_svfiprintf_r+0x130>
 8009fc2:	9105      	str	r1, [sp, #20]
 8009fc4:	e7c4      	b.n	8009f50 <_svfiprintf_r+0x130>
 8009fc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fca:	4604      	mov	r4, r0
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e7f0      	b.n	8009fb2 <_svfiprintf_r+0x192>
 8009fd0:	ab03      	add	r3, sp, #12
 8009fd2:	9300      	str	r3, [sp, #0]
 8009fd4:	462a      	mov	r2, r5
 8009fd6:	4b0e      	ldr	r3, [pc, #56]	@ (800a010 <_svfiprintf_r+0x1f0>)
 8009fd8:	a904      	add	r1, sp, #16
 8009fda:	4638      	mov	r0, r7
 8009fdc:	f3af 8000 	nop.w
 8009fe0:	1c42      	adds	r2, r0, #1
 8009fe2:	4606      	mov	r6, r0
 8009fe4:	d1d6      	bne.n	8009f94 <_svfiprintf_r+0x174>
 8009fe6:	89ab      	ldrh	r3, [r5, #12]
 8009fe8:	065b      	lsls	r3, r3, #25
 8009fea:	f53f af2d 	bmi.w	8009e48 <_svfiprintf_r+0x28>
 8009fee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ff0:	e72c      	b.n	8009e4c <_svfiprintf_r+0x2c>
 8009ff2:	ab03      	add	r3, sp, #12
 8009ff4:	9300      	str	r3, [sp, #0]
 8009ff6:	462a      	mov	r2, r5
 8009ff8:	4b05      	ldr	r3, [pc, #20]	@ (800a010 <_svfiprintf_r+0x1f0>)
 8009ffa:	a904      	add	r1, sp, #16
 8009ffc:	4638      	mov	r0, r7
 8009ffe:	f000 f879 	bl	800a0f4 <_printf_i>
 800a002:	e7ed      	b.n	8009fe0 <_svfiprintf_r+0x1c0>
 800a004:	0800aec3 	.word	0x0800aec3
 800a008:	0800aecd 	.word	0x0800aecd
 800a00c:	00000000 	.word	0x00000000
 800a010:	08009d69 	.word	0x08009d69
 800a014:	0800aec9 	.word	0x0800aec9

0800a018 <_printf_common>:
 800a018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a01c:	4616      	mov	r6, r2
 800a01e:	4698      	mov	r8, r3
 800a020:	688a      	ldr	r2, [r1, #8]
 800a022:	690b      	ldr	r3, [r1, #16]
 800a024:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a028:	4293      	cmp	r3, r2
 800a02a:	bfb8      	it	lt
 800a02c:	4613      	movlt	r3, r2
 800a02e:	6033      	str	r3, [r6, #0]
 800a030:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a034:	4607      	mov	r7, r0
 800a036:	460c      	mov	r4, r1
 800a038:	b10a      	cbz	r2, 800a03e <_printf_common+0x26>
 800a03a:	3301      	adds	r3, #1
 800a03c:	6033      	str	r3, [r6, #0]
 800a03e:	6823      	ldr	r3, [r4, #0]
 800a040:	0699      	lsls	r1, r3, #26
 800a042:	bf42      	ittt	mi
 800a044:	6833      	ldrmi	r3, [r6, #0]
 800a046:	3302      	addmi	r3, #2
 800a048:	6033      	strmi	r3, [r6, #0]
 800a04a:	6825      	ldr	r5, [r4, #0]
 800a04c:	f015 0506 	ands.w	r5, r5, #6
 800a050:	d106      	bne.n	800a060 <_printf_common+0x48>
 800a052:	f104 0a19 	add.w	sl, r4, #25
 800a056:	68e3      	ldr	r3, [r4, #12]
 800a058:	6832      	ldr	r2, [r6, #0]
 800a05a:	1a9b      	subs	r3, r3, r2
 800a05c:	42ab      	cmp	r3, r5
 800a05e:	dc26      	bgt.n	800a0ae <_printf_common+0x96>
 800a060:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a064:	6822      	ldr	r2, [r4, #0]
 800a066:	3b00      	subs	r3, #0
 800a068:	bf18      	it	ne
 800a06a:	2301      	movne	r3, #1
 800a06c:	0692      	lsls	r2, r2, #26
 800a06e:	d42b      	bmi.n	800a0c8 <_printf_common+0xb0>
 800a070:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a074:	4641      	mov	r1, r8
 800a076:	4638      	mov	r0, r7
 800a078:	47c8      	blx	r9
 800a07a:	3001      	adds	r0, #1
 800a07c:	d01e      	beq.n	800a0bc <_printf_common+0xa4>
 800a07e:	6823      	ldr	r3, [r4, #0]
 800a080:	6922      	ldr	r2, [r4, #16]
 800a082:	f003 0306 	and.w	r3, r3, #6
 800a086:	2b04      	cmp	r3, #4
 800a088:	bf02      	ittt	eq
 800a08a:	68e5      	ldreq	r5, [r4, #12]
 800a08c:	6833      	ldreq	r3, [r6, #0]
 800a08e:	1aed      	subeq	r5, r5, r3
 800a090:	68a3      	ldr	r3, [r4, #8]
 800a092:	bf0c      	ite	eq
 800a094:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a098:	2500      	movne	r5, #0
 800a09a:	4293      	cmp	r3, r2
 800a09c:	bfc4      	itt	gt
 800a09e:	1a9b      	subgt	r3, r3, r2
 800a0a0:	18ed      	addgt	r5, r5, r3
 800a0a2:	2600      	movs	r6, #0
 800a0a4:	341a      	adds	r4, #26
 800a0a6:	42b5      	cmp	r5, r6
 800a0a8:	d11a      	bne.n	800a0e0 <_printf_common+0xc8>
 800a0aa:	2000      	movs	r0, #0
 800a0ac:	e008      	b.n	800a0c0 <_printf_common+0xa8>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	4652      	mov	r2, sl
 800a0b2:	4641      	mov	r1, r8
 800a0b4:	4638      	mov	r0, r7
 800a0b6:	47c8      	blx	r9
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	d103      	bne.n	800a0c4 <_printf_common+0xac>
 800a0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0c4:	3501      	adds	r5, #1
 800a0c6:	e7c6      	b.n	800a056 <_printf_common+0x3e>
 800a0c8:	18e1      	adds	r1, r4, r3
 800a0ca:	1c5a      	adds	r2, r3, #1
 800a0cc:	2030      	movs	r0, #48	@ 0x30
 800a0ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a0d2:	4422      	add	r2, r4
 800a0d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a0d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a0dc:	3302      	adds	r3, #2
 800a0de:	e7c7      	b.n	800a070 <_printf_common+0x58>
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	4622      	mov	r2, r4
 800a0e4:	4641      	mov	r1, r8
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	47c8      	blx	r9
 800a0ea:	3001      	adds	r0, #1
 800a0ec:	d0e6      	beq.n	800a0bc <_printf_common+0xa4>
 800a0ee:	3601      	adds	r6, #1
 800a0f0:	e7d9      	b.n	800a0a6 <_printf_common+0x8e>
	...

0800a0f4 <_printf_i>:
 800a0f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f8:	7e0f      	ldrb	r7, [r1, #24]
 800a0fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a0fc:	2f78      	cmp	r7, #120	@ 0x78
 800a0fe:	4691      	mov	r9, r2
 800a100:	4680      	mov	r8, r0
 800a102:	460c      	mov	r4, r1
 800a104:	469a      	mov	sl, r3
 800a106:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a10a:	d807      	bhi.n	800a11c <_printf_i+0x28>
 800a10c:	2f62      	cmp	r7, #98	@ 0x62
 800a10e:	d80a      	bhi.n	800a126 <_printf_i+0x32>
 800a110:	2f00      	cmp	r7, #0
 800a112:	f000 80d1 	beq.w	800a2b8 <_printf_i+0x1c4>
 800a116:	2f58      	cmp	r7, #88	@ 0x58
 800a118:	f000 80b8 	beq.w	800a28c <_printf_i+0x198>
 800a11c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a120:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a124:	e03a      	b.n	800a19c <_printf_i+0xa8>
 800a126:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a12a:	2b15      	cmp	r3, #21
 800a12c:	d8f6      	bhi.n	800a11c <_printf_i+0x28>
 800a12e:	a101      	add	r1, pc, #4	@ (adr r1, 800a134 <_printf_i+0x40>)
 800a130:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a134:	0800a18d 	.word	0x0800a18d
 800a138:	0800a1a1 	.word	0x0800a1a1
 800a13c:	0800a11d 	.word	0x0800a11d
 800a140:	0800a11d 	.word	0x0800a11d
 800a144:	0800a11d 	.word	0x0800a11d
 800a148:	0800a11d 	.word	0x0800a11d
 800a14c:	0800a1a1 	.word	0x0800a1a1
 800a150:	0800a11d 	.word	0x0800a11d
 800a154:	0800a11d 	.word	0x0800a11d
 800a158:	0800a11d 	.word	0x0800a11d
 800a15c:	0800a11d 	.word	0x0800a11d
 800a160:	0800a29f 	.word	0x0800a29f
 800a164:	0800a1cb 	.word	0x0800a1cb
 800a168:	0800a259 	.word	0x0800a259
 800a16c:	0800a11d 	.word	0x0800a11d
 800a170:	0800a11d 	.word	0x0800a11d
 800a174:	0800a2c1 	.word	0x0800a2c1
 800a178:	0800a11d 	.word	0x0800a11d
 800a17c:	0800a1cb 	.word	0x0800a1cb
 800a180:	0800a11d 	.word	0x0800a11d
 800a184:	0800a11d 	.word	0x0800a11d
 800a188:	0800a261 	.word	0x0800a261
 800a18c:	6833      	ldr	r3, [r6, #0]
 800a18e:	1d1a      	adds	r2, r3, #4
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	6032      	str	r2, [r6, #0]
 800a194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a198:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a19c:	2301      	movs	r3, #1
 800a19e:	e09c      	b.n	800a2da <_printf_i+0x1e6>
 800a1a0:	6833      	ldr	r3, [r6, #0]
 800a1a2:	6820      	ldr	r0, [r4, #0]
 800a1a4:	1d19      	adds	r1, r3, #4
 800a1a6:	6031      	str	r1, [r6, #0]
 800a1a8:	0606      	lsls	r6, r0, #24
 800a1aa:	d501      	bpl.n	800a1b0 <_printf_i+0xbc>
 800a1ac:	681d      	ldr	r5, [r3, #0]
 800a1ae:	e003      	b.n	800a1b8 <_printf_i+0xc4>
 800a1b0:	0645      	lsls	r5, r0, #25
 800a1b2:	d5fb      	bpl.n	800a1ac <_printf_i+0xb8>
 800a1b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1b8:	2d00      	cmp	r5, #0
 800a1ba:	da03      	bge.n	800a1c4 <_printf_i+0xd0>
 800a1bc:	232d      	movs	r3, #45	@ 0x2d
 800a1be:	426d      	negs	r5, r5
 800a1c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1c4:	4858      	ldr	r0, [pc, #352]	@ (800a328 <_printf_i+0x234>)
 800a1c6:	230a      	movs	r3, #10
 800a1c8:	e011      	b.n	800a1ee <_printf_i+0xfa>
 800a1ca:	6821      	ldr	r1, [r4, #0]
 800a1cc:	6833      	ldr	r3, [r6, #0]
 800a1ce:	0608      	lsls	r0, r1, #24
 800a1d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a1d4:	d402      	bmi.n	800a1dc <_printf_i+0xe8>
 800a1d6:	0649      	lsls	r1, r1, #25
 800a1d8:	bf48      	it	mi
 800a1da:	b2ad      	uxthmi	r5, r5
 800a1dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a1de:	4852      	ldr	r0, [pc, #328]	@ (800a328 <_printf_i+0x234>)
 800a1e0:	6033      	str	r3, [r6, #0]
 800a1e2:	bf14      	ite	ne
 800a1e4:	230a      	movne	r3, #10
 800a1e6:	2308      	moveq	r3, #8
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a1ee:	6866      	ldr	r6, [r4, #4]
 800a1f0:	60a6      	str	r6, [r4, #8]
 800a1f2:	2e00      	cmp	r6, #0
 800a1f4:	db05      	blt.n	800a202 <_printf_i+0x10e>
 800a1f6:	6821      	ldr	r1, [r4, #0]
 800a1f8:	432e      	orrs	r6, r5
 800a1fa:	f021 0104 	bic.w	r1, r1, #4
 800a1fe:	6021      	str	r1, [r4, #0]
 800a200:	d04b      	beq.n	800a29a <_printf_i+0x1a6>
 800a202:	4616      	mov	r6, r2
 800a204:	fbb5 f1f3 	udiv	r1, r5, r3
 800a208:	fb03 5711 	mls	r7, r3, r1, r5
 800a20c:	5dc7      	ldrb	r7, [r0, r7]
 800a20e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a212:	462f      	mov	r7, r5
 800a214:	42bb      	cmp	r3, r7
 800a216:	460d      	mov	r5, r1
 800a218:	d9f4      	bls.n	800a204 <_printf_i+0x110>
 800a21a:	2b08      	cmp	r3, #8
 800a21c:	d10b      	bne.n	800a236 <_printf_i+0x142>
 800a21e:	6823      	ldr	r3, [r4, #0]
 800a220:	07df      	lsls	r7, r3, #31
 800a222:	d508      	bpl.n	800a236 <_printf_i+0x142>
 800a224:	6923      	ldr	r3, [r4, #16]
 800a226:	6861      	ldr	r1, [r4, #4]
 800a228:	4299      	cmp	r1, r3
 800a22a:	bfde      	ittt	le
 800a22c:	2330      	movle	r3, #48	@ 0x30
 800a22e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a232:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a236:	1b92      	subs	r2, r2, r6
 800a238:	6122      	str	r2, [r4, #16]
 800a23a:	f8cd a000 	str.w	sl, [sp]
 800a23e:	464b      	mov	r3, r9
 800a240:	aa03      	add	r2, sp, #12
 800a242:	4621      	mov	r1, r4
 800a244:	4640      	mov	r0, r8
 800a246:	f7ff fee7 	bl	800a018 <_printf_common>
 800a24a:	3001      	adds	r0, #1
 800a24c:	d14a      	bne.n	800a2e4 <_printf_i+0x1f0>
 800a24e:	f04f 30ff 	mov.w	r0, #4294967295
 800a252:	b004      	add	sp, #16
 800a254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a258:	6823      	ldr	r3, [r4, #0]
 800a25a:	f043 0320 	orr.w	r3, r3, #32
 800a25e:	6023      	str	r3, [r4, #0]
 800a260:	4832      	ldr	r0, [pc, #200]	@ (800a32c <_printf_i+0x238>)
 800a262:	2778      	movs	r7, #120	@ 0x78
 800a264:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a268:	6823      	ldr	r3, [r4, #0]
 800a26a:	6831      	ldr	r1, [r6, #0]
 800a26c:	061f      	lsls	r7, r3, #24
 800a26e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a272:	d402      	bmi.n	800a27a <_printf_i+0x186>
 800a274:	065f      	lsls	r7, r3, #25
 800a276:	bf48      	it	mi
 800a278:	b2ad      	uxthmi	r5, r5
 800a27a:	6031      	str	r1, [r6, #0]
 800a27c:	07d9      	lsls	r1, r3, #31
 800a27e:	bf44      	itt	mi
 800a280:	f043 0320 	orrmi.w	r3, r3, #32
 800a284:	6023      	strmi	r3, [r4, #0]
 800a286:	b11d      	cbz	r5, 800a290 <_printf_i+0x19c>
 800a288:	2310      	movs	r3, #16
 800a28a:	e7ad      	b.n	800a1e8 <_printf_i+0xf4>
 800a28c:	4826      	ldr	r0, [pc, #152]	@ (800a328 <_printf_i+0x234>)
 800a28e:	e7e9      	b.n	800a264 <_printf_i+0x170>
 800a290:	6823      	ldr	r3, [r4, #0]
 800a292:	f023 0320 	bic.w	r3, r3, #32
 800a296:	6023      	str	r3, [r4, #0]
 800a298:	e7f6      	b.n	800a288 <_printf_i+0x194>
 800a29a:	4616      	mov	r6, r2
 800a29c:	e7bd      	b.n	800a21a <_printf_i+0x126>
 800a29e:	6833      	ldr	r3, [r6, #0]
 800a2a0:	6825      	ldr	r5, [r4, #0]
 800a2a2:	6961      	ldr	r1, [r4, #20]
 800a2a4:	1d18      	adds	r0, r3, #4
 800a2a6:	6030      	str	r0, [r6, #0]
 800a2a8:	062e      	lsls	r6, r5, #24
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	d501      	bpl.n	800a2b2 <_printf_i+0x1be>
 800a2ae:	6019      	str	r1, [r3, #0]
 800a2b0:	e002      	b.n	800a2b8 <_printf_i+0x1c4>
 800a2b2:	0668      	lsls	r0, r5, #25
 800a2b4:	d5fb      	bpl.n	800a2ae <_printf_i+0x1ba>
 800a2b6:	8019      	strh	r1, [r3, #0]
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	6123      	str	r3, [r4, #16]
 800a2bc:	4616      	mov	r6, r2
 800a2be:	e7bc      	b.n	800a23a <_printf_i+0x146>
 800a2c0:	6833      	ldr	r3, [r6, #0]
 800a2c2:	1d1a      	adds	r2, r3, #4
 800a2c4:	6032      	str	r2, [r6, #0]
 800a2c6:	681e      	ldr	r6, [r3, #0]
 800a2c8:	6862      	ldr	r2, [r4, #4]
 800a2ca:	2100      	movs	r1, #0
 800a2cc:	4630      	mov	r0, r6
 800a2ce:	f7f5 ff97 	bl	8000200 <memchr>
 800a2d2:	b108      	cbz	r0, 800a2d8 <_printf_i+0x1e4>
 800a2d4:	1b80      	subs	r0, r0, r6
 800a2d6:	6060      	str	r0, [r4, #4]
 800a2d8:	6863      	ldr	r3, [r4, #4]
 800a2da:	6123      	str	r3, [r4, #16]
 800a2dc:	2300      	movs	r3, #0
 800a2de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2e2:	e7aa      	b.n	800a23a <_printf_i+0x146>
 800a2e4:	6923      	ldr	r3, [r4, #16]
 800a2e6:	4632      	mov	r2, r6
 800a2e8:	4649      	mov	r1, r9
 800a2ea:	4640      	mov	r0, r8
 800a2ec:	47d0      	blx	sl
 800a2ee:	3001      	adds	r0, #1
 800a2f0:	d0ad      	beq.n	800a24e <_printf_i+0x15a>
 800a2f2:	6823      	ldr	r3, [r4, #0]
 800a2f4:	079b      	lsls	r3, r3, #30
 800a2f6:	d413      	bmi.n	800a320 <_printf_i+0x22c>
 800a2f8:	68e0      	ldr	r0, [r4, #12]
 800a2fa:	9b03      	ldr	r3, [sp, #12]
 800a2fc:	4298      	cmp	r0, r3
 800a2fe:	bfb8      	it	lt
 800a300:	4618      	movlt	r0, r3
 800a302:	e7a6      	b.n	800a252 <_printf_i+0x15e>
 800a304:	2301      	movs	r3, #1
 800a306:	4632      	mov	r2, r6
 800a308:	4649      	mov	r1, r9
 800a30a:	4640      	mov	r0, r8
 800a30c:	47d0      	blx	sl
 800a30e:	3001      	adds	r0, #1
 800a310:	d09d      	beq.n	800a24e <_printf_i+0x15a>
 800a312:	3501      	adds	r5, #1
 800a314:	68e3      	ldr	r3, [r4, #12]
 800a316:	9903      	ldr	r1, [sp, #12]
 800a318:	1a5b      	subs	r3, r3, r1
 800a31a:	42ab      	cmp	r3, r5
 800a31c:	dcf2      	bgt.n	800a304 <_printf_i+0x210>
 800a31e:	e7eb      	b.n	800a2f8 <_printf_i+0x204>
 800a320:	2500      	movs	r5, #0
 800a322:	f104 0619 	add.w	r6, r4, #25
 800a326:	e7f5      	b.n	800a314 <_printf_i+0x220>
 800a328:	0800aed4 	.word	0x0800aed4
 800a32c:	0800aee5 	.word	0x0800aee5

0800a330 <__sflush_r>:
 800a330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a338:	0716      	lsls	r6, r2, #28
 800a33a:	4605      	mov	r5, r0
 800a33c:	460c      	mov	r4, r1
 800a33e:	d454      	bmi.n	800a3ea <__sflush_r+0xba>
 800a340:	684b      	ldr	r3, [r1, #4]
 800a342:	2b00      	cmp	r3, #0
 800a344:	dc02      	bgt.n	800a34c <__sflush_r+0x1c>
 800a346:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a348:	2b00      	cmp	r3, #0
 800a34a:	dd48      	ble.n	800a3de <__sflush_r+0xae>
 800a34c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a34e:	2e00      	cmp	r6, #0
 800a350:	d045      	beq.n	800a3de <__sflush_r+0xae>
 800a352:	2300      	movs	r3, #0
 800a354:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a358:	682f      	ldr	r7, [r5, #0]
 800a35a:	6a21      	ldr	r1, [r4, #32]
 800a35c:	602b      	str	r3, [r5, #0]
 800a35e:	d030      	beq.n	800a3c2 <__sflush_r+0x92>
 800a360:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a362:	89a3      	ldrh	r3, [r4, #12]
 800a364:	0759      	lsls	r1, r3, #29
 800a366:	d505      	bpl.n	800a374 <__sflush_r+0x44>
 800a368:	6863      	ldr	r3, [r4, #4]
 800a36a:	1ad2      	subs	r2, r2, r3
 800a36c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a36e:	b10b      	cbz	r3, 800a374 <__sflush_r+0x44>
 800a370:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a372:	1ad2      	subs	r2, r2, r3
 800a374:	2300      	movs	r3, #0
 800a376:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a378:	6a21      	ldr	r1, [r4, #32]
 800a37a:	4628      	mov	r0, r5
 800a37c:	47b0      	blx	r6
 800a37e:	1c43      	adds	r3, r0, #1
 800a380:	89a3      	ldrh	r3, [r4, #12]
 800a382:	d106      	bne.n	800a392 <__sflush_r+0x62>
 800a384:	6829      	ldr	r1, [r5, #0]
 800a386:	291d      	cmp	r1, #29
 800a388:	d82b      	bhi.n	800a3e2 <__sflush_r+0xb2>
 800a38a:	4a2a      	ldr	r2, [pc, #168]	@ (800a434 <__sflush_r+0x104>)
 800a38c:	40ca      	lsrs	r2, r1
 800a38e:	07d6      	lsls	r6, r2, #31
 800a390:	d527      	bpl.n	800a3e2 <__sflush_r+0xb2>
 800a392:	2200      	movs	r2, #0
 800a394:	6062      	str	r2, [r4, #4]
 800a396:	04d9      	lsls	r1, r3, #19
 800a398:	6922      	ldr	r2, [r4, #16]
 800a39a:	6022      	str	r2, [r4, #0]
 800a39c:	d504      	bpl.n	800a3a8 <__sflush_r+0x78>
 800a39e:	1c42      	adds	r2, r0, #1
 800a3a0:	d101      	bne.n	800a3a6 <__sflush_r+0x76>
 800a3a2:	682b      	ldr	r3, [r5, #0]
 800a3a4:	b903      	cbnz	r3, 800a3a8 <__sflush_r+0x78>
 800a3a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a3a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3aa:	602f      	str	r7, [r5, #0]
 800a3ac:	b1b9      	cbz	r1, 800a3de <__sflush_r+0xae>
 800a3ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3b2:	4299      	cmp	r1, r3
 800a3b4:	d002      	beq.n	800a3bc <__sflush_r+0x8c>
 800a3b6:	4628      	mov	r0, r5
 800a3b8:	f7ff fbd6 	bl	8009b68 <_free_r>
 800a3bc:	2300      	movs	r3, #0
 800a3be:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3c0:	e00d      	b.n	800a3de <__sflush_r+0xae>
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	47b0      	blx	r6
 800a3c8:	4602      	mov	r2, r0
 800a3ca:	1c50      	adds	r0, r2, #1
 800a3cc:	d1c9      	bne.n	800a362 <__sflush_r+0x32>
 800a3ce:	682b      	ldr	r3, [r5, #0]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d0c6      	beq.n	800a362 <__sflush_r+0x32>
 800a3d4:	2b1d      	cmp	r3, #29
 800a3d6:	d001      	beq.n	800a3dc <__sflush_r+0xac>
 800a3d8:	2b16      	cmp	r3, #22
 800a3da:	d11e      	bne.n	800a41a <__sflush_r+0xea>
 800a3dc:	602f      	str	r7, [r5, #0]
 800a3de:	2000      	movs	r0, #0
 800a3e0:	e022      	b.n	800a428 <__sflush_r+0xf8>
 800a3e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3e6:	b21b      	sxth	r3, r3
 800a3e8:	e01b      	b.n	800a422 <__sflush_r+0xf2>
 800a3ea:	690f      	ldr	r7, [r1, #16]
 800a3ec:	2f00      	cmp	r7, #0
 800a3ee:	d0f6      	beq.n	800a3de <__sflush_r+0xae>
 800a3f0:	0793      	lsls	r3, r2, #30
 800a3f2:	680e      	ldr	r6, [r1, #0]
 800a3f4:	bf08      	it	eq
 800a3f6:	694b      	ldreq	r3, [r1, #20]
 800a3f8:	600f      	str	r7, [r1, #0]
 800a3fa:	bf18      	it	ne
 800a3fc:	2300      	movne	r3, #0
 800a3fe:	eba6 0807 	sub.w	r8, r6, r7
 800a402:	608b      	str	r3, [r1, #8]
 800a404:	f1b8 0f00 	cmp.w	r8, #0
 800a408:	dde9      	ble.n	800a3de <__sflush_r+0xae>
 800a40a:	6a21      	ldr	r1, [r4, #32]
 800a40c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a40e:	4643      	mov	r3, r8
 800a410:	463a      	mov	r2, r7
 800a412:	4628      	mov	r0, r5
 800a414:	47b0      	blx	r6
 800a416:	2800      	cmp	r0, #0
 800a418:	dc08      	bgt.n	800a42c <__sflush_r+0xfc>
 800a41a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a41e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a422:	81a3      	strh	r3, [r4, #12]
 800a424:	f04f 30ff 	mov.w	r0, #4294967295
 800a428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a42c:	4407      	add	r7, r0
 800a42e:	eba8 0800 	sub.w	r8, r8, r0
 800a432:	e7e7      	b.n	800a404 <__sflush_r+0xd4>
 800a434:	20400001 	.word	0x20400001

0800a438 <_fflush_r>:
 800a438:	b538      	push	{r3, r4, r5, lr}
 800a43a:	690b      	ldr	r3, [r1, #16]
 800a43c:	4605      	mov	r5, r0
 800a43e:	460c      	mov	r4, r1
 800a440:	b913      	cbnz	r3, 800a448 <_fflush_r+0x10>
 800a442:	2500      	movs	r5, #0
 800a444:	4628      	mov	r0, r5
 800a446:	bd38      	pop	{r3, r4, r5, pc}
 800a448:	b118      	cbz	r0, 800a452 <_fflush_r+0x1a>
 800a44a:	6a03      	ldr	r3, [r0, #32]
 800a44c:	b90b      	cbnz	r3, 800a452 <_fflush_r+0x1a>
 800a44e:	f7ff f9d5 	bl	80097fc <__sinit>
 800a452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d0f3      	beq.n	800a442 <_fflush_r+0xa>
 800a45a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a45c:	07d0      	lsls	r0, r2, #31
 800a45e:	d404      	bmi.n	800a46a <_fflush_r+0x32>
 800a460:	0599      	lsls	r1, r3, #22
 800a462:	d402      	bmi.n	800a46a <_fflush_r+0x32>
 800a464:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a466:	f7ff fb50 	bl	8009b0a <__retarget_lock_acquire_recursive>
 800a46a:	4628      	mov	r0, r5
 800a46c:	4621      	mov	r1, r4
 800a46e:	f7ff ff5f 	bl	800a330 <__sflush_r>
 800a472:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a474:	07da      	lsls	r2, r3, #31
 800a476:	4605      	mov	r5, r0
 800a478:	d4e4      	bmi.n	800a444 <_fflush_r+0xc>
 800a47a:	89a3      	ldrh	r3, [r4, #12]
 800a47c:	059b      	lsls	r3, r3, #22
 800a47e:	d4e1      	bmi.n	800a444 <_fflush_r+0xc>
 800a480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a482:	f7ff fb43 	bl	8009b0c <__retarget_lock_release_recursive>
 800a486:	e7dd      	b.n	800a444 <_fflush_r+0xc>

0800a488 <fiprintf>:
 800a488:	b40e      	push	{r1, r2, r3}
 800a48a:	b503      	push	{r0, r1, lr}
 800a48c:	4601      	mov	r1, r0
 800a48e:	ab03      	add	r3, sp, #12
 800a490:	4805      	ldr	r0, [pc, #20]	@ (800a4a8 <fiprintf+0x20>)
 800a492:	f853 2b04 	ldr.w	r2, [r3], #4
 800a496:	6800      	ldr	r0, [r0, #0]
 800a498:	9301      	str	r3, [sp, #4]
 800a49a:	f000 f88f 	bl	800a5bc <_vfiprintf_r>
 800a49e:	b002      	add	sp, #8
 800a4a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4a4:	b003      	add	sp, #12
 800a4a6:	4770      	bx	lr
 800a4a8:	2000002c 	.word	0x2000002c

0800a4ac <memmove>:
 800a4ac:	4288      	cmp	r0, r1
 800a4ae:	b510      	push	{r4, lr}
 800a4b0:	eb01 0402 	add.w	r4, r1, r2
 800a4b4:	d902      	bls.n	800a4bc <memmove+0x10>
 800a4b6:	4284      	cmp	r4, r0
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	d807      	bhi.n	800a4cc <memmove+0x20>
 800a4bc:	1e43      	subs	r3, r0, #1
 800a4be:	42a1      	cmp	r1, r4
 800a4c0:	d008      	beq.n	800a4d4 <memmove+0x28>
 800a4c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4ca:	e7f8      	b.n	800a4be <memmove+0x12>
 800a4cc:	4402      	add	r2, r0
 800a4ce:	4601      	mov	r1, r0
 800a4d0:	428a      	cmp	r2, r1
 800a4d2:	d100      	bne.n	800a4d6 <memmove+0x2a>
 800a4d4:	bd10      	pop	{r4, pc}
 800a4d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4de:	e7f7      	b.n	800a4d0 <memmove+0x24>

0800a4e0 <_sbrk_r>:
 800a4e0:	b538      	push	{r3, r4, r5, lr}
 800a4e2:	4d06      	ldr	r5, [pc, #24]	@ (800a4fc <_sbrk_r+0x1c>)
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	4604      	mov	r4, r0
 800a4e8:	4608      	mov	r0, r1
 800a4ea:	602b      	str	r3, [r5, #0]
 800a4ec:	f7f9 f9e4 	bl	80038b8 <_sbrk>
 800a4f0:	1c43      	adds	r3, r0, #1
 800a4f2:	d102      	bne.n	800a4fa <_sbrk_r+0x1a>
 800a4f4:	682b      	ldr	r3, [r5, #0]
 800a4f6:	b103      	cbz	r3, 800a4fa <_sbrk_r+0x1a>
 800a4f8:	6023      	str	r3, [r4, #0]
 800a4fa:	bd38      	pop	{r3, r4, r5, pc}
 800a4fc:	2000cd80 	.word	0x2000cd80

0800a500 <abort>:
 800a500:	b508      	push	{r3, lr}
 800a502:	2006      	movs	r0, #6
 800a504:	f000 fa2e 	bl	800a964 <raise>
 800a508:	2001      	movs	r0, #1
 800a50a:	f7f9 f95d 	bl	80037c8 <_exit>

0800a50e <_realloc_r>:
 800a50e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a512:	4607      	mov	r7, r0
 800a514:	4614      	mov	r4, r2
 800a516:	460d      	mov	r5, r1
 800a518:	b921      	cbnz	r1, 800a524 <_realloc_r+0x16>
 800a51a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a51e:	4611      	mov	r1, r2
 800a520:	f7ff bb96 	b.w	8009c50 <_malloc_r>
 800a524:	b92a      	cbnz	r2, 800a532 <_realloc_r+0x24>
 800a526:	f7ff fb1f 	bl	8009b68 <_free_r>
 800a52a:	4625      	mov	r5, r4
 800a52c:	4628      	mov	r0, r5
 800a52e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a532:	f000 fa33 	bl	800a99c <_malloc_usable_size_r>
 800a536:	4284      	cmp	r4, r0
 800a538:	4606      	mov	r6, r0
 800a53a:	d802      	bhi.n	800a542 <_realloc_r+0x34>
 800a53c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a540:	d8f4      	bhi.n	800a52c <_realloc_r+0x1e>
 800a542:	4621      	mov	r1, r4
 800a544:	4638      	mov	r0, r7
 800a546:	f7ff fb83 	bl	8009c50 <_malloc_r>
 800a54a:	4680      	mov	r8, r0
 800a54c:	b908      	cbnz	r0, 800a552 <_realloc_r+0x44>
 800a54e:	4645      	mov	r5, r8
 800a550:	e7ec      	b.n	800a52c <_realloc_r+0x1e>
 800a552:	42b4      	cmp	r4, r6
 800a554:	4622      	mov	r2, r4
 800a556:	4629      	mov	r1, r5
 800a558:	bf28      	it	cs
 800a55a:	4632      	movcs	r2, r6
 800a55c:	f7ff fad7 	bl	8009b0e <memcpy>
 800a560:	4629      	mov	r1, r5
 800a562:	4638      	mov	r0, r7
 800a564:	f7ff fb00 	bl	8009b68 <_free_r>
 800a568:	e7f1      	b.n	800a54e <_realloc_r+0x40>

0800a56a <__sfputc_r>:
 800a56a:	6893      	ldr	r3, [r2, #8]
 800a56c:	3b01      	subs	r3, #1
 800a56e:	2b00      	cmp	r3, #0
 800a570:	b410      	push	{r4}
 800a572:	6093      	str	r3, [r2, #8]
 800a574:	da08      	bge.n	800a588 <__sfputc_r+0x1e>
 800a576:	6994      	ldr	r4, [r2, #24]
 800a578:	42a3      	cmp	r3, r4
 800a57a:	db01      	blt.n	800a580 <__sfputc_r+0x16>
 800a57c:	290a      	cmp	r1, #10
 800a57e:	d103      	bne.n	800a588 <__sfputc_r+0x1e>
 800a580:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a584:	f000 b932 	b.w	800a7ec <__swbuf_r>
 800a588:	6813      	ldr	r3, [r2, #0]
 800a58a:	1c58      	adds	r0, r3, #1
 800a58c:	6010      	str	r0, [r2, #0]
 800a58e:	7019      	strb	r1, [r3, #0]
 800a590:	4608      	mov	r0, r1
 800a592:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <__sfputs_r>:
 800a598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a59a:	4606      	mov	r6, r0
 800a59c:	460f      	mov	r7, r1
 800a59e:	4614      	mov	r4, r2
 800a5a0:	18d5      	adds	r5, r2, r3
 800a5a2:	42ac      	cmp	r4, r5
 800a5a4:	d101      	bne.n	800a5aa <__sfputs_r+0x12>
 800a5a6:	2000      	movs	r0, #0
 800a5a8:	e007      	b.n	800a5ba <__sfputs_r+0x22>
 800a5aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5ae:	463a      	mov	r2, r7
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	f7ff ffda 	bl	800a56a <__sfputc_r>
 800a5b6:	1c43      	adds	r3, r0, #1
 800a5b8:	d1f3      	bne.n	800a5a2 <__sfputs_r+0xa>
 800a5ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a5bc <_vfiprintf_r>:
 800a5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c0:	460d      	mov	r5, r1
 800a5c2:	b09d      	sub	sp, #116	@ 0x74
 800a5c4:	4614      	mov	r4, r2
 800a5c6:	4698      	mov	r8, r3
 800a5c8:	4606      	mov	r6, r0
 800a5ca:	b118      	cbz	r0, 800a5d4 <_vfiprintf_r+0x18>
 800a5cc:	6a03      	ldr	r3, [r0, #32]
 800a5ce:	b90b      	cbnz	r3, 800a5d4 <_vfiprintf_r+0x18>
 800a5d0:	f7ff f914 	bl	80097fc <__sinit>
 800a5d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5d6:	07d9      	lsls	r1, r3, #31
 800a5d8:	d405      	bmi.n	800a5e6 <_vfiprintf_r+0x2a>
 800a5da:	89ab      	ldrh	r3, [r5, #12]
 800a5dc:	059a      	lsls	r2, r3, #22
 800a5de:	d402      	bmi.n	800a5e6 <_vfiprintf_r+0x2a>
 800a5e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5e2:	f7ff fa92 	bl	8009b0a <__retarget_lock_acquire_recursive>
 800a5e6:	89ab      	ldrh	r3, [r5, #12]
 800a5e8:	071b      	lsls	r3, r3, #28
 800a5ea:	d501      	bpl.n	800a5f0 <_vfiprintf_r+0x34>
 800a5ec:	692b      	ldr	r3, [r5, #16]
 800a5ee:	b99b      	cbnz	r3, 800a618 <_vfiprintf_r+0x5c>
 800a5f0:	4629      	mov	r1, r5
 800a5f2:	4630      	mov	r0, r6
 800a5f4:	f000 f938 	bl	800a868 <__swsetup_r>
 800a5f8:	b170      	cbz	r0, 800a618 <_vfiprintf_r+0x5c>
 800a5fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5fc:	07dc      	lsls	r4, r3, #31
 800a5fe:	d504      	bpl.n	800a60a <_vfiprintf_r+0x4e>
 800a600:	f04f 30ff 	mov.w	r0, #4294967295
 800a604:	b01d      	add	sp, #116	@ 0x74
 800a606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a60a:	89ab      	ldrh	r3, [r5, #12]
 800a60c:	0598      	lsls	r0, r3, #22
 800a60e:	d4f7      	bmi.n	800a600 <_vfiprintf_r+0x44>
 800a610:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a612:	f7ff fa7b 	bl	8009b0c <__retarget_lock_release_recursive>
 800a616:	e7f3      	b.n	800a600 <_vfiprintf_r+0x44>
 800a618:	2300      	movs	r3, #0
 800a61a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a61c:	2320      	movs	r3, #32
 800a61e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a622:	f8cd 800c 	str.w	r8, [sp, #12]
 800a626:	2330      	movs	r3, #48	@ 0x30
 800a628:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a7d8 <_vfiprintf_r+0x21c>
 800a62c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a630:	f04f 0901 	mov.w	r9, #1
 800a634:	4623      	mov	r3, r4
 800a636:	469a      	mov	sl, r3
 800a638:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a63c:	b10a      	cbz	r2, 800a642 <_vfiprintf_r+0x86>
 800a63e:	2a25      	cmp	r2, #37	@ 0x25
 800a640:	d1f9      	bne.n	800a636 <_vfiprintf_r+0x7a>
 800a642:	ebba 0b04 	subs.w	fp, sl, r4
 800a646:	d00b      	beq.n	800a660 <_vfiprintf_r+0xa4>
 800a648:	465b      	mov	r3, fp
 800a64a:	4622      	mov	r2, r4
 800a64c:	4629      	mov	r1, r5
 800a64e:	4630      	mov	r0, r6
 800a650:	f7ff ffa2 	bl	800a598 <__sfputs_r>
 800a654:	3001      	adds	r0, #1
 800a656:	f000 80a7 	beq.w	800a7a8 <_vfiprintf_r+0x1ec>
 800a65a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a65c:	445a      	add	r2, fp
 800a65e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a660:	f89a 3000 	ldrb.w	r3, [sl]
 800a664:	2b00      	cmp	r3, #0
 800a666:	f000 809f 	beq.w	800a7a8 <_vfiprintf_r+0x1ec>
 800a66a:	2300      	movs	r3, #0
 800a66c:	f04f 32ff 	mov.w	r2, #4294967295
 800a670:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a674:	f10a 0a01 	add.w	sl, sl, #1
 800a678:	9304      	str	r3, [sp, #16]
 800a67a:	9307      	str	r3, [sp, #28]
 800a67c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a680:	931a      	str	r3, [sp, #104]	@ 0x68
 800a682:	4654      	mov	r4, sl
 800a684:	2205      	movs	r2, #5
 800a686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a68a:	4853      	ldr	r0, [pc, #332]	@ (800a7d8 <_vfiprintf_r+0x21c>)
 800a68c:	f7f5 fdb8 	bl	8000200 <memchr>
 800a690:	9a04      	ldr	r2, [sp, #16]
 800a692:	b9d8      	cbnz	r0, 800a6cc <_vfiprintf_r+0x110>
 800a694:	06d1      	lsls	r1, r2, #27
 800a696:	bf44      	itt	mi
 800a698:	2320      	movmi	r3, #32
 800a69a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a69e:	0713      	lsls	r3, r2, #28
 800a6a0:	bf44      	itt	mi
 800a6a2:	232b      	movmi	r3, #43	@ 0x2b
 800a6a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a6ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6ae:	d015      	beq.n	800a6dc <_vfiprintf_r+0x120>
 800a6b0:	9a07      	ldr	r2, [sp, #28]
 800a6b2:	4654      	mov	r4, sl
 800a6b4:	2000      	movs	r0, #0
 800a6b6:	f04f 0c0a 	mov.w	ip, #10
 800a6ba:	4621      	mov	r1, r4
 800a6bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6c0:	3b30      	subs	r3, #48	@ 0x30
 800a6c2:	2b09      	cmp	r3, #9
 800a6c4:	d94b      	bls.n	800a75e <_vfiprintf_r+0x1a2>
 800a6c6:	b1b0      	cbz	r0, 800a6f6 <_vfiprintf_r+0x13a>
 800a6c8:	9207      	str	r2, [sp, #28]
 800a6ca:	e014      	b.n	800a6f6 <_vfiprintf_r+0x13a>
 800a6cc:	eba0 0308 	sub.w	r3, r0, r8
 800a6d0:	fa09 f303 	lsl.w	r3, r9, r3
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	9304      	str	r3, [sp, #16]
 800a6d8:	46a2      	mov	sl, r4
 800a6da:	e7d2      	b.n	800a682 <_vfiprintf_r+0xc6>
 800a6dc:	9b03      	ldr	r3, [sp, #12]
 800a6de:	1d19      	adds	r1, r3, #4
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	9103      	str	r1, [sp, #12]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	bfbb      	ittet	lt
 800a6e8:	425b      	neglt	r3, r3
 800a6ea:	f042 0202 	orrlt.w	r2, r2, #2
 800a6ee:	9307      	strge	r3, [sp, #28]
 800a6f0:	9307      	strlt	r3, [sp, #28]
 800a6f2:	bfb8      	it	lt
 800a6f4:	9204      	strlt	r2, [sp, #16]
 800a6f6:	7823      	ldrb	r3, [r4, #0]
 800a6f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a6fa:	d10a      	bne.n	800a712 <_vfiprintf_r+0x156>
 800a6fc:	7863      	ldrb	r3, [r4, #1]
 800a6fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800a700:	d132      	bne.n	800a768 <_vfiprintf_r+0x1ac>
 800a702:	9b03      	ldr	r3, [sp, #12]
 800a704:	1d1a      	adds	r2, r3, #4
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	9203      	str	r2, [sp, #12]
 800a70a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a70e:	3402      	adds	r4, #2
 800a710:	9305      	str	r3, [sp, #20]
 800a712:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a7e8 <_vfiprintf_r+0x22c>
 800a716:	7821      	ldrb	r1, [r4, #0]
 800a718:	2203      	movs	r2, #3
 800a71a:	4650      	mov	r0, sl
 800a71c:	f7f5 fd70 	bl	8000200 <memchr>
 800a720:	b138      	cbz	r0, 800a732 <_vfiprintf_r+0x176>
 800a722:	9b04      	ldr	r3, [sp, #16]
 800a724:	eba0 000a 	sub.w	r0, r0, sl
 800a728:	2240      	movs	r2, #64	@ 0x40
 800a72a:	4082      	lsls	r2, r0
 800a72c:	4313      	orrs	r3, r2
 800a72e:	3401      	adds	r4, #1
 800a730:	9304      	str	r3, [sp, #16]
 800a732:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a736:	4829      	ldr	r0, [pc, #164]	@ (800a7dc <_vfiprintf_r+0x220>)
 800a738:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a73c:	2206      	movs	r2, #6
 800a73e:	f7f5 fd5f 	bl	8000200 <memchr>
 800a742:	2800      	cmp	r0, #0
 800a744:	d03f      	beq.n	800a7c6 <_vfiprintf_r+0x20a>
 800a746:	4b26      	ldr	r3, [pc, #152]	@ (800a7e0 <_vfiprintf_r+0x224>)
 800a748:	bb1b      	cbnz	r3, 800a792 <_vfiprintf_r+0x1d6>
 800a74a:	9b03      	ldr	r3, [sp, #12]
 800a74c:	3307      	adds	r3, #7
 800a74e:	f023 0307 	bic.w	r3, r3, #7
 800a752:	3308      	adds	r3, #8
 800a754:	9303      	str	r3, [sp, #12]
 800a756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a758:	443b      	add	r3, r7
 800a75a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a75c:	e76a      	b.n	800a634 <_vfiprintf_r+0x78>
 800a75e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a762:	460c      	mov	r4, r1
 800a764:	2001      	movs	r0, #1
 800a766:	e7a8      	b.n	800a6ba <_vfiprintf_r+0xfe>
 800a768:	2300      	movs	r3, #0
 800a76a:	3401      	adds	r4, #1
 800a76c:	9305      	str	r3, [sp, #20]
 800a76e:	4619      	mov	r1, r3
 800a770:	f04f 0c0a 	mov.w	ip, #10
 800a774:	4620      	mov	r0, r4
 800a776:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a77a:	3a30      	subs	r2, #48	@ 0x30
 800a77c:	2a09      	cmp	r2, #9
 800a77e:	d903      	bls.n	800a788 <_vfiprintf_r+0x1cc>
 800a780:	2b00      	cmp	r3, #0
 800a782:	d0c6      	beq.n	800a712 <_vfiprintf_r+0x156>
 800a784:	9105      	str	r1, [sp, #20]
 800a786:	e7c4      	b.n	800a712 <_vfiprintf_r+0x156>
 800a788:	fb0c 2101 	mla	r1, ip, r1, r2
 800a78c:	4604      	mov	r4, r0
 800a78e:	2301      	movs	r3, #1
 800a790:	e7f0      	b.n	800a774 <_vfiprintf_r+0x1b8>
 800a792:	ab03      	add	r3, sp, #12
 800a794:	9300      	str	r3, [sp, #0]
 800a796:	462a      	mov	r2, r5
 800a798:	4b12      	ldr	r3, [pc, #72]	@ (800a7e4 <_vfiprintf_r+0x228>)
 800a79a:	a904      	add	r1, sp, #16
 800a79c:	4630      	mov	r0, r6
 800a79e:	f3af 8000 	nop.w
 800a7a2:	4607      	mov	r7, r0
 800a7a4:	1c78      	adds	r0, r7, #1
 800a7a6:	d1d6      	bne.n	800a756 <_vfiprintf_r+0x19a>
 800a7a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7aa:	07d9      	lsls	r1, r3, #31
 800a7ac:	d405      	bmi.n	800a7ba <_vfiprintf_r+0x1fe>
 800a7ae:	89ab      	ldrh	r3, [r5, #12]
 800a7b0:	059a      	lsls	r2, r3, #22
 800a7b2:	d402      	bmi.n	800a7ba <_vfiprintf_r+0x1fe>
 800a7b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7b6:	f7ff f9a9 	bl	8009b0c <__retarget_lock_release_recursive>
 800a7ba:	89ab      	ldrh	r3, [r5, #12]
 800a7bc:	065b      	lsls	r3, r3, #25
 800a7be:	f53f af1f 	bmi.w	800a600 <_vfiprintf_r+0x44>
 800a7c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7c4:	e71e      	b.n	800a604 <_vfiprintf_r+0x48>
 800a7c6:	ab03      	add	r3, sp, #12
 800a7c8:	9300      	str	r3, [sp, #0]
 800a7ca:	462a      	mov	r2, r5
 800a7cc:	4b05      	ldr	r3, [pc, #20]	@ (800a7e4 <_vfiprintf_r+0x228>)
 800a7ce:	a904      	add	r1, sp, #16
 800a7d0:	4630      	mov	r0, r6
 800a7d2:	f7ff fc8f 	bl	800a0f4 <_printf_i>
 800a7d6:	e7e4      	b.n	800a7a2 <_vfiprintf_r+0x1e6>
 800a7d8:	0800aec3 	.word	0x0800aec3
 800a7dc:	0800aecd 	.word	0x0800aecd
 800a7e0:	00000000 	.word	0x00000000
 800a7e4:	0800a599 	.word	0x0800a599
 800a7e8:	0800aec9 	.word	0x0800aec9

0800a7ec <__swbuf_r>:
 800a7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ee:	460e      	mov	r6, r1
 800a7f0:	4614      	mov	r4, r2
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	b118      	cbz	r0, 800a7fe <__swbuf_r+0x12>
 800a7f6:	6a03      	ldr	r3, [r0, #32]
 800a7f8:	b90b      	cbnz	r3, 800a7fe <__swbuf_r+0x12>
 800a7fa:	f7fe ffff 	bl	80097fc <__sinit>
 800a7fe:	69a3      	ldr	r3, [r4, #24]
 800a800:	60a3      	str	r3, [r4, #8]
 800a802:	89a3      	ldrh	r3, [r4, #12]
 800a804:	071a      	lsls	r2, r3, #28
 800a806:	d501      	bpl.n	800a80c <__swbuf_r+0x20>
 800a808:	6923      	ldr	r3, [r4, #16]
 800a80a:	b943      	cbnz	r3, 800a81e <__swbuf_r+0x32>
 800a80c:	4621      	mov	r1, r4
 800a80e:	4628      	mov	r0, r5
 800a810:	f000 f82a 	bl	800a868 <__swsetup_r>
 800a814:	b118      	cbz	r0, 800a81e <__swbuf_r+0x32>
 800a816:	f04f 37ff 	mov.w	r7, #4294967295
 800a81a:	4638      	mov	r0, r7
 800a81c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	6922      	ldr	r2, [r4, #16]
 800a822:	1a98      	subs	r0, r3, r2
 800a824:	6963      	ldr	r3, [r4, #20]
 800a826:	b2f6      	uxtb	r6, r6
 800a828:	4283      	cmp	r3, r0
 800a82a:	4637      	mov	r7, r6
 800a82c:	dc05      	bgt.n	800a83a <__swbuf_r+0x4e>
 800a82e:	4621      	mov	r1, r4
 800a830:	4628      	mov	r0, r5
 800a832:	f7ff fe01 	bl	800a438 <_fflush_r>
 800a836:	2800      	cmp	r0, #0
 800a838:	d1ed      	bne.n	800a816 <__swbuf_r+0x2a>
 800a83a:	68a3      	ldr	r3, [r4, #8]
 800a83c:	3b01      	subs	r3, #1
 800a83e:	60a3      	str	r3, [r4, #8]
 800a840:	6823      	ldr	r3, [r4, #0]
 800a842:	1c5a      	adds	r2, r3, #1
 800a844:	6022      	str	r2, [r4, #0]
 800a846:	701e      	strb	r6, [r3, #0]
 800a848:	6962      	ldr	r2, [r4, #20]
 800a84a:	1c43      	adds	r3, r0, #1
 800a84c:	429a      	cmp	r2, r3
 800a84e:	d004      	beq.n	800a85a <__swbuf_r+0x6e>
 800a850:	89a3      	ldrh	r3, [r4, #12]
 800a852:	07db      	lsls	r3, r3, #31
 800a854:	d5e1      	bpl.n	800a81a <__swbuf_r+0x2e>
 800a856:	2e0a      	cmp	r6, #10
 800a858:	d1df      	bne.n	800a81a <__swbuf_r+0x2e>
 800a85a:	4621      	mov	r1, r4
 800a85c:	4628      	mov	r0, r5
 800a85e:	f7ff fdeb 	bl	800a438 <_fflush_r>
 800a862:	2800      	cmp	r0, #0
 800a864:	d0d9      	beq.n	800a81a <__swbuf_r+0x2e>
 800a866:	e7d6      	b.n	800a816 <__swbuf_r+0x2a>

0800a868 <__swsetup_r>:
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4b29      	ldr	r3, [pc, #164]	@ (800a910 <__swsetup_r+0xa8>)
 800a86c:	4605      	mov	r5, r0
 800a86e:	6818      	ldr	r0, [r3, #0]
 800a870:	460c      	mov	r4, r1
 800a872:	b118      	cbz	r0, 800a87c <__swsetup_r+0x14>
 800a874:	6a03      	ldr	r3, [r0, #32]
 800a876:	b90b      	cbnz	r3, 800a87c <__swsetup_r+0x14>
 800a878:	f7fe ffc0 	bl	80097fc <__sinit>
 800a87c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a880:	0719      	lsls	r1, r3, #28
 800a882:	d422      	bmi.n	800a8ca <__swsetup_r+0x62>
 800a884:	06da      	lsls	r2, r3, #27
 800a886:	d407      	bmi.n	800a898 <__swsetup_r+0x30>
 800a888:	2209      	movs	r2, #9
 800a88a:	602a      	str	r2, [r5, #0]
 800a88c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a890:	81a3      	strh	r3, [r4, #12]
 800a892:	f04f 30ff 	mov.w	r0, #4294967295
 800a896:	e033      	b.n	800a900 <__swsetup_r+0x98>
 800a898:	0758      	lsls	r0, r3, #29
 800a89a:	d512      	bpl.n	800a8c2 <__swsetup_r+0x5a>
 800a89c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a89e:	b141      	cbz	r1, 800a8b2 <__swsetup_r+0x4a>
 800a8a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8a4:	4299      	cmp	r1, r3
 800a8a6:	d002      	beq.n	800a8ae <__swsetup_r+0x46>
 800a8a8:	4628      	mov	r0, r5
 800a8aa:	f7ff f95d 	bl	8009b68 <_free_r>
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8b2:	89a3      	ldrh	r3, [r4, #12]
 800a8b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8b8:	81a3      	strh	r3, [r4, #12]
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	6063      	str	r3, [r4, #4]
 800a8be:	6923      	ldr	r3, [r4, #16]
 800a8c0:	6023      	str	r3, [r4, #0]
 800a8c2:	89a3      	ldrh	r3, [r4, #12]
 800a8c4:	f043 0308 	orr.w	r3, r3, #8
 800a8c8:	81a3      	strh	r3, [r4, #12]
 800a8ca:	6923      	ldr	r3, [r4, #16]
 800a8cc:	b94b      	cbnz	r3, 800a8e2 <__swsetup_r+0x7a>
 800a8ce:	89a3      	ldrh	r3, [r4, #12]
 800a8d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a8d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8d8:	d003      	beq.n	800a8e2 <__swsetup_r+0x7a>
 800a8da:	4621      	mov	r1, r4
 800a8dc:	4628      	mov	r0, r5
 800a8de:	f000 f88b 	bl	800a9f8 <__smakebuf_r>
 800a8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8e6:	f013 0201 	ands.w	r2, r3, #1
 800a8ea:	d00a      	beq.n	800a902 <__swsetup_r+0x9a>
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	60a2      	str	r2, [r4, #8]
 800a8f0:	6962      	ldr	r2, [r4, #20]
 800a8f2:	4252      	negs	r2, r2
 800a8f4:	61a2      	str	r2, [r4, #24]
 800a8f6:	6922      	ldr	r2, [r4, #16]
 800a8f8:	b942      	cbnz	r2, 800a90c <__swsetup_r+0xa4>
 800a8fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a8fe:	d1c5      	bne.n	800a88c <__swsetup_r+0x24>
 800a900:	bd38      	pop	{r3, r4, r5, pc}
 800a902:	0799      	lsls	r1, r3, #30
 800a904:	bf58      	it	pl
 800a906:	6962      	ldrpl	r2, [r4, #20]
 800a908:	60a2      	str	r2, [r4, #8]
 800a90a:	e7f4      	b.n	800a8f6 <__swsetup_r+0x8e>
 800a90c:	2000      	movs	r0, #0
 800a90e:	e7f7      	b.n	800a900 <__swsetup_r+0x98>
 800a910:	2000002c 	.word	0x2000002c

0800a914 <_raise_r>:
 800a914:	291f      	cmp	r1, #31
 800a916:	b538      	push	{r3, r4, r5, lr}
 800a918:	4605      	mov	r5, r0
 800a91a:	460c      	mov	r4, r1
 800a91c:	d904      	bls.n	800a928 <_raise_r+0x14>
 800a91e:	2316      	movs	r3, #22
 800a920:	6003      	str	r3, [r0, #0]
 800a922:	f04f 30ff 	mov.w	r0, #4294967295
 800a926:	bd38      	pop	{r3, r4, r5, pc}
 800a928:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a92a:	b112      	cbz	r2, 800a932 <_raise_r+0x1e>
 800a92c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a930:	b94b      	cbnz	r3, 800a946 <_raise_r+0x32>
 800a932:	4628      	mov	r0, r5
 800a934:	f000 f830 	bl	800a998 <_getpid_r>
 800a938:	4622      	mov	r2, r4
 800a93a:	4601      	mov	r1, r0
 800a93c:	4628      	mov	r0, r5
 800a93e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a942:	f000 b817 	b.w	800a974 <_kill_r>
 800a946:	2b01      	cmp	r3, #1
 800a948:	d00a      	beq.n	800a960 <_raise_r+0x4c>
 800a94a:	1c59      	adds	r1, r3, #1
 800a94c:	d103      	bne.n	800a956 <_raise_r+0x42>
 800a94e:	2316      	movs	r3, #22
 800a950:	6003      	str	r3, [r0, #0]
 800a952:	2001      	movs	r0, #1
 800a954:	e7e7      	b.n	800a926 <_raise_r+0x12>
 800a956:	2100      	movs	r1, #0
 800a958:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a95c:	4620      	mov	r0, r4
 800a95e:	4798      	blx	r3
 800a960:	2000      	movs	r0, #0
 800a962:	e7e0      	b.n	800a926 <_raise_r+0x12>

0800a964 <raise>:
 800a964:	4b02      	ldr	r3, [pc, #8]	@ (800a970 <raise+0xc>)
 800a966:	4601      	mov	r1, r0
 800a968:	6818      	ldr	r0, [r3, #0]
 800a96a:	f7ff bfd3 	b.w	800a914 <_raise_r>
 800a96e:	bf00      	nop
 800a970:	2000002c 	.word	0x2000002c

0800a974 <_kill_r>:
 800a974:	b538      	push	{r3, r4, r5, lr}
 800a976:	4d07      	ldr	r5, [pc, #28]	@ (800a994 <_kill_r+0x20>)
 800a978:	2300      	movs	r3, #0
 800a97a:	4604      	mov	r4, r0
 800a97c:	4608      	mov	r0, r1
 800a97e:	4611      	mov	r1, r2
 800a980:	602b      	str	r3, [r5, #0]
 800a982:	f7f8 ff11 	bl	80037a8 <_kill>
 800a986:	1c43      	adds	r3, r0, #1
 800a988:	d102      	bne.n	800a990 <_kill_r+0x1c>
 800a98a:	682b      	ldr	r3, [r5, #0]
 800a98c:	b103      	cbz	r3, 800a990 <_kill_r+0x1c>
 800a98e:	6023      	str	r3, [r4, #0]
 800a990:	bd38      	pop	{r3, r4, r5, pc}
 800a992:	bf00      	nop
 800a994:	2000cd80 	.word	0x2000cd80

0800a998 <_getpid_r>:
 800a998:	f7f8 befe 	b.w	8003798 <_getpid>

0800a99c <_malloc_usable_size_r>:
 800a99c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9a0:	1f18      	subs	r0, r3, #4
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	bfbc      	itt	lt
 800a9a6:	580b      	ldrlt	r3, [r1, r0]
 800a9a8:	18c0      	addlt	r0, r0, r3
 800a9aa:	4770      	bx	lr

0800a9ac <__swhatbuf_r>:
 800a9ac:	b570      	push	{r4, r5, r6, lr}
 800a9ae:	460c      	mov	r4, r1
 800a9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b4:	2900      	cmp	r1, #0
 800a9b6:	b096      	sub	sp, #88	@ 0x58
 800a9b8:	4615      	mov	r5, r2
 800a9ba:	461e      	mov	r6, r3
 800a9bc:	da0d      	bge.n	800a9da <__swhatbuf_r+0x2e>
 800a9be:	89a3      	ldrh	r3, [r4, #12]
 800a9c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a9c4:	f04f 0100 	mov.w	r1, #0
 800a9c8:	bf14      	ite	ne
 800a9ca:	2340      	movne	r3, #64	@ 0x40
 800a9cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a9d0:	2000      	movs	r0, #0
 800a9d2:	6031      	str	r1, [r6, #0]
 800a9d4:	602b      	str	r3, [r5, #0]
 800a9d6:	b016      	add	sp, #88	@ 0x58
 800a9d8:	bd70      	pop	{r4, r5, r6, pc}
 800a9da:	466a      	mov	r2, sp
 800a9dc:	f000 f848 	bl	800aa70 <_fstat_r>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	dbec      	blt.n	800a9be <__swhatbuf_r+0x12>
 800a9e4:	9901      	ldr	r1, [sp, #4]
 800a9e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a9ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a9ee:	4259      	negs	r1, r3
 800a9f0:	4159      	adcs	r1, r3
 800a9f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9f6:	e7eb      	b.n	800a9d0 <__swhatbuf_r+0x24>

0800a9f8 <__smakebuf_r>:
 800a9f8:	898b      	ldrh	r3, [r1, #12]
 800a9fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9fc:	079d      	lsls	r5, r3, #30
 800a9fe:	4606      	mov	r6, r0
 800aa00:	460c      	mov	r4, r1
 800aa02:	d507      	bpl.n	800aa14 <__smakebuf_r+0x1c>
 800aa04:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	6123      	str	r3, [r4, #16]
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	6163      	str	r3, [r4, #20]
 800aa10:	b003      	add	sp, #12
 800aa12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa14:	ab01      	add	r3, sp, #4
 800aa16:	466a      	mov	r2, sp
 800aa18:	f7ff ffc8 	bl	800a9ac <__swhatbuf_r>
 800aa1c:	9f00      	ldr	r7, [sp, #0]
 800aa1e:	4605      	mov	r5, r0
 800aa20:	4639      	mov	r1, r7
 800aa22:	4630      	mov	r0, r6
 800aa24:	f7ff f914 	bl	8009c50 <_malloc_r>
 800aa28:	b948      	cbnz	r0, 800aa3e <__smakebuf_r+0x46>
 800aa2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa2e:	059a      	lsls	r2, r3, #22
 800aa30:	d4ee      	bmi.n	800aa10 <__smakebuf_r+0x18>
 800aa32:	f023 0303 	bic.w	r3, r3, #3
 800aa36:	f043 0302 	orr.w	r3, r3, #2
 800aa3a:	81a3      	strh	r3, [r4, #12]
 800aa3c:	e7e2      	b.n	800aa04 <__smakebuf_r+0xc>
 800aa3e:	89a3      	ldrh	r3, [r4, #12]
 800aa40:	6020      	str	r0, [r4, #0]
 800aa42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa46:	81a3      	strh	r3, [r4, #12]
 800aa48:	9b01      	ldr	r3, [sp, #4]
 800aa4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aa4e:	b15b      	cbz	r3, 800aa68 <__smakebuf_r+0x70>
 800aa50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa54:	4630      	mov	r0, r6
 800aa56:	f000 f81d 	bl	800aa94 <_isatty_r>
 800aa5a:	b128      	cbz	r0, 800aa68 <__smakebuf_r+0x70>
 800aa5c:	89a3      	ldrh	r3, [r4, #12]
 800aa5e:	f023 0303 	bic.w	r3, r3, #3
 800aa62:	f043 0301 	orr.w	r3, r3, #1
 800aa66:	81a3      	strh	r3, [r4, #12]
 800aa68:	89a3      	ldrh	r3, [r4, #12]
 800aa6a:	431d      	orrs	r5, r3
 800aa6c:	81a5      	strh	r5, [r4, #12]
 800aa6e:	e7cf      	b.n	800aa10 <__smakebuf_r+0x18>

0800aa70 <_fstat_r>:
 800aa70:	b538      	push	{r3, r4, r5, lr}
 800aa72:	4d07      	ldr	r5, [pc, #28]	@ (800aa90 <_fstat_r+0x20>)
 800aa74:	2300      	movs	r3, #0
 800aa76:	4604      	mov	r4, r0
 800aa78:	4608      	mov	r0, r1
 800aa7a:	4611      	mov	r1, r2
 800aa7c:	602b      	str	r3, [r5, #0]
 800aa7e:	f7f8 fef3 	bl	8003868 <_fstat>
 800aa82:	1c43      	adds	r3, r0, #1
 800aa84:	d102      	bne.n	800aa8c <_fstat_r+0x1c>
 800aa86:	682b      	ldr	r3, [r5, #0]
 800aa88:	b103      	cbz	r3, 800aa8c <_fstat_r+0x1c>
 800aa8a:	6023      	str	r3, [r4, #0]
 800aa8c:	bd38      	pop	{r3, r4, r5, pc}
 800aa8e:	bf00      	nop
 800aa90:	2000cd80 	.word	0x2000cd80

0800aa94 <_isatty_r>:
 800aa94:	b538      	push	{r3, r4, r5, lr}
 800aa96:	4d06      	ldr	r5, [pc, #24]	@ (800aab0 <_isatty_r+0x1c>)
 800aa98:	2300      	movs	r3, #0
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	4608      	mov	r0, r1
 800aa9e:	602b      	str	r3, [r5, #0]
 800aaa0:	f7f8 fef2 	bl	8003888 <_isatty>
 800aaa4:	1c43      	adds	r3, r0, #1
 800aaa6:	d102      	bne.n	800aaae <_isatty_r+0x1a>
 800aaa8:	682b      	ldr	r3, [r5, #0]
 800aaaa:	b103      	cbz	r3, 800aaae <_isatty_r+0x1a>
 800aaac:	6023      	str	r3, [r4, #0]
 800aaae:	bd38      	pop	{r3, r4, r5, pc}
 800aab0:	2000cd80 	.word	0x2000cd80

0800aab4 <_init>:
 800aab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aab6:	bf00      	nop
 800aab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaba:	bc08      	pop	{r3}
 800aabc:	469e      	mov	lr, r3
 800aabe:	4770      	bx	lr

0800aac0 <_fini>:
 800aac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac2:	bf00      	nop
 800aac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aac6:	bc08      	pop	{r3}
 800aac8:	469e      	mov	lr, r3
 800aaca:	4770      	bx	lr
