

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.888 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100619|   121519|  0.503 ms|  0.608 ms|  100620|  121520|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_main_Pipeline_VITIS_LOOP_17_1_fu_70                  |main_Pipeline_VITIS_LOOP_17_1                  |      204|      204|  1.020 us|  1.020 us|     204|     204|       no|
        |grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82  |main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1  |   100011|   100011|  0.500 ms|  0.500 ms|  100011|  100011|       no|
        |grp_main_Pipeline_VITIS_LOOP_32_4_fu_91                  |main_Pipeline_VITIS_LOOP_32_4                  |      209|      209|  1.045 us|  1.045 us|     209|     209|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3  |      400|    21300|   4 ~ 213|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    4|    1147|   1138|    0|
|Memory           |        7|    -|       3|      5|    0|
|Multiplexer      |        -|    -|       -|    326|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    4|    1179|   1510|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    1|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82  |main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1  |        0|   3|  578|  452|    0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_70                  |main_Pipeline_VITIS_LOOP_17_1                  |        0|   1|   93|  336|    0|
    |grp_main_Pipeline_VITIS_LOOP_32_4_fu_91                  |main_Pipeline_VITIS_LOOP_32_4                  |        1|   0|  476|  350|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        1|   4| 1147| 1138|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |az_U      |az_RAM_AUTO_1R1W    |        0|  3|   5|    0|    100|    3|     1|          300|
    |data_U    |data_RAM_AUTO_1R1W  |        1|  0|   0|    0|     67|   32|     1|         2144|
    |data_1_U  |data_RAM_AUTO_1R1W  |        1|  0|   0|    0|     67|   32|     1|         2144|
    |data_2_U  |data_RAM_AUTO_1R1W  |        1|  0|   0|    0|     67|   32|     1|         2144|
    |w_U       |w_ROM_AUTO_1R       |        4|  0|   0|    0|  10000|    4|     1|        40000|
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                    |        7|  3|   5|    0|  10301|  103|     5|        46732|
    +----------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_115_p2               |         +|   0|  0|  14|           7|           1|
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_109_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln31_fu_126_p2              |      icmp|   0|  0|  11|           3|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  41|          18|           9|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  48|          9|    1|          9|
    |az_address0      |  14|          3|    7|         21|
    |az_ce0           |  14|          3|    1|          3|
    |az_we0           |   9|          2|    1|          2|
    |data_1_address0  |  20|          4|    7|         28|
    |data_1_ce0       |  20|          4|    1|          4|
    |data_1_d0        |  14|          3|   32|         96|
    |data_1_we0       |  14|          3|    1|          3|
    |data_2_address0  |  20|          4|    7|         28|
    |data_2_ce0       |  20|          4|    1|          4|
    |data_2_d0        |  14|          3|   32|         96|
    |data_2_we0       |  14|          3|    1|          3|
    |data_address0    |  20|          4|    7|         28|
    |data_ce0         |  20|          4|    1|          4|
    |data_d0          |  14|          3|   32|         96|
    |data_we0         |  14|          3|    1|          3|
    |j_fu_38          |   9|          2|    7|         14|
    |w_address0       |  14|          3|   14|         42|
    |w_ce0            |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 326|         67|  155|        487|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln29_reg_148                                                      |  7|   0|    7|          0|
    |ap_CS_fsm                                                             |  8|   0|    8|          0|
    |grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg                  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg                  |  1|   0|    1|          0|
    |icmp_ln31_reg_163                                                     |  1|   0|    1|          0|
    |j_fu_38                                                               |  7|   0|    7|          0|
    |temp_reg_158                                                          |  3|   0|    3|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 29|   0|   29|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%data = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 10 'alloca' 'data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%data_1 = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 11 'alloca' 'data_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%data_2 = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 12 'alloca' 'data_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%az = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 13 'alloca' 'az' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_17_1, i3 %az, i32 %data_2, i32 %data_1, i32 %data"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln29 = store i7 0, i7 %j" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 15 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_17_1, i3 %az, i32 %data_2, i32 %data_1, i32 %data"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:13]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body21" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 22 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (1.87ns)   --->   "%icmp_ln29 = icmp_eq  i7 %j_1, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln29 = add i7 %j_1, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 24 'add' 'add_ln29' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body21.split, void %cleanup" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 25 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 26 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%az_addr = getelementptr i3 %az, i64 0, i64 %zext_ln29" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30]   --->   Operation 27 'getelementptr' 'az_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (2.32ns)   --->   "%temp = load i7 %az_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30]   --->   Operation 28 'load' 'temp' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i32 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:49]   --->   Operation 29 'ret' 'ret_ln49' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 30 [1/2] (2.32ns)   --->   "%temp = load i7 %az_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30]   --->   Operation 30 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 1.65>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 32 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (1.65ns)   --->   "%icmp_ln31 = icmp_eq  i3 %temp, i3 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:31]   --->   Operation 33 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc40.preheader, void %for.inc43" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:31]   --->   Operation 34 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln29 = call void @main_Pipeline_VITIS_LOOP_32_4, i7 %j_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 35 'call' 'call_ln29' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln29 = call void @main_Pipeline_VITIS_LOOP_32_4, i7 %j_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 36 'call' 'call_ln29' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %j" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 38 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body21" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 39 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 011111111]
data                   (alloca           ) [ 001111111]
data_1                 (alloca           ) [ 001111111]
data_2                 (alloca           ) [ 001111111]
az                     (alloca           ) [ 001111111]
store_ln29             (store            ) [ 000000000]
call_ln0               (call             ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
spectopmodule_ln13     (spectopmodule    ) [ 000000000]
call_ln0               (call             ) [ 000000000]
br_ln29                (br               ) [ 000000000]
j_1                    (load             ) [ 000000111]
icmp_ln29              (icmp             ) [ 000001111]
add_ln29               (add              ) [ 000000111]
br_ln29                (br               ) [ 000000000]
zext_ln29              (zext             ) [ 000000000]
az_addr                (getelementptr    ) [ 000000100]
ret_ln49               (ret              ) [ 000000000]
temp                   (load             ) [ 000000010]
speclooptripcount_ln29 (speclooptripcount) [ 000000000]
specloopname_ln29      (specloopname     ) [ 000000000]
icmp_ln31              (icmp             ) [ 000001111]
br_ln31                (br               ) [ 000000000]
call_ln29              (call             ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
store_ln29             (store            ) [ 000000000]
br_ln29                (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_17_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_32_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="data_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_1_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_2_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="az_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="az/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="az_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="az_addr/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_main_Pipeline_VITIS_LOOP_17_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="0" index="3" bw="32" slack="0"/>
<pin id="75" dir="0" index="4" bw="32" slack="0"/>
<pin id="76" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="4" bw="4" slack="0"/>
<pin id="88" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_main_Pipeline_VITIS_LOOP_32_4_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="4" slack="0"/>
<pin id="98" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln29_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="7" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="4"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln29_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln29_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln29_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln31_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="1"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln29_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="3"/>
<pin id="133" dir="0" index="1" bw="7" slack="7"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/8 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="148" class="1005" name="add_ln29_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="3"/>
<pin id="150" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="153" class="1005" name="az_addr_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="az_addr "/>
</bind>
</comp>

<comp id="158" class="1005" name="temp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln31_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="54" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="50" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="46" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="42" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="91" pin=5"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="38" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="151"><net_src comp="115" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="156"><net_src comp="58" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="161"><net_src comp="64" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="166"><net_src comp="126" pin="2"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: main : w | {3 4 7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln29 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		zext_ln29 : 1
		az_addr : 2
		temp : 3
	State 6
	State 7
		br_ln31 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_main_Pipeline_VITIS_LOOP_17_1_fu_70         |    0    |    1    |  9.528  |    84   |   145   |    0    |
|   call   | grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82 |    0    |    3    | 13.4198 |   668   |   364   |    0    |
|          |         grp_main_Pipeline_VITIS_LOOP_32_4_fu_91         |    1    |    0    |  9.528  |   457   |   239   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln29_fu_109                    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                     icmp_ln31_fu_126                    |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                     add_ln29_fu_115                     |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |                     zext_ln29_fu_121                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                         |    1    |    4    | 32.4758 |   1209  |   787   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|  az  |    0   |    3   |    5   |    0   |
| data |    1   |    0   |    0   |    0   |
|data_1|    1   |    0   |    0   |    0   |
|data_2|    1   |    0   |    0   |    0   |
|   w  |    4   |    0   |    0   |    -   |
+------+--------+--------+--------+--------+
| Total|    7   |    3   |    5   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln29_reg_148|    7   |
| az_addr_reg_153 |    7   |
|icmp_ln31_reg_163|    1   |
|    j_reg_135    |    7   |
|   temp_reg_158  |    3   |
+-----------------+--------+
|      Total      |   25   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |    4   |   32   |  1209  |   787  |    0   |
|   Memory  |    7   |    -   |    -   |    3   |    5   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   25   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   34   |  1237  |   801  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
