# RISK-V-CORE
Exercises for the Linux Foundation LFD111x course, where I build a RISC-V CPU in TL-Verilog using the Makerchip IDE
![Viz gif ](multimedia/RISK_Full_Circuit.png "full circuit")

![Viz gif ](multimedia/viz_gif.gif "viz video")
