// Seed: 874784582
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    output wand id_4,
    input wor id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd5,
    parameter id_4 = 32'd25
) (
    output tri1 id_0,
    output uwire id_1,
    input supply0 _id_2,
    input tri0 id_3,
    input wand _id_4,
    output tri0 id_5,
    input wor id_6,
    output supply1 id_7
);
  assign id_0 = id_2;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_6,
      id_0,
      id_3
  );
  logic [~  id_2  -  -1 'b0 : id_4] id_9;
  ;
  wire id_10;
  assign id_9 = 1;
endmodule
