

================================================================
== Vivado HLS Report for 'multibyte2'
================================================================
* Date:           Sat Aug 18 17:29:25 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multibyte2
* Solution:       multibyte2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  2000113|  199000403|  2000113|  199000403|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                       |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        |       Loop Name       |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- memset_trimmingData  |         23|         23|         1|          -|          -|         24|    no    |
        |- memset_sensorData    |          5|          5|         1|          -|          -|          6|    no    |
        |- Loop 3               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 4               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 5               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 6               |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 7               |  175000000|  175000000|         1|          -|          -|  175000000|    no    |
        |- Loop 8               |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 9               |        216|        216|         9|          -|          -|         24|    no    |
        |- Loop 10              |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 11              |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 12              |         54|         54|         9|          -|          -|          6|    no    |
        |- Loop 13              |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        +-----------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 122
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	3  / (!tmp_3)
	4  / (tmp_3 & firstSample_load)
	86  / (tmp_3 & !firstSample_load)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (tmp_4)
	15  / (!tmp_4)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (tmp_5)
	24  / (!tmp_5)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / (tmp_6)
	33  / (!tmp_6)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / (tmp_7)
	42  / (!tmp_7)
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (tmp_8)
	51  / (!tmp_8)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / (tmp_9)
	77  / (!tmp_9)
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	76  / (!tmp_10)
	77  / (tmp_10)
77 --> 
	78  / (tmp_9 & !exitcond1)
	86  / (!tmp_9) | (exitcond1)
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	77  / true
86 --> 
	86  / (firstSample_load & !tmp_12)
	87  / (!firstSample_load) | (tmp_12)
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	108  / (!tmp_37)
	109  / (tmp_37)
109 --> 
	110  / (!exitcond)
	118  / (exitcond)
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	109  / true
118 --> 
	119  / (tmp_39)
	118  / (!tmp_39)
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %CTRL), !map !42"
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_msb) nounwind, !map !48"
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_lsb) nounwind, !map !52"
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_xlsb) nounwind, !map !56"
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_msb) nounwind, !map !60"
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_lsb) nounwind, !map !64"
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_xlsb) nounwind, !map !68"
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stateSetUp) nounwind, !map !72"
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %state) nounwind, !map !76"
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stateDataReads) nounwind, !map !80"
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimmingSuccess) nounwind, !map !84"
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_T1) nounwind, !map !88"
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_T2) nounwind, !map !92"
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_T3) nounwind, !map !96"
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P1) nounwind, !map !100"
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P2) nounwind, !map !104"
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P3) nounwind, !map !108"
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P4) nounwind, !map !112"
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P5) nounwind, !map !116"
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P6) nounwind, !map !120"
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P7) nounwind, !map !124"
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P8) nounwind, !map !128"
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P9) nounwind, !map !132"
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressureRaw) nounwind, !map !136"
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperatureRaw) nounwind, !map !140"
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%dummy_8 = alloca i8, align 1"
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%dummy_6 = alloca i8, align 1"
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%dummy_10 = alloca i8, align 1"
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%dummy_14 = alloca i8, align 1"
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%dummy_16 = alloca i8, align 1"
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%dummy_2 = alloca i8, align 1"
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%dummy_4 = alloca i8, align 1"
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%dummy_12 = alloca i8, align 1"
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @multibyte2_str) nounwind"
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trimmingData = alloca [24 x i16], align 16" [multibyte2.cpp:114]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sensorData = alloca [6 x i32], align 16" [multibyte2.cpp:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:84]
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %CTRL, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:87]
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:88]
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:89]
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:90]
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:91]
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:92]
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stateSetUp, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:93]
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %state, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:94]
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimmingSuccess, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:95]
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stateDataReads, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:96]
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_T1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:97]
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_T2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:98]
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_T3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:99]
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:100]
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:101]
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:102]
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:103]
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P5, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:104]
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P6, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:105]
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P7, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:106]
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P8, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:107]
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P9, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:108]
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressureRaw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:109]
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperatureRaw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:110]
ST_1 : Operation 186 [1/1] (1.76ns)   --->   "br label %meminst"

 <State 2> : 2.32ns
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%invdar = phi i5 [ 0, %0 ], [ %indvarinc, %meminst ]" [multibyte2.cpp:114]
ST_2 : Operation 188 [1/1] (1.78ns)   --->   "%indvarinc = add i5 %invdar, 1" [multibyte2.cpp:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %invdar to i64" [multibyte2.cpp:114]
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%trimmingData_addr = getelementptr [24 x i16]* %trimmingData, i64 0, i64 %tmp_s" [multibyte2.cpp:114]
ST_2 : Operation 191 [1/1] (2.32ns)   --->   "store i16 0, i16* %trimmingData_addr, align 2" [multibyte2.cpp:114]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 192 [1/1] (1.36ns)   --->   "%tmp_1 = icmp eq i5 %invdar, -9" [multibyte2.cpp:114]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_trimmingData_s) nounwind"
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind"
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %meminst2.preheader, label %meminst" [multibyte2.cpp:114]
ST_2 : Operation 196 [1/1] (1.76ns)   --->   "br label %meminst2" [multibyte2.cpp:115]

 <State 3> : 3.50ns
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%invdar3 = phi i3 [ %indvarinc4, %meminst2 ], [ 0, %meminst2.preheader ]" [multibyte2.cpp:115]
ST_3 : Operation 198 [1/1] (1.65ns)   --->   "%indvarinc4 = add i3 %invdar3, 1" [multibyte2.cpp:115]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %invdar3 to i64" [multibyte2.cpp:115]
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%sensorData_addr = getelementptr [6 x i32]* %sensorData, i64 0, i64 %tmp_2" [multibyte2.cpp:115]
ST_3 : Operation 201 [1/1] (2.32ns)   --->   "store i32 0, i32* %sensorData_addr, align 4" [multibyte2.cpp:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 202 [1/1] (1.13ns)   --->   "%tmp_3 = icmp eq i3 %invdar3, -3" [multibyte2.cpp:115]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_sensorData_st) nounwind"
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %1, label %meminst2" [multibyte2.cpp:115]
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%firstSample_load = load i1* @firstSample, align 1" [multibyte2.cpp:120]
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:120]
ST_3 : Operation 208 [1/1] (1.76ns)   --->   "br i1 %firstSample_load, label %2, label %._crit_edge" [multibyte2.cpp:121]
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%CTRL_addr = getelementptr i32* %CTRL, i64 268436552"
ST_3 : Operation 210 [1/1] (3.50ns)   --->   "%CTRL_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr, i32 1)" [multibyte2.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%CTRL_addr_1 = getelementptr i32* %CTRL, i64 268436552"
ST_4 : Operation 212 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_1, i32 15, i4 -1)" [multibyte2.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%CTRL_addr_3 = getelementptr i32* %CTRL, i64 268436544"
ST_4 : Operation 214 [1/1] (3.50ns)   --->   "%CTRL_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_3, i32 1)" [multibyte2.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%CTRL_addr_2 = getelementptr i32* %CTRL, i64 268436552"
ST_5 : Operation 216 [5/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte2.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%CTRL_addr_4 = getelementptr i32* %CTRL, i64 268436544"
ST_5 : Operation 218 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 2, i4 -1)" [multibyte2.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%CTRL_addr_6 = getelementptr i32* %CTRL, i64 268436544"
ST_5 : Operation 220 [1/1] (3.50ns)   --->   "%CTRL_addr_1_req3 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_6, i32 1)" [multibyte2.cpp:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 221 [4/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte2.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%CTRL_addr_5 = getelementptr i32* %CTRL, i64 268436544"
ST_6 : Operation 223 [5/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte2.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%CTRL_addr_7 = getelementptr i32* %CTRL, i64 268436544"
ST_6 : Operation 225 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_7, i32 1, i4 -1)" [multibyte2.cpp:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%CTRL_addr_9 = getelementptr i32* %CTRL, i64 268436546"
ST_6 : Operation 227 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_9, i32 1)" [multibyte2.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 228 [3/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte2.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 229 [4/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte2.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%CTRL_addr_8 = getelementptr i32* %CTRL, i64 268436544"
ST_7 : Operation 231 [5/5] (3.50ns)   --->   "%CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte2.cpp:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%CTRL_addr_10 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 233 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_10, i32 492, i4 -1)" [multibyte2.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%CTRL_addr_12 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 235 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req5 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_12, i32 1)" [multibyte2.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 236 [2/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte2.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 237 [3/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte2.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 238 [4/5] (3.50ns)   --->   "%CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte2.cpp:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%CTRL_addr_11 = getelementptr i32* %CTRL, i64 268436546"
ST_8 : Operation 240 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte2.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%CTRL_addr_13 = getelementptr i32* %CTRL, i64 268436546"
ST_8 : Operation 242 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_13, i32 208, i4 -1)" [multibyte2.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%CTRL_addr_15 = getelementptr i32* %CTRL, i64 268436546"
ST_8 : Operation 244 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req7 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_15, i32 1)" [multibyte2.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 245 [1/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte2.cpp:126]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 246 [2/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte2.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 247 [3/5] (3.50ns)   --->   "%CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte2.cpp:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 248 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte2.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%CTRL_addr_14 = getelementptr i32* %CTRL, i64 268436546"
ST_9 : Operation 250 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte2.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%CTRL_addr_16 = getelementptr i32* %CTRL, i64 268436546"
ST_9 : Operation 252 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_16, i32 493, i4 -1)" [multibyte2.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 253 [1/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte2.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 254 [2/5] (3.50ns)   --->   "%CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte2.cpp:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 255 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte2.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 256 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte2.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%CTRL_addr_17 = getelementptr i32* %CTRL, i64 268436546"
ST_10 : Operation 258 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte2.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 259 [1/5] (3.50ns)   --->   "%CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte2.cpp:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 260 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte2.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 261 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte2.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 262 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte2.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 263 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte2.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 264 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte2.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 265 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte2.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 266 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte2.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 267 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte2.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 268 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte2.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:139]
ST_14 : Operation 271 [1/1] (1.76ns)   --->   "br label %3" [multibyte2.cpp:64->multibyte2.cpp:139]

 <State 15> : 3.50ns
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%p_014_0_i1 = phi i23 [ 0, %2 ], [ %ctr_V, %4 ]"
ST_15 : Operation 273 [1/1] (2.44ns)   --->   "%tmp_4 = icmp eq i23 %p_014_0_i1, -3388608" [multibyte2.cpp:64->multibyte2.cpp:139]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_15 : Operation 275 [1/1] (2.28ns)   --->   "%ctr_V = add i23 %p_014_0_i1, 1" [multibyte2.cpp:64->multibyte2.cpp:139]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %"delay_until_ms<50ull, 100000000ull>.exit19", label %4" [multibyte2.cpp:64->multibyte2.cpp:139]
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%dummy_1 = load volatile i8* %dummy, align 1" [multibyte2.cpp:65->multibyte2.cpp:139]
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_1, i8* %dummy, align 1" [multibyte2.cpp:65->multibyte2.cpp:139]
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "br label %3" [multibyte2.cpp:64->multibyte2.cpp:139]
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin1) nounwind"
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%CTRL_addr_18 = getelementptr i32* %CTRL, i64 268436546"
ST_15 : Operation 282 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req9 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_18, i32 1)" [multibyte2.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%CTRL_addr_19 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 284 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_19, i32 492, i4 -1)" [multibyte2.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%CTRL_addr_21 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 286 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req11 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_21, i32 1)" [multibyte2.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%CTRL_addr_20 = getelementptr i32* %CTRL, i64 268436546"
ST_17 : Operation 288 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte2.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%CTRL_addr_22 = getelementptr i32* %CTRL, i64 268436546"
ST_17 : Operation 290 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_22, i32 224, i4 -1)" [multibyte2.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%CTRL_addr_24 = getelementptr i32* %CTRL, i64 268436546"
ST_17 : Operation 292 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req13 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_24, i32 1)" [multibyte2.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 293 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte2.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%CTRL_addr_23 = getelementptr i32* %CTRL, i64 268436546"
ST_18 : Operation 295 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte2.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%CTRL_addr_25 = getelementptr i32* %CTRL, i64 268436546"
ST_18 : Operation 297 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_25, i32 182, i4 -1)" [multibyte2.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 298 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte2.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 299 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte2.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%CTRL_addr_26 = getelementptr i32* %CTRL, i64 268436546"
ST_19 : Operation 301 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte2.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 302 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte2.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 303 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte2.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte2.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 305 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte2.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 306 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte2.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 307 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte2.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 308 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte2.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 309 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte2.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 310 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte2.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:146]
ST_23 : Operation 313 [1/1] (1.76ns)   --->   "br label %5" [multibyte2.cpp:64->multibyte2.cpp:146]

 <State 24> : 3.50ns
ST_24 : Operation 314 [1/1] (0.00ns)   --->   "%p_014_0_i2 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit19" ], [ %ctr_V_1, %6 ]"
ST_24 : Operation 315 [1/1] (2.44ns)   --->   "%tmp_5 = icmp eq i23 %p_014_0_i2, -3388608" [multibyte2.cpp:64->multibyte2.cpp:146]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_24 : Operation 317 [1/1] (2.28ns)   --->   "%ctr_V_1 = add i23 %p_014_0_i2, 1" [multibyte2.cpp:64->multibyte2.cpp:146]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %"delay_until_ms<50ull, 100000000ull>.exit14", label %6" [multibyte2.cpp:64->multibyte2.cpp:146]
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%dummy_3 = load volatile i8* %dummy_2, align 1" [multibyte2.cpp:65->multibyte2.cpp:146]
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_3, i8* %dummy_2, align 1" [multibyte2.cpp:65->multibyte2.cpp:146]
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "br label %5" [multibyte2.cpp:64->multibyte2.cpp:146]
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%rend11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin2) nounwind"
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%CTRL_addr_27 = getelementptr i32* %CTRL, i64 268436546"
ST_24 : Operation 324 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req15 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_27, i32 1)" [multibyte2.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%CTRL_addr_28 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 326 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_28, i32 492, i4 -1)" [multibyte2.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%CTRL_addr_30 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 328 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req17 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_30, i32 1)" [multibyte2.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%CTRL_addr_29 = getelementptr i32* %CTRL, i64 268436546"
ST_26 : Operation 330 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte2.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%CTRL_addr_31 = getelementptr i32* %CTRL, i64 268436546"
ST_26 : Operation 332 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_31, i32 242, i4 -1)" [multibyte2.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%CTRL_addr_33 = getelementptr i32* %CTRL, i64 268436546"
ST_26 : Operation 334 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req19 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_33, i32 1)" [multibyte2.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 335 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte2.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%CTRL_addr_32 = getelementptr i32* %CTRL, i64 268436546"
ST_27 : Operation 337 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte2.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%CTRL_addr_34 = getelementptr i32* %CTRL, i64 268436546"
ST_27 : Operation 339 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_34, i32 0, i4 -1)" [multibyte2.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 340 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte2.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 341 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte2.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "%CTRL_addr_35 = getelementptr i32* %CTRL, i64 268436546"
ST_28 : Operation 343 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte2.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 344 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte2.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 345 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte2.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 346 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte2.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 347 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte2.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 348 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte2.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 349 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte2.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 350 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte2.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 351 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte2.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 352 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte2.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 353 [1/1] (0.00ns)   --->   "%rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:152]
ST_32 : Operation 355 [1/1] (1.76ns)   --->   "br label %7" [multibyte2.cpp:64->multibyte2.cpp:152]

 <State 33> : 3.50ns
ST_33 : Operation 356 [1/1] (0.00ns)   --->   "%p_014_0_i8 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit14" ], [ %ctr_V_2, %8 ]"
ST_33 : Operation 357 [1/1] (2.44ns)   --->   "%tmp_6 = icmp eq i23 %p_014_0_i8, -3388608" [multibyte2.cpp:64->multibyte2.cpp:152]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 358 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_33 : Operation 359 [1/1] (2.28ns)   --->   "%ctr_V_2 = add i23 %p_014_0_i8, 1" [multibyte2.cpp:64->multibyte2.cpp:152]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 360 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %"delay_until_ms<50ull, 100000000ull>.exit9", label %8" [multibyte2.cpp:64->multibyte2.cpp:152]
ST_33 : Operation 361 [1/1] (0.00ns)   --->   "%dummy_5 = load volatile i8* %dummy_4, align 1" [multibyte2.cpp:65->multibyte2.cpp:152]
ST_33 : Operation 362 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_5, i8* %dummy_4, align 1" [multibyte2.cpp:65->multibyte2.cpp:152]
ST_33 : Operation 363 [1/1] (0.00ns)   --->   "br label %7" [multibyte2.cpp:64->multibyte2.cpp:152]
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "%rend6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin5) nounwind"
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%CTRL_addr_36 = getelementptr i32* %CTRL, i64 268436546"
ST_33 : Operation 366 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req21 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_36, i32 1)" [multibyte2.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 367 [1/1] (0.00ns)   --->   "%CTRL_addr_37 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 368 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_37, i32 492, i4 -1)" [multibyte2.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "%CTRL_addr_39 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 370 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req23 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_39, i32 1)" [multibyte2.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 371 [1/1] (0.00ns)   --->   "%CTRL_addr_38 = getelementptr i32* %CTRL, i64 268436546"
ST_35 : Operation 372 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte2.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 373 [1/1] (0.00ns)   --->   "%CTRL_addr_40 = getelementptr i32* %CTRL, i64 268436546"
ST_35 : Operation 374 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_40, i32 244, i4 -1)" [multibyte2.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%CTRL_addr_42 = getelementptr i32* %CTRL, i64 268436546"
ST_35 : Operation 376 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req25 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_42, i32 1)" [multibyte2.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 377 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte2.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 378 [1/1] (0.00ns)   --->   "%CTRL_addr_41 = getelementptr i32* %CTRL, i64 268436546"
ST_36 : Operation 379 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte2.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 380 [1/1] (0.00ns)   --->   "%CTRL_addr_43 = getelementptr i32* %CTRL, i64 268436546"
ST_36 : Operation 381 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_43, i32 23, i4 -1)" [multibyte2.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 382 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte2.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 383 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte2.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 384 [1/1] (0.00ns)   --->   "%CTRL_addr_44 = getelementptr i32* %CTRL, i64 268436546"
ST_37 : Operation 385 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte2.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 386 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte2.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 387 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte2.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 388 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte2.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 389 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte2.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 390 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte2.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 391 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte2.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 3.50ns
ST_40 : Operation 392 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte2.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 393 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte2.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 3.50ns
ST_41 : Operation 394 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte2.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 395 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind"
ST_41 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:158]
ST_41 : Operation 397 [1/1] (1.76ns)   --->   "br label %9" [multibyte2.cpp:64->multibyte2.cpp:158]

 <State 42> : 3.50ns
ST_42 : Operation 398 [1/1] (0.00ns)   --->   "%p_014_0_i3 = phi i20 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit9" ], [ %ctr_V_3, %10 ]"
ST_42 : Operation 399 [1/1] (2.44ns)   --->   "%tmp_7 = icmp eq i20 %p_014_0_i3, -48576" [multibyte2.cpp:64->multibyte2.cpp:158]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 400 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind"
ST_42 : Operation 401 [1/1] (2.19ns)   --->   "%ctr_V_3 = add i20 %p_014_0_i3, 1" [multibyte2.cpp:64->multibyte2.cpp:158]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %"delay_until_ms<10ull, 100000000ull>.exit38", label %10" [multibyte2.cpp:64->multibyte2.cpp:158]
ST_42 : Operation 403 [1/1] (0.00ns)   --->   "%dummy_7 = load volatile i8* %dummy_6, align 1" [multibyte2.cpp:65->multibyte2.cpp:158]
ST_42 : Operation 404 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_7, i8* %dummy_6, align 1" [multibyte2.cpp:65->multibyte2.cpp:158]
ST_42 : Operation 405 [1/1] (0.00ns)   --->   "br label %9" [multibyte2.cpp:64->multibyte2.cpp:158]
ST_42 : Operation 406 [1/1] (0.00ns)   --->   "%rend35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin3) nounwind"
ST_42 : Operation 407 [1/1] (0.00ns)   --->   "%CTRL_addr_45 = getelementptr i32* %CTRL, i64 268436546"
ST_42 : Operation 408 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req27 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_45, i32 1)" [multibyte2.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 3.50ns
ST_43 : Operation 409 [1/1] (0.00ns)   --->   "%CTRL_addr_46 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 410 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_46, i32 492, i4 -1)" [multibyte2.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 411 [1/1] (0.00ns)   --->   "%CTRL_addr_48 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 412 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req29 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_48, i32 1)" [multibyte2.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 3.50ns
ST_44 : Operation 413 [1/1] (0.00ns)   --->   "%CTRL_addr_47 = getelementptr i32* %CTRL, i64 268436546"
ST_44 : Operation 414 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte2.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 415 [1/1] (0.00ns)   --->   "%CTRL_addr_49 = getelementptr i32* %CTRL, i64 268436546"
ST_44 : Operation 416 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_49, i32 245, i4 -1)" [multibyte2.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 417 [1/1] (0.00ns)   --->   "%CTRL_addr_51 = getelementptr i32* %CTRL, i64 268436546"
ST_44 : Operation 418 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req31 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_51, i32 1)" [multibyte2.cpp:163]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 3.50ns
ST_45 : Operation 419 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte2.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%CTRL_addr_50 = getelementptr i32* %CTRL, i64 268436546"
ST_45 : Operation 421 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte2.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%CTRL_addr_52 = getelementptr i32* %CTRL, i64 268436546"
ST_45 : Operation 423 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_52, i32 36, i4 -1)" [multibyte2.cpp:163]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 3.50ns
ST_46 : Operation 424 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte2.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 425 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte2.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%CTRL_addr_53 = getelementptr i32* %CTRL, i64 268436546"
ST_46 : Operation 427 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte2.cpp:163]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 3.50ns
ST_47 : Operation 428 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte2.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 429 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte2.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 430 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte2.cpp:163]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 3.50ns
ST_48 : Operation 431 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte2.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 432 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte2.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 433 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte2.cpp:163]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 3.50ns
ST_49 : Operation 434 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte2.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 435 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte2.cpp:163]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 3.50ns
ST_50 : Operation 436 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte2.cpp:163]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 437 [1/1] (0.00ns)   --->   "%rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_17) nounwind"
ST_50 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:168]
ST_50 : Operation 439 [1/1] (1.76ns)   --->   "br label %11" [multibyte2.cpp:64->multibyte2.cpp:168]

 <State 51> : 3.50ns
ST_51 : Operation 440 [1/1] (0.00ns)   --->   "%p_014_0_i4 = phi i28 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit38" ], [ %ctr_V_4, %12 ]"
ST_51 : Operation 441 [1/1] (2.46ns)   --->   "%tmp_8 = icmp eq i28 %p_014_0_i4, -93435456" [multibyte2.cpp:64->multibyte2.cpp:168]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 442 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 175000000, i64 175000000, i64 175000000) nounwind"
ST_51 : Operation 443 [1/1] (2.43ns)   --->   "%ctr_V_4 = add i28 %p_014_0_i4, 1" [multibyte2.cpp:64->multibyte2.cpp:168]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 444 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %"delay_until_ms<1750ull, 100000000ull>.exit", label %12" [multibyte2.cpp:64->multibyte2.cpp:168]
ST_51 : Operation 445 [1/1] (0.00ns)   --->   "%dummy_9 = load volatile i8* %dummy_8, align 1" [multibyte2.cpp:65->multibyte2.cpp:168]
ST_51 : Operation 446 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_9, i8* %dummy_8, align 1" [multibyte2.cpp:65->multibyte2.cpp:168]
ST_51 : Operation 447 [1/1] (0.00ns)   --->   "br label %11" [multibyte2.cpp:64->multibyte2.cpp:168]
ST_51 : Operation 448 [1/1] (0.00ns)   --->   "%rend40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_17, i32 %rbegin4) nounwind"
ST_51 : Operation 449 [1/1] (0.00ns)   --->   "%CTRL_addr_54 = getelementptr i32* %CTRL, i64 268436546"
ST_51 : Operation 450 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req33 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_54, i32 1)" [multibyte2.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 3.50ns
ST_52 : Operation 451 [1/1] (0.00ns)   --->   "%CTRL_addr_55 = getelementptr i32* %CTRL, i64 268436546"
ST_52 : Operation 452 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_55, i32 493, i4 -1)" [multibyte2.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 3.50ns
ST_53 : Operation 453 [1/1] (0.00ns)   --->   "%CTRL_addr_56 = getelementptr i32* %CTRL, i64 268436546"
ST_53 : Operation 454 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte2.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 3.50ns
ST_54 : Operation 455 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte2.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 3.50ns
ST_55 : Operation 456 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte2.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 3.50ns
ST_56 : Operation 457 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte2.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 57> : 3.50ns
ST_57 : Operation 458 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte2.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 3.50ns
ST_58 : Operation 459 [1/1] (0.00ns)   --->   "%CTRL_addr_57 = getelementptr i32* %CTRL, i64 268436547"
ST_58 : Operation 460 [7/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 3.50ns
ST_59 : Operation 461 [6/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 3.50ns
ST_60 : Operation 462 [5/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 61> : 3.50ns
ST_61 : Operation 463 [4/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 3.50ns
ST_62 : Operation 464 [3/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 3.50ns
ST_63 : Operation 465 [2/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 3.50ns
ST_64 : Operation 466 [1/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 65> : 3.50ns
ST_65 : Operation 467 [1/1] (0.00ns)   --->   "%CTRL_addr_58 = getelementptr i32* %CTRL, i64 268436547"
ST_65 : Operation 468 [1/1] (3.50ns)   --->   "%CTRL_addr_58_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_58)" [multibyte2.cpp:170]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 3.50ns
ST_66 : Operation 469 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %CTRL_addr_58_read, 96" [multibyte2.cpp:170]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 470 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %13, label %.loopexit" [multibyte2.cpp:170]
ST_66 : Operation 471 [1/1] (0.00ns)   --->   "%CTRL_addr_59 = getelementptr i32* %CTRL, i64 268436546"
ST_66 : Operation 472 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req35 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte2.cpp:178]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 67> : 3.50ns
ST_67 : Operation 473 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %trimmingSuccess, i32 10)" [multibyte2.cpp:176]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_67 : Operation 474 [1/1] (0.00ns)   --->   "%CTRL_addr_60 = getelementptr i32* %CTRL, i64 268436546"
ST_67 : Operation 475 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_60, i32 492, i4 -1)" [multibyte2.cpp:178]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 476 [1/1] (0.00ns)   --->   "%CTRL_addr_62 = getelementptr i32* %CTRL, i64 268436546"
ST_67 : Operation 477 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req37 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_62, i32 1)" [multibyte2.cpp:179]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 3.50ns
ST_68 : Operation 478 [1/1] (0.00ns)   --->   "%CTRL_addr_61 = getelementptr i32* %CTRL, i64 268436546"
ST_68 : Operation 479 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte2.cpp:178]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 480 [1/1] (0.00ns)   --->   "%CTRL_addr_63 = getelementptr i32* %CTRL, i64 268436546"
ST_68 : Operation 481 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_63, i32 136, i4 -1)" [multibyte2.cpp:179]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 482 [1/1] (0.00ns)   --->   "%CTRL_addr_65 = getelementptr i32* %CTRL, i64 268436546"
ST_68 : Operation 483 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req39 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_65, i32 1)" [multibyte2.cpp:180]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 3.50ns
ST_69 : Operation 484 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte2.cpp:178]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 485 [1/1] (0.00ns)   --->   "%CTRL_addr_64 = getelementptr i32* %CTRL, i64 268436546"
ST_69 : Operation 486 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte2.cpp:179]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 487 [1/1] (0.00ns)   --->   "%CTRL_addr_66 = getelementptr i32* %CTRL, i64 268436546"
ST_69 : Operation 488 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_66, i32 493, i4 -1)" [multibyte2.cpp:180]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 489 [1/1] (0.00ns)   --->   "%CTRL_addr_68 = getelementptr i32* %CTRL, i64 268436546"
ST_69 : Operation 490 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req41 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_68, i32 1)" [multibyte2.cpp:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 3.50ns
ST_70 : Operation 491 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte2.cpp:178]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 492 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte2.cpp:179]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 493 [1/1] (0.00ns)   --->   "%CTRL_addr_67 = getelementptr i32* %CTRL, i64 268436546"
ST_70 : Operation 494 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte2.cpp:180]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 495 [1/1] (0.00ns)   --->   "%CTRL_addr_69 = getelementptr i32* %CTRL, i64 268436546"
ST_70 : Operation 496 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_69, i32 548, i4 -1)" [multibyte2.cpp:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 3.50ns
ST_71 : Operation 497 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte2.cpp:178]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 498 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte2.cpp:179]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 499 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte2.cpp:180]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 500 [1/1] (0.00ns)   --->   "%CTRL_addr_70 = getelementptr i32* %CTRL, i64 268436546"
ST_71 : Operation 501 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte2.cpp:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 3.50ns
ST_72 : Operation 502 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte2.cpp:178]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 503 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte2.cpp:179]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 504 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte2.cpp:180]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 505 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte2.cpp:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 3.50ns
ST_73 : Operation 506 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte2.cpp:179]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 507 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte2.cpp:180]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 508 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte2.cpp:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 3.50ns
ST_74 : Operation 509 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte2.cpp:180]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 510 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte2.cpp:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 3.50ns
ST_75 : Operation 511 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte2.cpp:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 512 [1/1] (0.00ns)   --->   "%rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind"
ST_75 : Operation 513 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:182]
ST_75 : Operation 514 [1/1] (1.76ns)   --->   "br label %14" [multibyte2.cpp:64->multibyte2.cpp:182]

 <State 76> : 2.44ns
ST_76 : Operation 515 [1/1] (0.00ns)   --->   "%p_014_0_i5 = phi i20 [ 0, %13 ], [ %ctr_V_5, %15 ]"
ST_76 : Operation 516 [1/1] (2.44ns)   --->   "%tmp_10 = icmp eq i20 %p_014_0_i5, -48576" [multibyte2.cpp:64->multibyte2.cpp:182]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 517 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind"
ST_76 : Operation 518 [1/1] (2.19ns)   --->   "%ctr_V_5 = add i20 %p_014_0_i5, 1" [multibyte2.cpp:64->multibyte2.cpp:182]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 519 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %"delay_until_ms<10ull, 100000000ull>.exit33", label %15" [multibyte2.cpp:64->multibyte2.cpp:182]
ST_76 : Operation 520 [1/1] (0.00ns)   --->   "%dummy_11 = load volatile i8* %dummy_10, align 1" [multibyte2.cpp:65->multibyte2.cpp:182]
ST_76 : Operation 521 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_11, i8* %dummy_10, align 1" [multibyte2.cpp:65->multibyte2.cpp:182]
ST_76 : Operation 522 [1/1] (0.00ns)   --->   "br label %14" [multibyte2.cpp:64->multibyte2.cpp:182]
ST_76 : Operation 523 [1/1] (0.00ns)   --->   "%rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin6) nounwind"
ST_76 : Operation 524 [1/1] (1.76ns)   --->   "br label %16" [multibyte2.cpp:185]

 <State 77> : 3.50ns
ST_77 : Operation 525 [1/1] (0.00ns)   --->   "%index = phi i5 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit33" ], [ %index_1, %17 ]"
ST_77 : Operation 526 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %index, -8" [multibyte2.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 527 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind"
ST_77 : Operation 528 [1/1] (1.78ns)   --->   "%index_1 = add i5 %index, 1" [multibyte2.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 529 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %17" [multibyte2.cpp:185]
ST_77 : Operation 530 [1/1] (0.00ns)   --->   "%CTRL_addr_71 = getelementptr i32* %CTRL, i64 268436547"
ST_77 : Operation 531 [7/7] (3.50ns)   --->   "%CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 532 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_77 : Operation 533 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_77 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:190]
ST_77 : Operation 535 [1/1] (1.76ns)   --->   "br label %18" [multibyte2.cpp:64->multibyte2.cpp:190]

 <State 78> : 3.50ns
ST_78 : Operation 536 [6/7] (3.50ns)   --->   "%CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 3.50ns
ST_79 : Operation 537 [5/7] (3.50ns)   --->   "%CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 80> : 3.50ns
ST_80 : Operation 538 [4/7] (3.50ns)   --->   "%CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 81> : 3.50ns
ST_81 : Operation 539 [3/7] (3.50ns)   --->   "%CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 82> : 3.50ns
ST_82 : Operation 540 [2/7] (3.50ns)   --->   "%CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 83> : 3.50ns
ST_83 : Operation 541 [1/7] (3.50ns)   --->   "%CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 84> : 3.50ns
ST_84 : Operation 542 [1/1] (0.00ns)   --->   "%CTRL_addr_72 = getelementptr i32* %CTRL, i64 268436547"
ST_84 : Operation 543 [1/1] (3.50ns)   --->   "%CTRL_addr_72_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_72)" [multibyte2.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 544 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %CTRL_addr_72_read to i16" [multibyte2.cpp:187]

 <State 85> : 2.32ns
ST_85 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_11 = zext i5 %index to i64" [multibyte2.cpp:187]
ST_85 : Operation 546 [1/1] (0.00ns)   --->   "%trimmingData_addr_1 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 %tmp_11" [multibyte2.cpp:187]
ST_85 : Operation 547 [1/1] (2.32ns)   --->   "store i16 %tmp, i16* %trimmingData_addr_1, align 2" [multibyte2.cpp:187]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_85 : Operation 548 [1/1] (0.00ns)   --->   "br label %16" [multibyte2.cpp:185]

 <State 86> : 2.45ns
ST_86 : Operation 549 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i23 [ 0, %.loopexit ], [ %ctr_V_6, %19 ]"
ST_86 : Operation 550 [1/1] (2.44ns)   --->   "%tmp_12 = icmp eq i23 %p_014_0_i, -3388608" [multibyte2.cpp:64->multibyte2.cpp:190]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 551 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_86 : Operation 552 [1/1] (2.28ns)   --->   "%ctr_V_6 = add i23 %p_014_0_i, 1" [multibyte2.cpp:64->multibyte2.cpp:190]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 553 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %"delay_until_ms<50ull, 100000000ull>.exit", label %19" [multibyte2.cpp:64->multibyte2.cpp:190]
ST_86 : Operation 554 [1/1] (0.00ns)   --->   "%dummy_13 = load volatile i8* %dummy_12, align 1" [multibyte2.cpp:65->multibyte2.cpp:190]
ST_86 : Operation 555 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_13, i8* %dummy_12, align 1" [multibyte2.cpp:65->multibyte2.cpp:190]
ST_86 : Operation 556 [1/1] (0.00ns)   --->   "br label %18" [multibyte2.cpp:64->multibyte2.cpp:190]
ST_86 : Operation 557 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin) nounwind"
ST_86 : Operation 558 [1/1] (0.00ns)   --->   "store i1 false, i1* @firstSample, align 1" [multibyte2.cpp:194]
ST_86 : Operation 559 [1/1] (1.76ns)   --->   "br label %._crit_edge" [multibyte2.cpp:195]
ST_86 : Operation 560 [1/1] (0.00ns)   --->   "%trimmingData_addr_2 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 1" [multibyte2.cpp:197]
ST_86 : Operation 561 [2/2] (2.32ns)   --->   "%trimmingData_load = load i16* %trimmingData_addr_2, align 2" [multibyte2.cpp:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_86 : Operation 562 [1/1] (0.00ns)   --->   "%trimmingData_addr_3 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 0" [multibyte2.cpp:197]
ST_86 : Operation 563 [2/2] (2.32ns)   --->   "%trimmingData_load_1 = load i16* %trimmingData_addr_3, align 16" [multibyte2.cpp:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 87> : 3.41ns
ST_87 : Operation 564 [1/2] (2.32ns)   --->   "%trimmingData_load = load i16* %trimmingData_addr_2, align 2" [multibyte2.cpp:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_87 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_13 = shl i16 %trimmingData_load, 8" [multibyte2.cpp:197]
ST_87 : Operation 566 [1/2] (2.32ns)   --->   "%trimmingData_load_1 = load i16* %trimmingData_addr_3, align 16" [multibyte2.cpp:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_87 : Operation 567 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_14 = or i16 %trimmingData_load_1, %tmp_13" [multibyte2.cpp:197]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 568 [1/1] (0.00ns)   --->   "%trimmingData_addr_4 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 3" [multibyte2.cpp:198]
ST_87 : Operation 569 [2/2] (2.32ns)   --->   "%trimmingData_load_2 = load i16* %trimmingData_addr_4, align 2" [multibyte2.cpp:198]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_87 : Operation 570 [1/1] (0.00ns)   --->   "%trimmingData_addr_5 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 2" [multibyte2.cpp:198]
ST_87 : Operation 571 [2/2] (2.32ns)   --->   "%trimmingData_load_3 = load i16* %trimmingData_addr_5, align 4" [multibyte2.cpp:198]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 88> : 3.41ns
ST_88 : Operation 572 [1/2] (2.32ns)   --->   "%trimmingData_load_2 = load i16* %trimmingData_addr_4, align 2" [multibyte2.cpp:198]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_88 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_15 = shl i16 %trimmingData_load_2, 8" [multibyte2.cpp:198]
ST_88 : Operation 574 [1/2] (2.32ns)   --->   "%trimmingData_load_3 = load i16* %trimmingData_addr_5, align 4" [multibyte2.cpp:198]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_88 : Operation 575 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_16 = or i16 %trimmingData_load_3, %tmp_15" [multibyte2.cpp:198]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 576 [1/1] (0.00ns)   --->   "%trimmingData_addr_6 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 5" [multibyte2.cpp:199]
ST_88 : Operation 577 [2/2] (2.32ns)   --->   "%trimmingData_load_4 = load i16* %trimmingData_addr_6, align 2" [multibyte2.cpp:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_88 : Operation 578 [1/1] (0.00ns)   --->   "%trimmingData_addr_7 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 4" [multibyte2.cpp:199]
ST_88 : Operation 579 [2/2] (2.32ns)   --->   "%trimmingData_load_5 = load i16* %trimmingData_addr_7, align 8" [multibyte2.cpp:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 89> : 3.41ns
ST_89 : Operation 580 [1/2] (2.32ns)   --->   "%trimmingData_load_4 = load i16* %trimmingData_addr_6, align 2" [multibyte2.cpp:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_89 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_17 = shl i16 %trimmingData_load_4, 8" [multibyte2.cpp:199]
ST_89 : Operation 582 [1/2] (2.32ns)   --->   "%trimmingData_load_5 = load i16* %trimmingData_addr_7, align 8" [multibyte2.cpp:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_89 : Operation 583 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_18 = or i16 %trimmingData_load_5, %tmp_17" [multibyte2.cpp:199]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 584 [1/1] (0.00ns)   --->   "%trimmingData_addr_8 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 7" [multibyte2.cpp:200]
ST_89 : Operation 585 [2/2] (2.32ns)   --->   "%trimmingData_load_6 = load i16* %trimmingData_addr_8, align 2" [multibyte2.cpp:200]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_89 : Operation 586 [1/1] (0.00ns)   --->   "%trimmingData_addr_9 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 6" [multibyte2.cpp:200]
ST_89 : Operation 587 [2/2] (2.32ns)   --->   "%trimmingData_load_7 = load i16* %trimmingData_addr_9, align 4" [multibyte2.cpp:200]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 90> : 3.41ns
ST_90 : Operation 588 [1/2] (2.32ns)   --->   "%trimmingData_load_6 = load i16* %trimmingData_addr_8, align 2" [multibyte2.cpp:200]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_90 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_19 = shl i16 %trimmingData_load_6, 8" [multibyte2.cpp:200]
ST_90 : Operation 590 [1/2] (2.32ns)   --->   "%trimmingData_load_7 = load i16* %trimmingData_addr_9, align 4" [multibyte2.cpp:200]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_90 : Operation 591 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_20 = or i16 %trimmingData_load_7, %tmp_19" [multibyte2.cpp:200]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 592 [1/1] (0.00ns)   --->   "%trimmingData_addr_10 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 9" [multibyte2.cpp:201]
ST_90 : Operation 593 [2/2] (2.32ns)   --->   "%trimmingData_load_8 = load i16* %trimmingData_addr_10, align 2" [multibyte2.cpp:201]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_90 : Operation 594 [1/1] (0.00ns)   --->   "%trimmingData_addr_11 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 8" [multibyte2.cpp:201]
ST_90 : Operation 595 [2/2] (2.32ns)   --->   "%trimmingData_load_9 = load i16* %trimmingData_addr_11, align 16" [multibyte2.cpp:201]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 91> : 3.41ns
ST_91 : Operation 596 [1/2] (2.32ns)   --->   "%trimmingData_load_8 = load i16* %trimmingData_addr_10, align 2" [multibyte2.cpp:201]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_91 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_21 = shl i16 %trimmingData_load_8, 8" [multibyte2.cpp:201]
ST_91 : Operation 598 [1/2] (2.32ns)   --->   "%trimmingData_load_9 = load i16* %trimmingData_addr_11, align 16" [multibyte2.cpp:201]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_91 : Operation 599 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_22 = or i16 %trimmingData_load_9, %tmp_21" [multibyte2.cpp:201]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 600 [1/1] (0.00ns)   --->   "%trimmingData_addr_12 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 11" [multibyte2.cpp:202]
ST_91 : Operation 601 [2/2] (2.32ns)   --->   "%trimmingData_load_10 = load i16* %trimmingData_addr_12, align 2" [multibyte2.cpp:202]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_91 : Operation 602 [1/1] (0.00ns)   --->   "%trimmingData_addr_13 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 10" [multibyte2.cpp:202]
ST_91 : Operation 603 [2/2] (2.32ns)   --->   "%trimmingData_load_11 = load i16* %trimmingData_addr_13, align 4" [multibyte2.cpp:202]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 92> : 3.41ns
ST_92 : Operation 604 [1/2] (2.32ns)   --->   "%trimmingData_load_10 = load i16* %trimmingData_addr_12, align 2" [multibyte2.cpp:202]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_92 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_23 = shl i16 %trimmingData_load_10, 8" [multibyte2.cpp:202]
ST_92 : Operation 606 [1/2] (2.32ns)   --->   "%trimmingData_load_11 = load i16* %trimmingData_addr_13, align 4" [multibyte2.cpp:202]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_92 : Operation 607 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_24 = or i16 %trimmingData_load_11, %tmp_23" [multibyte2.cpp:202]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 608 [1/1] (0.00ns)   --->   "%trimmingData_addr_14 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 13" [multibyte2.cpp:203]
ST_92 : Operation 609 [2/2] (2.32ns)   --->   "%trimmingData_load_12 = load i16* %trimmingData_addr_14, align 2" [multibyte2.cpp:203]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_92 : Operation 610 [1/1] (0.00ns)   --->   "%trimmingData_addr_15 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 12" [multibyte2.cpp:203]
ST_92 : Operation 611 [2/2] (2.32ns)   --->   "%trimmingData_load_13 = load i16* %trimmingData_addr_15, align 8" [multibyte2.cpp:203]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 93> : 3.41ns
ST_93 : Operation 612 [1/2] (2.32ns)   --->   "%trimmingData_load_12 = load i16* %trimmingData_addr_14, align 2" [multibyte2.cpp:203]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_93 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_25 = shl i16 %trimmingData_load_12, 8" [multibyte2.cpp:203]
ST_93 : Operation 614 [1/2] (2.32ns)   --->   "%trimmingData_load_13 = load i16* %trimmingData_addr_15, align 8" [multibyte2.cpp:203]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_93 : Operation 615 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_26 = or i16 %trimmingData_load_13, %tmp_25" [multibyte2.cpp:203]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 616 [1/1] (0.00ns)   --->   "%trimmingData_addr_16 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 15" [multibyte2.cpp:204]
ST_93 : Operation 617 [2/2] (2.32ns)   --->   "%trimmingData_load_14 = load i16* %trimmingData_addr_16, align 2" [multibyte2.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_93 : Operation 618 [1/1] (0.00ns)   --->   "%trimmingData_addr_17 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 14" [multibyte2.cpp:204]
ST_93 : Operation 619 [2/2] (2.32ns)   --->   "%trimmingData_load_15 = load i16* %trimmingData_addr_17, align 4" [multibyte2.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 94> : 3.41ns
ST_94 : Operation 620 [1/2] (2.32ns)   --->   "%trimmingData_load_14 = load i16* %trimmingData_addr_16, align 2" [multibyte2.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_94 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_27 = shl i16 %trimmingData_load_14, 8" [multibyte2.cpp:204]
ST_94 : Operation 622 [1/2] (2.32ns)   --->   "%trimmingData_load_15 = load i16* %trimmingData_addr_17, align 4" [multibyte2.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_94 : Operation 623 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_28 = or i16 %trimmingData_load_15, %tmp_27" [multibyte2.cpp:204]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 624 [1/1] (0.00ns)   --->   "%trimmingData_addr_18 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 17" [multibyte2.cpp:205]
ST_94 : Operation 625 [2/2] (2.32ns)   --->   "%trimmingData_load_16 = load i16* %trimmingData_addr_18, align 2" [multibyte2.cpp:205]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_94 : Operation 626 [1/1] (0.00ns)   --->   "%trimmingData_addr_19 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 16" [multibyte2.cpp:205]
ST_94 : Operation 627 [2/2] (2.32ns)   --->   "%trimmingData_load_17 = load i16* %trimmingData_addr_19, align 16" [multibyte2.cpp:205]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 95> : 3.41ns
ST_95 : Operation 628 [1/2] (2.32ns)   --->   "%trimmingData_load_16 = load i16* %trimmingData_addr_18, align 2" [multibyte2.cpp:205]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_95 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_29 = shl i16 %trimmingData_load_16, 8" [multibyte2.cpp:205]
ST_95 : Operation 630 [1/2] (2.32ns)   --->   "%trimmingData_load_17 = load i16* %trimmingData_addr_19, align 16" [multibyte2.cpp:205]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_95 : Operation 631 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_30 = or i16 %trimmingData_load_17, %tmp_29" [multibyte2.cpp:205]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 632 [1/1] (0.00ns)   --->   "%trimmingData_addr_20 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 19" [multibyte2.cpp:206]
ST_95 : Operation 633 [2/2] (2.32ns)   --->   "%trimmingData_load_18 = load i16* %trimmingData_addr_20, align 2" [multibyte2.cpp:206]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_95 : Operation 634 [1/1] (0.00ns)   --->   "%trimmingData_addr_21 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 18" [multibyte2.cpp:206]
ST_95 : Operation 635 [2/2] (2.32ns)   --->   "%trimmingData_load_19 = load i16* %trimmingData_addr_21, align 4" [multibyte2.cpp:206]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 96> : 3.41ns
ST_96 : Operation 636 [1/2] (2.32ns)   --->   "%trimmingData_load_18 = load i16* %trimmingData_addr_20, align 2" [multibyte2.cpp:206]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_96 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_31 = shl i16 %trimmingData_load_18, 8" [multibyte2.cpp:206]
ST_96 : Operation 638 [1/2] (2.32ns)   --->   "%trimmingData_load_19 = load i16* %trimmingData_addr_21, align 4" [multibyte2.cpp:206]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_96 : Operation 639 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_32 = or i16 %trimmingData_load_19, %tmp_31" [multibyte2.cpp:206]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 640 [1/1] (0.00ns)   --->   "%trimmingData_addr_22 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 21" [multibyte2.cpp:207]
ST_96 : Operation 641 [2/2] (2.32ns)   --->   "%trimmingData_load_20 = load i16* %trimmingData_addr_22, align 2" [multibyte2.cpp:207]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_96 : Operation 642 [1/1] (0.00ns)   --->   "%trimmingData_addr_23 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 20" [multibyte2.cpp:207]
ST_96 : Operation 643 [2/2] (2.32ns)   --->   "%trimmingData_load_21 = load i16* %trimmingData_addr_23, align 8" [multibyte2.cpp:207]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 97> : 3.41ns
ST_97 : Operation 644 [1/2] (2.32ns)   --->   "%trimmingData_load_20 = load i16* %trimmingData_addr_22, align 2" [multibyte2.cpp:207]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_97 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node tmp_34)   --->   "%tmp_33 = shl i16 %trimmingData_load_20, 8" [multibyte2.cpp:207]
ST_97 : Operation 646 [1/2] (2.32ns)   --->   "%trimmingData_load_21 = load i16* %trimmingData_addr_23, align 8" [multibyte2.cpp:207]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_97 : Operation 647 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_34 = or i16 %trimmingData_load_21, %tmp_33" [multibyte2.cpp:207]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 648 [1/1] (0.00ns)   --->   "%trimmingData_addr_24 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 23" [multibyte2.cpp:208]
ST_97 : Operation 649 [2/2] (2.32ns)   --->   "%trimmingData_load_22 = load i16* %trimmingData_addr_24, align 2" [multibyte2.cpp:208]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_97 : Operation 650 [1/1] (0.00ns)   --->   "%trimmingData_addr_25 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 22" [multibyte2.cpp:208]
ST_97 : Operation 651 [2/2] (2.32ns)   --->   "%trimmingData_load_23 = load i16* %trimmingData_addr_25, align 4" [multibyte2.cpp:208]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 98> : 3.50ns
ST_98 : Operation 652 [1/2] (2.32ns)   --->   "%trimmingData_load_22 = load i16* %trimmingData_addr_24, align 2" [multibyte2.cpp:208]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_98 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%tmp_35 = shl i16 %trimmingData_load_22, 8" [multibyte2.cpp:208]
ST_98 : Operation 654 [1/2] (2.32ns)   --->   "%trimmingData_load_23 = load i16* %trimmingData_addr_25, align 4" [multibyte2.cpp:208]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_98 : Operation 655 [1/1] (1.08ns) (out node of the LUT)   --->   "%tmp_36 = or i16 %trimmingData_load_23, %tmp_35" [multibyte2.cpp:208]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 656 [1/1] (0.00ns)   --->   "%CTRL_addr_73 = getelementptr i32* %CTRL, i64 268436546"
ST_98 : Operation 657 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_73, i32 1)" [multibyte2.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 99> : 3.50ns
ST_99 : Operation 658 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_T1, i16 %tmp_14)" [multibyte2.cpp:197]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 659 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_T2, i16 %tmp_16)" [multibyte2.cpp:198]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 660 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_T3, i16 %tmp_18)" [multibyte2.cpp:199]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 661 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P1, i16 %tmp_20)" [multibyte2.cpp:200]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 662 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P2, i16 %tmp_22)" [multibyte2.cpp:201]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 663 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P3, i16 %tmp_24)" [multibyte2.cpp:202]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 664 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P4, i16 %tmp_26)" [multibyte2.cpp:203]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 665 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P5, i16 %tmp_28)" [multibyte2.cpp:204]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 666 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P6, i16 %tmp_30)" [multibyte2.cpp:205]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 667 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P7, i16 %tmp_32)" [multibyte2.cpp:206]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 668 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P8, i16 %tmp_34)" [multibyte2.cpp:207]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 669 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P9, i16 %tmp_36)" [multibyte2.cpp:208]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_99 : Operation 670 [1/1] (0.00ns)   --->   "%CTRL_addr_74 = getelementptr i32* %CTRL, i64 268436546"
ST_99 : Operation 671 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_74, i32 492, i4 -1)" [multibyte2.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 672 [1/1] (0.00ns)   --->   "%CTRL_addr_76 = getelementptr i32* %CTRL, i64 268436546"
ST_99 : Operation 673 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req43 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_76, i32 1)" [multibyte2.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 100> : 3.50ns
ST_100 : Operation 674 [1/1] (0.00ns)   --->   "%CTRL_addr_75 = getelementptr i32* %CTRL, i64 268436546"
ST_100 : Operation 675 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)" [multibyte2.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 676 [1/1] (0.00ns)   --->   "%CTRL_addr_77 = getelementptr i32* %CTRL, i64 268436546"
ST_100 : Operation 677 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_77, i32 247, i4 -1)" [multibyte2.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 678 [1/1] (0.00ns)   --->   "%CTRL_addr_79 = getelementptr i32* %CTRL, i64 268436546"
ST_100 : Operation 679 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req45 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_79, i32 1)" [multibyte2.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 101> : 3.50ns
ST_101 : Operation 680 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)" [multibyte2.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 681 [1/1] (0.00ns)   --->   "%CTRL_addr_78 = getelementptr i32* %CTRL, i64 268436546"
ST_101 : Operation 682 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)" [multibyte2.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 683 [1/1] (0.00ns)   --->   "%CTRL_addr_80 = getelementptr i32* %CTRL, i64 268436546"
ST_101 : Operation 684 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_80, i32 493, i4 -1)" [multibyte2.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 685 [1/1] (0.00ns)   --->   "%CTRL_addr_82 = getelementptr i32* %CTRL, i64 268436546"
ST_101 : Operation 686 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req47 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_82, i32 1)" [multibyte2.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 102> : 3.50ns
ST_102 : Operation 687 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)" [multibyte2.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 688 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)" [multibyte2.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 689 [1/1] (0.00ns)   --->   "%CTRL_addr_81 = getelementptr i32* %CTRL, i64 268436546"
ST_102 : Operation 690 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)" [multibyte2.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 691 [1/1] (0.00ns)   --->   "%CTRL_addr_83 = getelementptr i32* %CTRL, i64 268436546"
ST_102 : Operation 692 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_83, i32 518, i4 -1)" [multibyte2.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 103> : 3.50ns
ST_103 : Operation 693 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)" [multibyte2.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 694 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)" [multibyte2.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 695 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)" [multibyte2.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 696 [1/1] (0.00ns)   --->   "%CTRL_addr_84 = getelementptr i32* %CTRL, i64 268436546"
ST_103 : Operation 697 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)" [multibyte2.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 104> : 3.50ns
ST_104 : Operation 698 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)" [multibyte2.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 699 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)" [multibyte2.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 700 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)" [multibyte2.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 701 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)" [multibyte2.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 105> : 3.50ns
ST_105 : Operation 702 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)" [multibyte2.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 703 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)" [multibyte2.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 704 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)" [multibyte2.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 106> : 3.50ns
ST_106 : Operation 705 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)" [multibyte2.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 706 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)" [multibyte2.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 107> : 3.50ns
ST_107 : Operation 707 [1/1] (0.00ns)   --->   "%stateSetUp_local = phi i6 [ -28, %"delay_until_ms<50ull, 100000000ull>.exit" ], [ 0, %1 ]"
ST_107 : Operation 708 [1/1] (0.00ns)   --->   "%stateSetUp_local_cas = sext i6 %stateSetUp_local to i7" [multibyte2.cpp:197]
ST_107 : Operation 709 [1/1] (0.00ns)   --->   "%stateSetUp_local_cas_1 = zext i7 %stateSetUp_local_cas to i32" [multibyte2.cpp:197]
ST_107 : Operation 710 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)" [multibyte2.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 711 [1/1] (0.00ns)   --->   "%rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind"
ST_107 : Operation 712 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:217]
ST_107 : Operation 713 [1/1] (1.76ns)   --->   "br label %20" [multibyte2.cpp:64->multibyte2.cpp:217]

 <State 108> : 2.44ns
ST_108 : Operation 714 [1/1] (0.00ns)   --->   "%p_014_0_i6 = phi i20 [ 0, %._crit_edge ], [ %ctr_V_7, %21 ]"
ST_108 : Operation 715 [1/1] (2.44ns)   --->   "%tmp_37 = icmp eq i20 %p_014_0_i6, -48576" [multibyte2.cpp:64->multibyte2.cpp:217]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 716 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind"
ST_108 : Operation 717 [1/1] (2.19ns)   --->   "%ctr_V_7 = add i20 %p_014_0_i6, 1" [multibyte2.cpp:64->multibyte2.cpp:217]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 718 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %"delay_until_ms<10ull, 100000000ull>.exit28", label %21" [multibyte2.cpp:64->multibyte2.cpp:217]
ST_108 : Operation 719 [1/1] (0.00ns)   --->   "%dummy_15 = load volatile i8* %dummy_14, align 1" [multibyte2.cpp:65->multibyte2.cpp:217]
ST_108 : Operation 720 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_15, i8* %dummy_14, align 1" [multibyte2.cpp:65->multibyte2.cpp:217]
ST_108 : Operation 721 [1/1] (0.00ns)   --->   "br label %20" [multibyte2.cpp:64->multibyte2.cpp:217]
ST_108 : Operation 722 [1/1] (0.00ns)   --->   "%rend25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin7) nounwind"
ST_108 : Operation 723 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stateDataReads, i32 10)" [multibyte2.cpp:219]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_108 : Operation 724 [1/1] (1.76ns)   --->   "br label %22" [multibyte2.cpp:221]

 <State 109> : 3.50ns
ST_109 : Operation 725 [1/1] (0.00ns)   --->   "%index1 = phi i3 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit28" ], [ %index_2, %23 ]"
ST_109 : Operation 726 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %index1, -2" [multibyte2.cpp:221]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 727 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"
ST_109 : Operation 728 [1/1] (1.65ns)   --->   "%index_2 = add i3 %index1, 1" [multibyte2.cpp:221]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 729 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %24, label %23" [multibyte2.cpp:221]
ST_109 : Operation 730 [1/1] (0.00ns)   --->   "%CTRL_addr_85 = getelementptr i32* %CTRL, i64 268436547"
ST_109 : Operation 731 [7/7] (3.50ns)   --->   "%CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 732 [1/1] (0.00ns)   --->   "%rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind"
ST_109 : Operation 733 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte2.cpp:60->multibyte2.cpp:237]
ST_109 : Operation 734 [1/1] (1.76ns)   --->   "br label %25" [multibyte2.cpp:64->multibyte2.cpp:237]

 <State 110> : 3.50ns
ST_110 : Operation 735 [6/7] (3.50ns)   --->   "%CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 111> : 3.50ns
ST_111 : Operation 736 [5/7] (3.50ns)   --->   "%CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 112> : 3.50ns
ST_112 : Operation 737 [4/7] (3.50ns)   --->   "%CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 113> : 3.50ns
ST_113 : Operation 738 [3/7] (3.50ns)   --->   "%CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 114> : 3.50ns
ST_114 : Operation 739 [2/7] (3.50ns)   --->   "%CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 115> : 3.50ns
ST_115 : Operation 740 [1/7] (3.50ns)   --->   "%CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 116> : 3.50ns
ST_116 : Operation 741 [1/1] (0.00ns)   --->   "%CTRL_addr_86 = getelementptr i32* %CTRL, i64 268436547"
ST_116 : Operation 742 [1/1] (3.50ns)   --->   "%CTRL_addr_86_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_86)" [multibyte2.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 117> : 2.32ns
ST_117 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_38 = zext i3 %index1 to i64" [multibyte2.cpp:223]
ST_117 : Operation 744 [1/1] (0.00ns)   --->   "%sensorData_addr_1 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 %tmp_38" [multibyte2.cpp:223]
ST_117 : Operation 745 [1/1] (2.32ns)   --->   "store i32 %CTRL_addr_86_read, i32* %sensorData_addr_1, align 4" [multibyte2.cpp:223]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_117 : Operation 746 [1/1] (0.00ns)   --->   "br label %22" [multibyte2.cpp:221]

 <State 118> : 2.44ns
ST_118 : Operation 747 [1/1] (0.00ns)   --->   "%p_014_0_i7 = phi i20 [ 0, %24 ], [ %ctr_V_8, %26 ]"
ST_118 : Operation 748 [1/1] (2.44ns)   --->   "%tmp_39 = icmp eq i20 %p_014_0_i7, -48576" [multibyte2.cpp:64->multibyte2.cpp:237]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 749 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind"
ST_118 : Operation 750 [1/1] (2.19ns)   --->   "%ctr_V_8 = add i20 %p_014_0_i7, 1" [multibyte2.cpp:64->multibyte2.cpp:237]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 751 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %"delay_until_ms<10ull, 100000000ull>.exit", label %26" [multibyte2.cpp:64->multibyte2.cpp:237]
ST_118 : Operation 752 [1/1] (0.00ns)   --->   "%dummy_17 = load volatile i8* %dummy_16, align 1" [multibyte2.cpp:65->multibyte2.cpp:237]
ST_118 : Operation 753 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_17, i8* %dummy_16, align 1" [multibyte2.cpp:65->multibyte2.cpp:237]
ST_118 : Operation 754 [1/1] (0.00ns)   --->   "br label %25" [multibyte2.cpp:64->multibyte2.cpp:237]
ST_118 : Operation 755 [1/1] (0.00ns)   --->   "%rend21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin8) nounwind"
ST_118 : Operation 756 [1/1] (0.00ns)   --->   "%sensorData_addr_2 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 0" [multibyte2.cpp:239]
ST_118 : Operation 757 [2/2] (2.32ns)   --->   "%sensorData_load = load i32* %sensorData_addr_2, align 16" [multibyte2.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_118 : Operation 758 [1/1] (0.00ns)   --->   "%sensorData_addr_3 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 1" [multibyte2.cpp:240]
ST_118 : Operation 759 [2/2] (2.32ns)   --->   "%sensorData_load_1 = load i32* %sensorData_addr_3, align 4" [multibyte2.cpp:240]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 119> : 2.32ns
ST_119 : Operation 760 [1/2] (2.32ns)   --->   "%sensorData_load = load i32* %sensorData_addr_2, align 16" [multibyte2.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_119 : Operation 761 [1/2] (2.32ns)   --->   "%sensorData_load_1 = load i32* %sensorData_addr_3, align 4" [multibyte2.cpp:240]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_119 : Operation 762 [1/1] (0.00ns)   --->   "%sensorData_addr_4 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 2" [multibyte2.cpp:241]
ST_119 : Operation 763 [2/2] (2.32ns)   --->   "%sensorData_load_2 = load i32* %sensorData_addr_4, align 8" [multibyte2.cpp:241]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_119 : Operation 764 [1/1] (0.00ns)   --->   "%sensorData_addr_5 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 3" [multibyte2.cpp:242]
ST_119 : Operation 765 [2/2] (2.32ns)   --->   "%sensorData_load_3 = load i32* %sensorData_addr_5, align 4" [multibyte2.cpp:242]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 120> : 3.18ns
ST_120 : Operation 766 [1/2] (2.32ns)   --->   "%sensorData_load_2 = load i32* %sensorData_addr_4, align 8" [multibyte2.cpp:241]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_120 : Operation 767 [1/2] (2.32ns)   --->   "%sensorData_load_3 = load i32* %sensorData_addr_5, align 4" [multibyte2.cpp:242]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_120 : Operation 768 [1/1] (0.00ns)   --->   "%sensorData_addr_6 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 4" [multibyte2.cpp:243]
ST_120 : Operation 769 [2/2] (2.32ns)   --->   "%sensorData_load_4 = load i32* %sensorData_addr_6, align 16" [multibyte2.cpp:243]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_120 : Operation 770 [1/1] (0.00ns)   --->   "%sensorData_addr_7 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 5" [multibyte2.cpp:244]
ST_120 : Operation 771 [2/2] (2.32ns)   --->   "%sensorData_load_5 = load i32* %sensorData_addr_7, align 4" [multibyte2.cpp:244]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_120 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_40 = shl i32 %sensorData_load, 12" [multibyte2.cpp:246]
ST_120 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41 = shl i32 %sensorData_load_1, 4" [multibyte2.cpp:246]
ST_120 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_42 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sensorData_load_2, i32 4, i32 31)" [multibyte2.cpp:246]
ST_120 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_43 = sext i28 %tmp_42 to i32" [multibyte2.cpp:246]
ST_120 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp1 = or i32 %tmp_40, %tmp_43" [multibyte2.cpp:246]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 777 [1/1] (0.86ns) (out node of the LUT)   --->   "%tmp_44 = or i32 %tmp1, %tmp_41" [multibyte2.cpp:246]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 3.18ns
ST_121 : Operation 778 [1/2] (2.32ns)   --->   "%sensorData_load_4 = load i32* %sensorData_addr_6, align 16" [multibyte2.cpp:243]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_121 : Operation 779 [1/2] (2.32ns)   --->   "%sensorData_load_5 = load i32* %sensorData_addr_7, align 4" [multibyte2.cpp:244]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_121 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_45 = shl i32 %sensorData_load_3, 12" [multibyte2.cpp:247]
ST_121 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_46 = shl i32 %sensorData_load_4, 4" [multibyte2.cpp:247]
ST_121 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_47 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sensorData_load_5, i32 4, i32 31)" [multibyte2.cpp:247]
ST_121 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_48 = sext i28 %tmp_47 to i32" [multibyte2.cpp:247]
ST_121 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp2 = or i32 %tmp_45, %tmp_48" [multibyte2.cpp:247]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 785 [1/1] (0.86ns) (out node of the LUT)   --->   "%tmp_49 = or i32 %tmp2, %tmp_46" [multibyte2.cpp:247]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 1.00ns
ST_122 : Operation 786 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_msb, i32 %sensorData_load)" [multibyte2.cpp:239]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 787 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_lsb, i32 %sensorData_load_1)" [multibyte2.cpp:240]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 788 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_xlsb, i32 %sensorData_load_2)" [multibyte2.cpp:241]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 789 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_msb, i32 %sensorData_load_3)" [multibyte2.cpp:242]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 790 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_lsb, i32 %sensorData_load_4)" [multibyte2.cpp:243]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 791 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_xlsb, i32 %sensorData_load_5)" [multibyte2.cpp:244]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 792 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressureRaw, i32 %tmp_44)" [multibyte2.cpp:246]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 793 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperatureRaw, i32 %tmp_49)" [multibyte2.cpp:247]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 794 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stateSetUp, i32 %stateSetUp_local_cas_1)" [multibyte2.cpp:197]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_122 : Operation 795 [1/1] (0.00ns)   --->   "ret void" [multibyte2.cpp:249]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', multibyte2.cpp:114) with incoming values : ('indvarinc', multibyte2.cpp:114) [92]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar', multibyte2.cpp:114) with incoming values : ('indvarinc', multibyte2.cpp:114) [92]  (0 ns)
	'getelementptr' operation ('trimmingData_addr', multibyte2.cpp:114) [95]  (0 ns)
	'store' operation (multibyte2.cpp:114) of constant 0 on array 'trimmingData', multibyte2.cpp:114 [96]  (2.32 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr') [118]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:126) [119]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_1') [120]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:126) [121]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_2') [122]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:126) [123]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:126) [123]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:126) [123]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:126) [123]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:126) [123]  (3.5 ns)

 <State 10>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:129) [129]  (3.5 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:132) [135]  (3.5 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:136) [141]  (3.5 ns)

 <State 13>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:137) [147]  (3.5 ns)

 <State 14>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:138) [153]  (3.5 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_18') [169]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:143) [170]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_19') [171]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:143) [172]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_20') [173]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:143) [174]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:143) [174]  (3.5 ns)

 <State 19>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:143) [174]  (3.5 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:143) [174]  (3.5 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:143) [174]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:144) [180]  (3.5 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:145) [186]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_27') [202]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:149) [203]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_28') [204]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:149) [205]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_29') [206]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:149) [207]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:149) [207]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:149) [207]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:149) [207]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:149) [207]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:150) [213]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:151) [219]  (3.5 ns)

 <State 33>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_36') [235]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:155) [236]  (3.5 ns)

 <State 34>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_37') [237]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:155) [238]  (3.5 ns)

 <State 35>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_38') [239]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:155) [240]  (3.5 ns)

 <State 36>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:155) [240]  (3.5 ns)

 <State 37>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:155) [240]  (3.5 ns)

 <State 38>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:155) [240]  (3.5 ns)

 <State 39>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:155) [240]  (3.5 ns)

 <State 40>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:156) [246]  (3.5 ns)

 <State 41>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:157) [252]  (3.5 ns)

 <State 42>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_45') [268]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:161) [269]  (3.5 ns)

 <State 43>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_46') [270]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:161) [271]  (3.5 ns)

 <State 44>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_47') [272]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:161) [273]  (3.5 ns)

 <State 45>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:161) [273]  (3.5 ns)

 <State 46>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:161) [273]  (3.5 ns)

 <State 47>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:161) [273]  (3.5 ns)

 <State 48>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:161) [273]  (3.5 ns)

 <State 49>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:162) [279]  (3.5 ns)

 <State 50>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:163) [285]  (3.5 ns)

 <State 51>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_54') [301]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:169) [302]  (3.5 ns)

 <State 52>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_55') [303]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:169) [304]  (3.5 ns)

 <State 53>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_56') [305]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:169) [306]  (3.5 ns)

 <State 54>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:169) [306]  (3.5 ns)

 <State 55>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:169) [306]  (3.5 ns)

 <State 56>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:169) [306]  (3.5 ns)

 <State 57>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:169) [306]  (3.5 ns)

 <State 58>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_57') [307]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:170) [308]  (3.5 ns)

 <State 59>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:170) [308]  (3.5 ns)

 <State 60>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:170) [308]  (3.5 ns)

 <State 61>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:170) [308]  (3.5 ns)

 <State 62>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:170) [308]  (3.5 ns)

 <State 63>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:170) [308]  (3.5 ns)

 <State 64>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:170) [308]  (3.5 ns)

 <State 65>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_58') [309]  (0 ns)
	bus read on port 'CTRL' (multibyte2.cpp:170) [310]  (3.5 ns)

 <State 66>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_59') [315]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:178) [316]  (3.5 ns)

 <State 67>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_60') [317]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:178) [318]  (3.5 ns)

 <State 68>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_61') [319]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:178) [320]  (3.5 ns)

 <State 69>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:178) [320]  (3.5 ns)

 <State 70>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:178) [320]  (3.5 ns)

 <State 71>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:178) [320]  (3.5 ns)

 <State 72>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:178) [320]  (3.5 ns)

 <State 73>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:179) [326]  (3.5 ns)

 <State 74>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:180) [332]  (3.5 ns)

 <State 75>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:181) [338]  (3.5 ns)

 <State 76>: 2.44ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', multibyte2.cpp:64->multibyte2.cpp:182) [343]  (0 ns)
	'icmp' operation ('tmp_10', multibyte2.cpp:64->multibyte2.cpp:182) [344]  (2.44 ns)

 <State 77>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_71') [362]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:187) [363]  (3.5 ns)

 <State 78>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:187) [363]  (3.5 ns)

 <State 79>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:187) [363]  (3.5 ns)

 <State 80>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:187) [363]  (3.5 ns)

 <State 81>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:187) [363]  (3.5 ns)

 <State 82>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:187) [363]  (3.5 ns)

 <State 83>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:187) [363]  (3.5 ns)

 <State 84>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_72') [364]  (0 ns)
	bus read on port 'CTRL' (multibyte2.cpp:187) [365]  (3.5 ns)

 <State 85>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('trimmingData_addr_1', multibyte2.cpp:187) [368]  (0 ns)
	'store' operation (multibyte2.cpp:187) of variable 'tmp', multibyte2.cpp:187 on array 'trimmingData', multibyte2.cpp:114 [369]  (2.32 ns)

 <State 86>: 2.45ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', multibyte2.cpp:64->multibyte2.cpp:190) [378]  (0 ns)
	'icmp' operation ('tmp_12', multibyte2.cpp:64->multibyte2.cpp:190) [379]  (2.45 ns)

 <State 87>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load', multibyte2.cpp:197) on array 'trimmingData', multibyte2.cpp:114 [396]  (2.32 ns)
	'shl' operation ('tmp_13', multibyte2.cpp:197) [397]  (0 ns)
	'or' operation ('tmp_14', multibyte2.cpp:197) [400]  (1.09 ns)

 <State 88>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_2', multibyte2.cpp:198) on array 'trimmingData', multibyte2.cpp:114 [403]  (2.32 ns)
	'shl' operation ('tmp_15', multibyte2.cpp:198) [404]  (0 ns)
	'or' operation ('tmp_16', multibyte2.cpp:198) [407]  (1.09 ns)

 <State 89>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_4', multibyte2.cpp:199) on array 'trimmingData', multibyte2.cpp:114 [410]  (2.32 ns)
	'shl' operation ('tmp_17', multibyte2.cpp:199) [411]  (0 ns)
	'or' operation ('tmp_18', multibyte2.cpp:199) [414]  (1.09 ns)

 <State 90>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_6', multibyte2.cpp:200) on array 'trimmingData', multibyte2.cpp:114 [417]  (2.32 ns)
	'shl' operation ('tmp_19', multibyte2.cpp:200) [418]  (0 ns)
	'or' operation ('tmp_20', multibyte2.cpp:200) [421]  (1.09 ns)

 <State 91>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_8', multibyte2.cpp:201) on array 'trimmingData', multibyte2.cpp:114 [424]  (2.32 ns)
	'shl' operation ('tmp_21', multibyte2.cpp:201) [425]  (0 ns)
	'or' operation ('tmp_22', multibyte2.cpp:201) [428]  (1.09 ns)

 <State 92>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_10', multibyte2.cpp:202) on array 'trimmingData', multibyte2.cpp:114 [431]  (2.32 ns)
	'shl' operation ('tmp_23', multibyte2.cpp:202) [432]  (0 ns)
	'or' operation ('tmp_24', multibyte2.cpp:202) [435]  (1.09 ns)

 <State 93>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_12', multibyte2.cpp:203) on array 'trimmingData', multibyte2.cpp:114 [438]  (2.32 ns)
	'shl' operation ('tmp_25', multibyte2.cpp:203) [439]  (0 ns)
	'or' operation ('tmp_26', multibyte2.cpp:203) [442]  (1.09 ns)

 <State 94>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_14', multibyte2.cpp:204) on array 'trimmingData', multibyte2.cpp:114 [445]  (2.32 ns)
	'shl' operation ('tmp_27', multibyte2.cpp:204) [446]  (0 ns)
	'or' operation ('tmp_28', multibyte2.cpp:204) [449]  (1.09 ns)

 <State 95>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_16', multibyte2.cpp:205) on array 'trimmingData', multibyte2.cpp:114 [452]  (2.32 ns)
	'shl' operation ('tmp_29', multibyte2.cpp:205) [453]  (0 ns)
	'or' operation ('tmp_30', multibyte2.cpp:205) [456]  (1.09 ns)

 <State 96>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_18', multibyte2.cpp:206) on array 'trimmingData', multibyte2.cpp:114 [459]  (2.32 ns)
	'shl' operation ('tmp_31', multibyte2.cpp:206) [460]  (0 ns)
	'or' operation ('tmp_32', multibyte2.cpp:206) [463]  (1.09 ns)

 <State 97>: 3.41ns
The critical path consists of the following:
	'load' operation ('trimmingData_load_20', multibyte2.cpp:207) on array 'trimmingData', multibyte2.cpp:114 [466]  (2.32 ns)
	'shl' operation ('tmp_33', multibyte2.cpp:207) [467]  (0 ns)
	'or' operation ('tmp_34', multibyte2.cpp:207) [470]  (1.09 ns)

 <State 98>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_73') [479]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:213) [480]  (3.5 ns)

 <State 99>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_74') [481]  (0 ns)
	bus write on port 'CTRL' (multibyte2.cpp:213) [482]  (3.5 ns)

 <State 100>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_75') [483]  (0 ns)
	bus access on port 'CTRL' (multibyte2.cpp:213) [484]  (3.5 ns)

 <State 101>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:213) [484]  (3.5 ns)

 <State 102>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:213) [484]  (3.5 ns)

 <State 103>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:213) [484]  (3.5 ns)

 <State 104>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:213) [484]  (3.5 ns)

 <State 105>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:214) [490]  (3.5 ns)

 <State 106>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:215) [496]  (3.5 ns)

 <State 107>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte2.cpp:216) [502]  (3.5 ns)

 <State 108>: 2.44ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', multibyte2.cpp:64->multibyte2.cpp:217) [507]  (0 ns)
	'icmp' operation ('tmp_37', multibyte2.cpp:64->multibyte2.cpp:217) [508]  (2.44 ns)

 <State 109>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_85') [527]  (0 ns)
	bus request on port 'CTRL' (multibyte2.cpp:223) [528]  (3.5 ns)

 <State 110>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:223) [528]  (3.5 ns)

 <State 111>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:223) [528]  (3.5 ns)

 <State 112>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:223) [528]  (3.5 ns)

 <State 113>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:223) [528]  (3.5 ns)

 <State 114>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:223) [528]  (3.5 ns)

 <State 115>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte2.cpp:223) [528]  (3.5 ns)

 <State 116>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_86') [529]  (0 ns)
	bus read on port 'CTRL' (multibyte2.cpp:223) [530]  (3.5 ns)

 <State 117>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('sensorData_addr_1', multibyte2.cpp:223) [532]  (0 ns)
	'store' operation (multibyte2.cpp:223) of variable 'CTRL_addr_86_read', multibyte2.cpp:223 on array 'sensorData', multibyte2.cpp:115 [533]  (2.32 ns)

 <State 118>: 2.44ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', multibyte2.cpp:64->multibyte2.cpp:237) [540]  (0 ns)
	'icmp' operation ('tmp_39', multibyte2.cpp:64->multibyte2.cpp:237) [541]  (2.44 ns)

 <State 119>: 2.32ns
The critical path consists of the following:
	'load' operation ('sensorData_load', multibyte2.cpp:239) on array 'sensorData', multibyte2.cpp:115 [552]  (2.32 ns)

 <State 120>: 3.18ns
The critical path consists of the following:
	'load' operation ('sensorData_load_2', multibyte2.cpp:241) on array 'sensorData', multibyte2.cpp:115 [558]  (2.32 ns)
	'or' operation ('tmp1', multibyte2.cpp:246) [573]  (0 ns)
	'or' operation ('tmp_44', multibyte2.cpp:246) [574]  (0.86 ns)

 <State 121>: 3.18ns
The critical path consists of the following:
	'load' operation ('sensorData_load_4', multibyte2.cpp:243) on array 'sensorData', multibyte2.cpp:115 [564]  (2.32 ns)
	'shl' operation ('tmp_46', multibyte2.cpp:247) [577]  (0 ns)
	'or' operation ('tmp_49', multibyte2.cpp:247) [581]  (0.86 ns)

 <State 122>: 1ns
The critical path consists of the following:
	s_axi write on port 'pressure_msb' (multibyte2.cpp:239) [553]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
