<dec f='llvm/build/lib/Target/X86/X86GenRegisterInfo.inc' l='236' type='216'/>
<use f='llvm/llvm/lib/Target/X86/AsmParser/X86Operand.h' l='360' u='r' c='_ZNK4llvm10X86Operand14isMem256_RC512Ev'/>
<use f='llvm/llvm/lib/Target/X86/AsmParser/X86Operand.h' l='366' u='r' c='_ZNK4llvm10X86Operand14isMem512_RC512Ev'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='7365' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1773' macro='1' u='r' c='_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1962' u='r' c='_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2010' macro='1' u='r' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2076' macro='1' u='r' c='_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='237' u='r' c='_ZL16getVectorRegSizej'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='226' u='r' c='_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86AsmPrinter.cpp' l='460' u='r' c='_ZL17printAsmVRegisterRKN4llvm14MachineOperandEcRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/X86/X86AsmPrinter.cpp' l='474' u='r' c='_ZL17printAsmVRegisterRKN4llvm14MachineOperandEcRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='69' u='r' c='_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='258' u='r' c='_ZL15CC_Intel_OCL_BIjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='943' u='r' c='_ZL17CC_X86_32_RegCalljN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='1214' u='r' c='_ZL23CC_X86_32_Vector_DarwinjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='1278' u='r' c='_ZL25CC_X86_32_Vector_StandardjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='1597' u='r' c='_ZL11CC_X86_64_CjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='2020' u='r' c='_ZL21CC_X86_SysV64_RegCalljN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='2491' u='r' c='_ZL20CC_X86_Win64_RegCalljN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='2636' u='r' c='_ZL18RetCC_Intel_OCL_BIjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='2833' u='r' c='_ZL15RetCC_X86CommonjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='3196' u='r' c='_ZL20RetCC_X86_32_RegCalljN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='3777' u='r' c='_ZL24RetCC_X86_SysV64_RegCalljN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='3991' u='r' c='_ZL23RetCC_X86_Win64_RegCalljN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51383' u='a' c='_ZNK4llvm17X86TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='135' u='r' c='_ZL13isYmmOrZmmRegj'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='151' u='r' c='_ZL24clobbersAllYmmAndZmmRegsRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/TargetTest.cpp' l='289' u='r' c='_ZN4llvm8exegesis12_GLOBAL__N_145Core2Avx512TargetTest_SetRegToVR512Value_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/TargetTest.cpp' l='271' u='r' c='_ZN4llvm8exegesis12_GLOBAL__N_145Core2Avx512TargetTest_SetRegToVR512Value_Test8TestBodyEv'/>
