#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 22 08:48:20 2019
# Process ID: 8303
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64
# Command line: vivado yolo_sys_fp_prj_2019_64.xpr
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.log
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.jou
#-----------------------------------------------------------
start_gui
open_project yolo_sys_fp_prj_2019_64.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp64'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 6446.930 ; gain = 129.848 ; free physical = 2367 ; free virtual = 13301
update_compile_order -fileset sources_1
open_bd_design {/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:hls:yolo_yolo_top:1.0 - yolo_yolo_top_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:yolo_max_pool_top:1.0 - yolo_max_pool_top_0
Adding component instance block -- xilinx.com:hls:yolo_conv_top:1.0 - yolo_conv_top_0
Adding component instance block -- xilinx.com:hls:yolo_acc_top:1.0 - yolo_acc_top_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:yolo_upsamp_top:1.0 - yolo_upsamp_top_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_1
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_2
Successfully read diagram <design_1> from BD file </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6665.777 ; gain = 0.000 ; free physical = 2245 ; free virtual = 13179
set_property location {9 3160 200} [get_bd_cells axi_dma]
set_property location {9 3160 190} [get_bd_cells axi_dma]
set_property location {9 3160 180} [get_bd_cells axi_dma]
startgroup
delete_bd_objs [get_bd_intf_nets yolo_acc_top_0_outStream]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_intf_nets axi_dma_M_AXI_MM2S] [get_bd_intf_nets axi_dma_M_AXI_S2MM] [get_bd_intf_nets axi_dma_M_AXIS_MM2S] [get_bd_intf_nets axis_switch_2_M00_AXIS] [get_bd_intf_nets ps7_0_axi_periph_M07_AXI] [get_bd_intf_nets axi_dma_1_M_AXI_MM2S] [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M] [get_bd_cells axi_dma] [get_bd_cells axi_dma_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_intf_nets ps7_0_axi_periph_M08_AXI] [get_bd_intf_nets ps7_0_axi_periph_M09_AXI] [get_bd_cells axi_mem_intercon_1] [get_bd_cells axi_mem_intercon] [get_bd_cells ps7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axis_switch_0_M00_AXIS]
delete_bd_objs [get_bd_intf_nets yolo_conv_top_0_outStream]
set_property location {6.5 2305 -30} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/yolo_conv_top_0/inStream" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_outStream "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma/Data_S2MM> at <0x0000_0000 [ 512M ]>
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma/Data_MM2S> at <0x0000_0000 [ 512M ]>
startgroup
set_property -dict [list CONFIG.c_sg_length_width {26}] [get_bd_cells axi_dma]
endgroup
set_property location {6 2760 610} [get_bd_cells axi_dma]
set_property location {6 2760 600} [get_bd_cells axi_dma]
delete_bd_objs [get_bd_intf_nets axi_dma_M_AXIS_MM2S]
set_property location {4 1971 701} [get_bd_cells axis_switch_0]
set_property location {3 1920 710} [get_bd_cells axis_switch_0]
set_property location {4 2260 567} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma/M_AXIS_MM2S] [get_bd_intf_pins axis_switch_0/S00_AXIS]
set_property location {2 1653 736} [get_bd_cells yolo_conv_top_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
delete_bd_objs [get_bd_intf_nets yolo_conv_top_0_outStream]
connect_bd_intf_net [get_bd_intf_pins yolo_conv_top_0/outStream] [get_bd_intf_pins yolo_acc_top_0/inStream_a]
connect_bd_intf_net [get_bd_intf_pins yolo_acc_top_0/outStream] [get_bd_intf_pins axis_switch_1/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins axi_dma/S_AXIS_S2MM]
set_property location {1 1600 410} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 400} [get_bd_cells yolo_acc_top_0]
set_property location {1 1715 224} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 210} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 200} [get_bd_cells yolo_acc_top_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/yolo_acc_top_0/inStream_b" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </axi_dma_1/Data_MM2S> at <0x0000_0000 [ 512M ]>
set_property location {1 1600 190} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 180} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 170} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 160} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 150} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 140} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 130} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 120} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 110} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 100} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 90} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 80} [get_bd_cells yolo_acc_top_0]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_length_width {26}] [get_bd_cells axi_dma_1]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/yolo_yolo_top_0/ap_clk
/processing_system7_0/M_AXI_GP0_ACLK
/yolo_max_pool_top_0/ap_clk
/yolo_upsamp_top_0/ap_clk
/axis_switch_0/aclk
/axis_switch_0/s_axi_ctrl_aclk
/axis_switch_1/aclk
/axis_switch_1/s_axi_ctrl_aclk
/axis_switch_2/aclk
/axis_switch_2/s_axi_ctrl_aclk
/axi_dma/s_axi_lite_aclk
/axi_dma_1/s_axi_lite_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_yolo_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_yolo_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_max_pool_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_max_pool_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_conv_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_conv_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_acc_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_acc_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_upsamp_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_upsamp_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_0/S_AXI_CTRL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axis_switch_0/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_1/S_AXI_CTRL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axis_switch_1/S_AXI_CTRL]
INFO: [BD 5-455] Automation on '/axis_switch_1/aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_2/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma/S_AXI_LITE]
Slave segment </axi_dma/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4040_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
Slave segment </axi_dma_1/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4041_0000 [ 64K ]>
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
Wrote  : </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_yolo_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_max_pool_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_conv_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_acc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_upsamp_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(M_AXI_MM2S_CLK)' for design_1_axi_dma_7.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(M_AXI_S2MM_CLK)' for design_1_axi_dma_7.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(S_AXI_LITE_ACLK)' for design_1_axi_dma_7.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_xbar_10.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(clock)' for design_1_rst_ps7_0_100M_6.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(M_AXI_MM2S_CLK)' for design_1_axi_dma_1_5.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(S_AXI_LITE_ACLK)' for design_1_axi_dma_1_5.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_4.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_xbar_11.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_5.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = c7058870abce771d; cache size = 202.507 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_1_5, cache-ID = 6aff4244aef1eb36; cache size = 202.507 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_5, cache-ID = 15f300fe928ad4df; cache size = 202.507 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = cd190adeff930318; cache size = 202.507 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_7, cache-ID = 86e417d39ad9564d; cache size = 202.507 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_6, cache-ID = abc0b8353f73acb3; cache size = 202.507 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_10, cache-ID = 1cee75ee2b136b47; cache size = 202.507 MB.
[Mon Jul 22 09:07:56 2019] Launched design_1_xbar_11_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_11_synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/design_1_xbar_11_synth_1/runme.log
synth_1: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/synth_1/runme.log
[Mon Jul 22 09:07:56 2019] Launched impl_1...
Run output will be captured here: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7124.770 ; gain = 8.418 ; free physical = 1480 ; free virtual = 12513
set_property location {7 2430 370} [get_bd_cells yolo_yolo_top_0]
undo
INFO: [Common 17-17] undo 'set_property location {7 2430 370} [get_bd_cells yolo_yolo_top_0]'
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {7 2350 260} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2410 250} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2440 240} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2480 230} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2480 220} [get_bd_cells yolo_yolo_top_0]
set_property location {10 3550 820} [get_bd_cells axi_mem_intercon_1]
set_property location {10 3550 810} [get_bd_cells axi_mem_intercon_1]
save_bd_design
Wrote  : </home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 09:25:05 2019...
