{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1898, "design__instance__area": 15279.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012921016896143556, "power__switching__total": 0.0006145311053842306, "power__leakage__total": 1.3431812107000951e-08, "power__total": 0.0019066461827605963, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6523990421439562, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8073366648166649, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32631481773634624, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.8383348696970057, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.326315, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.525969, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5047743477189746, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.36416770629804, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9004394151833439, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.6552113481671715, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -67.37489334919768, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.6552113481671715, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.900439, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.488179, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.32356732098402624, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2489323262425978, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11739676230091063, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.994667820706526, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.117397, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.749113, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 13, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.5354692396604095, "clock__skew__worst_setup": 1.2338308501899424, "timing__hold__ws": 0.11564199924971126, "timing__setup__ws": -3.842311466639074, "timing__hold__tns": 0, "timing__setup__tns": -71.61353668326858, "timing__hold__wns": 0, "timing__setup__wns": -3.842311466639074, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.115642, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 92, "timing__setup_r2r__ws": 2.37347, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.05 161.77", "design__core__bbox": "5.52 10.88 145.36 149.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 213, "design__die__area": 24435.4, "design__core__area": 19398.6, "design__instance__count__stdcell": 1898, "design__instance__area__stdcell": 15279.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.787668, "design__instance__utilization__stdcell": 0.787668, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8491238, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 36112.7, "design__violations": 0, "design__instance__count__setup_buffer": 21, "design__instance__count__hold_buffer": 41, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "route__net": 1725, "route__net__special": 2, "route__drc_errors__iter:1": 1077, "route__wirelength__iter:1": 41881, "route__drc_errors__iter:2": 380, "route__wirelength__iter:2": 41422, "route__drc_errors__iter:3": 322, "route__wirelength__iter:3": 41112, "route__drc_errors__iter:4": 19, "route__wirelength__iter:4": 41041, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 41032, "route__drc_errors": 0, "route__wirelength": 41032, "route__vias": 11283, "route__vias__singlecut": 11283, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 328.72, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6387663911944212, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.7821713498280654, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3242836091441968, "timing__setup__ws__corner:min_tt_025C_1v80": 1.9551028016589842, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.324284, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.575733, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.4788255483197386, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.3079109276923937, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8972604024847236, "timing__setup__ws__corner:min_ss_100C_1v60": -3.483645470695163, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -63.73064034668269, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.483645470695163, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.89726, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.602456, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.31454548189731346, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2338308501899424, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11564199924971126, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.071636920645364, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.115642, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6687752763095386, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8342675675312603, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32885056719630595, "timing__setup__ws__corner:max_tt_025C_1v80": 1.713992107868384, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.328851, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.477824, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.5354692396604095, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.420032354120299, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9044816263080232, "timing__setup__ws__corner:max_ss_100C_1v60": -3.842311466639074, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -71.61353668326858, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.842311466639074, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.904482, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.37347, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3343696802968381, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2651309247192162, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11931478365249841, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.9042472582208965, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119315, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.716215, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79872, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79966, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00128271, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00108243, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000306764, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00108243, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000336, "ir__drop__worst": 0.00128, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}