verilog xil_defaultlib --include "../../../../Switch_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Switch_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog" --include "../../../../Switch_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/77ca/hdl/myled_v1_0_S_AXI.v" \
"../../../bd/system/ipshared/77ca/hdl/myled_v1_0.v" \
"../../../bd/system/ip/system_myled_0_0/sim/system_myled_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ipshared/c8cf/hdl/myswitch_v1_0_S_AXI.v" \
"../../../bd/system/ipshared/c8cf/hdl/myswitch_v1_0.v" \
"../../../bd/system/ip/system_myswitch_0_2/sim/system_myswitch_0_2.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
