
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001b0  00800100  00003680  00003734  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003680  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001b8  008002b0  008002b0  000038e4  2**0
                  ALLOC
  3 .eeprom       00000674  00810000  00810000  000038e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         00000bf4  00000000  00000000  00003f58  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      0000033e  00000000  00000000  00004b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 000002c0  00000000  00000000  00004e90  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00005a44  00000000  00000000  00005150  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001542  00000000  00000000  0000ab94  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001df5  00000000  00000000  0000c0d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000c10  00000000  00000000  0000decc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000017c6  00000000  00000000  0000eadc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002bfb  00000000  00000000  000102a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000e0  00000000  00000000  00012e9d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 79 02 	jmp	0x4f2	; 0x4f2 <__vector_9>
      28:	0c 94 3a 02 	jmp	0x474	; 0x474 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 b4 02 	jmp	0x568	; 0x568 <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	12 e0       	ldi	r17, 0x02	; 2
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	e0 e8       	ldi	r30, 0x80	; 128
      78:	f6 e3       	ldi	r31, 0x36	; 54
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	a0 3b       	cpi	r26, 0xB0	; 176
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	14 e0       	ldi	r17, 0x04	; 4
      88:	a0 eb       	ldi	r26, 0xB0	; 176
      8a:	b2 e0       	ldi	r27, 0x02	; 2
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a8 36       	cpi	r26, 0x68	; 104
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <main>
      9a:	0c 94 3e 1b 	jmp	0x367c	; 0x367c <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(struct potentiometer *pot) {
      c8:	fc 01       	movw	r30, r24
	
	DATA_BUS = pot->channel;
      ca:	83 81       	ldd	r24, Z+3	; 0x03
      cc:	8f 70       	andi	r24, 0x0F	; 15
      ce:	82 b9       	out	0x02, r24	; 2
	POT_MUX &= ~(1<<pot->mux_addr);
      d0:	aa ed       	ldi	r26, 0xDA	; 218
      d2:	b0 e0       	ldi	r27, 0x00	; 0
      d4:	4c 91       	ld	r20, X
      d6:	83 81       	ldd	r24, Z+3	; 0x03
      d8:	82 95       	swap	r24
      da:	8f 70       	andi	r24, 0x0F	; 15
      dc:	87 70       	andi	r24, 0x07	; 7
      de:	21 e0       	ldi	r18, 0x01	; 1
      e0:	30 e0       	ldi	r19, 0x00	; 0
      e2:	b9 01       	movw	r22, r18
      e4:	02 c0       	rjmp	.+4      	; 0xea <read_pot+0x22>
      e6:	66 0f       	add	r22, r22
      e8:	77 1f       	adc	r23, r23
      ea:	8a 95       	dec	r24
      ec:	e2 f7       	brpl	.-8      	; 0xe6 <read_pot+0x1e>
      ee:	cb 01       	movw	r24, r22
      f0:	80 95       	com	r24
      f2:	84 23       	and	r24, r20
      f4:	8c 93       	st	X, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      f6:	7d e0       	ldi	r23, 0x0D	; 13
      f8:	7a 95       	dec	r23
      fa:	f1 f7       	brne	.-4      	; 0xf8 <read_pot+0x30>
      fc:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now. Now testing 1 us. See how it sounds. Nope. Needs to 2 us minimum to prevent crosstalk between multiplexer channels
	ADCSRA |= (1<<ADSC); //start ADC conversion
      fe:	aa e7       	ldi	r26, 0x7A	; 122
     100:	b0 e0       	ldi	r27, 0x00	; 0
     102:	8c 91       	ld	r24, X
     104:	80 64       	ori	r24, 0x40	; 64
     106:	8c 93       	st	X, r24
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
     108:	8c 91       	ld	r24, X
     10a:	86 fd       	sbrc	r24, 6
     10c:	fd cf       	rjmp	.-6      	; 0x108 <read_pot+0x40>
	POT_MUX |= (1<<pot->mux_addr); //disable pot multiplexer
     10e:	aa ed       	ldi	r26, 0xDA	; 218
     110:	b0 e0       	ldi	r27, 0x00	; 0
     112:	4c 91       	ld	r20, X
     114:	83 81       	ldd	r24, Z+3	; 0x03
     116:	82 95       	swap	r24
     118:	8f 70       	andi	r24, 0x0F	; 15
     11a:	87 70       	andi	r24, 0x07	; 7
     11c:	21 e0       	ldi	r18, 0x01	; 1
     11e:	30 e0       	ldi	r19, 0x00	; 0
     120:	b9 01       	movw	r22, r18
     122:	02 c0       	rjmp	.+4      	; 0x128 <read_pot+0x60>
     124:	66 0f       	add	r22, r22
     126:	77 1f       	adc	r23, r23
     128:	8a 95       	dec	r24
     12a:	e2 f7       	brpl	.-8      	; 0x124 <read_pot+0x5c>
     12c:	cb 01       	movw	r24, r22
     12e:	84 2b       	or	r24, r20
     130:	8c 93       	st	X, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     132:	80 91 78 00 	lds	r24, 0x0078
     136:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     138:	40 91 79 00 	lds	r20, 0x0079
     13c:	34 2f       	mov	r19, r20
     13e:	20 e0       	ldi	r18, 0x00	; 0
     140:	82 2b       	or	r24, r18
     142:	93 2b       	or	r25, r19
			
	return adc_read;
     144:	08 95       	ret

00000146 <get_current_note>:

uint8_t get_current_note() { //this is a kludge. Either make current_note global or force inline this function? Ask Omar. BUT, this could be where interpolation is calculated!
	
	return current_note;
	
}
     146:	80 91 b0 02 	lds	r24, 0x02B0
     14a:	08 95       	ret

0000014c <new_note>:

void new_note(uint8_t note, uint8_t velocity) {
     14c:	0f 93       	push	r16
     14e:	1f 93       	push	r17
     150:	cf 93       	push	r28
     152:	df 93       	push	r29
     154:	18 2f       	mov	r17, r24
     156:	06 2f       	mov	r16, r22
	
	
	//shift contents of note_pool right by one element
	memmove(note_pool + 1, note_pool, sizeof(note_pool) -sizeof(*note_pool)); //last argument: sizeof struct - sizeof one element of struct. See http://www.cplusplus.com/forum/beginner/1936/
     158:	8a eb       	ldi	r24, 0xBA	; 186
     15a:	91 e0       	ldi	r25, 0x01	; 1
     15c:	ec 01       	movw	r28, r24
     15e:	22 97       	sbiw	r28, 0x02	; 2
     160:	be 01       	movw	r22, r28
     162:	4e e0       	ldi	r20, 0x0E	; 14
     164:	50 e0       	ldi	r21, 0x00	; 0
     166:	0e 94 ef 1a 	call	0x35de	; 0x35de <memmove>
	
	//add new note to pool
	note_pool[0].note = note;
     16a:	18 83       	st	Y, r17
	note_pool[0].velocity = velocity;
     16c:	09 83       	std	Y+1, r16	; 0x01
	
	current_note = note; //set current note
     16e:	10 93 b0 02 	sts	0x02B0, r17
	
} 
     172:	df 91       	pop	r29
     174:	cf 91       	pop	r28
     176:	1f 91       	pop	r17
     178:	0f 91       	pop	r16
     17a:	08 95       	ret

0000017c <remove_note>:
void remove_note(uint8_t note){
     17c:	cf 93       	push	r28
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
     17e:	c0 91 b8 01 	lds	r28, 0x01B8
	for (int i = 0; i <= 7; i++) { //search for note in note stack
		
		if (note_pool[i].note == note) {
     182:	c8 17       	cp	r28, r24
     184:	41 f0       	breq	.+16     	; 0x196 <remove_note+0x1a>
     186:	ea eb       	ldi	r30, 0xBA	; 186
     188:	f1 e0       	ldi	r31, 0x01	; 1
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     18a:	41 e0       	ldi	r20, 0x01	; 1
     18c:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
     18e:	90 81       	ld	r25, Z
     190:	98 17       	cp	r25, r24
     192:	59 f4       	brne	.+22     	; 0x1aa <remove_note+0x2e>
     194:	02 c0       	rjmp	.+4      	; 0x19a <remove_note+0x1e>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     196:	40 e0       	ldi	r20, 0x00	; 0
     198:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
			
			note_pool[i].note = EMPTY;
     19a:	fa 01       	movw	r30, r20
     19c:	ee 0f       	add	r30, r30
     19e:	ff 1f       	adc	r31, r31
     1a0:	e8 54       	subi	r30, 0x48	; 72
     1a2:	fe 4f       	sbci	r31, 0xFE	; 254
     1a4:	8f ef       	ldi	r24, 0xFF	; 255
     1a6:	80 83       	st	Z, r24
			free_slot = i;
			break;
     1a8:	07 c0       	rjmp	.+14     	; 0x1b8 <remove_note+0x3c>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     1aa:	4f 5f       	subi	r20, 0xFF	; 255
     1ac:	5f 4f       	sbci	r21, 0xFF	; 255
     1ae:	32 96       	adiw	r30, 0x02	; 2
     1b0:	48 30       	cpi	r20, 0x08	; 8
     1b2:	51 05       	cpc	r21, r1
     1b4:	61 f7       	brne	.-40     	; 0x18e <remove_note+0x12>
	current_note = note; //set current note
	
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
     1b6:	40 e0       	ldi	r20, 0x00	; 0
		
	}
	
	
	//now shift elements left	
	memmove(note_pool + free_slot, note_pool + free_slot + 1, sizeof(note_pool) - (sizeof(*note_pool)*(free_slot + 1)));
     1b8:	50 e0       	ldi	r21, 0x00	; 0
     1ba:	ca 01       	movw	r24, r20
     1bc:	88 0f       	add	r24, r24
     1be:	99 1f       	adc	r25, r25
     1c0:	bc 01       	movw	r22, r24
     1c2:	66 54       	subi	r22, 0x46	; 70
     1c4:	7e 4f       	sbci	r23, 0xFE	; 254
     1c6:	40 95       	com	r20
     1c8:	50 95       	com	r21
     1ca:	48 5f       	subi	r20, 0xF8	; 248
     1cc:	5f 4f       	sbci	r21, 0xFF	; 255
     1ce:	44 0f       	add	r20, r20
     1d0:	55 1f       	adc	r21, r21
     1d2:	88 54       	subi	r24, 0x48	; 72
     1d4:	9e 4f       	sbci	r25, 0xFE	; 254
     1d6:	0e 94 ef 1a 	call	0x35de	; 0x35de <memmove>
	note_pool[7].note = EMPTY;	
     1da:	8f ef       	ldi	r24, 0xFF	; 255
     1dc:	80 93 c6 01 	sts	0x01C6, r24
	
	//check to see if this is the last note released		
	//if it is, this might be a good place to ensure gate_buffer is empty
	if (note_pool[0].note == EMPTY) {
     1e0:	80 91 b8 01 	lds	r24, 0x01B8
     1e4:	8f 3f       	cpi	r24, 0xFF	; 255
     1e6:	19 f4       	brne	.+6      	; 0x1ee <remove_note+0x72>
		
		current_note = temp_note; //store last note released for maintaining pitch during envelope release stage
     1e8:	c0 93 b0 02 	sts	0x02B0, r28
     1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <remove_note+0x76>
		
	} else {		
		
		current_note = note_pool[0].note; //otherwise, the current note is the next one in the note stack
     1ee:	80 93 b0 02 	sts	0x02B0, r24

	}	
	
}
     1f2:	cf 91       	pop	r28
     1f4:	08 95       	ret

000001f6 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     1f6:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1f8:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1fa:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1fc:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     1fe:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     200:	8c 91       	ld	r24, X
     202:	87 70       	andi	r24, 0x07	; 7
     204:	82 b9       	out	0x02, r24	; 2
     206:	66 e0       	ldi	r22, 0x06	; 6
     208:	6a 95       	dec	r22
     20a:	f1 f7       	brne	.-4      	; 0x208 <set_control_voltage+0x12>
     20c:	00 c0       	rjmp	.+0      	; 0x20e <set_control_voltage+0x18>

	_delay_us(1); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     20e:	ea ed       	ldi	r30, 0xDA	; 218
     210:	f0 e0       	ldi	r31, 0x00	; 0
     212:	40 81       	ld	r20, Z
     214:	8c 91       	ld	r24, X
     216:	86 95       	lsr	r24
     218:	86 95       	lsr	r24
     21a:	86 95       	lsr	r24
     21c:	87 70       	andi	r24, 0x07	; 7
     21e:	21 e0       	ldi	r18, 0x01	; 1
     220:	30 e0       	ldi	r19, 0x00	; 0
     222:	b9 01       	movw	r22, r18
     224:	02 c0       	rjmp	.+4      	; 0x22a <set_control_voltage+0x34>
     226:	66 0f       	add	r22, r22
     228:	77 1f       	adc	r23, r23
     22a:	8a 95       	dec	r24
     22c:	e2 f7       	brpl	.-8      	; 0x226 <set_control_voltage+0x30>
     22e:	cb 01       	movw	r24, r22
     230:	84 2b       	or	r24, r20
     232:	80 83       	st	Z, r24
     234:	76 e0       	ldi	r23, 0x06	; 6
     236:	7a 95       	dec	r23
     238:	f1 f7       	brne	.-4      	; 0x236 <set_control_voltage+0x40>
     23a:	00 c0       	rjmp	.+0      	; 0x23c <set_control_voltage+0x46>
	_delay_us(1); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     23c:	80 81       	ld	r24, Z
     23e:	9c 91       	ld	r25, X
     240:	96 95       	lsr	r25
     242:	96 95       	lsr	r25
     244:	96 95       	lsr	r25
     246:	97 70       	andi	r25, 0x07	; 7
     248:	02 c0       	rjmp	.+4      	; 0x24e <set_control_voltage+0x58>
     24a:	22 0f       	add	r18, r18
     24c:	33 1f       	adc	r19, r19
     24e:	9a 95       	dec	r25
     250:	e2 f7       	brpl	.-8      	; 0x24a <set_control_voltage+0x54>
     252:	20 95       	com	r18
     254:	28 23       	and	r18, r24
     256:	20 83       	st	Z, r18
	
}	
     258:	08 95       	ret

0000025a <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     25a:	83 b3       	in	r24, 0x13	; 19
     25c:	83 60       	ori	r24, 0x03	; 3
     25e:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     260:	8f ef       	ldi	r24, 0xFF	; 255
     262:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     264:	97 b1       	in	r25, 0x07	; 7
     266:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     268:	e9 ed       	ldi	r30, 0xD9	; 217
     26a:	f0 e0       	ldi	r31, 0x00	; 0
     26c:	80 81       	ld	r24, Z
     26e:	8f 60       	ori	r24, 0x0F	; 15
     270:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     272:	ea ed       	ldi	r30, 0xDA	; 218
     274:	f0 e0       	ldi	r31, 0x00	; 0
     276:	80 81       	ld	r24, Z
     278:	80 7f       	andi	r24, 0xF0	; 240
     27a:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     27c:	84 b3       	in	r24, 0x14	; 20
     27e:	83 60       	ori	r24, 0x03	; 3
     280:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     282:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     284:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     286:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     288:	a0 9a       	sbi	0x14, 0	; 20
}
     28a:	08 95       	ret

0000028c <display_dec>:
#include "synth.h"



void display_dec(uint16_t number, uint8_t place)
{
     28c:	0f 93       	push	r16
     28e:	1f 93       	push	r17
     290:	cf 93       	push	r28
     292:	df 93       	push	r29
     294:	cd b7       	in	r28, 0x3d	; 61
     296:	de b7       	in	r29, 0x3e	; 62
     298:	2e 97       	sbiw	r28, 0x0e	; 14
     29a:	0f b6       	in	r0, 0x3f	; 63
     29c:	f8 94       	cli
     29e:	de bf       	out	0x3e, r29	; 62
     2a0:	0f be       	out	0x3f, r0	; 63
     2a2:	cd bf       	out	0x3d, r28	; 61
     2a4:	ac 01       	movw	r20, r24
	
	uint8_t digit[] = {
     2a6:	88 e0       	ldi	r24, 0x08	; 8
     2a8:	89 83       	std	Y+1, r24	; 0x01
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	8a 83       	std	Y+2, r24	; 0x02
     2ae:	82 e0       	ldi	r24, 0x02	; 2
     2b0:	8b 83       	std	Y+3, r24	; 0x03
     2b2:	84 e0       	ldi	r24, 0x04	; 4
     2b4:	8c 83       	std	Y+4, r24	; 0x04
		TENS,
		HUNDS,
		THOUS,
	};
	
	uint8_t dec[] = {
     2b6:	de 01       	movw	r26, r28
     2b8:	15 96       	adiw	r26, 0x05	; 5
     2ba:	e7 ee       	ldi	r30, 0xE7	; 231
     2bc:	f1 e0       	ldi	r31, 0x01	; 1
     2be:	8a e0       	ldi	r24, 0x0A	; 10
     2c0:	01 90       	ld	r0, Z+
     2c2:	0d 92       	st	X+, r0
     2c4:	81 50       	subi	r24, 0x01	; 1
     2c6:	e1 f7       	brne	.-8      	; 0x2c0 <display_dec+0x34>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     2c8:	8f ef       	ldi	r24, 0xFF	; 255
     2ca:	82 b9       	out	0x02, r24	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2cc:	ea ed       	ldi	r30, 0xDA	; 218
     2ce:	f0 e0       	ldi	r31, 0x00	; 0
     2d0:	80 81       	ld	r24, Z
     2d2:	80 61       	ori	r24, 0x10	; 16
     2d4:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2d6:	80 81       	ld	r24, Z
     2d8:	8f 7e       	andi	r24, 0xEF	; 239
     2da:	80 83       	st	Z, r24
	
	//set anode bit
	DATA_BUS = digit[place];
     2dc:	06 2f       	mov	r16, r22
     2de:	10 e0       	ldi	r17, 0x00	; 0
     2e0:	de 01       	movw	r26, r28
     2e2:	a0 0f       	add	r26, r16
     2e4:	b1 1f       	adc	r27, r17
     2e6:	11 96       	adiw	r26, 0x01	; 1
     2e8:	8c 91       	ld	r24, X
     2ea:	11 97       	sbiw	r26, 0x01	; 1
     2ec:	82 b9       	out	0x02, r24	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     2ee:	80 81       	ld	r24, Z
     2f0:	80 62       	ori	r24, 0x20	; 32
     2f2:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     2f4:	80 81       	ld	r24, Z
     2f6:	8f 7d       	andi	r24, 0xDF	; 223
     2f8:	80 83       	st	Z, r24
	//if (number > 999) {
	//number = 999;
	//}
	
	/* First division by 10 */
	q1 = (number >> 1) + (number >> 2);
     2fa:	ca 01       	movw	r24, r20
     2fc:	96 95       	lsr	r25
     2fe:	87 95       	ror	r24
     300:	96 95       	lsr	r25
     302:	87 95       	ror	r24
     304:	9a 01       	movw	r18, r20
     306:	36 95       	lsr	r19
     308:	27 95       	ror	r18
     30a:	28 0f       	add	r18, r24
     30c:	39 1f       	adc	r19, r25
	q1 += q1 >> 4;
     30e:	c9 01       	movw	r24, r18
     310:	92 95       	swap	r25
     312:	82 95       	swap	r24
     314:	8f 70       	andi	r24, 0x0F	; 15
     316:	89 27       	eor	r24, r25
     318:	9f 70       	andi	r25, 0x0F	; 15
     31a:	89 27       	eor	r24, r25
     31c:	82 0f       	add	r24, r18
     31e:	93 1f       	adc	r25, r19
	q1 += q1 >> 8;
     320:	29 2f       	mov	r18, r25
     322:	33 27       	eor	r19, r19
     324:	82 0f       	add	r24, r18
     326:	93 1f       	adc	r25, r19
	q2 = q1 >> 3;
     328:	96 95       	lsr	r25
     32a:	87 95       	ror	r24
     32c:	96 95       	lsr	r25
     32e:	87 95       	ror	r24
     330:	96 95       	lsr	r25
     332:	87 95       	ror	r24
	r = number - q2 * 10;
     334:	28 2f       	mov	r18, r24
     336:	22 0f       	add	r18, r18
     338:	32 2f       	mov	r19, r18
     33a:	33 0f       	add	r19, r19
     33c:	33 0f       	add	r19, r19
     33e:	23 0f       	add	r18, r19
     340:	e4 2f       	mov	r30, r20
     342:	e2 1b       	sub	r30, r18
	//r = number - (((q2 << 2) + q2) << 1);
	qa = q2 + (r > 9);
     344:	61 e0       	ldi	r22, 0x01	; 1
     346:	70 e0       	ldi	r23, 0x00	; 0
     348:	ea 30       	cpi	r30, 0x0A	; 10
     34a:	10 f4       	brcc	.+4      	; 0x350 <display_dec+0xc4>
     34c:	60 e0       	ldi	r22, 0x00	; 0
     34e:	70 e0       	ldi	r23, 0x00	; 0
     350:	68 0f       	add	r22, r24
     352:	79 1f       	adc	r23, r25
	ones_place = rem[r];

	/* second division by 10 */

	q2 = (qa >> 1) + (qa >> 2);
     354:	9b 01       	movw	r18, r22
     356:	36 95       	lsr	r19
     358:	27 95       	ror	r18
     35a:	36 95       	lsr	r19
     35c:	27 95       	ror	r18
     35e:	ab 01       	movw	r20, r22
     360:	56 95       	lsr	r21
     362:	47 95       	ror	r20
     364:	24 0f       	add	r18, r20
     366:	35 1f       	adc	r19, r21
	q2 += q2 >> 4;
     368:	c9 01       	movw	r24, r18
     36a:	92 95       	swap	r25
     36c:	82 95       	swap	r24
     36e:	8f 70       	andi	r24, 0x0F	; 15
     370:	89 27       	eor	r24, r25
     372:	9f 70       	andi	r25, 0x0F	; 15
     374:	89 27       	eor	r24, r25
     376:	82 0f       	add	r24, r18
     378:	93 1f       	adc	r25, r19
	q2 += q2 >> 8;
     37a:	29 2f       	mov	r18, r25
     37c:	33 27       	eor	r19, r19
     37e:	82 0f       	add	r24, r18
     380:	93 1f       	adc	r25, r19
	q3 = q2 >> 3;
     382:	96 95       	lsr	r25
     384:	87 95       	ror	r24
     386:	96 95       	lsr	r25
     388:	87 95       	ror	r24
     38a:	96 95       	lsr	r25
     38c:	87 95       	ror	r24
	r = qa - q3 * 10;
     38e:	98 2f       	mov	r25, r24
     390:	99 0f       	add	r25, r25
     392:	29 2f       	mov	r18, r25
     394:	22 0f       	add	r18, r18
     396:	22 0f       	add	r18, r18
     398:	92 0f       	add	r25, r18
     39a:	69 1b       	sub	r22, r25
	qb = q3 + (r > 9);
     39c:	91 e0       	ldi	r25, 0x01	; 1
     39e:	6a 30       	cpi	r22, 0x0A	; 10
     3a0:	08 f4       	brcc	.+2      	; 0x3a4 <display_dec+0x118>
     3a2:	90 e0       	ldi	r25, 0x00	; 0
     3a4:	89 0f       	add	r24, r25
	tens_place = rem[r];
     3a6:	41 ef       	ldi	r20, 0xF1	; 241
     3a8:	51 e0       	ldi	r21, 0x01	; 1
     3aa:	da 01       	movw	r26, r20
     3ac:	a6 0f       	add	r26, r22
     3ae:	b1 1d       	adc	r27, r1
     3b0:	3c 91       	ld	r19, X

	/* third division by 10 */

	q4 = (qb >> 1) + (qb >> 2);
     3b2:	28 2f       	mov	r18, r24
     3b4:	26 95       	lsr	r18
     3b6:	26 95       	lsr	r18
     3b8:	98 2f       	mov	r25, r24
     3ba:	96 95       	lsr	r25
     3bc:	92 0f       	add	r25, r18
	q4 += q4 >> 4;
     3be:	29 2f       	mov	r18, r25
     3c0:	22 95       	swap	r18
     3c2:	2f 70       	andi	r18, 0x0F	; 15
     3c4:	92 0f       	add	r25, r18
	q4 = q4 >> 3;
     3c6:	96 95       	lsr	r25
     3c8:	96 95       	lsr	r25
     3ca:	96 95       	lsr	r25
	r = qb - q4 * 10;
     3cc:	29 2f       	mov	r18, r25
     3ce:	22 0f       	add	r18, r18
     3d0:	62 2f       	mov	r22, r18
     3d2:	66 0f       	add	r22, r22
     3d4:	66 0f       	add	r22, r22
     3d6:	26 0f       	add	r18, r22
     3d8:	82 1b       	sub	r24, r18
	thous_place = q4 + (r > 9);
	hunds_place = rem[r];
     3da:	da 01       	movw	r26, r20
     3dc:	a8 0f       	add	r26, r24
     3de:	b1 1d       	adc	r27, r1
     3e0:	2c 91       	ld	r18, X
	q1 += q1 >> 8;
	q2 = q1 >> 3;
	r = number - q2 * 10;
	//r = number - (((q2 << 2) + q2) << 1);
	qa = q2 + (r > 9);
	ones_place = rem[r];
     3e2:	4e 0f       	add	r20, r30
     3e4:	51 1d       	adc	r21, r1
	q4 = q4 >> 3;
	r = qb - q4 * 10;
	thous_place = q4 + (r > 9);
	hunds_place = rem[r];

	digit_index[0] = ones_place;
     3e6:	fa 01       	movw	r30, r20
     3e8:	40 81       	ld	r20, Z
     3ea:	40 93 b3 02 	sts	0x02B3, r20
	digit_index[1] = tens_place;
     3ee:	30 93 b4 02 	sts	0x02B4, r19
	digit_index[2] = hunds_place;
     3f2:	20 93 b5 02 	sts	0x02B5, r18

	q4 = (qb >> 1) + (qb >> 2);
	q4 += q4 >> 4;
	q4 = q4 >> 3;
	r = qb - q4 * 10;
	thous_place = q4 + (r > 9);
     3f6:	21 e0       	ldi	r18, 0x01	; 1
     3f8:	8a 30       	cpi	r24, 0x0A	; 10
     3fa:	08 f4       	brcc	.+2      	; 0x3fe <display_dec+0x172>
     3fc:	20 e0       	ldi	r18, 0x00	; 0
     3fe:	92 0f       	add	r25, r18
	hunds_place = rem[r];

	digit_index[0] = ones_place;
	digit_index[1] = tens_place;
	digit_index[2] = hunds_place;
	digit_index[3] = thous_place;
     400:	90 93 b6 02 	sts	0x02B6, r25

	cathode_byte = dec[digit_index[place]];
     404:	f8 01       	movw	r30, r16
     406:	ed 54       	subi	r30, 0x4D	; 77
     408:	fd 4f       	sbci	r31, 0xFD	; 253
     40a:	80 81       	ld	r24, Z
     40c:	fe 01       	movw	r30, r28
     40e:	e8 0f       	add	r30, r24
     410:	f1 1d       	adc	r31, r1
     412:	85 81       	ldd	r24, Z+5	; 0x05
	
	if (current_patch.mode == EDIT) cathode_byte |= dp;
     414:	90 91 04 03 	lds	r25, 0x0304
     418:	92 30       	cpi	r25, 0x02	; 2
     41a:	11 f4       	brne	.+4      	; 0x420 <display_dec+0x194>
     41c:	80 62       	ori	r24, 0x20	; 32
     41e:	03 c0       	rjmp	.+6      	; 0x426 <display_dec+0x19a>
	if (current_patch.mode == MANUAL) cathode_byte = g; //Roland style dash for MANUAL mode. Could move this to the top as manual mode precludes the need to parse digit
     420:	91 30       	cpi	r25, 0x01	; 1
     422:	09 f4       	brne	.+2      	; 0x426 <display_dec+0x19a>
     424:	88 e0       	ldi	r24, 0x08	; 8
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     426:	80 95       	com	r24
     428:	82 b9       	out	0x02, r24	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     42a:	ea ed       	ldi	r30, 0xDA	; 218
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	80 81       	ld	r24, Z
     430:	80 61       	ori	r24, 0x10	; 16
     432:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     434:	80 81       	ld	r24, Z
     436:	8f 7e       	andi	r24, 0xEF	; 239
     438:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
     43a:	2e 96       	adiw	r28, 0x0e	; 14
     43c:	0f b6       	in	r0, 0x3f	; 63
     43e:	f8 94       	cli
     440:	de bf       	out	0x3e, r29	; 62
     442:	0f be       	out	0x3f, r0	; 63
     444:	cd bf       	out	0x3d, r28	; 61
     446:	df 91       	pop	r29
     448:	cf 91       	pop	r28
     44a:	1f 91       	pop	r17
     44c:	0f 91       	pop	r16
     44e:	08 95       	ret

00000450 <update_display>:

void update_display(uint16_t number, uint8_t type) {
     450:	cf 93       	push	r28
	
	static uint8_t place = 0;
	

	
	if (type == DEC) {
     452:	66 23       	and	r22, r22
     454:	69 f4       	brne	.+26     	; 0x470 <update_display+0x20>

		
			
		display_dec(number, place);
     456:	c0 91 b7 02 	lds	r28, 0x02B7
     45a:	6c 2f       	mov	r22, r28
     45c:	0e 94 46 01 	call	0x28c	; 0x28c <display_dec>
		//increment digit display place
		if (place++ == 3) //post increment
     460:	8c 2f       	mov	r24, r28
     462:	8f 5f       	subi	r24, 0xFF	; 255
     464:	80 93 b7 02 	sts	0x02B7, r24
     468:	c3 30       	cpi	r28, 0x03	; 3
     46a:	11 f4       	brne	.+4      	; 0x470 <update_display+0x20>
		{
			place = 0;
     46c:	10 92 b7 02 	sts	0x02B7, r1
		
		
	}
	
	
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     474:	1f 92       	push	r1
     476:	0f 92       	push	r0
     478:	0f b6       	in	r0, 0x3f	; 63
     47a:	0f 92       	push	r0
     47c:	11 24       	eor	r1, r1
     47e:	8f 93       	push	r24
     480:	9f 93       	push	r25
     482:	ef 93       	push	r30
     484:	ff 93       	push	r31
	
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     486:	80 91 75 03 	lds	r24, 0x0375
     48a:	81 50       	subi	r24, 0x01	; 1
     48c:	87 bd       	out	0x27, r24	; 39
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp ARP_SYNC LED
	if (period_counter == 0) {
     48e:	80 91 76 03 	lds	r24, 0x0376
     492:	88 23       	and	r24, r24
     494:	a1 f4       	brne	.+40     	; 0x4be <__vector_10+0x4a>
		count_finished = FALSE;
     496:	10 92 73 03 	sts	0x0373, r1
		no_overflow = TRUE;
     49a:	81 e0       	ldi	r24, 0x01	; 1
     49c:	80 93 af 02 	sts	0x02AF, r24
		period_counter = 1; //set period counter to 1
     4a0:	80 93 76 03 	sts	0x0376, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     4a4:	e1 e8       	ldi	r30, 0x81	; 129
     4a6:	f0 e0       	ldi	r31, 0x00	; 0
     4a8:	80 81       	ld	r24, Z
     4aa:	90 91 74 03 	lds	r25, 0x0374
     4ae:	89 2b       	or	r24, r25
     4b0:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     4b2:	ef e6       	ldi	r30, 0x6F	; 111
     4b4:	f0 e0       	ldi	r31, 0x00	; 0
     4b6:	80 81       	ld	r24, Z
     4b8:	81 60       	ori	r24, 0x01	; 1
     4ba:	80 83       	st	Z, r24
     4bc:	11 c0       	rjmp	.+34     	; 0x4e0 <__vector_10+0x6c>
		
	} else {
		
		osc_count = TCNT1;		
     4be:	e4 e8       	ldi	r30, 0x84	; 132
     4c0:	f0 e0       	ldi	r31, 0x00	; 0
     4c2:	80 81       	ld	r24, Z
     4c4:	91 81       	ldd	r25, Z+1	; 0x01
     4c6:	90 93 72 03 	sts	0x0372, r25
     4ca:	80 93 71 03 	sts	0x0371, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     4ce:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     4d2:	81 e0       	ldi	r24, 0x01	; 1
     4d4:	80 93 73 03 	sts	0x0373, r24
		period_counter = 0;
     4d8:	10 92 76 03 	sts	0x0376, r1
		TCNT1 = 0; //reset timer/counter 1
     4dc:	11 82       	std	Z+1, r1	; 0x01
     4de:	10 82       	st	Z, r1
	}
	
	
	
	
}
     4e0:	ff 91       	pop	r31
     4e2:	ef 91       	pop	r30
     4e4:	9f 91       	pop	r25
     4e6:	8f 91       	pop	r24
     4e8:	0f 90       	pop	r0
     4ea:	0f be       	out	0x3f, r0	; 63
     4ec:	0f 90       	pop	r0
     4ee:	1f 90       	pop	r1
     4f0:	18 95       	reti

000004f2 <__vector_9>:



ISR (TIMER1_OVF_vect) {
     4f2:	1f 92       	push	r1
     4f4:	0f 92       	push	r0
     4f6:	0f b6       	in	r0, 0x3f	; 63
     4f8:	0f 92       	push	r0
     4fa:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     4fc:	10 92 af 02 	sts	0x02AF, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED
	
     500:	0f 90       	pop	r0
     502:	0f be       	out	0x3f, r0	; 63
     504:	0f 90       	pop	r0
     506:	1f 90       	pop	r1
     508:	18 95       	reti

0000050a <note_off_event>:
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     50a:	84 2f       	mov	r24, r20
	remove_note(note);
     50c:	0e 94 be 00 	call	0x17c	; 0x17c <remove_note>
	gate_buffer--;
     510:	80 91 b9 02 	lds	r24, 0x02B9
     514:	81 50       	subi	r24, 0x01	; 1
     516:	80 93 b9 02 	sts	0x02B9, r24
	if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     51a:	88 23       	and	r24, r24
     51c:	09 f4       	brne	.+2      	; 0x520 <note_off_event+0x16>
     51e:	89 98       	cbi	0x11, 1	; 17
     520:	08 95       	ret

00000522 <note_on_event>:
static uint8_t gate_buffer = 0;




void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     522:	84 2f       	mov	r24, r20
	
	//value_to_display = note;
	midi_note_number = note;
     524:	40 93 ba 02 	sts	0x02BA, r20
	if (velocity == 0) {
     528:	22 23       	and	r18, r18
     52a:	59 f4       	brne	.+22     	; 0x542 <note_on_event+0x20>
		remove_note(note);
     52c:	0e 94 be 00 	call	0x17c	; 0x17c <remove_note>
		gate_buffer--;
     530:	80 91 b9 02 	lds	r24, 0x02B9
     534:	81 50       	subi	r24, 0x01	; 1
     536:	80 93 b9 02 	sts	0x02B9, r24
		if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     53a:	88 23       	and	r24, r24
     53c:	59 f4       	brne	.+22     	; 0x554 <note_on_event+0x32>
     53e:	89 98       	cbi	0x11, 1	; 17
     540:	08 95       	ret
				
	} else {
		new_note(note, velocity);
     542:	62 2f       	mov	r22, r18
     544:	0e 94 a6 00 	call	0x14c	; 0x14c <new_note>
		gate_buffer++; //increment gate_buffer
     548:	80 91 b9 02 	lds	r24, 0x02B9
     54c:	8f 5f       	subi	r24, 0xFF	; 255
     54e:	80 93 b9 02 	sts	0x02B9, r24
		//PORTF &= ~(1<<GATE); //turn gate off to re-trigger envelopes - this isn't nearly long enough
		//retriggering is a feature offered by Kenton Pro-Solo - maybe want it here, but need to decide how long to turn gate off
		//looking at gate of Pro-Solo on oscilloscope might give an idea of how long the Pro-Solo gate is released between retriggers  - checked: Pro-Solo gate-retrigger is 0.3ms
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
     552:	89 9a       	sbi	0x11, 1	; 17
     554:	08 95       	ret

00000556 <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     556:	87 e2       	ldi	r24, 0x27	; 39
     558:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     55c:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     560:	88 e9       	ldi	r24, 0x98	; 152
     562:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     566:	08 95       	ret

00000568 <__vector_13>:



ISR (USART_RX_vect) { // USART receive interrupt
     568:	1f 92       	push	r1
     56a:	0f 92       	push	r0
     56c:	0f b6       	in	r0, 0x3f	; 63
     56e:	0f 92       	push	r0
     570:	11 24       	eor	r1, r1
     572:	2f 93       	push	r18
     574:	3f 93       	push	r19
     576:	4f 93       	push	r20
     578:	5f 93       	push	r21
     57a:	6f 93       	push	r22
     57c:	7f 93       	push	r23
     57e:	8f 93       	push	r24
     580:	9f 93       	push	r25
     582:	af 93       	push	r26
     584:	bf 93       	push	r27
     586:	ef 93       	push	r30
     588:	ff 93       	push	r31
     58a:	cf 93       	push	r28
     58c:	df 93       	push	r29
     58e:	0f 92       	push	r0
     590:	cd b7       	in	r28, 0x3d	; 61
     592:	de b7       	in	r29, 0x3e	; 62
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED 
	uint8_t inByte = UDR0;
     594:	80 91 c6 00 	lds	r24, 0x00C6
     598:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte); 
     59a:	8b e7       	ldi	r24, 0x7B	; 123
     59c:	93 e0       	ldi	r25, 0x03	; 3
     59e:	61 e0       	ldi	r22, 0x01	; 1
     5a0:	ae 01       	movw	r20, r28
     5a2:	4f 5f       	subi	r20, 0xFF	; 255
     5a4:	5f 4f       	sbci	r21, 0xFF	; 255
     5a6:	0e 94 9c 16 	call	0x2d38	; 0x2d38 <midi_device_input>
	//calling a function in an interrupt is inefficient according to AVR C guidelines
	// so this function should maybe be inlined in main loop if inByte is made volatile	
	//***HOWEVER***, xnor-midi example code has this function being called from USART_RX_vect ISR  	
}
     5aa:	0f 90       	pop	r0
     5ac:	df 91       	pop	r29
     5ae:	cf 91       	pop	r28
     5b0:	ff 91       	pop	r31
     5b2:	ef 91       	pop	r30
     5b4:	bf 91       	pop	r27
     5b6:	af 91       	pop	r26
     5b8:	9f 91       	pop	r25
     5ba:	8f 91       	pop	r24
     5bc:	7f 91       	pop	r23
     5be:	6f 91       	pop	r22
     5c0:	5f 91       	pop	r21
     5c2:	4f 91       	pop	r20
     5c4:	3f 91       	pop	r19
     5c6:	2f 91       	pop	r18
     5c8:	0f 90       	pop	r0
     5ca:	0f be       	out	0x3f, r0	; 63
     5cc:	0f 90       	pop	r0
     5ce:	1f 90       	pop	r1
     5d0:	18 95       	reti

000005d2 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     5d2:	c0 e8       	ldi	r28, 0x80	; 128
     5d4:	c5 bf       	out	0x35, r28	; 53
	MCUCR = (1<<JTD);
     5d6:	c5 bf       	out	0x35, r28	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     5d8:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     5da:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     5dc:	9a 9a       	sbi	0x13, 2	; 19
	PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
     5de:	a2 98       	cbi	0x14, 2	; 20
	//PORTG |= (1<<TUNE_SELECT);
	
	setup_spi(); 
     5e0:	0e 94 ee 05 	call	0xbdc	; 0xbdc <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     5e4:	a9 ed       	ldi	r26, 0xD9	; 217
     5e6:	b0 e0       	ldi	r27, 0x00	; 0
     5e8:	8c 91       	ld	r24, X
     5ea:	80 6c       	ori	r24, 0xC0	; 192
     5ec:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     5ee:	ea ed       	ldi	r30, 0xDA	; 218
     5f0:	f0 e0       	ldi	r31, 0x00	; 0
     5f2:	80 81       	ld	r24, Z
     5f4:	80 6c       	ori	r24, 0xC0	; 192
     5f6:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     5f8:	81 b1       	in	r24, 0x01	; 1
     5fa:	8f ef       	ldi	r24, 0xFF	; 255
     5fc:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     5fe:	92 b1       	in	r25, 0x02	; 2
     600:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     602:	8c 91       	ld	r24, X
     604:	80 63       	ori	r24, 0x30	; 48
     606:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     608:	80 81       	ld	r24, Z
     60a:	8f 7c       	andi	r24, 0xCF	; 207
     60c:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<BMOD_SW); //set BMOD_SW pin as input
     60e:	82 98       	cbi	0x10, 2	; 16
	
	//set up LFO DEMUX LATCH
	DDRJ |= (1<<LFO_SW_LATCH); //set LFO_SW_LATCH pin as output
     610:	ec ed       	ldi	r30, 0xDC	; 220
     612:	f0 e0       	ldi	r31, 0x00	; 0
     614:	80 81       	ld	r24, Z
     616:	80 62       	ori	r24, 0x20	; 32
     618:	80 83       	st	Z, r24
	DATA_BUS = LFO_TRI_ADDR;
     61a:	12 b8       	out	0x02, r1	; 2
	LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
     61c:	ed ed       	ldi	r30, 0xDD	; 221
     61e:	f0 e0       	ldi	r31, 0x00	; 0
     620:	80 81       	ld	r24, Z
     622:	80 62       	ori	r24, 0x20	; 32
     624:	80 83       	st	Z, r24
	LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
     626:	80 81       	ld	r24, Z
     628:	8f 7d       	andi	r24, 0xDF	; 223
     62a:	80 83       	st	Z, r24
	DATA_BUS = 0;
     62c:	12 b8       	out	0x02, r1	; 2
	current_patch.byte_2 = (1<<LFO_TRI);
     62e:	c0 93 ff 02 	sts	0x02FF, r28
	
	//setup ADC
    setup_adc();		
     632:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     636:	0e 94 2d 01 	call	0x25a	; 0x25a <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     63a:	cb e7       	ldi	r28, 0x7B	; 123
     63c:	d3 e0       	ldi	r29, 0x03	; 3
     63e:	ce 01       	movw	r24, r28
     640:	0e 94 6b 16 	call	0x2cd6	; 0x2cd6 <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     644:	ce 01       	movw	r24, r28
     646:	61 e9       	ldi	r22, 0x91	; 145
     648:	72 e0       	ldi	r23, 0x02	; 2
     64a:	0e 94 33 16 	call	0x2c66	; 0x2c66 <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     64e:	ce 01       	movw	r24, r28
     650:	65 e8       	ldi	r22, 0x85	; 133
     652:	72 e0       	ldi	r23, 0x02	; 2
     654:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     658:	0e 94 ab 02 	call	0x556	; 0x556 <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     65c:	0e 94 13 06 	call	0xc26	; 0xc26 <update_spi>
	
	
	current_patch.number = 1;
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	80 93 03 03 	sts	0x0303, r24
		
	sei(); //enable global interrupts
     666:	78 94       	sei

	
	//eeprom_update_word((uint16_t*)109, test_word);
	//value_to_display = eeprom_read_word((uint16_t*)109);
	
	load_tuning_tables();
     668:	0e 94 e6 12 	call	0x25cc	; 0x25cc <load_tuning_tables>
	//value_to_display = vco1_init_cv;
	//set_one_volt_per_octave(); //overwrite tuning tables with 1V/octave data for calibration purposes
	//set initial switch states
	//switch_states.byte0 = (1<<VCO1_PULSE_SW) | (1<<VCO2_PULSE_SW);
	//current_patch.byte_4 = (1<<VCO1_32F) | (1<<VCO2_32F);
	load_patch(1);
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	0e 94 a1 08 	call	0x1142	; 0x1142 <load_patch>

	while(1)
	{	
		
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     672:	8e 01       	movw	r16, r28
		if (switch_timer++ == 5)
		{
			switch_timer = 0;
			switch_press = 0; //reset global switch press flag
			//read switches directly connected to MCU	
			switch_states.byte2 ^= read_switch_port(); //toggle switch states
     674:	0f 2e       	mov	r0, r31
     676:	f9 e7       	ldi	r31, 0x79	; 121
     678:	ef 2e       	mov	r14, r31
     67a:	f3 e0       	ldi	r31, 0x03	; 3
     67c:	ff 2e       	mov	r15, r31
     67e:	f0 2d       	mov	r31, r0
			switch_states.byte2 |= (current_patch.mode == MANUAL) << PROG_MANUAL_SW; //if MANUAL then don't toggle switch
     680:	0f 2e       	mov	r0, r31
     682:	f4 e0       	ldi	r31, 0x04	; 4
     684:	cf 2e       	mov	r12, r31
     686:	f3 e0       	ldi	r31, 0x03	; 3
     688:	df 2e       	mov	r13, r31
     68a:	f0 2d       	mov	r31, r0
     68c:	d0 e8       	ldi	r29, 0x80	; 128
	load_patch(1);

	while(1)
	{	
		
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     68e:	c8 01       	movw	r24, r16
     690:	0e 94 c6 18 	call	0x318c	; 0x318c <midi_device_process>
		//value_to_display = vco1_init_cv;
		//PORTB |= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED
		update_display(value_to_display, DEC); //maybe move this into switch_timer loop. Probably doesn't need to be updated this frequently
     694:	80 91 fd 01 	lds	r24, 0x01FD
     698:	90 91 fe 01 	lds	r25, 0x01FE
     69c:	60 e0       	ldi	r22, 0x00	; 0
     69e:	0e 94 28 02 	call	0x450	; 0x450 <update_display>
		//PORTB &= ~(1<<ARP_SYNC_LED);
		 	
		//scan_pots_and_update_control_voltages();
		scan_pots();
     6a2:	0e 94 75 03 	call	0x6ea	; 0x6ea <scan_pots>
		update_control_voltages();
     6a6:	0e 94 02 04 	call	0x804	; 0x804 <update_control_voltages>
			
		//do SPI read/write every loops - whole section needs major update
		if (switch_timer++ == 5)
     6aa:	80 91 b8 02 	lds	r24, 0x02B8
     6ae:	98 2f       	mov	r25, r24
     6b0:	9f 5f       	subi	r25, 0xFF	; 255
     6b2:	90 93 b8 02 	sts	0x02B8, r25
     6b6:	85 30       	cpi	r24, 0x05	; 5
     6b8:	51 f7       	brne	.-44     	; 0x68e <main+0xbc>
		{
			switch_timer = 0;
     6ba:	10 92 b8 02 	sts	0x02B8, r1
			switch_press = 0; //reset global switch press flag
     6be:	10 92 c1 02 	sts	0x02C1, r1
			//read switches directly connected to MCU	
			switch_states.byte2 ^= read_switch_port(); //toggle switch states
     6c2:	f7 01       	movw	r30, r14
     6c4:	c0 81       	ld	r28, Z
     6c6:	0e 94 6d 13 	call	0x26da	; 0x26da <read_switch_port>
     6ca:	8c 27       	eor	r24, r28
			switch_states.byte2 |= (current_patch.mode == MANUAL) << PROG_MANUAL_SW; //if MANUAL then don't toggle switch
     6cc:	f6 01       	movw	r30, r12
     6ce:	90 81       	ld	r25, Z
     6d0:	91 30       	cpi	r25, 0x01	; 1
     6d2:	11 f4       	brne	.+4      	; 0x6d8 <main+0x106>
     6d4:	cd 2f       	mov	r28, r29
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <main+0x108>
     6d8:	c0 e0       	ldi	r28, 0x00	; 0
     6da:	c8 2b       	or	r28, r24
     6dc:	f7 01       	movw	r30, r14
     6de:	c0 83       	st	Z, r28
			update_spi();
     6e0:	0e 94 13 06 	call	0xc26	; 0xc26 <update_spi>
			refresh_synth();
     6e4:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <refresh_synth>
     6e8:	d2 cf       	rjmp	.-92     	; 0x68e <main+0xbc>

000006ea <scan_pots>:

uint8_t midi_note_number = 0; //store incoming MIDI note here for pitch lookup table

volatile uint16_t value_to_display = 79; //global to hold display value
	
void scan_pots(void) { //should probably move this to adc.c
     6ea:	bf 92       	push	r11
     6ec:	cf 92       	push	r12
     6ee:	df 92       	push	r13
     6f0:	ef 92       	push	r14
     6f2:	ff 92       	push	r15
     6f4:	0f 93       	push	r16
     6f6:	1f 93       	push	r17
     6f8:	cf 93       	push	r28
     6fa:	df 93       	push	r29
     6fc:	c0 e0       	ldi	r28, 0x00	; 0
     6fe:	d1 e0       	ldi	r29, 0x01	; 1
     700:	02 ec       	ldi	r16, 0xC2	; 194
     702:	12 e0       	ldi	r17, 0x02	; 2
     704:	0f 2e       	mov	r0, r31
     706:	fc e3       	ldi	r31, 0x3C	; 60
     708:	cf 2e       	mov	r12, r31
     70a:	dd 24       	eor	r13, r13
     70c:	f0 2d       	mov	r31, r0
     70e:	cc 0e       	add	r12, r28
     710:	dd 1e       	adc	r13, r29
		//what happens next depends on mode. if pot is locked, then the value of the pot is not written to the current patch unless it is different from the pot's locked value
		
		uint8_t delta_pot = pot_id[i]->locked_value - ((pot_id[i]->value >> 2)); //quick and dirty subtraction, where unsigned delta pot will overflow if value > locked value. see below
		
		
		if ((current_patch.mode == MANUAL) || (pot_id[i]->locked == 0)) { //if in manual mode or pot is already unlocked
     712:	0f 2e       	mov	r0, r31
     714:	f4 e0       	ldi	r31, 0x04	; 4
     716:	ef 2e       	mov	r14, r31
     718:	f3 e0       	ldi	r31, 0x03	; 3
     71a:	ff 2e       	mov	r15, r31
     71c:	f0 2d       	mov	r31, r0
		//} else if ((((pot_id[i]->value >> 2) != pot_id[i]->locked_value)) && (pot_id[i]->locked == 1)) { //need to figure out delta threshold here. 10 bit to 8 bit resolution should be enough???
			
		} else if (((delta_pot > 2) && (delta_pot < 253)) && (pot_id[i]->locked == 1)) { //set a threshold of +/- 3 for pot change  		  		  	
			*(patch_value + i) = pot_id[i]->value;
			pot_id[i]->locked = 0; //unlock pot
			current_patch.mode = EDIT;
     71e:	bb 24       	eor	r11, r11
     720:	68 94       	set
     722:	b1 f8       	bld	r11, 1
	
	uint16_t *patch_value = &(current_patch.vco2_mix); //pointer to first element of current_patch struct
	//scan 30 parameter pots
	for (int i = 0; i <= 29; i++) {
		
		adc_value = read_pot(pot_id[i]);
     724:	88 81       	ld	r24, Y
     726:	99 81       	ldd	r25, Y+1	; 0x01
     728:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     72c:	90 93 bc 02 	sts	0x02BC, r25
     730:	80 93 bb 02 	sts	0x02BB, r24
		adc_change = adc_value - pot_id[i]->value;
     734:	e8 81       	ld	r30, Y
     736:	f9 81       	ldd	r31, Y+1	; 0x01
     738:	40 81       	ld	r20, Z
     73a:	21 81       	ldd	r18, Z+1	; 0x01
     73c:	52 2f       	mov	r21, r18
     73e:	53 70       	andi	r21, 0x03	; 3
     740:	84 1b       	sub	r24, r20
     742:	95 0b       	sbc	r25, r21
		pot_id[i]->value = pot_id[i]->value + (adc_change >> 2);
     744:	95 95       	asr	r25
     746:	87 95       	ror	r24
     748:	95 95       	asr	r25
     74a:	87 95       	ror	r24
     74c:	84 0f       	add	r24, r20
     74e:	95 1f       	adc	r25, r21
     750:	80 83       	st	Z, r24
     752:	89 2f       	mov	r24, r25
     754:	83 70       	andi	r24, 0x03	; 3
     756:	2c 7f       	andi	r18, 0xFC	; 252
     758:	28 2b       	or	r18, r24
     75a:	21 83       	std	Z+1, r18	; 0x01
		//what happens next depends on mode. if pot is locked, then the value of the pot is not written to the current patch unless it is different from the pot's locked value
		
		uint8_t delta_pot = pot_id[i]->locked_value - ((pot_id[i]->value >> 2)); //quick and dirty subtraction, where unsigned delta pot will overflow if value > locked value. see below
     75c:	e9 91       	ld	r30, Y+
     75e:	f9 91       	ld	r31, Y+
     760:	92 81       	ldd	r25, Z+2	; 0x02
     762:	20 81       	ld	r18, Z
     764:	81 81       	ldd	r24, Z+1	; 0x01
     766:	38 2f       	mov	r19, r24
     768:	33 70       	andi	r19, 0x03	; 3
		
		
		if ((current_patch.mode == MANUAL) || (pot_id[i]->locked == 0)) { //if in manual mode or pot is already unlocked
     76a:	d7 01       	movw	r26, r14
     76c:	8c 91       	ld	r24, X
     76e:	81 30       	cpi	r24, 0x01	; 1
     770:	19 f0       	breq	.+6      	; 0x778 <scan_pots+0x8e>
     772:	83 81       	ldd	r24, Z+3	; 0x03
     774:	88 23       	and	r24, r24
     776:	24 f0       	brlt	.+8      	; 0x780 <scan_pots+0x96>
			
			*(patch_value + i) = pot_id[i]->value; //this is a hacked way of indexing the patch structure. Depends on order of pots in pot array being the same as order of parameters in patch struct
     778:	f8 01       	movw	r30, r16
     77a:	31 83       	std	Z+1, r19	; 0x01
     77c:	20 83       	st	Z, r18
     77e:	14 c0       	rjmp	.+40     	; 0x7a8 <scan_pots+0xbe>
		adc_value = read_pot(pot_id[i]);
		adc_change = adc_value - pot_id[i]->value;
		pot_id[i]->value = pot_id[i]->value + (adc_change >> 2);
		//what happens next depends on mode. if pot is locked, then the value of the pot is not written to the current patch unless it is different from the pot's locked value
		
		uint8_t delta_pot = pot_id[i]->locked_value - ((pot_id[i]->value >> 2)); //quick and dirty subtraction, where unsigned delta pot will overflow if value > locked value. see below
     780:	49 2f       	mov	r20, r25
     782:	43 50       	subi	r20, 0x03	; 3
     784:	c9 01       	movw	r24, r18
     786:	95 95       	asr	r25
     788:	87 95       	ror	r24
     78a:	95 95       	asr	r25
     78c:	87 95       	ror	r24
			
			*(patch_value + i) = pot_id[i]->value; //this is a hacked way of indexing the patch structure. Depends on order of pots in pot array being the same as order of parameters in patch struct
			
		//} else if ((((pot_id[i]->value >> 2) != pot_id[i]->locked_value)) && (pot_id[i]->locked == 1)) { //need to figure out delta threshold here. 10 bit to 8 bit resolution should be enough???
			
		} else if (((delta_pot > 2) && (delta_pot < 253)) && (pot_id[i]->locked == 1)) { //set a threshold of +/- 3 for pot change  		  		  	
     78e:	94 2f       	mov	r25, r20
     790:	98 1b       	sub	r25, r24
     792:	9a 3f       	cpi	r25, 0xFA	; 250
     794:	48 f4       	brcc	.+18     	; 0x7a8 <scan_pots+0xbe>
			*(patch_value + i) = pot_id[i]->value;
     796:	d8 01       	movw	r26, r16
     798:	11 96       	adiw	r26, 0x01	; 1
     79a:	3c 93       	st	X, r19
     79c:	2e 93       	st	-X, r18
			pot_id[i]->locked = 0; //unlock pot
     79e:	83 81       	ldd	r24, Z+3	; 0x03
     7a0:	8f 77       	andi	r24, 0x7F	; 127
     7a2:	83 83       	std	Z+3, r24	; 0x03
			current_patch.mode = EDIT;
     7a4:	f7 01       	movw	r30, r14
     7a6:	b0 82       	st	Z, r11
     7a8:	0e 5f       	subi	r16, 0xFE	; 254
     7aa:	1f 4f       	sbci	r17, 0xFF	; 255

	int adc_change = 0;
	
	uint16_t *patch_value = &(current_patch.vco2_mix); //pointer to first element of current_patch struct
	//scan 30 parameter pots
	for (int i = 0; i <= 29; i++) {
     7ac:	cc 15       	cp	r28, r12
     7ae:	dd 05       	cpc	r29, r13
     7b0:	09 f0       	breq	.+2      	; 0x7b4 <scan_pots+0xca>
     7b2:	b8 cf       	rjmp	.-144    	; 0x724 <scan_pots+0x3a>
		
	}
	
	
	//scan volume pot
	adc_value = read_pot(&volume_pot);
     7b4:	8c e7       	ldi	r24, 0x7C	; 124
     7b6:	91 e0       	ldi	r25, 0x01	; 1
     7b8:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     7bc:	90 93 bc 02 	sts	0x02BC, r25
     7c0:	80 93 bb 02 	sts	0x02BB, r24
	adc_change = adc_value - volume_pot.value;
     7c4:	20 91 7c 01 	lds	r18, 0x017C
     7c8:	40 91 7d 01 	lds	r20, 0x017D
     7cc:	34 2f       	mov	r19, r20
     7ce:	33 70       	andi	r19, 0x03	; 3
     7d0:	82 1b       	sub	r24, r18
     7d2:	93 0b       	sbc	r25, r19
	volume_pot.value = volume_pot.value + (adc_change >> 2);
     7d4:	95 95       	asr	r25
     7d6:	87 95       	ror	r24
     7d8:	95 95       	asr	r25
     7da:	87 95       	ror	r24
     7dc:	28 0f       	add	r18, r24
     7de:	39 1f       	adc	r19, r25
     7e0:	20 93 7c 01 	sts	0x017C, r18
     7e4:	83 2f       	mov	r24, r19
     7e6:	83 70       	andi	r24, 0x03	; 3
     7e8:	4c 7f       	andi	r20, 0xFC	; 252
     7ea:	48 2b       	or	r20, r24
     7ec:	40 93 7d 01 	sts	0x017D, r20
	
}
     7f0:	df 91       	pop	r29
     7f2:	cf 91       	pop	r28
     7f4:	1f 91       	pop	r17
     7f6:	0f 91       	pop	r16
     7f8:	ff 90       	pop	r15
     7fa:	ef 90       	pop	r14
     7fc:	df 90       	pop	r13
     7fe:	cf 90       	pop	r12
     800:	bf 90       	pop	r11
     802:	08 95       	ret

00000804 <update_control_voltages>:

void update_control_voltages(void) { //keep everything updated in the current order of pots. Probably arbitrary, but try to minimize change from old CV update to new CV update
     804:	cf 93       	push	r28
     806:	df 93       	push	r29
	
	set_control_voltage(&vco2_mix_cv, (current_patch.vco2_mix << 4));
     808:	60 91 c2 02 	lds	r22, 0x02C2
     80c:	70 91 c3 02 	lds	r23, 0x02C3
     810:	62 95       	swap	r22
     812:	72 95       	swap	r23
     814:	70 7f       	andi	r23, 0xF0	; 240
     816:	76 27       	eor	r23, r22
     818:	60 7f       	andi	r22, 0xF0	; 240
     81a:	76 27       	eor	r23, r22
     81c:	84 ee       	ldi	r24, 0xE4	; 228
     81e:	91 e0       	ldi	r25, 0x01	; 1
     820:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, (current_patch.vco1_mix << 4));
     824:	60 91 c4 02 	lds	r22, 0x02C4
     828:	70 91 c5 02 	lds	r23, 0x02C5
     82c:	62 95       	swap	r22
     82e:	72 95       	swap	r23
     830:	70 7f       	andi	r23, 0xF0	; 240
     832:	76 27       	eor	r23, r22
     834:	60 7f       	andi	r22, 0xF0	; 240
     836:	76 27       	eor	r23, r22
     838:	83 ee       	ldi	r24, 0xE3	; 227
     83a:	91 e0       	ldi	r25, 0x01	; 1
     83c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, (current_patch.pitch_eg2 << 3)); //1/4 scale
     840:	60 91 c6 02 	lds	r22, 0x02C6
     844:	70 91 c7 02 	lds	r23, 0x02C7
     848:	66 0f       	add	r22, r22
     84a:	77 1f       	adc	r23, r23
     84c:	66 0f       	add	r22, r22
     84e:	77 1f       	adc	r23, r23
     850:	66 0f       	add	r22, r22
     852:	77 1f       	adc	r23, r23
     854:	82 ee       	ldi	r24, 0xE2	; 226
     856:	91 e0       	ldi	r25, 0x01	; 1
     858:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, (current_patch.pitch_vco2 << 4));
     85c:	60 91 c8 02 	lds	r22, 0x02C8
     860:	70 91 c9 02 	lds	r23, 0x02C9
     864:	62 95       	swap	r22
     866:	72 95       	swap	r23
     868:	70 7f       	andi	r23, 0xF0	; 240
     86a:	76 27       	eor	r23, r22
     86c:	60 7f       	andi	r22, 0xF0	; 240
     86e:	76 27       	eor	r23, r22
     870:	82 eb       	ldi	r24, 0xB2	; 178
     872:	92 e0       	ldi	r25, 0x02	; 2
     874:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pitch_lfo_cv, (current_patch.pitch_lfo << 3)); // 1/4 scale
     878:	60 91 ca 02 	lds	r22, 0x02CA
     87c:	70 91 cb 02 	lds	r23, 0x02CB
     880:	66 0f       	add	r22, r22
     882:	77 1f       	adc	r23, r23
     884:	66 0f       	add	r22, r22
     886:	77 1f       	adc	r23, r23
     888:	66 0f       	add	r22, r22
     88a:	77 1f       	adc	r23, r23
     88c:	81 ee       	ldi	r24, 0xE1	; 225
     88e:	91 e0       	ldi	r25, 0x01	; 1
     890:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, (current_patch.pwm_lfo) << 4);
     894:	60 91 cc 02 	lds	r22, 0x02CC
     898:	70 91 cd 02 	lds	r23, 0x02CD
     89c:	62 95       	swap	r22
     89e:	72 95       	swap	r23
     8a0:	70 7f       	andi	r23, 0xF0	; 240
     8a2:	76 27       	eor	r23, r22
     8a4:	60 7f       	andi	r22, 0xF0	; 240
     8a6:	76 27       	eor	r23, r22
     8a8:	80 ee       	ldi	r24, 0xE0	; 224
     8aa:	91 e0       	ldi	r25, 0x01	; 1
     8ac:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pwm_eg2_cv, (current_patch.pwm_eg2) << 4);
     8b0:	60 91 ce 02 	lds	r22, 0x02CE
     8b4:	70 91 cf 02 	lds	r23, 0x02CF
     8b8:	62 95       	swap	r22
     8ba:	72 95       	swap	r23
     8bc:	70 7f       	andi	r23, 0xF0	; 240
     8be:	76 27       	eor	r23, r22
     8c0:	60 7f       	andi	r22, 0xF0	; 240
     8c2:	76 27       	eor	r23, r22
     8c4:	8f ed       	ldi	r24, 0xDF	; 223
     8c6:	91 e0       	ldi	r25, 0x01	; 1
     8c8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&vco1_pw_cv, (current_patch.vco1_pw) << 4);
     8cc:	60 91 d0 02 	lds	r22, 0x02D0
     8d0:	70 91 d1 02 	lds	r23, 0x02D1
     8d4:	62 95       	swap	r22
     8d6:	72 95       	swap	r23
     8d8:	70 7f       	andi	r23, 0xF0	; 240
     8da:	76 27       	eor	r23, r22
     8dc:	60 7f       	andi	r22, 0xF0	; 240
     8de:	76 27       	eor	r23, r22
     8e0:	8e ed       	ldi	r24, 0xDE	; 222
     8e2:	91 e0       	ldi	r25, 0x01	; 1
     8e4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	
	int tune_offset = 512 - current_patch.tune; //master tune offset
     8e8:	80 91 d4 02 	lds	r24, 0x02D4
     8ec:	90 91 d5 02 	lds	r25, 0x02D5
     8f0:	c0 e0       	ldi	r28, 0x00	; 0
     8f2:	d2 e0       	ldi	r29, 0x02	; 2
     8f4:	c8 1b       	sub	r28, r24
     8f6:	d9 0b       	sbc	r29, r25
	
	int fine_offset = 512 - current_patch.fine; //fine tune offset
     8f8:	60 91 6c 03 	lds	r22, 0x036C
     8fc:	70 91 6d 03 	lds	r23, 0x036D
     900:	60 50       	subi	r22, 0x00	; 0
     902:	7e 4f       	sbci	r23, 0xFE	; 254
	
	set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);
     904:	80 91 d2 02 	lds	r24, 0x02D2
     908:	90 91 d3 02 	lds	r25, 0x02D3
     90c:	68 1b       	sub	r22, r24
     90e:	79 0b       	sbc	r23, r25
     910:	6c 0f       	add	r22, r28
     912:	7d 1f       	adc	r23, r29
     914:	8d ed       	ldi	r24, 0xDD	; 221
     916:	91 e0       	ldi	r25, 0x01	; 1
     918:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     91c:	60 91 6e 03 	lds	r22, 0x036E
     920:	70 91 6f 03 	lds	r23, 0x036F
     924:	6c 0f       	add	r22, r28
     926:	7d 1f       	adc	r23, r29
     928:	8c ed       	ldi	r24, 0xDC	; 220
     92a:	91 e0       	ldi	r25, 0x01	; 1
     92c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	
	set_control_voltage(&lfo_rate_cv, (current_patch.lfo_rate) << 4);
     930:	60 91 d6 02 	lds	r22, 0x02D6
     934:	70 91 d7 02 	lds	r23, 0x02D7
     938:	62 95       	swap	r22
     93a:	72 95       	swap	r23
     93c:	70 7f       	andi	r23, 0xF0	; 240
     93e:	76 27       	eor	r23, r22
     940:	60 7f       	andi	r22, 0xF0	; 240
     942:	76 27       	eor	r23, r22
     944:	8b ed       	ldi	r24, 0xDB	; 219
     946:	91 e0       	ldi	r25, 0x01	; 1
     948:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&glide_cv, (current_patch.glide) << 4);
     94c:	60 91 da 02 	lds	r22, 0x02DA
     950:	70 91 db 02 	lds	r23, 0x02DB
     954:	62 95       	swap	r22
     956:	72 95       	swap	r23
     958:	70 7f       	andi	r23, 0xF0	; 240
     95a:	76 27       	eor	r23, r22
     95c:	60 7f       	andi	r22, 0xF0	; 240
     95e:	76 27       	eor	r23, r22
     960:	8a ed       	ldi	r24, 0xDA	; 218
     962:	91 e0       	ldi	r25, 0x01	; 1
     964:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&amp_lfo_cv, (current_patch.amp_lfo) << 4);
     968:	60 91 dc 02 	lds	r22, 0x02DC
     96c:	70 91 dd 02 	lds	r23, 0x02DD
     970:	62 95       	swap	r22
     972:	72 95       	swap	r23
     974:	70 7f       	andi	r23, 0xF0	; 240
     976:	76 27       	eor	r23, r22
     978:	60 7f       	andi	r22, 0xF0	; 240
     97a:	76 27       	eor	r23, r22
     97c:	89 ed       	ldi	r24, 0xD9	; 217
     97e:	91 e0       	ldi	r25, 0x01	; 1
     980:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&volume_cv, (volume_pot.value << 4)); //volume level not a patch parameter
     984:	60 91 7c 01 	lds	r22, 0x017C
     988:	80 91 7d 01 	lds	r24, 0x017D
     98c:	78 2f       	mov	r23, r24
     98e:	73 70       	andi	r23, 0x03	; 3
     990:	62 95       	swap	r22
     992:	72 95       	swap	r23
     994:	70 7f       	andi	r23, 0xF0	; 240
     996:	76 27       	eor	r23, r22
     998:	60 7f       	andi	r22, 0xF0	; 240
     99a:	76 27       	eor	r23, r22
     99c:	88 ed       	ldi	r24, 0xD8	; 216
     99e:	91 e0       	ldi	r25, 0x01	; 1
     9a0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&vco2_pw_cv, (current_patch.vco2_pw) << 4);	
     9a4:	60 91 de 02 	lds	r22, 0x02DE
     9a8:	70 91 df 02 	lds	r23, 0x02DF
     9ac:	62 95       	swap	r22
     9ae:	72 95       	swap	r23
     9b0:	70 7f       	andi	r23, 0xF0	; 240
     9b2:	76 27       	eor	r23, r22
     9b4:	60 7f       	andi	r22, 0xF0	; 240
     9b6:	76 27       	eor	r23, r22
     9b8:	87 ed       	ldi	r24, 0xD7	; 215
     9ba:	91 e0       	ldi	r25, 0x01	; 1
     9bc:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	
	set_control_voltage(&fil_eg2_cv, (current_patch.fil_eg2) << 4);
     9c0:	60 91 e0 02 	lds	r22, 0x02E0
     9c4:	70 91 e1 02 	lds	r23, 0x02E1
     9c8:	62 95       	swap	r22
     9ca:	72 95       	swap	r23
     9cc:	70 7f       	andi	r23, 0xF0	; 240
     9ce:	76 27       	eor	r23, r22
     9d0:	60 7f       	andi	r22, 0xF0	; 240
     9d2:	76 27       	eor	r23, r22
     9d4:	86 ed       	ldi	r24, 0xD6	; 214
     9d6:	91 e0       	ldi	r25, 0x01	; 1
     9d8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&res_cv, (current_patch.res) << 4);
     9dc:	60 91 e2 02 	lds	r22, 0x02E2
     9e0:	70 91 e3 02 	lds	r23, 0x02E3
     9e4:	62 95       	swap	r22
     9e6:	72 95       	swap	r23
     9e8:	70 7f       	andi	r23, 0xF0	; 240
     9ea:	76 27       	eor	r23, r22
     9ec:	60 7f       	andi	r22, 0xF0	; 240
     9ee:	76 27       	eor	r23, r22
     9f0:	85 ed       	ldi	r24, 0xD5	; 213
     9f2:	91 e0       	ldi	r25, 0x01	; 1
     9f4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	
	//this next bit should be separated out, but leave it here for now while testing decoupled adc/dac read/write
	uint8_t note = get_current_note(); //get current note from assigner
     9f8:	0e 94 a3 00 	call	0x146	; 0x146 <get_current_note>
     9fc:	c8 2f       	mov	r28, r24
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
     9fe:	88 30       	cpi	r24, 0x08	; 8
     a00:	08 f4       	brcc	.+2      	; 0xa04 <update_control_voltages+0x200>
     a02:	c8 e0       	ldi	r28, 0x08	; 8
	//value_to_display = note;
		
	uint16_t interpolated_pitch_cv = 0; //holder for interpolated pitch values
	
	interpolated_pitch_cv = interpolate_pitch_cv(note-8, filter_pitch_table); //subtract 8 from note because filter pitch is calibrated so that 0V is E, 20.6 Hz
     a04:	8c 2f       	mov	r24, r28
     a06:	88 50       	subi	r24, 0x08	; 8
     a08:	68 e0       	ldi	r22, 0x08	; 8
     a0a:	73 e0       	ldi	r23, 0x03	; 3
     a0c:	0e 94 0f 13 	call	0x261e	; 0x261e <interpolate_pitch_cv>
	//note that product of key_track and interpolated_pitch_cv needs to be cast as uint32t - otherwise product is evaluated incorrectly
	uint16_t divided_pitch_cv = ((uint32_t)current_patch.key_track*interpolated_pitch_cv) >> 10;
     a10:	bc 01       	movw	r22, r24
     a12:	80 e0       	ldi	r24, 0x00	; 0
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	20 91 e6 02 	lds	r18, 0x02E6
     a1a:	30 91 e7 02 	lds	r19, 0x02E7
     a1e:	40 e0       	ldi	r20, 0x00	; 0
     a20:	50 e0       	ldi	r21, 0x00	; 0
     a22:	0e 94 a0 1a 	call	0x3540	; 0x3540 <__mulsi3>
     a26:	dc 01       	movw	r26, r24
     a28:	cb 01       	movw	r24, r22
     a2a:	07 2e       	mov	r0, r23
     a2c:	7a e0       	ldi	r23, 0x0A	; 10
     a2e:	b6 95       	lsr	r27
     a30:	a7 95       	ror	r26
     a32:	97 95       	ror	r25
     a34:	87 95       	ror	r24
     a36:	7a 95       	dec	r23
     a38:	d1 f7       	brne	.-12     	; 0xa2e <update_control_voltages+0x22a>
     a3a:	70 2d       	mov	r23, r0
	uint16_t filter_cutoff_cv = divided_pitch_cv + (current_patch.cutoff << 4); //filter cutoff CV is the sum of filter cutoff pot and key track amount.
     a3c:	60 91 e4 02 	lds	r22, 0x02E4
     a40:	70 91 e5 02 	lds	r23, 0x02E5
     a44:	62 95       	swap	r22
     a46:	72 95       	swap	r23
     a48:	70 7f       	andi	r23, 0xF0	; 240
     a4a:	76 27       	eor	r23, r22
     a4c:	60 7f       	andi	r22, 0xF0	; 240
     a4e:	76 27       	eor	r23, r22
     a50:	86 0f       	add	r24, r22
     a52:	97 1f       	adc	r25, r23
	if (filter_cutoff_cv > MAX) filter_cutoff_cv = MAX; //make sure there is no overflow/wrap by capping max
	set_control_voltage(&cutoff_cv, filter_cutoff_cv);	
     a54:	bc 01       	movw	r22, r24
     a56:	80 e4       	ldi	r24, 0x40	; 64
     a58:	60 30       	cpi	r22, 0x00	; 0
     a5a:	78 07       	cpc	r23, r24
     a5c:	10 f0       	brcs	.+4      	; 0xa62 <update_control_voltages+0x25e>
     a5e:	6f ef       	ldi	r22, 0xFF	; 255
     a60:	7f e3       	ldi	r23, 0x3F	; 63
     a62:	84 ed       	ldi	r24, 0xD4	; 212
     a64:	91 e0       	ldi	r25, 0x01	; 1
     a66:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	
	set_control_voltage(&fil_vco2_cv, (current_patch.fil_vco2) << 4);
     a6a:	60 91 e8 02 	lds	r22, 0x02E8
     a6e:	70 91 e9 02 	lds	r23, 0x02E9
     a72:	62 95       	swap	r22
     a74:	72 95       	swap	r23
     a76:	70 7f       	andi	r23, 0xF0	; 240
     a78:	76 27       	eor	r23, r22
     a7a:	60 7f       	andi	r22, 0xF0	; 240
     a7c:	76 27       	eor	r23, r22
     a7e:	82 ed       	ldi	r24, 0xD2	; 210
     a80:	91 e0       	ldi	r25, 0x01	; 1
     a82:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&fil_lfo_cv, (current_patch.fil_lfo) << 4);
     a86:	60 91 ea 02 	lds	r22, 0x02EA
     a8a:	70 91 eb 02 	lds	r23, 0x02EB
     a8e:	62 95       	swap	r22
     a90:	72 95       	swap	r23
     a92:	70 7f       	andi	r23, 0xF0	; 240
     a94:	76 27       	eor	r23, r22
     a96:	60 7f       	andi	r22, 0xF0	; 240
     a98:	76 27       	eor	r23, r22
     a9a:	81 ed       	ldi	r24, 0xD1	; 209
     a9c:	91 e0       	ldi	r25, 0x01	; 1
     a9e:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&noise_mix_cv, (current_patch.noise_mix) << 4);
     aa2:	60 91 ec 02 	lds	r22, 0x02EC
     aa6:	70 91 ed 02 	lds	r23, 0x02ED
     aaa:	62 95       	swap	r22
     aac:	72 95       	swap	r23
     aae:	70 7f       	andi	r23, 0xF0	; 240
     ab0:	76 27       	eor	r23, r22
     ab2:	60 7f       	andi	r22, 0xF0	; 240
     ab4:	76 27       	eor	r23, r22
     ab6:	80 ed       	ldi	r24, 0xD0	; 208
     ab8:	91 e0       	ldi	r25, 0x01	; 1
     aba:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&attack_2_cv, (current_patch.attack_2) << 4);
     abe:	60 91 ee 02 	lds	r22, 0x02EE
     ac2:	70 91 ef 02 	lds	r23, 0x02EF
     ac6:	62 95       	swap	r22
     ac8:	72 95       	swap	r23
     aca:	70 7f       	andi	r23, 0xF0	; 240
     acc:	76 27       	eor	r23, r22
     ace:	60 7f       	andi	r22, 0xF0	; 240
     ad0:	76 27       	eor	r23, r22
     ad2:	8f ec       	ldi	r24, 0xCF	; 207
     ad4:	91 e0       	ldi	r25, 0x01	; 1
     ad6:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&attack_1_cv, (current_patch.attack_1) << 4);
     ada:	60 91 f0 02 	lds	r22, 0x02F0
     ade:	70 91 f1 02 	lds	r23, 0x02F1
     ae2:	62 95       	swap	r22
     ae4:	72 95       	swap	r23
     ae6:	70 7f       	andi	r23, 0xF0	; 240
     ae8:	76 27       	eor	r23, r22
     aea:	60 7f       	andi	r22, 0xF0	; 240
     aec:	76 27       	eor	r23, r22
     aee:	8e ec       	ldi	r24, 0xCE	; 206
     af0:	91 e0       	ldi	r25, 0x01	; 1
     af2:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&decay_2_cv, (current_patch.decay_2) << 4);
     af6:	60 91 f2 02 	lds	r22, 0x02F2
     afa:	70 91 f3 02 	lds	r23, 0x02F3
     afe:	62 95       	swap	r22
     b00:	72 95       	swap	r23
     b02:	70 7f       	andi	r23, 0xF0	; 240
     b04:	76 27       	eor	r23, r22
     b06:	60 7f       	andi	r22, 0xF0	; 240
     b08:	76 27       	eor	r23, r22
     b0a:	8d ec       	ldi	r24, 0xCD	; 205
     b0c:	91 e0       	ldi	r25, 0x01	; 1
     b0e:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&decay_1_cv, (current_patch.decay_1) << 4);
     b12:	60 91 f4 02 	lds	r22, 0x02F4
     b16:	70 91 f5 02 	lds	r23, 0x02F5
     b1a:	62 95       	swap	r22
     b1c:	72 95       	swap	r23
     b1e:	70 7f       	andi	r23, 0xF0	; 240
     b20:	76 27       	eor	r23, r22
     b22:	60 7f       	andi	r22, 0xF0	; 240
     b24:	76 27       	eor	r23, r22
     b26:	8c ec       	ldi	r24, 0xCC	; 204
     b28:	91 e0       	ldi	r25, 0x01	; 1
     b2a:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, (current_patch.sustain_1) << 4);
     b2e:	60 91 f8 02 	lds	r22, 0x02F8
     b32:	70 91 f9 02 	lds	r23, 0x02F9
     b36:	62 95       	swap	r22
     b38:	72 95       	swap	r23
     b3a:	70 7f       	andi	r23, 0xF0	; 240
     b3c:	76 27       	eor	r23, r22
     b3e:	60 7f       	andi	r22, 0xF0	; 240
     b40:	76 27       	eor	r23, r22
     b42:	8a ec       	ldi	r24, 0xCA	; 202
     b44:	91 e0       	ldi	r25, 0x01	; 1
     b46:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&sustain_2_cv, (current_patch.sustain_2) << 4);
     b4a:	60 91 f6 02 	lds	r22, 0x02F6
     b4e:	70 91 f7 02 	lds	r23, 0x02F7
     b52:	62 95       	swap	r22
     b54:	72 95       	swap	r23
     b56:	70 7f       	andi	r23, 0xF0	; 240
     b58:	76 27       	eor	r23, r22
     b5a:	60 7f       	andi	r22, 0xF0	; 240
     b5c:	76 27       	eor	r23, r22
     b5e:	8b ec       	ldi	r24, 0xCB	; 203
     b60:	91 e0       	ldi	r25, 0x01	; 1
     b62:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&release_1_cv, (current_patch.release_1) << 4);
     b66:	60 91 fc 02 	lds	r22, 0x02FC
     b6a:	70 91 fd 02 	lds	r23, 0x02FD
     b6e:	62 95       	swap	r22
     b70:	72 95       	swap	r23
     b72:	70 7f       	andi	r23, 0xF0	; 240
     b74:	76 27       	eor	r23, r22
     b76:	60 7f       	andi	r22, 0xF0	; 240
     b78:	76 27       	eor	r23, r22
     b7a:	88 ec       	ldi	r24, 0xC8	; 200
     b7c:	91 e0       	ldi	r25, 0x01	; 1
     b7e:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&release_2_cv, (current_patch.release_2) << 4);
     b82:	60 91 fa 02 	lds	r22, 0x02FA
     b86:	70 91 fb 02 	lds	r23, 0x02FB
     b8a:	62 95       	swap	r22
     b8c:	72 95       	swap	r23
     b8e:	70 7f       	andi	r23, 0xF0	; 240
     b90:	76 27       	eor	r23, r22
     b92:	60 7f       	andi	r22, 0xF0	; 240
     b94:	76 27       	eor	r23, r22
     b96:	89 ec       	ldi	r24, 0xC9	; 201
     b98:	91 e0       	ldi	r25, 0x01	; 1
     b9a:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>

	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	

	uint8_t vco1_note = transpose_note(note, VCO1); //transpose
     b9e:	8c 2f       	mov	r24, r28
     ba0:	6f e0       	ldi	r22, 0x0F	; 15
     ba2:	0e 94 81 0b 	call	0x1702	; 0x1702 <transpose_note>

	interpolated_pitch_cv = interpolate_pitch_cv(vco1_note, vco1_pitch_table);
     ba6:	6a e4       	ldi	r22, 0x4A	; 74
     ba8:	73 e0       	ldi	r23, 0x03	; 3
     baa:	0e 94 0f 13 	call	0x261e	; 0x261e <interpolate_pitch_cv>
     bae:	bc 01       	movw	r22, r24
	
	//value_to_display = interpolated_pitch_cv;
	
	set_control_voltage(&vco1_pitch_cv, interpolated_pitch_cv);
     bb0:	86 ee       	ldi	r24, 0xE6	; 230
     bb2:	91 e0       	ldi	r25, 0x01	; 1
     bb4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	
	uint8_t vco2_note = transpose_note(note, VCO2);
     bb8:	8c 2f       	mov	r24, r28
     bba:	60 ef       	ldi	r22, 0xF0	; 240
     bbc:	0e 94 81 0b 	call	0x1702	; 0x1702 <transpose_note>
	
	interpolated_pitch_cv = interpolate_pitch_cv(vco2_note, vco2_pitch_table);
     bc0:	68 e2       	ldi	r22, 0x28	; 40
     bc2:	73 e0       	ldi	r23, 0x03	; 3
     bc4:	0e 94 0f 13 	call	0x261e	; 0x261e <interpolate_pitch_cv>
     bc8:	bc 01       	movw	r22, r24
	
	set_control_voltage(&vco2_pitch_cv, interpolated_pitch_cv);
     bca:	85 ee       	ldi	r24, 0xE5	; 229
     bcc:	91 e0       	ldi	r25, 0x01	; 1
     bce:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
		
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     bd2:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     bd4:	a1 9a       	sbi	0x14, 1	; 20
}			
     bd6:	df 91       	pop	r29
     bd8:	cf 91       	pop	r28
     bda:	08 95       	ret

00000bdc <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     bdc:	84 b1       	in	r24, 0x04	; 4
     bde:	87 62       	ori	r24, 0x27	; 39
     be0:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     be2:	ec ed       	ldi	r30, 0xDC	; 220
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	80 81       	ld	r24, Z
     be8:	8c 65       	ori	r24, 0x5C	; 92
     bea:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     bec:	85 b1       	in	r24, 0x05	; 5
     bee:	89 7d       	andi	r24, 0xD9	; 217
     bf0:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     bf2:	ed ed       	ldi	r30, 0xDD	; 221
     bf4:	f0 e0       	ldi	r31, 0x00	; 0
     bf6:	80 81       	ld	r24, Z
     bf8:	83 7f       	andi	r24, 0xF3	; 243
     bfa:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     bfc:	80 e5       	ldi	r24, 0x50	; 80
     bfe:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     c00:	80 81       	ld	r24, Z
     c02:	87 7f       	andi	r24, 0xF7	; 247
     c04:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     c06:	80 81       	ld	r24, Z
     c08:	87 7f       	andi	r24, 0xF7	; 247
     c0a:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     c0c:	80 81       	ld	r24, Z
     c0e:	88 60       	ori	r24, 0x08	; 8
     c10:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     c12:	80 81       	ld	r24, Z
     c14:	8f 7e       	andi	r24, 0xEF	; 239
     c16:	80 83       	st	Z, r24
	
}
     c18:	08 95       	ret

00000c1a <spi_shift_byte>:

uint8_t spi_shift_byte(uint8_t byte) { //shifts out byte for LED data and simultaneously reads switch data
	
	SPDR = byte;
     c1a:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     c1c:	0d b4       	in	r0, 0x2d	; 45
     c1e:	07 fe       	sbrs	r0, 7
     c20:	fd cf       	rjmp	.-6      	; 0xc1c <spi_shift_byte+0x2>
	return SPDR;
     c22:	8e b5       	in	r24, 0x2e	; 46
	
}
     c24:	08 95       	ret

00000c26 <update_spi>:

void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
     c26:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE				
			//Read SPDR for switch data shifted in from 74XX165 U14 and write LED data to LED latch 5
			spi_sw_byte0_current_state = spi_shift_byte(current_patch.byte_5);
     c28:	80 91 02 03 	lds	r24, 0x0302
     c2c:	0e 94 0d 06 	call	0xc1a	; 0xc1a <spi_shift_byte>
			switch_press |= spi_sw_byte0_current_state; //set switch press global flag
     c30:	90 91 c1 02 	lds	r25, 0x02C1
     c34:	98 2b       	or	r25, r24
     c36:	90 93 c1 02 	sts	0x02C1, r25
			spi_sw_byte0_current_state ^= spi_sw_byte0_previous_state;
     c3a:	20 91 bf 02 	lds	r18, 0x02BF
     c3e:	98 2f       	mov	r25, r24
     c40:	92 27       	eor	r25, r18
			spi_sw_byte0_previous_state ^= spi_sw_byte0_current_state;
     c42:	89 2f       	mov	r24, r25
     c44:	82 27       	eor	r24, r18
     c46:	80 93 bf 02 	sts	0x02BF, r24
			spi_sw_byte0_current_state &= spi_sw_byte0_previous_state;
     c4a:	89 23       	and	r24, r25
     c4c:	80 93 c0 02 	sts	0x02C0, r24
			
			//toggle switch state		
			switch_states.byte0 ^= spi_sw_byte0_current_state; //Omar's solution.
     c50:	90 91 77 03 	lds	r25, 0x0377
     c54:	89 27       	eor	r24, r25
     c56:	80 93 77 03 	sts	0x0377, r24
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			//uint8_t spi_data = (1<<VCO2_32F | 1<<VCO1_32F); //turn on 32' octave LEDs as default 
			
			uint8_t spi_data = current_patch.byte_4;
					
			spi_sw_byte1_current_state = spi_shift_byte(spi_data);
     c5a:	80 91 01 03 	lds	r24, 0x0301
     c5e:	0e 94 0d 06 	call	0xc1a	; 0xc1a <spi_shift_byte>
			switch_press |= spi_sw_byte1_current_state;
     c62:	90 91 c1 02 	lds	r25, 0x02C1
     c66:	98 2b       	or	r25, r24
     c68:	90 93 c1 02 	sts	0x02C1, r25
			spi_sw_byte1_current_state ^= spi_sw_byte1_previous_state;
     c6c:	20 91 bd 02 	lds	r18, 0x02BD
     c70:	98 2f       	mov	r25, r24
     c72:	92 27       	eor	r25, r18
			spi_sw_byte1_previous_state ^= spi_sw_byte1_current_state;
     c74:	89 2f       	mov	r24, r25
     c76:	82 27       	eor	r24, r18
     c78:	80 93 bd 02 	sts	0x02BD, r24
			spi_sw_byte1_current_state &= spi_sw_byte1_previous_state;
     c7c:	89 23       	and	r24, r25
     c7e:	80 93 be 02 	sts	0x02BE, r24
			
			//toggle switch state
			switch_states.byte1 ^= spi_sw_byte1_current_state; //Omar's solution.			
     c82:	90 91 78 03 	lds	r25, 0x0378
     c86:	89 27       	eor	r24, r25
     c88:	80 93 78 03 	sts	0x0378, r24
							
			//SHIFT 3th BYTE
			spi_shift_byte(current_patch.byte_3);
     c8c:	80 91 00 03 	lds	r24, 0x0300
     c90:	0e 94 0d 06 	call	0xc1a	; 0xc1a <spi_shift_byte>

			//SHIFT 2th BYTE
			spi_shift_byte(current_patch.byte_2);
     c94:	80 91 ff 02 	lds	r24, 0x02FF
     c98:	0e 94 0d 06 	call	0xc1a	; 0xc1a <spi_shift_byte>
			
			//SHIFT 1st BYTE	//eventually need to parse this elsewhere		
			spi_data =	((switch_states.byte1 >> ARP_MODE_SW) & 1) << ARP_MODE | 
						((switch_states.byte2 >> PROG_WRITE_SW) & 1) << PROG_WRITE | 
     c9c:	90 91 79 03 	lds	r25, 0x0379
     ca0:	29 2f       	mov	r18, r25
     ca2:	22 95       	swap	r18
     ca4:	2f 70       	andi	r18, 0x0F	; 15
     ca6:	27 95       	ror	r18
     ca8:	22 27       	eor	r18, r18
     caa:	27 95       	ror	r18

			//SHIFT 2th BYTE
			spi_shift_byte(current_patch.byte_2);
			
			//SHIFT 1st BYTE	//eventually need to parse this elsewhere		
			spi_data =	((switch_states.byte1 >> ARP_MODE_SW) & 1) << ARP_MODE | 
     cac:	89 2f       	mov	r24, r25
     cae:	86 95       	lsr	r24
     cb0:	86 95       	lsr	r24
     cb2:	86 95       	lsr	r24
     cb4:	81 70       	andi	r24, 0x01	; 1
     cb6:	82 2b       	or	r24, r18
     cb8:	40 91 78 03 	lds	r20, 0x0378
     cbc:	42 95       	swap	r20
     cbe:	46 95       	lsr	r20
     cc0:	47 70       	andi	r20, 0x07	; 7
     cc2:	50 e0       	ldi	r21, 0x00	; 0
     cc4:	41 70       	andi	r20, 0x01	; 1
     cc6:	50 70       	andi	r21, 0x00	; 0
     cc8:	9a 01       	movw	r18, r20
     cca:	22 0f       	add	r18, r18
     ccc:	33 1f       	adc	r19, r19
     cce:	22 0f       	add	r18, r18
     cd0:	33 1f       	adc	r19, r19
     cd2:	28 2b       	or	r18, r24
						((switch_states.byte2 >> PROG_WRITE_SW) & 1) << PROG_WRITE | 
						((switch_states.byte2 >> EG2_INV_SW) &1 ) << EG2_INV |
						((switch_states.byte2 >> PROG_MANUAL_SW &1) << PROG_MANUAL); 			
     cd4:	99 1f       	adc	r25, r25
     cd6:	99 27       	eor	r25, r25
     cd8:	99 1f       	adc	r25, r25
     cda:	89 2f       	mov	r24, r25
     cdc:	82 95       	swap	r24
     cde:	88 0f       	add	r24, r24
     ce0:	88 0f       	add	r24, r24
     ce2:	80 7c       	andi	r24, 0xC0	; 192
			//Wait for SPI shift to complete
			spi_shift_byte(spi_data);
     ce4:	82 2b       	or	r24, r18
     ce6:	0e 94 0d 06 	call	0xc1a	; 0xc1a <spi_shift_byte>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     cea:	ed ed       	ldi	r30, 0xDD	; 221
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	87 7f       	andi	r24, 0xF7	; 247
     cf2:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     cf4:	80 81       	ld	r24, Z
     cf6:	88 60       	ori	r24, 0x08	; 8
     cf8:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     cfa:	2d 98       	cbi	0x05, 5	; 5
			
			

	
     cfc:	08 95       	ret

00000cfe <lock_pots>:
		LFO_PULSE_ADDR,
		LFO_RNDM_ADDR
	};
	

void lock_pots(void) { //run this every time new patch is loaded to lock pots and store locked values
     cfe:	a0 e0       	ldi	r26, 0x00	; 0
     d00:	b1 e0       	ldi	r27, 0x01	; 1
     d02:	9d 01       	movw	r18, r26
     d04:	24 5c       	subi	r18, 0xC4	; 196
     d06:	3f 4f       	sbci	r19, 0xFF	; 255

for (int i = 0; i <= 29; i++) {
	
	pot_id[i]->locked_value = (pot_id[i]->value) >> 2;
     d08:	ed 91       	ld	r30, X+
     d0a:	fc 91       	ld	r31, X
     d0c:	11 97       	sbiw	r26, 0x01	; 1
     d0e:	80 81       	ld	r24, Z
     d10:	41 81       	ldd	r20, Z+1	; 0x01
     d12:	94 2f       	mov	r25, r20
     d14:	93 70       	andi	r25, 0x03	; 3
     d16:	95 95       	asr	r25
     d18:	87 95       	ror	r24
     d1a:	95 95       	asr	r25
     d1c:	87 95       	ror	r24
     d1e:	82 83       	std	Z+2, r24	; 0x02
	pot_id[i]->locked = 1;
     d20:	ed 91       	ld	r30, X+
     d22:	fd 91       	ld	r31, X+
     d24:	83 81       	ldd	r24, Z+3	; 0x03
     d26:	80 68       	ori	r24, 0x80	; 128
     d28:	83 83       	std	Z+3, r24	; 0x03
	};
	

void lock_pots(void) { //run this every time new patch is loaded to lock pots and store locked values

for (int i = 0; i <= 29; i++) {
     d2a:	a2 17       	cp	r26, r18
     d2c:	b3 07       	cpc	r27, r19
     d2e:	61 f7       	brne	.-40     	; 0xd08 <lock_pots+0xa>
	pot_id[i]->locked_value = (pot_id[i]->value) >> 2;
	pot_id[i]->locked = 1;
	
}

}
     d30:	08 95       	ret

00000d32 <unlock_pots>:

void unlock_pots(void) {
     d32:	e0 e0       	ldi	r30, 0x00	; 0
     d34:	f1 e0       	ldi	r31, 0x01	; 1
     d36:	cf 01       	movw	r24, r30
     d38:	cc 96       	adiw	r24, 0x3c	; 60
	
	for (int i = 0; i <= 29; i++) {
		
		pot_id[i]->locked = 0;
     d3a:	a1 91       	ld	r26, Z+
     d3c:	b1 91       	ld	r27, Z+
     d3e:	13 96       	adiw	r26, 0x03	; 3
     d40:	2c 91       	ld	r18, X
     d42:	13 97       	sbiw	r26, 0x03	; 3
     d44:	2f 77       	andi	r18, 0x7F	; 127
     d46:	13 96       	adiw	r26, 0x03	; 3
     d48:	2c 93       	st	X, r18
     d4a:	13 97       	sbiw	r26, 0x03	; 3

}

void unlock_pots(void) {
	
	for (int i = 0; i <= 29; i++) {
     d4c:	e8 17       	cp	r30, r24
     d4e:	f9 07       	cpc	r31, r25
     d50:	a1 f7       	brne	.-24     	; 0xd3a <unlock_pots+0x8>
		
		pot_id[i]->locked = 0;
		
	}
	
}			
     d52:	08 95       	ret

00000d54 <save_patch>:
	
	
void save_patch(uint8_t patch_number) {
     d54:	1f 93       	push	r17
     d56:	cf 93       	push	r28
     d58:	df 93       	push	r29
     d5a:	cd b7       	in	r28, 0x3d	; 61
     d5c:	de b7       	in	r29, 0x3e	; 62
     d5e:	ab 97       	sbiw	r28, 0x2b	; 43
     d60:	0f b6       	in	r0, 0x3f	; 63
     d62:	f8 94       	cli
     d64:	de bf       	out	0x3e, r29	; 62
     d66:	0f be       	out	0x3f, r0	; 63
     d68:	cd bf       	out	0x3d, r28	; 61
     d6a:	18 2f       	mov	r17, r24
	
	struct eeprom_patch patch_to_save;
	//because of bit fields in eeprom patch struct, a temporary eeprom patch needs to be filled with current_patch values and then saved to memory.
	
	patch_to_save.vco2_pw = current_patch.vco2_pw;
     d6c:	ee ed       	ldi	r30, 0xDE	; 222
     d6e:	f2 e0       	ldi	r31, 0x02	; 2
     d70:	20 91 de 02 	lds	r18, 0x02DE
     d74:	82 2f       	mov	r24, r18
     d76:	82 95       	swap	r24
     d78:	80 7f       	andi	r24, 0xF0	; 240
     d7a:	22 95       	swap	r18
     d7c:	2f 70       	andi	r18, 0x0F	; 15
     d7e:	90 91 df 02 	lds	r25, 0x02DF
     d82:	93 70       	andi	r25, 0x03	; 3
     d84:	92 95       	swap	r25
     d86:	90 7f       	andi	r25, 0xF0	; 240
	patch_to_save.vco1_mix = current_patch.vco1_mix;
     d88:	df 01       	movw	r26, r30
     d8a:	5a 97       	sbiw	r26, 0x1a	; 26
     d8c:	3c 91       	ld	r19, X
     d8e:	53 2f       	mov	r21, r19
     d90:	55 0f       	add	r21, r21
     d92:	55 0f       	add	r21, r21
     d94:	4a 81       	ldd	r20, Y+2	; 0x02
     d96:	43 70       	andi	r20, 0x03	; 3
     d98:	45 2b       	or	r20, r21
     d9a:	4a 83       	std	Y+2, r20	; 0x02
     d9c:	63 2f       	mov	r22, r19
     d9e:	62 95       	swap	r22
     da0:	66 95       	lsr	r22
     da2:	66 95       	lsr	r22
     da4:	63 70       	andi	r22, 0x03	; 3
     da6:	11 96       	adiw	r26, 0x01	; 1
     da8:	4c 91       	ld	r20, X
     daa:	43 70       	andi	r20, 0x03	; 3
     dac:	44 0f       	add	r20, r20
     dae:	44 0f       	add	r20, r20
	patch_to_save.pitch_eg2 = current_patch.pitch_eg2;
     db0:	df 01       	movw	r26, r30
     db2:	58 97       	sbiw	r26, 0x18	; 24
     db4:	3c 91       	ld	r19, X
     db6:	53 2f       	mov	r21, r19
     db8:	52 95       	swap	r21
     dba:	50 7f       	andi	r21, 0xF0	; 240
     dbc:	46 2b       	or	r20, r22
     dbe:	45 2b       	or	r20, r21
     dc0:	4b 83       	std	Y+3, r20	; 0x03
     dc2:	63 2f       	mov	r22, r19
     dc4:	62 95       	swap	r22
     dc6:	6f 70       	andi	r22, 0x0F	; 15
     dc8:	11 96       	adiw	r26, 0x01	; 1
     dca:	4c 91       	ld	r20, X
     dcc:	43 70       	andi	r20, 0x03	; 3
     dce:	42 95       	swap	r20
     dd0:	40 7f       	andi	r20, 0xF0	; 240
	patch_to_save.pitch_vco2 = current_patch.pitch_vco2;
     dd2:	df 01       	movw	r26, r30
     dd4:	56 97       	sbiw	r26, 0x16	; 22
     dd6:	3c 91       	ld	r19, X
     dd8:	53 2f       	mov	r21, r19
     dda:	52 95       	swap	r21
     ddc:	55 0f       	add	r21, r21
     dde:	55 0f       	add	r21, r21
     de0:	50 7c       	andi	r21, 0xC0	; 192
     de2:	46 2b       	or	r20, r22
     de4:	45 2b       	or	r20, r21
     de6:	4c 83       	std	Y+4, r20	; 0x04
     de8:	11 96       	adiw	r26, 0x01	; 1
     dea:	4c 91       	ld	r20, X
     dec:	42 95       	swap	r20
     dee:	44 0f       	add	r20, r20
     df0:	44 0f       	add	r20, r20
     df2:	40 7c       	andi	r20, 0xC0	; 192
     df4:	36 95       	lsr	r19
     df6:	36 95       	lsr	r19
     df8:	34 2b       	or	r19, r20
     dfa:	3d 83       	std	Y+5, r19	; 0x05
	patch_to_save.pitch_lfo = current_patch.pitch_lfo;
     dfc:	df 01       	movw	r26, r30
     dfe:	54 97       	sbiw	r26, 0x14	; 20
     e00:	3c 91       	ld	r19, X
     e02:	3e 83       	std	Y+6, r19	; 0x06
     e04:	11 96       	adiw	r26, 0x01	; 1
     e06:	4c 91       	ld	r20, X
	patch_to_save.pwm_lfo = current_patch.pwm_lfo;
     e08:	df 01       	movw	r26, r30
     e0a:	52 97       	sbiw	r26, 0x12	; 18
     e0c:	3c 91       	ld	r19, X
     e0e:	53 2f       	mov	r21, r19
     e10:	55 0f       	add	r21, r21
     e12:	55 0f       	add	r21, r21
     e14:	43 70       	andi	r20, 0x03	; 3
     e16:	45 2b       	or	r20, r21
     e18:	4f 83       	std	Y+7, r20	; 0x07
     e1a:	63 2f       	mov	r22, r19
     e1c:	62 95       	swap	r22
     e1e:	66 95       	lsr	r22
     e20:	66 95       	lsr	r22
     e22:	63 70       	andi	r22, 0x03	; 3
     e24:	11 96       	adiw	r26, 0x01	; 1
     e26:	4c 91       	ld	r20, X
     e28:	43 70       	andi	r20, 0x03	; 3
     e2a:	44 0f       	add	r20, r20
     e2c:	44 0f       	add	r20, r20
	patch_to_save.pwm_eg2 = current_patch.pwm_eg2;
     e2e:	df 01       	movw	r26, r30
     e30:	50 97       	sbiw	r26, 0x10	; 16
     e32:	3c 91       	ld	r19, X
     e34:	53 2f       	mov	r21, r19
     e36:	52 95       	swap	r21
     e38:	50 7f       	andi	r21, 0xF0	; 240
     e3a:	46 2b       	or	r20, r22
     e3c:	45 2b       	or	r20, r21
     e3e:	48 87       	std	Y+8, r20	; 0x08
     e40:	63 2f       	mov	r22, r19
     e42:	62 95       	swap	r22
     e44:	6f 70       	andi	r22, 0x0F	; 15
     e46:	11 96       	adiw	r26, 0x01	; 1
     e48:	4c 91       	ld	r20, X
     e4a:	43 70       	andi	r20, 0x03	; 3
     e4c:	42 95       	swap	r20
     e4e:	40 7f       	andi	r20, 0xF0	; 240
	patch_to_save.vco1_pw = current_patch.vco1_pw;
     e50:	df 01       	movw	r26, r30
     e52:	1e 97       	sbiw	r26, 0x0e	; 14
     e54:	3c 91       	ld	r19, X
     e56:	53 2f       	mov	r21, r19
     e58:	52 95       	swap	r21
     e5a:	55 0f       	add	r21, r21
     e5c:	55 0f       	add	r21, r21
     e5e:	50 7c       	andi	r21, 0xC0	; 192
     e60:	46 2b       	or	r20, r22
     e62:	45 2b       	or	r20, r21
     e64:	49 87       	std	Y+9, r20	; 0x09
     e66:	11 96       	adiw	r26, 0x01	; 1
     e68:	4c 91       	ld	r20, X
     e6a:	42 95       	swap	r20
     e6c:	44 0f       	add	r20, r20
     e6e:	44 0f       	add	r20, r20
     e70:	40 7c       	andi	r20, 0xC0	; 192
     e72:	36 95       	lsr	r19
     e74:	36 95       	lsr	r19
     e76:	34 2b       	or	r19, r20
     e78:	3a 87       	std	Y+10, r19	; 0x0a
	patch_to_save.fine = current_patch.fine;
     e7a:	df 01       	movw	r26, r30
     e7c:	1c 97       	sbiw	r26, 0x0c	; 12
     e7e:	3c 91       	ld	r19, X
     e80:	3b 87       	std	Y+11, r19	; 0x0b
     e82:	11 96       	adiw	r26, 0x01	; 1
     e84:	4c 91       	ld	r20, X
	patch_to_save.tune = current_patch.tune; //probably shouldn't save master tune value. Like volume, it is a parameter that doesn't apply to a patch.
     e86:	df 01       	movw	r26, r30
     e88:	1a 97       	sbiw	r26, 0x0a	; 10
     e8a:	3c 91       	ld	r19, X
     e8c:	53 2f       	mov	r21, r19
     e8e:	55 0f       	add	r21, r21
     e90:	55 0f       	add	r21, r21
     e92:	43 70       	andi	r20, 0x03	; 3
     e94:	45 2b       	or	r20, r21
     e96:	4c 87       	std	Y+12, r20	; 0x0c
     e98:	63 2f       	mov	r22, r19
     e9a:	62 95       	swap	r22
     e9c:	66 95       	lsr	r22
     e9e:	66 95       	lsr	r22
     ea0:	63 70       	andi	r22, 0x03	; 3
     ea2:	11 96       	adiw	r26, 0x01	; 1
     ea4:	4c 91       	ld	r20, X
     ea6:	43 70       	andi	r20, 0x03	; 3
     ea8:	44 0f       	add	r20, r20
     eaa:	44 0f       	add	r20, r20
	patch_to_save.lfo_rate = current_patch.lfo_rate;
     eac:	df 01       	movw	r26, r30
     eae:	18 97       	sbiw	r26, 0x08	; 8
     eb0:	3c 91       	ld	r19, X
     eb2:	53 2f       	mov	r21, r19
     eb4:	52 95       	swap	r21
     eb6:	50 7f       	andi	r21, 0xF0	; 240
     eb8:	46 2b       	or	r20, r22
     eba:	45 2b       	or	r20, r21
     ebc:	4d 87       	std	Y+13, r20	; 0x0d
     ebe:	63 2f       	mov	r22, r19
     ec0:	62 95       	swap	r22
     ec2:	6f 70       	andi	r22, 0x0F	; 15
     ec4:	11 96       	adiw	r26, 0x01	; 1
     ec6:	4c 91       	ld	r20, X
     ec8:	43 70       	andi	r20, 0x03	; 3
     eca:	42 95       	swap	r20
     ecc:	40 7f       	andi	r20, 0xF0	; 240
	patch_to_save.arp_rate = current_patch.arp_rate;
     ece:	df 01       	movw	r26, r30
     ed0:	16 97       	sbiw	r26, 0x06	; 6
     ed2:	3c 91       	ld	r19, X
     ed4:	53 2f       	mov	r21, r19
     ed6:	52 95       	swap	r21
     ed8:	55 0f       	add	r21, r21
     eda:	55 0f       	add	r21, r21
     edc:	50 7c       	andi	r21, 0xC0	; 192
     ede:	46 2b       	or	r20, r22
     ee0:	45 2b       	or	r20, r21
     ee2:	4e 87       	std	Y+14, r20	; 0x0e
     ee4:	11 96       	adiw	r26, 0x01	; 1
     ee6:	4c 91       	ld	r20, X
     ee8:	42 95       	swap	r20
     eea:	44 0f       	add	r20, r20
     eec:	44 0f       	add	r20, r20
     eee:	40 7c       	andi	r20, 0xC0	; 192
     ef0:	36 95       	lsr	r19
     ef2:	36 95       	lsr	r19
     ef4:	34 2b       	or	r19, r20
     ef6:	3f 87       	std	Y+15, r19	; 0x0f
	patch_to_save.glide	= current_patch.glide;
     ef8:	df 01       	movw	r26, r30
     efa:	14 97       	sbiw	r26, 0x04	; 4
     efc:	3c 91       	ld	r19, X
     efe:	38 8b       	std	Y+16, r19	; 0x10
     f00:	11 96       	adiw	r26, 0x01	; 1
     f02:	4c 91       	ld	r20, X
	patch_to_save.amp_lfo = current_patch.amp_lfo;
     f04:	df 01       	movw	r26, r30
     f06:	12 97       	sbiw	r26, 0x02	; 2
     f08:	3c 91       	ld	r19, X
     f0a:	53 2f       	mov	r21, r19
     f0c:	55 0f       	add	r21, r21
     f0e:	55 0f       	add	r21, r21
     f10:	43 70       	andi	r20, 0x03	; 3
     f12:	45 2b       	or	r20, r21
     f14:	49 8b       	std	Y+17, r20	; 0x11
     f16:	32 95       	swap	r19
     f18:	36 95       	lsr	r19
     f1a:	36 95       	lsr	r19
     f1c:	33 70       	andi	r19, 0x03	; 3
     f1e:	11 96       	adiw	r26, 0x01	; 1
     f20:	4c 91       	ld	r20, X
     f22:	43 70       	andi	r20, 0x03	; 3
     f24:	44 0f       	add	r20, r20
     f26:	44 0f       	add	r20, r20
     f28:	83 2b       	or	r24, r19
     f2a:	84 2b       	or	r24, r20
     f2c:	8a 8b       	std	Y+18, r24	; 0x12
	patch_to_save.vco2_pw = current_patch.vco2_pw;
	
	patch_to_save.fil_eg2 = current_patch.fil_eg2;
     f2e:	80 91 e0 02 	lds	r24, 0x02E0
     f32:	38 2f       	mov	r19, r24
     f34:	32 95       	swap	r19
     f36:	33 0f       	add	r19, r19
     f38:	33 0f       	add	r19, r19
     f3a:	30 7c       	andi	r19, 0xC0	; 192
     f3c:	92 2b       	or	r25, r18
     f3e:	93 2b       	or	r25, r19
     f40:	9b 8b       	std	Y+19, r25	; 0x13
     f42:	93 81       	ldd	r25, Z+3	; 0x03
     f44:	92 95       	swap	r25
     f46:	99 0f       	add	r25, r25
     f48:	99 0f       	add	r25, r25
     f4a:	90 7c       	andi	r25, 0xC0	; 192
     f4c:	86 95       	lsr	r24
     f4e:	86 95       	lsr	r24
     f50:	89 2b       	or	r24, r25
     f52:	8c 8b       	std	Y+20, r24	; 0x14
	patch_to_save.res = current_patch.res;
     f54:	80 91 e2 02 	lds	r24, 0x02E2
     f58:	8d 8b       	std	Y+21, r24	; 0x15
     f5a:	95 81       	ldd	r25, Z+5	; 0x05
	patch_to_save.cutoff = current_patch.cutoff;
     f5c:	80 91 e4 02 	lds	r24, 0x02E4
     f60:	28 2f       	mov	r18, r24
     f62:	22 0f       	add	r18, r18
     f64:	22 0f       	add	r18, r18
     f66:	93 70       	andi	r25, 0x03	; 3
     f68:	92 2b       	or	r25, r18
     f6a:	9e 8b       	std	Y+22, r25	; 0x16
     f6c:	38 2f       	mov	r19, r24
     f6e:	32 95       	swap	r19
     f70:	36 95       	lsr	r19
     f72:	36 95       	lsr	r19
     f74:	33 70       	andi	r19, 0x03	; 3
     f76:	97 81       	ldd	r25, Z+7	; 0x07
     f78:	93 70       	andi	r25, 0x03	; 3
     f7a:	99 0f       	add	r25, r25
     f7c:	99 0f       	add	r25, r25
	patch_to_save.key_track = current_patch.key_track;
     f7e:	80 91 e6 02 	lds	r24, 0x02E6
     f82:	28 2f       	mov	r18, r24
     f84:	22 95       	swap	r18
     f86:	20 7f       	andi	r18, 0xF0	; 240
     f88:	93 2b       	or	r25, r19
     f8a:	92 2b       	or	r25, r18
     f8c:	9f 8b       	std	Y+23, r25	; 0x17
     f8e:	38 2f       	mov	r19, r24
     f90:	32 95       	swap	r19
     f92:	3f 70       	andi	r19, 0x0F	; 15
     f94:	91 85       	ldd	r25, Z+9	; 0x09
     f96:	93 70       	andi	r25, 0x03	; 3
     f98:	92 95       	swap	r25
     f9a:	90 7f       	andi	r25, 0xF0	; 240
	patch_to_save.fil_vco2 = current_patch.fil_vco2;
     f9c:	80 91 e8 02 	lds	r24, 0x02E8
     fa0:	28 2f       	mov	r18, r24
     fa2:	22 95       	swap	r18
     fa4:	22 0f       	add	r18, r18
     fa6:	22 0f       	add	r18, r18
     fa8:	20 7c       	andi	r18, 0xC0	; 192
     faa:	93 2b       	or	r25, r19
     fac:	92 2b       	or	r25, r18
     fae:	98 8f       	std	Y+24, r25	; 0x18
     fb0:	93 85       	ldd	r25, Z+11	; 0x0b
     fb2:	92 95       	swap	r25
     fb4:	99 0f       	add	r25, r25
     fb6:	99 0f       	add	r25, r25
     fb8:	90 7c       	andi	r25, 0xC0	; 192
     fba:	86 95       	lsr	r24
     fbc:	86 95       	lsr	r24
     fbe:	89 2b       	or	r24, r25
     fc0:	89 8f       	std	Y+25, r24	; 0x19
	patch_to_save.fil_lfo = current_patch.fil_lfo;
     fc2:	80 91 ea 02 	lds	r24, 0x02EA
     fc6:	8a 8f       	std	Y+26, r24	; 0x1a
     fc8:	95 85       	ldd	r25, Z+13	; 0x0d
	patch_to_save.noise_mix = current_patch.noise_mix;
     fca:	80 91 ec 02 	lds	r24, 0x02EC
     fce:	28 2f       	mov	r18, r24
     fd0:	22 0f       	add	r18, r18
     fd2:	22 0f       	add	r18, r18
     fd4:	93 70       	andi	r25, 0x03	; 3
     fd6:	92 2b       	or	r25, r18
     fd8:	9b 8f       	std	Y+27, r25	; 0x1b
     fda:	38 2f       	mov	r19, r24
     fdc:	32 95       	swap	r19
     fde:	36 95       	lsr	r19
     fe0:	36 95       	lsr	r19
     fe2:	33 70       	andi	r19, 0x03	; 3
     fe4:	97 85       	ldd	r25, Z+15	; 0x0f
     fe6:	93 70       	andi	r25, 0x03	; 3
     fe8:	99 0f       	add	r25, r25
     fea:	99 0f       	add	r25, r25
	patch_to_save.attack_2 = current_patch.attack_2;
     fec:	80 91 ee 02 	lds	r24, 0x02EE
     ff0:	28 2f       	mov	r18, r24
     ff2:	22 95       	swap	r18
     ff4:	20 7f       	andi	r18, 0xF0	; 240
     ff6:	93 2b       	or	r25, r19
     ff8:	92 2b       	or	r25, r18
     ffa:	9c 8f       	std	Y+28, r25	; 0x1c
     ffc:	38 2f       	mov	r19, r24
     ffe:	32 95       	swap	r19
    1000:	3f 70       	andi	r19, 0x0F	; 15
    1002:	91 89       	ldd	r25, Z+17	; 0x11
    1004:	93 70       	andi	r25, 0x03	; 3
    1006:	92 95       	swap	r25
    1008:	90 7f       	andi	r25, 0xF0	; 240
	patch_to_save.attack_1 = current_patch.attack_1;
    100a:	80 91 f0 02 	lds	r24, 0x02F0
    100e:	28 2f       	mov	r18, r24
    1010:	22 95       	swap	r18
    1012:	22 0f       	add	r18, r18
    1014:	22 0f       	add	r18, r18
    1016:	20 7c       	andi	r18, 0xC0	; 192
    1018:	93 2b       	or	r25, r19
    101a:	92 2b       	or	r25, r18
    101c:	9d 8f       	std	Y+29, r25	; 0x1d
    101e:	93 89       	ldd	r25, Z+19	; 0x13
    1020:	92 95       	swap	r25
    1022:	99 0f       	add	r25, r25
    1024:	99 0f       	add	r25, r25
    1026:	90 7c       	andi	r25, 0xC0	; 192
    1028:	86 95       	lsr	r24
    102a:	86 95       	lsr	r24
    102c:	89 2b       	or	r24, r25
    102e:	8e 8f       	std	Y+30, r24	; 0x1e
	patch_to_save.decay_2 = current_patch.decay_2;
    1030:	80 91 f2 02 	lds	r24, 0x02F2
    1034:	8f 8f       	std	Y+31, r24	; 0x1f
    1036:	95 89       	ldd	r25, Z+21	; 0x15
	patch_to_save.decay_1 = current_patch.decay_1;
    1038:	80 91 f4 02 	lds	r24, 0x02F4
    103c:	28 2f       	mov	r18, r24
    103e:	22 0f       	add	r18, r18
    1040:	22 0f       	add	r18, r18
    1042:	93 70       	andi	r25, 0x03	; 3
    1044:	92 2b       	or	r25, r18
    1046:	98 a3       	lds	r25, 0x58
    1048:	38 2f       	mov	r19, r24
    104a:	32 95       	swap	r19
    104c:	36 95       	lsr	r19
    104e:	36 95       	lsr	r19
    1050:	33 70       	andi	r19, 0x03	; 3
    1052:	97 89       	ldd	r25, Z+23	; 0x17
    1054:	93 70       	andi	r25, 0x03	; 3
    1056:	99 0f       	add	r25, r25
    1058:	99 0f       	add	r25, r25
	patch_to_save.sustain_2 = current_patch.sustain_2;
    105a:	80 91 f6 02 	lds	r24, 0x02F6
    105e:	28 2f       	mov	r18, r24
    1060:	22 95       	swap	r18
    1062:	20 7f       	andi	r18, 0xF0	; 240
    1064:	93 2b       	or	r25, r19
    1066:	92 2b       	or	r25, r18
    1068:	99 a3       	lds	r25, 0x59
    106a:	38 2f       	mov	r19, r24
    106c:	32 95       	swap	r19
    106e:	3f 70       	andi	r19, 0x0F	; 15
    1070:	91 8d       	ldd	r25, Z+25	; 0x19
    1072:	93 70       	andi	r25, 0x03	; 3
    1074:	92 95       	swap	r25
    1076:	90 7f       	andi	r25, 0xF0	; 240
	patch_to_save.sustain_1 = current_patch.sustain_1;
    1078:	80 91 f8 02 	lds	r24, 0x02F8
    107c:	28 2f       	mov	r18, r24
    107e:	22 95       	swap	r18
    1080:	22 0f       	add	r18, r18
    1082:	22 0f       	add	r18, r18
    1084:	20 7c       	andi	r18, 0xC0	; 192
    1086:	93 2b       	or	r25, r19
    1088:	92 2b       	or	r25, r18
    108a:	9a a3       	lds	r25, 0x5a
    108c:	93 8d       	ldd	r25, Z+27	; 0x1b
    108e:	92 95       	swap	r25
    1090:	99 0f       	add	r25, r25
    1092:	99 0f       	add	r25, r25
    1094:	90 7c       	andi	r25, 0xC0	; 192
    1096:	86 95       	lsr	r24
    1098:	86 95       	lsr	r24
    109a:	89 2b       	or	r24, r25
    109c:	8b a3       	lds	r24, 0x5b
	patch_to_save.release_2 = current_patch.release_2;
    109e:	80 91 fa 02 	lds	r24, 0x02FA
    10a2:	8c a3       	lds	r24, 0x5c
    10a4:	95 8d       	ldd	r25, Z+29	; 0x1d
	patch_to_save.release_1 = current_patch.release_1;
    10a6:	80 91 fc 02 	lds	r24, 0x02FC
    10aa:	28 2f       	mov	r18, r24
    10ac:	22 0f       	add	r18, r18
    10ae:	22 0f       	add	r18, r18
    10b0:	93 70       	andi	r25, 0x03	; 3
    10b2:	92 2b       	or	r25, r18
    10b4:	9d a3       	lds	r25, 0x5d
    10b6:	82 95       	swap	r24
    10b8:	86 95       	lsr	r24
    10ba:	86 95       	lsr	r24
    10bc:	83 70       	andi	r24, 0x03	; 3
    10be:	2e a1       	lds	r18, 0x4e
    10c0:	20 7f       	andi	r18, 0xF0	; 240
    10c2:	97 8d       	ldd	r25, Z+31	; 0x1f
    10c4:	93 70       	andi	r25, 0x03	; 3
    10c6:	99 0f       	add	r25, r25
    10c8:	99 0f       	add	r25, r25
    10ca:	82 2b       	or	r24, r18
    10cc:	89 2b       	or	r24, r25
    10ce:	8e a3       	lds	r24, 0x5e
	
		
	patch_to_save.byte_1 = current_patch.byte_1;
    10d0:	80 91 fe 02 	lds	r24, 0x02FE
    10d4:	8f a3       	lds	r24, 0x5f
	patch_to_save.byte_2 = current_patch.byte_2;
    10d6:	80 91 ff 02 	lds	r24, 0x02FF
    10da:	88 a7       	lds	r24, 0x78
	patch_to_save.byte_3 = current_patch.byte_3;
    10dc:	80 91 00 03 	lds	r24, 0x0300
    10e0:	89 a7       	lds	r24, 0x79
	patch_to_save.byte_4 = current_patch.byte_4;
    10e2:	80 91 01 03 	lds	r24, 0x0301
    10e6:	8a a7       	lds	r24, 0x7a
	patch_to_save.byte_5 = current_patch.byte_5;
    10e8:	80 91 02 03 	lds	r24, 0x0302
    10ec:	8b a7       	lds	r24, 0x7b
	
	
	lock_pots();
    10ee:	0e 94 7f 06 	call	0xcfe	; 0xcfe <lock_pots>
	if (current_patch.mode == MANUAL) switch_states.byte2 &= ~(1<< PROG_MANUAL_SW); //if in MANUAL mode, turn off MANUAL LED
    10f2:	80 91 04 03 	lds	r24, 0x0304
    10f6:	81 30       	cpi	r24, 0x01	; 1
    10f8:	29 f4       	brne	.+10     	; 0x1104 <__stack+0x5>
    10fa:	80 91 79 03 	lds	r24, 0x0379
    10fe:	8f 77       	andi	r24, 0x7F	; 127
    1100:	80 93 79 03 	sts	0x0379, r24
	current_patch.mode = MEMORY;
    1104:	10 92 04 03 	sts	0x0304, r1
	
	eeprom_update_block((const void*)&patch_to_save, (void*)&patch_memory[patch_number], sizeof(patch_to_save));
    1108:	21 2f       	mov	r18, r17
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	8b e2       	ldi	r24, 0x2B	; 43
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	28 9f       	mul	r18, r24
    1112:	b0 01       	movw	r22, r0
    1114:	29 9f       	mul	r18, r25
    1116:	70 0d       	add	r23, r0
    1118:	38 9f       	mul	r19, r24
    111a:	70 0d       	add	r23, r0
    111c:	11 24       	eor	r1, r1
    111e:	60 50       	subi	r22, 0x00	; 0
    1120:	70 40       	sbci	r23, 0x00	; 0
    1122:	ce 01       	movw	r24, r28
    1124:	01 96       	adiw	r24, 0x01	; 1
    1126:	4b e2       	ldi	r20, 0x2B	; 43
    1128:	50 e0       	ldi	r21, 0x00	; 0
    112a:	0e 94 17 1b 	call	0x362e	; 0x362e <__eeupd_block_m6450a>
}	
    112e:	ab 96       	adiw	r28, 0x2b	; 43
    1130:	0f b6       	in	r0, 0x3f	; 63
    1132:	f8 94       	cli
    1134:	de bf       	out	0x3e, r29	; 62
    1136:	0f be       	out	0x3f, r0	; 63
    1138:	cd bf       	out	0x3d, r28	; 61
    113a:	df 91       	pop	r29
    113c:	cf 91       	pop	r28
    113e:	1f 91       	pop	r17
    1140:	08 95       	ret

00001142 <load_patch>:
	
void load_patch(uint8_t patch_number) {
    1142:	1f 93       	push	r17
    1144:	cf 93       	push	r28
    1146:	df 93       	push	r29
    1148:	cd b7       	in	r28, 0x3d	; 61
    114a:	de b7       	in	r29, 0x3e	; 62
    114c:	c3 54       	subi	r28, 0x43	; 67
    114e:	d0 40       	sbci	r29, 0x00	; 0
    1150:	0f b6       	in	r0, 0x3f	; 63
    1152:	f8 94       	cli
    1154:	de bf       	out	0x3e, r29	; 62
    1156:	0f be       	out	0x3f, r0	; 63
    1158:	cd bf       	out	0x3d, r28	; 61
	
	struct eeprom_patch loaded_patch;
	//because of bit fields in eeprom patch struct, a temporary eeprom patch needs to be filled with current_patch values and then saved to memory.
	eeprom_read_block((void*)&loaded_patch, (const void*)&patch_memory[patch_number], sizeof(loaded_patch));
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	2b e2       	ldi	r18, 0x2B	; 43
    115e:	30 e0       	ldi	r19, 0x00	; 0
    1160:	82 9f       	mul	r24, r18
    1162:	b0 01       	movw	r22, r0
    1164:	83 9f       	mul	r24, r19
    1166:	70 0d       	add	r23, r0
    1168:	92 9f       	mul	r25, r18
    116a:	70 0d       	add	r23, r0
    116c:	11 24       	eor	r1, r1
    116e:	60 50       	subi	r22, 0x00	; 0
    1170:	70 40       	sbci	r23, 0x00	; 0
    1172:	ce 01       	movw	r24, r28
    1174:	01 96       	adiw	r24, 0x01	; 1
    1176:	4b e2       	ldi	r20, 0x2B	; 43
    1178:	50 e0       	ldi	r21, 0x00	; 0
    117a:	0e 94 01 1b 	call	0x3602	; 0x3602 <__eerd_block_m6450a>
	
	
	
	current_patch.vco2_pw = loaded_patch.vco2_pw;
    117e:	ee ed       	ldi	r30, 0xDE	; 222
    1180:	f2 e0       	ldi	r31, 0x02	; 2
    1182:	8a 89       	ldd	r24, Y+18	; 0x12
    1184:	28 2f       	mov	r18, r24
    1186:	22 95       	swap	r18
    1188:	2f 70       	andi	r18, 0x0F	; 15
    118a:	9b 89       	ldd	r25, Y+19	; 0x13
    118c:	39 2f       	mov	r19, r25
    118e:	32 95       	swap	r19
    1190:	30 7f       	andi	r19, 0xF0	; 240
    1192:	32 2b       	or	r19, r18
    1194:	29 2f       	mov	r18, r25
    1196:	22 95       	swap	r18
    1198:	2f 70       	andi	r18, 0x0F	; 15
    119a:	23 70       	andi	r18, 0x03	; 3
    119c:	30 93 de 02 	sts	0x02DE, r19
    11a0:	20 93 df 02 	sts	0x02DF, r18
	current_patch.vco1_mix = loaded_patch.vco1_mix;
    11a4:	df 01       	movw	r26, r30
    11a6:	5a 97       	sbiw	r26, 0x1a	; 26
    11a8:	4a 81       	ldd	r20, Y+2	; 0x02
    11aa:	46 95       	lsr	r20
    11ac:	46 95       	lsr	r20
    11ae:	2b 81       	ldd	r18, Y+3	; 0x03
    11b0:	32 2f       	mov	r19, r18
    11b2:	32 95       	swap	r19
    11b4:	33 0f       	add	r19, r19
    11b6:	33 0f       	add	r19, r19
    11b8:	30 7c       	andi	r19, 0xC0	; 192
    11ba:	43 2b       	or	r20, r19
    11bc:	32 2f       	mov	r19, r18
    11be:	36 95       	lsr	r19
    11c0:	36 95       	lsr	r19
    11c2:	33 70       	andi	r19, 0x03	; 3
    11c4:	4c 93       	st	X, r20
    11c6:	11 96       	adiw	r26, 0x01	; 1
    11c8:	3c 93       	st	X, r19
	current_patch.pitch_eg2 = loaded_patch.pitch_eg2;
    11ca:	df 01       	movw	r26, r30
    11cc:	58 97       	sbiw	r26, 0x18	; 24
    11ce:	32 2f       	mov	r19, r18
    11d0:	32 95       	swap	r19
    11d2:	3f 70       	andi	r19, 0x0F	; 15
    11d4:	2c 81       	ldd	r18, Y+4	; 0x04
    11d6:	42 2f       	mov	r20, r18
    11d8:	42 95       	swap	r20
    11da:	40 7f       	andi	r20, 0xF0	; 240
    11dc:	43 2b       	or	r20, r19
    11de:	32 2f       	mov	r19, r18
    11e0:	32 95       	swap	r19
    11e2:	3f 70       	andi	r19, 0x0F	; 15
    11e4:	33 70       	andi	r19, 0x03	; 3
    11e6:	4c 93       	st	X, r20
    11e8:	11 96       	adiw	r26, 0x01	; 1
    11ea:	3c 93       	st	X, r19
	current_patch.pitch_vco2 = loaded_patch.pitch_vco2;
    11ec:	df 01       	movw	r26, r30
    11ee:	56 97       	sbiw	r26, 0x16	; 22
    11f0:	22 95       	swap	r18
    11f2:	26 95       	lsr	r18
    11f4:	26 95       	lsr	r18
    11f6:	23 70       	andi	r18, 0x03	; 3
    11f8:	3d 81       	ldd	r19, Y+5	; 0x05
    11fa:	43 2f       	mov	r20, r19
    11fc:	44 0f       	add	r20, r20
    11fe:	44 0f       	add	r20, r20
    1200:	24 2b       	or	r18, r20
    1202:	32 95       	swap	r19
    1204:	36 95       	lsr	r19
    1206:	36 95       	lsr	r19
    1208:	33 70       	andi	r19, 0x03	; 3
    120a:	2c 93       	st	X, r18
    120c:	11 96       	adiw	r26, 0x01	; 1
    120e:	3c 93       	st	X, r19
	current_patch.pitch_lfo = loaded_patch.pitch_lfo;
    1210:	df 01       	movw	r26, r30
    1212:	54 97       	sbiw	r26, 0x14	; 20
    1214:	4e 81       	ldd	r20, Y+6	; 0x06
    1216:	2f 81       	ldd	r18, Y+7	; 0x07
    1218:	32 2f       	mov	r19, r18
    121a:	33 70       	andi	r19, 0x03	; 3
    121c:	4c 93       	st	X, r20
    121e:	11 96       	adiw	r26, 0x01	; 1
    1220:	3c 93       	st	X, r19
	current_patch.pwm_lfo = loaded_patch.pwm_lfo;
    1222:	df 01       	movw	r26, r30
    1224:	52 97       	sbiw	r26, 0x12	; 18
    1226:	32 2f       	mov	r19, r18
    1228:	36 95       	lsr	r19
    122a:	36 95       	lsr	r19
    122c:	28 85       	ldd	r18, Y+8	; 0x08
    122e:	42 2f       	mov	r20, r18
    1230:	42 95       	swap	r20
    1232:	44 0f       	add	r20, r20
    1234:	44 0f       	add	r20, r20
    1236:	40 7c       	andi	r20, 0xC0	; 192
    1238:	43 2b       	or	r20, r19
    123a:	32 2f       	mov	r19, r18
    123c:	36 95       	lsr	r19
    123e:	36 95       	lsr	r19
    1240:	33 70       	andi	r19, 0x03	; 3
    1242:	4c 93       	st	X, r20
    1244:	11 96       	adiw	r26, 0x01	; 1
    1246:	3c 93       	st	X, r19
	current_patch.pwm_eg2 = loaded_patch.pwm_eg2;
    1248:	df 01       	movw	r26, r30
    124a:	50 97       	sbiw	r26, 0x10	; 16
    124c:	32 2f       	mov	r19, r18
    124e:	32 95       	swap	r19
    1250:	3f 70       	andi	r19, 0x0F	; 15
    1252:	29 85       	ldd	r18, Y+9	; 0x09
    1254:	42 2f       	mov	r20, r18
    1256:	42 95       	swap	r20
    1258:	40 7f       	andi	r20, 0xF0	; 240
    125a:	43 2b       	or	r20, r19
    125c:	32 2f       	mov	r19, r18
    125e:	32 95       	swap	r19
    1260:	3f 70       	andi	r19, 0x0F	; 15
    1262:	33 70       	andi	r19, 0x03	; 3
    1264:	4c 93       	st	X, r20
    1266:	11 96       	adiw	r26, 0x01	; 1
    1268:	3c 93       	st	X, r19
	current_patch.vco1_pw = loaded_patch.vco1_pw;
    126a:	df 01       	movw	r26, r30
    126c:	1e 97       	sbiw	r26, 0x0e	; 14
    126e:	22 95       	swap	r18
    1270:	26 95       	lsr	r18
    1272:	26 95       	lsr	r18
    1274:	23 70       	andi	r18, 0x03	; 3
    1276:	3a 85       	ldd	r19, Y+10	; 0x0a
    1278:	43 2f       	mov	r20, r19
    127a:	44 0f       	add	r20, r20
    127c:	44 0f       	add	r20, r20
    127e:	24 2b       	or	r18, r20
    1280:	32 95       	swap	r19
    1282:	36 95       	lsr	r19
    1284:	36 95       	lsr	r19
    1286:	33 70       	andi	r19, 0x03	; 3
    1288:	2c 93       	st	X, r18
    128a:	11 96       	adiw	r26, 0x01	; 1
    128c:	3c 93       	st	X, r19
	current_patch.fine = loaded_patch.fine;
    128e:	df 01       	movw	r26, r30
    1290:	1c 97       	sbiw	r26, 0x0c	; 12
    1292:	4b 85       	ldd	r20, Y+11	; 0x0b
    1294:	2c 85       	ldd	r18, Y+12	; 0x0c
    1296:	32 2f       	mov	r19, r18
    1298:	33 70       	andi	r19, 0x03	; 3
    129a:	4c 93       	st	X, r20
    129c:	11 96       	adiw	r26, 0x01	; 1
    129e:	3c 93       	st	X, r19
	current_patch.tune = loaded_patch.tune; //probably shouldn't save master tune value. Like volume, it is a parameter that doesn't apply to a patch.
    12a0:	df 01       	movw	r26, r30
    12a2:	1a 97       	sbiw	r26, 0x0a	; 10
    12a4:	32 2f       	mov	r19, r18
    12a6:	36 95       	lsr	r19
    12a8:	36 95       	lsr	r19
    12aa:	2d 85       	ldd	r18, Y+13	; 0x0d
    12ac:	42 2f       	mov	r20, r18
    12ae:	42 95       	swap	r20
    12b0:	44 0f       	add	r20, r20
    12b2:	44 0f       	add	r20, r20
    12b4:	40 7c       	andi	r20, 0xC0	; 192
    12b6:	43 2b       	or	r20, r19
    12b8:	32 2f       	mov	r19, r18
    12ba:	36 95       	lsr	r19
    12bc:	36 95       	lsr	r19
    12be:	33 70       	andi	r19, 0x03	; 3
    12c0:	4c 93       	st	X, r20
    12c2:	11 96       	adiw	r26, 0x01	; 1
    12c4:	3c 93       	st	X, r19
	current_patch.lfo_rate = loaded_patch.lfo_rate;
    12c6:	df 01       	movw	r26, r30
    12c8:	18 97       	sbiw	r26, 0x08	; 8
    12ca:	32 2f       	mov	r19, r18
    12cc:	32 95       	swap	r19
    12ce:	3f 70       	andi	r19, 0x0F	; 15
    12d0:	2e 85       	ldd	r18, Y+14	; 0x0e
    12d2:	42 2f       	mov	r20, r18
    12d4:	42 95       	swap	r20
    12d6:	40 7f       	andi	r20, 0xF0	; 240
    12d8:	43 2b       	or	r20, r19
    12da:	32 2f       	mov	r19, r18
    12dc:	32 95       	swap	r19
    12de:	3f 70       	andi	r19, 0x0F	; 15
    12e0:	33 70       	andi	r19, 0x03	; 3
    12e2:	4c 93       	st	X, r20
    12e4:	11 96       	adiw	r26, 0x01	; 1
    12e6:	3c 93       	st	X, r19
	current_patch.arp_rate = loaded_patch.arp_rate;
    12e8:	df 01       	movw	r26, r30
    12ea:	16 97       	sbiw	r26, 0x06	; 6
    12ec:	22 95       	swap	r18
    12ee:	26 95       	lsr	r18
    12f0:	26 95       	lsr	r18
    12f2:	23 70       	andi	r18, 0x03	; 3
    12f4:	3f 85       	ldd	r19, Y+15	; 0x0f
    12f6:	43 2f       	mov	r20, r19
    12f8:	44 0f       	add	r20, r20
    12fa:	44 0f       	add	r20, r20
    12fc:	24 2b       	or	r18, r20
    12fe:	32 95       	swap	r19
    1300:	36 95       	lsr	r19
    1302:	36 95       	lsr	r19
    1304:	33 70       	andi	r19, 0x03	; 3
    1306:	2c 93       	st	X, r18
    1308:	11 96       	adiw	r26, 0x01	; 1
    130a:	3c 93       	st	X, r19
	current_patch.glide	= loaded_patch.glide;
    130c:	df 01       	movw	r26, r30
    130e:	14 97       	sbiw	r26, 0x04	; 4
    1310:	48 89       	ldd	r20, Y+16	; 0x10
    1312:	29 89       	ldd	r18, Y+17	; 0x11
    1314:	32 2f       	mov	r19, r18
    1316:	33 70       	andi	r19, 0x03	; 3
    1318:	4c 93       	st	X, r20
    131a:	11 96       	adiw	r26, 0x01	; 1
    131c:	3c 93       	st	X, r19
	current_patch.amp_lfo = loaded_patch.amp_lfo;
    131e:	df 01       	movw	r26, r30
    1320:	12 97       	sbiw	r26, 0x02	; 2
    1322:	26 95       	lsr	r18
    1324:	26 95       	lsr	r18
    1326:	38 2f       	mov	r19, r24
    1328:	32 95       	swap	r19
    132a:	33 0f       	add	r19, r19
    132c:	33 0f       	add	r19, r19
    132e:	30 7c       	andi	r19, 0xC0	; 192
    1330:	23 2b       	or	r18, r19
    1332:	86 95       	lsr	r24
    1334:	86 95       	lsr	r24
    1336:	83 70       	andi	r24, 0x03	; 3
    1338:	2c 93       	st	X, r18
    133a:	11 96       	adiw	r26, 0x01	; 1
    133c:	8c 93       	st	X, r24
	current_patch.vco2_pw = loaded_patch.vco2_pw;
	
	current_patch.fil_eg2 = loaded_patch.fil_eg2;
    133e:	92 95       	swap	r25
    1340:	96 95       	lsr	r25
    1342:	96 95       	lsr	r25
    1344:	93 70       	andi	r25, 0x03	; 3
    1346:	8c 89       	ldd	r24, Y+20	; 0x14
    1348:	28 2f       	mov	r18, r24
    134a:	22 0f       	add	r18, r18
    134c:	22 0f       	add	r18, r18
    134e:	92 2b       	or	r25, r18
    1350:	82 95       	swap	r24
    1352:	86 95       	lsr	r24
    1354:	86 95       	lsr	r24
    1356:	83 70       	andi	r24, 0x03	; 3
    1358:	90 93 e0 02 	sts	0x02E0, r25
    135c:	83 83       	std	Z+3, r24	; 0x03
	current_patch.res = loaded_patch.res;
    135e:	2d 89       	ldd	r18, Y+21	; 0x15
    1360:	8e 89       	ldd	r24, Y+22	; 0x16
    1362:	98 2f       	mov	r25, r24
    1364:	93 70       	andi	r25, 0x03	; 3
    1366:	20 93 e2 02 	sts	0x02E2, r18
    136a:	95 83       	std	Z+5, r25	; 0x05
	current_patch.cutoff = loaded_patch.cutoff;
    136c:	98 2f       	mov	r25, r24
    136e:	96 95       	lsr	r25
    1370:	96 95       	lsr	r25
    1372:	8f 89       	ldd	r24, Y+23	; 0x17
    1374:	28 2f       	mov	r18, r24
    1376:	22 95       	swap	r18
    1378:	22 0f       	add	r18, r18
    137a:	22 0f       	add	r18, r18
    137c:	20 7c       	andi	r18, 0xC0	; 192
    137e:	29 2b       	or	r18, r25
    1380:	98 2f       	mov	r25, r24
    1382:	96 95       	lsr	r25
    1384:	96 95       	lsr	r25
    1386:	93 70       	andi	r25, 0x03	; 3
    1388:	20 93 e4 02 	sts	0x02E4, r18
    138c:	97 83       	std	Z+7, r25	; 0x07
	current_patch.key_track = loaded_patch.key_track;
    138e:	98 2f       	mov	r25, r24
    1390:	92 95       	swap	r25
    1392:	9f 70       	andi	r25, 0x0F	; 15
    1394:	88 8d       	ldd	r24, Y+24	; 0x18
    1396:	28 2f       	mov	r18, r24
    1398:	22 95       	swap	r18
    139a:	20 7f       	andi	r18, 0xF0	; 240
    139c:	29 2b       	or	r18, r25
    139e:	98 2f       	mov	r25, r24
    13a0:	92 95       	swap	r25
    13a2:	9f 70       	andi	r25, 0x0F	; 15
    13a4:	93 70       	andi	r25, 0x03	; 3
    13a6:	20 93 e6 02 	sts	0x02E6, r18
    13aa:	91 87       	std	Z+9, r25	; 0x09
	current_patch.fil_vco2 = loaded_patch.fil_vco2;
    13ac:	82 95       	swap	r24
    13ae:	86 95       	lsr	r24
    13b0:	86 95       	lsr	r24
    13b2:	83 70       	andi	r24, 0x03	; 3
    13b4:	99 8d       	ldd	r25, Y+25	; 0x19
    13b6:	29 2f       	mov	r18, r25
    13b8:	22 0f       	add	r18, r18
    13ba:	22 0f       	add	r18, r18
    13bc:	82 2b       	or	r24, r18
    13be:	92 95       	swap	r25
    13c0:	96 95       	lsr	r25
    13c2:	96 95       	lsr	r25
    13c4:	93 70       	andi	r25, 0x03	; 3
    13c6:	80 93 e8 02 	sts	0x02E8, r24
    13ca:	93 87       	std	Z+11, r25	; 0x0b
	current_patch.fil_lfo = loaded_patch.fil_lfo;
    13cc:	2a 8d       	ldd	r18, Y+26	; 0x1a
    13ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13d0:	98 2f       	mov	r25, r24
    13d2:	93 70       	andi	r25, 0x03	; 3
    13d4:	20 93 ea 02 	sts	0x02EA, r18
    13d8:	95 87       	std	Z+13, r25	; 0x0d
	current_patch.noise_mix = loaded_patch.noise_mix;
    13da:	98 2f       	mov	r25, r24
    13dc:	96 95       	lsr	r25
    13de:	96 95       	lsr	r25
    13e0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    13e2:	28 2f       	mov	r18, r24
    13e4:	22 95       	swap	r18
    13e6:	22 0f       	add	r18, r18
    13e8:	22 0f       	add	r18, r18
    13ea:	20 7c       	andi	r18, 0xC0	; 192
    13ec:	29 2b       	or	r18, r25
    13ee:	98 2f       	mov	r25, r24
    13f0:	96 95       	lsr	r25
    13f2:	96 95       	lsr	r25
    13f4:	93 70       	andi	r25, 0x03	; 3
    13f6:	20 93 ec 02 	sts	0x02EC, r18
    13fa:	97 87       	std	Z+15, r25	; 0x0f
	current_patch.attack_2 = loaded_patch.attack_2;
    13fc:	98 2f       	mov	r25, r24
    13fe:	92 95       	swap	r25
    1400:	9f 70       	andi	r25, 0x0F	; 15
    1402:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1404:	28 2f       	mov	r18, r24
    1406:	22 95       	swap	r18
    1408:	20 7f       	andi	r18, 0xF0	; 240
    140a:	29 2b       	or	r18, r25
    140c:	98 2f       	mov	r25, r24
    140e:	92 95       	swap	r25
    1410:	9f 70       	andi	r25, 0x0F	; 15
    1412:	93 70       	andi	r25, 0x03	; 3
    1414:	20 93 ee 02 	sts	0x02EE, r18
    1418:	91 8b       	std	Z+17, r25	; 0x11
	current_patch.attack_1 = loaded_patch.attack_1;
    141a:	82 95       	swap	r24
    141c:	86 95       	lsr	r24
    141e:	86 95       	lsr	r24
    1420:	83 70       	andi	r24, 0x03	; 3
    1422:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1424:	29 2f       	mov	r18, r25
    1426:	22 0f       	add	r18, r18
    1428:	22 0f       	add	r18, r18
    142a:	82 2b       	or	r24, r18
    142c:	92 95       	swap	r25
    142e:	96 95       	lsr	r25
    1430:	96 95       	lsr	r25
    1432:	93 70       	andi	r25, 0x03	; 3
    1434:	80 93 f0 02 	sts	0x02F0, r24
    1438:	93 8b       	std	Z+19, r25	; 0x13
	current_patch.decay_2 = loaded_patch.decay_2;
    143a:	2f 8d       	ldd	r18, Y+31	; 0x1f
    143c:	88 a1       	lds	r24, 0x48
    143e:	98 2f       	mov	r25, r24
    1440:	93 70       	andi	r25, 0x03	; 3
    1442:	20 93 f2 02 	sts	0x02F2, r18
    1446:	95 8b       	std	Z+21, r25	; 0x15
	current_patch.decay_1 = loaded_patch.decay_1;
    1448:	98 2f       	mov	r25, r24
    144a:	96 95       	lsr	r25
    144c:	96 95       	lsr	r25
    144e:	89 a1       	lds	r24, 0x49
    1450:	28 2f       	mov	r18, r24
    1452:	22 95       	swap	r18
    1454:	22 0f       	add	r18, r18
    1456:	22 0f       	add	r18, r18
    1458:	20 7c       	andi	r18, 0xC0	; 192
    145a:	29 2b       	or	r18, r25
    145c:	98 2f       	mov	r25, r24
    145e:	96 95       	lsr	r25
    1460:	96 95       	lsr	r25
    1462:	93 70       	andi	r25, 0x03	; 3
    1464:	20 93 f4 02 	sts	0x02F4, r18
    1468:	97 8b       	std	Z+23, r25	; 0x17
	current_patch.sustain_2 = loaded_patch.sustain_2;
    146a:	98 2f       	mov	r25, r24
    146c:	92 95       	swap	r25
    146e:	9f 70       	andi	r25, 0x0F	; 15
    1470:	8a a1       	lds	r24, 0x4a
    1472:	28 2f       	mov	r18, r24
    1474:	22 95       	swap	r18
    1476:	20 7f       	andi	r18, 0xF0	; 240
    1478:	29 2b       	or	r18, r25
    147a:	98 2f       	mov	r25, r24
    147c:	92 95       	swap	r25
    147e:	9f 70       	andi	r25, 0x0F	; 15
    1480:	93 70       	andi	r25, 0x03	; 3
    1482:	20 93 f6 02 	sts	0x02F6, r18
    1486:	91 8f       	std	Z+25, r25	; 0x19
	current_patch.sustain_1 = loaded_patch.sustain_1;
    1488:	82 95       	swap	r24
    148a:	86 95       	lsr	r24
    148c:	86 95       	lsr	r24
    148e:	83 70       	andi	r24, 0x03	; 3
    1490:	9b a1       	lds	r25, 0x4b
    1492:	29 2f       	mov	r18, r25
    1494:	22 0f       	add	r18, r18
    1496:	22 0f       	add	r18, r18
    1498:	82 2b       	or	r24, r18
    149a:	92 95       	swap	r25
    149c:	96 95       	lsr	r25
    149e:	96 95       	lsr	r25
    14a0:	93 70       	andi	r25, 0x03	; 3
    14a2:	80 93 f8 02 	sts	0x02F8, r24
    14a6:	93 8f       	std	Z+27, r25	; 0x1b
	current_patch.release_2 = loaded_patch.release_2;
    14a8:	2c a1       	lds	r18, 0x4c
    14aa:	8d a1       	lds	r24, 0x4d
    14ac:	98 2f       	mov	r25, r24
    14ae:	93 70       	andi	r25, 0x03	; 3
    14b0:	20 93 fa 02 	sts	0x02FA, r18
    14b4:	95 8f       	std	Z+29, r25	; 0x1d
	current_patch.release_1 = loaded_patch.release_1;
    14b6:	98 2f       	mov	r25, r24
    14b8:	96 95       	lsr	r25
    14ba:	96 95       	lsr	r25
    14bc:	8e a1       	lds	r24, 0x4e
    14be:	28 2f       	mov	r18, r24
    14c0:	22 95       	swap	r18
    14c2:	22 0f       	add	r18, r18
    14c4:	22 0f       	add	r18, r18
    14c6:	20 7c       	andi	r18, 0xC0	; 192
    14c8:	29 2b       	or	r18, r25
    14ca:	86 95       	lsr	r24
    14cc:	86 95       	lsr	r24
    14ce:	98 2f       	mov	r25, r24
    14d0:	93 70       	andi	r25, 0x03	; 3
    14d2:	20 93 fc 02 	sts	0x02FC, r18
    14d6:	97 8f       	std	Z+31, r25	; 0x1f
	
	
	current_patch.byte_1 = loaded_patch.byte_1;
    14d8:	1f a1       	lds	r17, 0x4f
    14da:	10 93 fe 02 	sts	0x02FE, r17
	current_patch.byte_2 = loaded_patch.byte_2;
    14de:	68 a5       	lds	r22, 0x68
    14e0:	60 93 ff 02 	sts	0x02FF, r22
	current_patch.byte_3 = loaded_patch.byte_3;
    14e4:	89 a5       	lds	r24, 0x69
    14e6:	80 93 00 03 	sts	0x0300, r24
	current_patch.byte_4 = loaded_patch.byte_4;
    14ea:	9a a5       	lds	r25, 0x6a
    14ec:	90 93 01 03 	sts	0x0301, r25
	current_patch.byte_5 = loaded_patch.byte_5;
    14f0:	7b a5       	lds	r23, 0x6b
    14f2:	70 93 02 03 	sts	0x0302, r23
	
	//using De Bruijn sequence to determine which bit is set. For alphabet size k = 2 (binary - 0 and 1) and n = 3. 2^3 = 8. The minimum number of bits required to represent the 5 octave positions
	uint8_t vco1_lookup[] = {7, 2, 5, 0, 6, 4, 3, 1}; // *modified* De Bruijn lookup table for octave number, see: http://stackoverflow.com/questions/14429661/determine-which-single-bit-in-the-byte-is-set
    14f6:	de 01       	movw	r26, r28
    14f8:	9c 96       	adiw	r26, 0x2c	; 44
    14fa:	ef ef       	ldi	r30, 0xFF	; 255
    14fc:	f1 e0       	ldi	r31, 0x01	; 1
    14fe:	28 e0       	ldi	r18, 0x08	; 8
    1500:	01 90       	ld	r0, Z+
    1502:	0d 92       	st	X+, r0
    1504:	21 50       	subi	r18, 0x01	; 1
    1506:	e1 f7       	brne	.-8      	; 0x1500 <load_patch+0x3be>
	//lookup table modified from standard 8 bit De Bruijn sequence to handle non sequential order of octave LEDs in byte_4
	uint8_t vco1_bitfield = current_patch.byte_4 & 0b00011111; //clear top 3 bits, which are used for VCO2 octave lookup - probably don't need to clear these bits
    1508:	e9 2f       	mov	r30, r25
    150a:	ef 71       	andi	r30, 0x1F	; 31
	uint8_t bit_index = ((vco1_bitfield*0x1D) >> 4) & 0x7;	//0x1D 0b11101 is the De Bruijn sequence for 8 bits 
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	9f 01       	movw	r18, r30
    1510:	22 0f       	add	r18, r18
    1512:	33 1f       	adc	r19, r19
    1514:	22 0f       	add	r18, r18
    1516:	33 1f       	adc	r19, r19
    1518:	a9 01       	movw	r20, r18
    151a:	44 0f       	add	r20, r20
    151c:	55 1f       	adc	r21, r21
    151e:	44 0f       	add	r20, r20
    1520:	55 1f       	adc	r21, r21
    1522:	44 0f       	add	r20, r20
    1524:	55 1f       	adc	r21, r21
    1526:	42 1b       	sub	r20, r18
    1528:	53 0b       	sbc	r21, r19
    152a:	4e 0f       	add	r20, r30
    152c:	5f 1f       	adc	r21, r31
    152e:	55 95       	asr	r21
    1530:	47 95       	ror	r20
    1532:	55 95       	asr	r21
    1534:	47 95       	ror	r20
    1536:	55 95       	asr	r21
    1538:	47 95       	ror	r20
    153a:	55 95       	asr	r21
    153c:	47 95       	ror	r20
    153e:	47 70       	andi	r20, 0x07	; 7
	octave_index.vco1 = vco1_lookup[bit_index];	
    1540:	fe 01       	movw	r30, r28
    1542:	e4 0f       	add	r30, r20
    1544:	f1 1d       	adc	r31, r1
    1546:	24 a5       	lds	r18, 0x64
    1548:	20 93 05 03 	sts	0x0305, r18
	
	uint8_t vco2_lookup[] = {7, 4, 5, 3, 6, 2, 1, 0}; 
    154c:	de 01       	movw	r26, r28
    154e:	d4 96       	adiw	r26, 0x34	; 52
    1550:	e7 e0       	ldi	r30, 0x07	; 7
    1552:	f2 e0       	ldi	r31, 0x02	; 2
    1554:	28 e0       	ldi	r18, 0x08	; 8
    1556:	01 90       	ld	r0, Z+
    1558:	0d 92       	st	X+, r0
    155a:	21 50       	subi	r18, 0x01	; 1
    155c:	e1 f7       	brne	.-8      	; 0x1556 <load_patch+0x414>
																																				 //bit order 4   3    2    1   0
	uint8_t vco2_bitfield = ((current_patch.byte_4 & 0b11100000) >> 3) | (current_patch.byte_3 & 0b00000011); //combine  all VCO2 octave bits into one byte: 8', 16', 32', 4', 2'
    155e:	29 2f       	mov	r18, r25
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	20 7e       	andi	r18, 0xE0	; 224
    1564:	30 70       	andi	r19, 0x00	; 0
    1566:	35 95       	asr	r19
    1568:	27 95       	ror	r18
    156a:	35 95       	asr	r19
    156c:	27 95       	ror	r18
    156e:	35 95       	asr	r19
    1570:	27 95       	ror	r18
    1572:	83 70       	andi	r24, 0x03	; 3
    1574:	28 2b       	or	r18, r24
	bit_index = ((vco2_bitfield*0x1D) >> 4) & 0x7;																								     //index 2   1    0    3   4
    1576:	42 2f       	mov	r20, r18
    1578:	50 e0       	ldi	r21, 0x00	; 0
    157a:	ca 01       	movw	r24, r20
    157c:	88 0f       	add	r24, r24
    157e:	99 1f       	adc	r25, r25
    1580:	88 0f       	add	r24, r24
    1582:	99 1f       	adc	r25, r25
    1584:	9c 01       	movw	r18, r24
    1586:	22 0f       	add	r18, r18
    1588:	33 1f       	adc	r19, r19
    158a:	22 0f       	add	r18, r18
    158c:	33 1f       	adc	r19, r19
    158e:	22 0f       	add	r18, r18
    1590:	33 1f       	adc	r19, r19
    1592:	28 1b       	sub	r18, r24
    1594:	39 0b       	sbc	r19, r25
    1596:	42 0f       	add	r20, r18
    1598:	53 1f       	adc	r21, r19
    159a:	ca 01       	movw	r24, r20
    159c:	95 95       	asr	r25
    159e:	87 95       	ror	r24
    15a0:	95 95       	asr	r25
    15a2:	87 95       	ror	r24
    15a4:	95 95       	asr	r25
    15a6:	87 95       	ror	r24
    15a8:	95 95       	asr	r25
    15aa:	87 95       	ror	r24
    15ac:	87 70       	andi	r24, 0x07	; 7
	octave_index.vco2 = vco2_lookup[bit_index];
    15ae:	fe 01       	movw	r30, r28
    15b0:	e8 0f       	add	r30, r24
    15b2:	f1 1d       	adc	r31, r1
    15b4:	84 a9       	sts	0x44, r24
    15b6:	80 93 06 03 	sts	0x0306, r24
	
	uint8_t lfo_lookup[] = {0, 0, 2, 2, 1, 3, 3, 1}; //bits 7, 5, 4, 6 are irrelevant here. Complier seems to be reformatting this table???
    15ba:	de 01       	movw	r26, r28
    15bc:	dc 96       	adiw	r26, 0x3c	; 60
    15be:	ef e0       	ldi	r30, 0x0F	; 15
    15c0:	f2 e0       	ldi	r31, 0x02	; 2
    15c2:	88 e0       	ldi	r24, 0x08	; 8
    15c4:	01 90       	ld	r0, Z+
    15c6:	0d 92       	st	X+, r0
    15c8:	81 50       	subi	r24, 0x01	; 1
    15ca:	e1 f7       	brne	.-8      	; 0x15c4 <load_patch+0x482>
	uint8_t lfo_bitfield = current_patch.byte_2 & 0b11110000; //shave off 4 LSBs. Really could use 4 bit De Bruijn sequence here
    15cc:	60 7f       	andi	r22, 0xF0	; 240
	bit_index = ((lfo_bitfield*0x1D) >> 4) & 0x7;
    15ce:	46 2f       	mov	r20, r22
    15d0:	50 e0       	ldi	r21, 0x00	; 0
    15d2:	ca 01       	movw	r24, r20
    15d4:	88 0f       	add	r24, r24
    15d6:	99 1f       	adc	r25, r25
    15d8:	88 0f       	add	r24, r24
    15da:	99 1f       	adc	r25, r25
    15dc:	9c 01       	movw	r18, r24
    15de:	22 0f       	add	r18, r18
    15e0:	33 1f       	adc	r19, r19
    15e2:	22 0f       	add	r18, r18
    15e4:	33 1f       	adc	r19, r19
    15e6:	22 0f       	add	r18, r18
    15e8:	33 1f       	adc	r19, r19
    15ea:	28 1b       	sub	r18, r24
    15ec:	39 0b       	sbc	r19, r25
    15ee:	42 0f       	add	r20, r18
    15f0:	53 1f       	adc	r21, r19
    15f2:	ca 01       	movw	r24, r20
    15f4:	95 95       	asr	r25
    15f6:	87 95       	ror	r24
    15f8:	95 95       	asr	r25
    15fa:	87 95       	ror	r24
    15fc:	95 95       	asr	r25
    15fe:	87 95       	ror	r24
    1600:	95 95       	asr	r25
    1602:	87 95       	ror	r24
    1604:	87 70       	andi	r24, 0x07	; 7
	lfo_shape_index = lfo_lookup[bit_index];
    1606:	fe 01       	movw	r30, r28
    1608:	e8 0f       	add	r30, r24
    160a:	f1 1d       	adc	r31, r1
    160c:	84 ad       	sts	0x64, r24
    160e:	80 93 07 03 	sts	0x0307, r24
	//lfo_shape_index = 0; //reset lfo bytes
	//current_patch.byte_2 = (1<<LFO_TRI);
	
	//set toggle switch bits according to patch data
	//probably need to handle previous switch states here, which are in spi.c
	switch_states.byte0 =	((current_patch.byte_5 >> VCO_SYNC) & 1) << VCO_SYNC_SW |
    1612:	27 2f       	mov	r18, r23
    1614:	26 95       	lsr	r18
    1616:	27 95       	ror	r18
    1618:	22 27       	eor	r18, r18
    161a:	27 95       	ror	r18
    161c:	87 2f       	mov	r24, r23
    161e:	81 70       	andi	r24, 0x01	; 1
    1620:	28 2b       	or	r18, r24
							((current_patch.byte_5 >> VCO1_SAW) & 1) << VCO1_SAW_SW |
    1622:	87 2f       	mov	r24, r23
    1624:	86 95       	lsr	r24
    1626:	86 95       	lsr	r24
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	81 70       	andi	r24, 0x01	; 1
    162c:	90 70       	andi	r25, 0x00	; 0
    162e:	88 0f       	add	r24, r24
    1630:	99 1f       	adc	r25, r25
    1632:	88 0f       	add	r24, r24
    1634:	99 1f       	adc	r25, r25
	//lfo_shape_index = 0; //reset lfo bytes
	//current_patch.byte_2 = (1<<LFO_TRI);
	
	//set toggle switch bits according to patch data
	//probably need to handle previous switch states here, which are in spi.c
	switch_states.byte0 =	((current_patch.byte_5 >> VCO_SYNC) & 1) << VCO_SYNC_SW |
    1636:	28 2b       	or	r18, r24
							((current_patch.byte_5 >> VCO1_SAW) & 1) << VCO1_SAW_SW |
							((current_patch.byte_5 >> VCO1_TRI) & 1) << VCO1_TRI_SW |
    1638:	87 2f       	mov	r24, r23
    163a:	86 95       	lsr	r24
    163c:	86 95       	lsr	r24
    163e:	86 95       	lsr	r24
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	81 70       	andi	r24, 0x01	; 1
    1644:	90 70       	andi	r25, 0x00	; 0
    1646:	88 0f       	add	r24, r24
    1648:	99 1f       	adc	r25, r25
	//lfo_shape_index = 0; //reset lfo bytes
	//current_patch.byte_2 = (1<<LFO_TRI);
	
	//set toggle switch bits according to patch data
	//probably need to handle previous switch states here, which are in spi.c
	switch_states.byte0 =	((current_patch.byte_5 >> VCO_SYNC) & 1) << VCO_SYNC_SW |
    164a:	28 2b       	or	r18, r24
							((current_patch.byte_5 >> VCO1_SAW) & 1) << VCO1_SAW_SW |
							((current_patch.byte_5 >> VCO1_TRI) & 1) << VCO1_TRI_SW |
							((current_patch.byte_5 >> VCO1_PULSE) & 1) << VCO1_PULSE_SW |
							((current_patch.byte_5 >> VCO2_SAW) & 1) << VCO2_SAW_SW |
    164c:	87 2f       	mov	r24, r23
    164e:	82 95       	swap	r24
    1650:	8f 70       	andi	r24, 0x0F	; 15
    1652:	90 e0       	ldi	r25, 0x00	; 0
    1654:	81 70       	andi	r24, 0x01	; 1
    1656:	90 70       	andi	r25, 0x00	; 0
    1658:	82 95       	swap	r24
    165a:	92 95       	swap	r25
    165c:	90 7f       	andi	r25, 0xF0	; 240
    165e:	98 27       	eor	r25, r24
    1660:	80 7f       	andi	r24, 0xF0	; 240
    1662:	98 27       	eor	r25, r24
	//lfo_shape_index = 0; //reset lfo bytes
	//current_patch.byte_2 = (1<<LFO_TRI);
	
	//set toggle switch bits according to patch data
	//probably need to handle previous switch states here, which are in spi.c
	switch_states.byte0 =	((current_patch.byte_5 >> VCO_SYNC) & 1) << VCO_SYNC_SW |
    1664:	28 2b       	or	r18, r24
							((current_patch.byte_5 >> VCO1_SAW) & 1) << VCO1_SAW_SW |
							((current_patch.byte_5 >> VCO1_TRI) & 1) << VCO1_TRI_SW |
							((current_patch.byte_5 >> VCO1_PULSE) & 1) << VCO1_PULSE_SW |
							((current_patch.byte_5 >> VCO2_SAW) & 1) << VCO2_SAW_SW |
							((current_patch.byte_5 >> VCO2_TRI) & 1) << VCO2_TRI_SW |
    1666:	87 2f       	mov	r24, r23
    1668:	82 95       	swap	r24
    166a:	86 95       	lsr	r24
    166c:	87 70       	andi	r24, 0x07	; 7
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	81 70       	andi	r24, 0x01	; 1
    1672:	90 70       	andi	r25, 0x00	; 0
    1674:	88 0f       	add	r24, r24
    1676:	99 1f       	adc	r25, r25
    1678:	82 95       	swap	r24
    167a:	92 95       	swap	r25
    167c:	90 7f       	andi	r25, 0xF0	; 240
    167e:	98 27       	eor	r25, r24
    1680:	80 7f       	andi	r24, 0xF0	; 240
    1682:	98 27       	eor	r25, r24
	//lfo_shape_index = 0; //reset lfo bytes
	//current_patch.byte_2 = (1<<LFO_TRI);
	
	//set toggle switch bits according to patch data
	//probably need to handle previous switch states here, which are in spi.c
	switch_states.byte0 =	((current_patch.byte_5 >> VCO_SYNC) & 1) << VCO_SYNC_SW |
    1684:	28 2b       	or	r18, r24
							((current_patch.byte_5 >> VCO1_SAW) & 1) << VCO1_SAW_SW |
							((current_patch.byte_5 >> VCO1_TRI) & 1) << VCO1_TRI_SW |
							((current_patch.byte_5 >> VCO1_PULSE) & 1) << VCO1_PULSE_SW |
							((current_patch.byte_5 >> VCO2_SAW) & 1) << VCO2_SAW_SW |
							((current_patch.byte_5 >> VCO2_TRI) & 1) << VCO2_TRI_SW |
							((current_patch.byte_5 >> VCO2_PULSE) & 1) << VCO2_PULSE_SW;
    1686:	87 2f       	mov	r24, r23
    1688:	82 95       	swap	r24
    168a:	86 95       	lsr	r24
    168c:	86 95       	lsr	r24
    168e:	83 70       	andi	r24, 0x03	; 3
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	81 70       	andi	r24, 0x01	; 1
    1694:	90 70       	andi	r25, 0x00	; 0
    1696:	00 24       	eor	r0, r0
    1698:	96 95       	lsr	r25
    169a:	87 95       	ror	r24
    169c:	07 94       	ror	r0
    169e:	96 95       	lsr	r25
    16a0:	87 95       	ror	r24
    16a2:	07 94       	ror	r0
    16a4:	98 2f       	mov	r25, r24
    16a6:	80 2d       	mov	r24, r0
	//lfo_shape_index = 0; //reset lfo bytes
	//current_patch.byte_2 = (1<<LFO_TRI);
	
	//set toggle switch bits according to patch data
	//probably need to handle previous switch states here, which are in spi.c
	switch_states.byte0 =	((current_patch.byte_5 >> VCO_SYNC) & 1) << VCO_SYNC_SW |
    16a8:	82 2b       	or	r24, r18
    16aa:	80 93 77 03 	sts	0x0377, r24
							((current_patch.byte_5 >> VCO1_PULSE) & 1) << VCO1_PULSE_SW |
							((current_patch.byte_5 >> VCO2_SAW) & 1) << VCO2_SAW_SW |
							((current_patch.byte_5 >> VCO2_TRI) & 1) << VCO2_TRI_SW |
							((current_patch.byte_5 >> VCO2_PULSE) & 1) << VCO2_PULSE_SW;
	
	switch_states.byte2 =	((current_patch.byte_5 >> BMOD) & 1) << BMOD_SW |
    16ae:	77 1f       	adc	r23, r23
    16b0:	77 27       	eor	r23, r23
    16b2:	77 1f       	adc	r23, r23
    16b4:	77 0f       	add	r23, r23
    16b6:	77 0f       	add	r23, r23
							((current_patch.byte_1 >> EG2_INV) & 1) << EG2_INV_SW;	
    16b8:	81 2f       	mov	r24, r17
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	81 70       	andi	r24, 0x01	; 1
    16be:	90 70       	andi	r25, 0x00	; 0
    16c0:	88 0f       	add	r24, r24
    16c2:	99 1f       	adc	r25, r25
    16c4:	88 0f       	add	r24, r24
    16c6:	99 1f       	adc	r25, r25
    16c8:	88 0f       	add	r24, r24
    16ca:	99 1f       	adc	r25, r25
							((current_patch.byte_5 >> VCO1_PULSE) & 1) << VCO1_PULSE_SW |
							((current_patch.byte_5 >> VCO2_SAW) & 1) << VCO2_SAW_SW |
							((current_patch.byte_5 >> VCO2_TRI) & 1) << VCO2_TRI_SW |
							((current_patch.byte_5 >> VCO2_PULSE) & 1) << VCO2_PULSE_SW;
	
	switch_states.byte2 =	((current_patch.byte_5 >> BMOD) & 1) << BMOD_SW |
    16cc:	87 2b       	or	r24, r23
    16ce:	80 93 79 03 	sts	0x0379, r24
													
	//spi_sw_byte0_current_state = spi_sw_byte0_previous_state = switch_states.byte0;
	//
	//spi_sw_byte1_current_state = spi_sw_byte1_previous_state = switch_states.byte1;						
			
	lock_pots();
    16d2:	0e 94 7f 06 	call	0xcfe	; 0xcfe <lock_pots>
	
	if (current_patch.mode == MANUAL) switch_states.byte2 &= ~(1<< PROG_MANUAL_SW); //if in MANUAL mode, turn off MANUAL LED
    16d6:	80 91 04 03 	lds	r24, 0x0304
    16da:	81 30       	cpi	r24, 0x01	; 1
    16dc:	29 f4       	brne	.+10     	; 0x16e8 <load_patch+0x5a6>
    16de:	80 91 79 03 	lds	r24, 0x0379
    16e2:	8f 77       	andi	r24, 0x7F	; 127
    16e4:	80 93 79 03 	sts	0x0379, r24
	
	current_patch.mode = MEMORY;
    16e8:	10 92 04 03 	sts	0x0304, r1
	
}
    16ec:	cd 5b       	subi	r28, 0xBD	; 189
    16ee:	df 4f       	sbci	r29, 0xFF	; 255
    16f0:	0f b6       	in	r0, 0x3f	; 63
    16f2:	f8 94       	cli
    16f4:	de bf       	out	0x3e, r29	; 62
    16f6:	0f be       	out	0x3f, r0	; 63
    16f8:	cd bf       	out	0x3d, r28	; 61
    16fa:	df 91       	pop	r29
    16fc:	cf 91       	pop	r28
    16fe:	1f 91       	pop	r17
    1700:	08 95       	ret

00001702 <transpose_note>:

uint8_t transpose_note (uint8_t note, uint8_t vco) {
	
	uint8_t n = 0;
	
	n = octave_index.vco1;
    1702:	90 91 05 03 	lds	r25, 0x0305
	if (vco == VCO2) n = octave_index.vco2;
    1706:	60 3f       	cpi	r22, 0xF0	; 240
    1708:	11 f4       	brne	.+4      	; 0x170e <transpose_note+0xc>
    170a:	90 91 06 03 	lds	r25, 0x0306

	note = (n*12) + note; //calculate MIDI note after octave addition
    170e:	29 2f       	mov	r18, r25
    1710:	22 0f       	add	r18, r18
    1712:	92 0f       	add	r25, r18
    1714:	99 0f       	add	r25, r25
    1716:	99 0f       	add	r25, r25
    1718:	89 0f       	add	r24, r25
			
		note = 136;
			
	}
		
	return note;	
    171a:	89 38       	cpi	r24, 0x89	; 137
    171c:	08 f0       	brcs	.+2      	; 0x1720 <transpose_note+0x1e>
    171e:	88 e8       	ldi	r24, 0x88	; 136
	
}
    1720:	08 95       	ret

00001722 <update_octave_range>:

void update_octave_range(void) {
	
	if ((switch_states.byte0 >> VCO1_OCTAVE_UP_SW) & 1) {
    1722:	80 91 77 03 	lds	r24, 0x0377
    1726:	98 2f       	mov	r25, r24
    1728:	96 95       	lsr	r25
    172a:	96 95       	lsr	r25
    172c:	96 95       	lsr	r25
    172e:	90 ff       	sbrs	r25, 0
    1730:	0e c0       	rjmp	.+28     	; 0x174e <update_octave_range+0x2c>
		
		if (++octave_index.vco1 == 5) octave_index.vco1 = 4;
    1732:	90 91 05 03 	lds	r25, 0x0305
    1736:	9f 5f       	subi	r25, 0xFF	; 255
    1738:	90 93 05 03 	sts	0x0305, r25
    173c:	95 30       	cpi	r25, 0x05	; 5
    173e:	19 f4       	brne	.+6      	; 0x1746 <update_octave_range+0x24>
    1740:	94 e0       	ldi	r25, 0x04	; 4
    1742:	90 93 05 03 	sts	0x0305, r25
		switch_states.byte0 ^= (1<<VCO1_OCTAVE_UP_SW); //toggle switch state bit
    1746:	98 e0       	ldi	r25, 0x08	; 8
    1748:	89 27       	eor	r24, r25
    174a:	80 93 77 03 	sts	0x0377, r24
		
	}
	
	if ((switch_states.byte1 >> VCO1_OCTAVE_DOWN_SW) & 1) { //this didn't work initially because VCO1_OCTAVE_DOWN_SW pull down resistor wasn't installed on PCB!!!
    174e:	80 91 78 03 	lds	r24, 0x0378
    1752:	98 2f       	mov	r25, r24
    1754:	96 95       	lsr	r25
    1756:	96 95       	lsr	r25
    1758:	96 95       	lsr	r25
    175a:	90 ff       	sbrs	r25, 0
    175c:	0b c0       	rjmp	.+22     	; 0x1774 <update_octave_range+0x52>
	
		if (octave_index.vco1 == 0) {} else {octave_index.vco1--;}
    175e:	90 91 05 03 	lds	r25, 0x0305
    1762:	99 23       	and	r25, r25
    1764:	19 f0       	breq	.+6      	; 0x176c <update_octave_range+0x4a>
    1766:	91 50       	subi	r25, 0x01	; 1
    1768:	90 93 05 03 	sts	0x0305, r25
		switch_states.byte1 ^= (1<<VCO1_OCTAVE_DOWN_SW);
    176c:	98 e0       	ldi	r25, 0x08	; 8
    176e:	89 27       	eor	r24, r25
    1770:	80 93 78 03 	sts	0x0378, r24

	}
	
	current_patch.byte_4 = 0; //clear the whole damn byte as all bits are set below
	current_patch.byte_4 |= (1<<vco1_octave[octave_index.vco1]); //set octave	
    1774:	80 91 05 03 	lds	r24, 0x0305
    1778:	e1 e2       	ldi	r30, 0x21	; 33
    177a:	f2 e0       	ldi	r31, 0x02	; 2
    177c:	e8 0f       	add	r30, r24
    177e:	f1 1d       	adc	r31, r1
    1780:	81 e0       	ldi	r24, 0x01	; 1
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	00 80       	ld	r0, Z
    1786:	02 c0       	rjmp	.+4      	; 0x178c <update_octave_range+0x6a>
    1788:	88 0f       	add	r24, r24
    178a:	99 1f       	adc	r25, r25
    178c:	0a 94       	dec	r0
    178e:	e2 f7       	brpl	.-8      	; 0x1788 <update_octave_range+0x66>
    1790:	58 2f       	mov	r21, r24
    1792:	80 93 01 03 	sts	0x0301, r24
	
	if ((switch_states.byte1 >> VCO2_OCTAVE_UP_SW) & 1) {
    1796:	90 91 78 03 	lds	r25, 0x0378
    179a:	29 2f       	mov	r18, r25
    179c:	26 95       	lsr	r18
    179e:	26 95       	lsr	r18
    17a0:	20 ff       	sbrs	r18, 0
    17a2:	0e c0       	rjmp	.+28     	; 0x17c0 <update_octave_range+0x9e>
		
		if (++octave_index.vco2 == 5) octave_index.vco2 = 4;
    17a4:	80 91 06 03 	lds	r24, 0x0306
    17a8:	8f 5f       	subi	r24, 0xFF	; 255
    17aa:	80 93 06 03 	sts	0x0306, r24
    17ae:	85 30       	cpi	r24, 0x05	; 5
    17b0:	19 f4       	brne	.+6      	; 0x17b8 <update_octave_range+0x96>
    17b2:	84 e0       	ldi	r24, 0x04	; 4
    17b4:	80 93 06 03 	sts	0x0306, r24
		switch_states.byte1 ^= (1<<VCO2_OCTAVE_UP_SW); //toggle switch state bit		
    17b8:	84 e0       	ldi	r24, 0x04	; 4
    17ba:	98 27       	eor	r25, r24
    17bc:	90 93 78 03 	sts	0x0378, r25
	}	
	
	if ((switch_states.byte1 >> VCO2_OCTAVE_DOWN_SW) & 1) {
    17c0:	90 91 78 03 	lds	r25, 0x0378
    17c4:	29 2f       	mov	r18, r25
    17c6:	26 95       	lsr	r18
    17c8:	20 ff       	sbrs	r18, 0
    17ca:	0b c0       	rjmp	.+22     	; 0x17e2 <update_octave_range+0xc0>
		
		if (octave_index.vco2 == 0) {} else {octave_index.vco2--;}
    17cc:	80 91 06 03 	lds	r24, 0x0306
    17d0:	88 23       	and	r24, r24
    17d2:	19 f0       	breq	.+6      	; 0x17da <update_octave_range+0xb8>
    17d4:	81 50       	subi	r24, 0x01	; 1
    17d6:	80 93 06 03 	sts	0x0306, r24
		switch_states.byte1 ^= (1<<VCO2_OCTAVE_DOWN_SW);
    17da:	82 e0       	ldi	r24, 0x02	; 2
    17dc:	98 27       	eor	r25, r24
    17de:	90 93 78 03 	sts	0x0378, r25
		
	}
			
	current_patch.byte_3 &= 0b11111100; //clear bottom 2 bits for patch byte_3, which are for VCO2 2' and 4'
    17e2:	40 91 00 03 	lds	r20, 0x0300
    17e6:	4c 7f       	andi	r20, 0xFC	; 252
    17e8:	40 93 00 03 	sts	0x0300, r20
	
	if (octave_index.vco2 > 2) { //VCO2 2' and 4' LEDs are on LED latch 3
    17ec:	90 91 06 03 	lds	r25, 0x0306
    17f0:	93 30       	cpi	r25, 0x03	; 3
    17f2:	88 f0       	brcs	.+34     	; 0x1816 <update_octave_range+0xf4>

						
		current_patch.byte_3 |= (1<<vco2_octave[octave_index.vco2]);	
    17f4:	ec e1       	ldi	r30, 0x1C	; 28
    17f6:	f2 e0       	ldi	r31, 0x02	; 2
    17f8:	e9 0f       	add	r30, r25
    17fa:	f1 1d       	adc	r31, r1
    17fc:	21 e0       	ldi	r18, 0x01	; 1
    17fe:	30 e0       	ldi	r19, 0x00	; 0
    1800:	c9 01       	movw	r24, r18
    1802:	00 80       	ld	r0, Z
    1804:	02 c0       	rjmp	.+4      	; 0x180a <update_octave_range+0xe8>
    1806:	88 0f       	add	r24, r24
    1808:	99 1f       	adc	r25, r25
    180a:	0a 94       	dec	r0
    180c:	e2 f7       	brpl	.-8      	; 0x1806 <update_octave_range+0xe4>
    180e:	84 2b       	or	r24, r20
    1810:	80 93 00 03 	sts	0x0300, r24
    1814:	08 95       	ret
				
	} else { //VCO2 8', 16' and 32' are on LED latch 4
		
		current_patch.byte_4 |= (1<<vco2_octave[octave_index.vco2]); //set octave
    1816:	ec e1       	ldi	r30, 0x1C	; 28
    1818:	f2 e0       	ldi	r31, 0x02	; 2
    181a:	e9 0f       	add	r30, r25
    181c:	f1 1d       	adc	r31, r1
    181e:	21 e0       	ldi	r18, 0x01	; 1
    1820:	30 e0       	ldi	r19, 0x00	; 0
    1822:	c9 01       	movw	r24, r18
    1824:	00 80       	ld	r0, Z
    1826:	02 c0       	rjmp	.+4      	; 0x182c <update_octave_range+0x10a>
    1828:	88 0f       	add	r24, r24
    182a:	99 1f       	adc	r25, r25
    182c:	0a 94       	dec	r0
    182e:	e2 f7       	brpl	.-8      	; 0x1828 <update_octave_range+0x106>
    1830:	85 2b       	or	r24, r21
    1832:	80 93 01 03 	sts	0x0301, r24
    1836:	08 95       	ret

00001838 <update_patch_programmer>:
	
}

void update_patch_programmer(void) {
	
	if ((switch_states.byte2>> PROG_UP_SW) & 1) {
    1838:	80 91 79 03 	lds	r24, 0x0379
    183c:	98 2f       	mov	r25, r24
    183e:	92 95       	swap	r25
    1840:	96 95       	lsr	r25
    1842:	96 95       	lsr	r25
    1844:	93 70       	andi	r25, 0x03	; 3
    1846:	90 ff       	sbrs	r25, 0
    1848:	11 c0       	rjmp	.+34     	; 0x186c <update_patch_programmer+0x34>
		
		switch_states.byte2 ^= (1<<PROG_UP_SW); //toggle switch state bit
    184a:	90 e4       	ldi	r25, 0x40	; 64
    184c:	89 27       	eor	r24, r25
    184e:	80 93 79 03 	sts	0x0379, r24
		
		if (++current_patch.number == NUM_PATCHES + 1) {			
    1852:	80 91 03 03 	lds	r24, 0x0303
    1856:	8f 5f       	subi	r24, 0xFF	; 255
    1858:	80 93 03 03 	sts	0x0303, r24
    185c:	85 32       	cpi	r24, 0x25	; 37
    185e:	21 f4       	brne	.+8      	; 0x1868 <update_patch_programmer+0x30>
			
			current_patch.number = NUM_PATCHES; //max patch number
    1860:	84 e2       	ldi	r24, 0x24	; 36
    1862:	80 93 03 03 	sts	0x0303, r24
    1866:	02 c0       	rjmp	.+4      	; 0x186c <update_patch_programmer+0x34>
			
		} else { //load next patch
			
			load_patch(current_patch.number);
    1868:	0e 94 a1 08 	call	0x1142	; 0x1142 <load_patch>
			
		}		
		
	}
	
	if ((switch_states.byte2 >> PROG_DOWN_SW) & 1) {
    186c:	80 91 79 03 	lds	r24, 0x0379
    1870:	98 2f       	mov	r25, r24
    1872:	92 95       	swap	r25
    1874:	96 95       	lsr	r25
    1876:	97 70       	andi	r25, 0x07	; 7
    1878:	90 ff       	sbrs	r25, 0
    187a:	0d c0       	rjmp	.+26     	; 0x1896 <update_patch_programmer+0x5e>
	
		switch_states.byte2 ^= (1<<PROG_DOWN_SW); //toggle switch state bit
    187c:	90 e2       	ldi	r25, 0x20	; 32
    187e:	89 27       	eor	r24, r25
    1880:	80 93 79 03 	sts	0x0379, r24

		if (current_patch.number == 1) {} else {current_patch.number--; load_patch(current_patch.number);}
    1884:	80 91 03 03 	lds	r24, 0x0303
    1888:	81 30       	cpi	r24, 0x01	; 1
    188a:	29 f0       	breq	.+10     	; 0x1896 <update_patch_programmer+0x5e>
    188c:	81 50       	subi	r24, 0x01	; 1
    188e:	80 93 03 03 	sts	0x0303, r24
    1892:	0e 94 a1 08 	call	0x1142	; 0x1142 <load_patch>
	
	}
	
	
	if ((switch_states.byte2 >> PROG_WRITE_SW) & 1) {
    1896:	80 91 79 03 	lds	r24, 0x0379
    189a:	98 2f       	mov	r25, r24
    189c:	92 95       	swap	r25
    189e:	9f 70       	andi	r25, 0x0F	; 15
    18a0:	90 ff       	sbrs	r25, 0
    18a2:	08 c0       	rjmp	.+16     	; 0x18b4 <update_patch_programmer+0x7c>
		
		switch_states.byte2 ^= (1<<PROG_WRITE_SW); //toggle switch state bit
    18a4:	90 e1       	ldi	r25, 0x10	; 16
    18a6:	89 27       	eor	r24, r25
    18a8:	80 93 79 03 	sts	0x0379, r24
		save_patch(current_patch.number);
    18ac:	80 91 03 03 	lds	r24, 0x0303
    18b0:	0e 94 aa 06 	call	0xd54	; 0xd54 <save_patch>
		
		
	}
	
	
	value_to_display = current_patch.number;	
    18b4:	80 91 03 03 	lds	r24, 0x0303
    18b8:	90 e0       	ldi	r25, 0x00	; 0
    18ba:	90 93 fe 01 	sts	0x01FE, r25
    18be:	80 93 fd 01 	sts	0x01FD, r24
	
	
}	
    18c2:	08 95       	ret

000018c4 <refresh_synth>:
	
	
void refresh_synth(void) {
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
	
	if ((switch_press) && current_patch.mode == MEMORY) {
    18c8:	80 91 c1 02 	lds	r24, 0x02C1
    18cc:	88 23       	and	r24, r24
    18ce:	49 f0       	breq	.+18     	; 0x18e2 <refresh_synth+0x1e>
    18d0:	80 91 04 03 	lds	r24, 0x0304
    18d4:	88 23       	and	r24, r24
    18d6:	29 f4       	brne	.+10     	; 0x18e2 <refresh_synth+0x1e>
					
		current_patch.mode = EDIT;
    18d8:	82 e0       	ldi	r24, 0x02	; 2
    18da:	80 93 04 03 	sts	0x0304, r24
		switch_press = 0;
    18de:	10 92 c1 02 	sts	0x02C1, r1
					
	}
	
	//parse LED data for LED latch 5
	current_patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
    18e2:	90 91 77 03 	lds	r25, 0x0377
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
					((switch_states.byte0 >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
					((switch_states.byte2 >> BMOD_SW) & 1) << BMOD;
    18e6:	80 91 79 03 	lds	r24, 0x0379
    18ea:	86 95       	lsr	r24
    18ec:	86 95       	lsr	r24
    18ee:	68 2f       	mov	r22, r24
    18f0:	67 95       	ror	r22
    18f2:	66 27       	eor	r22, r22
    18f4:	67 95       	ror	r22
		switch_press = 0;
					
	}
	
	//parse LED data for LED latch 5
	current_patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
    18f6:	29 2f       	mov	r18, r25
    18f8:	21 70       	andi	r18, 0x01	; 1
    18fa:	26 2b       	or	r18, r22
    18fc:	69 2f       	mov	r22, r25
    18fe:	66 1f       	adc	r22, r22
    1900:	66 27       	eor	r22, r22
    1902:	66 1f       	adc	r22, r22
    1904:	66 0f       	add	r22, r22
    1906:	62 2b       	or	r22, r18
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
    1908:	c9 2f       	mov	r28, r25
    190a:	c6 95       	lsr	r28
    190c:	c6 95       	lsr	r28
    190e:	d0 e0       	ldi	r29, 0x00	; 0
    1910:	c1 70       	andi	r28, 0x01	; 1
    1912:	d0 70       	andi	r29, 0x00	; 0
    1914:	de 01       	movw	r26, r28
    1916:	aa 0f       	add	r26, r26
    1918:	bb 1f       	adc	r27, r27
    191a:	aa 0f       	add	r26, r26
    191c:	bb 1f       	adc	r27, r27
		switch_press = 0;
					
	}
	
	//parse LED data for LED latch 5
	current_patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
    191e:	6a 2b       	or	r22, r26
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
    1920:	a9 2f       	mov	r26, r25
    1922:	a6 95       	lsr	r26
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	a1 70       	andi	r26, 0x01	; 1
    1928:	b0 70       	andi	r27, 0x00	; 0
    192a:	fd 01       	movw	r30, r26
    192c:	ee 0f       	add	r30, r30
    192e:	ff 1f       	adc	r31, r31
    1930:	ee 0f       	add	r30, r30
    1932:	ff 1f       	adc	r31, r31
    1934:	ee 0f       	add	r30, r30
    1936:	ff 1f       	adc	r31, r31
		switch_press = 0;
					
	}
	
	//parse LED data for LED latch 5
	current_patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
    1938:	a6 2f       	mov	r26, r22
    193a:	ae 2b       	or	r26, r30
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
    193c:	e9 2f       	mov	r30, r25
    193e:	e2 95       	swap	r30
    1940:	ef 70       	andi	r30, 0x0F	; 15
    1942:	f0 e0       	ldi	r31, 0x00	; 0
    1944:	e1 70       	andi	r30, 0x01	; 1
    1946:	f0 70       	andi	r31, 0x00	; 0
    1948:	bf 01       	movw	r22, r30
    194a:	62 95       	swap	r22
    194c:	72 95       	swap	r23
    194e:	70 7f       	andi	r23, 0xF0	; 240
    1950:	76 27       	eor	r23, r22
    1952:	60 7f       	andi	r22, 0xF0	; 240
    1954:	76 27       	eor	r23, r22
		switch_press = 0;
					
	}
	
	//parse LED data for LED latch 5
	current_patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
    1956:	ea 2f       	mov	r30, r26
    1958:	e6 2b       	or	r30, r22
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
    195a:	69 2f       	mov	r22, r25
    195c:	62 95       	swap	r22
    195e:	66 95       	lsr	r22
    1960:	67 70       	andi	r22, 0x07	; 7
    1962:	70 e0       	ldi	r23, 0x00	; 0
    1964:	61 70       	andi	r22, 0x01	; 1
    1966:	70 70       	andi	r23, 0x00	; 0
    1968:	ab 01       	movw	r20, r22
    196a:	44 0f       	add	r20, r20
    196c:	55 1f       	adc	r21, r21
    196e:	42 95       	swap	r20
    1970:	52 95       	swap	r21
    1972:	50 7f       	andi	r21, 0xF0	; 240
    1974:	54 27       	eor	r21, r20
    1976:	40 7f       	andi	r20, 0xF0	; 240
    1978:	54 27       	eor	r21, r20
		switch_press = 0;
					
	}
	
	//parse LED data for LED latch 5
	current_patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
    197a:	6e 2f       	mov	r22, r30
    197c:	64 2b       	or	r22, r20
					((switch_states.byte0 >> VCO1_SAW_SW) & 1) << VCO1_SAW |
					((switch_states.byte0 >> VCO1_TRI_SW) & 1) << VCO1_TRI |
					((switch_states.byte0 >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
					((switch_states.byte0 >> VCO2_SAW_SW) & 1) << VCO2_SAW |
					((switch_states.byte0 >> VCO2_TRI_SW) & 1) << VCO2_TRI |
					((switch_states.byte0 >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
    197e:	49 2f       	mov	r20, r25
    1980:	42 95       	swap	r20
    1982:	46 95       	lsr	r20
    1984:	46 95       	lsr	r20
    1986:	43 70       	andi	r20, 0x03	; 3
    1988:	50 e0       	ldi	r21, 0x00	; 0
    198a:	41 70       	andi	r20, 0x01	; 1
    198c:	50 70       	andi	r21, 0x00	; 0
    198e:	9a 01       	movw	r18, r20
    1990:	00 24       	eor	r0, r0
    1992:	36 95       	lsr	r19
    1994:	27 95       	ror	r18
    1996:	07 94       	ror	r0
    1998:	36 95       	lsr	r19
    199a:	27 95       	ror	r18
    199c:	07 94       	ror	r0
    199e:	32 2f       	mov	r19, r18
    19a0:	20 2d       	mov	r18, r0
		switch_press = 0;
					
	}
	
	//parse LED data for LED latch 5
	current_patch.byte_5 =	((switch_states.byte0 >> VCO_SYNC_SW) & 1) << VCO_SYNC |					
    19a2:	26 2b       	or	r18, r22
    19a4:	20 93 02 03 	sts	0x0302, r18
			
	//update analog switch latch:
	//need to incorporate BMOD_LATCH_BIT switch state into data byte sent to analog switch latch
	//3rd switch bit is VCO1_OCTAVE_UP_SW state, which isn't used by analog switch latch
	uint8_t analog_sw_byte = switch_states.byte0;
	uint8_t BMOD_SW_ON = (switch_states.byte2 >> BMOD_SW) & 1;
    19a8:	81 70       	andi	r24, 0x01	; 1
	analog_sw_byte ^= (-BMOD_SW_ON ^ analog_sw_byte) & (1<<3);//set third bit dependent on BMOD switch state
    19aa:	81 95       	neg	r24
    19ac:	89 27       	eor	r24, r25
    19ae:	88 70       	andi	r24, 0x08	; 8
	update_analog_switch_latch(analog_sw_byte);
    19b0:	89 27       	eor	r24, r25
    19b2:	0e 94 7d 13 	call	0x26fa	; 0x26fa <update_analog_switch_latch>
					
	//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
	//need to make sure this doesn't interfere with anything else on this port
	uint8_t EG2_INV_ON = (switch_states.byte2 >> EG2_INV_SW) & 1;	
	EG2_POL_PORT ^= (-EG2_INV_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
    19b6:	ed ed       	ldi	r30, 0xDD	; 221
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	20 81       	ld	r18, Z
	analog_sw_byte ^= (-BMOD_SW_ON ^ analog_sw_byte) & (1<<3);//set third bit dependent on BMOD switch state
	update_analog_switch_latch(analog_sw_byte);
					
	//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
	//need to make sure this doesn't interfere with anything else on this port
	uint8_t EG2_INV_ON = (switch_states.byte2 >> EG2_INV_SW) & 1;	
    19bc:	90 91 79 03 	lds	r25, 0x0379
    19c0:	96 95       	lsr	r25
    19c2:	96 95       	lsr	r25
    19c4:	96 95       	lsr	r25
    19c6:	91 70       	andi	r25, 0x01	; 1
	EG2_POL_PORT ^= (-EG2_INV_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
    19c8:	91 95       	neg	r25
    19ca:	80 81       	ld	r24, Z
    19cc:	89 27       	eor	r24, r25
    19ce:	80 71       	andi	r24, 0x10	; 16
    19d0:	82 27       	eor	r24, r18
    19d2:	80 83       	st	Z, r24
	current_patch.byte_1 ^= (-EG2_INV_ON ^ current_patch.byte_1) & (1 << EG2_INV); //don't forget to set it in patch or it won't be saved!
    19d4:	ee ef       	ldi	r30, 0xFE	; 254
    19d6:	f2 e0       	ldi	r31, 0x02	; 2
    19d8:	80 81       	ld	r24, Z
    19da:	98 27       	eor	r25, r24
    19dc:	91 70       	andi	r25, 0x01	; 1
    19de:	89 27       	eor	r24, r25
    19e0:	80 83       	st	Z, r24
	
	//parse octave switch data
	update_octave_range();
    19e2:	0e 94 91 0b 	call	0x1722	; 0x1722 <update_octave_range>
	
	//parse LFO data
	if ((switch_states.byte1 >> LFO_SHAPE_SW) & 1) {
    19e6:	80 91 78 03 	lds	r24, 0x0378
    19ea:	88 23       	and	r24, r24
    19ec:	64 f4       	brge	.+24     	; 0x1a06 <refresh_synth+0x142>
		
		switch_states.byte1 ^= (1<<LFO_SHAPE_SW); //toggle switch state
    19ee:	80 58       	subi	r24, 0x80	; 128
    19f0:	80 93 78 03 	sts	0x0378, r24
		if (++lfo_shape_index == 5) lfo_shape_index = 0;
    19f4:	80 91 07 03 	lds	r24, 0x0307
    19f8:	8f 5f       	subi	r24, 0xFF	; 255
    19fa:	80 93 07 03 	sts	0x0307, r24
    19fe:	85 30       	cpi	r24, 0x05	; 5
    1a00:	11 f4       	brne	.+4      	; 0x1a06 <refresh_synth+0x142>
    1a02:	10 92 07 03 	sts	0x0307, r1


	}
	current_patch.byte_2 &= 0b00001111; //clear top 4 bits
	current_patch.byte_2 |= 1 << lfo[lfo_shape_index].led_addr;
    1a06:	e0 91 07 03 	lds	r30, 0x0307
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	ee 0f       	add	r30, r30
    1a0e:	ff 1f       	adc	r31, r31
    1a10:	ea 5d       	subi	r30, 0xDA	; 218
    1a12:	fd 4f       	sbci	r31, 0xFD	; 253
    1a14:	81 e0       	ldi	r24, 0x01	; 1
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	01 80       	ldd	r0, Z+1	; 0x01
    1a1a:	02 c0       	rjmp	.+4      	; 0x1a20 <refresh_synth+0x15c>
    1a1c:	88 0f       	add	r24, r24
    1a1e:	99 1f       	adc	r25, r25
    1a20:	0a 94       	dec	r0
    1a22:	e2 f7       	brpl	.-8      	; 0x1a1c <refresh_synth+0x158>
		switch_states.byte1 ^= (1<<LFO_SHAPE_SW); //toggle switch state
		if (++lfo_shape_index == 5) lfo_shape_index = 0;


	}
	current_patch.byte_2 &= 0b00001111; //clear top 4 bits
    1a24:	90 91 ff 02 	lds	r25, 0x02FF
    1a28:	9f 70       	andi	r25, 0x0F	; 15
	current_patch.byte_2 |= 1 << lfo[lfo_shape_index].led_addr;
    1a2a:	89 2b       	or	r24, r25
    1a2c:	80 93 ff 02 	sts	0x02FF, r24
	DATA_BUS = lfo[lfo_shape_index].waveform_addr;
    1a30:	80 81       	ld	r24, Z
    1a32:	82 b9       	out	0x02, r24	; 2
	LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
    1a34:	ed ed       	ldi	r30, 0xDD	; 221
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
    1a3a:	80 62       	ori	r24, 0x20	; 32
    1a3c:	80 83       	st	Z, r24
	LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
    1a3e:	80 81       	ld	r24, Z
    1a40:	8f 7d       	andi	r24, 0xDF	; 223
    1a42:	80 83       	st	Z, r24
	
	if (((switch_states.byte2 >> PROG_MANUAL_SW) & 1)) {
    1a44:	80 91 79 03 	lds	r24, 0x0379
    1a48:	88 23       	and	r24, r24
    1a4a:	44 f4       	brge	.+16     	; 0x1a5c <refresh_synth+0x198>
		//if (current_patch.mode == MANUAL) { //if already in manual mode 
			//
			////switch_states.byte2 ^= (1<< PROG_MANUAL_SW);			
			//
		//} else {
			switch_states.byte2 |= (1<< PROG_MANUAL_SW);
    1a4c:	80 68       	ori	r24, 0x80	; 128
    1a4e:	80 93 79 03 	sts	0x0379, r24
			current_patch.mode = MANUAL;
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	80 93 04 03 	sts	0x0304, r24
			unlock_pots();
    1a58:	0e 94 99 06 	call	0xd32	; 0xd32 <unlock_pots>
		//}		
		
	}
	
	update_patch_programmer();		
    1a5c:	0e 94 1c 0c 	call	0x1838	; 0x1838 <update_patch_programmer>
				
	if ((switch_states.byte1 >> ARP_MODE_SW) & 1) //temporary tune button hack
    1a60:	80 91 78 03 	lds	r24, 0x0378
    1a64:	98 2f       	mov	r25, r24
    1a66:	92 95       	swap	r25
    1a68:	96 95       	lsr	r25
    1a6a:	97 70       	andi	r25, 0x07	; 7
    1a6c:	90 ff       	sbrs	r25, 0
    1a6e:	3f c0       	rjmp	.+126    	; 0x1aee <refresh_synth+0x22a>
		{ 
				
		switch_states.byte1 ^= (1<<ARP_MODE_SW); //toggle read switch state
    1a70:	90 e2       	ldi	r25, 0x20	; 32
    1a72:	89 27       	eor	r24, r25
    1a74:	80 93 78 03 	sts	0x0378, r24


		//TURN OFF LFO OUTPUT
		DATA_BUS = 0b00000111; //turn off LFO waveform
    1a78:	87 e0       	ldi	r24, 0x07	; 7
    1a7a:	82 b9       	out	0x02, r24	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
    1a7c:	cd ed       	ldi	r28, 0xDD	; 221
    1a7e:	d0 e0       	ldi	r29, 0x00	; 0
    1a80:	88 81       	ld	r24, Y
    1a82:	80 62       	ori	r24, 0x20	; 32
    1a84:	88 83       	st	Y, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
    1a86:	88 81       	ld	r24, Y
    1a88:	8f 7d       	andi	r24, 0xDF	; 223
    1a8a:	88 83       	st	Y, r24
		DATA_BUS = 0;
    1a8c:	12 b8       	out	0x02, r1	; 2
		
		vco1_init_cv = set_vco_init_cv(VCO1, 24079);
    1a8e:	8f e0       	ldi	r24, 0x0F	; 15
    1a90:	6f e0       	ldi	r22, 0x0F	; 15
    1a92:	7e e5       	ldi	r23, 0x5E	; 94
    1a94:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <set_vco_init_cv>
    1a98:	90 93 6f 03 	sts	0x036F, r25
    1a9c:	80 93 6e 03 	sts	0x036E, r24
		vco2_init_cv = set_vco_init_cv(VCO2, 24079);
    1aa0:	80 ef       	ldi	r24, 0xF0	; 240
    1aa2:	6f e0       	ldi	r22, 0x0F	; 15
    1aa4:	7e e5       	ldi	r23, 0x5E	; 94
    1aa6:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <set_vco_init_cv>
    1aaa:	90 93 6d 03 	sts	0x036D, r25
    1aae:	80 93 6c 03 	sts	0x036C, r24

		tune_8ths(VCO1);
    1ab2:	8f e0       	ldi	r24, 0x0F	; 15
    1ab4:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <tune_8ths>
		tune_8ths(VCO2);
    1ab8:	80 ef       	ldi	r24, 0xF0	; 240
    1aba:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <tune_8ths>
		tune_filter();
    1abe:	0e 94 ff 10 	call	0x21fe	; 0x21fe <tune_filter>
		save_tuning_tables();
    1ac2:	0e 94 cd 12 	call	0x259a	; 0x259a <save_tuning_tables>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1ac6:	8f e4       	ldi	r24, 0x4F	; 79
    1ac8:	93 ec       	ldi	r25, 0xC3	; 195
    1aca:	01 97       	sbiw	r24, 0x01	; 1
    1acc:	f1 f7       	brne	.-4      	; 0x1aca <refresh_synth+0x206>
    1ace:	00 c0       	rjmp	.+0      	; 0x1ad0 <refresh_synth+0x20c>
    1ad0:	00 00       	nop
		_delay_ms(200);	//give some time for release to decay to avoid pops	
		
		DATA_BUS = LFO_TRI_ADDR;
    1ad2:	12 b8       	out	0x02, r1	; 2
		LFO_LATCH_PORT |= (1<<LFO_SW_LATCH);
    1ad4:	88 81       	ld	r24, Y
    1ad6:	80 62       	ori	r24, 0x20	; 32
    1ad8:	88 83       	st	Y, r24
		LFO_LATCH_PORT &= ~(1<<LFO_SW_LATCH);
    1ada:	88 81       	ld	r24, Y
    1adc:	8f 7d       	andi	r24, 0xDF	; 223
    1ade:	88 83       	st	Y, r24
		DATA_BUS = 0;
    1ae0:	12 b8       	out	0x02, r1	; 2
		current_patch.byte_2 &= 0b00001111; //clear top 4 bits 
    1ae2:	80 91 ff 02 	lds	r24, 0x02FF
    1ae6:	8f 70       	andi	r24, 0x0F	; 15
		current_patch.byte_2 |= (1<<LFO_TRI);
    1ae8:	80 68       	ori	r24, 0x80	; 128
    1aea:	80 93 ff 02 	sts	0x02FF, r24
				
		}
		
		
	
}
    1aee:	df 91       	pop	r29
    1af0:	cf 91       	pop	r28
    1af2:	08 95       	ret

00001af4 <initialize_voice_for_tuning>:
	

void initialize_voice_for_tuning(void) { //this function sets all CVs required for oscillator tuning
	

	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
    1af4:	88 ed       	ldi	r24, 0xD8	; 216
    1af6:	91 e0       	ldi	r25, 0x01	; 1
    1af8:	60 e0       	ldi	r22, 0x00	; 0
    1afa:	70 e0       	ldi	r23, 0x00	; 0
    1afc:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
    1b00:	81 ee       	ldi	r24, 0xE1	; 225
    1b02:	91 e0       	ldi	r25, 0x01	; 1
    1b04:	60 e0       	ldi	r22, 0x00	; 0
    1b06:	70 e0       	ldi	r23, 0x00	; 0
    1b08:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
    1b0c:	82 ee       	ldi	r24, 0xE2	; 226
    1b0e:	91 e0       	ldi	r25, 0x01	; 1
    1b10:	60 e0       	ldi	r22, 0x00	; 0
    1b12:	70 e0       	ldi	r23, 0x00	; 0
    1b14:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
    1b18:	82 eb       	ldi	r24, 0xB2	; 178
    1b1a:	92 e0       	ldi	r25, 0x02	; 2
    1b1c:	60 e0       	ldi	r22, 0x00	; 0
    1b1e:	70 e0       	ldi	r23, 0x00	; 0
    1b20:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
    1b24:	8a ed       	ldi	r24, 0xDA	; 218
    1b26:	91 e0       	ldi	r25, 0x01	; 1
    1b28:	60 e0       	ldi	r22, 0x00	; 0
    1b2a:	70 e0       	ldi	r23, 0x00	; 0
    1b2c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
    1b30:	8f ed       	ldi	r24, 0xDF	; 223
    1b32:	91 e0       	ldi	r25, 0x01	; 1
    1b34:	60 e0       	ldi	r22, 0x00	; 0
    1b36:	70 e0       	ldi	r23, 0x00	; 0
    1b38:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
    1b3c:	80 ee       	ldi	r24, 0xE0	; 224
    1b3e:	91 e0       	ldi	r25, 0x01	; 1
    1b40:	60 e0       	ldi	r22, 0x00	; 0
    1b42:	70 e0       	ldi	r23, 0x00	; 0
    1b44:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
    1b48:	81 ed       	ldi	r24, 0xD1	; 209
    1b4a:	91 e0       	ldi	r25, 0x01	; 1
    1b4c:	60 e0       	ldi	r22, 0x00	; 0
    1b4e:	70 e0       	ldi	r23, 0x00	; 0
    1b50:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
    1b54:	86 ed       	ldi	r24, 0xD6	; 214
    1b56:	91 e0       	ldi	r25, 0x01	; 1
    1b58:	60 e0       	ldi	r22, 0x00	; 0
    1b5a:	70 e0       	ldi	r23, 0x00	; 0
    1b5c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
    1b60:	82 ed       	ldi	r24, 0xD2	; 210
    1b62:	91 e0       	ldi	r25, 0x01	; 1
    1b64:	60 e0       	ldi	r22, 0x00	; 0
    1b66:	70 e0       	ldi	r23, 0x00	; 0
    1b68:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
    1b6c:	83 ed       	ldi	r24, 0xD3	; 211
    1b6e:	91 e0       	ldi	r25, 0x01	; 1
    1b70:	60 e0       	ldi	r22, 0x00	; 0
    1b72:	70 e0       	ldi	r23, 0x00	; 0
    1b74:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
    1b78:	84 ed       	ldi	r24, 0xD4	; 212
    1b7a:	91 e0       	ldi	r25, 0x01	; 1
    1b7c:	6f ef       	ldi	r22, 0xFF	; 255
    1b7e:	7f e3       	ldi	r23, 0x3F	; 63
    1b80:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
    1b84:	85 ed       	ldi	r24, 0xD5	; 213
    1b86:	91 e0       	ldi	r25, 0x01	; 1
    1b88:	60 e0       	ldi	r22, 0x00	; 0
    1b8a:	70 e0       	ldi	r23, 0x00	; 0
    1b8c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
    1b90:	89 ed       	ldi	r24, 0xD9	; 217
    1b92:	91 e0       	ldi	r25, 0x01	; 1
    1b94:	60 e0       	ldi	r22, 0x00	; 0
    1b96:	70 e0       	ldi	r23, 0x00	; 0
    1b98:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
    1b9c:	8e ec       	ldi	r24, 0xCE	; 206
    1b9e:	91 e0       	ldi	r25, 0x01	; 1
    1ba0:	60 e0       	ldi	r22, 0x00	; 0
    1ba2:	70 e0       	ldi	r23, 0x00	; 0
    1ba4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
    1ba8:	8c ec       	ldi	r24, 0xCC	; 204
    1baa:	91 e0       	ldi	r25, 0x01	; 1
    1bac:	60 e0       	ldi	r22, 0x00	; 0
    1bae:	70 e0       	ldi	r23, 0x00	; 0
    1bb0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
    1bb4:	8a ec       	ldi	r24, 0xCA	; 202
    1bb6:	91 e0       	ldi	r25, 0x01	; 1
    1bb8:	6f ef       	ldi	r22, 0xFF	; 255
    1bba:	7f e3       	ldi	r23, 0x3F	; 63
    1bbc:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
    1bc0:	88 ec       	ldi	r24, 0xC8	; 200
    1bc2:	91 e0       	ldi	r25, 0x01	; 1
    1bc4:	60 e0       	ldi	r22, 0x00	; 0
    1bc6:	70 e0       	ldi	r23, 0x00	; 0
    1bc8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
    1bcc:	80 ed       	ldi	r24, 0xD0	; 208
    1bce:	91 e0       	ldi	r25, 0x01	; 1
    1bd0:	60 e0       	ldi	r22, 0x00	; 0
    1bd2:	70 e0       	ldi	r23, 0x00	; 0
    1bd4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, MIN);
    1bd8:	83 ee       	ldi	r24, 0xE3	; 227
    1bda:	91 e0       	ldi	r25, 0x01	; 1
    1bdc:	60 e0       	ldi	r22, 0x00	; 0
    1bde:	70 e0       	ldi	r23, 0x00	; 0
    1be0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&vco2_mix_cv, MIN);
    1be4:	84 ee       	ldi	r24, 0xE4	; 228
    1be6:	91 e0       	ldi	r25, 0x01	; 1
    1be8:	60 e0       	ldi	r22, 0x00	; 0
    1bea:	70 e0       	ldi	r23, 0x00	; 0
    1bec:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
}	
    1bf0:	08 95       	ret

00001bf2 <set_vco_init_cv>:
	
uint16_t set_vco_init_cv(uint8_t vco, uint16_t base_reference) { 
    1bf2:	2f 92       	push	r2
    1bf4:	3f 92       	push	r3
    1bf6:	4f 92       	push	r4
    1bf8:	5f 92       	push	r5
    1bfa:	6f 92       	push	r6
    1bfc:	7f 92       	push	r7
    1bfe:	8f 92       	push	r8
    1c00:	9f 92       	push	r9
    1c02:	af 92       	push	r10
    1c04:	bf 92       	push	r11
    1c06:	cf 92       	push	r12
    1c08:	df 92       	push	r13
    1c0a:	ef 92       	push	r14
    1c0c:	ff 92       	push	r15
    1c0e:	0f 93       	push	r16
    1c10:	1f 93       	push	r17
    1c12:	cf 93       	push	r28
    1c14:	df 93       	push	r29
    1c16:	cd b7       	in	r28, 0x3d	; 61
    1c18:	de b7       	in	r29, 0x3e	; 62
    1c1a:	2c 97       	sbiw	r28, 0x0c	; 12
    1c1c:	0f b6       	in	r0, 0x3f	; 63
    1c1e:	f8 94       	cli
    1c20:	de bf       	out	0x3e, r29	; 62
    1c22:	0f be       	out	0x3f, r0	; 63
    1c24:	cd bf       	out	0x3d, r28	; 61
    1c26:	08 2f       	mov	r16, r24
    1c28:	78 87       	std	Y+8, r23	; 0x08
    1c2a:	6f 83       	std	Y+7, r22	; 0x07

	uint16_t init_cv = 0;
	timer1_clock |= (1<<CS11) | (1<<CS10);
    1c2c:	80 91 74 03 	lds	r24, 0x0374
    1c30:	83 60       	ori	r24, 0x03	; 3
    1c32:	80 93 74 03 	sts	0x0374, r24
	 
	//TO DO: disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	initialize_voice_for_tuning();
    1c36:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <initialize_voice_for_tuning>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;

	count_finished = FALSE;
    1c3a:	10 92 73 03 	sts	0x0373, r1
	
	if (vco == VCO1) { //turn on VCO1 pulse
    1c3e:	0f 30       	cpi	r16, 0x0F	; 15
    1c40:	e1 f4       	brne	.+56     	; 0x1c7a <set_vco_init_cv+0x88>
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
    1c42:	0f 2e       	mov	r0, r31
    1c44:	f6 ee       	ldi	r31, 0xE6	; 230
    1c46:	4f 2e       	mov	r4, r31
    1c48:	f1 e0       	ldi	r31, 0x01	; 1
    1c4a:	5f 2e       	mov	r5, r31
    1c4c:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
    1c4e:	0f 2e       	mov	r0, r31
    1c50:	fe ed       	ldi	r31, 0xDE	; 222
    1c52:	2f 2e       	mov	r2, r31
    1c54:	f1 e0       	ldi	r31, 0x01	; 1
    1c56:	3f 2e       	mov	r3, r31
    1c58:	f0 2d       	mov	r31, r0
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
    1c5a:	23 ee       	ldi	r18, 0xE3	; 227
    1c5c:	31 e0       	ldi	r19, 0x01	; 1
    1c5e:	3a 83       	std	Y+2, r19	; 0x02
    1c60:	29 83       	std	Y+1, r18	; 0x01
	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
    1c62:	0f 2e       	mov	r0, r31
    1c64:	fc ed       	ldi	r31, 0xDC	; 220
    1c66:	8f 2e       	mov	r8, r31
    1c68:	f1 e0       	ldi	r31, 0x01	; 1
    1c6a:	9f 2e       	mov	r9, r31
    1c6c:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;//38222; //make this an argument passed to function
		eeprom_addr = &vco1_init_cv_eeprom;
    1c6e:	82 e7       	ldi	r24, 0x72	; 114
    1c70:	96 e0       	ldi	r25, 0x06	; 6
    1c72:	9a 87       	std	Y+10, r25	; 0x0a
    1c74:	89 87       	std	Y+9, r24	; 0x09

	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	1b c0       	rjmp	.+54     	; 0x1cb0 <set_vco_init_cv+0xbe>
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
    1c7a:	0f 2e       	mov	r0, r31
    1c7c:	f5 ee       	ldi	r31, 0xE5	; 229
    1c7e:	4f 2e       	mov	r4, r31
    1c80:	f1 e0       	ldi	r31, 0x01	; 1
    1c82:	5f 2e       	mov	r5, r31
    1c84:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
    1c86:	0f 2e       	mov	r0, r31
    1c88:	f7 ed       	ldi	r31, 0xD7	; 215
    1c8a:	2f 2e       	mov	r2, r31
    1c8c:	f1 e0       	ldi	r31, 0x01	; 1
    1c8e:	3f 2e       	mov	r3, r31
    1c90:	f0 2d       	mov	r31, r0
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
    1c92:	e4 ee       	ldi	r30, 0xE4	; 228
    1c94:	f1 e0       	ldi	r31, 0x01	; 1
    1c96:	fa 83       	std	Y+2, r31	; 0x02
    1c98:	e9 83       	std	Y+1, r30	; 0x01
		eeprom_addr = &vco1_init_cv_eeprom;
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
    1c9a:	0f 2e       	mov	r0, r31
    1c9c:	fd ed       	ldi	r31, 0xDD	; 221
    1c9e:	8f 2e       	mov	r8, r31
    1ca0:	f1 e0       	ldi	r31, 0x01	; 1
    1ca2:	9f 2e       	mov	r9, r31
    1ca4:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;
		eeprom_addr = &vco2_init_cv_eeprom;
    1ca6:	20 e7       	ldi	r18, 0x70	; 112
    1ca8:	36 e0       	ldi	r19, 0x06	; 6
    1caa:	3a 87       	std	Y+10, r19	; 0x0a
    1cac:	29 87       	std	Y+9, r18	; 0x09
		reference_count = base_reference;//38222; //make this an argument passed to function
		eeprom_addr = &vco1_init_cv_eeprom;
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
    1cae:	80 e4       	ldi	r24, 0x40	; 64
		reference_count = base_reference;
		eeprom_addr = &vco2_init_cv_eeprom;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
    1cb0:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1cb2:	ed ed       	ldi	r30, 0xDD	; 221
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	80 81       	ld	r24, Z
    1cb8:	80 64       	ori	r24, 0x40	; 64
    1cba:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    1cbc:	80 81       	ld	r24, Z
    1cbe:	8f 7b       	andi	r24, 0xBF	; 191
    1cc0:	80 83       	st	Z, r24
	DATA_BUS = 0;
    1cc2:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
    1cc4:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    1cc6:	84 b5       	in	r24, 0x24	; 36
    1cc8:	8f 60       	ori	r24, 0x0F	; 15
    1cca:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
    1cd0:	ee e6       	ldi	r30, 0x6E	; 110
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	90 81       	ld	r25, Z
    1cd6:	92 60       	ori	r25, 0x02	; 2
    1cd8:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
    1cda:	80 93 75 03 	sts	0x0375, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
    1cde:	8d e0       	ldi	r24, 0x0D	; 13
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	9c 83       	std	Y+4, r25	; 0x04
    1ce4:	8b 83       	std	Y+3, r24	; 0x03
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			update_display(vco + 1, DEC);
    1ce6:	80 2f       	mov	r24, r16
    1ce8:	90 e0       	ldi	r25, 0x00	; 0
    1cea:	8c 01       	movw	r16, r24
    1cec:	0f 5f       	subi	r16, 0xFF	; 255
    1cee:	1f 4f       	sbci	r17, 0xFF	; 255
		
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
    1cf0:	0f 2e       	mov	r0, r31
    1cf2:	f8 ed       	ldi	r31, 0xD8	; 216
    1cf4:	ef 2e       	mov	r14, r31
    1cf6:	f1 e0       	ldi	r31, 0x01	; 1
    1cf8:	ff 2e       	mov	r15, r31
    1cfa:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
    1cfc:	0f 2e       	mov	r0, r31
    1cfe:	f4 ed       	ldi	r31, 0xD4	; 212
    1d00:	cf 2e       	mov	r12, r31
    1d02:	f1 e0       	ldi	r31, 0x01	; 1
    1d04:	df 2e       	mov	r13, r31
    1d06:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
    1d08:	0f 2e       	mov	r0, r31
    1d0a:	fa ec       	ldi	r31, 0xCA	; 202
    1d0c:	af 2e       	mov	r10, r31
    1d0e:	f1 e0       	ldi	r31, 0x01	; 1
    1d10:	bf 2e       	mov	r11, r31
    1d12:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1d14:	0f 2e       	mov	r0, r31
    1d16:	fb ec       	ldi	r31, 0xCB	; 203
    1d18:	6f 2e       	mov	r6, r31
    1d1a:	f1 e0       	ldi	r31, 0x01	; 1
    1d1c:	7f 2e       	mov	r7, r31
    1d1e:	f0 2d       	mov	r31, r0
    1d20:	e0 e0       	ldi	r30, 0x00	; 0
    1d22:	f0 e0       	ldi	r31, 0x00	; 0
    1d24:	fc 87       	std	Y+12, r31	; 0x0c
    1d26:	eb 87       	std	Y+11, r30	; 0x0b
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
    1d28:	21 e0       	ldi	r18, 0x01	; 1
    1d2a:	30 e0       	ldi	r19, 0x00	; 0
    1d2c:	0b 80       	ldd	r0, Y+3	; 0x03
    1d2e:	02 c0       	rjmp	.+4      	; 0x1d34 <set_vco_init_cv+0x142>
    1d30:	22 0f       	add	r18, r18
    1d32:	33 1f       	adc	r19, r19
    1d34:	0a 94       	dec	r0
    1d36:	e2 f7       	brpl	.-8      	; 0x1d30 <set_vco_init_cv+0x13e>
    1d38:	3e 83       	std	Y+6, r19	; 0x06
    1d3a:	2d 83       	std	Y+5, r18	; 0x05
    1d3c:	8b 85       	ldd	r24, Y+11	; 0x0b
    1d3e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1d40:	82 2b       	or	r24, r18
    1d42:	93 2b       	or	r25, r19
    1d44:	9c 87       	std	Y+12, r25	; 0x0c
    1d46:	8b 87       	std	Y+11, r24	; 0x0b
		
		set_control_voltage(vco_init_cv, init_cv);
    1d48:	c4 01       	movw	r24, r8
    1d4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d4e:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
		
		
		count_finished = FALSE;
    1d52:	10 92 73 03 	sts	0x0373, r1
		period_counter = 0;
    1d56:	10 92 76 03 	sts	0x0376, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
    1d5a:	8f e0       	ldi	r24, 0x0F	; 15
    1d5c:	e8 e1       	ldi	r30, 0x18	; 24
    1d5e:	f0 e0       	ldi	r31, 0x00	; 0
    1d60:	0f b6       	in	r0, 0x3f	; 63
    1d62:	f8 94       	cli
    1d64:	a8 95       	wdr
    1d66:	e0 93 60 00 	sts	0x0060, r30
    1d6a:	0f be       	out	0x3f, r0	; 63
    1d6c:	80 93 60 00 	sts	0x0060, r24
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    1d70:	80 91 73 03 	lds	r24, 0x0373
    1d74:	88 23       	and	r24, r24
    1d76:	89 f5       	brne	.+98     	; 0x1dda <set_vco_init_cv+0x1e8>
			
			update_display(vco + 1, DEC);
    1d78:	c8 01       	movw	r24, r16
    1d7a:	60 e0       	ldi	r22, 0x00	; 0
    1d7c:	0e 94 28 02 	call	0x450	; 0x450 <update_display>
		
			set_control_voltage(vco_init_cv, init_cv);
    1d80:	c4 01       	movw	r24, r8
    1d82:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d84:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d86:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
    1d8a:	c1 01       	movw	r24, r2
    1d8c:	6f ef       	ldi	r22, 0xFF	; 255
    1d8e:	7f e3       	ldi	r23, 0x3F	; 63
    1d90:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
    1d94:	c7 01       	movw	r24, r14
    1d96:	60 e0       	ldi	r22, 0x00	; 0
    1d98:	70 e0       	ldi	r23, 0x00	; 0
    1d9a:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
    1d9e:	c6 01       	movw	r24, r12
    1da0:	6f ef       	ldi	r22, 0xFF	; 255
    1da2:	7f e3       	ldi	r23, 0x3F	; 63
    1da4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
    1da8:	c5 01       	movw	r24, r10
    1daa:	6f ef       	ldi	r22, 0xFF	; 255
    1dac:	7f e3       	ldi	r23, 0x3F	; 63
    1dae:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1db2:	c3 01       	movw	r24, r6
    1db4:	6f ef       	ldi	r22, 0xFF	; 255
    1db6:	7f e3       	ldi	r23, 0x3F	; 63
    1db8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
    1dbc:	89 81       	ldd	r24, Y+1	; 0x01
    1dbe:	9a 81       	ldd	r25, Y+2	; 0x02
    1dc0:	6f ef       	ldi	r22, 0xFF	; 255
    1dc2:	7f e3       	ldi	r23, 0x3F	; 63
    1dc4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
    1dc8:	c2 01       	movw	r24, r4
    1dca:	60 e0       	ldi	r22, 0x00	; 0
    1dcc:	70 e0       	ldi	r23, 0x00	; 0
    1dce:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		//enable watchdog timer
		//WDTCR |= (1<<WDP2) | (1<<WDP1) | (1<<WDP0) | (1<<WDE)| (1<<WDCE);
		wdt_enable(WDTO_2S);
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    1dd2:	80 91 73 03 	lds	r24, 0x0373
    1dd6:	88 23       	and	r24, r24
    1dd8:	79 f2       	breq	.-98     	; 0x1d78 <set_vco_init_cv+0x186>
			
		}
		//turn off watchdog timer
		//WDTCR |= (1<<WDCE) | (1<<WDE);
		//WDTCR = 0x00;
		wdt_disable();
    1dda:	88 e1       	ldi	r24, 0x18	; 24
    1ddc:	0f b6       	in	r0, 0x3f	; 63
    1dde:	f8 94       	cli
    1de0:	80 93 60 00 	sts	0x0060, r24
    1de4:	10 92 60 00 	sts	0x0060, r1
    1de8:	0f be       	out	0x3f, r0	; 63
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE *not* AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count > reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
    1dea:	80 91 71 03 	lds	r24, 0x0371
    1dee:	90 91 72 03 	lds	r25, 0x0372
    1df2:	ef 81       	ldd	r30, Y+7	; 0x07
    1df4:	f8 85       	ldd	r31, Y+8	; 0x08
    1df6:	e8 17       	cp	r30, r24
    1df8:	f9 07       	cpc	r31, r25
    1dfa:	20 f0       	brcs	.+8      	; 0x1e04 <set_vco_init_cv+0x212>
    1dfc:	80 91 af 02 	lds	r24, 0x02AF
    1e00:	88 23       	and	r24, r24
    1e02:	51 f4       	brne	.+20     	; 0x1e18 <set_vco_init_cv+0x226>
    1e04:	8d 81       	ldd	r24, Y+5	; 0x05
    1e06:	9e 81       	ldd	r25, Y+6	; 0x06
    1e08:	80 95       	com	r24
    1e0a:	90 95       	com	r25
    1e0c:	2b 85       	ldd	r18, Y+11	; 0x0b
    1e0e:	3c 85       	ldd	r19, Y+12	; 0x0c
    1e10:	28 23       	and	r18, r24
    1e12:	39 23       	and	r19, r25
    1e14:	3c 87       	std	Y+12, r19	; 0x0c
    1e16:	2b 87       	std	Y+11, r18	; 0x0b
		no_overflow = TRUE;
    1e18:	81 e0       	ldi	r24, 0x01	; 1
    1e1a:	80 93 af 02 	sts	0x02AF, r24
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called ***ACTUALLY, THIS MAY BE RELATED TO LEAVING Timer0 RUNNING. COULD TRY TO SET OCR0A TO 0 NOW and SEE IF IT WORKS
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
    1e1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e20:	9c 81       	ldd	r25, Y+4	; 0x04
    1e22:	01 97       	sbiw	r24, 0x01	; 1
    1e24:	9c 83       	std	Y+4, r25	; 0x04
    1e26:	8b 83       	std	Y+3, r24	; 0x03
    1e28:	ef ef       	ldi	r30, 0xFF	; 255
    1e2a:	8f 3f       	cpi	r24, 0xFF	; 255
    1e2c:	9e 07       	cpc	r25, r30
    1e2e:	09 f0       	breq	.+2      	; 0x1e32 <set_vco_init_cv+0x240>
    1e30:	7b cf       	rjmp	.-266    	; 0x1d28 <set_vco_init_cv+0x136>
    1e32:	2b 85       	ldd	r18, Y+11	; 0x0b
    1e34:	3c 85       	ldd	r19, Y+12	; 0x0c
    1e36:	3e 83       	std	Y+6, r19	; 0x06
    1e38:	2d 83       	std	Y+5, r18	; 0x05
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
    1e3a:	88 ec       	ldi	r24, 0xC8	; 200
    1e3c:	91 e0       	ldi	r25, 0x01	; 1
    1e3e:	60 e0       	ldi	r22, 0x00	; 0
    1e40:	70 e0       	ldi	r23, 0x00	; 0
    1e42:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
    1e46:	89 ec       	ldi	r24, 0xC9	; 201
    1e48:	91 e0       	ldi	r25, 0x01	; 1
    1e4a:	60 e0       	ldi	r22, 0x00	; 0
    1e4c:	70 e0       	ldi	r23, 0x00	; 0
    1e4e:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
    1e52:	84 ed       	ldi	r24, 0xD4	; 212
    1e54:	91 e0       	ldi	r25, 0x01	; 1
    1e56:	60 e0       	ldi	r22, 0x00	; 0
    1e58:	70 e0       	ldi	r23, 0x00	; 0
    1e5a:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&volume_cv, MIN);
    1e5e:	88 ed       	ldi	r24, 0xD8	; 216
    1e60:	91 e0       	ldi	r25, 0x01	; 1
    1e62:	60 e0       	ldi	r22, 0x00	; 0
    1e64:	70 e0       	ldi	r23, 0x00	; 0
    1e66:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
    1e6a:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    1e6c:	ee e6       	ldi	r30, 0x6E	; 110
    1e6e:	f0 e0       	ldi	r31, 0x00	; 0
    1e70:	80 81       	ld	r24, Z
    1e72:	8d 7f       	andi	r24, 0xFD	; 253
    1e74:	80 83       	st	Z, r24
	TCCR0A = 0; //turn off timer0 period timer
    1e76:	14 bc       	out	0x24, r1	; 36
	//} else {
		//
		//eeprom_update_word(&vco2_init_cv_eeprom, init_cv);
	//}				
		
	eeprom_update_word(eeprom_addr, init_cv);
    1e78:	89 85       	ldd	r24, Y+9	; 0x09
    1e7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e7c:	6d 81       	ldd	r22, Y+5	; 0x05
    1e7e:	7e 81       	ldd	r23, Y+6	; 0x06
    1e80:	0e 94 38 1b 	call	0x3670	; 0x3670 <__eeupd_word_m6450a>
	//value_to_display = eeprom_read_word(&vco1_init_cv_eeprom);	

	
	return init_cv;
	
}
    1e84:	8d 81       	ldd	r24, Y+5	; 0x05
    1e86:	9e 81       	ldd	r25, Y+6	; 0x06
    1e88:	2c 96       	adiw	r28, 0x0c	; 12
    1e8a:	0f b6       	in	r0, 0x3f	; 63
    1e8c:	f8 94       	cli
    1e8e:	de bf       	out	0x3e, r29	; 62
    1e90:	0f be       	out	0x3f, r0	; 63
    1e92:	cd bf       	out	0x3d, r28	; 61
    1e94:	df 91       	pop	r29
    1e96:	cf 91       	pop	r28
    1e98:	1f 91       	pop	r17
    1e9a:	0f 91       	pop	r16
    1e9c:	ff 90       	pop	r15
    1e9e:	ef 90       	pop	r14
    1ea0:	df 90       	pop	r13
    1ea2:	cf 90       	pop	r12
    1ea4:	bf 90       	pop	r11
    1ea6:	af 90       	pop	r10
    1ea8:	9f 90       	pop	r9
    1eaa:	8f 90       	pop	r8
    1eac:	7f 90       	pop	r7
    1eae:	6f 90       	pop	r6
    1eb0:	5f 90       	pop	r5
    1eb2:	4f 90       	pop	r4
    1eb4:	3f 90       	pop	r3
    1eb6:	2f 90       	pop	r2
    1eb8:	08 95       	ret

00001eba <tune_8ths>:



void tune_8ths(uint8_t vco) {
    1eba:	2f 92       	push	r2
    1ebc:	3f 92       	push	r3
    1ebe:	4f 92       	push	r4
    1ec0:	5f 92       	push	r5
    1ec2:	6f 92       	push	r6
    1ec4:	7f 92       	push	r7
    1ec6:	8f 92       	push	r8
    1ec8:	9f 92       	push	r9
    1eca:	af 92       	push	r10
    1ecc:	bf 92       	push	r11
    1ece:	cf 92       	push	r12
    1ed0:	df 92       	push	r13
    1ed2:	ef 92       	push	r14
    1ed4:	ff 92       	push	r15
    1ed6:	0f 93       	push	r16
    1ed8:	1f 93       	push	r17
    1eda:	cf 93       	push	r28
    1edc:	df 93       	push	r29
    1ede:	cd b7       	in	r28, 0x3d	; 61
    1ee0:	de b7       	in	r29, 0x3e	; 62
    1ee2:	c0 54       	subi	r28, 0x40	; 64
    1ee4:	d0 40       	sbci	r29, 0x00	; 0
    1ee6:	0f b6       	in	r0, 0x3f	; 63
    1ee8:	f8 94       	cli
    1eea:	de bf       	out	0x3e, r29	; 62
    1eec:	0f be       	out	0x3f, r0	; 63
    1eee:	cd bf       	out	0x3d, r28	; 61
    1ef0:	08 2f       	mov	r16, r24
		uint8_t period;
		uint16_t count;
	
		};

	struct pitch_reference reference[16] = 
    1ef2:	de 01       	movw	r26, r28
    1ef4:	11 96       	adiw	r26, 0x01	; 1
    1ef6:	e0 e3       	ldi	r30, 0x30	; 48
    1ef8:	f2 e0       	ldi	r31, 0x02	; 2
    1efa:	80 e3       	ldi	r24, 0x30	; 48
    1efc:	01 90       	ld	r0, Z+
    1efe:	0d 92       	st	X+, r0
    1f00:	81 50       	subi	r24, 0x01	; 1
    1f02:	e1 f7       	brne	.-8      	; 0x1efc <tune_8ths+0x42>
	
		//to do:
		//disable UART so MIDI data doesn't interrupt tuning
	
		//setup control voltages	
		initialize_voice_for_tuning();
    1f04:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <initialize_voice_for_tuning>
		struct control_voltage *vco_init_cv;
		struct control_voltage *vco_mix_cv;
		struct control_voltage *vco_pw_cv;
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning
    1f08:	0f 30       	cpi	r16, 0x0F	; 15
    1f0a:	11 f5       	brne	.+68     	; 0x1f50 <tune_8ths+0x96>
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
    1f0c:	40 90 6e 03 	lds	r4, 0x036E
    1f10:	50 90 6f 03 	lds	r5, 0x036F
			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
    1f14:	0f 2e       	mov	r0, r31
    1f16:	f6 ee       	ldi	r31, 0xE6	; 230
    1f18:	8f 2e       	mov	r8, r31
    1f1a:	f1 e0       	ldi	r31, 0x01	; 1
    1f1c:	9f 2e       	mov	r9, r31
    1f1e:	f0 2d       	mov	r31, r0

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
    1f20:	0f 2e       	mov	r0, r31
    1f22:	fe ed       	ldi	r31, 0xDE	; 222
    1f24:	2f 2e       	mov	r2, r31
    1f26:	f1 e0       	ldi	r31, 0x01	; 1
    1f28:	3f 2e       	mov	r3, r31
    1f2a:	f0 2d       	mov	r31, r0
		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
    1f2c:	23 ee       	ldi	r18, 0xE3	; 227
    1f2e:	31 e0       	ldi	r19, 0x01	; 1
    1f30:	3a ab       	sts	0x5a, r19
    1f32:	29 ab       	sts	0x59, r18

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
    1f34:	0f 2e       	mov	r0, r31
    1f36:	fc ed       	ldi	r31, 0xDC	; 220
    1f38:	6f 2e       	mov	r6, r31
    1f3a:	f1 e0       	ldi	r31, 0x01	; 1
    1f3c:	7f 2e       	mov	r7, r31
    1f3e:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
			vco_pitch_table = vco1_pitch_table;
    1f40:	0a e4       	ldi	r16, 0x4A	; 74
    1f42:	13 e0       	ldi	r17, 0x03	; 3
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 1; //allows second digit to display VCO being tuned
    1f44:	cc 24       	eor	r12, r12
    1f46:	c3 94       	inc	r12
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte = (1<<VCO1_PULSE_LATCH_BIT);
    1f48:	ee 24       	eor	r14, r14
    1f4a:	68 94       	set
    1f4c:	e1 f8       	bld	r14, 1
    1f4e:	22 c0       	rjmp	.+68     	; 0x1f94 <tune_8ths+0xda>
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
    1f50:	40 90 6c 03 	lds	r4, 0x036C
    1f54:	50 90 6d 03 	lds	r5, 0x036D
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
    1f58:	0f 2e       	mov	r0, r31
    1f5a:	f5 ee       	ldi	r31, 0xE5	; 229
    1f5c:	8f 2e       	mov	r8, r31
    1f5e:	f1 e0       	ldi	r31, 0x01	; 1
    1f60:	9f 2e       	mov	r9, r31
    1f62:	f0 2d       	mov	r31, r0
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
    1f64:	0f 2e       	mov	r0, r31
    1f66:	f7 ed       	ldi	r31, 0xD7	; 215
    1f68:	2f 2e       	mov	r2, r31
    1f6a:	f1 e0       	ldi	r31, 0x01	; 1
    1f6c:	3f 2e       	mov	r3, r31
    1f6e:	f0 2d       	mov	r31, r0
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
    1f70:	44 ee       	ldi	r20, 0xE4	; 228
    1f72:	51 e0       	ldi	r21, 0x01	; 1
    1f74:	5a ab       	sts	0x5a, r21
    1f76:	49 ab       	sts	0x59, r20
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
    1f78:	0f 2e       	mov	r0, r31
    1f7a:	fd ed       	ldi	r31, 0xDD	; 221
    1f7c:	6f 2e       	mov	r6, r31
    1f7e:	f1 e0       	ldi	r31, 0x01	; 1
    1f80:	7f 2e       	mov	r7, r31
    1f82:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
			vco_pitch_table = vco2_pitch_table;
    1f84:	08 e2       	ldi	r16, 0x28	; 40
    1f86:	13 e0       	ldi	r17, 0x03	; 3
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 2; //allows second digit to display VCO being tuned
    1f88:	cc 24       	eor	r12, r12
    1f8a:	68 94       	set
    1f8c:	c1 f8       	bld	r12, 1
		
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte = (1<<VCO2_PULSE_LATCH_BIT);
    1f8e:	ee 24       	eor	r14, r14
    1f90:	68 94       	set
    1f92:	e5 f8       	bld	r14, 5
		}
	


		//set VCO init offset CV
		set_control_voltage(vco_init_cv, init_cv);
    1f94:	c3 01       	movw	r24, r6
    1f96:	b2 01       	movw	r22, r4
    1f98:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
		
	
		//latch switch data
		DATA_BUS = switch_byte;
    1f9c:	e2 b8       	out	0x02, r14	; 2
		VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1f9e:	ed ed       	ldi	r30, 0xDD	; 221
    1fa0:	f0 e0       	ldi	r31, 0x00	; 0
    1fa2:	80 81       	ld	r24, Z
    1fa4:	80 64       	ori	r24, 0x40	; 64
    1fa6:	80 83       	st	Z, r24
		//_delay_us(1); //why is this delay here????
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    1fa8:	80 81       	ld	r24, Z
    1faa:	8f 7b       	andi	r24, 0xBF	; 191
    1fac:	80 83       	st	Z, r24
		DATA_BUS = 0;
    1fae:	12 b8       	out	0x02, r1	; 2

		PORTF |= (1<<GATE); //turn gate on
    1fb0:	89 9a       	sbi	0x11, 1	; 17
			
		period = 1; //need to initialize to minimum period number here
    1fb2:	81 e0       	ldi	r24, 0x01	; 1
    1fb4:	80 93 75 03 	sts	0x0375, r24
		
		compare_match_counter = 0;	
    1fb8:	10 92 70 03 	sts	0x0370, r1
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
				while (count_finished == FALSE) {
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);//
    1fbc:	8c 2d       	mov	r24, r12
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	24 e6       	ldi	r18, 0x64	; 100
    1fc2:	30 e0       	ldi	r19, 0x00	; 0
    1fc4:	82 9f       	mul	r24, r18
    1fc6:	d0 01       	movw	r26, r0
    1fc8:	83 9f       	mul	r24, r19
    1fca:	b0 0d       	add	r27, r0
    1fcc:	92 9f       	mul	r25, r18
    1fce:	b0 0d       	add	r27, r0
    1fd0:	11 24       	eor	r1, r1
    1fd2:	bc ab       	sts	0x5c, r27
    1fd4:	ab ab       	sts	0x5b, r26
    1fd6:	fe 01       	movw	r30, r28
    1fd8:	31 96       	adiw	r30, 0x01	; 1
    1fda:	fc af       	sts	0x7c, r31
    1fdc:	eb af       	sts	0x7b, r30
	
}



void tune_8ths(uint8_t vco) {
    1fde:	98 01       	movw	r18, r16
    1fe0:	2e 5f       	subi	r18, 0xFE	; 254
    1fe2:	3f 4f       	sbci	r19, 0xFF	; 255
    1fe4:	21 96       	adiw	r28, 0x01	; 1
    1fe6:	3f af       	sts	0x7f, r19
    1fe8:	2e af       	sts	0x7e, r18
    1fea:	21 97       	sbiw	r28, 0x01	; 1
		PORTF |= (1<<GATE); //turn gate on
			
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    1fec:	1e ae       	sts	0xbe, r17
    1fee:	1d ae       	sts	0xbd, r17
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
					//set_control_voltage(&pitch_lfo_cv, MIN);
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    1ff0:	0f 2e       	mov	r0, r31
    1ff2:	f8 ed       	ldi	r31, 0xD8	; 216
    1ff4:	ef 2e       	mov	r14, r31
    1ff6:	f1 e0       	ldi	r31, 0x01	; 1
    1ff8:	ff 2e       	mov	r15, r31
    1ffa:	f0 2d       	mov	r31, r0
					set_control_voltage(&cutoff_cv, MAX);
    1ffc:	0f 2e       	mov	r0, r31
    1ffe:	f4 ed       	ldi	r31, 0xD4	; 212
    2000:	cf 2e       	mov	r12, r31
    2002:	f1 e0       	ldi	r31, 0x01	; 1
    2004:	df 2e       	mov	r13, r31
    2006:	f0 2d       	mov	r31, r0
					//set_control_voltage(&res_cv, MIN);
					set_control_voltage(&sustain_1_cv, MAX);
    2008:	0f 2e       	mov	r0, r31
    200a:	fa ec       	ldi	r31, 0xCA	; 202
    200c:	af 2e       	mov	r10, r31
    200e:	f1 e0       	ldi	r31, 0x01	; 1
    2010:	bf 2e       	mov	r11, r31
    2012:	f0 2d       	mov	r31, r0
	
}



void tune_8ths(uint8_t vco) {
    2014:	eb ad       	sts	0x6b, r30
    2016:	fc ad       	sts	0x6c, r31
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
			{
			period = reference[note_number].period;
    2018:	80 81       	ld	r24, Z
    201a:	80 93 75 03 	sts	0x0375, r24
			//period timer needs to be initialized here and turned off after each note's SAR to prevent glitching caused by leaving timer0 running
			TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    201e:	84 b5       	in	r24, 0x24	; 36
    2020:	8f 60       	ori	r24, 0x0F	; 15
    2022:	84 bd       	out	0x24, r24	; 36
			OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1) ***COULD PROBABLY CHANGE THIS TO 0 NOW*** - NOPE. NEEDS TO BE 1!!!
    2024:	81 e0       	ldi	r24, 0x01	; 1
    2026:	87 bd       	out	0x27, r24	; 39
			//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
			TCNT0 = 0; //make sure timer/counter0 is actually 0. 
    2028:	16 bc       	out	0x26, r1	; 38
			
			if (note_number <= 2) {
    202a:	4d ad       	sts	0x6d, r20
    202c:	5e ad       	sts	0x6e, r21
    202e:	43 30       	cpi	r20, 0x03	; 3
    2030:	51 05       	cpc	r21, r1
    2032:	24 f4       	brge	.+8      	; 0x203c <tune_8ths+0x182>
	
				//set timer/counter1 to /64 0.3125 MHz
				timer1_clock = (1<<CS11) | (1<<CS10);
    2034:	83 e0       	ldi	r24, 0x03	; 3
    2036:	80 93 74 03 	sts	0x0374, r24
    203a:	03 c0       	rjmp	.+6      	; 0x2042 <tune_8ths+0x188>
	
			} else {
	
				//set timer/counter1 to /8 2.5 MHz
				timer1_clock = (1<<CS11);
    203c:	82 e0       	ldi	r24, 0x02	; 2
    203e:	80 93 74 03 	sts	0x0374, r24
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
    2042:	81 81       	ldd	r24, Z+1	; 0x01
    2044:	92 81       	ldd	r25, Z+2	; 0x02
    2046:	9a af       	sts	0x7a, r25
    2048:	89 af       	sts	0x79, r24
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    204a:	ad e0       	ldi	r26, 0x0D	; 13
    204c:	b0 e0       	ldi	r27, 0x00	; 0
    204e:	be ab       	sts	0x5e, r27
    2050:	ad ab       	sts	0x5d, r26
				timer1_clock = (1<<CS11);
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
    2052:	00 e0       	ldi	r16, 0x00	; 0
    2054:	10 e0       	ldi	r17, 0x00	; 0
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
				
				osc_pitch_cv |= (1<<dac_bit);
    2056:	e1 e0       	ldi	r30, 0x01	; 1
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	0d a8       	sts	0x8d, r16
    205c:	02 c0       	rjmp	.+4      	; 0x2062 <tune_8ths+0x1a8>
    205e:	ee 0f       	add	r30, r30
    2060:	ff 1f       	adc	r31, r31
    2062:	0a 94       	dec	r0
    2064:	e2 f7       	brpl	.-8      	; 0x205e <tune_8ths+0x1a4>
    2066:	f8 af       	sts	0x78, r31
    2068:	ef ab       	sts	0x5f, r30
    206a:	0e 2b       	or	r16, r30
    206c:	1f 2b       	or	r17, r31
				TIMSK0 &= ~(1<<OCIE0A); //turn off output compare match A interrupt
    206e:	ae e6       	ldi	r26, 0x6E	; 110
    2070:	b0 e0       	ldi	r27, 0x00	; 0
    2072:	8c 91       	ld	r24, X
    2074:	8d 7f       	andi	r24, 0xFD	; 253
    2076:	8c 93       	st	X, r24
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    2078:	c4 01       	movw	r24, r8
    207a:	b8 01       	movw	r22, r16
    207c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
    2080:	e3 ef       	ldi	r30, 0xF3	; 243
    2082:	f1 e0       	ldi	r31, 0x01	; 1
    2084:	31 97       	sbiw	r30, 0x01	; 1
    2086:	f1 f7       	brne	.-4      	; 0x2084 <tune_8ths+0x1ca>
    2088:	00 c0       	rjmp	.+0      	; 0x208a <tune_8ths+0x1d0>
    208a:	00 00       	nop
				_delay_ms(2); //add delay here to allow pitch to slew to its final value
				TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    208c:	ae e6       	ldi	r26, 0x6E	; 110
    208e:	b0 e0       	ldi	r27, 0x00	; 0
    2090:	8c 91       	ld	r24, X
    2092:	82 60       	ori	r24, 0x02	; 2
    2094:	8c 93       	st	X, r24
				//TCNT0 = 0;
				
				count_finished = FALSE;
    2096:	10 92 73 03 	sts	0x0373, r1
				period_counter = 0;
    209a:	10 92 76 03 	sts	0x0376, r1
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
    209e:	e8 e1       	ldi	r30, 0x18	; 24
    20a0:	f0 e0       	ldi	r31, 0x00	; 0
    20a2:	2f e0       	ldi	r18, 0x0F	; 15
    20a4:	0f b6       	in	r0, 0x3f	; 63
    20a6:	f8 94       	cli
    20a8:	a8 95       	wdr
    20aa:	e0 93 60 00 	sts	0x0060, r30
    20ae:	0f be       	out	0x3f, r0	; 63
    20b0:	20 93 60 00 	sts	0x0060, r18
				while (count_finished == FALSE) {
    20b4:	80 91 73 03 	lds	r24, 0x0373
    20b8:	88 23       	and	r24, r24
    20ba:	81 f5       	brne	.+96     	; 0x211c <tune_8ths+0x262>
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);//
    20bc:	80 91 75 03 	lds	r24, 0x0375
    20c0:	4b a9       	sts	0x4b, r20
    20c2:	5c a9       	sts	0x4c, r21
    20c4:	48 0f       	add	r20, r24
    20c6:	51 1d       	adc	r21, r1
    20c8:	ca 01       	movw	r24, r20
    20ca:	60 e0       	ldi	r22, 0x00	; 0
    20cc:	0e 94 28 02 	call	0x450	; 0x450 <update_display>
					//update_display(value_to_display, DEC);	
					//need to have a watchdog timer here to escape while loop if it takes too long
				
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
    20d0:	c3 01       	movw	r24, r6
    20d2:	b2 01       	movw	r22, r4
    20d4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    20d8:	c4 01       	movw	r24, r8
    20da:	b8 01       	movw	r22, r16
    20dc:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
					//set_control_voltage(&pitch_lfo_cv, MIN);
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    20e0:	c7 01       	movw	r24, r14
    20e2:	60 e0       	ldi	r22, 0x00	; 0
    20e4:	70 e0       	ldi	r23, 0x00	; 0
    20e6:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
					set_control_voltage(&cutoff_cv, MAX);
    20ea:	c6 01       	movw	r24, r12
    20ec:	6f ef       	ldi	r22, 0xFF	; 255
    20ee:	7f e3       	ldi	r23, 0x3F	; 63
    20f0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
					//set_control_voltage(&res_cv, MIN);
					set_control_voltage(&sustain_1_cv, MAX);
    20f4:	c5 01       	movw	r24, r10
    20f6:	6f ef       	ldi	r22, 0xFF	; 255
    20f8:	7f e3       	ldi	r23, 0x3F	; 63
    20fa:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
					//set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
					set_control_voltage(vco_pw_cv, 8192);
    20fe:	c1 01       	movw	r24, r2
    2100:	60 e0       	ldi	r22, 0x00	; 0
    2102:	70 e2       	ldi	r23, 0x20	; 32
    2104:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
					set_control_voltage(vco_mix_cv, MAX);
    2108:	89 a9       	sts	0x49, r24
    210a:	9a a9       	sts	0x4a, r25
    210c:	6f ef       	ldi	r22, 0xFF	; 255
    210e:	7f e3       	ldi	r23, 0x3F	; 63
    2110:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				count_finished = FALSE;
				period_counter = 0;
			
				//enable watchdog timer
				wdt_enable(WDTO_2S);
				while (count_finished == FALSE) {
    2114:	80 91 73 03 	lds	r24, 0x0373
    2118:	88 23       	and	r24, r24
    211a:	81 f2       	breq	.-96     	; 0x20bc <tune_8ths+0x202>

			
			
				}							
				//turn off watchdog timer
				wdt_disable();
    211c:	58 e1       	ldi	r21, 0x18	; 24
    211e:	0f b6       	in	r0, 0x3f	; 63
    2120:	f8 94       	cli
    2122:	50 93 60 00 	sts	0x0060, r21
    2126:	10 92 60 00 	sts	0x0060, r1
    212a:	0f be       	out	0x3f, r0	; 63
				//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
				if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    212c:	80 91 71 03 	lds	r24, 0x0371
    2130:	90 91 72 03 	lds	r25, 0x0372
    2134:	a9 ad       	sts	0x69, r26
    2136:	ba ad       	sts	0x6a, r27
    2138:	a8 17       	cp	r26, r24
    213a:	b9 07       	cpc	r27, r25
    213c:	50 f0       	brcs	.+20     	; 0x2152 <tune_8ths+0x298>
    213e:	80 91 af 02 	lds	r24, 0x02AF
    2142:	81 30       	cpi	r24, 0x01	; 1
    2144:	31 f4       	brne	.+12     	; 0x2152 <tune_8ths+0x298>
    2146:	8f a9       	sts	0x4f, r24
    2148:	98 ad       	sts	0x68, r25
    214a:	80 95       	com	r24
    214c:	90 95       	com	r25
    214e:	08 23       	and	r16, r24
    2150:	19 23       	and	r17, r25
				
				if (osc_count == reference_count && no_overflow == TRUE) {
    2152:	80 91 71 03 	lds	r24, 0x0371
    2156:	90 91 72 03 	lds	r25, 0x0372
    215a:	e9 ad       	sts	0x69, r30
    215c:	fa ad       	sts	0x6a, r31
    215e:	8e 17       	cp	r24, r30
    2160:	9f 07       	cpc	r25, r31
    2162:	21 f4       	brne	.+8      	; 0x216c <tune_8ths+0x2b2>
    2164:	80 91 af 02 	lds	r24, 0x02AF
    2168:	81 30       	cpi	r24, 0x01	; 1
    216a:	71 f0       	breq	.+28     	; 0x2188 <tune_8ths+0x2ce>
					break;	//if you hit the reference count then get out of here		
				}				
				no_overflow = TRUE;
    216c:	f1 e0       	ldi	r31, 0x01	; 1
    216e:	f0 93 af 02 	sts	0x02AF, r31
	
			}
			//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    2172:	2d a9       	sts	0x4d, r18
    2174:	3e a9       	sts	0x4e, r19
    2176:	21 50       	subi	r18, 0x01	; 1
    2178:	30 40       	sbci	r19, 0x00	; 0
    217a:	3e ab       	sts	0x5e, r19
    217c:	2d ab       	sts	0x5d, r18
    217e:	4f ef       	ldi	r20, 0xFF	; 255
    2180:	2f 3f       	cpi	r18, 0xFF	; 255
    2182:	34 07       	cpc	r19, r20
    2184:	09 f0       	breq	.+2      	; 0x2188 <tune_8ths+0x2ce>
    2186:	67 cf       	rjmp	.-306    	; 0x2056 <tune_8ths+0x19c>
			
			
			}
		
			//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
			*(vco_pitch_table + (note_number+1)) = osc_pitch_cv;		
    2188:	21 96       	adiw	r28, 0x01	; 1
    218a:	ae ad       	sts	0x6e, r26
    218c:	bf ad       	sts	0x6f, r27
    218e:	21 97       	sbiw	r28, 0x01	; 1
    2190:	0d 93       	st	X+, r16
    2192:	1d 93       	st	X+, r17
    2194:	21 96       	adiw	r28, 0x01	; 1
    2196:	bf af       	sts	0x7f, r27
    2198:	ae af       	sts	0x7e, r26
    219a:	21 97       	sbiw	r28, 0x01	; 1
			
			//need to turn timer off here. This seems to have stopped periodic glitching of first note of first VCO tuned.
			TIMSK0 &= ~(1<<OCIE0A); //turn off timer0 compare match A interrupt
    219c:	ee e6       	ldi	r30, 0x6E	; 110
    219e:	f0 e0       	ldi	r31, 0x00	; 0
    21a0:	80 81       	ld	r24, Z
    21a2:	8d 7f       	andi	r24, 0xFD	; 253
    21a4:	80 83       	st	Z, r24
			TCCR0A = 0; //turn off timer0
    21a6:	14 bc       	out	0x24, r1	; 36
		PORTF |= (1<<GATE); //turn gate on
			
		period = 1; //need to initialize to minimum period number here
		
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    21a8:	2d ad       	sts	0x6d, r18
    21aa:	3e ad       	sts	0x6e, r19
    21ac:	2f 5f       	subi	r18, 0xFF	; 255
    21ae:	3f 4f       	sbci	r19, 0xFF	; 255
    21b0:	3e af       	sts	0x7e, r19
    21b2:	2d af       	sts	0x7d, r18
    21b4:	4b ad       	sts	0x6b, r20
    21b6:	5c ad       	sts	0x6c, r21
    21b8:	4d 5f       	subi	r20, 0xFD	; 253
    21ba:	5f 4f       	sbci	r21, 0xFF	; 255
    21bc:	5c af       	sts	0x7c, r21
    21be:	4b af       	sts	0x7b, r20
    21c0:	20 31       	cpi	r18, 0x10	; 16
    21c2:	31 05       	cpc	r19, r1
    21c4:	09 f0       	breq	.+2      	; 0x21c8 <tune_8ths+0x30e>
    21c6:	26 cf       	rjmp	.-436    	; 0x2014 <tune_8ths+0x15a>
		}
	
		
		//eeprom_update_block((const void*)vco_pitch_table, (void*)vco_pitch_table_eeprom, sizeof(vco_pitch_table));
		
		PORTF &= ~(1<<GATE); //turn gate off
    21c8:	89 98       	cbi	0x11, 1	; 17
		
		
	
	
	}
    21ca:	c0 5c       	subi	r28, 0xC0	; 192
    21cc:	df 4f       	sbci	r29, 0xFF	; 255
    21ce:	0f b6       	in	r0, 0x3f	; 63
    21d0:	f8 94       	cli
    21d2:	de bf       	out	0x3e, r29	; 62
    21d4:	0f be       	out	0x3f, r0	; 63
    21d6:	cd bf       	out	0x3d, r28	; 61
    21d8:	df 91       	pop	r29
    21da:	cf 91       	pop	r28
    21dc:	1f 91       	pop	r17
    21de:	0f 91       	pop	r16
    21e0:	ff 90       	pop	r15
    21e2:	ef 90       	pop	r14
    21e4:	df 90       	pop	r13
    21e6:	cf 90       	pop	r12
    21e8:	bf 90       	pop	r11
    21ea:	af 90       	pop	r10
    21ec:	9f 90       	pop	r9
    21ee:	8f 90       	pop	r8
    21f0:	7f 90       	pop	r7
    21f2:	6f 90       	pop	r6
    21f4:	5f 90       	pop	r5
    21f6:	4f 90       	pop	r4
    21f8:	3f 90       	pop	r3
    21fa:	2f 90       	pop	r2
    21fc:	08 95       	ret

000021fe <tune_filter>:
	
void tune_filter(void) {
    21fe:	2f 92       	push	r2
    2200:	3f 92       	push	r3
    2202:	4f 92       	push	r4
    2204:	5f 92       	push	r5
    2206:	6f 92       	push	r6
    2208:	7f 92       	push	r7
    220a:	8f 92       	push	r8
    220c:	9f 92       	push	r9
    220e:	af 92       	push	r10
    2210:	bf 92       	push	r11
    2212:	cf 92       	push	r12
    2214:	df 92       	push	r13
    2216:	ef 92       	push	r14
    2218:	ff 92       	push	r15
    221a:	0f 93       	push	r16
    221c:	1f 93       	push	r17
    221e:	cf 93       	push	r28
    2220:	df 93       	push	r29
    2222:	cd b7       	in	r28, 0x3d	; 61
    2224:	de b7       	in	r29, 0x3e	; 62
    2226:	e9 97       	sbiw	r28, 0x39	; 57
    2228:	0f b6       	in	r0, 0x3f	; 63
    222a:	f8 94       	cli
    222c:	de bf       	out	0x3e, r29	; 62
    222e:	0f be       	out	0x3f, r0	; 63
    2230:	cd bf       	out	0x3d, r28	; 61
		uint8_t period;
		uint16_t count;
		
	};

	struct pitch_reference reference[15] =
    2232:	de 01       	movw	r26, r28
    2234:	11 96       	adiw	r26, 0x01	; 1
    2236:	e0 e6       	ldi	r30, 0x60	; 96
    2238:	f2 e0       	ldi	r31, 0x02	; 2
    223a:	8d e2       	ldi	r24, 0x2D	; 45
    223c:	01 90       	ld	r0, Z+
    223e:	0d 92       	st	X+, r0
    2240:	81 50       	subi	r24, 0x01	; 1
    2242:	e1 f7       	brne	.-8      	; 0x223c <tune_filter+0x3e>
		
	};

	
	//initialize CVs for filter tuning
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
    2244:	88 ed       	ldi	r24, 0xD8	; 216
    2246:	91 e0       	ldi	r25, 0x01	; 1
    2248:	60 e0       	ldi	r22, 0x00	; 0
    224a:	70 e0       	ldi	r23, 0x00	; 0
    224c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
    2250:	81 ee       	ldi	r24, 0xE1	; 225
    2252:	91 e0       	ldi	r25, 0x01	; 1
    2254:	60 e0       	ldi	r22, 0x00	; 0
    2256:	70 e0       	ldi	r23, 0x00	; 0
    2258:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
    225c:	82 ee       	ldi	r24, 0xE2	; 226
    225e:	91 e0       	ldi	r25, 0x01	; 1
    2260:	60 e0       	ldi	r22, 0x00	; 0
    2262:	70 e0       	ldi	r23, 0x00	; 0
    2264:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
    2268:	82 eb       	ldi	r24, 0xB2	; 178
    226a:	92 e0       	ldi	r25, 0x02	; 2
    226c:	60 e0       	ldi	r22, 0x00	; 0
    226e:	70 e0       	ldi	r23, 0x00	; 0
    2270:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
    2274:	8a ed       	ldi	r24, 0xDA	; 218
    2276:	91 e0       	ldi	r25, 0x01	; 1
    2278:	60 e0       	ldi	r22, 0x00	; 0
    227a:	70 e0       	ldi	r23, 0x00	; 0
    227c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
    2280:	8f ed       	ldi	r24, 0xDF	; 223
    2282:	91 e0       	ldi	r25, 0x01	; 1
    2284:	60 e0       	ldi	r22, 0x00	; 0
    2286:	70 e0       	ldi	r23, 0x00	; 0
    2288:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
    228c:	80 ee       	ldi	r24, 0xE0	; 224
    228e:	91 e0       	ldi	r25, 0x01	; 1
    2290:	60 e0       	ldi	r22, 0x00	; 0
    2292:	70 e0       	ldi	r23, 0x00	; 0
    2294:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
    2298:	81 ed       	ldi	r24, 0xD1	; 209
    229a:	91 e0       	ldi	r25, 0x01	; 1
    229c:	60 e0       	ldi	r22, 0x00	; 0
    229e:	70 e0       	ldi	r23, 0x00	; 0
    22a0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
    22a4:	86 ed       	ldi	r24, 0xD6	; 214
    22a6:	91 e0       	ldi	r25, 0x01	; 1
    22a8:	60 e0       	ldi	r22, 0x00	; 0
    22aa:	70 e0       	ldi	r23, 0x00	; 0
    22ac:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
    22b0:	82 ed       	ldi	r24, 0xD2	; 210
    22b2:	91 e0       	ldi	r25, 0x01	; 1
    22b4:	60 e0       	ldi	r22, 0x00	; 0
    22b6:	70 e0       	ldi	r23, 0x00	; 0
    22b8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
    22bc:	83 ed       	ldi	r24, 0xD3	; 211
    22be:	91 e0       	ldi	r25, 0x01	; 1
    22c0:	60 e0       	ldi	r22, 0x00	; 0
    22c2:	70 e0       	ldi	r23, 0x00	; 0
    22c4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//open filter with max resonance
	set_control_voltage(&cutoff_cv, MAX); //need to start with MAX to get filter oscillating
    22c8:	84 ed       	ldi	r24, 0xD4	; 212
    22ca:	91 e0       	ldi	r25, 0x01	; 1
    22cc:	6f ef       	ldi	r22, 0xFF	; 255
    22ce:	7f e3       	ldi	r23, 0x3F	; 63
    22d0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&res_cv, MAX);
    22d4:	85 ed       	ldi	r24, 0xD5	; 213
    22d6:	91 e0       	ldi	r25, 0x01	; 1
    22d8:	6f ef       	ldi	r22, 0xFF	; 255
    22da:	7f e3       	ldi	r23, 0x3F	; 63
    22dc:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
    22e0:	89 ed       	ldi	r24, 0xD9	; 217
    22e2:	91 e0       	ldi	r25, 0x01	; 1
    22e4:	60 e0       	ldi	r22, 0x00	; 0
    22e6:	70 e0       	ldi	r23, 0x00	; 0
    22e8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
    22ec:	8e ec       	ldi	r24, 0xCE	; 206
    22ee:	91 e0       	ldi	r25, 0x01	; 1
    22f0:	60 e0       	ldi	r22, 0x00	; 0
    22f2:	70 e0       	ldi	r23, 0x00	; 0
    22f4:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
    22f8:	8c ec       	ldi	r24, 0xCC	; 204
    22fa:	91 e0       	ldi	r25, 0x01	; 1
    22fc:	60 e0       	ldi	r22, 0x00	; 0
    22fe:	70 e0       	ldi	r23, 0x00	; 0
    2300:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
    2304:	8a ec       	ldi	r24, 0xCA	; 202
    2306:	91 e0       	ldi	r25, 0x01	; 1
    2308:	6f ef       	ldi	r22, 0xFF	; 255
    230a:	7f e3       	ldi	r23, 0x3F	; 63
    230c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
    2310:	88 ec       	ldi	r24, 0xC8	; 200
    2312:	91 e0       	ldi	r25, 0x01	; 1
    2314:	60 e0       	ldi	r22, 0x00	; 0
    2316:	70 e0       	ldi	r23, 0x00	; 0
    2318:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	//turn off noise, VCO1 and VCO2
	set_control_voltage(&noise_mix_cv, MIN);
    231c:	80 ed       	ldi	r24, 0xD0	; 208
    231e:	91 e0       	ldi	r25, 0x01	; 1
    2320:	60 e0       	ldi	r22, 0x00	; 0
    2322:	70 e0       	ldi	r23, 0x00	; 0
    2324:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, MIN);
    2328:	83 ee       	ldi	r24, 0xE3	; 227
    232a:	91 e0       	ldi	r25, 0x01	; 1
    232c:	60 e0       	ldi	r22, 0x00	; 0
    232e:	70 e0       	ldi	r23, 0x00	; 0
    2330:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
	set_control_voltage(&vco2_mix_cv, MIN);
    2334:	84 ee       	ldi	r24, 0xE4	; 228
    2336:	91 e0       	ldi	r25, 0x01	; 1
    2338:	60 e0       	ldi	r22, 0x00	; 0
    233a:	70 e0       	ldi	r23, 0x00	; 0
    233c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>


	//latch switch data
	DATA_BUS = 0; //turn off all VCO waveforms
    2340:	12 b8       	out	0x02, r1	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    2342:	ed ed       	ldi	r30, 0xDD	; 221
    2344:	f0 e0       	ldi	r31, 0x00	; 0
    2346:	80 81       	ld	r24, Z
    2348:	80 64       	ori	r24, 0x40	; 64
    234a:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    234c:	80 81       	ld	r24, Z
    234e:	8f 7b       	andi	r24, 0xBF	; 191
    2350:	80 83       	st	Z, r24
	//DATA_BUS = 0;


	period = 1; //need to initialize to minimum period number here
    2352:	81 e0       	ldi	r24, 0x01	; 1
    2354:	80 93 75 03 	sts	0x0375, r24
	PORTF |= (1<<GATE); //turn gate on
    2358:	89 9a       	sbi	0x11, 1	; 17
    235a:	9e 01       	movw	r18, r28
    235c:	2f 5f       	subi	r18, 0xFF	; 255
    235e:	3f 4f       	sbci	r19, 0xFF	; 255
    2360:	3d ab       	sts	0x5d, r19
    2362:	2c ab       	sts	0x5c, r18
    2364:	8a e0       	ldi	r24, 0x0A	; 10
    2366:	93 e0       	ldi	r25, 0x03	; 3
    2368:	99 af       	sts	0x79, r25
    236a:	88 af       	sts	0x78, r24
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
    236c:	1f aa       	sts	0x9f, r17
    236e:	1e aa       	sts	0x9e, r17
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
		
			pitch_cv |= (1<<dac_bit);

			set_control_voltage(&cutoff_cv, pitch_cv);
    2370:	0f 2e       	mov	r0, r31
    2372:	f4 ed       	ldi	r31, 0xD4	; 212
    2374:	af 2e       	mov	r10, r31
    2376:	f1 e0       	ldi	r31, 0x01	; 1
    2378:	bf 2e       	mov	r11, r31
    237a:	f0 2d       	mov	r31, r0
				//value_to_display = TCNT0;
				//update_display(value_to_display, DEC);
				
		
				set_control_voltage(&cutoff_cv, pitch_cv);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    237c:	0f 2e       	mov	r0, r31
    237e:	f8 ed       	ldi	r31, 0xD8	; 216
    2380:	6f 2e       	mov	r6, r31
    2382:	f1 e0       	ldi	r31, 0x01	; 1
    2384:	7f 2e       	mov	r7, r31
    2386:	f0 2d       	mov	r31, r0
				set_control_voltage(&res_cv, MAX);
    2388:	0f 2e       	mov	r0, r31
    238a:	f5 ed       	ldi	r31, 0xD5	; 213
    238c:	4f 2e       	mov	r4, r31
    238e:	f1 e0       	ldi	r31, 0x01	; 1
    2390:	5f 2e       	mov	r5, r31
    2392:	f0 2d       	mov	r31, r0
				set_control_voltage(&sustain_1_cv, MAX);
    2394:	0f 2e       	mov	r0, r31
    2396:	fa ec       	ldi	r31, 0xCA	; 202
    2398:	2f 2e       	mov	r2, r31
    239a:	f1 e0       	ldi	r31, 0x01	; 1
    239c:	3f 2e       	mov	r3, r31
    239e:	f0 2d       	mov	r31, r0
		
	
	
	}
	
void tune_filter(void) {
    23a0:	ac a9       	sts	0x4c, r26
    23a2:	bd a9       	sts	0x4d, r27
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
	{
		period = reference[note_number].period;
    23a4:	8c 91       	ld	r24, X
    23a6:	80 93 75 03 	sts	0x0375, r24
		//period timer needs to be initialized here and turned off after each note's SAR to prevent glitching caused by leaving timer0 running
		TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    23aa:	84 b5       	in	r24, 0x24	; 36
    23ac:	8f 60       	ori	r24, 0x0F	; 15
    23ae:	84 bd       	out	0x24, r24	; 36
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1) ***COULD PROBABLY CHANGE THIS TO 0 NOW*** - NOPE. NEEDS TO BE 1!!!
    23b0:	81 e0       	ldi	r24, 0x01	; 1
    23b2:	87 bd       	out	0x27, r24	; 39
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    23b4:	ee e6       	ldi	r30, 0x6E	; 110
    23b6:	f0 e0       	ldi	r31, 0x00	; 0
    23b8:	80 81       	ld	r24, Z
    23ba:	82 60       	ori	r24, 0x02	; 2
    23bc:	80 83       	st	Z, r24
		TCNT0 = 0; //make sure timer/counter0 is actually 0.
    23be:	16 bc       	out	0x26, r1	; 38
		
		if (note_number <= 1) {
    23c0:	ee a9       	sts	0x4e, r30
    23c2:	ff a9       	sts	0x4f, r31
    23c4:	e2 30       	cpi	r30, 0x02	; 2
    23c6:	f1 05       	cpc	r31, r1
    23c8:	24 f4       	brge	.+8      	; 0x23d2 <tune_filter+0x1d4>
			
			//set timer/counter1 to /64 0.3125 MHz
			timer1_clock = (1<<CS11) | (1<<CS10);
    23ca:	83 e0       	ldi	r24, 0x03	; 3
    23cc:	80 93 74 03 	sts	0x0374, r24
    23d0:	03 c0       	rjmp	.+6      	; 0x23d8 <tune_filter+0x1da>
			
		} else {
			
			//set timer/counter1 to /8 2.5 MHz
			timer1_clock = (1<<CS11);
    23d2:	82 e0       	ldi	r24, 0x02	; 2
    23d4:	80 93 74 03 	sts	0x0374, r24
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
    23d8:	11 96       	adiw	r26, 0x01	; 1
    23da:	2d 91       	ld	r18, X+
    23dc:	3c 91       	ld	r19, X
    23de:	12 97       	sbiw	r26, 0x02	; 2
    23e0:	3b ab       	sts	0x5b, r19
    23e2:	2a ab       	sts	0x5a, r18
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    23e4:	8d e0       	ldi	r24, 0x0D	; 13
    23e6:	90 e0       	ldi	r25, 0x00	; 0
    23e8:	9f a7       	lds	r25, 0x7f
    23ea:	8e a7       	lds	r24, 0x7e
			timer1_clock = (1<<CS11);
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
    23ec:	ee 24       	eor	r14, r14
    23ee:	ff 24       	eor	r15, r15
				set_control_voltage(&cutoff_cv, pitch_cv);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
				set_control_voltage(&res_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
    23f0:	0f 2e       	mov	r0, r31
    23f2:	f1 ed       	ldi	r31, 0xD1	; 209
    23f4:	cf 2e       	mov	r12, r31
    23f6:	f1 e0       	ldi	r31, 0x01	; 1
    23f8:	df 2e       	mov	r13, r31
    23fa:	f0 2d       	mov	r31, r0
				set_control_voltage(&fil_eg2_cv, MIN);
    23fc:	0f 2e       	mov	r0, r31
    23fe:	f6 ed       	ldi	r31, 0xD6	; 214
    2400:	8f 2e       	mov	r8, r31
    2402:	f1 e0       	ldi	r31, 0x01	; 1
    2404:	9f 2e       	mov	r9, r31
    2406:	f0 2d       	mov	r31, r0
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
		
			pitch_cv |= (1<<dac_bit);
    2408:	81 e0       	ldi	r24, 0x01	; 1
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	fc 01       	movw	r30, r24
    240e:	0e a4       	lds	r16, 0xae
    2410:	02 c0       	rjmp	.+4      	; 0x2416 <tune_filter+0x218>
    2412:	ee 0f       	add	r30, r30
    2414:	ff 1f       	adc	r31, r31
    2416:	0a 94       	dec	r0
    2418:	e2 f7       	brpl	.-8      	; 0x2412 <tune_filter+0x214>
    241a:	f9 ab       	sts	0x59, r31
    241c:	e8 ab       	sts	0x58, r30
    241e:	ee 2a       	or	r14, r30
    2420:	ff 2a       	or	r15, r31

			set_control_voltage(&cutoff_cv, pitch_cv);
    2422:	c5 01       	movw	r24, r10
    2424:	b7 01       	movw	r22, r14
    2426:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			count_finished = FALSE;
    242a:	10 92 73 03 	sts	0x0373, r1
			period_counter = 0;
    242e:	10 92 76 03 	sts	0x0376, r1
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
    2432:	8f e0       	ldi	r24, 0x0F	; 15
    2434:	28 e1       	ldi	r18, 0x18	; 24
    2436:	30 e0       	ldi	r19, 0x00	; 0
    2438:	0f b6       	in	r0, 0x3f	; 63
    243a:	f8 94       	cli
    243c:	a8 95       	wdr
    243e:	20 93 60 00 	sts	0x0060, r18
    2442:	0f be       	out	0x3f, r0	; 63
    2444:	80 93 60 00 	sts	0x0060, r24
			while (count_finished == FALSE) {
    2448:	80 91 73 03 	lds	r24, 0x0373
    244c:	88 23       	and	r24, r24
    244e:	b1 f5       	brne	.+108    	; 0x24bc <tune_filter+0x2be>
				set_control_voltage(&res_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
				set_control_voltage(&fil_eg2_cv, MIN);
				set_control_voltage(&fil_vco2_cv, MIN);
    2450:	02 ed       	ldi	r16, 0xD2	; 210
    2452:	11 e0       	ldi	r17, 0x01	; 1
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
			while (count_finished == FALSE) {
				//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
				update_display(300 + period, DEC);//
    2454:	80 91 75 03 	lds	r24, 0x0375
    2458:	90 e0       	ldi	r25, 0x00	; 0
    245a:	84 5d       	subi	r24, 0xD4	; 212
    245c:	9e 4f       	sbci	r25, 0xFE	; 254
    245e:	60 e0       	ldi	r22, 0x00	; 0
    2460:	0e 94 28 02 	call	0x450	; 0x450 <update_display>
				//value_to_display = TCNT0;
				//update_display(value_to_display, DEC);
				
		
				set_control_voltage(&cutoff_cv, pitch_cv);
    2464:	c5 01       	movw	r24, r10
    2466:	b7 01       	movw	r22, r14
    2468:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    246c:	c3 01       	movw	r24, r6
    246e:	60 e0       	ldi	r22, 0x00	; 0
    2470:	70 e0       	ldi	r23, 0x00	; 0
    2472:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				set_control_voltage(&res_cv, MAX);
    2476:	c2 01       	movw	r24, r4
    2478:	6f ef       	ldi	r22, 0xFF	; 255
    247a:	7f e3       	ldi	r23, 0x3F	; 63
    247c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				set_control_voltage(&sustain_1_cv, MAX);
    2480:	c1 01       	movw	r24, r2
    2482:	6f ef       	ldi	r22, 0xFF	; 255
    2484:	7f e3       	ldi	r23, 0x3F	; 63
    2486:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				set_control_voltage(&attack_1_cv, MIN); //keep attack at minimum
    248a:	8e ec       	ldi	r24, 0xCE	; 206
    248c:	91 e0       	ldi	r25, 0x01	; 1
    248e:	60 e0       	ldi	r22, 0x00	; 0
    2490:	70 e0       	ldi	r23, 0x00	; 0
    2492:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				set_control_voltage(&fil_lfo_cv, MIN);	//keep all filter modulation at a minimum
    2496:	c6 01       	movw	r24, r12
    2498:	60 e0       	ldi	r22, 0x00	; 0
    249a:	70 e0       	ldi	r23, 0x00	; 0
    249c:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				set_control_voltage(&fil_eg2_cv, MIN);
    24a0:	c4 01       	movw	r24, r8
    24a2:	60 e0       	ldi	r22, 0x00	; 0
    24a4:	70 e0       	ldi	r23, 0x00	; 0
    24a6:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
				set_control_voltage(&fil_vco2_cv, MIN);
    24aa:	c8 01       	movw	r24, r16
    24ac:	60 e0       	ldi	r22, 0x00	; 0
    24ae:	70 e0       	ldi	r23, 0x00	; 0
    24b0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <set_control_voltage>
			count_finished = FALSE;
			period_counter = 0;
		
			//enable watchdog timer
			wdt_enable(WDTO_2S);
			while (count_finished == FALSE) {
    24b4:	80 91 73 03 	lds	r24, 0x0373
    24b8:	88 23       	and	r24, r24
    24ba:	61 f2       	breq	.-104    	; 0x2454 <tune_filter+0x256>
				set_control_voltage(&fil_eg2_cv, MIN);
				set_control_voltage(&fil_vco2_cv, MIN);
						
			}
			//turn off watchdog timer
			wdt_disable();
    24bc:	88 e1       	ldi	r24, 0x18	; 24
    24be:	0f b6       	in	r0, 0x3f	; 63
    24c0:	f8 94       	cli
    24c2:	80 93 60 00 	sts	0x0060, r24
    24c6:	10 92 60 00 	sts	0x0060, r1
    24ca:	0f be       	out	0x3f, r0	; 63
			//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
			if ((osc_count <= reference_count) && (no_overflow == TRUE))pitch_cv &= ~(1<<dac_bit);
    24cc:	80 91 71 03 	lds	r24, 0x0371
    24d0:	90 91 72 03 	lds	r25, 0x0372
    24d4:	2a a9       	sts	0x4a, r18
    24d6:	3b a9       	sts	0x4b, r19
    24d8:	28 17       	cp	r18, r24
    24da:	39 07       	cpc	r19, r25
    24dc:	50 f0       	brcs	.+20     	; 0x24f2 <tune_filter+0x2f4>
    24de:	80 91 af 02 	lds	r24, 0x02AF
    24e2:	81 30       	cpi	r24, 0x01	; 1
    24e4:	31 f4       	brne	.+12     	; 0x24f2 <tune_filter+0x2f4>
    24e6:	88 a9       	sts	0x48, r24
    24e8:	99 a9       	sts	0x49, r25
    24ea:	80 95       	com	r24
    24ec:	90 95       	com	r25
    24ee:	e8 22       	and	r14, r24
    24f0:	f9 22       	and	r15, r25
		
			if (osc_count == reference_count && no_overflow == TRUE) {
    24f2:	80 91 71 03 	lds	r24, 0x0371
    24f6:	90 91 72 03 	lds	r25, 0x0372
    24fa:	ea a9       	sts	0x4a, r30
    24fc:	fb a9       	sts	0x4b, r31
    24fe:	8e 17       	cp	r24, r30
    2500:	9f 07       	cpc	r25, r31
    2502:	21 f4       	brne	.+8      	; 0x250c <tune_filter+0x30e>
    2504:	80 91 af 02 	lds	r24, 0x02AF
    2508:	81 30       	cpi	r24, 0x01	; 1
    250a:	71 f0       	breq	.+28     	; 0x2528 <tune_filter+0x32a>
				break;	//if you hit the reference count then get out of here
			}
			no_overflow = TRUE;
    250c:	81 e0       	ldi	r24, 0x01	; 1
    250e:	80 93 af 02 	sts	0x02AF, r24
			
		}
		//the following should be moved to its own function as it is duplicated in the init_cv function. Something like tune_note(*cv, period, reference_count), where *cv points to CV that needs to be calculated`
		uint16_t reference_count = reference[note_number].count;
		uint16_t pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    2512:	2e a5       	lds	r18, 0x6e
    2514:	3f a5       	lds	r19, 0x6f
    2516:	21 50       	subi	r18, 0x01	; 1
    2518:	30 40       	sbci	r19, 0x00	; 0
    251a:	3f a7       	lds	r19, 0x7f
    251c:	2e a7       	lds	r18, 0x7e
    251e:	8f ef       	ldi	r24, 0xFF	; 255
    2520:	2f 3f       	cpi	r18, 0xFF	; 255
    2522:	38 07       	cpc	r19, r24
    2524:	09 f0       	breq	.+2      	; 0x2528 <tune_filter+0x32a>
    2526:	70 cf       	rjmp	.-288    	; 0x2408 <tune_filter+0x20a>
		
		
	}
	
	
	filter_pitch_table[note_number+1] = pitch_cv + 32; //32 is an offset that is trying to fix a bug somewhere else. This fix seems to work, but why 2^5 shift is required doesn't make sense to me yet. Need to look into this further
    2528:	ee a9       	sts	0x4e, r30
    252a:	ff a9       	sts	0x4f, r31
    252c:	31 96       	adiw	r30, 0x01	; 1
    252e:	ff ab       	sts	0x5f, r31
    2530:	ee ab       	sts	0x5e, r30
    2532:	c7 01       	movw	r24, r14
    2534:	80 96       	adiw	r24, 0x20	; 32
    2536:	e8 ad       	sts	0x68, r30
    2538:	f9 ad       	sts	0x69, r31
    253a:	81 93       	st	Z+, r24
    253c:	91 93       	st	Z+, r25
    253e:	f9 af       	sts	0x79, r31
    2540:	e8 af       	sts	0x78, r30
	
	//need to turn timer off here. This seems to have stopped periodic glitching of first note of first VCO tuned.
	TIMSK0 &= ~(1<<OCIE0A); //turn off timer0 compare match A interrupt
    2542:	ee e6       	ldi	r30, 0x6E	; 110
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	80 81       	ld	r24, Z
    2548:	8d 7f       	andi	r24, 0xFD	; 253
    254a:	80 83       	st	Z, r24
	TCCR0A = 0; //turn off timer0
    254c:	14 bc       	out	0x24, r1	; 36
    254e:	2c a9       	sts	0x4c, r18
    2550:	3d a9       	sts	0x4d, r19
    2552:	2d 5f       	subi	r18, 0xFD	; 253
    2554:	3f 4f       	sbci	r19, 0xFF	; 255
    2556:	3d ab       	sts	0x5d, r19
    2558:	2c ab       	sts	0x5c, r18
	period = 1; //need to initialize to minimum period number here
	PORTF |= (1<<GATE); //turn gate on
	
	
	
	for (int note_number = 0; note_number <= 14; note_number++)
    255a:	8e a9       	sts	0x4e, r24
    255c:	9f a9       	sts	0x4f, r25
    255e:	8f 30       	cpi	r24, 0x0F	; 15
    2560:	91 05       	cpc	r25, r1
    2562:	09 f0       	breq	.+2      	; 0x2566 <tune_filter+0x368>
    2564:	1d cf       	rjmp	.-454    	; 0x23a0 <tune_filter+0x1a2>
}


//eeprom_update_block((const void*)filter_pitch_table, (void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));

PORTF &= ~(1<<GATE); //turn gate off
    2566:	89 98       	cbi	0x11, 1	; 17
	
	
}	
    2568:	e9 96       	adiw	r28, 0x39	; 57
    256a:	0f b6       	in	r0, 0x3f	; 63
    256c:	f8 94       	cli
    256e:	de bf       	out	0x3e, r29	; 62
    2570:	0f be       	out	0x3f, r0	; 63
    2572:	cd bf       	out	0x3d, r28	; 61
    2574:	df 91       	pop	r29
    2576:	cf 91       	pop	r28
    2578:	1f 91       	pop	r17
    257a:	0f 91       	pop	r16
    257c:	ff 90       	pop	r15
    257e:	ef 90       	pop	r14
    2580:	df 90       	pop	r13
    2582:	cf 90       	pop	r12
    2584:	bf 90       	pop	r11
    2586:	af 90       	pop	r10
    2588:	9f 90       	pop	r9
    258a:	8f 90       	pop	r8
    258c:	7f 90       	pop	r7
    258e:	6f 90       	pop	r6
    2590:	5f 90       	pop	r5
    2592:	4f 90       	pop	r4
    2594:	3f 90       	pop	r3
    2596:	2f 90       	pop	r2
    2598:	08 95       	ret

0000259a <save_tuning_tables>:


void save_tuning_tables(void) { //write tuning tables to memory
	
	eeprom_update_block((const void*)filter_pitch_table, (void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));
    259a:	88 e0       	ldi	r24, 0x08	; 8
    259c:	93 e0       	ldi	r25, 0x03	; 3
    259e:	6c e0       	ldi	r22, 0x0C	; 12
    25a0:	76 e0       	ldi	r23, 0x06	; 6
    25a2:	40 e2       	ldi	r20, 0x20	; 32
    25a4:	50 e0       	ldi	r21, 0x00	; 0
    25a6:	0e 94 17 1b 	call	0x362e	; 0x362e <__eeupd_block_m6450a>
	eeprom_update_block((const void*)vco1_pitch_table, (void*)vco1_pitch_table_eeprom, sizeof(vco1_pitch_table));
    25aa:	8a e4       	ldi	r24, 0x4A	; 74
    25ac:	93 e0       	ldi	r25, 0x03	; 3
    25ae:	6e e4       	ldi	r22, 0x4E	; 78
    25b0:	76 e0       	ldi	r23, 0x06	; 6
    25b2:	42 e2       	ldi	r20, 0x22	; 34
    25b4:	50 e0       	ldi	r21, 0x00	; 0
    25b6:	0e 94 17 1b 	call	0x362e	; 0x362e <__eeupd_block_m6450a>
	eeprom_update_block((const void*)vco2_pitch_table, (void*)vco2_pitch_table_eeprom, sizeof(vco2_pitch_table));
    25ba:	88 e2       	ldi	r24, 0x28	; 40
    25bc:	93 e0       	ldi	r25, 0x03	; 3
    25be:	6c e2       	ldi	r22, 0x2C	; 44
    25c0:	76 e0       	ldi	r23, 0x06	; 6
    25c2:	42 e2       	ldi	r20, 0x22	; 34
    25c4:	50 e0       	ldi	r21, 0x00	; 0
    25c6:	0e 94 17 1b 	call	0x362e	; 0x362e <__eeupd_block_m6450a>
	
	
}
    25ca:	08 95       	ret

000025cc <load_tuning_tables>:

void load_tuning_tables(void) { //retrieve tuning tables from memory
	
	
	vco1_init_cv = eeprom_read_word(&vco1_init_cv_eeprom);
    25cc:	82 e7       	ldi	r24, 0x72	; 114
    25ce:	96 e0       	ldi	r25, 0x06	; 6
    25d0:	0e 94 11 1b 	call	0x3622	; 0x3622 <__eerd_word_m6450a>
    25d4:	90 93 6f 03 	sts	0x036F, r25
    25d8:	80 93 6e 03 	sts	0x036E, r24
	vco2_init_cv = eeprom_read_word(&vco2_init_cv_eeprom);
    25dc:	80 e7       	ldi	r24, 0x70	; 112
    25de:	96 e0       	ldi	r25, 0x06	; 6
    25e0:	0e 94 11 1b 	call	0x3622	; 0x3622 <__eerd_word_m6450a>
    25e4:	90 93 6d 03 	sts	0x036D, r25
    25e8:	80 93 6c 03 	sts	0x036C, r24
	//uint16_t eeprom_addr = 0;
	//vco1_init_cv = eeprom_read_word((uint16_t*)eeprom_addr);
	//eeprom_addr += sizeof(vco2_init_cv);
	//vco2_init_cv = eeprom_read_word((uint16_t*)eeprom_addr);
	eeprom_read_block((void*)vco1_pitch_table, (const void*)vco1_pitch_table_eeprom, sizeof(vco1_pitch_table));
    25ec:	8a e4       	ldi	r24, 0x4A	; 74
    25ee:	93 e0       	ldi	r25, 0x03	; 3
    25f0:	6e e4       	ldi	r22, 0x4E	; 78
    25f2:	76 e0       	ldi	r23, 0x06	; 6
    25f4:	42 e2       	ldi	r20, 0x22	; 34
    25f6:	50 e0       	ldi	r21, 0x00	; 0
    25f8:	0e 94 01 1b 	call	0x3602	; 0x3602 <__eerd_block_m6450a>
	eeprom_read_block((void*)vco2_pitch_table, (const void*)vco2_pitch_table_eeprom, sizeof(vco2_pitch_table));
    25fc:	88 e2       	ldi	r24, 0x28	; 40
    25fe:	93 e0       	ldi	r25, 0x03	; 3
    2600:	6c e2       	ldi	r22, 0x2C	; 44
    2602:	76 e0       	ldi	r23, 0x06	; 6
    2604:	42 e2       	ldi	r20, 0x22	; 34
    2606:	50 e0       	ldi	r21, 0x00	; 0
    2608:	0e 94 01 1b 	call	0x3602	; 0x3602 <__eerd_block_m6450a>
	eeprom_read_block((void*)filter_pitch_table, (const void*)filter_pitch_table_eeprom, sizeof(filter_pitch_table));
    260c:	88 e0       	ldi	r24, 0x08	; 8
    260e:	93 e0       	ldi	r25, 0x03	; 3
    2610:	6c e0       	ldi	r22, 0x0C	; 12
    2612:	76 e0       	ldi	r23, 0x06	; 6
    2614:	40 e2       	ldi	r20, 0x20	; 32
    2616:	50 e0       	ldi	r21, 0x00	; 0
    2618:	0e 94 01 1b 	call	0x3602	; 0x3602 <__eerd_block_m6450a>
	
	//value_to_display = vco1_init_cv_eeprom;
	
}			
    261c:	08 95       	ret

0000261e <interpolate_pitch_cv>:
	
uint16_t interpolate_pitch_cv(uint8_t note, uint16_t *pitch_table) {
	
	uint8_t pitch_index = note>>3;
    261e:	98 2f       	mov	r25, r24
    2620:	96 95       	lsr	r25
    2622:	96 95       	lsr	r25
    2624:	96 95       	lsr	r25
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
		
	uint16_t y0 = pitch_table[pitch_index -1];
    2626:	29 2f       	mov	r18, r25
    2628:	30 e0       	ldi	r19, 0x00	; 0
    262a:	f9 01       	movw	r30, r18
    262c:	31 97       	sbiw	r30, 0x01	; 1
    262e:	ee 0f       	add	r30, r30
    2630:	ff 1f       	adc	r31, r31
    2632:	e6 0f       	add	r30, r22
    2634:	f7 1f       	adc	r31, r23
    2636:	01 90       	ld	r0, Z+
    2638:	f0 81       	ld	r31, Z
    263a:	e0 2d       	mov	r30, r0
	uint16_t y1 = pitch_table[pitch_index];
    263c:	22 0f       	add	r18, r18
    263e:	33 1f       	adc	r19, r19
    2640:	26 0f       	add	r18, r22
    2642:	37 1f       	adc	r19, r23
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>	also, might be possible to optimize this with 16MUL8SHIFT8 from Anushri ASM util
    2644:	d9 01       	movw	r26, r18
    2646:	4d 91       	ld	r20, X+
    2648:	5c 91       	ld	r21, X
    264a:	11 97       	sbiw	r26, 0x01	; 1
    264c:	4e 1b       	sub	r20, r30
    264e:	5f 0b       	sbc	r21, r31
}			
	
uint16_t interpolate_pitch_cv(uint8_t note, uint16_t *pitch_table) {
	
	uint8_t pitch_index = note>>3;
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
    2650:	99 0f       	add	r25, r25
    2652:	99 0f       	add	r25, r25
    2654:	99 0f       	add	r25, r25
    2656:	89 1b       	sub	r24, r25
		
	uint16_t y0 = pitch_table[pitch_index -1];
	uint16_t y1 = pitch_table[pitch_index];
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>	also, might be possible to optimize this with 16MUL8SHIFT8 from Anushri ASM util
    2658:	90 e0       	ldi	r25, 0x00	; 0
    265a:	48 9f       	mul	r20, r24
    265c:	90 01       	movw	r18, r0
    265e:	49 9f       	mul	r20, r25
    2660:	30 0d       	add	r19, r0
    2662:	58 9f       	mul	r21, r24
    2664:	30 0d       	add	r19, r0
    2666:	11 24       	eor	r1, r1
    2668:	36 95       	lsr	r19
    266a:	27 95       	ror	r18
    266c:	36 95       	lsr	r19
    266e:	27 95       	ror	r18
    2670:	36 95       	lsr	r19
    2672:	27 95       	ror	r18
    2674:	e2 0f       	add	r30, r18
    2676:	f3 1f       	adc	r31, r19
	
	
	
	return interpolated_pitch_cv;
	
}
    2678:	8e 2f       	mov	r24, r30
    267a:	9f 2f       	mov	r25, r31
    267c:	08 95       	ret

0000267e <set_one_volt_per_octave>:

void set_one_volt_per_octave(void) { //does this get stored in RAM? Should it go in progmem instead?
    267e:	cf 93       	push	r28
    2680:	df 93       	push	r29
    2682:	cd b7       	in	r28, 0x3d	; 61
    2684:	de b7       	in	r29, 0x3e	; 62
    2686:	a2 97       	sbiw	r28, 0x22	; 34
    2688:	0f b6       	in	r0, 0x3f	; 63
    268a:	f8 94       	cli
    268c:	de bf       	out	0x3e, r29	; 62
    268e:	0f be       	out	0x3f, r0	; 63
    2690:	cd bf       	out	0x3d, r28	; 61
	
	uint16_t vpo_pitch_table[17] = {
    2692:	de 01       	movw	r26, r28
    2694:	11 96       	adiw	r26, 0x01	; 1
    2696:	ed e8       	ldi	r30, 0x8D	; 141
    2698:	f2 e0       	ldi	r31, 0x02	; 2
    269a:	82 e2       	ldi	r24, 0x22	; 34
    269c:	01 90       	ld	r0, Z+
    269e:	0d 92       	st	X+, r0
    26a0:	81 50       	subi	r24, 0x01	; 1
    26a2:	e1 f7       	brne	.-8      	; 0x269c <set_one_volt_per_octave+0x1e>
		16384
		
	};
	
	
	memcpy((void*)vco1_pitch_table, (const void*)vpo_pitch_table, (size_t)sizeof(vpo_pitch_table));
    26a4:	aa e4       	ldi	r26, 0x4A	; 74
    26a6:	b3 e0       	ldi	r27, 0x03	; 3
    26a8:	fe 01       	movw	r30, r28
    26aa:	31 96       	adiw	r30, 0x01	; 1
    26ac:	82 e2       	ldi	r24, 0x22	; 34
    26ae:	01 90       	ld	r0, Z+
    26b0:	0d 92       	st	X+, r0
    26b2:	81 50       	subi	r24, 0x01	; 1
    26b4:	e1 f7       	brne	.-8      	; 0x26ae <set_one_volt_per_octave+0x30>
	memcpy((void*)vco2_pitch_table, (const void*)vpo_pitch_table, (size_t)sizeof(vpo_pitch_table));
    26b6:	a8 e2       	ldi	r26, 0x28	; 40
    26b8:	b3 e0       	ldi	r27, 0x03	; 3
    26ba:	fe 01       	movw	r30, r28
    26bc:	31 96       	adiw	r30, 0x01	; 1
    26be:	82 e2       	ldi	r24, 0x22	; 34
    26c0:	01 90       	ld	r0, Z+
    26c2:	0d 92       	st	X+, r0
    26c4:	81 50       	subi	r24, 0x01	; 1
    26c6:	e1 f7       	brne	.-8      	; 0x26c0 <set_one_volt_per_octave+0x42>
	
	
    26c8:	a2 96       	adiw	r28, 0x22	; 34
    26ca:	0f b6       	in	r0, 0x3f	; 63
    26cc:	f8 94       	cli
    26ce:	de bf       	out	0x3e, r29	; 62
    26d0:	0f be       	out	0x3f, r0	; 63
    26d2:	cd bf       	out	0x3d, r28	; 61
    26d4:	df 91       	pop	r29
    26d6:	cf 91       	pop	r28
    26d8:	08 95       	ret

000026da <read_switch_port>:

uint8_t read_switch_port(void) {
	
	static uint8_t previous_port_state = 0;
	
	uint8_t current_port_state = SWITCH_PORT; //read switch state byte
    26da:	9f b1       	in	r25, 0x0f	; 15
	switch_press |= current_port_state & 0b00001100; //mask for four PROG buttons 
    26dc:	89 2f       	mov	r24, r25
    26de:	8c 70       	andi	r24, 0x0C	; 12
    26e0:	20 91 c1 02 	lds	r18, 0x02C1
    26e4:	82 2b       	or	r24, r18
    26e6:	80 93 c1 02 	sts	0x02C1, r24
	//this toggle code works, but I haven't figured out how it works
	//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/	
	current_port_state ^= previous_port_state;
    26ea:	80 91 7a 03 	lds	r24, 0x037A
    26ee:	98 27       	eor	r25, r24
	previous_port_state ^= current_port_state;
    26f0:	89 27       	eor	r24, r25
    26f2:	80 93 7a 03 	sts	0x037A, r24
	current_port_state &= previous_port_state;
	
	return current_port_state;
	
}
    26f6:	89 23       	and	r24, r25
    26f8:	08 95       	ret

000026fa <update_analog_switch_latch>:

void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    26fa:	ed ed       	ldi	r30, 0xDD	; 221
    26fc:	f0 e0       	ldi	r31, 0x00	; 0
    26fe:	90 81       	ld	r25, Z
    2700:	9f 7b       	andi	r25, 0xBF	; 191
    2702:	90 83       	st	Z, r25
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
    2704:	28 2f       	mov	r18, r24
    2706:	30 e0       	ldi	r19, 0x00	; 0
    2708:	21 70       	andi	r18, 0x01	; 1
    270a:	30 70       	andi	r19, 0x00	; 0
    270c:	22 0f       	add	r18, r18
    270e:	33 1f       	adc	r19, r19
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
    2710:	68 2f       	mov	r22, r24
    2712:	62 95       	swap	r22
    2714:	66 95       	lsr	r22
    2716:	67 70       	andi	r22, 0x07	; 7
    2718:	67 95       	ror	r22
    271a:	66 27       	eor	r22, r22
    271c:	67 95       	ror	r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    271e:	26 2b       	or	r18, r22
    2720:	98 2f       	mov	r25, r24
    2722:	96 95       	lsr	r25
    2724:	96 95       	lsr	r25
    2726:	91 70       	andi	r25, 0x01	; 1
    2728:	29 2b       	or	r18, r25
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
    272a:	68 2f       	mov	r22, r24
    272c:	66 1f       	adc	r22, r22
    272e:	66 27       	eor	r22, r22
    2730:	66 1f       	adc	r22, r22
    2732:	66 0f       	add	r22, r22
    2734:	66 0f       	add	r22, r22
    2736:	66 0f       	add	r22, r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    2738:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
    273a:	a8 2f       	mov	r26, r24
    273c:	a6 95       	lsr	r26
    273e:	b0 e0       	ldi	r27, 0x00	; 0
    2740:	a1 70       	andi	r26, 0x01	; 1
    2742:	b0 70       	andi	r27, 0x00	; 0
    2744:	bd 01       	movw	r22, r26
    2746:	66 0f       	add	r22, r22
    2748:	77 1f       	adc	r23, r23
    274a:	66 0f       	add	r22, r22
    274c:	77 1f       	adc	r23, r23
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    274e:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
    2750:	68 2f       	mov	r22, r24
    2752:	62 95       	swap	r22
    2754:	6f 70       	andi	r22, 0x0F	; 15
    2756:	70 e0       	ldi	r23, 0x00	; 0
    2758:	61 70       	andi	r22, 0x01	; 1
    275a:	70 70       	andi	r23, 0x00	; 0
    275c:	ab 01       	movw	r20, r22
    275e:	00 24       	eor	r0, r0
    2760:	56 95       	lsr	r21
    2762:	47 95       	ror	r20
    2764:	07 94       	ror	r0
    2766:	56 95       	lsr	r21
    2768:	47 95       	ror	r20
    276a:	07 94       	ror	r0
    276c:	54 2f       	mov	r21, r20
    276e:	40 2d       	mov	r20, r0
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    2770:	62 2f       	mov	r22, r18
    2772:	64 2b       	or	r22, r20
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
    2774:	48 2f       	mov	r20, r24
    2776:	42 95       	swap	r20
    2778:	46 95       	lsr	r20
    277a:	46 95       	lsr	r20
    277c:	43 70       	andi	r20, 0x03	; 3
    277e:	50 e0       	ldi	r21, 0x00	; 0
    2780:	41 70       	andi	r20, 0x01	; 1
    2782:	50 70       	andi	r21, 0x00	; 0
    2784:	9a 01       	movw	r18, r20
    2786:	22 0f       	add	r18, r18
    2788:	33 1f       	adc	r19, r19
    278a:	22 95       	swap	r18
    278c:	32 95       	swap	r19
    278e:	30 7f       	andi	r19, 0xF0	; 240
    2790:	32 27       	eor	r19, r18
    2792:	20 7f       	andi	r18, 0xF0	; 240
    2794:	32 27       	eor	r19, r18
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    2796:	46 2f       	mov	r20, r22
    2798:	42 2b       	or	r20, r18
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
    279a:	86 95       	lsr	r24
    279c:	86 95       	lsr	r24
    279e:	86 95       	lsr	r24
    27a0:	28 2f       	mov	r18, r24
    27a2:	30 e0       	ldi	r19, 0x00	; 0
    27a4:	21 70       	andi	r18, 0x01	; 1
    27a6:	30 70       	andi	r19, 0x00	; 0
    27a8:	c9 01       	movw	r24, r18
    27aa:	82 95       	swap	r24
    27ac:	92 95       	swap	r25
    27ae:	90 7f       	andi	r25, 0xF0	; 240
    27b0:	98 27       	eor	r25, r24
    27b2:	80 7f       	andi	r24, 0xF0	; 240
    27b4:	98 27       	eor	r25, r24
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    27b6:	84 2b       	or	r24, r20
    27b8:	82 b9       	out	0x02, r24	; 2
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    27ba:	80 81       	ld	r24, Z
    27bc:	80 64       	ori	r24, 0x40	; 64
    27be:	80 83       	st	Z, r24
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    27c0:	80 81       	ld	r24, Z
    27c2:	8f 7b       	andi	r24, 0xBF	; 191
    27c4:	80 83       	st	Z, r24
	DATA_BUS = 0;
    27c6:	12 b8       	out	0x02, r1	; 2
	
	
    27c8:	08 95       	ret

000027ca <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    27ca:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    27cc:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    27ce:	74 83       	std	Z+4, r23	; 0x04
    27d0:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    27d2:	11 82       	std	Z+1, r1	; 0x01
    27d4:	10 82       	st	Z, r1
}
    27d6:	08 95       	ret

000027d8 <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    27d8:	1f 93       	push	r17
    27da:	cf 93       	push	r28
    27dc:	df 93       	push	r29
    27de:	ec 01       	movw	r28, r24
    27e0:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    27e2:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <store_and_clear_interrupt>
    27e6:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    27e8:	39 81       	ldd	r19, Y+1	; 0x01
    27ea:	83 2f       	mov	r24, r19
    27ec:	90 e0       	ldi	r25, 0x00	; 0
    27ee:	01 96       	adiw	r24, 0x01	; 1
    27f0:	6a 81       	ldd	r22, Y+2	; 0x02
    27f2:	70 e0       	ldi	r23, 0x00	; 0
    27f4:	0e 94 d3 1a 	call	0x35a6	; 0x35a6 <__divmodhi4>
    27f8:	48 81       	ld	r20, Y
    27fa:	50 e0       	ldi	r21, 0x00	; 0
    27fc:	84 17       	cp	r24, r20
    27fe:	95 07       	cpc	r25, r21
    2800:	29 f4       	brne	.+10     	; 0x280c <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    2802:	82 2f       	mov	r24, r18
    2804:	0e 94 5e 14 	call	0x28bc	; 0x28bc <restore_interrupt_setting>
      return false;
    2808:	80 e0       	ldi	r24, 0x00	; 0
    280a:	11 c0       	rjmp	.+34     	; 0x282e <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    280c:	eb 81       	ldd	r30, Y+3	; 0x03
    280e:	fc 81       	ldd	r31, Y+4	; 0x04
    2810:	e3 0f       	add	r30, r19
    2812:	f1 1d       	adc	r31, r1
    2814:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    2816:	89 81       	ldd	r24, Y+1	; 0x01
    2818:	90 e0       	ldi	r25, 0x00	; 0
    281a:	01 96       	adiw	r24, 0x01	; 1
    281c:	6a 81       	ldd	r22, Y+2	; 0x02
    281e:	70 e0       	ldi	r23, 0x00	; 0
    2820:	0e 94 d3 1a 	call	0x35a6	; 0x35a6 <__divmodhi4>
    2824:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    2826:	82 2f       	mov	r24, r18
    2828:	0e 94 5e 14 	call	0x28bc	; 0x28bc <restore_interrupt_setting>
      return true;
    282c:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    282e:	df 91       	pop	r29
    2830:	cf 91       	pop	r28
    2832:	1f 91       	pop	r17
    2834:	08 95       	ret

00002836 <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    2836:	cf 93       	push	r28
    2838:	df 93       	push	r29
    283a:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    283c:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    2840:	29 81       	ldd	r18, Y+1	; 0x01
    2842:	98 81       	ld	r25, Y
    2844:	29 17       	cp	r18, r25
    2846:	18 f0       	brcs	.+6      	; 0x284e <bytequeue_length+0x18>
      len = queue->end - queue->start;
    2848:	c2 2f       	mov	r28, r18
    284a:	c9 1b       	sub	r28, r25
    284c:	03 c0       	rjmp	.+6      	; 0x2854 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    284e:	ca 81       	ldd	r28, Y+2	; 0x02
    2850:	c2 0f       	add	r28, r18
    2852:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    2854:	0e 94 5e 14 	call	0x28bc	; 0x28bc <restore_interrupt_setting>
   return len;
}
    2858:	8c 2f       	mov	r24, r28
    285a:	df 91       	pop	r29
    285c:	cf 91       	pop	r28
    285e:	08 95       	ret

00002860 <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    2860:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    2862:	20 81       	ld	r18, Z
    2864:	86 2f       	mov	r24, r22
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	82 0f       	add	r24, r18
    286a:	91 1d       	adc	r25, r1
    286c:	62 81       	ldd	r22, Z+2	; 0x02
    286e:	70 e0       	ldi	r23, 0x00	; 0
    2870:	0e 94 d3 1a 	call	0x35a6	; 0x35a6 <__divmodhi4>
    2874:	03 80       	ldd	r0, Z+3	; 0x03
    2876:	f4 81       	ldd	r31, Z+4	; 0x04
    2878:	e0 2d       	mov	r30, r0
    287a:	e8 0f       	add	r30, r24
    287c:	f9 1f       	adc	r31, r25
}
    287e:	80 81       	ld	r24, Z
    2880:	08 95       	ret

00002882 <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    2882:	1f 93       	push	r17
    2884:	cf 93       	push	r28
    2886:	df 93       	push	r29
    2888:	ec 01       	movw	r28, r24
    288a:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    288c:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <store_and_clear_interrupt>
    2890:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    2892:	88 81       	ld	r24, Y
    2894:	21 2f       	mov	r18, r17
    2896:	30 e0       	ldi	r19, 0x00	; 0
    2898:	28 0f       	add	r18, r24
    289a:	31 1d       	adc	r19, r1
    289c:	6a 81       	ldd	r22, Y+2	; 0x02
    289e:	c9 01       	movw	r24, r18
    28a0:	70 e0       	ldi	r23, 0x00	; 0
    28a2:	0e 94 d3 1a 	call	0x35a6	; 0x35a6 <__divmodhi4>
    28a6:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    28a8:	84 2f       	mov	r24, r20
    28aa:	0e 94 5e 14 	call	0x28bc	; 0x28bc <restore_interrupt_setting>
}
    28ae:	df 91       	pop	r29
    28b0:	cf 91       	pop	r28
    28b2:	1f 91       	pop	r17
    28b4:	08 95       	ret

000028b6 <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    28b6:	8f b7       	in	r24, 0x3f	; 63
   cli();
    28b8:	f8 94       	cli
   return sreg;
}
    28ba:	08 95       	ret

000028bc <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    28bc:	8f bf       	out	0x3f, r24	; 63
}
    28be:	08 95       	ret

000028c0 <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    28c0:	88 1f       	adc	r24, r24
    28c2:	88 27       	eor	r24, r24
    28c4:	88 1f       	adc	r24, r24
    28c6:	08 95       	ret

000028c8 <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    28c8:	91 e0       	ldi	r25, 0x01	; 1
    28ca:	88 3f       	cpi	r24, 0xF8	; 248
    28cc:	08 f4       	brcc	.+2      	; 0x28d0 <midi_is_realtime+0x8>
    28ce:	90 e0       	ldi	r25, 0x00	; 0
}
    28d0:	89 2f       	mov	r24, r25
    28d2:	08 95       	ret

000028d4 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    28d4:	28 2f       	mov	r18, r24
    28d6:	30 e0       	ldi	r19, 0x00	; 0
    28d8:	20 7f       	andi	r18, 0xF0	; 240
    28da:	30 70       	andi	r19, 0x00	; 0
    28dc:	20 3c       	cpi	r18, 0xC0	; 192
    28de:	31 05       	cpc	r19, r1
    28e0:	e9 f1       	breq	.+122    	; 0x295c <midi_packet_length+0x88>
    28e2:	21 3c       	cpi	r18, 0xC1	; 193
    28e4:	31 05       	cpc	r19, r1
    28e6:	8c f4       	brge	.+34     	; 0x290a <midi_packet_length+0x36>
    28e8:	20 39       	cpi	r18, 0x90	; 144
    28ea:	31 05       	cpc	r19, r1
    28ec:	e1 f0       	breq	.+56     	; 0x2926 <midi_packet_length+0x52>
    28ee:	21 39       	cpi	r18, 0x91	; 145
    28f0:	31 05       	cpc	r19, r1
    28f2:	24 f4       	brge	.+8      	; 0x28fc <midi_packet_length+0x28>
    28f4:	20 38       	cpi	r18, 0x80	; 128
    28f6:	31 05       	cpc	r19, r1
    28f8:	79 f5       	brne	.+94     	; 0x2958 <midi_packet_length+0x84>
    28fa:	15 c0       	rjmp	.+42     	; 0x2926 <midi_packet_length+0x52>
    28fc:	20 3a       	cpi	r18, 0xA0	; 160
    28fe:	31 05       	cpc	r19, r1
    2900:	91 f0       	breq	.+36     	; 0x2926 <midi_packet_length+0x52>
    2902:	20 3b       	cpi	r18, 0xB0	; 176
    2904:	31 05       	cpc	r19, r1
    2906:	41 f5       	brne	.+80     	; 0x2958 <midi_packet_length+0x84>
    2908:	0e c0       	rjmp	.+28     	; 0x2926 <midi_packet_length+0x52>
    290a:	20 3e       	cpi	r18, 0xE0	; 224
    290c:	31 05       	cpc	r19, r1
    290e:	59 f0       	breq	.+22     	; 0x2926 <midi_packet_length+0x52>
    2910:	21 3e       	cpi	r18, 0xE1	; 225
    2912:	31 05       	cpc	r19, r1
    2914:	24 f4       	brge	.+8      	; 0x291e <midi_packet_length+0x4a>
    2916:	20 3d       	cpi	r18, 0xD0	; 208
    2918:	31 05       	cpc	r19, r1
    291a:	f1 f4       	brne	.+60     	; 0x2958 <midi_packet_length+0x84>
    291c:	1f c0       	rjmp	.+62     	; 0x295c <midi_packet_length+0x88>
    291e:	20 3f       	cpi	r18, 0xF0	; 240
    2920:	31 05       	cpc	r19, r1
    2922:	d1 f4       	brne	.+52     	; 0x2958 <midi_packet_length+0x84>
    2924:	02 c0       	rjmp	.+4      	; 0x292a <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    2926:	83 e0       	ldi	r24, 0x03	; 3
    2928:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    292a:	86 3f       	cpi	r24, 0xF6	; 246
    292c:	79 f0       	breq	.+30     	; 0x294c <midi_packet_length+0x78>
    292e:	87 3f       	cpi	r24, 0xF7	; 247
    2930:	38 f4       	brcc	.+14     	; 0x2940 <midi_packet_length+0x6c>
    2932:	82 3f       	cpi	r24, 0xF2	; 242
    2934:	a9 f0       	breq	.+42     	; 0x2960 <midi_packet_length+0x8c>
    2936:	83 3f       	cpi	r24, 0xF3	; 243
    2938:	59 f0       	breq	.+22     	; 0x2950 <midi_packet_length+0x7c>
    293a:	81 3f       	cpi	r24, 0xF1	; 241
    293c:	59 f4       	brne	.+22     	; 0x2954 <midi_packet_length+0x80>
    293e:	08 c0       	rjmp	.+16     	; 0x2950 <midi_packet_length+0x7c>
    2940:	88 3f       	cpi	r24, 0xF8	; 248
    2942:	40 f0       	brcs	.+16     	; 0x2954 <midi_packet_length+0x80>
    2944:	8d 3f       	cpi	r24, 0xFD	; 253
    2946:	10 f0       	brcs	.+4      	; 0x294c <midi_packet_length+0x78>
    2948:	8e 3f       	cpi	r24, 0xFE	; 254
    294a:	20 f0       	brcs	.+8      	; 0x2954 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    294c:	81 e0       	ldi	r24, 0x01	; 1
    294e:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    2950:	82 e0       	ldi	r24, 0x02	; 2
    2952:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    2954:	80 e0       	ldi	r24, 0x00	; 0
    2956:	08 95       	ret
         }
      default:
         return UNDEFINED;
    2958:	80 e0       	ldi	r24, 0x00	; 0
    295a:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    295c:	82 e0       	ldi	r24, 0x02	; 2
    295e:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    2960:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    2962:	08 95       	ret

00002964 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    2964:	0f 93       	push	r16
    2966:	34 2f       	mov	r19, r20
    2968:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    296a:	46 2f       	mov	r20, r22
    296c:	4f 70       	andi	r20, 0x0F	; 15
    296e:	40 6b       	ori	r20, 0xB0	; 176
    2970:	23 2f       	mov	r18, r19
    2972:	2f 77       	andi	r18, 0x7F	; 127
    2974:	0f 77       	andi	r16, 0x7F	; 127
    2976:	dc 01       	movw	r26, r24
    2978:	ed 91       	ld	r30, X+
    297a:	fc 91       	ld	r31, X
    297c:	63 e0       	ldi	r22, 0x03	; 3
    297e:	70 e0       	ldi	r23, 0x00	; 0
    2980:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    2982:	0f 91       	pop	r16
    2984:	08 95       	ret

00002986 <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    2986:	0f 93       	push	r16
    2988:	34 2f       	mov	r19, r20
    298a:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    298c:	46 2f       	mov	r20, r22
    298e:	4f 70       	andi	r20, 0x0F	; 15
    2990:	40 69       	ori	r20, 0x90	; 144
    2992:	23 2f       	mov	r18, r19
    2994:	2f 77       	andi	r18, 0x7F	; 127
    2996:	0f 77       	andi	r16, 0x7F	; 127
    2998:	dc 01       	movw	r26, r24
    299a:	ed 91       	ld	r30, X+
    299c:	fc 91       	ld	r31, X
    299e:	63 e0       	ldi	r22, 0x03	; 3
    29a0:	70 e0       	ldi	r23, 0x00	; 0
    29a2:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    29a4:	0f 91       	pop	r16
    29a6:	08 95       	ret

000029a8 <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    29a8:	0f 93       	push	r16
    29aa:	34 2f       	mov	r19, r20
    29ac:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    29ae:	46 2f       	mov	r20, r22
    29b0:	4f 70       	andi	r20, 0x0F	; 15
    29b2:	40 68       	ori	r20, 0x80	; 128
    29b4:	23 2f       	mov	r18, r19
    29b6:	2f 77       	andi	r18, 0x7F	; 127
    29b8:	0f 77       	andi	r16, 0x7F	; 127
    29ba:	dc 01       	movw	r26, r24
    29bc:	ed 91       	ld	r30, X+
    29be:	fc 91       	ld	r31, X
    29c0:	63 e0       	ldi	r22, 0x03	; 3
    29c2:	70 e0       	ldi	r23, 0x00	; 0
    29c4:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    29c6:	0f 91       	pop	r16
    29c8:	08 95       	ret

000029ca <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    29ca:	0f 93       	push	r16
    29cc:	34 2f       	mov	r19, r20
    29ce:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    29d0:	46 2f       	mov	r20, r22
    29d2:	4f 70       	andi	r20, 0x0F	; 15
    29d4:	40 6a       	ori	r20, 0xA0	; 160
    29d6:	23 2f       	mov	r18, r19
    29d8:	2f 77       	andi	r18, 0x7F	; 127
    29da:	0f 77       	andi	r16, 0x7F	; 127
    29dc:	dc 01       	movw	r26, r24
    29de:	ed 91       	ld	r30, X+
    29e0:	fc 91       	ld	r31, X
    29e2:	63 e0       	ldi	r22, 0x03	; 3
    29e4:	70 e0       	ldi	r23, 0x00	; 0
    29e6:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    29e8:	0f 91       	pop	r16
    29ea:	08 95       	ret

000029ec <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    29ec:	0f 93       	push	r16
    29ee:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    29f0:	20 e2       	ldi	r18, 0x20	; 32
    29f2:	40 30       	cpi	r20, 0x00	; 0
    29f4:	52 07       	cpc	r21, r18
    29f6:	44 f4       	brge	.+16     	; 0x2a08 <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    29f8:	a0 ee       	ldi	r26, 0xE0	; 224
    29fa:	40 30       	cpi	r20, 0x00	; 0
    29fc:	5a 07       	cpc	r21, r26
    29fe:	3c f0       	brlt	.+14     	; 0x2a0e <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    2a00:	8a 01       	movw	r16, r20
    2a02:	00 50       	subi	r16, 0x00	; 0
    2a04:	10 4e       	sbci	r17, 0xE0	; 224
    2a06:	05 c0       	rjmp	.+10     	; 0x2a12 <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    2a08:	0f ef       	ldi	r16, 0xFF	; 255
    2a0a:	1f e3       	ldi	r17, 0x3F	; 63
    2a0c:	02 c0       	rjmp	.+4      	; 0x2a12 <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    2a0e:	00 e0       	ldi	r16, 0x00	; 0
    2a10:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    2a12:	46 2f       	mov	r20, r22
    2a14:	4f 70       	andi	r20, 0x0F	; 15
    2a16:	40 6e       	ori	r20, 0xE0	; 224
    2a18:	20 2f       	mov	r18, r16
    2a1a:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    2a1c:	00 0f       	add	r16, r16
    2a1e:	01 2f       	mov	r16, r17
    2a20:	00 1f       	adc	r16, r16
    2a22:	11 0b       	sbc	r17, r17
    2a24:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    2a26:	0f 77       	andi	r16, 0x7F	; 127
    2a28:	dc 01       	movw	r26, r24
    2a2a:	ed 91       	ld	r30, X+
    2a2c:	fc 91       	ld	r31, X
    2a2e:	63 e0       	ldi	r22, 0x03	; 3
    2a30:	70 e0       	ldi	r23, 0x00	; 0
    2a32:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    2a34:	1f 91       	pop	r17
    2a36:	0f 91       	pop	r16
    2a38:	08 95       	ret

00002a3a <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    2a3a:	0f 93       	push	r16
    2a3c:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    2a3e:	46 2f       	mov	r20, r22
    2a40:	4f 70       	andi	r20, 0x0F	; 15
    2a42:	40 6c       	ori	r20, 0xC0	; 192
    2a44:	2f 77       	andi	r18, 0x7F	; 127
    2a46:	dc 01       	movw	r26, r24
    2a48:	ed 91       	ld	r30, X+
    2a4a:	fc 91       	ld	r31, X
    2a4c:	62 e0       	ldi	r22, 0x02	; 2
    2a4e:	70 e0       	ldi	r23, 0x00	; 0
    2a50:	00 e0       	ldi	r16, 0x00	; 0
    2a52:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    2a54:	0f 91       	pop	r16
    2a56:	08 95       	ret

00002a58 <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    2a58:	0f 93       	push	r16
    2a5a:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    2a5c:	46 2f       	mov	r20, r22
    2a5e:	4f 70       	andi	r20, 0x0F	; 15
    2a60:	40 6d       	ori	r20, 0xD0	; 208
    2a62:	2f 77       	andi	r18, 0x7F	; 127
    2a64:	dc 01       	movw	r26, r24
    2a66:	ed 91       	ld	r30, X+
    2a68:	fc 91       	ld	r31, X
    2a6a:	62 e0       	ldi	r22, 0x02	; 2
    2a6c:	70 e0       	ldi	r23, 0x00	; 0
    2a6e:	00 e0       	ldi	r16, 0x00	; 0
    2a70:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    2a72:	0f 91       	pop	r16
    2a74:	08 95       	ret

00002a76 <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    2a76:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    2a78:	dc 01       	movw	r26, r24
    2a7a:	ed 91       	ld	r30, X+
    2a7c:	fc 91       	ld	r31, X
    2a7e:	61 e0       	ldi	r22, 0x01	; 1
    2a80:	70 e0       	ldi	r23, 0x00	; 0
    2a82:	48 ef       	ldi	r20, 0xF8	; 248
    2a84:	20 e0       	ldi	r18, 0x00	; 0
    2a86:	00 e0       	ldi	r16, 0x00	; 0
    2a88:	09 95       	icall
}
    2a8a:	0f 91       	pop	r16
    2a8c:	08 95       	ret

00002a8e <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    2a8e:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    2a90:	dc 01       	movw	r26, r24
    2a92:	ed 91       	ld	r30, X+
    2a94:	fc 91       	ld	r31, X
    2a96:	61 e0       	ldi	r22, 0x01	; 1
    2a98:	70 e0       	ldi	r23, 0x00	; 0
    2a9a:	49 ef       	ldi	r20, 0xF9	; 249
    2a9c:	20 e0       	ldi	r18, 0x00	; 0
    2a9e:	00 e0       	ldi	r16, 0x00	; 0
    2aa0:	09 95       	icall
}
    2aa2:	0f 91       	pop	r16
    2aa4:	08 95       	ret

00002aa6 <midi_send_start>:

void midi_send_start(MidiDevice * device){
    2aa6:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    2aa8:	dc 01       	movw	r26, r24
    2aaa:	ed 91       	ld	r30, X+
    2aac:	fc 91       	ld	r31, X
    2aae:	61 e0       	ldi	r22, 0x01	; 1
    2ab0:	70 e0       	ldi	r23, 0x00	; 0
    2ab2:	4a ef       	ldi	r20, 0xFA	; 250
    2ab4:	20 e0       	ldi	r18, 0x00	; 0
    2ab6:	00 e0       	ldi	r16, 0x00	; 0
    2ab8:	09 95       	icall
}
    2aba:	0f 91       	pop	r16
    2abc:	08 95       	ret

00002abe <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    2abe:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    2ac0:	dc 01       	movw	r26, r24
    2ac2:	ed 91       	ld	r30, X+
    2ac4:	fc 91       	ld	r31, X
    2ac6:	61 e0       	ldi	r22, 0x01	; 1
    2ac8:	70 e0       	ldi	r23, 0x00	; 0
    2aca:	4b ef       	ldi	r20, 0xFB	; 251
    2acc:	20 e0       	ldi	r18, 0x00	; 0
    2ace:	00 e0       	ldi	r16, 0x00	; 0
    2ad0:	09 95       	icall
}
    2ad2:	0f 91       	pop	r16
    2ad4:	08 95       	ret

00002ad6 <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    2ad6:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    2ad8:	dc 01       	movw	r26, r24
    2ada:	ed 91       	ld	r30, X+
    2adc:	fc 91       	ld	r31, X
    2ade:	61 e0       	ldi	r22, 0x01	; 1
    2ae0:	70 e0       	ldi	r23, 0x00	; 0
    2ae2:	4c ef       	ldi	r20, 0xFC	; 252
    2ae4:	20 e0       	ldi	r18, 0x00	; 0
    2ae6:	00 e0       	ldi	r16, 0x00	; 0
    2ae8:	09 95       	icall
}
    2aea:	0f 91       	pop	r16
    2aec:	08 95       	ret

00002aee <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    2aee:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    2af0:	dc 01       	movw	r26, r24
    2af2:	ed 91       	ld	r30, X+
    2af4:	fc 91       	ld	r31, X
    2af6:	61 e0       	ldi	r22, 0x01	; 1
    2af8:	70 e0       	ldi	r23, 0x00	; 0
    2afa:	4e ef       	ldi	r20, 0xFE	; 254
    2afc:	20 e0       	ldi	r18, 0x00	; 0
    2afe:	00 e0       	ldi	r16, 0x00	; 0
    2b00:	09 95       	icall
}
    2b02:	0f 91       	pop	r16
    2b04:	08 95       	ret

00002b06 <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    2b06:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    2b08:	dc 01       	movw	r26, r24
    2b0a:	ed 91       	ld	r30, X+
    2b0c:	fc 91       	ld	r31, X
    2b0e:	61 e0       	ldi	r22, 0x01	; 1
    2b10:	70 e0       	ldi	r23, 0x00	; 0
    2b12:	4f ef       	ldi	r20, 0xFF	; 255
    2b14:	20 e0       	ldi	r18, 0x00	; 0
    2b16:	00 e0       	ldi	r16, 0x00	; 0
    2b18:	09 95       	icall
}
    2b1a:	0f 91       	pop	r16
    2b1c:	08 95       	ret

00002b1e <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    2b1e:	0f 93       	push	r16
   device->send_func(device, 2,
    2b20:	26 2f       	mov	r18, r22
    2b22:	2f 77       	andi	r18, 0x7F	; 127
    2b24:	dc 01       	movw	r26, r24
    2b26:	ed 91       	ld	r30, X+
    2b28:	fc 91       	ld	r31, X
    2b2a:	62 e0       	ldi	r22, 0x02	; 2
    2b2c:	70 e0       	ldi	r23, 0x00	; 0
    2b2e:	41 ef       	ldi	r20, 0xF1	; 241
    2b30:	00 e0       	ldi	r16, 0x00	; 0
    2b32:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    2b34:	0f 91       	pop	r16
    2b36:	08 95       	ret

00002b38 <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    2b38:	0f 93       	push	r16
    2b3a:	1f 93       	push	r17
   device->send_func(device, 3,
    2b3c:	26 2f       	mov	r18, r22
    2b3e:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    2b40:	8b 01       	movw	r16, r22
    2b42:	00 0f       	add	r16, r16
    2b44:	01 2f       	mov	r16, r17
    2b46:	00 1f       	adc	r16, r16
    2b48:	11 0b       	sbc	r17, r17
    2b4a:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    2b4c:	0f 77       	andi	r16, 0x7F	; 127
    2b4e:	dc 01       	movw	r26, r24
    2b50:	ed 91       	ld	r30, X+
    2b52:	fc 91       	ld	r31, X
    2b54:	63 e0       	ldi	r22, 0x03	; 3
    2b56:	70 e0       	ldi	r23, 0x00	; 0
    2b58:	42 ef       	ldi	r20, 0xF2	; 242
    2b5a:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    2b5c:	1f 91       	pop	r17
    2b5e:	0f 91       	pop	r16
    2b60:	08 95       	ret

00002b62 <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    2b62:	0f 93       	push	r16
   device->send_func(device, 2,
    2b64:	26 2f       	mov	r18, r22
    2b66:	2f 77       	andi	r18, 0x7F	; 127
    2b68:	dc 01       	movw	r26, r24
    2b6a:	ed 91       	ld	r30, X+
    2b6c:	fc 91       	ld	r31, X
    2b6e:	62 e0       	ldi	r22, 0x02	; 2
    2b70:	70 e0       	ldi	r23, 0x00	; 0
    2b72:	43 ef       	ldi	r20, 0xF3	; 243
    2b74:	00 e0       	ldi	r16, 0x00	; 0
    2b76:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    2b78:	0f 91       	pop	r16
    2b7a:	08 95       	ret

00002b7c <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    2b7c:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    2b7e:	dc 01       	movw	r26, r24
    2b80:	ed 91       	ld	r30, X+
    2b82:	fc 91       	ld	r31, X
    2b84:	61 e0       	ldi	r22, 0x01	; 1
    2b86:	70 e0       	ldi	r23, 0x00	; 0
    2b88:	46 ef       	ldi	r20, 0xF6	; 246
    2b8a:	20 e0       	ldi	r18, 0x00	; 0
    2b8c:	00 e0       	ldi	r16, 0x00	; 0
    2b8e:	09 95       	icall
}
    2b90:	0f 91       	pop	r16
    2b92:	08 95       	ret

00002b94 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    2b94:	0f 93       	push	r16
    2b96:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    2b98:	dc 01       	movw	r26, r24
    2b9a:	ed 91       	ld	r30, X+
    2b9c:	fc 91       	ld	r31, X
    2b9e:	61 e0       	ldi	r22, 0x01	; 1
    2ba0:	70 e0       	ldi	r23, 0x00	; 0
    2ba2:	20 e0       	ldi	r18, 0x00	; 0
    2ba4:	00 e0       	ldi	r16, 0x00	; 0
    2ba6:	09 95       	icall
}
    2ba8:	0f 91       	pop	r16
    2baa:	08 95       	ret

00002bac <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    2bac:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    2bae:	dc 01       	movw	r26, r24
    2bb0:	ed 91       	ld	r30, X+
    2bb2:	fc 91       	ld	r31, X
    2bb4:	09 95       	icall
}
    2bb6:	0f 91       	pop	r16
    2bb8:	08 95       	ret

00002bba <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    2bba:	6f 92       	push	r6
    2bbc:	7f 92       	push	r7
    2bbe:	8f 92       	push	r8
    2bc0:	9f 92       	push	r9
    2bc2:	af 92       	push	r10
    2bc4:	bf 92       	push	r11
    2bc6:	cf 92       	push	r12
    2bc8:	df 92       	push	r13
    2bca:	ef 92       	push	r14
    2bcc:	ff 92       	push	r15
    2bce:	0f 93       	push	r16
    2bd0:	1f 93       	push	r17
    2bd2:	cf 93       	push	r28
    2bd4:	df 93       	push	r29
    2bd6:	00 d0       	rcall	.+0      	; 0x2bd8 <midi_send_array+0x1e>
    2bd8:	0f 92       	push	r0
    2bda:	cd b7       	in	r28, 0x3d	; 61
    2bdc:	de b7       	in	r29, 0x3e	; 62
    2bde:	4c 01       	movw	r8, r24
    2be0:	6b 01       	movw	r12, r22
    2be2:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    2be4:	61 15       	cp	r22, r1
    2be6:	71 05       	cpc	r23, r1
    2be8:	41 f1       	breq	.+80     	; 0x2c3a <midi_send_array+0x80>
    2bea:	ee 24       	eor	r14, r14
    2bec:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    2bee:	0f 2e       	mov	r0, r31
    2bf0:	f3 e0       	ldi	r31, 0x03	; 3
    2bf2:	6f 2e       	mov	r6, r31
    2bf4:	77 24       	eor	r7, r7
    2bf6:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    2bf8:	19 82       	std	Y+1, r1	; 0x01
    2bfa:	1a 82       	std	Y+2, r1	; 0x02
    2bfc:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    2bfe:	86 01       	movw	r16, r12
    2c00:	0e 19       	sub	r16, r14
    2c02:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    2c04:	04 30       	cpi	r16, 0x04	; 4
    2c06:	11 05       	cpc	r17, r1
    2c08:	08 f0       	brcs	.+2      	; 0x2c0c <midi_send_array+0x52>
    2c0a:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    2c0c:	b5 01       	movw	r22, r10
    2c0e:	6e 0d       	add	r22, r14
    2c10:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    2c12:	ce 01       	movw	r24, r28
    2c14:	01 96       	adiw	r24, 0x01	; 1
    2c16:	40 2f       	mov	r20, r16
    2c18:	51 2f       	mov	r21, r17
    2c1a:	0e 94 e6 1a 	call	0x35cc	; 0x35cc <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    2c1e:	c4 01       	movw	r24, r8
    2c20:	b8 01       	movw	r22, r16
    2c22:	49 81       	ldd	r20, Y+1	; 0x01
    2c24:	2a 81       	ldd	r18, Y+2	; 0x02
    2c26:	0b 81       	ldd	r16, Y+3	; 0x03
    2c28:	0e 94 d6 15 	call	0x2bac	; 0x2bac <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    2c2c:	83 e0       	ldi	r24, 0x03	; 3
    2c2e:	90 e0       	ldi	r25, 0x00	; 0
    2c30:	e8 0e       	add	r14, r24
    2c32:	f9 1e       	adc	r15, r25
    2c34:	ec 14       	cp	r14, r12
    2c36:	fd 04       	cpc	r15, r13
    2c38:	f8 f2       	brcs	.-66     	; 0x2bf8 <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    2c3a:	0f 90       	pop	r0
    2c3c:	0f 90       	pop	r0
    2c3e:	0f 90       	pop	r0
    2c40:	df 91       	pop	r29
    2c42:	cf 91       	pop	r28
    2c44:	1f 91       	pop	r17
    2c46:	0f 91       	pop	r16
    2c48:	ff 90       	pop	r15
    2c4a:	ef 90       	pop	r14
    2c4c:	df 90       	pop	r13
    2c4e:	cf 90       	pop	r12
    2c50:	bf 90       	pop	r11
    2c52:	af 90       	pop	r10
    2c54:	9f 90       	pop	r9
    2c56:	8f 90       	pop	r8
    2c58:	7f 90       	pop	r7
    2c5a:	6f 90       	pop	r6
    2c5c:	08 95       	ret

00002c5e <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    2c5e:	fc 01       	movw	r30, r24
    2c60:	73 83       	std	Z+3, r23	; 0x03
    2c62:	62 83       	std	Z+2, r22	; 0x02
}
    2c64:	08 95       	ret

00002c66 <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    2c66:	fc 01       	movw	r30, r24
    2c68:	75 83       	std	Z+5, r23	; 0x05
    2c6a:	64 83       	std	Z+4, r22	; 0x04
}
    2c6c:	08 95       	ret

00002c6e <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    2c6e:	fc 01       	movw	r30, r24
    2c70:	77 83       	std	Z+7, r23	; 0x07
    2c72:	66 83       	std	Z+6, r22	; 0x06
}
    2c74:	08 95       	ret

00002c76 <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    2c76:	fc 01       	movw	r30, r24
    2c78:	71 87       	std	Z+9, r23	; 0x09
    2c7a:	60 87       	std	Z+8, r22	; 0x08
}
    2c7c:	08 95       	ret

00002c7e <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    2c7e:	fc 01       	movw	r30, r24
    2c80:	73 87       	std	Z+11, r23	; 0x0b
    2c82:	62 87       	std	Z+10, r22	; 0x0a
}
    2c84:	08 95       	ret

00002c86 <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    2c86:	fc 01       	movw	r30, r24
    2c88:	75 87       	std	Z+13, r23	; 0x0d
    2c8a:	64 87       	std	Z+12, r22	; 0x0c
}
    2c8c:	08 95       	ret

00002c8e <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    2c8e:	fc 01       	movw	r30, r24
    2c90:	77 87       	std	Z+15, r23	; 0x0f
    2c92:	66 87       	std	Z+14, r22	; 0x0e
}
    2c94:	08 95       	ret

00002c96 <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    2c96:	fc 01       	movw	r30, r24
    2c98:	71 8b       	std	Z+17, r23	; 0x11
    2c9a:	60 8b       	std	Z+16, r22	; 0x10
}
    2c9c:	08 95       	ret

00002c9e <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    2c9e:	fc 01       	movw	r30, r24
    2ca0:	73 8b       	std	Z+19, r23	; 0x13
    2ca2:	62 8b       	std	Z+18, r22	; 0x12
}
    2ca4:	08 95       	ret

00002ca6 <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    2ca6:	fc 01       	movw	r30, r24
    2ca8:	75 8b       	std	Z+21, r23	; 0x15
    2caa:	64 8b       	std	Z+20, r22	; 0x14
}
    2cac:	08 95       	ret

00002cae <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    2cae:	fc 01       	movw	r30, r24
    2cb0:	77 8b       	std	Z+23, r23	; 0x17
    2cb2:	66 8b       	std	Z+22, r22	; 0x16
}
    2cb4:	08 95       	ret

00002cb6 <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    2cb6:	fc 01       	movw	r30, r24
    2cb8:	71 8f       	std	Z+25, r23	; 0x19
    2cba:	60 8f       	std	Z+24, r22	; 0x18
}
    2cbc:	08 95       	ret

00002cbe <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    2cbe:	fc 01       	movw	r30, r24
    2cc0:	73 8f       	std	Z+27, r23	; 0x1b
    2cc2:	62 8f       	std	Z+26, r22	; 0x1a
}
    2cc4:	08 95       	ret

00002cc6 <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    2cc6:	fc 01       	movw	r30, r24
    2cc8:	75 8f       	std	Z+29, r23	; 0x1d
    2cca:	64 8f       	std	Z+28, r22	; 0x1c
}
    2ccc:	08 95       	ret

00002cce <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    2cce:	fc 01       	movw	r30, r24
    2cd0:	77 8f       	std	Z+31, r23	; 0x1f
    2cd2:	66 8f       	std	Z+30, r22	; 0x1e
}
    2cd4:	08 95       	ret

00002cd6 <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    2cd6:	cf 93       	push	r28
    2cd8:	df 93       	push	r29
    2cda:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    2cdc:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    2cde:	1f a2       	lds	r17, 0x9f
    2ce0:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    2ce2:	bc 01       	movw	r22, r24
    2ce4:	68 5d       	subi	r22, 0xD8	; 216
    2ce6:	7f 4f       	sbci	r23, 0xFF	; 255
    2ce8:	88 51       	subi	r24, 0x18	; 24
    2cea:	9f 4f       	sbci	r25, 0xFF	; 255
    2cec:	40 ec       	ldi	r20, 0xC0	; 192
    2cee:	0e 94 e5 13 	call	0x27ca	; 0x27ca <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    2cf2:	1b 82       	std	Y+3, r1	; 0x03
    2cf4:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    2cf6:	1d 82       	std	Y+5, r1	; 0x05
    2cf8:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    2cfa:	1f 82       	std	Y+7, r1	; 0x07
    2cfc:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    2cfe:	19 86       	std	Y+9, r1	; 0x09
    2d00:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    2d02:	1b 86       	std	Y+11, r1	; 0x0b
    2d04:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    2d06:	1d 86       	std	Y+13, r1	; 0x0d
    2d08:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    2d0a:	1f 86       	std	Y+15, r1	; 0x0f
    2d0c:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    2d0e:	19 8a       	std	Y+17, r1	; 0x11
    2d10:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    2d12:	1b 8a       	std	Y+19, r1	; 0x13
    2d14:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    2d16:	1d 8a       	std	Y+21, r1	; 0x15
    2d18:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    2d1a:	1f 8a       	std	Y+23, r1	; 0x17
    2d1c:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    2d1e:	19 8e       	std	Y+25, r1	; 0x19
    2d20:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    2d22:	1b 8e       	std	Y+27, r1	; 0x1b
    2d24:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    2d26:	1d 8e       	std	Y+29, r1	; 0x1d
    2d28:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    2d2a:	1f 8e       	std	Y+31, r1	; 0x1f
    2d2c:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    2d2e:	19 a2       	lds	r17, 0x99
    2d30:	18 a2       	lds	r17, 0x98
}
    2d32:	df 91       	pop	r29
    2d34:	cf 91       	pop	r28
    2d36:	08 95       	ret

00002d38 <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    2d38:	ef 92       	push	r14
    2d3a:	ff 92       	push	r15
    2d3c:	0f 93       	push	r16
    2d3e:	1f 93       	push	r17
    2d40:	cf 93       	push	r28
    2d42:	df 93       	push	r29
    2d44:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    2d46:	66 23       	and	r22, r22
    2d48:	99 f0       	breq	.+38     	; 0x2d70 <midi_device_input+0x38>
    2d4a:	04 2f       	mov	r16, r20
    2d4c:	15 2f       	mov	r17, r21
    2d4e:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    2d50:	0f 2e       	mov	r0, r31
    2d52:	f8 ee       	ldi	r31, 0xE8	; 232
    2d54:	ef 2e       	mov	r14, r31
    2d56:	ff 24       	eor	r15, r15
    2d58:	f0 2d       	mov	r31, r0
    2d5a:	e8 0e       	add	r14, r24
    2d5c:	f9 1e       	adc	r15, r25
    2d5e:	f8 01       	movw	r30, r16
    2d60:	61 91       	ld	r22, Z+
    2d62:	8f 01       	movw	r16, r30
    2d64:	c7 01       	movw	r24, r14
    2d66:	0e 94 ec 13 	call	0x27d8	; 0x27d8 <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    2d6a:	cf 5f       	subi	r28, 0xFF	; 255
    2d6c:	cd 17       	cp	r28, r29
    2d6e:	b9 f7       	brne	.-18     	; 0x2d5e <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    2d70:	df 91       	pop	r29
    2d72:	cf 91       	pop	r28
    2d74:	1f 91       	pop	r17
    2d76:	0f 91       	pop	r16
    2d78:	ff 90       	pop	r15
    2d7a:	ef 90       	pop	r14
    2d7c:	08 95       	ret

00002d7e <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    2d7e:	fc 01       	movw	r30, r24
    2d80:	71 83       	std	Z+1, r23	; 0x01
    2d82:	60 83       	st	Z, r22
}
    2d84:	08 95       	ret

00002d86 <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    2d86:	fc 01       	movw	r30, r24
    2d88:	71 a3       	lds	r23, 0x51
    2d8a:	60 a3       	lds	r22, 0x50
}
    2d8c:	08 95       	ret

00002d8e <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    2d8e:	af 92       	push	r10
    2d90:	bf 92       	push	r11
    2d92:	cf 92       	push	r12
    2d94:	df 92       	push	r13
    2d96:	ef 92       	push	r14
    2d98:	ff 92       	push	r15
    2d9a:	0f 93       	push	r16
    2d9c:	1f 93       	push	r17
    2d9e:	cf 93       	push	r28
    2da0:	df 93       	push	r29
    2da2:	00 d0       	rcall	.+0      	; 0x2da4 <midi_input_callbacks+0x16>
    2da4:	0f 92       	push	r0
    2da6:	cd b7       	in	r28, 0x3d	; 61
    2da8:	de b7       	in	r29, 0x3e	; 62
    2daa:	6c 01       	movw	r12, r24
    2dac:	5b 01       	movw	r10, r22
    2dae:	f4 2e       	mov	r15, r20
    2db0:	e2 2e       	mov	r14, r18
    2db2:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    2db4:	dc 01       	movw	r26, r24
    2db6:	95 96       	adiw	r26, 0x25	; 37
    2db8:	8c 91       	ld	r24, X
    2dba:	95 97       	sbiw	r26, 0x25	; 37
    2dbc:	84 30       	cpi	r24, 0x04	; 4
    2dbe:	e9 f4       	brne	.+58     	; 0x2dfa <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    2dc0:	5a 96       	adiw	r26, 0x1a	; 26
    2dc2:	ed 91       	ld	r30, X+
    2dc4:	fc 91       	ld	r31, X
    2dc6:	5b 97       	sbiw	r26, 0x1b	; 27
    2dc8:	30 97       	sbiw	r30, 0x00	; 0
    2dca:	09 f4       	brne	.+2      	; 0x2dce <midi_input_callbacks+0x40>
    2dcc:	ee c0       	rjmp	.+476    	; 0x2faa <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    2dce:	cb 01       	movw	r24, r22
    2dd0:	01 97       	sbiw	r24, 0x01	; 1
    2dd2:	63 e0       	ldi	r22, 0x03	; 3
    2dd4:	70 e0       	ldi	r23, 0x00	; 0
    2dd6:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
    2dda:	cb 01       	movw	r24, r22
    2ddc:	88 0f       	add	r24, r24
    2dde:	99 1f       	adc	r25, r25
    2de0:	68 0f       	add	r22, r24
    2de2:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    2de4:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    2de6:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    2de8:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    2dea:	4a 2d       	mov	r20, r10
    2dec:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    2dee:	c6 01       	movw	r24, r12
    2df0:	9e 01       	movw	r18, r28
    2df2:	2f 5f       	subi	r18, 0xFF	; 255
    2df4:	3f 4f       	sbci	r19, 0xFF	; 255
    2df6:	09 95       	icall
    2df8:	c8 c0       	rjmp	.+400    	; 0x2f8a <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    2dfa:	62 30       	cpi	r22, 0x02	; 2
    2dfc:	71 05       	cpc	r23, r1
    2dfe:	09 f4       	brne	.+2      	; 0x2e02 <midi_input_callbacks+0x74>
    2e00:	5f c0       	rjmp	.+190    	; 0x2ec0 <midi_input_callbacks+0x132>
    2e02:	63 30       	cpi	r22, 0x03	; 3
    2e04:	71 05       	cpc	r23, r1
    2e06:	29 f0       	breq	.+10     	; 0x2e12 <midi_input_callbacks+0x84>
    2e08:	61 30       	cpi	r22, 0x01	; 1
    2e0a:	71 05       	cpc	r23, r1
    2e0c:	09 f0       	breq	.+2      	; 0x2e10 <midi_input_callbacks+0x82>
    2e0e:	b3 c0       	rjmp	.+358    	; 0x2f76 <midi_input_callbacks+0x1e8>
    2e10:	99 c0       	rjmp	.+306    	; 0x2f44 <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    2e12:	84 2f       	mov	r24, r20
    2e14:	90 e0       	ldi	r25, 0x00	; 0
    2e16:	80 7f       	andi	r24, 0xF0	; 240
    2e18:	90 70       	andi	r25, 0x00	; 0
    2e1a:	80 3a       	cpi	r24, 0xA0	; 160
    2e1c:	91 05       	cpc	r25, r1
    2e1e:	29 f1       	breq	.+74     	; 0x2e6a <midi_input_callbacks+0xdc>
    2e20:	81 3a       	cpi	r24, 0xA1	; 161
    2e22:	91 05       	cpc	r25, r1
    2e24:	3c f4       	brge	.+14     	; 0x2e34 <midi_input_callbacks+0xa6>
    2e26:	80 38       	cpi	r24, 0x80	; 128
    2e28:	91 05       	cpc	r25, r1
    2e2a:	c9 f0       	breq	.+50     	; 0x2e5e <midi_input_callbacks+0xd0>
    2e2c:	80 39       	cpi	r24, 0x90	; 144
    2e2e:	91 05       	cpc	r25, r1
    2e30:	91 f5       	brne	.+100    	; 0x2e96 <midi_input_callbacks+0x108>
    2e32:	0f c0       	rjmp	.+30     	; 0x2e52 <midi_input_callbacks+0xc4>
    2e34:	80 3e       	cpi	r24, 0xE0	; 224
    2e36:	91 05       	cpc	r25, r1
    2e38:	f1 f0       	breq	.+60     	; 0x2e76 <midi_input_callbacks+0xe8>
    2e3a:	80 3f       	cpi	r24, 0xF0	; 240
    2e3c:	91 05       	cpc	r25, r1
    2e3e:	09 f1       	breq	.+66     	; 0x2e82 <midi_input_callbacks+0xf4>
    2e40:	80 3b       	cpi	r24, 0xB0	; 176
    2e42:	91 05       	cpc	r25, r1
    2e44:	41 f5       	brne	.+80     	; 0x2e96 <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    2e46:	d6 01       	movw	r26, r12
    2e48:	12 96       	adiw	r26, 0x02	; 2
    2e4a:	ed 91       	ld	r30, X+
    2e4c:	fc 91       	ld	r31, X
    2e4e:	13 97       	sbiw	r26, 0x03	; 3
              break;
    2e50:	24 c0       	rjmp	.+72     	; 0x2e9a <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    2e52:	d6 01       	movw	r26, r12
    2e54:	14 96       	adiw	r26, 0x04	; 4
    2e56:	ed 91       	ld	r30, X+
    2e58:	fc 91       	ld	r31, X
    2e5a:	15 97       	sbiw	r26, 0x05	; 5
              break;
    2e5c:	1e c0       	rjmp	.+60     	; 0x2e9a <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    2e5e:	d6 01       	movw	r26, r12
    2e60:	16 96       	adiw	r26, 0x06	; 6
    2e62:	ed 91       	ld	r30, X+
    2e64:	fc 91       	ld	r31, X
    2e66:	17 97       	sbiw	r26, 0x07	; 7
              break;
    2e68:	18 c0       	rjmp	.+48     	; 0x2e9a <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    2e6a:	d6 01       	movw	r26, r12
    2e6c:	18 96       	adiw	r26, 0x08	; 8
    2e6e:	ed 91       	ld	r30, X+
    2e70:	fc 91       	ld	r31, X
    2e72:	19 97       	sbiw	r26, 0x09	; 9
              break;
    2e74:	12 c0       	rjmp	.+36     	; 0x2e9a <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    2e76:	d6 01       	movw	r26, r12
    2e78:	1a 96       	adiw	r26, 0x0a	; 10
    2e7a:	ed 91       	ld	r30, X+
    2e7c:	fc 91       	ld	r31, X
    2e7e:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    2e80:	0c c0       	rjmp	.+24     	; 0x2e9a <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    2e82:	b2 ef       	ldi	r27, 0xF2	; 242
    2e84:	4b 17       	cp	r20, r27
    2e86:	09 f0       	breq	.+2      	; 0x2e8a <midi_input_callbacks+0xfc>
    2e88:	90 c0       	rjmp	.+288    	; 0x2faa <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    2e8a:	d6 01       	movw	r26, r12
    2e8c:	1c 96       	adiw	r26, 0x0c	; 12
    2e8e:	ed 91       	ld	r30, X+
    2e90:	fc 91       	ld	r31, X
    2e92:	1d 97       	sbiw	r26, 0x0d	; 13
    2e94:	02 c0       	rjmp	.+4      	; 0x2e9a <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    2e96:	e0 e0       	ldi	r30, 0x00	; 0
    2e98:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    2e9a:	30 97       	sbiw	r30, 0x00	; 0
    2e9c:	09 f4       	brne	.+2      	; 0x2ea0 <midi_input_callbacks+0x112>
    2e9e:	85 c0       	rjmp	.+266    	; 0x2faa <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    2ea0:	b2 ef       	ldi	r27, 0xF2	; 242
    2ea2:	fb 16       	cp	r15, r27
    2ea4:	31 f4       	brne	.+12     	; 0x2eb2 <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    2ea6:	c6 01       	movw	r24, r12
    2ea8:	62 ef       	ldi	r22, 0xF2	; 242
    2eaa:	4e 2d       	mov	r20, r14
    2eac:	21 2f       	mov	r18, r17
    2eae:	09 95       	icall
    2eb0:	6c c0       	rjmp	.+216    	; 0x2f8a <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    2eb2:	6f 2d       	mov	r22, r15
    2eb4:	6f 70       	andi	r22, 0x0F	; 15
    2eb6:	c6 01       	movw	r24, r12
    2eb8:	4e 2d       	mov	r20, r14
    2eba:	21 2f       	mov	r18, r17
    2ebc:	09 95       	icall
    2ebe:	65 c0       	rjmp	.+202    	; 0x2f8a <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    2ec0:	84 2f       	mov	r24, r20
    2ec2:	90 e0       	ldi	r25, 0x00	; 0
    2ec4:	80 7f       	andi	r24, 0xF0	; 240
    2ec6:	90 70       	andi	r25, 0x00	; 0
    2ec8:	80 3d       	cpi	r24, 0xD0	; 208
    2eca:	91 05       	cpc	r25, r1
    2ecc:	61 f0       	breq	.+24     	; 0x2ee6 <midi_input_callbacks+0x158>
    2ece:	80 3f       	cpi	r24, 0xF0	; 240
    2ed0:	91 05       	cpc	r25, r1
    2ed2:	79 f0       	breq	.+30     	; 0x2ef2 <midi_input_callbacks+0x164>
    2ed4:	80 3c       	cpi	r24, 0xC0	; 192
    2ed6:	91 05       	cpc	r25, r1
    2ed8:	f9 f4       	brne	.+62     	; 0x2f18 <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    2eda:	d6 01       	movw	r26, r12
    2edc:	1e 96       	adiw	r26, 0x0e	; 14
    2ede:	ed 91       	ld	r30, X+
    2ee0:	fc 91       	ld	r31, X
    2ee2:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    2ee4:	1b c0       	rjmp	.+54     	; 0x2f1c <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    2ee6:	d6 01       	movw	r26, r12
    2ee8:	50 96       	adiw	r26, 0x10	; 16
    2eea:	ed 91       	ld	r30, X+
    2eec:	fc 91       	ld	r31, X
    2eee:	51 97       	sbiw	r26, 0x11	; 17
              break;
    2ef0:	15 c0       	rjmp	.+42     	; 0x2f1c <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    2ef2:	b3 ef       	ldi	r27, 0xF3	; 243
    2ef4:	4b 17       	cp	r20, r27
    2ef6:	31 f4       	brne	.+12     	; 0x2f04 <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    2ef8:	d6 01       	movw	r26, r12
    2efa:	52 96       	adiw	r26, 0x12	; 18
    2efc:	ed 91       	ld	r30, X+
    2efe:	fc 91       	ld	r31, X
    2f00:	53 97       	sbiw	r26, 0x13	; 19
    2f02:	0c c0       	rjmp	.+24     	; 0x2f1c <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    2f04:	b1 ef       	ldi	r27, 0xF1	; 241
    2f06:	4b 17       	cp	r20, r27
    2f08:	09 f0       	breq	.+2      	; 0x2f0c <midi_input_callbacks+0x17e>
    2f0a:	4f c0       	rjmp	.+158    	; 0x2faa <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    2f0c:	d6 01       	movw	r26, r12
    2f0e:	54 96       	adiw	r26, 0x14	; 20
    2f10:	ed 91       	ld	r30, X+
    2f12:	fc 91       	ld	r31, X
    2f14:	55 97       	sbiw	r26, 0x15	; 21
    2f16:	02 c0       	rjmp	.+4      	; 0x2f1c <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    2f18:	e0 e0       	ldi	r30, 0x00	; 0
    2f1a:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    2f1c:	30 97       	sbiw	r30, 0x00	; 0
    2f1e:	09 f4       	brne	.+2      	; 0x2f22 <midi_input_callbacks+0x194>
    2f20:	44 c0       	rjmp	.+136    	; 0x2faa <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    2f22:	b3 ef       	ldi	r27, 0xF3	; 243
    2f24:	fb 16       	cp	r15, r27
    2f26:	19 f0       	breq	.+6      	; 0x2f2e <midi_input_callbacks+0x1a0>
    2f28:	81 ef       	ldi	r24, 0xF1	; 241
    2f2a:	f8 16       	cp	r15, r24
    2f2c:	29 f4       	brne	.+10     	; 0x2f38 <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    2f2e:	c6 01       	movw	r24, r12
    2f30:	6f 2d       	mov	r22, r15
    2f32:	4e 2d       	mov	r20, r14
    2f34:	09 95       	icall
    2f36:	29 c0       	rjmp	.+82     	; 0x2f8a <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    2f38:	6f 2d       	mov	r22, r15
    2f3a:	6f 70       	andi	r22, 0x0F	; 15
    2f3c:	c6 01       	movw	r24, r12
    2f3e:	4e 2d       	mov	r20, r14
    2f40:	09 95       	icall
    2f42:	23 c0       	rjmp	.+70     	; 0x2f8a <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    2f44:	84 2f       	mov	r24, r20
    2f46:	0e 94 64 14 	call	0x28c8	; 0x28c8 <midi_is_realtime>
    2f4a:	88 23       	and	r24, r24
    2f4c:	31 f0       	breq	.+12     	; 0x2f5a <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    2f4e:	d6 01       	movw	r26, r12
    2f50:	56 96       	adiw	r26, 0x16	; 22
    2f52:	ed 91       	ld	r30, X+
    2f54:	fc 91       	ld	r31, X
    2f56:	57 97       	sbiw	r26, 0x17	; 23
    2f58:	08 c0       	rjmp	.+16     	; 0x2f6a <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    2f5a:	b6 ef       	ldi	r27, 0xF6	; 246
    2f5c:	fb 16       	cp	r15, r27
    2f5e:	29 f5       	brne	.+74     	; 0x2faa <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    2f60:	d6 01       	movw	r26, r12
    2f62:	58 96       	adiw	r26, 0x18	; 24
    2f64:	ed 91       	ld	r30, X+
    2f66:	fc 91       	ld	r31, X
    2f68:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    2f6a:	30 97       	sbiw	r30, 0x00	; 0
    2f6c:	f1 f0       	breq	.+60     	; 0x2faa <midi_input_callbacks+0x21c>
            func(device, byte0);
    2f6e:	c6 01       	movw	r24, r12
    2f70:	6f 2d       	mov	r22, r15
    2f72:	09 95       	icall
    2f74:	0a c0       	rjmp	.+20     	; 0x2f8a <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    2f76:	64 30       	cpi	r22, 0x04	; 4
    2f78:	71 05       	cpc	r23, r1
    2f7a:	a8 f4       	brcc	.+42     	; 0x2fa6 <midi_input_callbacks+0x218>
    2f7c:	16 c0       	rjmp	.+44     	; 0x2faa <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    2f7e:	c6 01       	movw	r24, r12
    2f80:	b5 01       	movw	r22, r10
    2f82:	4f 2d       	mov	r20, r15
    2f84:	2e 2d       	mov	r18, r14
    2f86:	01 2f       	mov	r16, r17
    2f88:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    2f8a:	d6 01       	movw	r26, r12
    2f8c:	5e 96       	adiw	r26, 0x1e	; 30
    2f8e:	ed 91       	ld	r30, X+
    2f90:	fc 91       	ld	r31, X
    2f92:	5f 97       	sbiw	r26, 0x1f	; 31
    2f94:	30 97       	sbiw	r30, 0x00	; 0
    2f96:	89 f0       	breq	.+34     	; 0x2fba <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    2f98:	c6 01       	movw	r24, r12
    2f9a:	b5 01       	movw	r22, r10
    2f9c:	4f 2d       	mov	r20, r15
    2f9e:	2e 2d       	mov	r18, r14
    2fa0:	01 2f       	mov	r16, r17
    2fa2:	09 95       	icall
    2fa4:	0a c0       	rjmp	.+20     	; 0x2fba <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    2fa6:	aa 24       	eor	r10, r10
    2fa8:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    2faa:	d6 01       	movw	r26, r12
    2fac:	5c 96       	adiw	r26, 0x1c	; 28
    2fae:	ed 91       	ld	r30, X+
    2fb0:	fc 91       	ld	r31, X
    2fb2:	5d 97       	sbiw	r26, 0x1d	; 29
    2fb4:	30 97       	sbiw	r30, 0x00	; 0
    2fb6:	19 f7       	brne	.-58     	; 0x2f7e <midi_input_callbacks+0x1f0>
    2fb8:	e8 cf       	rjmp	.-48     	; 0x2f8a <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    2fba:	0f 90       	pop	r0
    2fbc:	0f 90       	pop	r0
    2fbe:	0f 90       	pop	r0
    2fc0:	df 91       	pop	r29
    2fc2:	cf 91       	pop	r28
    2fc4:	1f 91       	pop	r17
    2fc6:	0f 91       	pop	r16
    2fc8:	ff 90       	pop	r15
    2fca:	ef 90       	pop	r14
    2fcc:	df 90       	pop	r13
    2fce:	cf 90       	pop	r12
    2fd0:	bf 90       	pop	r11
    2fd2:	af 90       	pop	r10
    2fd4:	08 95       	ret

00002fd6 <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    2fd6:	ef 92       	push	r14
    2fd8:	ff 92       	push	r15
    2fda:	0f 93       	push	r16
    2fdc:	cf 93       	push	r28
    2fde:	df 93       	push	r29
    2fe0:	7c 01       	movw	r14, r24
    2fe2:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    2fe4:	86 2f       	mov	r24, r22
    2fe6:	0e 94 64 14 	call	0x28c8	; 0x28c8 <midi_is_realtime>
    2fea:	88 23       	and	r24, r24
    2fec:	91 f0       	breq	.+36     	; 0x3012 <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    2fee:	d7 01       	movw	r26, r14
    2ff0:	95 96       	adiw	r26, 0x25	; 37
    2ff2:	dc 91       	ld	r29, X
    2ff4:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    2ff6:	81 e0       	ldi	r24, 0x01	; 1
    2ff8:	95 96       	adiw	r26, 0x25	; 37
    2ffa:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    2ffc:	c7 01       	movw	r24, r14
    2ffe:	61 e0       	ldi	r22, 0x01	; 1
    3000:	70 e0       	ldi	r23, 0x00	; 0
    3002:	4c 2f       	mov	r20, r28
    3004:	20 e0       	ldi	r18, 0x00	; 0
    3006:	00 e0       	ldi	r16, 0x00	; 0
    3008:	0e 94 c7 16 	call	0x2d8e	; 0x2d8e <midi_input_callbacks>
    device->input_state = state;
    300c:	f7 01       	movw	r30, r14
    300e:	d5 a3       	lds	r29, 0x55
    3010:	b7 c0       	rjmp	.+366    	; 0x3180 <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    3012:	8c 2f       	mov	r24, r28
    3014:	0e 94 60 14 	call	0x28c0	; 0x28c0 <midi_is_statusbyte>
    3018:	88 23       	and	r24, r24
    301a:	09 f4       	brne	.+2      	; 0x301e <midi_process_byte+0x48>
    301c:	73 c0       	rjmp	.+230    	; 0x3104 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    301e:	d7 01       	movw	r26, r14
    3020:	95 96       	adiw	r26, 0x25	; 37
    3022:	8c 91       	ld	r24, X
    3024:	95 97       	sbiw	r26, 0x25	; 37
    3026:	84 30       	cpi	r24, 0x04	; 4
    3028:	49 f0       	breq	.+18     	; 0x303c <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    302a:	92 96       	adiw	r26, 0x22	; 34
    302c:	cc 93       	st	X, r28
    302e:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    3030:	81 e0       	ldi	r24, 0x01	; 1
    3032:	90 e0       	ldi	r25, 0x00	; 0
    3034:	97 96       	adiw	r26, 0x27	; 39
    3036:	9c 93       	st	X, r25
    3038:	8e 93       	st	-X, r24
    303a:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    303c:	8c 2f       	mov	r24, r28
    303e:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <midi_packet_length>
    3042:	81 30       	cpi	r24, 0x01	; 1
    3044:	41 f0       	breq	.+16     	; 0x3056 <midi_process_byte+0x80>
    3046:	81 30       	cpi	r24, 0x01	; 1
    3048:	00 f1       	brcs	.+64     	; 0x308a <midi_process_byte+0xb4>
    304a:	82 30       	cpi	r24, 0x02	; 2
    304c:	a1 f0       	breq	.+40     	; 0x3076 <midi_process_byte+0xa0>
    304e:	83 30       	cpi	r24, 0x03	; 3
    3050:	09 f0       	breq	.+2      	; 0x3054 <midi_process_byte+0x7e>
    3052:	4f c0       	rjmp	.+158    	; 0x30f2 <midi_process_byte+0x11c>
    3054:	14 c0       	rjmp	.+40     	; 0x307e <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    3056:	81 e0       	ldi	r24, 0x01	; 1
    3058:	f7 01       	movw	r30, r14
    305a:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    305c:	c7 01       	movw	r24, r14
    305e:	61 e0       	ldi	r22, 0x01	; 1
    3060:	70 e0       	ldi	r23, 0x00	; 0
    3062:	4c 2f       	mov	r20, r28
    3064:	20 e0       	ldi	r18, 0x00	; 0
    3066:	00 e0       	ldi	r16, 0x00	; 0
    3068:	0e 94 c7 16 	call	0x2d8e	; 0x2d8e <midi_input_callbacks>
        device->input_state = IDLE;
    306c:	d7 01       	movw	r26, r14
    306e:	95 96       	adiw	r26, 0x25	; 37
    3070:	1c 92       	st	X, r1
    3072:	95 97       	sbiw	r26, 0x25	; 37
        break;
    3074:	85 c0       	rjmp	.+266    	; 0x3180 <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    3076:	82 e0       	ldi	r24, 0x02	; 2
    3078:	f7 01       	movw	r30, r14
    307a:	85 a3       	lds	r24, 0x55
        break;
    307c:	81 c0       	rjmp	.+258    	; 0x3180 <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    307e:	83 e0       	ldi	r24, 0x03	; 3
    3080:	d7 01       	movw	r26, r14
    3082:	95 96       	adiw	r26, 0x25	; 37
    3084:	8c 93       	st	X, r24
    3086:	95 97       	sbiw	r26, 0x25	; 37
        break;
    3088:	7b c0       	rjmp	.+246    	; 0x3180 <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    308a:	c0 3f       	cpi	r28, 0xF0	; 240
    308c:	19 f0       	breq	.+6      	; 0x3094 <midi_process_byte+0xbe>
    308e:	c7 3f       	cpi	r28, 0xF7	; 247
    3090:	59 f5       	brne	.+86     	; 0x30e8 <midi_process_byte+0x112>
    3092:	0a c0       	rjmp	.+20     	; 0x30a8 <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    3094:	84 e0       	ldi	r24, 0x04	; 4
    3096:	f7 01       	movw	r30, r14
    3098:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    309a:	80 ef       	ldi	r24, 0xF0	; 240
    309c:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    309e:	81 e0       	ldi	r24, 0x01	; 1
    30a0:	90 e0       	ldi	r25, 0x00	; 0
    30a2:	97 a3       	lds	r25, 0x57
    30a4:	86 a3       	lds	r24, 0x56
            break;
    30a6:	6c c0       	rjmp	.+216    	; 0x3180 <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    30a8:	d7 01       	movw	r26, r14
    30aa:	96 96       	adiw	r26, 0x26	; 38
    30ac:	2d 91       	ld	r18, X+
    30ae:	3c 91       	ld	r19, X
    30b0:	97 97       	sbiw	r26, 0x27	; 39
    30b2:	c9 01       	movw	r24, r18
    30b4:	63 e0       	ldi	r22, 0x03	; 3
    30b6:	70 e0       	ldi	r23, 0x00	; 0
    30b8:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
    30bc:	f7 01       	movw	r30, r14
    30be:	e8 0f       	add	r30, r24
    30c0:	f9 1f       	adc	r31, r25
    30c2:	87 ef       	ldi	r24, 0xF7	; 247
    30c4:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    30c6:	b9 01       	movw	r22, r18
    30c8:	6f 5f       	subi	r22, 0xFF	; 255
    30ca:	7f 4f       	sbci	r23, 0xFF	; 255
    30cc:	f7 01       	movw	r30, r14
    30ce:	77 a3       	lds	r23, 0x57
    30d0:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    30d2:	c7 01       	movw	r24, r14
    30d4:	42 a1       	lds	r20, 0x42
    30d6:	23 a1       	lds	r18, 0x43
    30d8:	04 a1       	lds	r16, 0x44
    30da:	0e 94 c7 16 	call	0x2d8e	; 0x2d8e <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    30de:	d7 01       	movw	r26, r14
    30e0:	95 96       	adiw	r26, 0x25	; 37
    30e2:	1c 92       	st	X, r1
    30e4:	95 97       	sbiw	r26, 0x25	; 37
            break;
    30e6:	4c c0       	rjmp	.+152    	; 0x3180 <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    30e8:	f7 01       	movw	r30, r14
    30ea:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    30ec:	17 a2       	lds	r17, 0x97
    30ee:	16 a2       	lds	r17, 0x96
    30f0:	47 c0       	rjmp	.+142    	; 0x3180 <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    30f2:	d7 01       	movw	r26, r14
    30f4:	95 96       	adiw	r26, 0x25	; 37
    30f6:	1c 92       	st	X, r1
    30f8:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    30fa:	97 96       	adiw	r26, 0x27	; 39
    30fc:	1c 92       	st	X, r1
    30fe:	1e 92       	st	-X, r1
    3100:	96 97       	sbiw	r26, 0x26	; 38
        break;
    3102:	3e c0       	rjmp	.+124    	; 0x3180 <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    3104:	f7 01       	movw	r30, r14
    3106:	25 a1       	lds	r18, 0x45
    3108:	22 23       	and	r18, r18
    310a:	d1 f1       	breq	.+116    	; 0x3180 <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    310c:	06 a0       	lds	r16, 0x86
    310e:	f7 a1       	lds	r31, 0x47
    3110:	e0 2d       	mov	r30, r0
    3112:	cf 01       	movw	r24, r30
    3114:	63 e0       	ldi	r22, 0x03	; 3
    3116:	70 e0       	ldi	r23, 0x00	; 0
    3118:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
    311c:	ac 01       	movw	r20, r24
    311e:	8e 0d       	add	r24, r14
    3120:	9f 1d       	adc	r25, r15
    3122:	dc 01       	movw	r26, r24
    3124:	92 96       	adiw	r26, 0x22	; 34
    3126:	cc 93       	st	X, r28
    3128:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    312a:	bf 01       	movw	r22, r30
    312c:	6f 5f       	subi	r22, 0xFF	; 255
    312e:	7f 4f       	sbci	r23, 0xFF	; 255
    3130:	f7 01       	movw	r30, r14
    3132:	77 a3       	lds	r23, 0x57
    3134:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    3136:	41 30       	cpi	r20, 0x01	; 1
    3138:	51 05       	cpc	r21, r1
    313a:	91 f0       	breq	.+36     	; 0x3160 <midi_process_byte+0x18a>
    313c:	42 30       	cpi	r20, 0x02	; 2
    313e:	51 05       	cpc	r21, r1
    3140:	f9 f4       	brne	.+62     	; 0x3180 <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    3142:	c7 01       	movw	r24, r14
    3144:	42 a1       	lds	r20, 0x42
    3146:	23 a1       	lds	r18, 0x43
    3148:	04 a1       	lds	r16, 0x44
    314a:	0e 94 c7 16 	call	0x2d8e	; 0x2d8e <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    314e:	f7 01       	movw	r30, r14
    3150:	85 a1       	lds	r24, 0x45
    3152:	84 30       	cpi	r24, 0x04	; 4
    3154:	a9 f0       	breq	.+42     	; 0x3180 <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    3156:	81 e0       	ldi	r24, 0x01	; 1
    3158:	90 e0       	ldi	r25, 0x00	; 0
    315a:	97 a3       	lds	r25, 0x57
    315c:	86 a3       	lds	r24, 0x56
    315e:	10 c0       	rjmp	.+32     	; 0x3180 <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    3160:	22 30       	cpi	r18, 0x02	; 2
    3162:	71 f4       	brne	.+28     	; 0x3180 <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    3164:	c7 01       	movw	r24, r14
    3166:	42 a1       	lds	r20, 0x42
    3168:	23 a1       	lds	r18, 0x43
    316a:	00 e0       	ldi	r16, 0x00	; 0
    316c:	0e 94 c7 16 	call	0x2d8e	; 0x2d8e <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    3170:	f7 01       	movw	r30, r14
    3172:	85 a1       	lds	r24, 0x45
    3174:	84 30       	cpi	r24, 0x04	; 4
    3176:	21 f0       	breq	.+8      	; 0x3180 <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    3178:	81 e0       	ldi	r24, 0x01	; 1
    317a:	90 e0       	ldi	r25, 0x00	; 0
    317c:	97 a3       	lds	r25, 0x57
    317e:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    3180:	df 91       	pop	r29
    3182:	cf 91       	pop	r28
    3184:	0f 91       	pop	r16
    3186:	ff 90       	pop	r15
    3188:	ef 90       	pop	r14
    318a:	08 95       	ret

0000318c <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    318c:	cf 92       	push	r12
    318e:	df 92       	push	r13
    3190:	ef 92       	push	r14
    3192:	ff 92       	push	r15
    3194:	0f 93       	push	r16
    3196:	1f 93       	push	r17
    3198:	cf 93       	push	r28
    319a:	df 93       	push	r29
    319c:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    319e:	dc 01       	movw	r26, r24
    31a0:	90 96       	adiw	r26, 0x20	; 32
    31a2:	ed 91       	ld	r30, X+
    31a4:	fc 91       	ld	r31, X
    31a6:	91 97       	sbiw	r26, 0x21	; 33
    31a8:	30 97       	sbiw	r30, 0x00	; 0
    31aa:	09 f0       	breq	.+2      	; 0x31ae <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    31ac:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    31ae:	0f 2e       	mov	r0, r31
    31b0:	f8 ee       	ldi	r31, 0xE8	; 232
    31b2:	ef 2e       	mov	r14, r31
    31b4:	ff 24       	eor	r15, r15
    31b6:	f0 2d       	mov	r31, r0
    31b8:	ec 0c       	add	r14, r12
    31ba:	fd 1c       	adc	r15, r13
    31bc:	c7 01       	movw	r24, r14
    31be:	0e 94 1b 14 	call	0x2836	; 0x2836 <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    31c2:	c8 2f       	mov	r28, r24
    31c4:	d0 e0       	ldi	r29, 0x00	; 0
    31c6:	20 97       	sbiw	r28, 0x00	; 0
    31c8:	99 f0       	breq	.+38     	; 0x31f0 <midi_device_process+0x64>
    31ca:	00 e0       	ldi	r16, 0x00	; 0
    31cc:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    31ce:	c7 01       	movw	r24, r14
    31d0:	60 e0       	ldi	r22, 0x00	; 0
    31d2:	0e 94 30 14 	call	0x2860	; 0x2860 <bytequeue_get>
    31d6:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    31d8:	c6 01       	movw	r24, r12
    31da:	0e 94 eb 17 	call	0x2fd6	; 0x2fd6 <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    31de:	c7 01       	movw	r24, r14
    31e0:	61 e0       	ldi	r22, 0x01	; 1
    31e2:	0e 94 41 14 	call	0x2882	; 0x2882 <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    31e6:	0f 5f       	subi	r16, 0xFF	; 255
    31e8:	1f 4f       	sbci	r17, 0xFF	; 255
    31ea:	0c 17       	cp	r16, r28
    31ec:	1d 07       	cpc	r17, r29
    31ee:	78 f3       	brcs	.-34     	; 0x31ce <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    31f0:	df 91       	pop	r29
    31f2:	cf 91       	pop	r28
    31f4:	1f 91       	pop	r17
    31f6:	0f 91       	pop	r16
    31f8:	ff 90       	pop	r15
    31fa:	ef 90       	pop	r14
    31fc:	df 90       	pop	r13
    31fe:	cf 90       	pop	r12
    3200:	08 95       	ret

00003202 <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    3202:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    3204:	67 e0       	ldi	r22, 0x07	; 7
    3206:	70 e0       	ldi	r23, 0x00	; 0
    3208:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
    320c:	48 2f       	mov	r20, r24
   if (remainder)
    320e:	88 23       	and	r24, r24
    3210:	81 f0       	breq	.+32     	; 0x3232 <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    3212:	c9 01       	movw	r24, r18
    3214:	67 e0       	ldi	r22, 0x07	; 7
    3216:	70 e0       	ldi	r23, 0x00	; 0
    3218:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
    321c:	cb 01       	movw	r24, r22
    321e:	88 0f       	add	r24, r24
    3220:	99 1f       	adc	r25, r25
    3222:	88 0f       	add	r24, r24
    3224:	99 1f       	adc	r25, r25
    3226:	88 0f       	add	r24, r24
    3228:	99 1f       	adc	r25, r25
    322a:	01 96       	adiw	r24, 0x01	; 1
    322c:	84 0f       	add	r24, r20
    322e:	91 1d       	adc	r25, r1
    3230:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    3232:	c9 01       	movw	r24, r18
    3234:	67 e0       	ldi	r22, 0x07	; 7
    3236:	70 e0       	ldi	r23, 0x00	; 0
    3238:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
    323c:	cb 01       	movw	r24, r22
    323e:	88 0f       	add	r24, r24
    3240:	99 1f       	adc	r25, r25
    3242:	88 0f       	add	r24, r24
    3244:	99 1f       	adc	r25, r25
    3246:	88 0f       	add	r24, r24
    3248:	99 1f       	adc	r25, r25
}
    324a:	08 95       	ret

0000324c <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    324c:	48 2f       	mov	r20, r24
    324e:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    3250:	a1 f0       	breq	.+40     	; 0x327a <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    3252:	9c 01       	movw	r18, r24
    3254:	36 95       	lsr	r19
    3256:	27 95       	ror	r18
    3258:	36 95       	lsr	r19
    325a:	27 95       	ror	r18
    325c:	36 95       	lsr	r19
    325e:	27 95       	ror	r18
    3260:	c9 01       	movw	r24, r18
    3262:	88 0f       	add	r24, r24
    3264:	99 1f       	adc	r25, r25
    3266:	88 0f       	add	r24, r24
    3268:	99 1f       	adc	r25, r25
    326a:	88 0f       	add	r24, r24
    326c:	99 1f       	adc	r25, r25
    326e:	82 1b       	sub	r24, r18
    3270:	93 0b       	sbc	r25, r19
    3272:	01 97       	sbiw	r24, 0x01	; 1
    3274:	84 0f       	add	r24, r20
    3276:	91 1d       	adc	r25, r1
    3278:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    327a:	9c 01       	movw	r18, r24
    327c:	36 95       	lsr	r19
    327e:	27 95       	ror	r18
    3280:	36 95       	lsr	r19
    3282:	27 95       	ror	r18
    3284:	36 95       	lsr	r19
    3286:	27 95       	ror	r18
    3288:	c9 01       	movw	r24, r18
    328a:	88 0f       	add	r24, r24
    328c:	99 1f       	adc	r25, r25
    328e:	88 0f       	add	r24, r24
    3290:	99 1f       	adc	r25, r25
    3292:	88 0f       	add	r24, r24
    3294:	99 1f       	adc	r25, r25
    3296:	82 1b       	sub	r24, r18
    3298:	93 0b       	sbc	r25, r19
}
    329a:	08 95       	ret

0000329c <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    329c:	2f 92       	push	r2
    329e:	3f 92       	push	r3
    32a0:	4f 92       	push	r4
    32a2:	5f 92       	push	r5
    32a4:	6f 92       	push	r6
    32a6:	7f 92       	push	r7
    32a8:	8f 92       	push	r8
    32aa:	9f 92       	push	r9
    32ac:	af 92       	push	r10
    32ae:	bf 92       	push	r11
    32b0:	cf 92       	push	r12
    32b2:	df 92       	push	r13
    32b4:	ef 92       	push	r14
    32b6:	ff 92       	push	r15
    32b8:	0f 93       	push	r16
    32ba:	1f 93       	push	r17
    32bc:	cf 93       	push	r28
    32be:	df 93       	push	r29
    32c0:	00 d0       	rcall	.+0      	; 0x32c2 <sysex_encode+0x26>
    32c2:	00 d0       	rcall	.+0      	; 0x32c4 <sysex_encode+0x28>
    32c4:	00 d0       	rcall	.+0      	; 0x32c6 <sysex_encode+0x2a>
    32c6:	cd b7       	in	r28, 0x3d	; 61
    32c8:	de b7       	in	r29, 0x3e	; 62
    32ca:	1c 01       	movw	r2, r24
    32cc:	7a 83       	std	Y+2, r23	; 0x02
    32ce:	69 83       	std	Y+1, r22	; 0x01
    32d0:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    32d2:	ca 01       	movw	r24, r20
    32d4:	67 e0       	ldi	r22, 0x07	; 7
    32d6:	70 e0       	ldi	r23, 0x00	; 0
    32d8:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
    32dc:	2b 01       	movw	r4, r22
    32de:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    32e0:	61 15       	cp	r22, r1
    32e2:	71 05       	cpc	r23, r1
    32e4:	b1 f1       	breq	.+108    	; 0x3352 <sysex_encode+0xb6>
    32e6:	81 01       	movw	r16, r2
    32e8:	e9 80       	ldd	r14, Y+1	; 0x01
    32ea:	fa 80       	ldd	r15, Y+2	; 0x02
    32ec:	cc 24       	eor	r12, r12
    32ee:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    32f0:	88 24       	eor	r8, r8
    32f2:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    32f4:	1e 83       	std	Y+6, r17	; 0x06
    32f6:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    32f8:	f8 01       	movw	r30, r16
    32fa:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    32fc:	fc 82       	std	Y+4, r15	; 0x04
    32fe:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    3300:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    3302:	ab 81       	ldd	r26, Y+3	; 0x03
    3304:	bc 81       	ldd	r27, Y+4	; 0x04
    3306:	2d 91       	ld	r18, X+
    3308:	bc 83       	std	Y+4, r27	; 0x04
    330a:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    330c:	4f 5f       	subi	r20, 0xFF	; 255
    330e:	5f 4f       	sbci	r21, 0xFF	; 255
    3310:	82 2f       	mov	r24, r18
    3312:	90 e0       	ldi	r25, 0x00	; 0
    3314:	80 78       	andi	r24, 0x80	; 128
    3316:	90 70       	andi	r25, 0x00	; 0
    3318:	bc 01       	movw	r22, r24
    331a:	04 2e       	mov	r0, r20
    331c:	02 c0       	rjmp	.+4      	; 0x3322 <sysex_encode+0x86>
    331e:	75 95       	asr	r23
    3320:	67 95       	ror	r22
    3322:	0a 94       	dec	r0
    3324:	e2 f7       	brpl	.-8      	; 0x331e <sysex_encode+0x82>
    3326:	ad 81       	ldd	r26, Y+5	; 0x05
    3328:	be 81       	ldd	r27, Y+6	; 0x06
    332a:	8c 91       	ld	r24, X
    332c:	86 2b       	or	r24, r22
    332e:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    3330:	2f 77       	andi	r18, 0x7F	; 127
    3332:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    3334:	47 30       	cpi	r20, 0x07	; 7
    3336:	51 05       	cpc	r21, r1
    3338:	21 f7       	brne	.-56     	; 0x3302 <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    333a:	08 94       	sec
    333c:	c1 1c       	adc	r12, r1
    333e:	d1 1c       	adc	r13, r1
    3340:	08 5f       	subi	r16, 0xF8	; 248
    3342:	1f 4f       	sbci	r17, 0xFF	; 255
    3344:	e7 e0       	ldi	r30, 0x07	; 7
    3346:	f0 e0       	ldi	r31, 0x00	; 0
    3348:	ee 0e       	add	r14, r30
    334a:	ff 1e       	adc	r15, r31
    334c:	ca 14       	cp	r12, r10
    334e:	db 04       	cpc	r13, r11
    3350:	89 f6       	brne	.-94     	; 0x32f4 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    3352:	c3 01       	movw	r24, r6
    3354:	67 e0       	ldi	r22, 0x07	; 7
    3356:	70 e0       	ldi	r23, 0x00	; 0
    3358:	0e 94 bf 1a 	call	0x357e	; 0x357e <__udivmodhi4>
   if (remainder) {
    335c:	88 23       	and	r24, r24
    335e:	d9 f1       	breq	.+118    	; 0x33d6 <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    3360:	82 01       	movw	r16, r4
    3362:	00 0f       	add	r16, r16
    3364:	11 1f       	adc	r17, r17
    3366:	00 0f       	add	r16, r16
    3368:	11 1f       	adc	r17, r17
    336a:	00 0f       	add	r16, r16
    336c:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    336e:	78 01       	movw	r14, r16
    3370:	e4 18       	sub	r14, r4
    3372:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    3374:	d1 01       	movw	r26, r2
    3376:	a0 0f       	add	r26, r16
    3378:	b1 1f       	adc	r27, r17
    337a:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    337c:	68 2f       	mov	r22, r24
    337e:	70 e0       	ldi	r23, 0x00	; 0
    3380:	61 15       	cp	r22, r1
    3382:	71 05       	cpc	r23, r1
    3384:	19 f1       	breq	.+70     	; 0x33cc <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    3386:	e9 81       	ldd	r30, Y+1	; 0x01
    3388:	fa 81       	ldd	r31, Y+2	; 0x02
    338a:	ee 0e       	add	r14, r30
    338c:	ff 1e       	adc	r15, r31
    338e:	c8 01       	movw	r24, r16
    3390:	01 96       	adiw	r24, 0x01	; 1
    3392:	28 0e       	add	r2, r24
    3394:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    3396:	20 e0       	ldi	r18, 0x00	; 0
    3398:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    339a:	f7 01       	movw	r30, r14
    339c:	41 91       	ld	r20, Z+
    339e:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    33a0:	2f 5f       	subi	r18, 0xFF	; 255
    33a2:	3f 4f       	sbci	r19, 0xFF	; 255
    33a4:	84 2f       	mov	r24, r20
    33a6:	90 e0       	ldi	r25, 0x00	; 0
    33a8:	80 78       	andi	r24, 0x80	; 128
    33aa:	90 70       	andi	r25, 0x00	; 0
    33ac:	02 2e       	mov	r0, r18
    33ae:	02 c0       	rjmp	.+4      	; 0x33b4 <sysex_encode+0x118>
    33b0:	95 95       	asr	r25
    33b2:	87 95       	ror	r24
    33b4:	0a 94       	dec	r0
    33b6:	e2 f7       	brpl	.-8      	; 0x33b0 <sysex_encode+0x114>
    33b8:	9c 91       	ld	r25, X
    33ba:	89 2b       	or	r24, r25
    33bc:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    33be:	4f 77       	andi	r20, 0x7F	; 127
    33c0:	f1 01       	movw	r30, r2
    33c2:	41 93       	st	Z+, r20
    33c4:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    33c6:	26 17       	cp	r18, r22
    33c8:	37 07       	cpc	r19, r23
    33ca:	38 f3       	brcs	.-50     	; 0x339a <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    33cc:	c8 01       	movw	r24, r16
    33ce:	01 96       	adiw	r24, 0x01	; 1
    33d0:	86 0f       	add	r24, r22
    33d2:	97 1f       	adc	r25, r23
    33d4:	07 c0       	rjmp	.+14     	; 0x33e4 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    33d6:	c2 01       	movw	r24, r4
    33d8:	88 0f       	add	r24, r24
    33da:	99 1f       	adc	r25, r25
    33dc:	88 0f       	add	r24, r24
    33de:	99 1f       	adc	r25, r25
    33e0:	88 0f       	add	r24, r24
    33e2:	99 1f       	adc	r25, r25
   }
}
    33e4:	26 96       	adiw	r28, 0x06	; 6
    33e6:	0f b6       	in	r0, 0x3f	; 63
    33e8:	f8 94       	cli
    33ea:	de bf       	out	0x3e, r29	; 62
    33ec:	0f be       	out	0x3f, r0	; 63
    33ee:	cd bf       	out	0x3d, r28	; 61
    33f0:	df 91       	pop	r29
    33f2:	cf 91       	pop	r28
    33f4:	1f 91       	pop	r17
    33f6:	0f 91       	pop	r16
    33f8:	ff 90       	pop	r15
    33fa:	ef 90       	pop	r14
    33fc:	df 90       	pop	r13
    33fe:	cf 90       	pop	r12
    3400:	bf 90       	pop	r11
    3402:	af 90       	pop	r10
    3404:	9f 90       	pop	r9
    3406:	8f 90       	pop	r8
    3408:	7f 90       	pop	r7
    340a:	6f 90       	pop	r6
    340c:	5f 90       	pop	r5
    340e:	4f 90       	pop	r4
    3410:	3f 90       	pop	r3
    3412:	2f 90       	pop	r2
    3414:	08 95       	ret

00003416 <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    3416:	6f 92       	push	r6
    3418:	7f 92       	push	r7
    341a:	8f 92       	push	r8
    341c:	9f 92       	push	r9
    341e:	af 92       	push	r10
    3420:	bf 92       	push	r11
    3422:	cf 92       	push	r12
    3424:	df 92       	push	r13
    3426:	ef 92       	push	r14
    3428:	ff 92       	push	r15
    342a:	0f 93       	push	r16
    342c:	1f 93       	push	r17
    342e:	cf 93       	push	r28
    3430:	df 93       	push	r29
    3432:	3c 01       	movw	r6, r24
    3434:	4b 01       	movw	r8, r22
    3436:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    3438:	42 30       	cpi	r20, 0x02	; 2
    343a:	51 05       	cpc	r21, r1
    343c:	08 f4       	brcc	.+2      	; 0x3440 <sysex_decode+0x2a>
    343e:	6f c0       	rjmp	.+222    	; 0x351e <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    3440:	7a 01       	movw	r14, r20
    3442:	f6 94       	lsr	r15
    3444:	e7 94       	ror	r14
    3446:	f6 94       	lsr	r15
    3448:	e7 94       	ror	r14
    344a:	f6 94       	lsr	r15
    344c:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    344e:	e1 14       	cp	r14, r1
    3450:	f1 04       	cpc	r15, r1
    3452:	29 f1       	breq	.+74     	; 0x349e <sysex_decode+0x88>
    3454:	eb 01       	movw	r28, r22
    3456:	b3 01       	movw	r22, r6
    3458:	00 e0       	ldi	r16, 0x00	; 0
    345a:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    345c:	cc 24       	eor	r12, r12
    345e:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    3460:	de 01       	movw	r26, r28
    3462:	11 96       	adiw	r26, 0x01	; 1
    3464:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    3466:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    3468:	2d 91       	ld	r18, X+
    346a:	2f 77       	andi	r18, 0x7F	; 127
    346c:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    346e:	4f 5f       	subi	r20, 0xFF	; 255
    3470:	5f 4f       	sbci	r21, 0xFF	; 255
    3472:	88 81       	ld	r24, Y
    3474:	90 e0       	ldi	r25, 0x00	; 0
    3476:	04 2e       	mov	r0, r20
    3478:	02 c0       	rjmp	.+4      	; 0x347e <sysex_decode+0x68>
    347a:	88 0f       	add	r24, r24
    347c:	99 1f       	adc	r25, r25
    347e:	0a 94       	dec	r0
    3480:	e2 f7       	brpl	.-8      	; 0x347a <sysex_decode+0x64>
    3482:	80 78       	andi	r24, 0x80	; 128
    3484:	28 2b       	or	r18, r24
    3486:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    3488:	47 30       	cpi	r20, 0x07	; 7
    348a:	51 05       	cpc	r21, r1
    348c:	69 f7       	brne	.-38     	; 0x3468 <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    348e:	0f 5f       	subi	r16, 0xFF	; 255
    3490:	1f 4f       	sbci	r17, 0xFF	; 255
    3492:	28 96       	adiw	r28, 0x08	; 8
    3494:	69 5f       	subi	r22, 0xF9	; 249
    3496:	7f 4f       	sbci	r23, 0xFF	; 255
    3498:	0e 15       	cp	r16, r14
    349a:	1f 05       	cpc	r17, r15
    349c:	09 f7       	brne	.-62     	; 0x3460 <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    349e:	5a 2d       	mov	r21, r10
    34a0:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    34a2:	99 f1       	breq	.+102    	; 0x350a <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    34a4:	e7 01       	movw	r28, r14
    34a6:	cc 0f       	add	r28, r28
    34a8:	dd 1f       	adc	r29, r29
    34aa:	cc 0f       	add	r28, r28
    34ac:	dd 1f       	adc	r29, r29
    34ae:	cc 0f       	add	r28, r28
    34b0:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    34b2:	8e 01       	movw	r16, r28
    34b4:	0e 19       	sub	r16, r14
    34b6:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    34b8:	65 2f       	mov	r22, r21
    34ba:	70 e0       	ldi	r23, 0x00	; 0
    34bc:	61 50       	subi	r22, 0x01	; 1
    34be:	70 40       	sbci	r23, 0x00	; 0
    34c0:	f9 f0       	breq	.+62     	; 0x3500 <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    34c2:	ce 01       	movw	r24, r28
    34c4:	01 96       	adiw	r24, 0x01	; 1
    34c6:	d4 01       	movw	r26, r8
    34c8:	a8 0f       	add	r26, r24
    34ca:	b9 1f       	adc	r27, r25
    34cc:	f3 01       	movw	r30, r6
    34ce:	e0 0f       	add	r30, r16
    34d0:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    34d2:	20 e0       	ldi	r18, 0x00	; 0
    34d4:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    34d6:	c8 0d       	add	r28, r8
    34d8:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    34da:	4d 91       	ld	r20, X+
    34dc:	4f 77       	andi	r20, 0x7F	; 127
    34de:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    34e0:	2f 5f       	subi	r18, 0xFF	; 255
    34e2:	3f 4f       	sbci	r19, 0xFF	; 255
    34e4:	88 81       	ld	r24, Y
    34e6:	90 e0       	ldi	r25, 0x00	; 0
    34e8:	02 2e       	mov	r0, r18
    34ea:	02 c0       	rjmp	.+4      	; 0x34f0 <sysex_decode+0xda>
    34ec:	88 0f       	add	r24, r24
    34ee:	99 1f       	adc	r25, r25
    34f0:	0a 94       	dec	r0
    34f2:	e2 f7       	brpl	.-8      	; 0x34ec <sysex_decode+0xd6>
    34f4:	80 78       	andi	r24, 0x80	; 128
    34f6:	48 2b       	or	r20, r24
    34f8:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    34fa:	26 17       	cp	r18, r22
    34fc:	37 07       	cpc	r19, r23
    34fe:	68 f3       	brcs	.-38     	; 0x34da <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    3500:	c8 01       	movw	r24, r16
    3502:	01 97       	sbiw	r24, 0x01	; 1
    3504:	85 0f       	add	r24, r21
    3506:	91 1d       	adc	r25, r1
    3508:	0c c0       	rjmp	.+24     	; 0x3522 <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    350a:	c7 01       	movw	r24, r14
    350c:	88 0f       	add	r24, r24
    350e:	99 1f       	adc	r25, r25
    3510:	88 0f       	add	r24, r24
    3512:	99 1f       	adc	r25, r25
    3514:	88 0f       	add	r24, r24
    3516:	99 1f       	adc	r25, r25
    3518:	8e 19       	sub	r24, r14
    351a:	9f 09       	sbc	r25, r15
    351c:	02 c0       	rjmp	.+4      	; 0x3522 <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    351e:	80 e0       	ldi	r24, 0x00	; 0
    3520:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    3522:	df 91       	pop	r29
    3524:	cf 91       	pop	r28
    3526:	1f 91       	pop	r17
    3528:	0f 91       	pop	r16
    352a:	ff 90       	pop	r15
    352c:	ef 90       	pop	r14
    352e:	df 90       	pop	r13
    3530:	cf 90       	pop	r12
    3532:	bf 90       	pop	r11
    3534:	af 90       	pop	r10
    3536:	9f 90       	pop	r9
    3538:	8f 90       	pop	r8
    353a:	7f 90       	pop	r7
    353c:	6f 90       	pop	r6
    353e:	08 95       	ret

00003540 <__mulsi3>:
    3540:	62 9f       	mul	r22, r18
    3542:	d0 01       	movw	r26, r0
    3544:	73 9f       	mul	r23, r19
    3546:	f0 01       	movw	r30, r0
    3548:	82 9f       	mul	r24, r18
    354a:	e0 0d       	add	r30, r0
    354c:	f1 1d       	adc	r31, r1
    354e:	64 9f       	mul	r22, r20
    3550:	e0 0d       	add	r30, r0
    3552:	f1 1d       	adc	r31, r1
    3554:	92 9f       	mul	r25, r18
    3556:	f0 0d       	add	r31, r0
    3558:	83 9f       	mul	r24, r19
    355a:	f0 0d       	add	r31, r0
    355c:	74 9f       	mul	r23, r20
    355e:	f0 0d       	add	r31, r0
    3560:	65 9f       	mul	r22, r21
    3562:	f0 0d       	add	r31, r0
    3564:	99 27       	eor	r25, r25
    3566:	72 9f       	mul	r23, r18
    3568:	b0 0d       	add	r27, r0
    356a:	e1 1d       	adc	r30, r1
    356c:	f9 1f       	adc	r31, r25
    356e:	63 9f       	mul	r22, r19
    3570:	b0 0d       	add	r27, r0
    3572:	e1 1d       	adc	r30, r1
    3574:	f9 1f       	adc	r31, r25
    3576:	bd 01       	movw	r22, r26
    3578:	cf 01       	movw	r24, r30
    357a:	11 24       	eor	r1, r1
    357c:	08 95       	ret

0000357e <__udivmodhi4>:
    357e:	aa 1b       	sub	r26, r26
    3580:	bb 1b       	sub	r27, r27
    3582:	51 e1       	ldi	r21, 0x11	; 17
    3584:	07 c0       	rjmp	.+14     	; 0x3594 <__udivmodhi4_ep>

00003586 <__udivmodhi4_loop>:
    3586:	aa 1f       	adc	r26, r26
    3588:	bb 1f       	adc	r27, r27
    358a:	a6 17       	cp	r26, r22
    358c:	b7 07       	cpc	r27, r23
    358e:	10 f0       	brcs	.+4      	; 0x3594 <__udivmodhi4_ep>
    3590:	a6 1b       	sub	r26, r22
    3592:	b7 0b       	sbc	r27, r23

00003594 <__udivmodhi4_ep>:
    3594:	88 1f       	adc	r24, r24
    3596:	99 1f       	adc	r25, r25
    3598:	5a 95       	dec	r21
    359a:	a9 f7       	brne	.-22     	; 0x3586 <__udivmodhi4_loop>
    359c:	80 95       	com	r24
    359e:	90 95       	com	r25
    35a0:	bc 01       	movw	r22, r24
    35a2:	cd 01       	movw	r24, r26
    35a4:	08 95       	ret

000035a6 <__divmodhi4>:
    35a6:	97 fb       	bst	r25, 7
    35a8:	09 2e       	mov	r0, r25
    35aa:	07 26       	eor	r0, r23
    35ac:	0a d0       	rcall	.+20     	; 0x35c2 <__divmodhi4_neg1>
    35ae:	77 fd       	sbrc	r23, 7
    35b0:	04 d0       	rcall	.+8      	; 0x35ba <__divmodhi4_neg2>
    35b2:	e5 df       	rcall	.-54     	; 0x357e <__udivmodhi4>
    35b4:	06 d0       	rcall	.+12     	; 0x35c2 <__divmodhi4_neg1>
    35b6:	00 20       	and	r0, r0
    35b8:	1a f4       	brpl	.+6      	; 0x35c0 <__divmodhi4_exit>

000035ba <__divmodhi4_neg2>:
    35ba:	70 95       	com	r23
    35bc:	61 95       	neg	r22
    35be:	7f 4f       	sbci	r23, 0xFF	; 255

000035c0 <__divmodhi4_exit>:
    35c0:	08 95       	ret

000035c2 <__divmodhi4_neg1>:
    35c2:	f6 f7       	brtc	.-4      	; 0x35c0 <__divmodhi4_exit>
    35c4:	90 95       	com	r25
    35c6:	81 95       	neg	r24
    35c8:	9f 4f       	sbci	r25, 0xFF	; 255
    35ca:	08 95       	ret

000035cc <memcpy>:
    35cc:	fb 01       	movw	r30, r22
    35ce:	dc 01       	movw	r26, r24
    35d0:	02 c0       	rjmp	.+4      	; 0x35d6 <memcpy+0xa>
    35d2:	01 90       	ld	r0, Z+
    35d4:	0d 92       	st	X+, r0
    35d6:	41 50       	subi	r20, 0x01	; 1
    35d8:	50 40       	sbci	r21, 0x00	; 0
    35da:	d8 f7       	brcc	.-10     	; 0x35d2 <memcpy+0x6>
    35dc:	08 95       	ret

000035de <memmove>:
    35de:	68 17       	cp	r22, r24
    35e0:	79 07       	cpc	r23, r25
    35e2:	68 f4       	brcc	.+26     	; 0x35fe <memmove+0x20>
    35e4:	fb 01       	movw	r30, r22
    35e6:	dc 01       	movw	r26, r24
    35e8:	e4 0f       	add	r30, r20
    35ea:	f5 1f       	adc	r31, r21
    35ec:	a4 0f       	add	r26, r20
    35ee:	b5 1f       	adc	r27, r21
    35f0:	02 c0       	rjmp	.+4      	; 0x35f6 <memmove+0x18>
    35f2:	02 90       	ld	r0, -Z
    35f4:	0e 92       	st	-X, r0
    35f6:	41 50       	subi	r20, 0x01	; 1
    35f8:	50 40       	sbci	r21, 0x00	; 0
    35fa:	d8 f7       	brcc	.-10     	; 0x35f2 <memmove+0x14>
    35fc:	08 95       	ret
    35fe:	0c 94 e6 1a 	jmp	0x35cc	; 0x35cc <memcpy>

00003602 <__eerd_block_m6450a>:
    3602:	dc 01       	movw	r26, r24
    3604:	cb 01       	movw	r24, r22

00003606 <__eerd_blraw_m6450a>:
    3606:	fc 01       	movw	r30, r24
    3608:	f9 99       	sbic	0x1f, 1	; 31
    360a:	fe cf       	rjmp	.-4      	; 0x3608 <__eerd_blraw_m6450a+0x2>
    360c:	06 c0       	rjmp	.+12     	; 0x361a <__eerd_blraw_m6450a+0x14>
    360e:	f2 bd       	out	0x22, r31	; 34
    3610:	e1 bd       	out	0x21, r30	; 33
    3612:	f8 9a       	sbi	0x1f, 0	; 31
    3614:	31 96       	adiw	r30, 0x01	; 1
    3616:	00 b4       	in	r0, 0x20	; 32
    3618:	0d 92       	st	X+, r0
    361a:	41 50       	subi	r20, 0x01	; 1
    361c:	50 40       	sbci	r21, 0x00	; 0
    361e:	b8 f7       	brcc	.-18     	; 0x360e <__eerd_blraw_m6450a+0x8>
    3620:	08 95       	ret

00003622 <__eerd_word_m6450a>:
    3622:	a8 e1       	ldi	r26, 0x18	; 24
    3624:	b0 e0       	ldi	r27, 0x00	; 0
    3626:	42 e0       	ldi	r20, 0x02	; 2
    3628:	50 e0       	ldi	r21, 0x00	; 0
    362a:	0c 94 03 1b 	jmp	0x3606	; 0x3606 <__eerd_blraw_m6450a>

0000362e <__eeupd_block_m6450a>:
    362e:	dc 01       	movw	r26, r24
    3630:	a4 0f       	add	r26, r20
    3632:	b5 1f       	adc	r27, r21
    3634:	41 50       	subi	r20, 0x01	; 1
    3636:	50 40       	sbci	r21, 0x00	; 0
    3638:	48 f0       	brcs	.+18     	; 0x364c <__eeupd_block_m6450a+0x1e>
    363a:	cb 01       	movw	r24, r22
    363c:	84 0f       	add	r24, r20
    363e:	95 1f       	adc	r25, r21
    3640:	2e 91       	ld	r18, -X
    3642:	0e 94 28 1b 	call	0x3650	; 0x3650 <__eeupd_r18_m6450a>
    3646:	41 50       	subi	r20, 0x01	; 1
    3648:	50 40       	sbci	r21, 0x00	; 0
    364a:	d0 f7       	brcc	.-12     	; 0x3640 <__eeupd_block_m6450a+0x12>
    364c:	08 95       	ret

0000364e <__eeupd_byte_m6450a>:
    364e:	26 2f       	mov	r18, r22

00003650 <__eeupd_r18_m6450a>:
    3650:	f9 99       	sbic	0x1f, 1	; 31
    3652:	fe cf       	rjmp	.-4      	; 0x3650 <__eeupd_r18_m6450a>
    3654:	92 bd       	out	0x22, r25	; 34
    3656:	81 bd       	out	0x21, r24	; 33
    3658:	f8 9a       	sbi	0x1f, 0	; 31
    365a:	01 97       	sbiw	r24, 0x01	; 1
    365c:	00 b4       	in	r0, 0x20	; 32
    365e:	02 16       	cp	r0, r18
    3660:	31 f0       	breq	.+12     	; 0x366e <__eeupd_r18_m6450a+0x1e>
    3662:	20 bd       	out	0x20, r18	; 32
    3664:	0f b6       	in	r0, 0x3f	; 63
    3666:	f8 94       	cli
    3668:	fa 9a       	sbi	0x1f, 2	; 31
    366a:	f9 9a       	sbi	0x1f, 1	; 31
    366c:	0f be       	out	0x3f, r0	; 63
    366e:	08 95       	ret

00003670 <__eeupd_word_m6450a>:
    3670:	01 96       	adiw	r24, 0x01	; 1
    3672:	27 2f       	mov	r18, r23
    3674:	0e 94 28 1b 	call	0x3650	; 0x3650 <__eeupd_r18_m6450a>
    3678:	0c 94 27 1b 	jmp	0x364e	; 0x364e <__eeupd_byte_m6450a>

0000367c <_exit>:
    367c:	f8 94       	cli

0000367e <__stop_program>:
    367e:	ff cf       	rjmp	.-2      	; 0x367e <__stop_program>
