/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [27:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  reg [2:0] celloutsig_0_68z;
  wire [19:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  reg [17:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_1z[3] & in_data[154]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[13] & in_data[61]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z & celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z & celloutsig_0_10z[14]);
  assign celloutsig_0_22z = ~(celloutsig_0_19z & celloutsig_0_18z[6]);
  assign celloutsig_0_26z = ~(celloutsig_0_19z & celloutsig_0_15z[17]);
  assign celloutsig_0_27z = ~(in_data[10] & celloutsig_0_22z);
  assign celloutsig_0_31z = ~(celloutsig_0_10z[13] & celloutsig_0_2z);
  assign celloutsig_0_32z = ~(celloutsig_0_0z & celloutsig_0_18z[3]);
  assign celloutsig_0_64z = !(celloutsig_0_20z[18] ? celloutsig_0_12z[4] : celloutsig_0_34z[5]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_0_67z = celloutsig_0_27z | ~(celloutsig_0_2z);
  assign celloutsig_0_2z = in_data[67] | ~(celloutsig_0_0z);
  assign celloutsig_0_60z = celloutsig_0_11z | celloutsig_0_31z;
  assign celloutsig_0_71z = celloutsig_0_64z | celloutsig_0_53z;
  assign celloutsig_0_14z = celloutsig_0_4z | celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_21z[3] | celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_27z | celloutsig_0_17z[7];
  assign celloutsig_0_3z = { in_data[93:87], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } & { in_data[83:70], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[182:168], celloutsig_1_3z } & { in_data[185:175], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z } & celloutsig_1_6z[11:4];
  assign celloutsig_1_15z = celloutsig_1_5z & celloutsig_1_10z[7:2];
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_7z } & in_data[160:149];
  assign celloutsig_0_10z = { celloutsig_0_6z[18:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z } & { in_data[49:25], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_3z[10:4], celloutsig_0_0z } & celloutsig_0_6z[17:10];
  assign celloutsig_0_21z = { in_data[91:88], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z } & in_data[76:70];
  assign celloutsig_0_34z = { in_data[88:80], celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_0z } / { 1'h1, celloutsig_0_20z[14:5], celloutsig_0_25z };
  assign celloutsig_0_70z = { celloutsig_0_50z[2:1], celloutsig_0_29z, celloutsig_0_60z, celloutsig_0_35z, celloutsig_0_64z } / { 1'h1, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_68z };
  assign celloutsig_1_5z = { in_data[159:156], celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_5z } / { 1'h1, celloutsig_1_10z[1], celloutsig_1_15z };
  assign celloutsig_0_12z = { celloutsig_0_10z[18:15], celloutsig_0_7z } / { 1'h1, celloutsig_0_1z[4:2], in_data[0] };
  assign celloutsig_0_17z = celloutsig_0_15z[23:15] / { 1'h1, celloutsig_0_12z[3:0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_15z[26:14], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, celloutsig_0_15z[24:2] };
  assign celloutsig_0_0z = in_data[8:5] === in_data[37:34];
  assign celloutsig_0_5z = celloutsig_0_3z[13:7] === in_data[6:0];
  assign celloutsig_0_19z = { in_data[38:36], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_5z } === { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_1_13z = ! { in_data[120:113], celloutsig_1_10z };
  assign celloutsig_0_6z = { in_data[31:13], celloutsig_0_2z } | { in_data[74:57], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[57:54], celloutsig_0_0z, celloutsig_0_0z } | in_data[40:35];
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } | { celloutsig_0_6z[12:5], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_6z[17:16], celloutsig_0_10z } | { in_data[40:33], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_33z = celloutsig_0_24z[2] & celloutsig_0_0z;
  assign celloutsig_0_46z = celloutsig_0_18z[4] & celloutsig_0_29z;
  assign celloutsig_1_0z = in_data[157] & in_data[150];
  assign celloutsig_1_3z = in_data[190] & celloutsig_1_2z;
  assign celloutsig_1_8z = celloutsig_1_1z[0] & celloutsig_1_6z[1];
  assign celloutsig_0_16z = { celloutsig_0_3z[1], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z } >> { celloutsig_0_3z[12:2], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_6z[9], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } >>> celloutsig_1_6z[11:7];
  assign celloutsig_0_24z = { celloutsig_0_15z[20:13], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >>> { celloutsig_0_15z[17:3], celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[184:182], celloutsig_1_0z } - { in_data[111:109], celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_50z = celloutsig_0_21z[6:4];
  always_latch
    if (clkin_data[32]) celloutsig_0_68z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_68z = { celloutsig_0_67z, celloutsig_0_67z, celloutsig_0_46z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 18'h00000;
    else if (clkin_data[0]) celloutsig_1_18z = { celloutsig_1_6z[2:0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_17z };
  assign celloutsig_0_35z = ~((celloutsig_0_5z & celloutsig_0_32z) | (celloutsig_0_20z[19] & celloutsig_0_26z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z[2] & in_data[37]) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_0_53z = ~((celloutsig_0_0z & celloutsig_0_46z) | (in_data[74] & celloutsig_0_33z));
  assign { out_data[145:128], out_data[103:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
