MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  81.10ps 81.10ps 81.10ps 81.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  84.90ps 84.90ps 84.90ps 84.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  96.20ps 96.20ps 96.20ps 96.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  84.80ps 84.80ps 84.80ps 84.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  80.90ps 80.90ps 80.90ps 80.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  83.30ps 83.30ps 83.30ps 83.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  78.40ps 78.40ps 78.40ps 78.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  71.40ps 71.40ps 71.40ps 71.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  79.00ps 79.00ps 79.00ps 79.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  84.30ps 84.30ps 84.30ps 84.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  89.30ps 89.30ps 89.30ps 89.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  83.50ps 83.50ps 83.50ps 83.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  79.20ps 79.20ps 79.20ps 79.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  86.60ps 86.60ps 86.60ps 86.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  77.40ps 77.40ps 77.40ps 77.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  66.40ps 66.40ps 66.40ps 66.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  78.50ps 78.50ps 78.50ps 78.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  84.10ps 84.10ps 84.10ps 84.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  82.70ps 82.70ps 82.70ps 82.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  90.20ps 90.20ps 90.20ps 90.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  74.60ps 74.60ps 74.60ps 74.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  76.60ps 76.60ps 76.60ps 76.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  79.00ps 79.00ps 79.00ps 79.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  75.30ps 75.30ps 75.30ps 75.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  75.90ps 75.90ps 75.90ps 75.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  68.00ps 68.00ps 68.00ps 68.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  82.10ps 82.10ps 82.10ps 82.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  75.40ps 75.40ps 75.40ps 75.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  77.30ps 77.30ps 77.30ps 77.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  81.80ps 81.80ps 81.80ps 81.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  85.30ps 85.30ps 85.30ps 85.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  78.70ps 78.70ps 78.70ps 78.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  79.30ps 79.30ps 79.30ps 79.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  88.00ps 88.00ps 88.00ps 88.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  69.40ps 69.40ps 69.40ps 69.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  76.80ps 76.80ps 76.80ps 76.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  87.10ps 87.10ps 87.10ps 87.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  81.20ps 81.20ps 81.20ps 81.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  69.30ps 69.30ps 69.30ps 69.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  74.20ps 74.20ps 74.20ps 74.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  64.80ps 64.80ps 64.80ps 64.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  70.10ps 70.10ps 70.10ps 70.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  74.70ps 74.70ps 74.70ps 74.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  70.00ps 70.00ps 70.00ps 70.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  68.80ps 68.80ps 68.80ps 68.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  70.50ps 70.50ps 70.50ps 70.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  73.80ps 73.80ps 73.80ps 73.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  69.00ps 69.00ps 69.00ps 69.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  79.20ps 79.20ps 79.20ps 79.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  86.00ps 86.00ps 86.00ps 86.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  97.10ps 97.10ps 97.10ps 97.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  80.30ps 80.30ps 80.30ps 80.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  62.80ps 62.80ps 62.80ps 62.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  76.20ps 76.20ps 76.20ps 76.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  66.60ps 66.60ps 66.60ps 66.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  64.30ps 64.30ps 64.30ps 64.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  73.00ps 73.00ps 73.00ps 73.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  71.30ps 71.30ps 71.30ps 71.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  70.10ps 70.10ps 70.10ps 70.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  63.40ps 63.40ps 63.40ps 63.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  65.30ps 65.30ps 65.30ps 65.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  95.20ps 95.20ps 95.20ps 95.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  64.10ps 64.10ps 64.10ps 64.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  70.20ps 70.20ps 70.20ps 70.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  64.40ps 64.40ps 64.40ps 64.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  65.30ps 65.30ps 65.30ps 65.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  68.40ps 68.40ps 68.40ps 68.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  61.00ps 61.00ps 61.00ps 61.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  64.30ps 64.30ps 64.30ps 64.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  63.30ps 63.30ps 63.30ps 63.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  63.20ps 63.20ps 63.20ps 63.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  58.70ps 58.70ps 58.70ps 58.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  55.40ps 55.40ps 55.40ps 55.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  63.00ps 63.00ps 63.00ps 63.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  61.90ps 61.90ps 61.90ps 61.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  89.70ps 89.70ps 89.70ps 89.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  62.00ps 62.00ps 62.00ps 62.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  93.20ps 93.20ps 93.20ps 93.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  86.80ps 86.80ps 86.80ps 86.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  62.70ps 62.70ps 62.70ps 62.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  62.50ps 62.50ps 62.50ps 62.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  57.80ps 57.80ps 57.80ps 57.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  60.50ps 60.50ps 60.50ps 60.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  63.50ps 63.50ps 63.50ps 63.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  62.70ps 62.70ps 62.70ps 62.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  53.70ps 53.70ps 53.70ps 53.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  58.00ps 58.00ps 58.00ps 58.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  46.40ps 46.40ps 46.40ps 46.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  48.70ps 48.70ps 48.70ps 48.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  55.70ps 55.70ps 55.70ps 55.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  52.30ps 52.30ps 52.30ps 52.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  56.70ps 56.70ps 56.70ps 56.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  43.90ps 43.90ps 43.90ps 43.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  51.10ps 51.10ps 51.10ps 51.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  53.50ps 53.50ps 53.50ps 53.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  55.60ps 55.60ps 55.60ps 55.60ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  60.30ps 60.30ps 60.30ps 60.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  43.10ps 43.10ps 43.10ps 43.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  48.40ps 48.40ps 48.40ps 48.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  45.90ps 45.90ps 45.90ps 45.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  57.60ps 57.60ps 57.60ps 57.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  41.50ps 41.50ps 41.50ps 41.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  52.50ps 52.50ps 52.50ps 52.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  49.60ps 49.60ps 49.60ps 49.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  51.50ps 51.50ps 51.50ps 51.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  42.40ps 42.40ps 42.40ps 42.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  31.60ps 31.60ps 31.60ps 31.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  31.90ps 31.90ps 31.90ps 31.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  34.10ps 34.10ps 34.10ps 34.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  42.30ps 42.30ps 42.30ps 42.30ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  42.20ps 42.20ps 42.20ps 42.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  41.70ps 41.70ps 41.70ps 41.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  43.10ps 43.10ps 43.10ps 43.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  38.30ps 38.30ps 38.30ps 38.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  36.70ps 36.70ps 36.70ps 36.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  35.90ps 35.90ps 35.90ps 35.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  35.40ps 35.40ps 35.40ps 35.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  30.40ps 30.40ps 30.40ps 30.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  28.70ps 28.70ps 28.70ps 28.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  28.20ps 28.20ps 28.20ps 28.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  16.80ps 16.80ps 16.80ps 16.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  10.60ps 10.60ps 10.60ps 10.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  11.30ps 11.30ps 11.30ps 11.30ps 0pf view_tc
