<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-2</Part>
        <TopModelName>bgn_inference</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.087</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>22427</Best-caseLatency>
            <Average-caseLatency>22427</Average-caseLatency>
            <Worst-caseLatency>22427</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.224 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.224 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.224 ms</Worst-caseRealTimeLatency>
            <Interval-min>22428</Interval-min>
            <Interval-max>22428</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:23</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>38</BRAM_18K>
            <DSP>3</DSP>
            <FF>2445</FF>
            <LUT>2189</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bgn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>bgn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>bgn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>bgn_inference</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79</InstName>
                    <ModuleName>bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>79</ID>
                    <BindInstances>icmp_ln41_fu_255_p2 add_ln41_fu_261_p2 icmp_ln46_fu_273_p2 select_ln41_fu_279_p3 select_ln41_1_fu_992_p3 add_ln41_1_fu_287_p2 select_ln41_2_fu_293_p3 mac_muladd_10ns_5ns_5ns_14_4_1_U1 mac_muladd_10ns_5ns_5ns_14_4_1_U1 xor_ln51_fu_343_p2 xnor_res_fu_349_p2 select_ln17_fu_366_p3 select_ln17_1_fu_378_p3 add_ln17_fu_394_p2 select_ln17_2_fu_400_p3 add_ln17_1_fu_420_p2 select_ln17_3_fu_426_p3 add_ln17_2_fu_442_p2 select_ln17_4_fu_448_p3 add_ln17_3_fu_464_p2 select_ln17_5_fu_670_p3 add_ln17_4_fu_675_p2 select_ln17_6_fu_681_p3 add_ln17_5_fu_692_p2 select_ln17_7_fu_698_p3 add_ln17_6_fu_705_p2 select_ln17_8_fu_711_p3 add_ln17_7_fu_718_p2 select_ln17_9_fu_724_p3 add_ln17_8_fu_729_p2 select_ln17_10_fu_735_p3 add_ln17_9_fu_742_p2 select_ln17_11_fu_748_p3 add_ln17_10_fu_755_p2 select_ln17_12_fu_761_p3 add_ln17_11_fu_768_p2 select_ln17_13_fu_773_p3 add_ln17_12_fu_779_p2 select_ln17_14_fu_785_p3 add_ln17_13_fu_796_p2 select_ln17_15_fu_802_p3 add_ln17_14_fu_809_p2 select_ln17_16_fu_815_p3 add_ln17_15_fu_820_p2 select_ln17_17_fu_826_p3 add_ln17_16_fu_833_p2 select_ln17_18_fu_839_p3 add_ln17_17_fu_846_p2 select_ln17_19_fu_852_p3 add_ln17_18_fu_859_p2 select_ln17_20_fu_864_p3 add_ln17_19_fu_870_p2 select_ln17_21_fu_876_p3 add_ln17_20_fu_883_p2 select_ln17_22_fu_889_p3 add_ln17_21_fu_896_p2 select_ln17_23_fu_902_p3 add_ln17_22_fu_907_p2 select_ln17_24_fu_913_p3 add_ln17_23_fu_920_p2 select_ln17_25_fu_926_p3 add_ln17_24_fu_933_p2 select_ln17_26_fu_939_p3 add_ln17_25_fu_952_p2 select_ln17_27_fu_957_p3 add_ln17_26_fu_963_p2 select_ln17_28_fu_969_p3 add_ln17_27_fu_976_p2 select_ln17_29_fu_982_p3 add_ln17_28_fu_999_p2 select_ln17_30_fu_1004_p3 add_ln17_29_fu_1021_p2 select_ln17_31_fu_1027_p3 popcount_acc_1_fu_1039_p2 add_ln46_fu_305_p2 icmp_ln46_1_fu_311_p2 bipolar_val_fu_1053_p2 mac_muladd_11s_5ns_13s_16_4_1_U2 mac_muladd_11s_5ns_13s_16_4_1_U2 icmp_ln66_fu_1093_p2 select_ln66_fu_1099_p3 weights_l1_U bn_scale_U bn_offset_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93</InstName>
                    <ModuleName>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>93</ID>
                    <BindInstances>icmp_ln75_fu_187_p2 add_ln75_fu_193_p2 icmp_ln79_fu_205_p2 select_ln72_fu_211_p3 grp_fu_424_p2 add_ln75_1_fu_219_p2 select_ln75_fu_225_p3 select_ln75_1_fu_330_p3 select_ln75_2_fu_337_p3 mac_muladd_7ns_6s_31s_31_4_1_U10 mac_muladd_7ns_6s_31s_31_4_1_U10 mac_muladd_7ns_6s_31s_31_4_1_U10 add_ln79_fu_233_p2 final_score_fu_361_p2 icmp_ln91_fu_371_p2 max_score_1_fu_377_p3 class_idx_1_fu_388_p3 weights_l2_U bias_l2_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>hidden_out_U CTRL_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1</Name>
            <Loops>
                <LAYER1_VITIS_LOOP_46_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16017</Best-caseLatency>
                    <Average-caseLatency>16017</Average-caseLatency>
                    <Worst-caseLatency>16017</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16001</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LAYER1_VITIS_LOOP_46_1>
                        <Name>LAYER1_VITIS_LOOP_46_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16000</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16015</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LAYER1_VITIS_LOOP_46_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LAYER1_VITIS_LOOP_46_1>
                            <Name>LAYER1_VITIS_LOOP_46_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:41</SourceLocation>
                        </LAYER1_VITIS_LOOP_46_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>34</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1808</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1357</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_255_p2" SOURCE="top.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_261_p2" SOURCE="top.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_273_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_279_p3" SOURCE="top.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_992_p3" SOURCE="top.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_287_p2" SOURCE="top.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_2_fu_293_p3" SOURCE="top.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_5ns_5ns_14_4_1_U1" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_5ns_5ns_14_4_1_U1" SOURCE="top.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_343_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="xor" PRAGMA="" RTLNAME="xnor_res_fu_349_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xnor_res" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_fu_366_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_1_fu_378_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_394_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_2_fu_400_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_420_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_3_fu_426_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_442_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_4_fu_448_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_3_fu_464_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_5_fu_670_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_4_fu_675_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_6_fu_681_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_5_fu_692_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_7_fu_698_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_6_fu_705_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_8_fu_711_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_7_fu_718_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_9_fu_724_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_8_fu_729_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_10_fu_735_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_9_fu_742_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_11_fu_748_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_10_fu_755_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_12_fu_761_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_11_fu_768_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_13_fu_773_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_12_fu_779_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_14_fu_785_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_13_fu_796_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_15_fu_802_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_14_fu_809_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_16_fu_815_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_15_fu_820_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_17_fu_826_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_16_fu_833_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_18_fu_839_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_17_fu_846_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_19_fu_852_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_18_fu_859_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_20_fu_864_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_19_fu_870_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_21_fu_876_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_20_fu_883_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_22_fu_889_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_21_fu_896_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_23_fu_902_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_22_fu_907_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_24_fu_913_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_23_fu_920_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_25_fu_926_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_24_fu_933_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_26_fu_939_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_25_fu_952_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_27_fu_957_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_26_fu_963_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_28_fu_969_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_27_fu_976_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_29_fu_982_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_28_fu_999_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_30_fu_1004_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_29_fu_1021_p2" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_31_fu_1027_p3" SOURCE="top.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="popcount_acc_1_fu_1039_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="popcount_acc_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_305_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_1_fu_311_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="bipolar_val_fu_1053_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="bipolar_val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_5ns_13s_16_4_1_U2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_5ns_13s_16_4_1_U2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="bn_calc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln66_fu_1093_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_46_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_fu_1099_p3" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="weights_l1_U" SOURCE="" STORAGESIZE="32 16000 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="weights_l1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="bn_scale_U" SOURCE="" STORAGESIZE="5 640 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="bn_scale" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="bn_offset_U" SOURCE="" STORAGESIZE="13 640 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="bn_offset" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2</Name>
            <Loops>
                <LAYER2_VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.087</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6406</Best-caseLatency>
                    <Average-caseLatency>6406</Average-caseLatency>
                    <Worst-caseLatency>6406</Worst-caseLatency>
                    <Best-caseRealTimeLatency>64.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>64.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6401</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LAYER2_VITIS_LOOP_79_2>
                        <Name>LAYER2_VITIS_LOOP_79_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6400</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>6404</Latency>
                        <AbsoluteTimeLatency>64.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LAYER2_VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LAYER2_VITIS_LOOP_79_2>
                            <Name>LAYER2_VITIS_LOOP_79_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:75</SourceLocation>
                        </LAYER2_VITIS_LOOP_79_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>405</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>515</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_187_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_193_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_205_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_fu_211_p3" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_424_p2" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_219_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_225_p3" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_330_p3" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_2_fu_337_p3" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6s_31s_31_4_1_U10" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_7ns_6s_31s_31_4_1_U10" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6s_31s_31_4_1_U10" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="accumulator_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_233_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="final_score_fu_361_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="final_score" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln91_fu_371_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="select" PRAGMA="" RTLNAME="max_score_1_fu_377_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="max_score_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_79_2" OPTYPE="select" PRAGMA="" RTLNAME="class_idx_1_fu_388_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="class_idx_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="weights_l2_U" SOURCE="" STORAGESIZE="6 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="weights_l2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="bias_l2_U" SOURCE="" STORAGESIZE="4 10 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="bias_l2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bgn_inference</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.087</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22427</Best-caseLatency>
                    <Average-caseLatency>22427</Average-caseLatency>
                    <Worst-caseLatency>22427</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.224 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.224 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.224 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22428</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2189</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="hidden_out_U" SOURCE="top.cpp:37" STORAGESIZE="7 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="hidden_out" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_img" index="0" direction="in" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_CTRL" name="input_img" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prediction" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="prediction" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_CTRL" name="prediction_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="input_img" offset="128" range="128"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="prediction" access="R" description="Data signal of prediction" range="32">
                    <fields>
                        <field offset="0" width="32" name="prediction" access="R" description="Bit 31 to 0 of prediction"/>
                    </fields>
                </register>
                <register offset="0x14" name="prediction_ctrl" access="R" description="Control signal of prediction" range="32">
                    <fields>
                        <field offset="0" width="1" name="prediction_ap_vld" access="R" description="Control signal prediction_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="input_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 8, 128, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">prediction, 0x10, 32, R, Data signal of prediction, </column>
                    <column name="s_axi_CTRL">prediction_ctrl, 0x14, 32, R, Control signal of prediction, 0=prediction_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_img">in, ap_uint&lt;32&gt;*</column>
                    <column name="prediction">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="input_img">s_axi_CTRL, memory, name=input_img offset=128 range=128</column>
                    <column name="prediction">s_axi_CTRL, register, name=prediction offset=0x10 range=32</column>
                    <column name="prediction">s_axi_CTRL, register, name=prediction_ctrl offset=0x14 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="top.cpp:11" status="valid" parentFunction="hls_popcount" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="top.cpp:16" status="valid" parentFunction="hls_popcount" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top.cpp:25" status="valid" parentFunction="bgn_inference" variable="input_img" isDirective="0" options="s_axilite port=input_img bundle=CTRL"/>
        <Pragma type="interface" location="top.cpp:26" status="valid" parentFunction="bgn_inference" variable="prediction" isDirective="0" options="s_axilite port=prediction bundle=CTRL"/>
        <Pragma type="interface" location="top.cpp:27" status="valid" parentFunction="bgn_inference" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="bind_storage" location="top.cpp:30" status="valid" parentFunction="bgn_inference" variable="weights_l1" isDirective="0" options="variable=weights_l1 type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:31" status="valid" parentFunction="bgn_inference" variable="bn_scale" isDirective="0" options="variable=bn_scale type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:32" status="valid" parentFunction="bgn_inference" variable="bn_offset" isDirective="0" options="variable=bn_offset type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:33" status="valid" parentFunction="bgn_inference" variable="weights_l2" isDirective="0" options="variable=weights_l2 type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:34" status="valid" parentFunction="bgn_inference" variable="bias_l2" isDirective="0" options="variable=bias_l2 type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:38" status="valid" parentFunction="bgn_inference" variable="hidden_out" isDirective="0" options="variable=hidden_out type=ram_1p impl=lutram"/>
        <Pragma type="loop_tripcount" location="top.cpp:42" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options="min=640 max=640"/>
        <Pragma type="pipeline" location="top.cpp:47" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="top.cpp:76" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options="min=10 max=10"/>
        <Pragma type="pipeline" location="top.cpp:80" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_flatten" location="top.cpp:75" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="top.cpp:75" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options=" "/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="bgn_inference" options=" " pragmaLocId="top.cpp:41:0" pragmaLocOpt="bgn_inference/LAYER1" srcPragmaType="pipeline" srcPragmaLoc="top.cpp:47" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline top.cpp:47" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=bgn_inference/LAYER1  " loopName="LAYER1" loopLoc="top.cpp:41:13"/>
        <AutoPragma type="loop_flatten" parentFunction="bgn_inference" options=" " pragmaLocId="top.cpp:75:0" pragmaLocOpt="bgn_inference/LAYER2" srcPragmaType="pipeline" srcPragmaLoc="top.cpp:80" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline top.cpp:80" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=bgn_inference/LAYER2  " loopName="LAYER2" loopLoc="top.cpp:75:13"/>
    </AutoPragmaReport>
</profile>
