
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001095                       # Number of seconds simulated
sim_ticks                                  1095466089                       # Number of ticks simulated
final_tick                               398679189234                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204542                       # Simulator instruction rate (inst/s)
host_op_rate                                   260117                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37309                       # Simulator tick rate (ticks/s)
host_mem_usage                               67336156                       # Number of bytes of host memory used
host_seconds                                 29362.34                       # Real time elapsed on the host
sim_insts                                  6005831382                       # Number of instructions simulated
sim_ops                                    7637634211                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        61824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        13312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         8960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        15488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        15488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        38528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::total               199424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       103936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            103936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          483                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           70                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          121                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          121                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          301                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1558                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             812                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  812                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1518988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56436252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3154822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12151905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2453750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8179167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1635833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14138274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1635833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     14138274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1752679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35170418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3154822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11684524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3154822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11684524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               182044887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1518988                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3154822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2453750                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1635833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1635833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1752679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3154822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3154822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18461548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94878336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94878336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94878336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1518988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56436252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3154822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12151905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2453750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8179167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1635833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14138274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1635833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     14138274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1752679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35170418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3154822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11684524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3154822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11684524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              276923223                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206567                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168494                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83250                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78573                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20610                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          969                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2003033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1221718                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206567                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99183                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          68278                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         65206                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125044                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2364530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.995201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2113894     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13171      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20973      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31884      1.35%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13047      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15523      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16058      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11458      0.48%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128522      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2364530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078632                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465059                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1978117                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        90787                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248907                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1391                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         45327                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33490                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1481497                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         45327                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1983209                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          40091                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        34999                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245301                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        15591                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1478693                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          863                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2495                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         8010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1283                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2023550                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6892125                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6892125                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          354552                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45249                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4105                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15929                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1473954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1376340                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2211                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       225454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       519287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2364530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582078                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1779294     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236750     10.01%     85.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131132      5.55%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86187      3.64%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        79039      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24292      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17735      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6069      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4032      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2364530                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            406     11.87%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1413     41.32%     53.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1601     46.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1133652     82.37%     82.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25295      1.84%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136149      9.89%     94.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81091      5.89%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1376340                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.523917                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3420                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5122840                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1699799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1379760                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6401                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31560                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5333                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1085                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         45327                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          29837                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1632                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1474281                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149663                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82638                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          175                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           834                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25342                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1355999                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128781                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20340                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209722                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183817                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             80941                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.516174                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351003                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350888                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799491                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2028870                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.514229                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394057                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       256030                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22249                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2319203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.376259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1825148     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235251     10.14%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97579      4.21%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50033      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37326      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21378      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13111      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11054      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28323      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2319203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28323                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3766240                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2996069                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 262488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627013                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627013                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380661                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380661                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6154213                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1846356                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1403191                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          216995                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       177452                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23016                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        88609                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           83136                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21966                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1066                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2081499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1213505                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             216995                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       105102                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               251922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63705                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         46898                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           129044                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2420744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.962533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2168822     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11732      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18242      0.75%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           24456      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           25935      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           21951      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11614      0.48%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18478      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          119514      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2420744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082601                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461933                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2060092                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        68781                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           251285                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          392                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40189                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35604                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1486878                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40189                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2066264                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15774                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        39563                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           245536                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        13413                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1485444                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1779                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2073996                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6905783                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6905783                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1765605                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          308391                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            42250                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       139830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        74468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          876                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        30452                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1482336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1397394                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          325                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       182165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       442956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2420744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263077                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1820183     75.19%     75.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       254256     10.50%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       127021      5.25%     90.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        89315      3.69%     94.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        70873      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        29152      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        19030      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9593      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1321      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2420744                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            323     12.91%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           907     36.27%     49.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1271     50.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1175853     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20718      1.48%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       126554      9.06%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74095      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1397394                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.531932                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2501                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001790                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5218358                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1664878                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1374067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1399895                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2778                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25053                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1483                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40189                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          12636                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1356                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1482702                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       139830                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        74468                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26021                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1376337                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       119053                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21057                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              193123                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          195341                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74070                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.523916                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1374139                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1374067                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           790395                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2128389                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523052                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371358                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1029215                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1266426                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       216277                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23079                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2380555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.531988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.365704                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1852615     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       266107     11.18%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96163      4.04%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        46025      1.93%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        44132      1.85%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22933      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        16495      0.69%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8925      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27160      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2380555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1029215                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1266426                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                187762                       # Number of memory references committed
system.switch_cpus1.commit.loads               114777                       # Number of loads committed
system.switch_cpus1.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            182652                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1141005                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26069                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        27160                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3836085                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3005604                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 206274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1029215                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1266426                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1029215                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.552448                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.552448                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391781                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391781                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6192027                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1916019                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1377888                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          239752                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       199557                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        23221                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        91925                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           85347                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           25448                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1070                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2076773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1314759                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             239752                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       110795                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               273095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          65388                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         55805                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           130309                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2447618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.660538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.040326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2174523     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           16535      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20824      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           33284      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13643      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           18089      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           21103      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9861      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          139756      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2447618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091264                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.500476                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2064706                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        69268                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           271769                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          142                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41729                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        36373                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1606028                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41729                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2067251                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           5548                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        57527                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           269344                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6215                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1595325                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           765                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2229123                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7414200                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7414200                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1837121                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          391990                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            23023                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       150501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        77344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17346                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1555758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1483990                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1832                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       205386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       429337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2447618                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606300                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328462                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1820229     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       285037     11.65%     86.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117456      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        65510      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        88951      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27687      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        27145      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        14422      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1181      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2447618                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10354     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1420     10.83%     89.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1333     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1250031     84.23%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20148      1.36%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          182      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       136624      9.21%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        77005      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1483990                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.564895                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              13107                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5430535                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1761548                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1443089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1497097                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1075                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31106                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1533                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41729                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4185                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          511                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1556142                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       150501                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        77344                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26428                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1456642                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       133827                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        27346                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              210805                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          205539                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             76978                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.554485                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1443132                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1443089                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           864543                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2321921                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.549326                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372340                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1068773                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1316888                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       239262                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23213                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2405889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.547360                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366904                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1847852     76.81%     76.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       283299     11.78%     88.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       102457      4.26%     92.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51205      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        46610      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19726      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19372      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9186      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        26182      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2405889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1068773                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1316888                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                195206                       # Number of memory references committed
system.switch_cpus2.commit.loads               119395                       # Number of loads committed
system.switch_cpus2.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            190935                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1185554                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        27183                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        26182                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3935844                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3154039                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1068773                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1316888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1068773                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.457976                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.457976                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406839                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406839                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6551598                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2018437                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1484119                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          215015                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       176177                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22810                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        87012                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           81919                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21644                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2055677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1228085                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             215015                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103563                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               268820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          65760                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55104                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128205                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22568                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2422198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.977276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2153378     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           28719      1.19%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           33290      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           18227      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20620      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11871      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8023      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20985      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127085      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2422198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081848                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467483                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2038628                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        72736                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           266341                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2252                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42237                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34886                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1498929                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42237                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2042389                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16202                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46902                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           264879                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         9585                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1497034                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2048                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4625                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2082640                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6968561                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6968561                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1744093                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338539                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            27709                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       143362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        76793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1792                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16314                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1493288                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1400539                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1945                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       206826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       484449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2422198                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578210                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270161                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1833693     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       235849      9.74%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       127318      5.26%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        87816      3.63%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77300      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        39513      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9778      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6275      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4656      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2422198                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            355     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1451     45.92%     57.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1354     42.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1173436     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21852      1.56%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       128892      9.20%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        76189      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1400539                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533129                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3160                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002256                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5228381                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1700526                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1375348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1403699                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3457                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27953                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42237                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11917                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1198                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1493673                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       143362                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        76793                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25772                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1378255                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120727                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22284                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              196884                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          191949                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             76157                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524646                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1375428                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1375348                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           818280                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2146341                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523540                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381244                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1023831                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1256150                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       237533                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22782                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2379961                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527803                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347140                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1866970     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       238122     10.01%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        99720      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        59520      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        41233      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26825      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14247      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        11103      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22221      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2379961                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1023831                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1256150                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                190063                       # Number of memory references committed
system.switch_cpus3.commit.loads               115409                       # Number of loads committed
system.switch_cpus3.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            179754                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1132523                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25574                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22221                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3851423                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3029610                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 204820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1023831                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1256150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1023831                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.565871                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.565871                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.389731                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.389731                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6215197                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1911700                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1396209                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          215067                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       176221                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22818                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        87034                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81941                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21649                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2056282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1228415                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             215067                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103590                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               268894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          65781                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         55920                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           128244                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2423706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.620510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.976960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2154812     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           28726      1.19%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           33300      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           18234      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           20627      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11873      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            8024      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20990      0.87%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127120      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2423706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081867                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467608                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2039230                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        73555                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           266414                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2253                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         42250                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34895                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1499332                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         42250                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2042993                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          16035                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        47883                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           264951                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         9590                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1497443                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2047                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2083202                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6970471                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6970471                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1744580                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          338617                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            27728                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       143401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        76825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1796                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16320                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1493700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1400901                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1945                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       206870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       484684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2423706                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578000                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270003                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1835072     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       235883      9.73%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       127350      5.25%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        87837      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        77325      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        39522      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9781      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6277      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4659      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2423706                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            356     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1450     45.87%     57.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1355     42.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1173737     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21864      1.56%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       128924      9.20%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76206      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1400901                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533267                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3161                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002256                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5230614                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1700981                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1375702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1404062                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3464                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27959                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2141                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         42250                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          11746                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1200                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1494085                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       143401                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        76825                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25780                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1378609                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       120758                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22292                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              196931                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          191994                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             76173                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524781                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1375781                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1375702                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           818502                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2146897                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523674                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381249                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1024117                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1256506                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       237587                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22790                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2381456                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527621                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346970                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1868338     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       238172     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        99745      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        59535      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        41244      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        26836      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        14250      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        11105      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        22231      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2381456                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1024117                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1256506                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                190123                       # Number of memory references committed
system.switch_cpus4.commit.loads               115439                       # Number of loads committed
system.switch_cpus4.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179797                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1132849                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25581                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        22231                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3853318                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3030443                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 203312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1024117                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1256506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1024117                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.565154                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.565154                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.389840                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.389840                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6216789                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1912205                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1396579                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          205372                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       184955                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12582                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        78891                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           71709                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11180                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          562                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2159103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1289789                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             205372                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        82889                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               254341                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          39711                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         48906                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125658                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        12425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2489199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.608532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.941217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2234858     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9050      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18508      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7481      0.30%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           41750      1.68%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           37220      1.50%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7170      0.29%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           15168      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          117994      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2489199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078177                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490971                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2147088                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        61346                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           253274                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          847                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         26641                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        18142                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1511510                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         26641                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2149806                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          41355                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        12699                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           251526                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7169                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1509671                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2738                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1779754                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7105911                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7105911                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1544256                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          235486                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          183                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19801                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       353427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       177544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1584                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8496                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1504792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1436146                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1065                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       136197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       331870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2489199                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576951                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.374625                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1979128     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       152682      6.13%     85.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       125240      5.03%     90.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        54180      2.18%     92.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        68877      2.77%     95.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        66447      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        37647      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3165      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1833      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2489199                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3618     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         28107     86.31%     97.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          839      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       904301     62.97%     62.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        12475      0.87%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       342426     23.84%     87.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       176858     12.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1436146                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.546683                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32564                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022675                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5395120                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1641219                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1421945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1468710                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2513                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        17266                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1704                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         26641                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          37634                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1924                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1504975                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           36                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       353427                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       177544                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           97                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6684                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        14484                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1424730                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       341133                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        11416                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              517953                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          186360                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            176820                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.542337                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1422069                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1421945                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           769558                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1521004                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.541277                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505954                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1146041                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1346841                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       158332                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12619                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2462558                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.546928                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.369357                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1973789     80.15%     80.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       178484      7.25%     87.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        83759      3.40%     90.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        82703      3.36%     94.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        22310      0.91%     95.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        96161      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7433      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5265      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        12654      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2462558                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1146041                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1346841                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                512001                       # Number of memory references committed
system.switch_cpus5.commit.loads               336161                       # Number of loads committed
system.switch_cpus5.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            177786                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1197765                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13062                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        12654                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3955077                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3036999                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 137819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1146041                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1346841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1146041                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.292255                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.292255                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.436252                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.436252                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7036511                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1656265                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1792072                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          216827                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       177423                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23171                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        88260                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           83140                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21860                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2082196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1213331                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             216827                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       105000                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               251793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64138                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         45825                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           129186                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        23047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2420518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.962771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2168725     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11617      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18259      0.75%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           24414      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           25848      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           21890      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           11760      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           18559      0.77%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          119446      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2420518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082537                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461866                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2060706                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        67798                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           251136                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          408                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40465                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        35463                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1486900                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40465                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2066840                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          15303                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        38955                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           245413                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13537                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1485412                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1842                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5906                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2073692                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6905263                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6905263                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1763993                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          309666                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            42329                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       139930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        74351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          908                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        30310                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1482519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1397273                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          281                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       183457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       444980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2420518                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577262                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263572                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1820153     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       254325     10.51%     85.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       126790      5.24%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        89156      3.68%     94.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        70914      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        29210      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18936      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         9694      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1340      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2420518                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            328     12.95%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           939     37.07%     50.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1266     49.98%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1175957     84.16%     84.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20711      1.48%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       126417      9.05%     94.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        74014      5.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1397273                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.531886                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2533                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001813                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5217877                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1666352                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1374084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1399806                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2800                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25274                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1442                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40465                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          12131                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1306                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1482885                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       139930                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        74351                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12710                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        26286                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1376289                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       118853                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20983                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              192842                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          195107                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73989                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.523898                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1374153                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1374084                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           790004                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2128771                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523058                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371108                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1028261                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1265244                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       217635                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23231                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2380053                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.531603                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.365235                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1852810     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       265405     11.15%     89.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96279      4.05%     93.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        45982      1.93%     94.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44231      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        22797      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16541      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8884      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        27124      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2380053                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1028261                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1265244                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                187565                       # Number of memory references committed
system.switch_cpus6.commit.loads               114656                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182478                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1139952                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        26050                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        27124                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3835795                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3006242                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 206500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1028261                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1265244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1028261                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.554816                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.554816                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.391418                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.391418                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6191210                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1915975                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1377534                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2627018                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          217623                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       178042                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22991                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        88009                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83019                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21873                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1033                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2082156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1216370                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             217623                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       104892                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               252232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63841                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46211                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           129021                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2421185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.965068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2168953     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11571      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18072      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24524      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           26048      1.08%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21960      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11669      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18400      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          119988      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2421185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082840                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463023                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2060753                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        68109                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           251561                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          410                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40347                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35634                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1490595                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40347                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2066879                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15462                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        39199                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           245870                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13423                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1489109                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1801                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2078982                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6921778                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6921778                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1768955                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          310027                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            42188                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       140249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        74534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          923                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        30493                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1486157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1400681                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          276                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       183404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       445470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2421185                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578511                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.264504                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1819634     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       254331     10.50%     85.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       127155      5.25%     90.91% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        89820      3.71%     94.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        70980      2.93%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        29283      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18971      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9669      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1342      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2421185                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            337     13.25%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           940     36.96%     50.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1266     49.78%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1178818     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20777      1.48%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126718      9.05%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74194      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1400681                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533183                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2543                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001816                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5225366                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1669938                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1377504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1403224                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3040                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25280                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1442                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40347                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12334                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1340                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1486523                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       140249                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        74534                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26139                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1379716                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       119241                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20965                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              193408                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          195797                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74167                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525202                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1377579                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1377504                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           791873                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2133820                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524360                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371106                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1031120                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1268747                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       217778                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23051                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2380838                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532899                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.366788                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1852095     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       266266     11.18%     88.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96523      4.05%     93.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46022      1.93%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44431      1.87%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22748      0.96%     97.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16611      0.70%     98.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8897      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27245      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2380838                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1031120                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1268747                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                188061                       # Number of memory references committed
system.switch_cpus7.commit.loads               114969                       # Number of loads committed
system.switch_cpus7.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            183007                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1143064                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26110                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27245                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3840105                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3013406                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 205833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1031120                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1268747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1031120                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547733                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547733                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392506                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392506                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6206380                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1920794                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1381042                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           352                       # number of misc regfile writes
system.l2.replacements                           1565                       # number of replacements
system.l2.tagsinuse                      32756.181960                       # Cycle average of tags in use
system.l2.total_refs                          1692438                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34323                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.309151                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1760.644779                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.745918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    214.063473                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.816877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     56.642441                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.827030                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     28.888969                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.840032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     65.368295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.840880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     63.603389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     14.452336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    148.904701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     22.857439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     55.934014                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     22.852665                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     56.407527                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5951.596587                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3043.969900                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2379.692373                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3767.816462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3780.081403                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           5135.058398                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3056.743789                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3053.532283                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.053731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006533                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001729                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000882                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001995                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000441                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004544                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000697                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001721                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.181628                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.092895                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.072622                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.114985                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.115359                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.156710                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.093284                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.093186                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999639                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          612                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          273                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          526                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          351                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          352                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3260                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1609                       # number of Writeback hits
system.l2.Writeback_hits::total                  1609                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          612                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          355                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3272                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          612                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          353                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          276                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          395                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          395                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          526                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          354                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          355                       # number of overall hits
system.l2.overall_hits::total                    3272                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          425                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           70                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          301                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1500                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  58                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          483                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          301                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1558                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          483                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          104                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           70                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          121                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          121                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          301                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          100                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          100                       # number of overall misses
system.l2.overall_misses::total                  1558                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2016687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     64468873                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4229235                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     15856836                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3122579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     10525719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2269411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18118408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2042014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     17831276                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2274216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     45877060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4117629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     15003168                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4249482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     15208404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       227210997                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      8666077                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8666077                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2016687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     73134950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4229235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     15856836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3122579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     10525719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2269411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18118408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2042014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     17831276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2274216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     45877060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4117629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     15003168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4249482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     15208404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        235877074                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2016687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     73134950                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4229235                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     15856836                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3122579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     10525719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2269411                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18118408                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2042014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     17831276                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2274216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     45877060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4117629                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     15003168                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4249482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     15208404                       # number of overall miss cycles
system.l2.overall_miss_latency::total       235877074                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4760                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1609                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1609                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                70                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          827                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4830                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          827                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4830                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.409836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.229075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.204082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.234496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.234496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.363966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.221729                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.221239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.315126                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828571                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.441096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.227571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.202312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.234496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.234496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.363966                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.220264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.219780                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322567                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.441096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.227571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.202312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.234496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.234496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.363966                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.220264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.219780                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322567                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155129.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151691.465882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156638.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152469.576923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148694.238095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150367.414286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 162100.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149738.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 145858.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 147365.917355                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151614.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152415.481728                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152504.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150031.680000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 157388.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152084.040000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151473.998000                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 149415.120690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149415.120690                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155129.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151418.115942                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156638.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152469.576923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148694.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150367.414286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 162100.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149738.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 145858.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 147365.917355                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151614.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152415.481728                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152504.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150031.680000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 157388.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152084.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151397.351733                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155129.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151418.115942                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156638.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152469.576923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148694.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150367.414286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 162100.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149738.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 145858.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 147365.917355                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151614.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152415.481728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152504.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150031.680000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 157388.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152084.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151397.351733                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  812                       # number of writebacks
system.l2.writebacks::total                       812                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          425                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1500                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             58                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1558                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1260302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     39708090                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2661230                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      9805307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1900141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      6448772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1452699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     11070221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1228293                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10787031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1400595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     28349083                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2549454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      9182461                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2680861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      9393935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    139878475                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5286873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5286873                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1260302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     44994963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2661230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      9805307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1900141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      6448772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1452699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     11070221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1228293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10787031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1400595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     28349083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2549454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      9182461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2680861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      9393935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    145165348                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1260302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     44994963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2661230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      9805307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1900141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      6448772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1452699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     11070221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1228293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10787031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1400595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     28349083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2549454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      9182461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2680861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      9393935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    145165348                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.409836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.229075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.204082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.234496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.234496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.363966                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.221729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.221239                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.315126                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828571                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.441096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.227571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.202312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.234496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.234496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.363966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.220264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.219780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.441096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.227571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.202312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.234496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.234496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.363966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.220264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.219780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322567                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96946.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93430.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98564.074074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94281.798077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90482.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92125.314286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 103764.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91489.429752                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 87735.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89149.016529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst        93373                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data        94183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94424.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91824.610000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 99291.148148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93939.350000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93252.316667                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 91152.982759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91152.982759                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96946.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93157.273292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98564.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94281.798077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90482.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92125.314286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 103764.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91489.429752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 87735.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 89149.016529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst        93373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data        94183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94424.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91824.610000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 99291.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93939.350000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93174.164313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96946.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93157.273292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98564.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94281.798077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90482.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92125.314286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 103764.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91489.429752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 87735.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 89149.016529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst        93373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data        94183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94424.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91824.610000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 99291.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93939.350000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93174.164313                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745227                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132957                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.758964                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745227                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804079                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125027                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125027                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125027                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125027                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125027                       # number of overall hits
system.cpu0.icache.overall_hits::total         125027                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2611322                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2611322                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2611322                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2611322                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2611322                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2611322                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125044                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125044                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125044                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125044                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153607.176471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153607.176471                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153607.176471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153607.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153607.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153607.176471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2126217                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2126217                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2126217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2126217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2126217                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2126217                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163555.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163555.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163555.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163555.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163555.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163555.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1095                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036049                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1351                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92550.739452                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.005049                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.994951                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742207                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257793                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94631                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94631                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          159                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171106                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171106                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171106                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171106                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2497                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2497                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          422                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          422                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2919                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2919                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2919                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2919                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    312389836                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    312389836                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     75247595                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     75247595                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    387637431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    387637431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    387637431                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    387637431                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174025                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174025                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174025                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174025                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025708                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025708                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005488                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016773                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125106.061674                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125106.061674                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 178311.836493                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 178311.836493                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132798.023638                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132798.023638                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132798.023638                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132798.023638                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          562                       # number of writebacks
system.cpu0.dcache.writebacks::total              562                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          364                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          364                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1824                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1824                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1037                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1095                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    109703192                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    109703192                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9160992                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9160992                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    118864184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    118864184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    118864184                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    118864184                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006292                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006292                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006292                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006292                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105788.999036                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105788.999036                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 157948.137931                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 157948.137931                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108551.766210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108551.766210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108551.766210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108551.766210                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               499.222793                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746408683                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1480969.609127                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.222793                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.038819                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.800037                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       129007                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         129007                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       129007                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          129007                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       129007                       # number of overall hits
system.cpu1.icache.overall_hits::total         129007                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6390668                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6390668                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6390668                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6390668                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6390668                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6390668                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       129044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       129044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       129044                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       129044                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       129044                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       129044                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000287                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000287                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 172720.756757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 172720.756757                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 172720.756757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 172720.756757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 172720.756757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 172720.756757                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5121121                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5121121                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5121121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5121121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5121121                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5121121                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176590.379310                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176590.379310                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176590.379310                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176590.379310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176590.379310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176590.379310                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   457                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               112761761                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   713                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              158151.137447                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.927945                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.072055                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.620812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.379188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        87223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          87223                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        72624                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         72624                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          176                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       159847                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          159847                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       159847                       # number of overall hits
system.cpu1.dcache.overall_hits::total         159847                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1458                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           16                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1474                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1474                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1474                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1474                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    157688634                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    157688634                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1450120                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1450120                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    159138754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    159138754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    159138754                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    159138754                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        88681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        88681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       161321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       161321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       161321                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       161321                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016441                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009137                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009137                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009137                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108154.069959                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108154.069959                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 90632.500000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90632.500000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107963.876526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107963.876526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107963.876526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107963.876526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          101                       # number of writebacks
system.cpu1.dcache.writebacks::total              101                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1004                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1017                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          454                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          457                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40679905                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40679905                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       218672                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       218672                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40898577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40898577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40898577                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40898577                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002833                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002833                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002833                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002833                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89603.314978                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89603.314978                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 72890.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72890.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89493.603939                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89493.603939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89493.603939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89493.603939                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.209542                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749856755                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568737.981172                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.209542                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019567                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748733                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       130280                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         130280                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       130280                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          130280                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       130280                       # number of overall hits
system.cpu2.icache.overall_hits::total         130280                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.cpu2.icache.overall_misses::total           29                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4300256                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4300256                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4300256                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4300256                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4300256                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4300256                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       130309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       130309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       130309                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       130309                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       130309                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       130309                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 148284.689655                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 148284.689655                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 148284.689655                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 148284.689655                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 148284.689655                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 148284.689655                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3472682                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3472682                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3472682                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3472682                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3472682                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3472682                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150986.173913                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150986.173913                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150986.173913                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150986.173913                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150986.173913                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150986.173913                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108861578                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              180833.186047                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   116.768904                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   139.231096                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.456129                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.543871                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       102817                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         102817                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        75425                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         75425                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          190                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       178242                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          178242                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       178242                       # number of overall hits
system.cpu2.dcache.overall_hits::total         178242                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          875                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          887                       # number of overall misses
system.cpu2.dcache.overall_misses::total          887                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     82358478                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     82358478                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1077263                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1077263                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     83435741                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     83435741                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     83435741                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     83435741                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       103692                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       103692                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       179129                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       179129                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       179129                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       179129                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008438                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008438                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004952                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004952                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004952                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004952                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94123.974857                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94123.974857                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89771.916667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89771.916667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94065.096956                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94065.096956                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94065.096956                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94065.096956                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu2.dcache.writebacks::total               87                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          541                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     29150924                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     29150924                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     29359266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     29359266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     29359266                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     29359266                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003308                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003308                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001932                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001932                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001932                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001932                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84988.116618                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84988.116618                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69447.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69447.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84853.369942                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84853.369942                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84853.369942                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84853.369942                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.839261                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746972797                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1505993.542339                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.839261                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022178                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794614                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128185                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128185                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128185                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128185                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128185                       # number of overall hits
system.cpu3.icache.overall_hits::total         128185                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3380954                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3380954                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3380954                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3380954                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3380954                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3380954                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128205                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128205                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128205                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128205                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 169047.700000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 169047.700000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 169047.700000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 169047.700000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 169047.700000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 169047.700000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2415563                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2415563                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2415563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2415563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2415563                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2415563                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 172540.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 172540.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 172540.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 172540.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 172540.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 172540.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   516                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117715895                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              152481.729275                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   167.343022                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    88.656978                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.653684                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.346316                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        88434                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          88434                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        74243                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         74243                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          178                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          170                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       162677                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          162677                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       162677                       # number of overall hits
system.cpu3.dcache.overall_hits::total         162677                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           51                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1835                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1835                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    200179091                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    200179091                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5717014                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5717014                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    205896105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    205896105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    205896105                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    205896105                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90218                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90218                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        74294                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        74294                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       164512                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       164512                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       164512                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       164512                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019774                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019774                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000686                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000686                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011154                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011154                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011154                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011154                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112208.010650                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112208.010650                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 112098.313725                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112098.313725                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112204.961853                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112204.961853                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112204.961853                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112204.961853                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          217                       # number of writebacks
system.cpu3.dcache.writebacks::total              217                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1319                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          516                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45613145                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45613145                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     45613145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     45613145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     45613145                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     45613145                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005719                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005719                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003137                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003137                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003137                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003137                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88397.567829                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88397.567829                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88397.567829                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88397.567829                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88397.567829                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88397.567829                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.840137                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746972836                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1505993.620968                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.840137                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022180                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794616                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       128224                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         128224                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       128224                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          128224                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       128224                       # number of overall hits
system.cpu4.icache.overall_hits::total         128224                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           20                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           20                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           20                       # number of overall misses
system.cpu4.icache.overall_misses::total           20                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      3071741                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3071741                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      3071741                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3071741                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      3071741                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3071741                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       128244                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       128244                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       128244                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       128244                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       128244                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       128244                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153587.050000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153587.050000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153587.050000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153587.050000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153587.050000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153587.050000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2159642                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2159642                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2159642                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2159642                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2159642                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2159642                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154260.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154260.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154260.142857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154260.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154260.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154260.142857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   516                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117715943                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              152481.791451                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   167.394385                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    88.605615                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.653884                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.346116                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        88452                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          88452                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        74273                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         74273                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          178                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          170                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       162725                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          162725                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       162725                       # number of overall hits
system.cpu4.dcache.overall_hits::total         162725                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1784                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           51                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1835                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1835                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    198306169                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    198306169                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      5500519                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      5500519                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    203806688                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    203806688                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    203806688                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    203806688                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        90236                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        90236                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        74324                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        74324                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       164560                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       164560                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       164560                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       164560                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019770                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019770                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000686                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000686                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011151                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011151                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011151                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011151                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111158.166480                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111158.166480                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 107853.313725                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 107853.313725                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111066.314986                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111066.314986                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111066.314986                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111066.314986                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu4.dcache.writebacks::total              212                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1268                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           51                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1319                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1319                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          516                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          516                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          516                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     45140041                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     45140041                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     45140041                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     45140041                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     45140041                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     45140041                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005718                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005718                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003136                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003136                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003136                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003136                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87480.699612                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87480.699612                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87480.699612                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87480.699612                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87480.699612                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87480.699612                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               557.451529                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765406538                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1371696.304659                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.451529                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.023160                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.893352                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125640                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125640                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125640                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125640                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125640                       # number of overall hits
system.cpu5.icache.overall_hits::total         125640                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2781526                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2781526                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2781526                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2781526                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2781526                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2781526                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125658                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125658                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125658                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125658                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125658                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125658                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000143                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000143                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154529.222222                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154529.222222                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154529.222222                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154529.222222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154529.222222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154529.222222                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2412222                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2412222                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2412222                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2412222                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2412222                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2412222                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160814.800000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160814.800000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160814.800000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160814.800000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160814.800000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160814.800000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   827                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287890372                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1083                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              265826.751616                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   101.592562                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   154.407438                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.396846                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.603154                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       321994                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         321994                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       175667                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        175667                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           88                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           86                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       497661                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          497661                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       497661                       # number of overall hits
system.cpu5.dcache.overall_hits::total         497661                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2964                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2964                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2964                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2964                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2964                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2964                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    331968775                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    331968775                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    331968775                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    331968775                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    331968775                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    331968775                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       324958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       324958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       175667                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       175667                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       500625                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       500625                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       500625                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       500625                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009121                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009121                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005921                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005921                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005921                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005921                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112000.261471                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112000.261471                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112000.261471                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112000.261471                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112000.261471                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112000.261471                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu5.dcache.writebacks::total              231                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2137                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2137                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2137                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2137                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2137                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2137                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          827                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          827                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          827                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          827                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          827                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     84942092                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     84942092                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     84942092                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     84942092                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     84942092                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     84942092                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001652                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001652                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 102711.114873                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 102711.114873                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 102711.114873                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 102711.114873                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 102711.114873                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 102711.114873                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               498.560029                       # Cycle average of tags in use
system.cpu6.icache.total_refs               746408826                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1483914.166998                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.560029                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.037756                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.798974                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       129150                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         129150                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       129150                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          129150                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       129150                       # number of overall hits
system.cpu6.icache.overall_hits::total         129150                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.cpu6.icache.overall_misses::total           36                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6218210                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6218210                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6218210                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6218210                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6218210                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6218210                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       129186                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       129186                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       129186                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       129186                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       129186                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       129186                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000279                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000279                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 172728.055556                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 172728.055556                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 172728.055556                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 172728.055556                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 172728.055556                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 172728.055556                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4857830                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4857830                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4857830                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4857830                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4857830                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4857830                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 173493.928571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 173493.928571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 173493.928571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 173493.928571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 173493.928571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 173493.928571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   454                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               112761506                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   710                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158819.022535                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   158.695610                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    97.304390                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.619905                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.380095                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        87041                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          87041                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72551                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72551                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       159592                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          159592                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       159592                       # number of overall hits
system.cpu6.dcache.overall_hits::total         159592                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1457                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1457                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           14                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1471                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1471                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1471                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1471                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    154877632                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    154877632                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1158046                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1158046                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    156035678                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    156035678                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    156035678                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    156035678                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        88498                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        88498                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72565                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72565                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161063                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161063                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161063                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161063                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.016464                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.016464                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000193                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000193                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009133                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009133                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009133                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009133                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106298.992450                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106298.992450                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82717.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82717.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106074.560163                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106074.560163                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106074.560163                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106074.560163                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           99                       # number of writebacks
system.cpu6.dcache.writebacks::total               99                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1006                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1006                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           11                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1017                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1017                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          451                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          454                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          454                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     39444100                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     39444100                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     39636400                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     39636400                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     39636400                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     39636400                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005096                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005096                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002819                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002819                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002819                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002819                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87459.201774                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87459.201774                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87304.845815                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87304.845815                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87304.845815                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87304.845815                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               498.554979                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746408660                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1483913.836978                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.554979                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.037748                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.798966                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128984                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128984                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128984                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128984                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128984                       # number of overall hits
system.cpu7.icache.overall_hits::total         128984                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.cpu7.icache.overall_misses::total           37                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6194289                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6194289                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6194289                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6194289                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6194289                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6194289                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       129021                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       129021                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       129021                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       129021                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       129021                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       129021                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000287                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000287                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 167413.216216                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 167413.216216                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 167413.216216                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 167413.216216                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 167413.216216                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 167413.216216                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4889894                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4889894                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4889894                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4889894                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4889894                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4889894                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 174639.071429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 174639.071429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 174639.071429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 174639.071429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 174639.071429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 174639.071429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   455                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112761739                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   711                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              158595.976090                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.668420                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.331580                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.619799                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.380201                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        87092                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          87092                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72733                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72733                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          176                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       159825                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          159825                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       159825                       # number of overall hits
system.cpu7.dcache.overall_hits::total         159825                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1458                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1458                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1472                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1472                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1472                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1472                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    157088763                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    157088763                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1160296                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1160296                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    158249059                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    158249059                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    158249059                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    158249059                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88550                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88550                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72747                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72747                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       161297                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       161297                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       161297                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       161297                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016465                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016465                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000192                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000192                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009126                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009126                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009126                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009126                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 107742.635802                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 107742.635802                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82878.285714                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82878.285714                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 107506.154212                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 107506.154212                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 107506.154212                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 107506.154212                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu7.dcache.writebacks::total              100                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1006                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1006                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1017                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1017                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          452                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          455                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          455                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     39932117                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     39932117                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     40124417                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     40124417                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     40124417                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     40124417                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005104                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005104                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002821                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002821                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002821                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002821                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88345.391593                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88345.391593                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88185.531868                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88185.531868                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88185.531868                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88185.531868                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
