{
    "dataType": "CVE_RECORD",
    "dataVersion": "5.0",
    "cveMetadata": {
        "cveId": "CVE-2023-31347",
        "assignerOrgId": "b58fc414-a1e4-4f92-9d70-1add41838648",
        "state": "PUBLISHED",
        "assignerShortName": "AMD",
        "dateReserved": "2023-04-27T15:25:41.427Z",
        "datePublished": "2024-02-13T19:18:51.045Z",
        "dateUpdated": "2024-02-13T19:18:51.045Z"
    },
    "containers": {
        "cna": {
            "affected": [
                {
                    "defaultStatus": "affected",
                    "packageName": "PI",
                    "platforms": [
                        "x86"
                    ],
                    "product": "3rd Gen AMD EPYC™ Processors",
                    "vendor": "AMD",
                    "versions": [
                        {
                            "status": "affected",
                            "version": "various "
                        }
                    ]
                },
                {
                    "defaultStatus": "affected",
                    "packageName": "PI",
                    "platforms": [
                        "x86"
                    ],
                    "product": "4th Gen AMD EPYC™ Processors ",
                    "vendor": " AMD",
                    "versions": [
                        {
                            "status": "affected",
                            "version": "various "
                        }
                    ]
                }
            ],
            "datePublic": "2024-02-14T17:00:00.000Z",
            "descriptions": [
                {
                    "lang": "en",
                    "supportingMedia": [
                        {
                            "base64": false,
                            "type": "text/html",
                            "value": "Due to a code bug in\nSecure_TSC, SEV firmware may allow an attacker with high privileges to cause a\nguest to observe an incorrect TSC when Secure TSC is enabled potentially\nresulting in a loss of guest integrity. &nbsp;\n\n\n\n<br>"
                        }
                    ],
                    "value": "Due to a code bug in\nSecure_TSC, SEV firmware may allow an attacker with high privileges to cause a\nguest to observe an incorrect TSC when Secure TSC is enabled potentially\nresulting in a loss of guest integrity.  \n\n\n\n\n"
                }
            ],
            "providerMetadata": {
                "orgId": "b58fc414-a1e4-4f92-9d70-1add41838648",
                "shortName": "AMD",
                "dateUpdated": "2024-02-13T19:18:51.045Z"
            },
            "references": [
                {
                    "tags": [
                        "vendor-advisory"
                    ],
                    "url": "https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-3007"
                }
            ],
            "source": {
                "advisory": "AMD-SB-3007",
                "discovery": "UNKNOWN"
            },
            "x_generator": {
                "engine": "Vulnogram 0.1.0-dev"
            }
        }
    }
}