// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kp_502_15_kp_502_15,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-sbv484-2,HLS_INPUT_CLOCK=14.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.825000,HLS_SYN_LAT=4115,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=38450,HLS_SYN_LUT=34528,HLS_VERSION=2021_2}" *)

module kp_502_15 (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_0_address0,
        r_0_ce0,
        r_0_we0,
        r_0_d0,
        r_1_address0,
        r_1_ce0,
        r_1_we0,
        r_1_d0,
        r_2_address0,
        r_2_ce0,
        r_2_we0,
        r_2_d0,
        r_3_address0,
        r_3_ce0,
        r_3_we0,
        r_3_d0,
        r_4_address0,
        r_4_ce0,
        r_4_we0,
        r_4_d0,
        r_5_address0,
        r_5_ce0,
        r_5_we0,
        r_5_d0,
        r_6_address0,
        r_6_ce0,
        r_6_we0,
        r_6_d0,
        r_7_address0,
        r_7_ce0,
        r_7_we0,
        r_7_d0,
        r_8_address0,
        r_8_ce0,
        r_8_we0,
        r_8_d0,
        r_9_address0,
        r_9_ce0,
        r_9_we0,
        r_9_d0,
        r_10_address0,
        r_10_ce0,
        r_10_we0,
        r_10_d0,
        r_11_address0,
        r_11_ce0,
        r_11_we0,
        r_11_d0,
        r_12_address0,
        r_12_ce0,
        r_12_we0,
        r_12_d0,
        r_13_address0,
        r_13_ce0,
        r_13_we0,
        r_13_d0,
        r_14_address0,
        r_14_ce0,
        r_14_we0,
        r_14_d0,
        r_15_address0,
        r_15_ce0,
        r_15_we0,
        r_15_d0,
        a_0_address0,
        a_0_ce0,
        a_0_q0,
        a_1_address0,
        a_1_ce0,
        a_1_q0,
        a_2_address0,
        a_2_ce0,
        a_2_q0,
        a_3_address0,
        a_3_ce0,
        a_3_q0,
        a_4_address0,
        a_4_ce0,
        a_4_q0,
        a_5_address0,
        a_5_ce0,
        a_5_q0,
        a_6_address0,
        a_6_ce0,
        a_6_q0,
        a_7_address0,
        a_7_ce0,
        a_7_q0,
        a_8_address0,
        a_8_ce0,
        a_8_q0,
        a_9_address0,
        a_9_ce0,
        a_9_q0,
        a_10_address0,
        a_10_ce0,
        a_10_q0,
        a_11_address0,
        a_11_ce0,
        a_11_q0,
        a_12_address0,
        a_12_ce0,
        a_12_q0,
        a_13_address0,
        a_13_ce0,
        a_13_q0,
        a_14_address0,
        a_14_ce0,
        a_14_q0,
        a_15_address0,
        a_15_ce0,
        a_15_q0,
        b_0_address0,
        b_0_ce0,
        b_0_q0,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        b_2_address0,
        b_2_ce0,
        b_2_q0,
        b_3_address0,
        b_3_ce0,
        b_3_q0,
        b_4_address0,
        b_4_ce0,
        b_4_q0,
        b_5_address0,
        b_5_ce0,
        b_5_q0,
        b_6_address0,
        b_6_ce0,
        b_6_q0,
        b_7_address0,
        b_7_ce0,
        b_7_q0,
        b_8_address0,
        b_8_ce0,
        b_8_q0,
        b_9_address0,
        b_9_ce0,
        b_9_q0,
        b_10_address0,
        b_10_ce0,
        b_10_q0,
        b_11_address0,
        b_11_ce0,
        b_11_q0,
        b_12_address0,
        b_12_ce0,
        b_12_q0,
        b_13_address0,
        b_13_ce0,
        b_13_q0,
        b_14_address0,
        b_14_ce0,
        b_14_q0,
        b_15_address0,
        b_15_ce0,
        b_15_q0,
        c_0_address0,
        c_0_ce0,
        c_0_q0,
        c_1_address0,
        c_1_ce0,
        c_1_q0,
        c_2_address0,
        c_2_ce0,
        c_2_q0,
        c_3_address0,
        c_3_ce0,
        c_3_q0,
        c_4_address0,
        c_4_ce0,
        c_4_q0,
        c_5_address0,
        c_5_ce0,
        c_5_q0,
        c_6_address0,
        c_6_ce0,
        c_6_q0,
        c_7_address0,
        c_7_ce0,
        c_7_q0,
        c_8_address0,
        c_8_ce0,
        c_8_q0,
        c_9_address0,
        c_9_ce0,
        c_9_q0,
        c_10_address0,
        c_10_ce0,
        c_10_q0,
        c_11_address0,
        c_11_ce0,
        c_11_q0,
        c_12_address0,
        c_12_ce0,
        c_12_q0,
        c_13_address0,
        c_13_ce0,
        c_13_q0,
        c_14_address0,
        c_14_ce0,
        c_14_q0,
        c_15_address0,
        c_15_ce0,
        c_15_q0,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] r_0_address0;
output   r_0_ce0;
output   r_0_we0;
output  [63:0] r_0_d0;
output  [11:0] r_1_address0;
output   r_1_ce0;
output   r_1_we0;
output  [63:0] r_1_d0;
output  [11:0] r_2_address0;
output   r_2_ce0;
output   r_2_we0;
output  [63:0] r_2_d0;
output  [11:0] r_3_address0;
output   r_3_ce0;
output   r_3_we0;
output  [63:0] r_3_d0;
output  [11:0] r_4_address0;
output   r_4_ce0;
output   r_4_we0;
output  [63:0] r_4_d0;
output  [11:0] r_5_address0;
output   r_5_ce0;
output   r_5_we0;
output  [63:0] r_5_d0;
output  [11:0] r_6_address0;
output   r_6_ce0;
output   r_6_we0;
output  [63:0] r_6_d0;
output  [11:0] r_7_address0;
output   r_7_ce0;
output   r_7_we0;
output  [63:0] r_7_d0;
output  [11:0] r_8_address0;
output   r_8_ce0;
output   r_8_we0;
output  [63:0] r_8_d0;
output  [11:0] r_9_address0;
output   r_9_ce0;
output   r_9_we0;
output  [63:0] r_9_d0;
output  [11:0] r_10_address0;
output   r_10_ce0;
output   r_10_we0;
output  [63:0] r_10_d0;
output  [11:0] r_11_address0;
output   r_11_ce0;
output   r_11_we0;
output  [63:0] r_11_d0;
output  [11:0] r_12_address0;
output   r_12_ce0;
output   r_12_we0;
output  [63:0] r_12_d0;
output  [11:0] r_13_address0;
output   r_13_ce0;
output   r_13_we0;
output  [63:0] r_13_d0;
output  [11:0] r_14_address0;
output   r_14_ce0;
output   r_14_we0;
output  [63:0] r_14_d0;
output  [11:0] r_15_address0;
output   r_15_ce0;
output   r_15_we0;
output  [63:0] r_15_d0;
output  [11:0] a_0_address0;
output   a_0_ce0;
input  [63:0] a_0_q0;
output  [11:0] a_1_address0;
output   a_1_ce0;
input  [63:0] a_1_q0;
output  [11:0] a_2_address0;
output   a_2_ce0;
input  [63:0] a_2_q0;
output  [11:0] a_3_address0;
output   a_3_ce0;
input  [63:0] a_3_q0;
output  [11:0] a_4_address0;
output   a_4_ce0;
input  [63:0] a_4_q0;
output  [11:0] a_5_address0;
output   a_5_ce0;
input  [63:0] a_5_q0;
output  [11:0] a_6_address0;
output   a_6_ce0;
input  [63:0] a_6_q0;
output  [11:0] a_7_address0;
output   a_7_ce0;
input  [63:0] a_7_q0;
output  [11:0] a_8_address0;
output   a_8_ce0;
input  [63:0] a_8_q0;
output  [11:0] a_9_address0;
output   a_9_ce0;
input  [63:0] a_9_q0;
output  [11:0] a_10_address0;
output   a_10_ce0;
input  [63:0] a_10_q0;
output  [11:0] a_11_address0;
output   a_11_ce0;
input  [63:0] a_11_q0;
output  [11:0] a_12_address0;
output   a_12_ce0;
input  [63:0] a_12_q0;
output  [11:0] a_13_address0;
output   a_13_ce0;
input  [63:0] a_13_q0;
output  [11:0] a_14_address0;
output   a_14_ce0;
input  [63:0] a_14_q0;
output  [11:0] a_15_address0;
output   a_15_ce0;
input  [63:0] a_15_q0;
output  [11:0] b_0_address0;
output   b_0_ce0;
input  [63:0] b_0_q0;
output  [11:0] b_1_address0;
output   b_1_ce0;
input  [63:0] b_1_q0;
output  [11:0] b_2_address0;
output   b_2_ce0;
input  [63:0] b_2_q0;
output  [11:0] b_3_address0;
output   b_3_ce0;
input  [63:0] b_3_q0;
output  [11:0] b_4_address0;
output   b_4_ce0;
input  [63:0] b_4_q0;
output  [11:0] b_5_address0;
output   b_5_ce0;
input  [63:0] b_5_q0;
output  [11:0] b_6_address0;
output   b_6_ce0;
input  [63:0] b_6_q0;
output  [11:0] b_7_address0;
output   b_7_ce0;
input  [63:0] b_7_q0;
output  [11:0] b_8_address0;
output   b_8_ce0;
input  [63:0] b_8_q0;
output  [11:0] b_9_address0;
output   b_9_ce0;
input  [63:0] b_9_q0;
output  [11:0] b_10_address0;
output   b_10_ce0;
input  [63:0] b_10_q0;
output  [11:0] b_11_address0;
output   b_11_ce0;
input  [63:0] b_11_q0;
output  [11:0] b_12_address0;
output   b_12_ce0;
input  [63:0] b_12_q0;
output  [11:0] b_13_address0;
output   b_13_ce0;
input  [63:0] b_13_q0;
output  [11:0] b_14_address0;
output   b_14_ce0;
input  [63:0] b_14_q0;
output  [11:0] b_15_address0;
output   b_15_ce0;
input  [63:0] b_15_q0;
output  [11:0] c_0_address0;
output   c_0_ce0;
input  [63:0] c_0_q0;
output  [11:0] c_1_address0;
output   c_1_ce0;
input  [63:0] c_1_q0;
output  [11:0] c_2_address0;
output   c_2_ce0;
input  [63:0] c_2_q0;
output  [11:0] c_3_address0;
output   c_3_ce0;
input  [63:0] c_3_q0;
output  [11:0] c_4_address0;
output   c_4_ce0;
input  [63:0] c_4_q0;
output  [11:0] c_5_address0;
output   c_5_ce0;
input  [63:0] c_5_q0;
output  [11:0] c_6_address0;
output   c_6_ce0;
input  [63:0] c_6_q0;
output  [11:0] c_7_address0;
output   c_7_ce0;
input  [63:0] c_7_q0;
output  [11:0] c_8_address0;
output   c_8_ce0;
input  [63:0] c_8_q0;
output  [11:0] c_9_address0;
output   c_9_ce0;
input  [63:0] c_9_q0;
output  [11:0] c_10_address0;
output   c_10_ce0;
input  [63:0] c_10_q0;
output  [11:0] c_11_address0;
output   c_11_ce0;
input  [63:0] c_11_q0;
output  [11:0] c_12_address0;
output   c_12_ce0;
input  [63:0] c_12_q0;
output  [11:0] c_13_address0;
output   c_13_ce0;
input  [63:0] c_13_q0;
output  [11:0] c_14_address0;
output   c_14_ce0;
input  [63:0] c_14_q0;
output  [11:0] c_15_address0;
output   c_15_ce0;
input  [63:0] c_15_q0;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [63:0] x_0_q0;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [63:0] x_1_q0;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [63:0] x_2_q0;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [63:0] x_3_q0;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [63:0] x_4_q0;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [63:0] x_5_q0;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [63:0] x_6_q0;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [63:0] x_7_q0;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [63:0] x_8_q0;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [63:0] x_9_q0;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [63:0] x_10_q0;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [63:0] x_11_q0;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [63:0] x_12_q0;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [63:0] x_13_q0;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [63:0] x_14_q0;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [63:0] x_15_q0;

reg ap_idle;
reg r_0_ce0;
reg r_0_we0;
reg r_1_ce0;
reg r_1_we0;
reg r_2_ce0;
reg r_2_we0;
reg r_3_ce0;
reg r_3_we0;
reg r_4_ce0;
reg r_4_we0;
reg r_5_ce0;
reg r_5_we0;
reg r_6_ce0;
reg r_6_we0;
reg r_7_ce0;
reg r_7_we0;
reg r_8_ce0;
reg r_8_we0;
reg r_9_ce0;
reg r_9_we0;
reg r_10_ce0;
reg r_10_we0;
reg r_11_ce0;
reg r_11_we0;
reg r_12_ce0;
reg r_12_we0;
reg r_13_ce0;
reg r_13_we0;
reg r_14_ce0;
reg r_14_we0;
reg r_15_ce0;
reg r_15_we0;
reg a_0_ce0;
reg a_1_ce0;
reg a_2_ce0;
reg a_3_ce0;
reg a_4_ce0;
reg a_5_ce0;
reg a_6_ce0;
reg a_7_ce0;
reg a_8_ce0;
reg a_9_ce0;
reg a_10_ce0;
reg a_11_ce0;
reg a_12_ce0;
reg a_13_ce0;
reg a_14_ce0;
reg a_15_ce0;
reg b_0_ce0;
reg b_1_ce0;
reg b_2_ce0;
reg b_3_ce0;
reg b_4_ce0;
reg b_5_ce0;
reg b_6_ce0;
reg b_7_ce0;
reg b_8_ce0;
reg b_9_ce0;
reg b_10_ce0;
reg b_11_ce0;
reg b_12_ce0;
reg b_13_ce0;
reg b_14_ce0;
reg b_15_ce0;
reg c_0_ce0;
reg c_1_ce0;
reg c_2_ce0;
reg c_3_ce0;
reg c_4_ce0;
reg c_5_ce0;
reg c_6_ce0;
reg c_7_ce0;
reg c_8_ce0;
reg c_9_ce0;
reg c_10_ce0;
reg c_11_ce0;
reg c_12_ce0;
reg c_13_ce0;
reg c_14_ce0;
reg c_15_ce0;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_1576_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln10_fu_1594_p1;
reg   [63:0] zext_ln10_reg_1972;
reg   [63:0] zext_ln10_reg_1972_pp0_iter1_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter2_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter3_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter4_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter5_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter6_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter7_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter8_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter9_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter10_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter11_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter12_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter13_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter14_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter15_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter16_reg;
reg   [63:0] zext_ln10_reg_1972_pp0_iter17_reg;
reg   [63:0] x_0_load_reg_2184;
reg   [63:0] a_0_load_reg_2189;
reg   [63:0] x_1_load_reg_2194;
reg   [63:0] a_1_load_reg_2199;
reg   [63:0] x_2_load_reg_2204;
reg   [63:0] a_2_load_reg_2209;
reg   [63:0] x_3_load_reg_2214;
reg   [63:0] a_3_load_reg_2219;
reg   [63:0] x_4_load_reg_2224;
reg   [63:0] a_4_load_reg_2229;
reg   [63:0] x_5_load_reg_2234;
reg   [63:0] a_5_load_reg_2239;
reg   [63:0] x_6_load_reg_2244;
reg   [63:0] a_6_load_reg_2249;
reg   [63:0] x_7_load_reg_2254;
reg   [63:0] a_7_load_reg_2259;
reg   [63:0] x_8_load_reg_2264;
reg   [63:0] a_8_load_reg_2269;
reg   [63:0] x_9_load_reg_2274;
reg   [63:0] a_9_load_reg_2279;
reg   [63:0] x_10_load_reg_2284;
reg   [63:0] a_10_load_reg_2289;
reg   [63:0] x_11_load_reg_2294;
reg   [63:0] a_11_load_reg_2299;
reg   [63:0] x_12_load_reg_2304;
reg   [63:0] a_12_load_reg_2309;
reg   [63:0] x_13_load_reg_2314;
reg   [63:0] a_13_load_reg_2319;
reg   [63:0] x_14_load_reg_2324;
reg   [63:0] a_14_load_reg_2329;
reg   [63:0] x_15_load_reg_2334;
reg   [63:0] a_15_load_reg_2339;
wire   [63:0] temp_x_fu_1641_p1;
reg   [63:0] temp_x_reg_2344;
reg   [63:0] temp_x_reg_2344_pp0_iter3_reg;
reg   [63:0] temp_x_reg_2344_pp0_iter4_reg;
reg   [63:0] temp_x_reg_2344_pp0_iter5_reg;
wire   [63:0] temp_x_1_fu_1649_p1;
reg   [63:0] temp_x_1_reg_2356;
reg   [63:0] temp_x_1_reg_2356_pp0_iter3_reg;
reg   [63:0] temp_x_1_reg_2356_pp0_iter4_reg;
reg   [63:0] temp_x_1_reg_2356_pp0_iter5_reg;
wire   [63:0] temp_x_2_fu_1657_p1;
reg   [63:0] temp_x_2_reg_2368;
reg   [63:0] temp_x_2_reg_2368_pp0_iter3_reg;
reg   [63:0] temp_x_2_reg_2368_pp0_iter4_reg;
reg   [63:0] temp_x_2_reg_2368_pp0_iter5_reg;
wire   [63:0] temp_x_3_fu_1665_p1;
reg   [63:0] temp_x_3_reg_2380;
reg   [63:0] temp_x_3_reg_2380_pp0_iter3_reg;
reg   [63:0] temp_x_3_reg_2380_pp0_iter4_reg;
reg   [63:0] temp_x_3_reg_2380_pp0_iter5_reg;
wire   [63:0] temp_x_4_fu_1673_p1;
reg   [63:0] temp_x_4_reg_2392;
reg   [63:0] temp_x_4_reg_2392_pp0_iter3_reg;
reg   [63:0] temp_x_4_reg_2392_pp0_iter4_reg;
reg   [63:0] temp_x_4_reg_2392_pp0_iter5_reg;
wire   [63:0] temp_x_5_fu_1681_p1;
reg   [63:0] temp_x_5_reg_2404;
reg   [63:0] temp_x_5_reg_2404_pp0_iter3_reg;
reg   [63:0] temp_x_5_reg_2404_pp0_iter4_reg;
reg   [63:0] temp_x_5_reg_2404_pp0_iter5_reg;
wire   [63:0] temp_x_6_fu_1689_p1;
reg   [63:0] temp_x_6_reg_2416;
reg   [63:0] temp_x_6_reg_2416_pp0_iter3_reg;
reg   [63:0] temp_x_6_reg_2416_pp0_iter4_reg;
reg   [63:0] temp_x_6_reg_2416_pp0_iter5_reg;
wire   [63:0] temp_x_7_fu_1697_p1;
reg   [63:0] temp_x_7_reg_2428;
reg   [63:0] temp_x_7_reg_2428_pp0_iter3_reg;
reg   [63:0] temp_x_7_reg_2428_pp0_iter4_reg;
reg   [63:0] temp_x_7_reg_2428_pp0_iter5_reg;
wire   [63:0] temp_x_8_fu_1705_p1;
reg   [63:0] temp_x_8_reg_2440;
reg   [63:0] temp_x_8_reg_2440_pp0_iter3_reg;
reg   [63:0] temp_x_8_reg_2440_pp0_iter4_reg;
reg   [63:0] temp_x_8_reg_2440_pp0_iter5_reg;
wire   [63:0] temp_x_9_fu_1713_p1;
reg   [63:0] temp_x_9_reg_2452;
reg   [63:0] temp_x_9_reg_2452_pp0_iter3_reg;
reg   [63:0] temp_x_9_reg_2452_pp0_iter4_reg;
reg   [63:0] temp_x_9_reg_2452_pp0_iter5_reg;
wire   [63:0] temp_x_10_fu_1721_p1;
reg   [63:0] temp_x_10_reg_2464;
reg   [63:0] temp_x_10_reg_2464_pp0_iter3_reg;
reg   [63:0] temp_x_10_reg_2464_pp0_iter4_reg;
reg   [63:0] temp_x_10_reg_2464_pp0_iter5_reg;
wire   [63:0] temp_x_11_fu_1729_p1;
reg   [63:0] temp_x_11_reg_2476;
reg   [63:0] temp_x_11_reg_2476_pp0_iter3_reg;
reg   [63:0] temp_x_11_reg_2476_pp0_iter4_reg;
reg   [63:0] temp_x_11_reg_2476_pp0_iter5_reg;
wire   [63:0] temp_x_12_fu_1737_p1;
reg   [63:0] temp_x_12_reg_2488;
reg   [63:0] temp_x_12_reg_2488_pp0_iter3_reg;
reg   [63:0] temp_x_12_reg_2488_pp0_iter4_reg;
reg   [63:0] temp_x_12_reg_2488_pp0_iter5_reg;
wire   [63:0] temp_x_13_fu_1745_p1;
reg   [63:0] temp_x_13_reg_2500;
reg   [63:0] temp_x_13_reg_2500_pp0_iter3_reg;
reg   [63:0] temp_x_13_reg_2500_pp0_iter4_reg;
reg   [63:0] temp_x_13_reg_2500_pp0_iter5_reg;
wire   [63:0] temp_x_14_fu_1753_p1;
reg   [63:0] temp_x_14_reg_2512;
reg   [63:0] temp_x_14_reg_2512_pp0_iter3_reg;
reg   [63:0] temp_x_14_reg_2512_pp0_iter4_reg;
reg   [63:0] temp_x_14_reg_2512_pp0_iter5_reg;
wire   [63:0] temp_x_15_fu_1761_p1;
reg   [63:0] temp_x_15_reg_2524;
reg   [63:0] temp_x_15_reg_2524_pp0_iter3_reg;
reg   [63:0] temp_x_15_reg_2524_pp0_iter4_reg;
reg   [63:0] temp_x_15_reg_2524_pp0_iter5_reg;
wire   [63:0] grp_fu_1376_p2;
reg   [63:0] mul_reg_2616;
reg   [63:0] b_0_load_reg_2621;
wire   [63:0] grp_fu_1380_p2;
reg   [63:0] mul_1_reg_2626;
reg   [63:0] b_1_load_reg_2631;
wire   [63:0] grp_fu_1384_p2;
reg   [63:0] mul_2_reg_2636;
reg   [63:0] b_2_load_reg_2641;
wire   [63:0] grp_fu_1388_p2;
reg   [63:0] mul_3_reg_2646;
reg   [63:0] b_3_load_reg_2651;
wire   [63:0] grp_fu_1392_p2;
reg   [63:0] mul_4_reg_2656;
reg   [63:0] b_4_load_reg_2661;
wire   [63:0] grp_fu_1396_p2;
reg   [63:0] mul_5_reg_2666;
reg   [63:0] b_5_load_reg_2671;
wire   [63:0] grp_fu_1400_p2;
reg   [63:0] mul_6_reg_2676;
reg   [63:0] b_6_load_reg_2681;
wire   [63:0] grp_fu_1404_p2;
reg   [63:0] mul_7_reg_2686;
reg   [63:0] b_7_load_reg_2691;
wire   [63:0] grp_fu_1408_p2;
reg   [63:0] mul_8_reg_2696;
reg   [63:0] b_8_load_reg_2701;
wire   [63:0] grp_fu_1412_p2;
reg   [63:0] mul_9_reg_2706;
reg   [63:0] b_9_load_reg_2711;
wire   [63:0] grp_fu_1416_p2;
reg   [63:0] mul_s_reg_2716;
reg   [63:0] b_10_load_reg_2721;
wire   [63:0] grp_fu_1420_p2;
reg   [63:0] mul_10_reg_2726;
reg   [63:0] b_11_load_reg_2731;
wire   [63:0] grp_fu_1424_p2;
reg   [63:0] mul_11_reg_2736;
reg   [63:0] b_12_load_reg_2741;
wire   [63:0] grp_fu_1428_p2;
reg   [63:0] mul_12_reg_2746;
reg   [63:0] b_13_load_reg_2751;
wire   [63:0] grp_fu_1432_p2;
reg   [63:0] mul_13_reg_2756;
reg   [63:0] b_14_load_reg_2761;
wire   [63:0] grp_fu_1436_p2;
reg   [63:0] mul_14_reg_2766;
reg   [63:0] b_15_load_reg_2771;
wire   [63:0] grp_fu_1440_p2;
reg   [63:0] mul3_reg_2856;
wire   [63:0] grp_fu_1444_p2;
reg   [63:0] mul6_reg_2861;
wire   [63:0] grp_fu_1448_p2;
reg   [63:0] mul3_1_reg_2866;
wire   [63:0] grp_fu_1452_p2;
reg   [63:0] mul6_1_reg_2871;
wire   [63:0] grp_fu_1456_p2;
reg   [63:0] mul3_2_reg_2876;
wire   [63:0] grp_fu_1460_p2;
reg   [63:0] mul6_2_reg_2881;
wire   [63:0] grp_fu_1464_p2;
reg   [63:0] mul3_3_reg_2886;
wire   [63:0] grp_fu_1468_p2;
reg   [63:0] mul6_3_reg_2891;
wire   [63:0] grp_fu_1472_p2;
reg   [63:0] mul3_4_reg_2896;
wire   [63:0] grp_fu_1476_p2;
reg   [63:0] mul6_4_reg_2901;
wire   [63:0] grp_fu_1480_p2;
reg   [63:0] mul3_5_reg_2906;
wire   [63:0] grp_fu_1484_p2;
reg   [63:0] mul6_5_reg_2911;
wire   [63:0] grp_fu_1488_p2;
reg   [63:0] mul3_6_reg_2916;
wire   [63:0] grp_fu_1492_p2;
reg   [63:0] mul6_6_reg_2921;
wire   [63:0] grp_fu_1496_p2;
reg   [63:0] mul3_7_reg_2926;
wire   [63:0] grp_fu_1500_p2;
reg   [63:0] mul6_7_reg_2931;
wire   [63:0] grp_fu_1504_p2;
reg   [63:0] mul3_8_reg_2936;
wire   [63:0] grp_fu_1508_p2;
reg   [63:0] mul6_8_reg_2941;
wire   [63:0] grp_fu_1512_p2;
reg   [63:0] mul3_9_reg_2946;
wire   [63:0] grp_fu_1516_p2;
reg   [63:0] mul6_9_reg_2951;
wire   [63:0] grp_fu_1520_p2;
reg   [63:0] mul3_s_reg_2956;
wire   [63:0] grp_fu_1524_p2;
reg   [63:0] mul6_s_reg_2961;
wire   [63:0] grp_fu_1528_p2;
reg   [63:0] mul3_10_reg_2966;
wire   [63:0] grp_fu_1532_p2;
reg   [63:0] mul6_10_reg_2971;
wire   [63:0] grp_fu_1536_p2;
reg   [63:0] mul3_11_reg_2976;
wire   [63:0] grp_fu_1540_p2;
reg   [63:0] mul6_11_reg_2981;
wire   [63:0] grp_fu_1544_p2;
reg   [63:0] mul3_12_reg_2986;
wire   [63:0] grp_fu_1548_p2;
reg   [63:0] mul6_12_reg_2991;
wire   [63:0] grp_fu_1552_p2;
reg   [63:0] mul3_13_reg_2996;
wire   [63:0] grp_fu_1556_p2;
reg   [63:0] mul6_13_reg_3001;
wire   [63:0] grp_fu_1560_p2;
reg   [63:0] mul3_14_reg_3006;
wire   [63:0] grp_fu_1564_p2;
reg   [63:0] mul6_14_reg_3011;
wire   [63:0] grp_fu_1248_p2;
reg   [63:0] add_reg_3096;
reg   [63:0] c_0_load_reg_3101;
wire   [63:0] grp_fu_1252_p2;
reg   [63:0] add_1_reg_3106;
reg   [63:0] c_1_load_reg_3111;
wire   [63:0] grp_fu_1256_p2;
reg   [63:0] add_2_reg_3116;
reg   [63:0] c_2_load_reg_3121;
wire   [63:0] grp_fu_1260_p2;
reg   [63:0] add_3_reg_3126;
reg   [63:0] c_3_load_reg_3131;
wire   [63:0] grp_fu_1264_p2;
reg   [63:0] add_4_reg_3136;
reg   [63:0] c_4_load_reg_3141;
wire   [63:0] grp_fu_1268_p2;
reg   [63:0] add_5_reg_3146;
reg   [63:0] c_5_load_reg_3151;
wire   [63:0] grp_fu_1272_p2;
reg   [63:0] add_6_reg_3156;
reg   [63:0] c_6_load_reg_3161;
wire   [63:0] grp_fu_1276_p2;
reg   [63:0] add_7_reg_3166;
reg   [63:0] c_7_load_reg_3171;
wire   [63:0] grp_fu_1280_p2;
reg   [63:0] add_8_reg_3176;
reg   [63:0] c_8_load_reg_3181;
wire   [63:0] grp_fu_1284_p2;
reg   [63:0] add_9_reg_3186;
reg   [63:0] c_9_load_reg_3191;
wire   [63:0] grp_fu_1288_p2;
reg   [63:0] add_s_reg_3196;
reg   [63:0] c_10_load_reg_3201;
wire   [63:0] grp_fu_1292_p2;
reg   [63:0] add_10_reg_3206;
reg   [63:0] c_11_load_reg_3211;
wire   [63:0] grp_fu_1296_p2;
reg   [63:0] add_11_reg_3216;
reg   [63:0] c_12_load_reg_3221;
wire   [63:0] grp_fu_1300_p2;
reg   [63:0] add_12_reg_3226;
reg   [63:0] c_13_load_reg_3231;
wire   [63:0] grp_fu_1304_p2;
reg   [63:0] add_13_reg_3236;
reg   [63:0] c_14_load_reg_3241;
wire   [63:0] grp_fu_1308_p2;
reg   [63:0] add_14_reg_3246;
reg   [63:0] c_15_load_reg_3251;
wire   [63:0] grp_fu_1312_p2;
reg   [63:0] add9_reg_3336;
wire   [63:0] grp_fu_1316_p2;
reg   [63:0] add9_1_reg_3341;
wire   [63:0] grp_fu_1320_p2;
reg   [63:0] add9_2_reg_3346;
wire   [63:0] grp_fu_1324_p2;
reg   [63:0] add9_3_reg_3351;
wire   [63:0] grp_fu_1328_p2;
reg   [63:0] add9_4_reg_3356;
wire   [63:0] grp_fu_1332_p2;
reg   [63:0] add9_5_reg_3361;
wire   [63:0] grp_fu_1336_p2;
reg   [63:0] add9_6_reg_3366;
wire   [63:0] grp_fu_1340_p2;
reg   [63:0] add9_7_reg_3371;
wire   [63:0] grp_fu_1344_p2;
reg   [63:0] add9_8_reg_3376;
wire   [63:0] grp_fu_1348_p2;
reg   [63:0] add9_9_reg_3381;
wire   [63:0] grp_fu_1352_p2;
reg   [63:0] add9_s_reg_3386;
wire   [63:0] grp_fu_1356_p2;
reg   [63:0] add9_10_reg_3391;
wire   [63:0] grp_fu_1360_p2;
reg   [63:0] add9_11_reg_3396;
wire   [63:0] grp_fu_1364_p2;
reg   [63:0] add9_12_reg_3401;
wire   [63:0] grp_fu_1368_p2;
reg   [63:0] add9_13_reg_3406;
wire   [63:0] grp_fu_1372_p2;
reg   [63:0] add9_14_reg_3411;
wire    ap_block_pp0_stage0;
reg   [16:0] i_fu_204;
wire   [16:0] add_ln8_fu_1630_p2;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_i_1;
wire   [63:0] grp_fu_1312_p1;
wire   [63:0] grp_fu_1316_p1;
wire   [63:0] grp_fu_1320_p1;
wire   [63:0] grp_fu_1324_p1;
wire   [63:0] grp_fu_1328_p1;
wire   [63:0] grp_fu_1332_p1;
wire   [63:0] grp_fu_1336_p1;
wire   [63:0] grp_fu_1340_p1;
wire   [63:0] grp_fu_1344_p1;
wire   [63:0] grp_fu_1348_p1;
wire   [63:0] grp_fu_1352_p1;
wire   [63:0] grp_fu_1356_p1;
wire   [63:0] grp_fu_1360_p1;
wire   [63:0] grp_fu_1364_p1;
wire   [63:0] grp_fu_1368_p1;
wire   [63:0] grp_fu_1372_p1;
wire   [63:0] grp_fu_1376_p0;
wire   [63:0] grp_fu_1376_p1;
wire   [63:0] grp_fu_1380_p0;
wire   [63:0] grp_fu_1380_p1;
wire   [63:0] grp_fu_1384_p0;
wire   [63:0] grp_fu_1384_p1;
wire   [63:0] grp_fu_1388_p0;
wire   [63:0] grp_fu_1388_p1;
wire   [63:0] grp_fu_1392_p0;
wire   [63:0] grp_fu_1392_p1;
wire   [63:0] grp_fu_1396_p0;
wire   [63:0] grp_fu_1396_p1;
wire   [63:0] grp_fu_1400_p0;
wire   [63:0] grp_fu_1400_p1;
wire   [63:0] grp_fu_1404_p0;
wire   [63:0] grp_fu_1404_p1;
wire   [63:0] grp_fu_1408_p0;
wire   [63:0] grp_fu_1408_p1;
wire   [63:0] grp_fu_1412_p0;
wire   [63:0] grp_fu_1412_p1;
wire   [63:0] grp_fu_1416_p0;
wire   [63:0] grp_fu_1416_p1;
wire   [63:0] grp_fu_1420_p0;
wire   [63:0] grp_fu_1420_p1;
wire   [63:0] grp_fu_1424_p0;
wire   [63:0] grp_fu_1424_p1;
wire   [63:0] grp_fu_1428_p0;
wire   [63:0] grp_fu_1428_p1;
wire   [63:0] grp_fu_1432_p0;
wire   [63:0] grp_fu_1432_p1;
wire   [63:0] grp_fu_1436_p0;
wire   [63:0] grp_fu_1436_p1;
wire   [63:0] grp_fu_1444_p0;
wire   [63:0] grp_fu_1452_p0;
wire   [63:0] grp_fu_1460_p0;
wire   [63:0] grp_fu_1468_p0;
wire   [63:0] grp_fu_1476_p0;
wire   [63:0] grp_fu_1484_p0;
wire   [63:0] grp_fu_1492_p0;
wire   [63:0] grp_fu_1500_p0;
wire   [63:0] grp_fu_1508_p0;
wire   [63:0] grp_fu_1516_p0;
wire   [63:0] grp_fu_1524_p0;
wire   [63:0] grp_fu_1532_p0;
wire   [63:0] grp_fu_1540_p0;
wire   [63:0] grp_fu_1548_p0;
wire   [63:0] grp_fu_1556_p0;
wire   [63:0] grp_fu_1564_p0;
wire   [11:0] lshr_ln_fu_1584_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1684;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_reg_2856),
    .din1(mul6_reg_2861),
    .ce(1'b1),
    .dout(grp_fu_1248_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_1_reg_2866),
    .din1(mul6_1_reg_2871),
    .ce(1'b1),
    .dout(grp_fu_1252_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_2_reg_2876),
    .din1(mul6_2_reg_2881),
    .ce(1'b1),
    .dout(grp_fu_1256_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_3_reg_2886),
    .din1(mul6_3_reg_2891),
    .ce(1'b1),
    .dout(grp_fu_1260_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_4_reg_2896),
    .din1(mul6_4_reg_2901),
    .ce(1'b1),
    .dout(grp_fu_1264_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_5_reg_2906),
    .din1(mul6_5_reg_2911),
    .ce(1'b1),
    .dout(grp_fu_1268_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_6_reg_2916),
    .din1(mul6_6_reg_2921),
    .ce(1'b1),
    .dout(grp_fu_1272_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_7_reg_2926),
    .din1(mul6_7_reg_2931),
    .ce(1'b1),
    .dout(grp_fu_1276_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_8_reg_2936),
    .din1(mul6_8_reg_2941),
    .ce(1'b1),
    .dout(grp_fu_1280_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_9_reg_2946),
    .din1(mul6_9_reg_2951),
    .ce(1'b1),
    .dout(grp_fu_1284_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_s_reg_2956),
    .din1(mul6_s_reg_2961),
    .ce(1'b1),
    .dout(grp_fu_1288_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_10_reg_2966),
    .din1(mul6_10_reg_2971),
    .ce(1'b1),
    .dout(grp_fu_1292_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_11_reg_2976),
    .din1(mul6_11_reg_2981),
    .ce(1'b1),
    .dout(grp_fu_1296_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_12_reg_2986),
    .din1(mul6_12_reg_2991),
    .ce(1'b1),
    .dout(grp_fu_1300_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_13_reg_2996),
    .din1(mul6_13_reg_3001),
    .ce(1'b1),
    .dout(grp_fu_1304_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul3_14_reg_3006),
    .din1(mul6_14_reg_3011),
    .ce(1'b1),
    .dout(grp_fu_1308_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_reg_3096),
    .din1(grp_fu_1312_p1),
    .ce(1'b1),
    .dout(grp_fu_1312_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_1_reg_3106),
    .din1(grp_fu_1316_p1),
    .ce(1'b1),
    .dout(grp_fu_1316_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_2_reg_3116),
    .din1(grp_fu_1320_p1),
    .ce(1'b1),
    .dout(grp_fu_1320_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_3_reg_3126),
    .din1(grp_fu_1324_p1),
    .ce(1'b1),
    .dout(grp_fu_1324_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_4_reg_3136),
    .din1(grp_fu_1328_p1),
    .ce(1'b1),
    .dout(grp_fu_1328_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_5_reg_3146),
    .din1(grp_fu_1332_p1),
    .ce(1'b1),
    .dout(grp_fu_1332_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_6_reg_3156),
    .din1(grp_fu_1336_p1),
    .ce(1'b1),
    .dout(grp_fu_1336_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_7_reg_3166),
    .din1(grp_fu_1340_p1),
    .ce(1'b1),
    .dout(grp_fu_1340_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_8_reg_3176),
    .din1(grp_fu_1344_p1),
    .ce(1'b1),
    .dout(grp_fu_1344_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_9_reg_3186),
    .din1(grp_fu_1348_p1),
    .ce(1'b1),
    .dout(grp_fu_1348_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_s_reg_3196),
    .din1(grp_fu_1352_p1),
    .ce(1'b1),
    .dout(grp_fu_1352_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_10_reg_3206),
    .din1(grp_fu_1356_p1),
    .ce(1'b1),
    .dout(grp_fu_1356_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_11_reg_3216),
    .din1(grp_fu_1360_p1),
    .ce(1'b1),
    .dout(grp_fu_1360_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_12_reg_3226),
    .din1(grp_fu_1364_p1),
    .ce(1'b1),
    .dout(grp_fu_1364_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_13_reg_3236),
    .din1(grp_fu_1368_p1),
    .ce(1'b1),
    .dout(grp_fu_1368_p2)
);

kp_502_15_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_14_reg_3246),
    .din1(grp_fu_1372_p1),
    .ce(1'b1),
    .dout(grp_fu_1372_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1376_p0),
    .din1(grp_fu_1376_p1),
    .ce(1'b1),
    .dout(grp_fu_1376_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1380_p0),
    .din1(grp_fu_1380_p1),
    .ce(1'b1),
    .dout(grp_fu_1380_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1384_p0),
    .din1(grp_fu_1384_p1),
    .ce(1'b1),
    .dout(grp_fu_1384_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1388_p0),
    .din1(grp_fu_1388_p1),
    .ce(1'b1),
    .dout(grp_fu_1388_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1392_p0),
    .din1(grp_fu_1392_p1),
    .ce(1'b1),
    .dout(grp_fu_1392_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1396_p0),
    .din1(grp_fu_1396_p1),
    .ce(1'b1),
    .dout(grp_fu_1396_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1400_p0),
    .din1(grp_fu_1400_p1),
    .ce(1'b1),
    .dout(grp_fu_1400_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1404_p0),
    .din1(grp_fu_1404_p1),
    .ce(1'b1),
    .dout(grp_fu_1404_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1408_p0),
    .din1(grp_fu_1408_p1),
    .ce(1'b1),
    .dout(grp_fu_1408_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1412_p0),
    .din1(grp_fu_1412_p1),
    .ce(1'b1),
    .dout(grp_fu_1412_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1416_p0),
    .din1(grp_fu_1416_p1),
    .ce(1'b1),
    .dout(grp_fu_1416_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1420_p0),
    .din1(grp_fu_1420_p1),
    .ce(1'b1),
    .dout(grp_fu_1420_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1424_p0),
    .din1(grp_fu_1424_p1),
    .ce(1'b1),
    .dout(grp_fu_1424_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1428_p0),
    .din1(grp_fu_1428_p1),
    .ce(1'b1),
    .dout(grp_fu_1428_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1432_p0),
    .din1(grp_fu_1432_p1),
    .ce(1'b1),
    .dout(grp_fu_1432_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1436_p0),
    .din1(grp_fu_1436_p1),
    .ce(1'b1),
    .dout(grp_fu_1436_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_2616),
    .din1(temp_x_reg_2344_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1440_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1444_p0),
    .din1(temp_x_reg_2344_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1444_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_1_reg_2626),
    .din1(temp_x_1_reg_2356_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1448_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1452_p0),
    .din1(temp_x_1_reg_2356_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1452_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_2_reg_2636),
    .din1(temp_x_2_reg_2368_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1456_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1460_p0),
    .din1(temp_x_2_reg_2368_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1460_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_3_reg_2646),
    .din1(temp_x_3_reg_2380_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1464_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1468_p0),
    .din1(temp_x_3_reg_2380_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1468_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_4_reg_2656),
    .din1(temp_x_4_reg_2392_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1472_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1476_p0),
    .din1(temp_x_4_reg_2392_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1476_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_5_reg_2666),
    .din1(temp_x_5_reg_2404_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1480_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1484_p0),
    .din1(temp_x_5_reg_2404_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1484_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_6_reg_2676),
    .din1(temp_x_6_reg_2416_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1488_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1492_p0),
    .din1(temp_x_6_reg_2416_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1492_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_7_reg_2686),
    .din1(temp_x_7_reg_2428_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1496_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1500_p0),
    .din1(temp_x_7_reg_2428_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1500_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_8_reg_2696),
    .din1(temp_x_8_reg_2440_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1504_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1508_p0),
    .din1(temp_x_8_reg_2440_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1508_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_9_reg_2706),
    .din1(temp_x_9_reg_2452_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1512_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1516_p0),
    .din1(temp_x_9_reg_2452_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1516_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_s_reg_2716),
    .din1(temp_x_10_reg_2464_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1520_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1524_p0),
    .din1(temp_x_10_reg_2464_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1524_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_10_reg_2726),
    .din1(temp_x_11_reg_2476_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1528_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1532_p0),
    .din1(temp_x_11_reg_2476_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1532_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_11_reg_2736),
    .din1(temp_x_12_reg_2488_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1536_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1540_p0),
    .din1(temp_x_12_reg_2488_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1540_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_12_reg_2746),
    .din1(temp_x_13_reg_2500_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1544_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1548_p0),
    .din1(temp_x_13_reg_2500_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1548_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_13_reg_2756),
    .din1(temp_x_14_reg_2512_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1552_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1556_p0),
    .din1(temp_x_14_reg_2512_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1556_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_14_reg_2766),
    .din1(temp_x_15_reg_2524_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1560_p2)
);

kp_502_15_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1564_p0),
    .din1(temp_x_15_reg_2524_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1564_p2)
);

kp_502_15_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter17_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1684)) begin
        if ((tmp_fu_1576_p3 == 1'd0)) begin
            i_fu_204 <= add_ln8_fu_1630_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_204 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_0_load_reg_2189 <= a_0_q0;
        a_10_load_reg_2289 <= a_10_q0;
        a_11_load_reg_2299 <= a_11_q0;
        a_12_load_reg_2309 <= a_12_q0;
        a_13_load_reg_2319 <= a_13_q0;
        a_14_load_reg_2329 <= a_14_q0;
        a_15_load_reg_2339 <= a_15_q0;
        a_1_load_reg_2199 <= a_1_q0;
        a_2_load_reg_2209 <= a_2_q0;
        a_3_load_reg_2219 <= a_3_q0;
        a_4_load_reg_2229 <= a_4_q0;
        a_5_load_reg_2239 <= a_5_q0;
        a_6_load_reg_2249 <= a_6_q0;
        a_7_load_reg_2259 <= a_7_q0;
        a_8_load_reg_2269 <= a_8_q0;
        a_9_load_reg_2279 <= a_9_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        x_0_load_reg_2184 <= x_0_q0;
        x_10_load_reg_2284 <= x_10_q0;
        x_11_load_reg_2294 <= x_11_q0;
        x_12_load_reg_2304 <= x_12_q0;
        x_13_load_reg_2314 <= x_13_q0;
        x_14_load_reg_2324 <= x_14_q0;
        x_15_load_reg_2334 <= x_15_q0;
        x_1_load_reg_2194 <= x_1_q0;
        x_2_load_reg_2204 <= x_2_q0;
        x_3_load_reg_2214 <= x_3_q0;
        x_4_load_reg_2224 <= x_4_q0;
        x_5_load_reg_2234 <= x_5_q0;
        x_6_load_reg_2244 <= x_6_q0;
        x_7_load_reg_2254 <= x_7_q0;
        x_8_load_reg_2264 <= x_8_q0;
        x_9_load_reg_2274 <= x_9_q0;
        zext_ln10_reg_1972_pp0_iter1_reg[11 : 0] <= zext_ln10_reg_1972[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add9_10_reg_3391 <= grp_fu_1356_p2;
        add9_11_reg_3396 <= grp_fu_1360_p2;
        add9_12_reg_3401 <= grp_fu_1364_p2;
        add9_13_reg_3406 <= grp_fu_1368_p2;
        add9_14_reg_3411 <= grp_fu_1372_p2;
        add9_1_reg_3341 <= grp_fu_1316_p2;
        add9_2_reg_3346 <= grp_fu_1320_p2;
        add9_3_reg_3351 <= grp_fu_1324_p2;
        add9_4_reg_3356 <= grp_fu_1328_p2;
        add9_5_reg_3361 <= grp_fu_1332_p2;
        add9_6_reg_3366 <= grp_fu_1336_p2;
        add9_7_reg_3371 <= grp_fu_1340_p2;
        add9_8_reg_3376 <= grp_fu_1344_p2;
        add9_9_reg_3381 <= grp_fu_1348_p2;
        add9_reg_3336 <= grp_fu_1312_p2;
        add9_s_reg_3386 <= grp_fu_1352_p2;
        add_10_reg_3206 <= grp_fu_1292_p2;
        add_11_reg_3216 <= grp_fu_1296_p2;
        add_12_reg_3226 <= grp_fu_1300_p2;
        add_13_reg_3236 <= grp_fu_1304_p2;
        add_14_reg_3246 <= grp_fu_1308_p2;
        add_1_reg_3106 <= grp_fu_1252_p2;
        add_2_reg_3116 <= grp_fu_1256_p2;
        add_3_reg_3126 <= grp_fu_1260_p2;
        add_4_reg_3136 <= grp_fu_1264_p2;
        add_5_reg_3146 <= grp_fu_1268_p2;
        add_6_reg_3156 <= grp_fu_1272_p2;
        add_7_reg_3166 <= grp_fu_1276_p2;
        add_8_reg_3176 <= grp_fu_1280_p2;
        add_9_reg_3186 <= grp_fu_1284_p2;
        add_reg_3096 <= grp_fu_1248_p2;
        add_s_reg_3196 <= grp_fu_1288_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_0_load_reg_2621 <= b_0_q0;
        b_10_load_reg_2721 <= b_10_q0;
        b_11_load_reg_2731 <= b_11_q0;
        b_12_load_reg_2741 <= b_12_q0;
        b_13_load_reg_2751 <= b_13_q0;
        b_14_load_reg_2761 <= b_14_q0;
        b_15_load_reg_2771 <= b_15_q0;
        b_1_load_reg_2631 <= b_1_q0;
        b_2_load_reg_2641 <= b_2_q0;
        b_3_load_reg_2651 <= b_3_q0;
        b_4_load_reg_2661 <= b_4_q0;
        b_5_load_reg_2671 <= b_5_q0;
        b_6_load_reg_2681 <= b_6_q0;
        b_7_load_reg_2691 <= b_7_q0;
        b_8_load_reg_2701 <= b_8_q0;
        b_9_load_reg_2711 <= b_9_q0;
        c_0_load_reg_3101 <= c_0_q0;
        c_10_load_reg_3201 <= c_10_q0;
        c_11_load_reg_3211 <= c_11_q0;
        c_12_load_reg_3221 <= c_12_q0;
        c_13_load_reg_3231 <= c_13_q0;
        c_14_load_reg_3241 <= c_14_q0;
        c_15_load_reg_3251 <= c_15_q0;
        c_1_load_reg_3111 <= c_1_q0;
        c_2_load_reg_3121 <= c_2_q0;
        c_3_load_reg_3131 <= c_3_q0;
        c_4_load_reg_3141 <= c_4_q0;
        c_5_load_reg_3151 <= c_5_q0;
        c_6_load_reg_3161 <= c_6_q0;
        c_7_load_reg_3171 <= c_7_q0;
        c_8_load_reg_3181 <= c_8_q0;
        c_9_load_reg_3191 <= c_9_q0;
        mul3_10_reg_2966 <= grp_fu_1528_p2;
        mul3_11_reg_2976 <= grp_fu_1536_p2;
        mul3_12_reg_2986 <= grp_fu_1544_p2;
        mul3_13_reg_2996 <= grp_fu_1552_p2;
        mul3_14_reg_3006 <= grp_fu_1560_p2;
        mul3_1_reg_2866 <= grp_fu_1448_p2;
        mul3_2_reg_2876 <= grp_fu_1456_p2;
        mul3_3_reg_2886 <= grp_fu_1464_p2;
        mul3_4_reg_2896 <= grp_fu_1472_p2;
        mul3_5_reg_2906 <= grp_fu_1480_p2;
        mul3_6_reg_2916 <= grp_fu_1488_p2;
        mul3_7_reg_2926 <= grp_fu_1496_p2;
        mul3_8_reg_2936 <= grp_fu_1504_p2;
        mul3_9_reg_2946 <= grp_fu_1512_p2;
        mul3_reg_2856 <= grp_fu_1440_p2;
        mul3_s_reg_2956 <= grp_fu_1520_p2;
        mul6_10_reg_2971 <= grp_fu_1532_p2;
        mul6_11_reg_2981 <= grp_fu_1540_p2;
        mul6_12_reg_2991 <= grp_fu_1548_p2;
        mul6_13_reg_3001 <= grp_fu_1556_p2;
        mul6_14_reg_3011 <= grp_fu_1564_p2;
        mul6_1_reg_2871 <= grp_fu_1452_p2;
        mul6_2_reg_2881 <= grp_fu_1460_p2;
        mul6_3_reg_2891 <= grp_fu_1468_p2;
        mul6_4_reg_2901 <= grp_fu_1476_p2;
        mul6_5_reg_2911 <= grp_fu_1484_p2;
        mul6_6_reg_2921 <= grp_fu_1492_p2;
        mul6_7_reg_2931 <= grp_fu_1500_p2;
        mul6_8_reg_2941 <= grp_fu_1508_p2;
        mul6_9_reg_2951 <= grp_fu_1516_p2;
        mul6_reg_2861 <= grp_fu_1444_p2;
        mul6_s_reg_2961 <= grp_fu_1524_p2;
        mul_10_reg_2726 <= grp_fu_1420_p2;
        mul_11_reg_2736 <= grp_fu_1424_p2;
        mul_12_reg_2746 <= grp_fu_1428_p2;
        mul_13_reg_2756 <= grp_fu_1432_p2;
        mul_14_reg_2766 <= grp_fu_1436_p2;
        mul_1_reg_2626 <= grp_fu_1380_p2;
        mul_2_reg_2636 <= grp_fu_1384_p2;
        mul_3_reg_2646 <= grp_fu_1388_p2;
        mul_4_reg_2656 <= grp_fu_1392_p2;
        mul_5_reg_2666 <= grp_fu_1396_p2;
        mul_6_reg_2676 <= grp_fu_1400_p2;
        mul_7_reg_2686 <= grp_fu_1404_p2;
        mul_8_reg_2696 <= grp_fu_1408_p2;
        mul_9_reg_2706 <= grp_fu_1412_p2;
        mul_reg_2616 <= grp_fu_1376_p2;
        mul_s_reg_2716 <= grp_fu_1416_p2;
        temp_x_10_reg_2464 <= temp_x_10_fu_1721_p1;
        temp_x_10_reg_2464_pp0_iter3_reg <= temp_x_10_reg_2464;
        temp_x_10_reg_2464_pp0_iter4_reg <= temp_x_10_reg_2464_pp0_iter3_reg;
        temp_x_10_reg_2464_pp0_iter5_reg <= temp_x_10_reg_2464_pp0_iter4_reg;
        temp_x_11_reg_2476 <= temp_x_11_fu_1729_p1;
        temp_x_11_reg_2476_pp0_iter3_reg <= temp_x_11_reg_2476;
        temp_x_11_reg_2476_pp0_iter4_reg <= temp_x_11_reg_2476_pp0_iter3_reg;
        temp_x_11_reg_2476_pp0_iter5_reg <= temp_x_11_reg_2476_pp0_iter4_reg;
        temp_x_12_reg_2488 <= temp_x_12_fu_1737_p1;
        temp_x_12_reg_2488_pp0_iter3_reg <= temp_x_12_reg_2488;
        temp_x_12_reg_2488_pp0_iter4_reg <= temp_x_12_reg_2488_pp0_iter3_reg;
        temp_x_12_reg_2488_pp0_iter5_reg <= temp_x_12_reg_2488_pp0_iter4_reg;
        temp_x_13_reg_2500 <= temp_x_13_fu_1745_p1;
        temp_x_13_reg_2500_pp0_iter3_reg <= temp_x_13_reg_2500;
        temp_x_13_reg_2500_pp0_iter4_reg <= temp_x_13_reg_2500_pp0_iter3_reg;
        temp_x_13_reg_2500_pp0_iter5_reg <= temp_x_13_reg_2500_pp0_iter4_reg;
        temp_x_14_reg_2512 <= temp_x_14_fu_1753_p1;
        temp_x_14_reg_2512_pp0_iter3_reg <= temp_x_14_reg_2512;
        temp_x_14_reg_2512_pp0_iter4_reg <= temp_x_14_reg_2512_pp0_iter3_reg;
        temp_x_14_reg_2512_pp0_iter5_reg <= temp_x_14_reg_2512_pp0_iter4_reg;
        temp_x_15_reg_2524 <= temp_x_15_fu_1761_p1;
        temp_x_15_reg_2524_pp0_iter3_reg <= temp_x_15_reg_2524;
        temp_x_15_reg_2524_pp0_iter4_reg <= temp_x_15_reg_2524_pp0_iter3_reg;
        temp_x_15_reg_2524_pp0_iter5_reg <= temp_x_15_reg_2524_pp0_iter4_reg;
        temp_x_1_reg_2356 <= temp_x_1_fu_1649_p1;
        temp_x_1_reg_2356_pp0_iter3_reg <= temp_x_1_reg_2356;
        temp_x_1_reg_2356_pp0_iter4_reg <= temp_x_1_reg_2356_pp0_iter3_reg;
        temp_x_1_reg_2356_pp0_iter5_reg <= temp_x_1_reg_2356_pp0_iter4_reg;
        temp_x_2_reg_2368 <= temp_x_2_fu_1657_p1;
        temp_x_2_reg_2368_pp0_iter3_reg <= temp_x_2_reg_2368;
        temp_x_2_reg_2368_pp0_iter4_reg <= temp_x_2_reg_2368_pp0_iter3_reg;
        temp_x_2_reg_2368_pp0_iter5_reg <= temp_x_2_reg_2368_pp0_iter4_reg;
        temp_x_3_reg_2380 <= temp_x_3_fu_1665_p1;
        temp_x_3_reg_2380_pp0_iter3_reg <= temp_x_3_reg_2380;
        temp_x_3_reg_2380_pp0_iter4_reg <= temp_x_3_reg_2380_pp0_iter3_reg;
        temp_x_3_reg_2380_pp0_iter5_reg <= temp_x_3_reg_2380_pp0_iter4_reg;
        temp_x_4_reg_2392 <= temp_x_4_fu_1673_p1;
        temp_x_4_reg_2392_pp0_iter3_reg <= temp_x_4_reg_2392;
        temp_x_4_reg_2392_pp0_iter4_reg <= temp_x_4_reg_2392_pp0_iter3_reg;
        temp_x_4_reg_2392_pp0_iter5_reg <= temp_x_4_reg_2392_pp0_iter4_reg;
        temp_x_5_reg_2404 <= temp_x_5_fu_1681_p1;
        temp_x_5_reg_2404_pp0_iter3_reg <= temp_x_5_reg_2404;
        temp_x_5_reg_2404_pp0_iter4_reg <= temp_x_5_reg_2404_pp0_iter3_reg;
        temp_x_5_reg_2404_pp0_iter5_reg <= temp_x_5_reg_2404_pp0_iter4_reg;
        temp_x_6_reg_2416 <= temp_x_6_fu_1689_p1;
        temp_x_6_reg_2416_pp0_iter3_reg <= temp_x_6_reg_2416;
        temp_x_6_reg_2416_pp0_iter4_reg <= temp_x_6_reg_2416_pp0_iter3_reg;
        temp_x_6_reg_2416_pp0_iter5_reg <= temp_x_6_reg_2416_pp0_iter4_reg;
        temp_x_7_reg_2428 <= temp_x_7_fu_1697_p1;
        temp_x_7_reg_2428_pp0_iter3_reg <= temp_x_7_reg_2428;
        temp_x_7_reg_2428_pp0_iter4_reg <= temp_x_7_reg_2428_pp0_iter3_reg;
        temp_x_7_reg_2428_pp0_iter5_reg <= temp_x_7_reg_2428_pp0_iter4_reg;
        temp_x_8_reg_2440 <= temp_x_8_fu_1705_p1;
        temp_x_8_reg_2440_pp0_iter3_reg <= temp_x_8_reg_2440;
        temp_x_8_reg_2440_pp0_iter4_reg <= temp_x_8_reg_2440_pp0_iter3_reg;
        temp_x_8_reg_2440_pp0_iter5_reg <= temp_x_8_reg_2440_pp0_iter4_reg;
        temp_x_9_reg_2452 <= temp_x_9_fu_1713_p1;
        temp_x_9_reg_2452_pp0_iter3_reg <= temp_x_9_reg_2452;
        temp_x_9_reg_2452_pp0_iter4_reg <= temp_x_9_reg_2452_pp0_iter3_reg;
        temp_x_9_reg_2452_pp0_iter5_reg <= temp_x_9_reg_2452_pp0_iter4_reg;
        temp_x_reg_2344 <= temp_x_fu_1641_p1;
        temp_x_reg_2344_pp0_iter3_reg <= temp_x_reg_2344;
        temp_x_reg_2344_pp0_iter4_reg <= temp_x_reg_2344_pp0_iter3_reg;
        temp_x_reg_2344_pp0_iter5_reg <= temp_x_reg_2344_pp0_iter4_reg;
        zext_ln10_reg_1972_pp0_iter10_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter9_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter11_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter10_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter12_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter11_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter13_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter12_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter14_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter13_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter15_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter14_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter16_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter15_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter17_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter16_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter2_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter1_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter3_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter2_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter4_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter3_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter5_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter4_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter6_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter5_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter7_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter6_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter8_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter7_reg[11 : 0];
        zext_ln10_reg_1972_pp0_iter9_reg[11 : 0] <= zext_ln10_reg_1972_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1576_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln10_reg_1972[11 : 0] <= zext_ln10_fu_1594_p1[11 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_0_ce0 = 1'b1;
    end else begin
        a_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_10_ce0 = 1'b1;
    end else begin
        a_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_11_ce0 = 1'b1;
    end else begin
        a_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_12_ce0 = 1'b1;
    end else begin
        a_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_13_ce0 = 1'b1;
    end else begin
        a_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_14_ce0 = 1'b1;
    end else begin
        a_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_15_ce0 = 1'b1;
    end else begin
        a_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_1_ce0 = 1'b1;
    end else begin
        a_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_2_ce0 = 1'b1;
    end else begin
        a_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_3_ce0 = 1'b1;
    end else begin
        a_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_4_ce0 = 1'b1;
    end else begin
        a_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_5_ce0 = 1'b1;
    end else begin
        a_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_6_ce0 = 1'b1;
    end else begin
        a_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_7_ce0 = 1'b1;
    end else begin
        a_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_8_ce0 = 1'b1;
    end else begin
        a_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_9_ce0 = 1'b1;
    end else begin
        a_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_1576_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter17_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 17'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_204;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_0_ce0 = 1'b1;
    end else begin
        b_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_10_ce0 = 1'b1;
    end else begin
        b_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_11_ce0 = 1'b1;
    end else begin
        b_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_12_ce0 = 1'b1;
    end else begin
        b_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_13_ce0 = 1'b1;
    end else begin
        b_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_14_ce0 = 1'b1;
    end else begin
        b_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_15_ce0 = 1'b1;
    end else begin
        b_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_1_ce0 = 1'b1;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_2_ce0 = 1'b1;
    end else begin
        b_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_3_ce0 = 1'b1;
    end else begin
        b_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_4_ce0 = 1'b1;
    end else begin
        b_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_5_ce0 = 1'b1;
    end else begin
        b_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_6_ce0 = 1'b1;
    end else begin
        b_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_7_ce0 = 1'b1;
    end else begin
        b_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_8_ce0 = 1'b1;
    end else begin
        b_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_9_ce0 = 1'b1;
    end else begin
        b_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_ce0 = 1'b1;
    end else begin
        c_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_10_ce0 = 1'b1;
    end else begin
        c_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_11_ce0 = 1'b1;
    end else begin
        c_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_12_ce0 = 1'b1;
    end else begin
        c_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_13_ce0 = 1'b1;
    end else begin
        c_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_14_ce0 = 1'b1;
    end else begin
        c_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_15_ce0 = 1'b1;
    end else begin
        c_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_1_ce0 = 1'b1;
    end else begin
        c_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_2_ce0 = 1'b1;
    end else begin
        c_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_3_ce0 = 1'b1;
    end else begin
        c_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_4_ce0 = 1'b1;
    end else begin
        c_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_5_ce0 = 1'b1;
    end else begin
        c_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_6_ce0 = 1'b1;
    end else begin
        c_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_7_ce0 = 1'b1;
    end else begin
        c_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_8_ce0 = 1'b1;
    end else begin
        c_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_9_ce0 = 1'b1;
    end else begin
        c_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_ce0 = 1'b1;
    end else begin
        r_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_we0 = 1'b1;
    end else begin
        r_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_10_ce0 = 1'b1;
    end else begin
        r_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_10_we0 = 1'b1;
    end else begin
        r_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_11_ce0 = 1'b1;
    end else begin
        r_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_11_we0 = 1'b1;
    end else begin
        r_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_12_ce0 = 1'b1;
    end else begin
        r_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_12_we0 = 1'b1;
    end else begin
        r_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_13_ce0 = 1'b1;
    end else begin
        r_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_13_we0 = 1'b1;
    end else begin
        r_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_14_ce0 = 1'b1;
    end else begin
        r_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_14_we0 = 1'b1;
    end else begin
        r_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_15_ce0 = 1'b1;
    end else begin
        r_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_15_we0 = 1'b1;
    end else begin
        r_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_1_ce0 = 1'b1;
    end else begin
        r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_1_we0 = 1'b1;
    end else begin
        r_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_2_ce0 = 1'b1;
    end else begin
        r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_2_we0 = 1'b1;
    end else begin
        r_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_3_ce0 = 1'b1;
    end else begin
        r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_3_we0 = 1'b1;
    end else begin
        r_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_4_ce0 = 1'b1;
    end else begin
        r_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_4_we0 = 1'b1;
    end else begin
        r_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_5_ce0 = 1'b1;
    end else begin
        r_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_5_we0 = 1'b1;
    end else begin
        r_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_6_ce0 = 1'b1;
    end else begin
        r_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_6_we0 = 1'b1;
    end else begin
        r_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_7_ce0 = 1'b1;
    end else begin
        r_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_7_we0 = 1'b1;
    end else begin
        r_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_8_ce0 = 1'b1;
    end else begin
        r_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_8_we0 = 1'b1;
    end else begin
        r_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_9_ce0 = 1'b1;
    end else begin
        r_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_9_we0 = 1'b1;
    end else begin
        r_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_address0 = zext_ln10_fu_1594_p1;

assign a_10_address0 = zext_ln10_fu_1594_p1;

assign a_11_address0 = zext_ln10_fu_1594_p1;

assign a_12_address0 = zext_ln10_fu_1594_p1;

assign a_13_address0 = zext_ln10_fu_1594_p1;

assign a_14_address0 = zext_ln10_fu_1594_p1;

assign a_15_address0 = zext_ln10_fu_1594_p1;

assign a_1_address0 = zext_ln10_fu_1594_p1;

assign a_2_address0 = zext_ln10_fu_1594_p1;

assign a_3_address0 = zext_ln10_fu_1594_p1;

assign a_4_address0 = zext_ln10_fu_1594_p1;

assign a_5_address0 = zext_ln10_fu_1594_p1;

assign a_6_address0 = zext_ln10_fu_1594_p1;

assign a_7_address0 = zext_ln10_fu_1594_p1;

assign a_8_address0 = zext_ln10_fu_1594_p1;

assign a_9_address0 = zext_ln10_fu_1594_p1;

assign add_ln8_fu_1630_p2 = (ap_sig_allocacmp_i_1 + 17'd16);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1684 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b_0_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_10_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_11_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_12_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_13_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_14_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_15_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_1_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_2_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_3_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_4_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_5_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_6_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_7_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_8_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign b_9_address0 = zext_ln10_reg_1972_pp0_iter3_reg;

assign c_0_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_10_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_11_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_12_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_13_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_14_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_15_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_1_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_2_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_3_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_4_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_5_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_6_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_7_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_8_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign c_9_address0 = zext_ln10_reg_1972_pp0_iter11_reg;

assign grp_fu_1312_p1 = c_0_load_reg_3101;

assign grp_fu_1316_p1 = c_1_load_reg_3111;

assign grp_fu_1320_p1 = c_2_load_reg_3121;

assign grp_fu_1324_p1 = c_3_load_reg_3131;

assign grp_fu_1328_p1 = c_4_load_reg_3141;

assign grp_fu_1332_p1 = c_5_load_reg_3151;

assign grp_fu_1336_p1 = c_6_load_reg_3161;

assign grp_fu_1340_p1 = c_7_load_reg_3171;

assign grp_fu_1344_p1 = c_8_load_reg_3181;

assign grp_fu_1348_p1 = c_9_load_reg_3191;

assign grp_fu_1352_p1 = c_10_load_reg_3201;

assign grp_fu_1356_p1 = c_11_load_reg_3211;

assign grp_fu_1360_p1 = c_12_load_reg_3221;

assign grp_fu_1364_p1 = c_13_load_reg_3231;

assign grp_fu_1368_p1 = c_14_load_reg_3241;

assign grp_fu_1372_p1 = c_15_load_reg_3251;

assign grp_fu_1376_p0 = a_0_load_reg_2189;

assign grp_fu_1376_p1 = x_0_load_reg_2184;

assign grp_fu_1380_p0 = a_1_load_reg_2199;

assign grp_fu_1380_p1 = x_1_load_reg_2194;

assign grp_fu_1384_p0 = a_2_load_reg_2209;

assign grp_fu_1384_p1 = x_2_load_reg_2204;

assign grp_fu_1388_p0 = a_3_load_reg_2219;

assign grp_fu_1388_p1 = x_3_load_reg_2214;

assign grp_fu_1392_p0 = a_4_load_reg_2229;

assign grp_fu_1392_p1 = x_4_load_reg_2224;

assign grp_fu_1396_p0 = a_5_load_reg_2239;

assign grp_fu_1396_p1 = x_5_load_reg_2234;

assign grp_fu_1400_p0 = a_6_load_reg_2249;

assign grp_fu_1400_p1 = x_6_load_reg_2244;

assign grp_fu_1404_p0 = a_7_load_reg_2259;

assign grp_fu_1404_p1 = x_7_load_reg_2254;

assign grp_fu_1408_p0 = a_8_load_reg_2269;

assign grp_fu_1408_p1 = x_8_load_reg_2264;

assign grp_fu_1412_p0 = a_9_load_reg_2279;

assign grp_fu_1412_p1 = x_9_load_reg_2274;

assign grp_fu_1416_p0 = a_10_load_reg_2289;

assign grp_fu_1416_p1 = x_10_load_reg_2284;

assign grp_fu_1420_p0 = a_11_load_reg_2299;

assign grp_fu_1420_p1 = x_11_load_reg_2294;

assign grp_fu_1424_p0 = a_12_load_reg_2309;

assign grp_fu_1424_p1 = x_12_load_reg_2304;

assign grp_fu_1428_p0 = a_13_load_reg_2319;

assign grp_fu_1428_p1 = x_13_load_reg_2314;

assign grp_fu_1432_p0 = a_14_load_reg_2329;

assign grp_fu_1432_p1 = x_14_load_reg_2324;

assign grp_fu_1436_p0 = a_15_load_reg_2339;

assign grp_fu_1436_p1 = x_15_load_reg_2334;

assign grp_fu_1444_p0 = b_0_load_reg_2621;

assign grp_fu_1452_p0 = b_1_load_reg_2631;

assign grp_fu_1460_p0 = b_2_load_reg_2641;

assign grp_fu_1468_p0 = b_3_load_reg_2651;

assign grp_fu_1476_p0 = b_4_load_reg_2661;

assign grp_fu_1484_p0 = b_5_load_reg_2671;

assign grp_fu_1492_p0 = b_6_load_reg_2681;

assign grp_fu_1500_p0 = b_7_load_reg_2691;

assign grp_fu_1508_p0 = b_8_load_reg_2701;

assign grp_fu_1516_p0 = b_9_load_reg_2711;

assign grp_fu_1524_p0 = b_10_load_reg_2721;

assign grp_fu_1532_p0 = b_11_load_reg_2731;

assign grp_fu_1540_p0 = b_12_load_reg_2741;

assign grp_fu_1548_p0 = b_13_load_reg_2751;

assign grp_fu_1556_p0 = b_14_load_reg_2761;

assign grp_fu_1564_p0 = b_15_load_reg_2771;

assign lshr_ln_fu_1584_p4 = {{ap_sig_allocacmp_i_1[15:4]}};

assign r_0_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_0_d0 = add9_reg_3336;

assign r_10_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_10_d0 = add9_s_reg_3386;

assign r_11_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_11_d0 = add9_10_reg_3391;

assign r_12_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_12_d0 = add9_11_reg_3396;

assign r_13_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_13_d0 = add9_12_reg_3401;

assign r_14_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_14_d0 = add9_13_reg_3406;

assign r_15_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_15_d0 = add9_14_reg_3411;

assign r_1_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_1_d0 = add9_1_reg_3341;

assign r_2_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_2_d0 = add9_2_reg_3346;

assign r_3_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_3_d0 = add9_3_reg_3351;

assign r_4_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_4_d0 = add9_4_reg_3356;

assign r_5_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_5_d0 = add9_5_reg_3361;

assign r_6_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_6_d0 = add9_6_reg_3366;

assign r_7_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_7_d0 = add9_7_reg_3371;

assign r_8_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_8_d0 = add9_8_reg_3376;

assign r_9_address0 = zext_ln10_reg_1972_pp0_iter17_reg;

assign r_9_d0 = add9_9_reg_3381;

assign temp_x_10_fu_1721_p1 = x_10_load_reg_2284;

assign temp_x_11_fu_1729_p1 = x_11_load_reg_2294;

assign temp_x_12_fu_1737_p1 = x_12_load_reg_2304;

assign temp_x_13_fu_1745_p1 = x_13_load_reg_2314;

assign temp_x_14_fu_1753_p1 = x_14_load_reg_2324;

assign temp_x_15_fu_1761_p1 = x_15_load_reg_2334;

assign temp_x_1_fu_1649_p1 = x_1_load_reg_2194;

assign temp_x_2_fu_1657_p1 = x_2_load_reg_2204;

assign temp_x_3_fu_1665_p1 = x_3_load_reg_2214;

assign temp_x_4_fu_1673_p1 = x_4_load_reg_2224;

assign temp_x_5_fu_1681_p1 = x_5_load_reg_2234;

assign temp_x_6_fu_1689_p1 = x_6_load_reg_2244;

assign temp_x_7_fu_1697_p1 = x_7_load_reg_2254;

assign temp_x_8_fu_1705_p1 = x_8_load_reg_2264;

assign temp_x_9_fu_1713_p1 = x_9_load_reg_2274;

assign temp_x_fu_1641_p1 = x_0_load_reg_2184;

assign tmp_fu_1576_p3 = ap_sig_allocacmp_i_1[32'd16];

assign x_0_address0 = zext_ln10_fu_1594_p1;

assign x_10_address0 = zext_ln10_fu_1594_p1;

assign x_11_address0 = zext_ln10_fu_1594_p1;

assign x_12_address0 = zext_ln10_fu_1594_p1;

assign x_13_address0 = zext_ln10_fu_1594_p1;

assign x_14_address0 = zext_ln10_fu_1594_p1;

assign x_15_address0 = zext_ln10_fu_1594_p1;

assign x_1_address0 = zext_ln10_fu_1594_p1;

assign x_2_address0 = zext_ln10_fu_1594_p1;

assign x_3_address0 = zext_ln10_fu_1594_p1;

assign x_4_address0 = zext_ln10_fu_1594_p1;

assign x_5_address0 = zext_ln10_fu_1594_p1;

assign x_6_address0 = zext_ln10_fu_1594_p1;

assign x_7_address0 = zext_ln10_fu_1594_p1;

assign x_8_address0 = zext_ln10_fu_1594_p1;

assign x_9_address0 = zext_ln10_fu_1594_p1;

assign zext_ln10_fu_1594_p1 = lshr_ln_fu_1584_p4;

always @ (posedge ap_clk) begin
    zext_ln10_reg_1972[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter13_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter14_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter15_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter16_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln10_reg_1972_pp0_iter17_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //kp_502_15
