INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/YandexDisk/labs/apvmis/Lab_1/project_1/project_1.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
