

================================================================
== Vitis HLS Report for 'fn1_Pipeline_VITIS_LOOP_264_2'
================================================================
* Date:           Sun Jun 23 22:27:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rand1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.459 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_264_2  |        ?|        ?|       182|        181|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    491|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|   29445|  22358|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1074|    -|
|Register         |        -|    -|     896|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|   30341|  23923|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      28|     44|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |mul_64s_18s_64_5_1_U2      |mul_64s_18s_64_5_1      |        0|   4|    51|     0|    0|
    |mul_64s_8s_64_5_1_U1       |mul_64s_8s_64_5_1       |        0|   4|    51|     0|    0|
    |mul_8s_16ns_16_2_1_U4      |mul_8s_16ns_16_2_1      |        0|   1|    67|     2|    0|
    |sdiv_33s_34ns_34_37_1_U5   |sdiv_33s_34ns_34_37_1   |        0|   0|  2585|  1970|    0|
    |srem_64ns_18s_18_68_1_U3   |srem_64ns_18s_18_68_1   |        0|   0|  8651|  6607|    0|
    |udiv_64ns_64s_8_68_1_U8    |udiv_64ns_64s_8_68_1    |        0|   0|  8651|  6607|    0|
    |urem_16ns_17ns_17_20_1_U7  |urem_16ns_17ns_17_20_1  |        0|   0|   738|   565|    0|
    |urem_5ns_64ns_17_9_1_U6    |urem_5ns_64ns_17_9_1    |        0|   0|  8651|  6607|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   9| 29445| 22358|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln264_1_fu_292_p2   |         +|   0|  0|  25|          18|          10|
    |add_ln264_2_fu_309_p2   |         +|   0|  0|  25|          18|          16|
    |add_ln264_fu_286_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln276_1_fu_382_p2   |         +|   0|  0|  24|          17|          10|
    |add_ln276_2_fu_390_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln276_fu_356_p2     |         +|   0|  0|  71|          64|          32|
    |sub_ln276_fu_334_p2     |         -|   0|  0|  71|           8|          64|
    |icmp_ln265_fu_324_p2    |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln270_fu_350_p2    |      icmp|   0|  0|  23|          16|           1|
    |select_ln270_fu_361_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln280_fu_411_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |v_75_1_fu_368_p2        |       xor|   0|  0|  16|          16|          16|
    |xor_ln264_fu_319_p2     |       xor|   0|  0|  64|          64|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 491|         369|         302|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  970|        182|    1|        182|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_v_57_1      |   14|          3|    8|         24|
    |ap_sig_allocacmp_v_97_2      |    9|          2|   17|         34|
    |v_35_fu_98                   |    9|          2|   19|         38|
    |v_57_fu_114                  |    9|          2|    8|         16|
    |v_75_fu_110                  |    9|          2|   16|         32|
    |v_85_fu_106                  |    9|          2|   18|         36|
    |v_97_fu_102                  |    9|          2|   17|         34|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1074|        205|  108|        404|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln264_1_reg_544          |   18|   0|   18|          0|
    |add_ln264_2_reg_564          |   18|   0|   18|          0|
    |add_ln264_reg_539            |   64|   0|   64|          0|
    |add_ln276_1_reg_613          |   17|   0|   17|          0|
    |add_ln276_2_reg_618          |   17|   0|   17|          0|
    |add_ln276_reg_603            |   64|   0|   64|          0|
    |ap_CS_fsm                    |  181|   0|  181|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |conv617_cast_reg_524         |    5|   0|   64|         59|
    |icmp_ln265_reg_579           |    1|   0|    1|          0|
    |icmp_ln270_reg_593           |    1|   0|    1|          0|
    |mul_ln264_1_reg_574          |   64|   0|   64|          0|
    |mul_ln264_reg_554            |   64|   0|   64|          0|
    |mul_ln270_reg_598            |   16|   0|   16|          0|
    |select_ln280_reg_633         |   64|   0|   64|          0|
    |sext_ln264_1_cast_reg_513    |   64|   0|   64|          0|
    |srem_ln264_reg_559           |   18|   0|   18|          0|
    |sub_ln276_reg_583            |   64|   0|   64|          0|
    |tmp_11_reg_628               |    1|   0|    1|          0|
    |udiv_ln282_reg_638           |    8|   0|    8|          0|
    |urem_ln275_reg_608           |   17|   0|   17|          0|
    |v_129_cast27_cast_reg_529    |   16|   0|   16|          0|
    |v_35_fu_98                   |   19|   0|   31|         12|
    |v_57_fu_114                  |    8|   0|    8|          0|
    |v_75_fu_110                  |   16|   0|   16|          0|
    |v_85_fu_106                  |   18|   0|   32|         14|
    |v_97_3_reg_623               |   17|   0|   17|          0|
    |v_97_fu_102                  |   17|   0|   17|          0|
    |zext_ln20_cast_reg_518       |   16|   0|   17|          1|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  896|   0|  982|         86|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_264_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_264_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_264_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_264_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_264_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_264_2|  return value|
|or_ln260         |   in|    8|     ap_none|                       or_ln260|        scalar|
|empty_41         |   in|   16|     ap_none|                       empty_41|        scalar|
|sext_ln28        |   in|   16|     ap_none|                      sext_ln28|        scalar|
|v_51             |   in|   64|     ap_none|                           v_51|        scalar|
|sub584           |   in|   64|     ap_none|                         sub584|        scalar|
|or_r             |   in|   64|     ap_none|                           or_r|        scalar|
|v_129_cast27     |   in|    8|     ap_none|                   v_129_cast27|        scalar|
|val_1            |   in|   64|     ap_none|                          val_1|        scalar|
|conv617          |   in|    5|     ap_none|                        conv617|        scalar|
|zext_ln20        |   in|   16|     ap_none|                      zext_ln20|        scalar|
|empty            |   in|   32|     ap_none|                          empty|        scalar|
|add638           |   in|   34|     ap_none|                         add638|        scalar|
|sext_ln264_1     |   in|   18|     ap_none|                   sext_ln264_1|        scalar|
|v_75_out         |  out|   16|      ap_vld|                       v_75_out|       pointer|
|v_75_out_ap_vld  |  out|    1|      ap_vld|                       v_75_out|       pointer|
|v_85_out         |  out|   32|      ap_vld|                       v_85_out|       pointer|
|v_85_out_ap_vld  |  out|    1|      ap_vld|                       v_85_out|       pointer|
|v_35_out         |  out|   31|      ap_vld|                       v_35_out|       pointer|
|v_35_out_ap_vld  |  out|    1|      ap_vld|                       v_35_out|       pointer|
+-----------------+-----+-----+------------+-------------------------------+--------------+

