{'data_out': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['fifo', 'read_address']],
              'DLines': ['860:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee805eff90>]},
 'fifo': {'CDeps': [[[], [], ['wr', 'fifo_full']]],
          'CLines': [[None, None, '855:C']],
          'Clocked': True,
          'DDeps': [['data_in']],
          'DLines': ['856:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805efd50>]},
 'fifo_cnt': {'CDeps': [[[], [], ['rst']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['wr', 'release_buffer', 'fifo_full'],
                         ['wr', 'release_buffer', 'fifo_empty']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['wr', 'release_buffer', 'fifo_full'],
                         ['wr', 'release_buffer', 'fifo_empty'],
                         ['wr',
                          'release_buffer',
                          'fifo_full',
                          'fifo_empty']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['wr', 'release_buffer', 'fifo_full']],
                        [[], [], ['rst'], ['reset_mode']]],
              'CLines': [[None, None, '505:C'],
                         [None, None, '505:C', '507:C', '509:C', '511:C'],
                         [None,
                          None,
                          '505:C',
                          '507:C',
                          '509:C',
                          '511:C',
                          '513:C'],
                         [None, None, '505:C', '507:C', '509:C'],
                         [None, None, '505:C', '507:C']],
              'Clocked': True,
              'DDeps': [[],
                        ['fifo_cnt', 'length_info'],
                        ['fifo_cnt', 'length_info'],
                        ['fifo_cnt'],
                        []],
              'DLines': ['506:D', '512:D', '514:D', '510:D', '508:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f0f50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f1d90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805ec410>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f17d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f1250>]},
 'fifo_empty': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['fifo_cnt']],
                'DLines': ['518:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee805ec490>]},
 'fifo_full': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['fifo_cnt']],
               'DLines': ['517:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee805f1850>]},
 'info_cnt': {'CDeps': [[[], [], ['rst']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['write_length_info', 'release_buffer'],
                         [],
                         ['release_buffer', 'info_empty'],
                         ['write_length_info', 'info_full']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['write_length_info', 'release_buffer'],
                         [],
                         ['release_buffer', 'info_empty']],
                        [[], [], ['rst'], ['reset_mode']]],
              'CLines': [[None, None, '524:C'],
                         [None,
                          None,
                          '524:C',
                          '526:C',
                          '528:C',
                          None,
                          '530:C',
                          '532:C'],
                         [None,
                          None,
                          '524:C',
                          '526:C',
                          '528:C',
                          None,
                          '530:C'],
                         [None, None, '524:C', '526:C']],
              'Clocked': True,
              'DDeps': [[], ['info_cnt'], ['info_cnt'], []],
              'DLines': ['525:D', '533:D', '531:D', '527:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805ec910>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805e47d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805e4350>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805ecc10>]},
 'info_empty': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['info_cnt']],
                'DLines': ['538:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee805e4890>]},
 'info_full': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['info_cnt']],
               'DLines': ['537:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee805e4190>]},
 'initialize_memories': {'CDeps': [[[], [], ['rst'], ['wr_info_pointer']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '553:C', '555:C'],
                                    [None, None, '553:C']],
                         'Clocked': True,
                         'DDeps': [[], []],
                         'DLines': ['556:D', '554:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805ef910>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805ef590>]},
 'latch_overrun': {'CDeps': [[[], [], ['rst']],
                             [[],
                              [],
                              ['rst'],
                              ['reset_mode', 'write_length_info']],
                             [[],
                              [],
                              ['rst'],
                              ['reset_mode', 'write_length_info'],
                              ['wr', 'fifo_full']]],
                   'CLines': [[None, None, '493:C'],
                              [None, None, '493:C', '495:C'],
                              [None, None, '493:C', '495:C', '497:C']],
                   'Clocked': True,
                   'DDeps': [[], [], []],
                   'DLines': ['494:D', '496:D', '498:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f0550>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f0910>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f0cd0>]},
 'len_cnt': {'CDeps': [[[],
                        [],
                        ['rst'],
                        ['reset_mode', 'write_length_info']],
                       [[],
                        [],
                        ['rst'],
                        ['reset_mode', 'write_length_info'],
                        ['wr', 'fifo_full']],
                       [[], [], ['rst']]],
             'CLines': [[None, None, '436:C', '438:C'],
                        [None, None, '436:C', '438:C', '440:C'],
                        [None, None, '436:C']],
             'Clocked': True,
             'DDeps': [[], ['len_cnt'], []],
             'DLines': ['439:D', '441:D', '437:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a2a810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a2ac90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a2a490>]},
 'length_fifo': {'CDeps': [[[],
                            [],
                            ['write_length_info',
                             'info_full',
                             'initialize_memories']]],
                 'CLines': [[None, None, '866:C']],
                 'Clocked': True,
                 'DDeps': [['len_cnt', 'initialize_memories']],
                 'DLines': ['867:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80610850>]},
 'length_info': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['length_fifo', 'rd_info_pointer']],
                 'DLines': ['872:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee80610a50>]},
 'overrun': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['overrun_info', 'rd_info_pointer']],
             'DLines': ['883:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee8060f5d0>]},
 'overrun_info': {'CDeps': [[[],
                             [],
                             ['write_length_info',
                              'info_full',
                              'initialize_memories']]],
                  'CLines': [[None, None, '877:C']],
                  'Clocked': True,
                  'DDeps': [['latch_overrun',
                             'wr',
                             'fifo_full',
                             'initialize_memories']],
                  'DLines': ['878:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee8060f410>]},
 'rd_info_pointer': {'CDeps': [[[], [], ['rst']],
                               [[],
                                [],
                                ['rst'],
                                ['release_buffer', 'info_full']]],
                     'CLines': [[None, None, '461:C'],
                                [None, None, '461:C', '463:C']],
                     'Clocked': True,
                     'DDeps': [[], ['rd_info_pointer']],
                     'DLines': ['462:D', '464:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a21b10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a23050>]},
 'rd_pointer': {'CDeps': [[[], [], ['rst']],
                          [[],
                           [],
                           ['rst'],
                           ['release_buffer', 'fifo_empty']]],
                'CLines': [[None, None, '471:C'],
                           [None, None, '471:C', '473:C']],
                'Clocked': True,
                'DDeps': [[], ['rd_pointer', 'length_info']],
                'DLines': ['472:D', '474:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a23350>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a23850>]},
 'read_address': {'CDeps': [[[], [], ['extended_mode']],
                            [[], [], ['extended_mode']]],
                  'CLines': [[None, None, '544:C'], [None, None, '544:C']],
                  'Clocked': False,
                  'DDeps': [['rd_pointer', 'addr'], ['rd_pointer', 'addr']],
                  'DLines': ['547:D', '545:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fee805ef1d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fee805e4ed0>]},
 'wr_info_pointer': {'CDeps': [[[],
                                [],
                                ['rst'],
                                ['write_length_info',
                                 'info_full',
                                 'initialize_memories']],
                               [[],
                                [],
                                ['rst'],
                                ['write_length_info',
                                 'info_full',
                                 'initialize_memories'],
                                ['reset_mode']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '448:C', '450:C'],
                                [None, None, '448:C', '450:C', '452:C'],
                                [None, None, '448:C']],
                     'Clocked': True,
                     'DDeps': [['wr_info_pointer'], ['rd_info_pointer'], []],
                     'DLines': ['451:D', '453:D', '449:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a21510>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a21850>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a2af10>]},
 'wr_pointer': {'CDeps': [[[], [], ['rst'], ['reset_mode']],
                          [[],
                           [],
                           ['rst'],
                           ['reset_mode'],
                           ['wr', 'fifo_full']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '481:C', '483:C'],
                           [None, None, '481:C', '483:C', '485:C'],
                           [None, None, '481:C']],
                'Clocked': True,
                'DDeps': [['rd_pointer'], ['wr_pointer'], []],
                'DLines': ['484:D', '486:D', '482:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a23e10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee805f02d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a23b50>]},
 'wr_q': {'CDeps': [[[], [], ['rst'], ['reset_mode']],
                    [[], [], ['rst'], ['reset_mode']],
                    [[], [], ['rst']]],
          'CLines': [[None, None, '424:C', '426:C'],
                     [None, None, '424:C', '426:C'],
                     [None, None, '424:C']],
          'Clocked': True,
          'DDeps': [['wr'], [], []],
          'DLines': ['429:D', '427:D', '425:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80a2a1d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80646f90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fee80646c90>]},
 'write_length_info': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['wr', 'wr_q']],
                       'DLines': ['419:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fee80646810>]}}
