
Projet_Eve_servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005224  080002ac  080002ac  000102ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  080054d0  080054d0  000154d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005748  08005748  00015748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005750  08005750  00015750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005754  08005754  00015754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  24000000  08005758  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000b4  24000010  08005768  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240000c4  08005768  000200c4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000f2c7  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00001e89  00000000  00000000  0002f348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000a68  00000000  00000000  000311d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000007f8  00000000  00000000  00031c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002eff4  00000000  00000000  00032438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000f4d9  00000000  00000000  0006142c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0013283d  00000000  00000000  00070905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00002a20  00000000  00000000  001a3144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007a  00000000  00000000  001a5b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	; (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	24000010 	.word	0x24000010
 80002c8:	00000000 	.word	0x00000000
 80002cc:	080054b8 	.word	0x080054b8

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	; (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	; (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	24000014 	.word	0x24000014
 80002e8:	080054b8 	.word	0x080054b8

080002ec <__aeabi_uldivmod>:
 80002ec:	b953      	cbnz	r3, 8000304 <__aeabi_uldivmod+0x18>
 80002ee:	b94a      	cbnz	r2, 8000304 <__aeabi_uldivmod+0x18>
 80002f0:	2900      	cmp	r1, #0
 80002f2:	bf08      	it	eq
 80002f4:	2800      	cmpeq	r0, #0
 80002f6:	bf1c      	itt	ne
 80002f8:	f04f 31ff 	movne.w	r1, #4294967295
 80002fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000300:	f000 b970 	b.w	80005e4 <__aeabi_idiv0>
 8000304:	f1ad 0c08 	sub.w	ip, sp, #8
 8000308:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030c:	f000 f806 	bl	800031c <__udivmoddi4>
 8000310:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000318:	b004      	add	sp, #16
 800031a:	4770      	bx	lr

0800031c <__udivmoddi4>:
 800031c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000320:	9e08      	ldr	r6, [sp, #32]
 8000322:	460d      	mov	r5, r1
 8000324:	4604      	mov	r4, r0
 8000326:	460f      	mov	r7, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14a      	bne.n	80003c2 <__udivmoddi4+0xa6>
 800032c:	428a      	cmp	r2, r1
 800032e:	4694      	mov	ip, r2
 8000330:	d965      	bls.n	80003fe <__udivmoddi4+0xe2>
 8000332:	fab2 f382 	clz	r3, r2
 8000336:	b143      	cbz	r3, 800034a <__udivmoddi4+0x2e>
 8000338:	fa02 fc03 	lsl.w	ip, r2, r3
 800033c:	f1c3 0220 	rsb	r2, r3, #32
 8000340:	409f      	lsls	r7, r3
 8000342:	fa20 f202 	lsr.w	r2, r0, r2
 8000346:	4317      	orrs	r7, r2
 8000348:	409c      	lsls	r4, r3
 800034a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800034e:	fa1f f58c 	uxth.w	r5, ip
 8000352:	fbb7 f1fe 	udiv	r1, r7, lr
 8000356:	0c22      	lsrs	r2, r4, #16
 8000358:	fb0e 7711 	mls	r7, lr, r1, r7
 800035c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000360:	fb01 f005 	mul.w	r0, r1, r5
 8000364:	4290      	cmp	r0, r2
 8000366:	d90a      	bls.n	800037e <__udivmoddi4+0x62>
 8000368:	eb1c 0202 	adds.w	r2, ip, r2
 800036c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000370:	f080 811c 	bcs.w	80005ac <__udivmoddi4+0x290>
 8000374:	4290      	cmp	r0, r2
 8000376:	f240 8119 	bls.w	80005ac <__udivmoddi4+0x290>
 800037a:	3902      	subs	r1, #2
 800037c:	4462      	add	r2, ip
 800037e:	1a12      	subs	r2, r2, r0
 8000380:	b2a4      	uxth	r4, r4
 8000382:	fbb2 f0fe 	udiv	r0, r2, lr
 8000386:	fb0e 2210 	mls	r2, lr, r0, r2
 800038a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800038e:	fb00 f505 	mul.w	r5, r0, r5
 8000392:	42a5      	cmp	r5, r4
 8000394:	d90a      	bls.n	80003ac <__udivmoddi4+0x90>
 8000396:	eb1c 0404 	adds.w	r4, ip, r4
 800039a:	f100 32ff 	add.w	r2, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x294>
 80003a2:	42a5      	cmp	r5, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x294>
 80003a8:	4464      	add	r4, ip
 80003aa:	3802      	subs	r0, #2
 80003ac:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b0:	1b64      	subs	r4, r4, r5
 80003b2:	2100      	movs	r1, #0
 80003b4:	b11e      	cbz	r6, 80003be <__udivmoddi4+0xa2>
 80003b6:	40dc      	lsrs	r4, r3
 80003b8:	2300      	movs	r3, #0
 80003ba:	e9c6 4300 	strd	r4, r3, [r6]
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d908      	bls.n	80003d8 <__udivmoddi4+0xbc>
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f000 80ed 	beq.w	80005a6 <__udivmoddi4+0x28a>
 80003cc:	2100      	movs	r1, #0
 80003ce:	e9c6 0500 	strd	r0, r5, [r6]
 80003d2:	4608      	mov	r0, r1
 80003d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d8:	fab3 f183 	clz	r1, r3
 80003dc:	2900      	cmp	r1, #0
 80003de:	d149      	bne.n	8000474 <__udivmoddi4+0x158>
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d302      	bcc.n	80003ea <__udivmoddi4+0xce>
 80003e4:	4282      	cmp	r2, r0
 80003e6:	f200 80f8 	bhi.w	80005da <__udivmoddi4+0x2be>
 80003ea:	1a84      	subs	r4, r0, r2
 80003ec:	eb65 0203 	sbc.w	r2, r5, r3
 80003f0:	2001      	movs	r0, #1
 80003f2:	4617      	mov	r7, r2
 80003f4:	2e00      	cmp	r6, #0
 80003f6:	d0e2      	beq.n	80003be <__udivmoddi4+0xa2>
 80003f8:	e9c6 4700 	strd	r4, r7, [r6]
 80003fc:	e7df      	b.n	80003be <__udivmoddi4+0xa2>
 80003fe:	b902      	cbnz	r2, 8000402 <__udivmoddi4+0xe6>
 8000400:	deff      	udf	#255	; 0xff
 8000402:	fab2 f382 	clz	r3, r2
 8000406:	2b00      	cmp	r3, #0
 8000408:	f040 8090 	bne.w	800052c <__udivmoddi4+0x210>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000412:	fa1f fe8c 	uxth.w	lr, ip
 8000416:	2101      	movs	r1, #1
 8000418:	fbb2 f5f7 	udiv	r5, r2, r7
 800041c:	fb07 2015 	mls	r0, r7, r5, r2
 8000420:	0c22      	lsrs	r2, r4, #16
 8000422:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000426:	fb0e f005 	mul.w	r0, lr, r5
 800042a:	4290      	cmp	r0, r2
 800042c:	d908      	bls.n	8000440 <__udivmoddi4+0x124>
 800042e:	eb1c 0202 	adds.w	r2, ip, r2
 8000432:	f105 38ff 	add.w	r8, r5, #4294967295
 8000436:	d202      	bcs.n	800043e <__udivmoddi4+0x122>
 8000438:	4290      	cmp	r0, r2
 800043a:	f200 80cb 	bhi.w	80005d4 <__udivmoddi4+0x2b8>
 800043e:	4645      	mov	r5, r8
 8000440:	1a12      	subs	r2, r2, r0
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb2 f0f7 	udiv	r0, r2, r7
 8000448:	fb07 2210 	mls	r2, r7, r0, r2
 800044c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000450:	fb0e fe00 	mul.w	lr, lr, r0
 8000454:	45a6      	cmp	lr, r4
 8000456:	d908      	bls.n	800046a <__udivmoddi4+0x14e>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	d202      	bcs.n	8000468 <__udivmoddi4+0x14c>
 8000462:	45a6      	cmp	lr, r4
 8000464:	f200 80bb 	bhi.w	80005de <__udivmoddi4+0x2c2>
 8000468:	4610      	mov	r0, r2
 800046a:	eba4 040e 	sub.w	r4, r4, lr
 800046e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000472:	e79f      	b.n	80003b4 <__udivmoddi4+0x98>
 8000474:	f1c1 0720 	rsb	r7, r1, #32
 8000478:	408b      	lsls	r3, r1
 800047a:	fa22 fc07 	lsr.w	ip, r2, r7
 800047e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000482:	fa05 f401 	lsl.w	r4, r5, r1
 8000486:	fa20 f307 	lsr.w	r3, r0, r7
 800048a:	40fd      	lsrs	r5, r7
 800048c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000490:	4323      	orrs	r3, r4
 8000492:	fbb5 f8f9 	udiv	r8, r5, r9
 8000496:	fa1f fe8c 	uxth.w	lr, ip
 800049a:	fb09 5518 	mls	r5, r9, r8, r5
 800049e:	0c1c      	lsrs	r4, r3, #16
 80004a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a4:	fb08 f50e 	mul.w	r5, r8, lr
 80004a8:	42a5      	cmp	r5, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	fa00 f001 	lsl.w	r0, r0, r1
 80004b2:	d90b      	bls.n	80004cc <__udivmoddi4+0x1b0>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80004bc:	f080 8088 	bcs.w	80005d0 <__udivmoddi4+0x2b4>
 80004c0:	42a5      	cmp	r5, r4
 80004c2:	f240 8085 	bls.w	80005d0 <__udivmoddi4+0x2b4>
 80004c6:	f1a8 0802 	sub.w	r8, r8, #2
 80004ca:	4464      	add	r4, ip
 80004cc:	1b64      	subs	r4, r4, r5
 80004ce:	b29d      	uxth	r5, r3
 80004d0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d4:	fb09 4413 	mls	r4, r9, r3, r4
 80004d8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004dc:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e0:	45a6      	cmp	lr, r4
 80004e2:	d908      	bls.n	80004f6 <__udivmoddi4+0x1da>
 80004e4:	eb1c 0404 	adds.w	r4, ip, r4
 80004e8:	f103 35ff 	add.w	r5, r3, #4294967295
 80004ec:	d26c      	bcs.n	80005c8 <__udivmoddi4+0x2ac>
 80004ee:	45a6      	cmp	lr, r4
 80004f0:	d96a      	bls.n	80005c8 <__udivmoddi4+0x2ac>
 80004f2:	3b02      	subs	r3, #2
 80004f4:	4464      	add	r4, ip
 80004f6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fa:	fba3 9502 	umull	r9, r5, r3, r2
 80004fe:	eba4 040e 	sub.w	r4, r4, lr
 8000502:	42ac      	cmp	r4, r5
 8000504:	46c8      	mov	r8, r9
 8000506:	46ae      	mov	lr, r5
 8000508:	d356      	bcc.n	80005b8 <__udivmoddi4+0x29c>
 800050a:	d053      	beq.n	80005b4 <__udivmoddi4+0x298>
 800050c:	b156      	cbz	r6, 8000524 <__udivmoddi4+0x208>
 800050e:	ebb0 0208 	subs.w	r2, r0, r8
 8000512:	eb64 040e 	sbc.w	r4, r4, lr
 8000516:	fa04 f707 	lsl.w	r7, r4, r7
 800051a:	40ca      	lsrs	r2, r1
 800051c:	40cc      	lsrs	r4, r1
 800051e:	4317      	orrs	r7, r2
 8000520:	e9c6 7400 	strd	r7, r4, [r6]
 8000524:	4618      	mov	r0, r3
 8000526:	2100      	movs	r1, #0
 8000528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052c:	f1c3 0120 	rsb	r1, r3, #32
 8000530:	fa02 fc03 	lsl.w	ip, r2, r3
 8000534:	fa20 f201 	lsr.w	r2, r0, r1
 8000538:	fa25 f101 	lsr.w	r1, r5, r1
 800053c:	409d      	lsls	r5, r3
 800053e:	432a      	orrs	r2, r5
 8000540:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000544:	fa1f fe8c 	uxth.w	lr, ip
 8000548:	fbb1 f0f7 	udiv	r0, r1, r7
 800054c:	fb07 1510 	mls	r5, r7, r0, r1
 8000550:	0c11      	lsrs	r1, r2, #16
 8000552:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000556:	fb00 f50e 	mul.w	r5, r0, lr
 800055a:	428d      	cmp	r5, r1
 800055c:	fa04 f403 	lsl.w	r4, r4, r3
 8000560:	d908      	bls.n	8000574 <__udivmoddi4+0x258>
 8000562:	eb1c 0101 	adds.w	r1, ip, r1
 8000566:	f100 38ff 	add.w	r8, r0, #4294967295
 800056a:	d22f      	bcs.n	80005cc <__udivmoddi4+0x2b0>
 800056c:	428d      	cmp	r5, r1
 800056e:	d92d      	bls.n	80005cc <__udivmoddi4+0x2b0>
 8000570:	3802      	subs	r0, #2
 8000572:	4461      	add	r1, ip
 8000574:	1b49      	subs	r1, r1, r5
 8000576:	b292      	uxth	r2, r2
 8000578:	fbb1 f5f7 	udiv	r5, r1, r7
 800057c:	fb07 1115 	mls	r1, r7, r5, r1
 8000580:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000584:	fb05 f10e 	mul.w	r1, r5, lr
 8000588:	4291      	cmp	r1, r2
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x282>
 800058c:	eb1c 0202 	adds.w	r2, ip, r2
 8000590:	f105 38ff 	add.w	r8, r5, #4294967295
 8000594:	d216      	bcs.n	80005c4 <__udivmoddi4+0x2a8>
 8000596:	4291      	cmp	r1, r2
 8000598:	d914      	bls.n	80005c4 <__udivmoddi4+0x2a8>
 800059a:	3d02      	subs	r5, #2
 800059c:	4462      	add	r2, ip
 800059e:	1a52      	subs	r2, r2, r1
 80005a0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a4:	e738      	b.n	8000418 <__udivmoddi4+0xfc>
 80005a6:	4631      	mov	r1, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e708      	b.n	80003be <__udivmoddi4+0xa2>
 80005ac:	4639      	mov	r1, r7
 80005ae:	e6e6      	b.n	800037e <__udivmoddi4+0x62>
 80005b0:	4610      	mov	r0, r2
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x90>
 80005b4:	4548      	cmp	r0, r9
 80005b6:	d2a9      	bcs.n	800050c <__udivmoddi4+0x1f0>
 80005b8:	ebb9 0802 	subs.w	r8, r9, r2
 80005bc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c0:	3b01      	subs	r3, #1
 80005c2:	e7a3      	b.n	800050c <__udivmoddi4+0x1f0>
 80005c4:	4645      	mov	r5, r8
 80005c6:	e7ea      	b.n	800059e <__udivmoddi4+0x282>
 80005c8:	462b      	mov	r3, r5
 80005ca:	e794      	b.n	80004f6 <__udivmoddi4+0x1da>
 80005cc:	4640      	mov	r0, r8
 80005ce:	e7d1      	b.n	8000574 <__udivmoddi4+0x258>
 80005d0:	46d0      	mov	r8, sl
 80005d2:	e77b      	b.n	80004cc <__udivmoddi4+0x1b0>
 80005d4:	3d02      	subs	r5, #2
 80005d6:	4462      	add	r2, ip
 80005d8:	e732      	b.n	8000440 <__udivmoddi4+0x124>
 80005da:	4608      	mov	r0, r1
 80005dc:	e70a      	b.n	80003f4 <__udivmoddi4+0xd8>
 80005de:	4464      	add	r4, ip
 80005e0:	3802      	subs	r0, #2
 80005e2:	e742      	b.n	800046a <__udivmoddi4+0x14e>

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <update_crc>:
unsigned short update_crc(unsigned short crc_accum, unsigned char *data_blk_ptr, unsigned short data_blk_size)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80005f4:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80005f8:	6019      	str	r1, [r3, #0]
 80005fa:	4611      	mov	r1, r2
 80005fc:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8000600:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8000604:	4602      	mov	r2, r0
 8000606:	801a      	strh	r2, [r3, #0]
 8000608:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800060c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8000610:	460a      	mov	r2, r1
 8000612:	801a      	strh	r2, [r3, #0]
    unsigned short i, j;
    unsigned short crc_table[256] = {
 8000614:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8000618:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800061c:	4a28      	ldr	r2, [pc, #160]	; (80006c0 <update_crc+0xd8>)
 800061e:	4618      	mov	r0, r3
 8000620:	4611      	mov	r1, r2
 8000622:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000626:	461a      	mov	r2, r3
 8000628:	f004 ff38 	bl	800549c <memcpy>
        0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261,
        0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231,
        0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202
    };

    for(j = 0; j < data_blk_size; j++)
 800062c:	2300      	movs	r3, #0
 800062e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8000632:	e031      	b.n	8000698 <update_crc+0xb0>
    {
        i = ((unsigned short)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8000634:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8000638:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800063c:	881b      	ldrh	r3, [r3, #0]
 800063e:	0a1b      	lsrs	r3, r3, #8
 8000640:	b29a      	uxth	r2, r3
 8000642:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000646:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800064a:	f5a1 7104 	sub.w	r1, r1, #528	; 0x210
 800064e:	6809      	ldr	r1, [r1, #0]
 8000650:	440b      	add	r3, r1
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	b29b      	uxth	r3, r3
 8000656:	4053      	eors	r3, r2
 8000658:	b29b      	uxth	r3, r3
 800065a:	b2db      	uxtb	r3, r3
 800065c:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c
        crc_accum = (crc_accum << 8) ^ crc_table[i];
 8000660:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8000664:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	021b      	lsls	r3, r3, #8
 800066c:	b21a      	sxth	r2, r3
 800066e:	f8b7 120c 	ldrh.w	r1, [r7, #524]	; 0x20c
 8000672:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8000676:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800067a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800067e:	b21b      	sxth	r3, r3
 8000680:	4053      	eors	r3, r2
 8000682:	b21a      	sxth	r2, r3
 8000684:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8000688:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800068c:	801a      	strh	r2, [r3, #0]
    for(j = 0; j < data_blk_size; j++)
 800068e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000692:	3301      	adds	r3, #1
 8000694:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8000698:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800069c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80006a0:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 80006a4:	881b      	ldrh	r3, [r3, #0]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d3c4      	bcc.n	8000634 <update_crc+0x4c>
    }

    return crc_accum;
 80006aa:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80006ae:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 80006b2:	881b      	ldrh	r3, [r3, #0]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	f507 7704 	add.w	r7, r7, #528	; 0x210
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	080054d0 	.word	0x080054d0

080006c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c4:	b590      	push	{r4, r7, lr}
 80006c6:	b091      	sub	sp, #68	; 0x44
 80006c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ca:	f000 fb09 	bl	8000ce0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ce:	f000 f82f 	bl	8000730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d2:	f000 f8ed 	bl	80008b0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80006d6:	f000 f89f 	bl	8000818 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /*toogle LED*/
  uint8_t Dynamixel_ToogleLED_XL430[] = {0xFF, 0xFF, 0xFD, 0x00,/*id*/ 0x01, /*length*/0x06, 0x00,/*type instruction, ici write*/0x03
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <main+0x5c>)
 80006dc:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80006e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006e2:	c407      	stmia	r4!, {r0, r1, r2}
 80006e4:	7023      	strb	r3, [r4, #0]
		  /*débutparam, address 65:*/ ,0x41,0x00
		  /*value in the address*/,0x01
  	  	  /*on calcul le CRC après */,0x00,0x00};
  uint8_t test_Dynamixel_ToogleLED_XL430[] = {0xFF, 0xFF, 0xFD, 0x00,/*id*/ 0x01, /*length*/0x06, 0x00,/*type instruction, ici write*/0x03
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <main+0x60>)
 80006e8:	f107 0420 	add.w	r4, r7, #32
 80006ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006ee:	c407      	stmia	r4!, {r0, r1, r2}
 80006f0:	7023      	strb	r3, [r4, #0]
  Dynamixel_ToogleLED_XL430[array_size]=crc_l;
  Dynamixel_ToogleLED_XL430[array_size+1]=crc_h;
*/

  /*change position to 90*/
  uint8_t Dynamixel_ChangePosition_XL430[] = {0xFF, 0xFF, 0xFD, 0x00,/*id*/ 0x01, /*length*/0x09, 0x00,/*type instruction, ici write*/0x03
 80006f2:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <main+0x64>)
 80006f4:	f107 0410 	add.w	r4, r7, #16
 80006f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   		  /*débutparam, address 116:*/ ,0x74,0x00
   		  /*value in the address : 2048*/,0x00,0x08,0x00,0x00
     	  	  /*CRC*/				,0xCA,0x89};

  /*autorise le moteur a tourner ( pas de transimission/récpetion possible dans ce mode*/
    uint8_t Dynamixel_RotateMode_XL430[] = {0xFF, 0xFF, 0xFD, 0x00,/*id*/ 0x01, /*length*/0x06, 0x00,/*type instruction, ici write*/0x03
 80006fe:	4b0b      	ldr	r3, [pc, #44]	; (800072c <main+0x68>)
 8000700:	463c      	mov	r4, r7
 8000702:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000704:	c407      	stmia	r4!, {r0, r1, r2}
 8000706:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  send_dynamixel(Dynamixel_ToogleLED_XL430,sizeof(Dynamixel_ToogleLED_XL430));
 8000708:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800070c:	210d      	movs	r1, #13
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f926 	bl	8000960 <send_dynamixel>
	  //HAL_UART_Transmit(&huart3, test_Dynamixel_ToogleLED_XL430, sizeof(test_Dynamixel_ToogleLED_XL430), 10);
	  HAL_Delay(1000);
 8000714:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000718:	f000 fb74 	bl	8000e04 <HAL_Delay>
	  send_dynamixel(Dynamixel_ToogleLED_XL430,sizeof(Dynamixel_ToogleLED_XL430));
 800071c:	e7f4      	b.n	8000708 <main+0x44>
 800071e:	bf00      	nop
 8000720:	080056d0 	.word	0x080056d0
 8000724:	080056e0 	.word	0x080056e0
 8000728:	080056f0 	.word	0x080056f0
 800072c:	08005700 	.word	0x08005700

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b09c      	sub	sp, #112	; 0x70
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800073a:	224c      	movs	r2, #76	; 0x4c
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f004 fe80 	bl	8005444 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2220      	movs	r2, #32
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f004 fe7a 	bl	8005444 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000750:	4b2f      	ldr	r3, [pc, #188]	; (8000810 <SystemClock_Config+0xe0>)
 8000752:	f04f 32ff 	mov.w	r2, #4294967295
 8000756:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800075a:	2004      	movs	r0, #4
 800075c:	f000 fe0a 	bl	8001374 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000760:	2300      	movs	r3, #0
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	4b2b      	ldr	r3, [pc, #172]	; (8000814 <SystemClock_Config+0xe4>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	4a2a      	ldr	r2, [pc, #168]	; (8000814 <SystemClock_Config+0xe4>)
 800076a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800076e:	6193      	str	r3, [r2, #24]
 8000770:	4b28      	ldr	r3, [pc, #160]	; (8000814 <SystemClock_Config+0xe4>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800077c:	bf00      	nop
 800077e:	4b25      	ldr	r3, [pc, #148]	; (8000814 <SystemClock_Config+0xe4>)
 8000780:	699b      	ldr	r3, [r3, #24]
 8000782:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000786:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800078a:	d1f8      	bne.n	800077e <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800078c:	2301      	movs	r3, #1
 800078e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000790:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000794:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000796:	2302      	movs	r3, #2
 8000798:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800079a:	2302      	movs	r3, #2
 800079c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800079e:	2301      	movs	r3, #1
 80007a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80007a2:	2318      	movs	r3, #24
 80007a4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007a6:	2302      	movs	r3, #2
 80007a8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007aa:	2304      	movs	r3, #4
 80007ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007b2:	230c      	movs	r3, #12
 80007b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007b6:	2300      	movs	r3, #0
 80007b8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fe30 	bl	8001428 <HAL_RCC_OscConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80007ce:	f000 f8c1 	bl	8000954 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	233f      	movs	r3, #63	; 0x3f
 80007d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d6:	2303      	movs	r3, #3
 80007d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	2102      	movs	r1, #2
 80007f6:	4618      	mov	r0, r3
 80007f8:	f001 fa48 	bl	8001c8c <HAL_RCC_ClockConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000802:	f000 f8a7 	bl	8000954 <Error_Handler>
  }
}
 8000806:	bf00      	nop
 8000808:	3770      	adds	r7, #112	; 0x70
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	58024400 	.word	0x58024400
 8000814:	58024800 	.word	0x58024800

08000818 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800081c:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 800081e:	4a23      	ldr	r2, [pc, #140]	; (80008ac <MX_USART3_UART_Init+0x94>)
 8000820:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000822:	4b21      	ldr	r3, [pc, #132]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000824:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000828:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800082a:	4b1f      	ldr	r3, [pc, #124]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000830:	4b1d      	ldr	r3, [pc, #116]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000836:	4b1c      	ldr	r3, [pc, #112]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 800083c:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 800083e:	2208      	movs	r2, #8
 8000840:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000842:	4b19      	ldr	r3, [pc, #100]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000848:	4b17      	ldr	r3, [pc, #92]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 800084a:	2200      	movs	r2, #0
 800084c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084e:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000850:	2200      	movs	r2, #0
 8000852:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000854:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000856:	2200      	movs	r2, #0
 8000858:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800085a:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 800085c:	2200      	movs	r2, #0
 800085e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8000860:	4811      	ldr	r0, [pc, #68]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000862:	f003 fb7f 	bl	8003f64 <HAL_HalfDuplex_Init>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800086c:	f000 f872 	bl	8000954 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000870:	2100      	movs	r1, #0
 8000872:	480d      	ldr	r0, [pc, #52]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000874:	f004 fd1b 	bl	80052ae <HAL_UARTEx_SetTxFifoThreshold>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800087e:	f000 f869 	bl	8000954 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000882:	2100      	movs	r1, #0
 8000884:	4808      	ldr	r0, [pc, #32]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000886:	f004 fd50 	bl	800532a <HAL_UARTEx_SetRxFifoThreshold>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000890:	f000 f860 	bl	8000954 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000894:	4804      	ldr	r0, [pc, #16]	; (80008a8 <MX_USART3_UART_Init+0x90>)
 8000896:	f004 fcd1 	bl	800523c <HAL_UARTEx_DisableFifoMode>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80008a0:	f000 f858 	bl	8000954 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	2400002c 	.word	0x2400002c
 80008ac:	40004800 	.word	0x40004800

080008b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b088      	sub	sp, #32
 80008b4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b6:	4b25      	ldr	r3, [pc, #148]	; (800094c <MX_GPIO_Init+0x9c>)
 80008b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008bc:	4a23      	ldr	r2, [pc, #140]	; (800094c <MX_GPIO_Init+0x9c>)
 80008be:	f043 0304 	orr.w	r3, r3, #4
 80008c2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80008c6:	4b21      	ldr	r3, [pc, #132]	; (800094c <MX_GPIO_Init+0x9c>)
 80008c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008cc:	f003 0304 	and.w	r3, r3, #4
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d4:	4b1d      	ldr	r3, [pc, #116]	; (800094c <MX_GPIO_Init+0x9c>)
 80008d6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008da:	4a1c      	ldr	r2, [pc, #112]	; (800094c <MX_GPIO_Init+0x9c>)
 80008dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008e0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80008e4:	4b19      	ldr	r3, [pc, #100]	; (800094c <MX_GPIO_Init+0x9c>)
 80008e6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008f2:	4b16      	ldr	r3, [pc, #88]	; (800094c <MX_GPIO_Init+0x9c>)
 80008f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008f8:	4a14      	ldr	r2, [pc, #80]	; (800094c <MX_GPIO_Init+0x9c>)
 80008fa:	f043 0308 	orr.w	r3, r3, #8
 80008fe:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000902:	4b12      	ldr	r3, [pc, #72]	; (800094c <MX_GPIO_Init+0x9c>)
 8000904:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000908:	f003 0308 	and.w	r3, r3, #8
 800090c:	603b      	str	r3, [r7, #0]
 800090e:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]
 800091a:	609a      	str	r2, [r3, #8]
 800091c:	60da      	str	r2, [r3, #12]
 800091e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000920:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000924:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000926:	2302      	movs	r3, #2
 8000928:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000932:	2307      	movs	r3, #7
 8000934:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000936:	f107 030c 	add.w	r3, r7, #12
 800093a:	4619      	mov	r1, r3
 800093c:	4804      	ldr	r0, [pc, #16]	; (8000950 <MX_GPIO_Init+0xa0>)
 800093e:	f000 fb69 	bl	8001014 <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 8000942:	bf00      	nop
 8000944:	3720      	adds	r7, #32
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	58024400 	.word	0x58024400
 8000950:	58020c00 	.word	0x58020c00

08000954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000958:	b672      	cpsid	i
}
 800095a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800095c:	e7fe      	b.n	800095c <Error_Handler+0x8>
	...

08000960 <send_dynamixel>:
#include <stdint.h>
#include "stm32h7xx.h"
extern UART_HandleTypeDef huart3;


void send_dynamixel(uint8_t instruction[], size_t array_size){
 8000960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000964:	b086      	sub	sp, #24
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
 800096a:	6039      	str	r1, [r7, #0]
 800096c:	466b      	mov	r3, sp
 800096e:	469a      	mov	sl, r3
	  uint8_t instruction_sent[array_size];
 8000970:	683e      	ldr	r6, [r7, #0]
 8000972:	4633      	mov	r3, r6
 8000974:	3b01      	subs	r3, #1
 8000976:	617b      	str	r3, [r7, #20]
 8000978:	2300      	movs	r3, #0
 800097a:	46b0      	mov	r8, r6
 800097c:	4699      	mov	r9, r3
 800097e:	f04f 0200 	mov.w	r2, #0
 8000982:	f04f 0300 	mov.w	r3, #0
 8000986:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800098a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800098e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000992:	2300      	movs	r3, #0
 8000994:	4634      	mov	r4, r6
 8000996:	461d      	mov	r5, r3
 8000998:	f04f 0200 	mov.w	r2, #0
 800099c:	f04f 0300 	mov.w	r3, #0
 80009a0:	00eb      	lsls	r3, r5, #3
 80009a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009a6:	00e2      	lsls	r2, r4, #3
 80009a8:	1df3      	adds	r3, r6, #7
 80009aa:	08db      	lsrs	r3, r3, #3
 80009ac:	00db      	lsls	r3, r3, #3
 80009ae:	ebad 0d03 	sub.w	sp, sp, r3
 80009b2:	466b      	mov	r3, sp
 80009b4:	3300      	adds	r3, #0
 80009b6:	613b      	str	r3, [r7, #16]
	  memcpy(instruction_sent, instruction, array_size);
 80009b8:	683a      	ldr	r2, [r7, #0]
 80009ba:	6879      	ldr	r1, [r7, #4]
 80009bc:	6938      	ldr	r0, [r7, #16]
 80009be:	f004 fd6d 	bl	800549c <memcpy>
	  unsigned short crc = update_crc(0, instruction_sent, array_size-2);//initializing the message with 4 crc bytes at 0 so we take array_size-2 to not count them in the CRC calculation
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	3b02      	subs	r3, #2
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	461a      	mov	r2, r3
 80009cc:	6939      	ldr	r1, [r7, #16]
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff fe0a 	bl	80005e8 <update_crc>
 80009d4:	4603      	mov	r3, r0
 80009d6:	81fb      	strh	r3, [r7, #14]
	  unsigned char crc_l = (unsigned char)(crc & 0x00FF);
 80009d8:	89fb      	ldrh	r3, [r7, #14]
 80009da:	737b      	strb	r3, [r7, #13]
	  unsigned char crc_h = (unsigned char)((crc >> 8) & 0x00FF);
 80009dc:	89fb      	ldrh	r3, [r7, #14]
 80009de:	0a1b      	lsrs	r3, r3, #8
 80009e0:	b29b      	uxth	r3, r3
 80009e2:	733b      	strb	r3, [r7, #12]
	  instruction_sent[array_size -2]=crc_l;
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	3b02      	subs	r3, #2
 80009e8:	693a      	ldr	r2, [r7, #16]
 80009ea:	7b79      	ldrb	r1, [r7, #13]
 80009ec:	54d1      	strb	r1, [r2, r3]
	  instruction_sent[array_size - 1]=crc_h;
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	3b01      	subs	r3, #1
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	7b39      	ldrb	r1, [r7, #12]
 80009f6:	54d1      	strb	r1, [r2, r3]
	  //while(!__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE));
	  HAL_UART_Transmit(&huart3,instruction_sent,sizeof(instruction_sent),10);
 80009f8:	b2b2      	uxth	r2, r6
 80009fa:	230a      	movs	r3, #10
 80009fc:	6939      	ldr	r1, [r7, #16]
 80009fe:	4804      	ldr	r0, [pc, #16]	; (8000a10 <send_dynamixel+0xb0>)
 8000a00:	f003 fb08 	bl	8004014 <HAL_UART_Transmit>
 8000a04:	46d5      	mov	sp, sl
}
 8000a06:	bf00      	nop
 8000a08:	3718      	adds	r7, #24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a10:	2400002c 	.word	0x2400002c

08000a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1a:	4b0a      	ldr	r3, [pc, #40]	; (8000a44 <HAL_MspInit+0x30>)
 8000a1c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000a20:	4a08      	ldr	r2, [pc, #32]	; (8000a44 <HAL_MspInit+0x30>)
 8000a22:	f043 0302 	orr.w	r3, r3, #2
 8000a26:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000a2a:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <HAL_MspInit+0x30>)
 8000a2c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000a30:	f003 0302 	and.w	r3, r3, #2
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr
 8000a44:	58024400 	.word	0x58024400

08000a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b0ba      	sub	sp, #232	; 0xe8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a60:	f107 0310 	add.w	r3, r7, #16
 8000a64:	22c0      	movs	r2, #192	; 0xc0
 8000a66:	2100      	movs	r1, #0
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f004 fceb 	bl	8005444 <memset>
  if(huart->Instance==USART3)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a32      	ldr	r2, [pc, #200]	; (8000b3c <HAL_UART_MspInit+0xf4>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d15c      	bne.n	8000b32 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000a78:	f04f 0202 	mov.w	r2, #2
 8000a7c:	f04f 0300 	mov.w	r3, #0
 8000a80:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000a84:	2300      	movs	r3, #0
 8000a86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a8a:	f107 0310 	add.w	r3, r7, #16
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f001 fc88 	bl	80023a4 <HAL_RCCEx_PeriphCLKConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000a9a:	f7ff ff5b 	bl	8000954 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a9e:	4b28      	ldr	r3, [pc, #160]	; (8000b40 <HAL_UART_MspInit+0xf8>)
 8000aa0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000aa4:	4a26      	ldr	r2, [pc, #152]	; (8000b40 <HAL_UART_MspInit+0xf8>)
 8000aa6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aaa:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000aae:	4b24      	ldr	r3, [pc, #144]	; (8000b40 <HAL_UART_MspInit+0xf8>)
 8000ab0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000ab4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000abc:	4b20      	ldr	r3, [pc, #128]	; (8000b40 <HAL_UART_MspInit+0xf8>)
 8000abe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ac2:	4a1f      	ldr	r2, [pc, #124]	; (8000b40 <HAL_UART_MspInit+0xf8>)
 8000ac4:	f043 0308 	orr.w	r3, r3, #8
 8000ac8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000acc:	4b1c      	ldr	r3, [pc, #112]	; (8000b40 <HAL_UART_MspInit+0xf8>)
 8000ace:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ad2:	f003 0308 	and.w	r3, r3, #8
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin;
 8000ada:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ade:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aee:	2303      	movs	r3, #3
 8000af0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000af4:	2307      	movs	r3, #7
 8000af6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(STLINK_RX_GPIO_Port, &GPIO_InitStruct);
 8000afa:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000afe:	4619      	mov	r1, r3
 8000b00:	4810      	ldr	r0, [pc, #64]	; (8000b44 <HAL_UART_MspInit+0xfc>)
 8000b02:	f000 fa87 	bl	8001014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLINK_TX_Pin;
 8000b06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b20:	2307      	movs	r3, #7
 8000b22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(STLINK_TX_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4805      	ldr	r0, [pc, #20]	; (8000b44 <HAL_UART_MspInit+0xfc>)
 8000b2e:	f000 fa71 	bl	8001014 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b32:	bf00      	nop
 8000b34:	37e8      	adds	r7, #232	; 0xe8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40004800 	.word	0x40004800
 8000b40:	58024400 	.word	0x58024400
 8000b44:	58020c00 	.word	0x58020c00

08000b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <NMI_Handler+0x4>

08000b4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <HardFault_Handler+0x4>

08000b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b58:	e7fe      	b.n	8000b58 <MemManage_Handler+0x4>

08000b5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <BusFault_Handler+0x4>

08000b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <UsageFault_Handler+0x4>

08000b66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b94:	f000 f916 	bl	8000dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ba0:	4b32      	ldr	r3, [pc, #200]	; (8000c6c <SystemInit+0xd0>)
 8000ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ba6:	4a31      	ldr	r2, [pc, #196]	; (8000c6c <SystemInit+0xd0>)
 8000ba8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000bb0:	4b2f      	ldr	r3, [pc, #188]	; (8000c70 <SystemInit+0xd4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 030f 	and.w	r3, r3, #15
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d807      	bhi.n	8000bcc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000bbc:	4b2c      	ldr	r3, [pc, #176]	; (8000c70 <SystemInit+0xd4>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f023 030f 	bic.w	r3, r3, #15
 8000bc4:	4a2a      	ldr	r2, [pc, #168]	; (8000c70 <SystemInit+0xd4>)
 8000bc6:	f043 0303 	orr.w	r3, r3, #3
 8000bca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000bcc:	4b29      	ldr	r3, [pc, #164]	; (8000c74 <SystemInit+0xd8>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a28      	ldr	r2, [pc, #160]	; (8000c74 <SystemInit+0xd8>)
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000bd8:	4b26      	ldr	r3, [pc, #152]	; (8000c74 <SystemInit+0xd8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000bde:	4b25      	ldr	r3, [pc, #148]	; (8000c74 <SystemInit+0xd8>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	4924      	ldr	r1, [pc, #144]	; (8000c74 <SystemInit+0xd8>)
 8000be4:	4b24      	ldr	r3, [pc, #144]	; (8000c78 <SystemInit+0xdc>)
 8000be6:	4013      	ands	r3, r2
 8000be8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000bea:	4b21      	ldr	r3, [pc, #132]	; (8000c70 <SystemInit+0xd4>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f003 030c 	and.w	r3, r3, #12
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d007      	beq.n	8000c06 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000bf6:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <SystemInit+0xd4>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f023 030f 	bic.w	r3, r3, #15
 8000bfe:	4a1c      	ldr	r2, [pc, #112]	; (8000c70 <SystemInit+0xd4>)
 8000c00:	f043 0303 	orr.w	r3, r3, #3
 8000c04:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000c06:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <SystemInit+0xd8>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000c0c:	4b19      	ldr	r3, [pc, #100]	; (8000c74 <SystemInit+0xd8>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000c12:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <SystemInit+0xd8>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000c18:	4b16      	ldr	r3, [pc, #88]	; (8000c74 <SystemInit+0xd8>)
 8000c1a:	4a18      	ldr	r2, [pc, #96]	; (8000c7c <SystemInit+0xe0>)
 8000c1c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000c1e:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <SystemInit+0xd8>)
 8000c20:	4a17      	ldr	r2, [pc, #92]	; (8000c80 <SystemInit+0xe4>)
 8000c22:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <SystemInit+0xd8>)
 8000c26:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <SystemInit+0xe8>)
 8000c28:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000c2a:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <SystemInit+0xd8>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000c30:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <SystemInit+0xd8>)
 8000c32:	4a14      	ldr	r2, [pc, #80]	; (8000c84 <SystemInit+0xe8>)
 8000c34:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000c36:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <SystemInit+0xd8>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000c3c:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <SystemInit+0xd8>)
 8000c3e:	4a11      	ldr	r2, [pc, #68]	; (8000c84 <SystemInit+0xe8>)
 8000c40:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000c42:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <SystemInit+0xd8>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c48:	4b0a      	ldr	r3, [pc, #40]	; (8000c74 <SystemInit+0xd8>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a09      	ldr	r2, [pc, #36]	; (8000c74 <SystemInit+0xd8>)
 8000c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000c54:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <SystemInit+0xd8>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000c5a:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <SystemInit+0xec>)
 8000c5c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000c60:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000c62:	bf00      	nop
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed00 	.word	0xe000ed00
 8000c70:	52002000 	.word	0x52002000
 8000c74:	58024400 	.word	0x58024400
 8000c78:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c7c:	02020200 	.word	0x02020200
 8000c80:	01ff0000 	.word	0x01ff0000
 8000c84:	01010280 	.word	0x01010280
 8000c88:	52004000 	.word	0x52004000

08000c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c90:	f7ff ff84 	bl	8000b9c <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c94:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c96:	490d      	ldr	r1, [pc, #52]	; (8000ccc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c98:	4a0d      	ldr	r2, [pc, #52]	; (8000cd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c9c:	e002      	b.n	8000ca4 <LoopCopyDataInit>

08000c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca2:	3304      	adds	r3, #4

08000ca4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8000ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca8:	d3f9      	bcc.n	8000c9e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000caa:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cac:	4c0a      	ldr	r4, [pc, #40]	; (8000cd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb0:	e001      	b.n	8000cb6 <LoopFillZerobss>

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb4:	3204      	adds	r2, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cba:	f004 fbcb 	bl	8005454 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cbe:	f7ff fd01 	bl	80006c4 <main>
  bx  lr
 8000cc2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cc4:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8000cc8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ccc:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000cd0:	08005758 	.word	0x08005758
  ldr r2, =_sbss
 8000cd4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000cd8:	240000c4 	.word	0x240000c4

08000cdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC_IRQHandler>
	...

08000ce0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce6:	2003      	movs	r0, #3
 8000ce8:	f000 f962 	bl	8000fb0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8000cec:	f001 f984 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <HAL_Init+0x68>)
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	0a1b      	lsrs	r3, r3, #8
 8000cf8:	f003 030f 	and.w	r3, r3, #15
 8000cfc:	4913      	ldr	r1, [pc, #76]	; (8000d4c <HAL_Init+0x6c>)
 8000cfe:	5ccb      	ldrb	r3, [r1, r3]
 8000d00:	f003 031f 	and.w	r3, r3, #31
 8000d04:	fa22 f303 	lsr.w	r3, r2, r3
 8000d08:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <HAL_Init+0x68>)
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	f003 030f 	and.w	r3, r3, #15
 8000d12:	4a0e      	ldr	r2, [pc, #56]	; (8000d4c <HAL_Init+0x6c>)
 8000d14:	5cd3      	ldrb	r3, [r2, r3]
 8000d16:	f003 031f 	and.w	r3, r3, #31
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d20:	4a0b      	ldr	r2, [pc, #44]	; (8000d50 <HAL_Init+0x70>)
 8000d22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000d24:	4a0b      	ldr	r2, [pc, #44]	; (8000d54 <HAL_Init+0x74>)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f000 f814 	bl	8000d58 <HAL_InitTick>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e002      	b.n	8000d40 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d3a:	f7ff fe6b 	bl	8000a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d3e:	2300      	movs	r3, #0
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	58024400 	.word	0x58024400
 8000d4c:	08005710 	.word	0x08005710
 8000d50:	24000004 	.word	0x24000004
 8000d54:	24000000 	.word	0x24000000

08000d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000d60:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <HAL_InitTick+0x60>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d101      	bne.n	8000d6c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e021      	b.n	8000db0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <HAL_InitTick+0x64>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <HAL_InitTick+0x60>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	4619      	mov	r1, r3
 8000d76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d82:	4618      	mov	r0, r3
 8000d84:	f000 f939 	bl	8000ffa <HAL_SYSTICK_Config>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00e      	b.n	8000db0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2b0f      	cmp	r3, #15
 8000d96:	d80a      	bhi.n	8000dae <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	6879      	ldr	r1, [r7, #4]
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f000 f911 	bl	8000fc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000da4:	4a06      	ldr	r2, [pc, #24]	; (8000dc0 <HAL_InitTick+0x68>)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000daa:	2300      	movs	r3, #0
 8000dac:	e000      	b.n	8000db0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	2400000c 	.word	0x2400000c
 8000dbc:	24000000 	.word	0x24000000
 8000dc0:	24000008 	.word	0x24000008

08000dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_IncTick+0x20>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <HAL_IncTick+0x24>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4a04      	ldr	r2, [pc, #16]	; (8000de8 <HAL_IncTick+0x24>)
 8000dd6:	6013      	str	r3, [r2, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	2400000c 	.word	0x2400000c
 8000de8:	240000c0 	.word	0x240000c0

08000dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <HAL_GetTick+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	240000c0 	.word	0x240000c0

08000e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e0c:	f7ff ffee 	bl	8000dec <HAL_GetTick>
 8000e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e1c:	d005      	beq.n	8000e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	; (8000e48 <HAL_Delay+0x44>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	461a      	mov	r2, r3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	4413      	add	r3, r2
 8000e28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e2a:	bf00      	nop
 8000e2c:	f7ff ffde 	bl	8000dec <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d8f7      	bhi.n	8000e2c <HAL_Delay+0x28>
  {
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	bf00      	nop
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	2400000c 	.word	0x2400000c

08000e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <__NVIC_SetPriorityGrouping+0x40>)
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e62:	68ba      	ldr	r2, [r7, #8]
 8000e64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000e74:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <__NVIC_SetPriorityGrouping+0x44>)
 8000e76:	4313      	orrs	r3, r2
 8000e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7a:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <__NVIC_SetPriorityGrouping+0x40>)
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	60d3      	str	r3, [r2, #12]
}
 8000e80:	bf00      	nop
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00
 8000e90:	05fa0000 	.word	0x05fa0000

08000e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e98:	4b04      	ldr	r3, [pc, #16]	; (8000eac <__NVIC_GetPriorityGrouping+0x18>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	0a1b      	lsrs	r3, r3, #8
 8000e9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	6039      	str	r1, [r7, #0]
 8000eba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ebc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	db0a      	blt.n	8000eda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	490c      	ldr	r1, [pc, #48]	; (8000efc <__NVIC_SetPriority+0x4c>)
 8000eca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ece:	0112      	lsls	r2, r2, #4
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	440b      	add	r3, r1
 8000ed4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ed8:	e00a      	b.n	8000ef0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	4908      	ldr	r1, [pc, #32]	; (8000f00 <__NVIC_SetPriority+0x50>)
 8000ee0:	88fb      	ldrh	r3, [r7, #6]
 8000ee2:	f003 030f 	and.w	r3, r3, #15
 8000ee6:	3b04      	subs	r3, #4
 8000ee8:	0112      	lsls	r2, r2, #4
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	440b      	add	r3, r1
 8000eee:	761a      	strb	r2, [r3, #24]
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000e100 	.word	0xe000e100
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b089      	sub	sp, #36	; 0x24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f003 0307 	and.w	r3, r3, #7
 8000f16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	f1c3 0307 	rsb	r3, r3, #7
 8000f1e:	2b04      	cmp	r3, #4
 8000f20:	bf28      	it	cs
 8000f22:	2304      	movcs	r3, #4
 8000f24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	3304      	adds	r3, #4
 8000f2a:	2b06      	cmp	r3, #6
 8000f2c:	d902      	bls.n	8000f34 <NVIC_EncodePriority+0x30>
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3b03      	subs	r3, #3
 8000f32:	e000      	b.n	8000f36 <NVIC_EncodePriority+0x32>
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	f04f 32ff 	mov.w	r2, #4294967295
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43da      	mvns	r2, r3
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	401a      	ands	r2, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	fa01 f303 	lsl.w	r3, r1, r3
 8000f56:	43d9      	mvns	r1, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f5c:	4313      	orrs	r3, r2
         );
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3724      	adds	r7, #36	; 0x24
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
	...

08000f6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f7c:	d301      	bcc.n	8000f82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e00f      	b.n	8000fa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f82:	4a0a      	ldr	r2, [pc, #40]	; (8000fac <SysTick_Config+0x40>)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f8a:	210f      	movs	r1, #15
 8000f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f90:	f7ff ff8e 	bl	8000eb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f94:	4b05      	ldr	r3, [pc, #20]	; (8000fac <SysTick_Config+0x40>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f9a:	4b04      	ldr	r3, [pc, #16]	; (8000fac <SysTick_Config+0x40>)
 8000f9c:	2207      	movs	r2, #7
 8000f9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	e000e010 	.word	0xe000e010

08000fb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f7ff ff47 	bl	8000e4c <__NVIC_SetPriorityGrouping>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b086      	sub	sp, #24
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	4603      	mov	r3, r0
 8000fce:	60b9      	str	r1, [r7, #8]
 8000fd0:	607a      	str	r2, [r7, #4]
 8000fd2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fd4:	f7ff ff5e 	bl	8000e94 <__NVIC_GetPriorityGrouping>
 8000fd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	68b9      	ldr	r1, [r7, #8]
 8000fde:	6978      	ldr	r0, [r7, #20]
 8000fe0:	f7ff ff90 	bl	8000f04 <NVIC_EncodePriority>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fea:	4611      	mov	r1, r2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ff5f 	bl	8000eb0 <__NVIC_SetPriority>
}
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff ffb2 	bl	8000f6c <SysTick_Config>
 8001008:	4603      	mov	r3, r0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001014:	b480      	push	{r7}
 8001016:	b089      	sub	sp, #36	; 0x24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001022:	4b89      	ldr	r3, [pc, #548]	; (8001248 <HAL_GPIO_Init+0x234>)
 8001024:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001026:	e194      	b.n	8001352 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	2101      	movs	r1, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa01 f303 	lsl.w	r3, r1, r3
 8001034:	4013      	ands	r3, r2
 8001036:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	2b00      	cmp	r3, #0
 800103c:	f000 8186 	beq.w	800134c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b01      	cmp	r3, #1
 800104a:	d005      	beq.n	8001058 <HAL_GPIO_Init+0x44>
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0303 	and.w	r3, r3, #3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d130      	bne.n	80010ba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4013      	ands	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800108e:	2201      	movs	r2, #1
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4013      	ands	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	091b      	lsrs	r3, r3, #4
 80010a4:	f003 0201 	and.w	r2, r3, #1
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 0303 	and.w	r3, r3, #3
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d017      	beq.n	80010f6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	2203      	movs	r2, #3
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	689a      	ldr	r2, [r3, #8]
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d123      	bne.n	800114a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	08da      	lsrs	r2, r3, #3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3208      	adds	r2, #8
 800110a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	220f      	movs	r2, #15
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	691a      	ldr	r2, [r3, #16]
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4313      	orrs	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	08da      	lsrs	r2, r3, #3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3208      	adds	r2, #8
 8001144:	69b9      	ldr	r1, [r7, #24]
 8001146:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	2203      	movs	r2, #3
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f003 0203 	and.w	r2, r3, #3
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 80e0 	beq.w	800134c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118c:	4b2f      	ldr	r3, [pc, #188]	; (800124c <HAL_GPIO_Init+0x238>)
 800118e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001192:	4a2e      	ldr	r2, [pc, #184]	; (800124c <HAL_GPIO_Init+0x238>)
 8001194:	f043 0302 	orr.w	r3, r3, #2
 8001198:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800119c:	4b2b      	ldr	r3, [pc, #172]	; (800124c <HAL_GPIO_Init+0x238>)
 800119e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011aa:	4a29      	ldr	r2, [pc, #164]	; (8001250 <HAL_GPIO_Init+0x23c>)
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	089b      	lsrs	r3, r3, #2
 80011b0:	3302      	adds	r3, #2
 80011b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	f003 0303 	and.w	r3, r3, #3
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	220f      	movs	r2, #15
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4013      	ands	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a20      	ldr	r2, [pc, #128]	; (8001254 <HAL_GPIO_Init+0x240>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d052      	beq.n	800127c <HAL_GPIO_Init+0x268>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a1f      	ldr	r2, [pc, #124]	; (8001258 <HAL_GPIO_Init+0x244>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d031      	beq.n	8001242 <HAL_GPIO_Init+0x22e>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a1e      	ldr	r2, [pc, #120]	; (800125c <HAL_GPIO_Init+0x248>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d02b      	beq.n	800123e <HAL_GPIO_Init+0x22a>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a1d      	ldr	r2, [pc, #116]	; (8001260 <HAL_GPIO_Init+0x24c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d025      	beq.n	800123a <HAL_GPIO_Init+0x226>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a1c      	ldr	r2, [pc, #112]	; (8001264 <HAL_GPIO_Init+0x250>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d01f      	beq.n	8001236 <HAL_GPIO_Init+0x222>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <HAL_GPIO_Init+0x254>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d019      	beq.n	8001232 <HAL_GPIO_Init+0x21e>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a1a      	ldr	r2, [pc, #104]	; (800126c <HAL_GPIO_Init+0x258>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d013      	beq.n	800122e <HAL_GPIO_Init+0x21a>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a19      	ldr	r2, [pc, #100]	; (8001270 <HAL_GPIO_Init+0x25c>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d00d      	beq.n	800122a <HAL_GPIO_Init+0x216>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a18      	ldr	r2, [pc, #96]	; (8001274 <HAL_GPIO_Init+0x260>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d007      	beq.n	8001226 <HAL_GPIO_Init+0x212>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a17      	ldr	r2, [pc, #92]	; (8001278 <HAL_GPIO_Init+0x264>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_GPIO_Init+0x20e>
 800121e:	2309      	movs	r3, #9
 8001220:	e02d      	b.n	800127e <HAL_GPIO_Init+0x26a>
 8001222:	230a      	movs	r3, #10
 8001224:	e02b      	b.n	800127e <HAL_GPIO_Init+0x26a>
 8001226:	2308      	movs	r3, #8
 8001228:	e029      	b.n	800127e <HAL_GPIO_Init+0x26a>
 800122a:	2307      	movs	r3, #7
 800122c:	e027      	b.n	800127e <HAL_GPIO_Init+0x26a>
 800122e:	2306      	movs	r3, #6
 8001230:	e025      	b.n	800127e <HAL_GPIO_Init+0x26a>
 8001232:	2305      	movs	r3, #5
 8001234:	e023      	b.n	800127e <HAL_GPIO_Init+0x26a>
 8001236:	2304      	movs	r3, #4
 8001238:	e021      	b.n	800127e <HAL_GPIO_Init+0x26a>
 800123a:	2303      	movs	r3, #3
 800123c:	e01f      	b.n	800127e <HAL_GPIO_Init+0x26a>
 800123e:	2302      	movs	r3, #2
 8001240:	e01d      	b.n	800127e <HAL_GPIO_Init+0x26a>
 8001242:	2301      	movs	r3, #1
 8001244:	e01b      	b.n	800127e <HAL_GPIO_Init+0x26a>
 8001246:	bf00      	nop
 8001248:	58000080 	.word	0x58000080
 800124c:	58024400 	.word	0x58024400
 8001250:	58000400 	.word	0x58000400
 8001254:	58020000 	.word	0x58020000
 8001258:	58020400 	.word	0x58020400
 800125c:	58020800 	.word	0x58020800
 8001260:	58020c00 	.word	0x58020c00
 8001264:	58021000 	.word	0x58021000
 8001268:	58021400 	.word	0x58021400
 800126c:	58021800 	.word	0x58021800
 8001270:	58021c00 	.word	0x58021c00
 8001274:	58022000 	.word	0x58022000
 8001278:	58022400 	.word	0x58022400
 800127c:	2300      	movs	r3, #0
 800127e:	69fa      	ldr	r2, [r7, #28]
 8001280:	f002 0203 	and.w	r2, r2, #3
 8001284:	0092      	lsls	r2, r2, #2
 8001286:	4093      	lsls	r3, r2
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4313      	orrs	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800128e:	4938      	ldr	r1, [pc, #224]	; (8001370 <HAL_GPIO_Init+0x35c>)
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	089b      	lsrs	r3, r3, #2
 8001294:	3302      	adds	r3, #2
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800129c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	43db      	mvns	r3, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4013      	ands	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d003      	beq.n	80012c2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80012c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80012ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	43db      	mvns	r3, r3
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4013      	ands	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d003      	beq.n	80012f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80012f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d003      	beq.n	800131c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	43db      	mvns	r3, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4013      	ands	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d003      	beq.n	8001346 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	3301      	adds	r3, #1
 8001350:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	fa22 f303 	lsr.w	r3, r2, r3
 800135c:	2b00      	cmp	r3, #0
 800135e:	f47f ae63 	bne.w	8001028 <HAL_GPIO_Init+0x14>
  }
}
 8001362:	bf00      	nop
 8001364:	bf00      	nop
 8001366:	3724      	adds	r7, #36	; 0x24
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	58000400 	.word	0x58000400

08001374 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800137c:	4b29      	ldr	r3, [pc, #164]	; (8001424 <HAL_PWREx_ConfigSupply+0xb0>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	2b06      	cmp	r3, #6
 8001386:	d00a      	beq.n	800139e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001388:	4b26      	ldr	r3, [pc, #152]	; (8001424 <HAL_PWREx_ConfigSupply+0xb0>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	d001      	beq.n	800139a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e040      	b.n	800141c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	e03e      	b.n	800141c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800139e:	4b21      	ldr	r3, [pc, #132]	; (8001424 <HAL_PWREx_ConfigSupply+0xb0>)
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80013a6:	491f      	ldr	r1, [pc, #124]	; (8001424 <HAL_PWREx_ConfigSupply+0xb0>)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80013ae:	f7ff fd1d 	bl	8000dec <HAL_GetTick>
 80013b2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80013b4:	e009      	b.n	80013ca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80013b6:	f7ff fd19 	bl	8000dec <HAL_GetTick>
 80013ba:	4602      	mov	r2, r0
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013c4:	d901      	bls.n	80013ca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e028      	b.n	800141c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80013ca:	4b16      	ldr	r3, [pc, #88]	; (8001424 <HAL_PWREx_ConfigSupply+0xb0>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80013d6:	d1ee      	bne.n	80013b6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b1e      	cmp	r3, #30
 80013dc:	d008      	beq.n	80013f0 <HAL_PWREx_ConfigSupply+0x7c>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b2e      	cmp	r3, #46	; 0x2e
 80013e2:	d005      	beq.n	80013f0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b1d      	cmp	r3, #29
 80013e8:	d002      	beq.n	80013f0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b2d      	cmp	r3, #45	; 0x2d
 80013ee:	d114      	bne.n	800141a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80013f0:	f7ff fcfc 	bl	8000dec <HAL_GetTick>
 80013f4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80013f6:	e009      	b.n	800140c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80013f8:	f7ff fcf8 	bl	8000dec <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001406:	d901      	bls.n	800140c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e007      	b.n	800141c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800140c:	4b05      	ldr	r3, [pc, #20]	; (8001424 <HAL_PWREx_ConfigSupply+0xb0>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001418:	d1ee      	bne.n	80013f8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	58024800 	.word	0x58024800

08001428 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08c      	sub	sp, #48	; 0x30
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d102      	bne.n	800143c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	f000 bc1f 	b.w	8001c7a <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b00      	cmp	r3, #0
 8001446:	f000 80b3 	beq.w	80015b0 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800144a:	4b95      	ldr	r3, [pc, #596]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001452:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001454:	4b92      	ldr	r3, [pc, #584]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001458:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800145a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800145c:	2b10      	cmp	r3, #16
 800145e:	d007      	beq.n	8001470 <HAL_RCC_OscConfig+0x48>
 8001460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001462:	2b18      	cmp	r3, #24
 8001464:	d112      	bne.n	800148c <HAL_RCC_OscConfig+0x64>
 8001466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001468:	f003 0303 	and.w	r3, r3, #3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d10d      	bne.n	800148c <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001470:	4b8b      	ldr	r3, [pc, #556]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 8098 	beq.w	80015ae <HAL_RCC_OscConfig+0x186>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	f040 8093 	bne.w	80015ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e3f6      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001494:	d106      	bne.n	80014a4 <HAL_RCC_OscConfig+0x7c>
 8001496:	4b82      	ldr	r3, [pc, #520]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a81      	ldr	r2, [pc, #516]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800149c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a0:	6013      	str	r3, [r2, #0]
 80014a2:	e058      	b.n	8001556 <HAL_RCC_OscConfig+0x12e>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d112      	bne.n	80014d2 <HAL_RCC_OscConfig+0xaa>
 80014ac:	4b7c      	ldr	r3, [pc, #496]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a7b      	ldr	r2, [pc, #492]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014b6:	6013      	str	r3, [r2, #0]
 80014b8:	4b79      	ldr	r3, [pc, #484]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a78      	ldr	r2, [pc, #480]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014be:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	4b76      	ldr	r3, [pc, #472]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a75      	ldr	r2, [pc, #468]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	e041      	b.n	8001556 <HAL_RCC_OscConfig+0x12e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014da:	d112      	bne.n	8001502 <HAL_RCC_OscConfig+0xda>
 80014dc:	4b70      	ldr	r3, [pc, #448]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a6f      	ldr	r2, [pc, #444]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	4b6d      	ldr	r3, [pc, #436]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a6c      	ldr	r2, [pc, #432]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014ee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b6a      	ldr	r3, [pc, #424]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a69      	ldr	r2, [pc, #420]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80014fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014fe:	6013      	str	r3, [r2, #0]
 8001500:	e029      	b.n	8001556 <HAL_RCC_OscConfig+0x12e>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 800150a:	d112      	bne.n	8001532 <HAL_RCC_OscConfig+0x10a>
 800150c:	4b64      	ldr	r3, [pc, #400]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a63      	ldr	r2, [pc, #396]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001512:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001516:	6013      	str	r3, [r2, #0]
 8001518:	4b61      	ldr	r3, [pc, #388]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a60      	ldr	r2, [pc, #384]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800151e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	4b5e      	ldr	r3, [pc, #376]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a5d      	ldr	r2, [pc, #372]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800152a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800152e:	6013      	str	r3, [r2, #0]
 8001530:	e011      	b.n	8001556 <HAL_RCC_OscConfig+0x12e>
 8001532:	4b5b      	ldr	r3, [pc, #364]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a5a      	ldr	r2, [pc, #360]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	4b58      	ldr	r3, [pc, #352]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a57      	ldr	r2, [pc, #348]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001544:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	4b55      	ldr	r3, [pc, #340]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a54      	ldr	r2, [pc, #336]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001550:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001554:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d013      	beq.n	8001586 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155e:	f7ff fc45 	bl	8000dec <HAL_GetTick>
 8001562:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001564:	e008      	b.n	8001578 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001566:	f7ff fc41 	bl	8000dec <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b64      	cmp	r3, #100	; 0x64
 8001572:	d901      	bls.n	8001578 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e380      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001578:	4b49      	ldr	r3, [pc, #292]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f0      	beq.n	8001566 <HAL_RCC_OscConfig+0x13e>
 8001584:	e014      	b.n	80015b0 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001586:	f7ff fc31 	bl	8000dec <HAL_GetTick>
 800158a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800158c:	e008      	b.n	80015a0 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800158e:	f7ff fc2d 	bl	8000dec <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b64      	cmp	r3, #100	; 0x64
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e36c      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015a0:	4b3f      	ldr	r3, [pc, #252]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1f0      	bne.n	800158e <HAL_RCC_OscConfig+0x166>
 80015ac:	e000      	b.n	80015b0 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ae:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	f000 808c 	beq.w	80016d6 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015be:	4b38      	ldr	r3, [pc, #224]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80015c6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80015c8:	4b35      	ldr	r3, [pc, #212]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80015ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015cc:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80015ce:	6a3b      	ldr	r3, [r7, #32]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d007      	beq.n	80015e4 <HAL_RCC_OscConfig+0x1bc>
 80015d4:	6a3b      	ldr	r3, [r7, #32]
 80015d6:	2b18      	cmp	r3, #24
 80015d8:	d137      	bne.n	800164a <HAL_RCC_OscConfig+0x222>
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	f003 0303 	and.w	r3, r3, #3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d132      	bne.n	800164a <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015e4:	4b2e      	ldr	r3, [pc, #184]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0304 	and.w	r3, r3, #4
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d005      	beq.n	80015fc <HAL_RCC_OscConfig+0x1d4>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e33e      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80015fc:	4b28      	ldr	r3, [pc, #160]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f023 0219 	bic.w	r2, r3, #25
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	4925      	ldr	r1, [pc, #148]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800160a:	4313      	orrs	r3, r2
 800160c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160e:	f7ff fbed 	bl	8000dec <HAL_GetTick>
 8001612:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001616:	f7ff fbe9 	bl	8000dec <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e328      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001628:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	2b00      	cmp	r3, #0
 8001632:	d0f0      	beq.n	8001616 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001634:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	691b      	ldr	r3, [r3, #16]
 8001640:	061b      	lsls	r3, r3, #24
 8001642:	4917      	ldr	r1, [pc, #92]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001644:	4313      	orrs	r3, r2
 8001646:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001648:	e045      	b.n	80016d6 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d028      	beq.n	80016a4 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001652:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f023 0219 	bic.w	r2, r3, #25
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	4910      	ldr	r1, [pc, #64]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001660:	4313      	orrs	r3, r2
 8001662:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001664:	f7ff fbc2 	bl	8000dec <HAL_GetTick>
 8001668:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800166c:	f7ff fbbe 	bl	8000dec <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e2fd      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800167e:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0304 	and.w	r3, r3, #4
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800168a:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	061b      	lsls	r3, r3, #24
 8001698:	4901      	ldr	r1, [pc, #4]	; (80016a0 <HAL_RCC_OscConfig+0x278>)
 800169a:	4313      	orrs	r3, r2
 800169c:	604b      	str	r3, [r1, #4]
 800169e:	e01a      	b.n	80016d6 <HAL_RCC_OscConfig+0x2ae>
 80016a0:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016a4:	4b97      	ldr	r3, [pc, #604]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a96      	ldr	r2, [pc, #600]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80016aa:	f023 0301 	bic.w	r3, r3, #1
 80016ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b0:	f7ff fb9c 	bl	8000dec <HAL_GetTick>
 80016b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016b8:	f7ff fb98 	bl	8000dec <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e2d7      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016ca:	4b8e      	ldr	r3, [pc, #568]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0310 	and.w	r3, r3, #16
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d06a      	beq.n	80017b8 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016e2:	4b88      	ldr	r3, [pc, #544]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80016ea:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80016ec:	4b85      	ldr	r3, [pc, #532]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80016ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	2b08      	cmp	r3, #8
 80016f6:	d007      	beq.n	8001708 <HAL_RCC_OscConfig+0x2e0>
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	2b18      	cmp	r3, #24
 80016fc:	d11b      	bne.n	8001736 <HAL_RCC_OscConfig+0x30e>
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	2b01      	cmp	r3, #1
 8001706:	d116      	bne.n	8001736 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001708:	4b7e      	ldr	r3, [pc, #504]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001710:	2b00      	cmp	r3, #0
 8001712:	d005      	beq.n	8001720 <HAL_RCC_OscConfig+0x2f8>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	2b80      	cmp	r3, #128	; 0x80
 800171a:	d001      	beq.n	8001720 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e2ac      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001720:	4b78      	ldr	r3, [pc, #480]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	061b      	lsls	r3, r3, #24
 800172e:	4975      	ldr	r1, [pc, #468]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001730:	4313      	orrs	r3, r2
 8001732:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001734:	e040      	b.n	80017b8 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d023      	beq.n	8001786 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800173e:	4b71      	ldr	r3, [pc, #452]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a70      	ldr	r2, [pc, #448]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001748:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174a:	f7ff fb4f 	bl	8000dec <HAL_GetTick>
 800174e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001752:	f7ff fb4b 	bl	8000dec <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e28a      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001764:	4b67      	ldr	r3, [pc, #412]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f0      	beq.n	8001752 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001770:	4b64      	ldr	r3, [pc, #400]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	061b      	lsls	r3, r3, #24
 800177e:	4961      	ldr	r1, [pc, #388]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001780:	4313      	orrs	r3, r2
 8001782:	60cb      	str	r3, [r1, #12]
 8001784:	e018      	b.n	80017b8 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001786:	4b5f      	ldr	r3, [pc, #380]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a5e      	ldr	r2, [pc, #376]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 800178c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001790:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001792:	f7ff fb2b 	bl	8000dec <HAL_GetTick>
 8001796:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800179a:	f7ff fb27 	bl	8000dec <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e266      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80017ac:	4b55      	ldr	r3, [pc, #340]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1f0      	bne.n	800179a <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d036      	beq.n	8001832 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	695b      	ldr	r3, [r3, #20]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d019      	beq.n	8001800 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017cc:	4b4d      	ldr	r3, [pc, #308]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80017ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017d0:	4a4c      	ldr	r2, [pc, #304]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d8:	f7ff fb08 	bl	8000dec <HAL_GetTick>
 80017dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e0:	f7ff fb04 	bl	8000dec <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e243      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017f2:	4b44      	ldr	r3, [pc, #272]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80017f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d0f0      	beq.n	80017e0 <HAL_RCC_OscConfig+0x3b8>
 80017fe:	e018      	b.n	8001832 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001800:	4b40      	ldr	r3, [pc, #256]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001804:	4a3f      	ldr	r2, [pc, #252]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001806:	f023 0301 	bic.w	r3, r3, #1
 800180a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180c:	f7ff faee 	bl	8000dec <HAL_GetTick>
 8001810:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001814:	f7ff faea 	bl	8000dec <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e229      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001826:	4b37      	ldr	r3, [pc, #220]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0320 	and.w	r3, r3, #32
 800183a:	2b00      	cmp	r3, #0
 800183c:	d036      	beq.n	80018ac <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d019      	beq.n	800187a <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001846:	4b2f      	ldr	r3, [pc, #188]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a2e      	ldr	r2, [pc, #184]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 800184c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001850:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001852:	f7ff facb 	bl	8000dec <HAL_GetTick>
 8001856:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800185a:	f7ff fac7 	bl	8000dec <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e206      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800186c:	4b25      	ldr	r3, [pc, #148]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d0f0      	beq.n	800185a <HAL_RCC_OscConfig+0x432>
 8001878:	e018      	b.n	80018ac <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800187a:	4b22      	ldr	r3, [pc, #136]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a21      	ldr	r2, [pc, #132]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 8001880:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001884:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001886:	f7ff fab1 	bl	8000dec <HAL_GetTick>
 800188a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800188e:	f7ff faad 	bl	8000dec <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e1ec      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80018a0:	4b18      	ldr	r3, [pc, #96]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d1f0      	bne.n	800188e <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f000 80af 	beq.w	8001a18 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80018ba:	4b13      	ldr	r3, [pc, #76]	; (8001908 <HAL_RCC_OscConfig+0x4e0>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a12      	ldr	r2, [pc, #72]	; (8001908 <HAL_RCC_OscConfig+0x4e0>)
 80018c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80018c6:	f7ff fa91 	bl	8000dec <HAL_GetTick>
 80018ca:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ce:	f7ff fa8d 	bl	8000dec <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b64      	cmp	r3, #100	; 0x64
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e1cc      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018e0:	4b09      	ldr	r3, [pc, #36]	; (8001908 <HAL_RCC_OscConfig+0x4e0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d10b      	bne.n	800190c <HAL_RCC_OscConfig+0x4e4>
 80018f4:	4b03      	ldr	r3, [pc, #12]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80018f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f8:	4a02      	ldr	r2, [pc, #8]	; (8001904 <HAL_RCC_OscConfig+0x4dc>)
 80018fa:	f043 0301 	orr.w	r3, r3, #1
 80018fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001900:	e05b      	b.n	80019ba <HAL_RCC_OscConfig+0x592>
 8001902:	bf00      	nop
 8001904:	58024400 	.word	0x58024400
 8001908:	58024800 	.word	0x58024800
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d112      	bne.n	800193a <HAL_RCC_OscConfig+0x512>
 8001914:	4b9d      	ldr	r3, [pc, #628]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001918:	4a9c      	ldr	r2, [pc, #624]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 800191a:	f023 0301 	bic.w	r3, r3, #1
 800191e:	6713      	str	r3, [r2, #112]	; 0x70
 8001920:	4b9a      	ldr	r3, [pc, #616]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001922:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001924:	4a99      	ldr	r2, [pc, #612]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001926:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800192a:	6713      	str	r3, [r2, #112]	; 0x70
 800192c:	4b97      	ldr	r3, [pc, #604]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 800192e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001930:	4a96      	ldr	r2, [pc, #600]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001932:	f023 0304 	bic.w	r3, r3, #4
 8001936:	6713      	str	r3, [r2, #112]	; 0x70
 8001938:	e03f      	b.n	80019ba <HAL_RCC_OscConfig+0x592>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	2b05      	cmp	r3, #5
 8001940:	d112      	bne.n	8001968 <HAL_RCC_OscConfig+0x540>
 8001942:	4b92      	ldr	r3, [pc, #584]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001946:	4a91      	ldr	r2, [pc, #580]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001948:	f043 0304 	orr.w	r3, r3, #4
 800194c:	6713      	str	r3, [r2, #112]	; 0x70
 800194e:	4b8f      	ldr	r3, [pc, #572]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001952:	4a8e      	ldr	r2, [pc, #568]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001954:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001958:	6713      	str	r3, [r2, #112]	; 0x70
 800195a:	4b8c      	ldr	r3, [pc, #560]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 800195c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800195e:	4a8b      	ldr	r2, [pc, #556]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6713      	str	r3, [r2, #112]	; 0x70
 8001966:	e028      	b.n	80019ba <HAL_RCC_OscConfig+0x592>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	2b85      	cmp	r3, #133	; 0x85
 800196e:	d112      	bne.n	8001996 <HAL_RCC_OscConfig+0x56e>
 8001970:	4b86      	ldr	r3, [pc, #536]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001974:	4a85      	ldr	r2, [pc, #532]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001976:	f043 0304 	orr.w	r3, r3, #4
 800197a:	6713      	str	r3, [r2, #112]	; 0x70
 800197c:	4b83      	ldr	r3, [pc, #524]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 800197e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001980:	4a82      	ldr	r2, [pc, #520]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001986:	6713      	str	r3, [r2, #112]	; 0x70
 8001988:	4b80      	ldr	r3, [pc, #512]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 800198a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800198c:	4a7f      	ldr	r2, [pc, #508]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	6713      	str	r3, [r2, #112]	; 0x70
 8001994:	e011      	b.n	80019ba <HAL_RCC_OscConfig+0x592>
 8001996:	4b7d      	ldr	r3, [pc, #500]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800199a:	4a7c      	ldr	r2, [pc, #496]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 800199c:	f023 0301 	bic.w	r3, r3, #1
 80019a0:	6713      	str	r3, [r2, #112]	; 0x70
 80019a2:	4b7a      	ldr	r3, [pc, #488]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a6:	4a79      	ldr	r2, [pc, #484]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 80019a8:	f023 0304 	bic.w	r3, r3, #4
 80019ac:	6713      	str	r3, [r2, #112]	; 0x70
 80019ae:	4b77      	ldr	r3, [pc, #476]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 80019b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019b2:	4a76      	ldr	r2, [pc, #472]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 80019b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80019b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d015      	beq.n	80019ee <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c2:	f7ff fa13 	bl	8000dec <HAL_GetTick>
 80019c6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019c8:	e00a      	b.n	80019e0 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ca:	f7ff fa0f 	bl	8000dec <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d8:	4293      	cmp	r3, r2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e14c      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019e0:	4b6a      	ldr	r3, [pc, #424]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 80019e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0ee      	beq.n	80019ca <HAL_RCC_OscConfig+0x5a2>
 80019ec:	e014      	b.n	8001a18 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019ee:	f7ff f9fd 	bl	8000dec <HAL_GetTick>
 80019f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80019f4:	e00a      	b.n	8001a0c <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7ff f9f9 	bl	8000dec <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e136      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a0c:	4b5f      	ldr	r3, [pc, #380]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1ee      	bne.n	80019f6 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 812b 	beq.w	8001c78 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001a22:	4b5a      	ldr	r3, [pc, #360]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a2a:	2b18      	cmp	r3, #24
 8001a2c:	f000 80bb 	beq.w	8001ba6 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	f040 8095 	bne.w	8001b64 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a3a:	4b54      	ldr	r3, [pc, #336]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a53      	ldr	r2, [pc, #332]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001a40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a46:	f7ff f9d1 	bl	8000dec <HAL_GetTick>
 8001a4a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a4c:	e008      	b.n	8001a60 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a4e:	f7ff f9cd 	bl	8000dec <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e10c      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a60:	4b4a      	ldr	r3, [pc, #296]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1f0      	bne.n	8001a4e <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a6c:	4b47      	ldr	r3, [pc, #284]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001a6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a70:	4b47      	ldr	r3, [pc, #284]	; (8001b90 <HAL_RCC_OscConfig+0x768>)
 8001a72:	4013      	ands	r3, r2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001a7c:	0112      	lsls	r2, r2, #4
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	4942      	ldr	r1, [pc, #264]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	628b      	str	r3, [r1, #40]	; 0x28
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a94:	3b01      	subs	r3, #1
 8001a96:	025b      	lsls	r3, r3, #9
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	041b      	lsls	r3, r3, #16
 8001aa4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001aa8:	431a      	orrs	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	061b      	lsls	r3, r3, #24
 8001ab2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001ab6:	4935      	ldr	r1, [pc, #212]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001abc:	4b33      	ldr	r3, [pc, #204]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	4a32      	ldr	r2, [pc, #200]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001ac2:	f023 0301 	bic.w	r3, r3, #1
 8001ac6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001ac8:	4b30      	ldr	r3, [pc, #192]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001aca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001acc:	4b31      	ldr	r3, [pc, #196]	; (8001b94 <HAL_RCC_OscConfig+0x76c>)
 8001ace:	4013      	ands	r3, r2
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ad4:	00d2      	lsls	r2, r2, #3
 8001ad6:	492d      	ldr	r1, [pc, #180]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001adc:	4b2b      	ldr	r3, [pc, #172]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae0:	f023 020c 	bic.w	r2, r3, #12
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	4928      	ldr	r1, [pc, #160]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001aee:	4b27      	ldr	r3, [pc, #156]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af2:	f023 0202 	bic.w	r2, r3, #2
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afa:	4924      	ldr	r1, [pc, #144]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001b00:	4b22      	ldr	r3, [pc, #136]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b04:	4a21      	ldr	r2, [pc, #132]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b10:	4a1e      	ldr	r2, [pc, #120]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001b18:	4b1c      	ldr	r3, [pc, #112]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1c:	4a1b      	ldr	r2, [pc, #108]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001b24:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b28:	4a18      	ldr	r2, [pc, #96]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b30:	4b16      	ldr	r3, [pc, #88]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a15      	ldr	r2, [pc, #84]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3c:	f7ff f956 	bl	8000dec <HAL_GetTick>
 8001b40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b44:	f7ff f952 	bl	8000dec <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e091      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b56:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d0f0      	beq.n	8001b44 <HAL_RCC_OscConfig+0x71c>
 8001b62:	e089      	b.n	8001c78 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b64:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a08      	ldr	r2, [pc, #32]	; (8001b8c <HAL_RCC_OscConfig+0x764>)
 8001b6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b70:	f7ff f93c 	bl	8000dec <HAL_GetTick>
 8001b74:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b76:	e00f      	b.n	8001b98 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b78:	f7ff f938 	bl	8000dec <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d908      	bls.n	8001b98 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e077      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
 8001b8a:	bf00      	nop
 8001b8c:	58024400 	.word	0x58024400
 8001b90:	fffffc0c 	.word	0xfffffc0c
 8001b94:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b98:	4b3a      	ldr	r3, [pc, #232]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1e9      	bne.n	8001b78 <HAL_RCC_OscConfig+0x750>
 8001ba4:	e068      	b.n	8001c78 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001ba6:	4b37      	ldr	r3, [pc, #220]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001baa:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001bac:	4b35      	ldr	r3, [pc, #212]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb0:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d031      	beq.n	8001c1e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	f003 0203 	and.w	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d12a      	bne.n	8001c1e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d122      	bne.n	8001c1e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d11a      	bne.n	8001c1e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	0a5b      	lsrs	r3, r3, #9
 8001bec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bf4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d111      	bne.n	8001c1e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	0c1b      	lsrs	r3, r3, #16
 8001bfe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c06:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d108      	bne.n	8001c1e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	0e1b      	lsrs	r3, r3, #24
 8001c10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c18:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d001      	beq.n	8001c22 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e02b      	b.n	8001c7a <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001c22:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c26:	08db      	lsrs	r3, r3, #3
 8001c28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001c2c:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d01f      	beq.n	8001c78 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c3c:	4a11      	ldr	r2, [pc, #68]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001c3e:	f023 0301 	bic.w	r3, r3, #1
 8001c42:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c44:	f7ff f8d2 	bl	8000dec <HAL_GetTick>
 8001c48:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001c4a:	bf00      	nop
 8001c4c:	f7ff f8ce 	bl	8000dec <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d0f9      	beq.n	8001c4c <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001c58:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <HAL_RCC_OscConfig+0x860>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c64:	00d2      	lsls	r2, r2, #3
 8001c66:	4907      	ldr	r1, [pc, #28]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001c6c:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c70:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <HAL_RCC_OscConfig+0x85c>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3730      	adds	r7, #48	; 0x30
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	58024400 	.word	0x58024400
 8001c88:	ffff0007 	.word	0xffff0007

08001c8c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d101      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e19c      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ca0:	4b8a      	ldr	r3, [pc, #552]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 030f 	and.w	r3, r3, #15
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d910      	bls.n	8001cd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cae:	4b87      	ldr	r3, [pc, #540]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f023 020f 	bic.w	r2, r3, #15
 8001cb6:	4985      	ldr	r1, [pc, #532]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cbe:	4b83      	ldr	r3, [pc, #524]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d001      	beq.n	8001cd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e184      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d010      	beq.n	8001cfe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691a      	ldr	r2, [r3, #16]
 8001ce0:	4b7b      	ldr	r3, [pc, #492]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d908      	bls.n	8001cfe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001cec:	4b78      	ldr	r3, [pc, #480]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	4975      	ldr	r1, [pc, #468]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0308 	and.w	r3, r3, #8
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d010      	beq.n	8001d2c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	695a      	ldr	r2, [r3, #20]
 8001d0e:	4b70      	ldr	r3, [pc, #448]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d908      	bls.n	8001d2c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001d1a:	4b6d      	ldr	r3, [pc, #436]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	496a      	ldr	r1, [pc, #424]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0310 	and.w	r3, r3, #16
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d010      	beq.n	8001d5a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	699a      	ldr	r2, [r3, #24]
 8001d3c:	4b64      	ldr	r3, [pc, #400]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d908      	bls.n	8001d5a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001d48:	4b61      	ldr	r3, [pc, #388]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	495e      	ldr	r1, [pc, #376]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0320 	and.w	r3, r3, #32
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d010      	beq.n	8001d88 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	69da      	ldr	r2, [r3, #28]
 8001d6a:	4b59      	ldr	r3, [pc, #356]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d6c:	6a1b      	ldr	r3, [r3, #32]
 8001d6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d908      	bls.n	8001d88 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001d76:	4b56      	ldr	r3, [pc, #344]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d78:	6a1b      	ldr	r3, [r3, #32]
 8001d7a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	4953      	ldr	r1, [pc, #332]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d010      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68da      	ldr	r2, [r3, #12]
 8001d98:	4b4d      	ldr	r3, [pc, #308]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f003 030f 	and.w	r3, r3, #15
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d908      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da4:	4b4a      	ldr	r3, [pc, #296]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	f023 020f 	bic.w	r2, r3, #15
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	4947      	ldr	r1, [pc, #284]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d055      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001dc2:	4b43      	ldr	r3, [pc, #268]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	4940      	ldr	r1, [pc, #256]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d107      	bne.n	8001dec <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ddc:	4b3c      	ldr	r3, [pc, #240]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d121      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e0f6      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d107      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001df4:	4b36      	ldr	r3, [pc, #216]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d115      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e0ea      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d107      	bne.n	8001e1c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e0c:	4b30      	ldr	r3, [pc, #192]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d109      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e0de      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e1c:	4b2c      	ldr	r3, [pc, #176]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d101      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e0d6      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e2c:	4b28      	ldr	r3, [pc, #160]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	f023 0207 	bic.w	r2, r3, #7
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	4925      	ldr	r1, [pc, #148]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e3e:	f7fe ffd5 	bl	8000dec <HAL_GetTick>
 8001e42:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e44:	e00a      	b.n	8001e5c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e46:	f7fe ffd1 	bl	8000dec <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e0be      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d1eb      	bne.n	8001e46 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d010      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68da      	ldr	r2, [r3, #12]
 8001e7e:	4b14      	ldr	r3, [pc, #80]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	f003 030f 	and.w	r3, r3, #15
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d208      	bcs.n	8001e9c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	f023 020f 	bic.w	r2, r3, #15
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	490e      	ldr	r1, [pc, #56]	; (8001ed0 <HAL_RCC_ClockConfig+0x244>)
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 030f 	and.w	r3, r3, #15
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d214      	bcs.n	8001ed4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eaa:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 020f 	bic.w	r2, r3, #15
 8001eb2:	4906      	ldr	r1, [pc, #24]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eba:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <HAL_RCC_ClockConfig+0x240>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d005      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e086      	b.n	8001fda <HAL_RCC_ClockConfig+0x34e>
 8001ecc:	52002000 	.word	0x52002000
 8001ed0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d010      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691a      	ldr	r2, [r3, #16]
 8001ee4:	4b3f      	ldr	r3, [pc, #252]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d208      	bcs.n	8001f02 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001ef0:	4b3c      	ldr	r3, [pc, #240]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	4939      	ldr	r1, [pc, #228]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d010      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	695a      	ldr	r2, [r3, #20]
 8001f12:	4b34      	ldr	r3, [pc, #208]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d208      	bcs.n	8001f30 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001f1e:	4b31      	ldr	r3, [pc, #196]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	492e      	ldr	r1, [pc, #184]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0310 	and.w	r3, r3, #16
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d010      	beq.n	8001f5e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699a      	ldr	r2, [r3, #24]
 8001f40:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f42:	69db      	ldr	r3, [r3, #28]
 8001f44:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d208      	bcs.n	8001f5e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001f4c:	4b25      	ldr	r3, [pc, #148]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f4e:	69db      	ldr	r3, [r3, #28]
 8001f50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	4922      	ldr	r1, [pc, #136]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0320 	and.w	r3, r3, #32
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d010      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69da      	ldr	r2, [r3, #28]
 8001f6e:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d208      	bcs.n	8001f8c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	4917      	ldr	r1, [pc, #92]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001f8c:	f000 f834 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 8001f90:	4602      	mov	r2, r0
 8001f92:	4b14      	ldr	r3, [pc, #80]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	0a1b      	lsrs	r3, r3, #8
 8001f98:	f003 030f 	and.w	r3, r3, #15
 8001f9c:	4912      	ldr	r1, [pc, #72]	; (8001fe8 <HAL_RCC_ClockConfig+0x35c>)
 8001f9e:	5ccb      	ldrb	r3, [r1, r3]
 8001fa0:	f003 031f 	and.w	r3, r3, #31
 8001fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8001fa8:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001faa:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <HAL_RCC_ClockConfig+0x358>)
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	f003 030f 	and.w	r3, r3, #15
 8001fb2:	4a0d      	ldr	r2, [pc, #52]	; (8001fe8 <HAL_RCC_ClockConfig+0x35c>)
 8001fb4:	5cd3      	ldrb	r3, [r2, r3]
 8001fb6:	f003 031f 	and.w	r3, r3, #31
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc0:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <HAL_RCC_ClockConfig+0x360>)
 8001fc2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001fc4:	4a0a      	ldr	r2, [pc, #40]	; (8001ff0 <HAL_RCC_ClockConfig+0x364>)
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001fca:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_RCC_ClockConfig+0x368>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7fe fec2 	bl	8000d58 <HAL_InitTick>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	58024400 	.word	0x58024400
 8001fe8:	08005710 	.word	0x08005710
 8001fec:	24000004 	.word	0x24000004
 8001ff0:	24000000 	.word	0x24000000
 8001ff4:	24000008 	.word	0x24000008

08001ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b089      	sub	sp, #36	; 0x24
 8001ffc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ffe:	4bb3      	ldr	r3, [pc, #716]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002006:	2b18      	cmp	r3, #24
 8002008:	f200 8155 	bhi.w	80022b6 <HAL_RCC_GetSysClockFreq+0x2be>
 800200c:	a201      	add	r2, pc, #4	; (adr r2, 8002014 <HAL_RCC_GetSysClockFreq+0x1c>)
 800200e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002012:	bf00      	nop
 8002014:	08002079 	.word	0x08002079
 8002018:	080022b7 	.word	0x080022b7
 800201c:	080022b7 	.word	0x080022b7
 8002020:	080022b7 	.word	0x080022b7
 8002024:	080022b7 	.word	0x080022b7
 8002028:	080022b7 	.word	0x080022b7
 800202c:	080022b7 	.word	0x080022b7
 8002030:	080022b7 	.word	0x080022b7
 8002034:	0800209f 	.word	0x0800209f
 8002038:	080022b7 	.word	0x080022b7
 800203c:	080022b7 	.word	0x080022b7
 8002040:	080022b7 	.word	0x080022b7
 8002044:	080022b7 	.word	0x080022b7
 8002048:	080022b7 	.word	0x080022b7
 800204c:	080022b7 	.word	0x080022b7
 8002050:	080022b7 	.word	0x080022b7
 8002054:	080020a5 	.word	0x080020a5
 8002058:	080022b7 	.word	0x080022b7
 800205c:	080022b7 	.word	0x080022b7
 8002060:	080022b7 	.word	0x080022b7
 8002064:	080022b7 	.word	0x080022b7
 8002068:	080022b7 	.word	0x080022b7
 800206c:	080022b7 	.word	0x080022b7
 8002070:	080022b7 	.word	0x080022b7
 8002074:	080020ab 	.word	0x080020ab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002078:	4b94      	ldr	r3, [pc, #592]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0320 	and.w	r3, r3, #32
 8002080:	2b00      	cmp	r3, #0
 8002082:	d009      	beq.n	8002098 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002084:	4b91      	ldr	r3, [pc, #580]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	08db      	lsrs	r3, r3, #3
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	4a90      	ldr	r2, [pc, #576]	; (80022d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002090:	fa22 f303 	lsr.w	r3, r2, r3
 8002094:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002096:	e111      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002098:	4b8d      	ldr	r3, [pc, #564]	; (80022d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800209a:	61bb      	str	r3, [r7, #24]
      break;
 800209c:	e10e      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800209e:	4b8d      	ldr	r3, [pc, #564]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80020a0:	61bb      	str	r3, [r7, #24]
      break;
 80020a2:	e10b      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80020a4:	4b8c      	ldr	r3, [pc, #560]	; (80022d8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80020a6:	61bb      	str	r3, [r7, #24]
      break;
 80020a8:	e108      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80020aa:	4b88      	ldr	r3, [pc, #544]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80020b4:	4b85      	ldr	r3, [pc, #532]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b8:	091b      	lsrs	r3, r3, #4
 80020ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80020be:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80020c0:	4b82      	ldr	r3, [pc, #520]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80020ca:	4b80      	ldr	r3, [pc, #512]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ce:	08db      	lsrs	r3, r3, #3
 80020d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	fb02 f303 	mul.w	r3, r2, r3
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020e2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80e1 	beq.w	80022b0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	f000 8083 	beq.w	80021fc <HAL_RCC_GetSysClockFreq+0x204>
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	f200 80a1 	bhi.w	8002240 <HAL_RCC_GetSysClockFreq+0x248>
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <HAL_RCC_GetSysClockFreq+0x114>
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d056      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800210a:	e099      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800210c:	4b6f      	ldr	r3, [pc, #444]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0320 	and.w	r3, r3, #32
 8002114:	2b00      	cmp	r3, #0
 8002116:	d02d      	beq.n	8002174 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002118:	4b6c      	ldr	r3, [pc, #432]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	08db      	lsrs	r3, r3, #3
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	4a6b      	ldr	r2, [pc, #428]	; (80022d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002124:	fa22 f303 	lsr.w	r3, r2, r3
 8002128:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	ee07 3a90 	vmov	s15, r3
 8002130:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	ee07 3a90 	vmov	s15, r3
 800213a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800213e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002142:	4b62      	ldr	r3, [pc, #392]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800214a:	ee07 3a90 	vmov	s15, r3
 800214e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002152:	ed97 6a02 	vldr	s12, [r7, #8]
 8002156:	eddf 5a61 	vldr	s11, [pc, #388]	; 80022dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800215a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800215e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002162:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800216a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800216e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002172:	e087      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	ee07 3a90 	vmov	s15, r3
 800217a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800217e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80022e0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002186:	4b51      	ldr	r3, [pc, #324]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800218e:	ee07 3a90 	vmov	s15, r3
 8002192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002196:	ed97 6a02 	vldr	s12, [r7, #8]
 800219a:	eddf 5a50 	vldr	s11, [pc, #320]	; 80022dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800219e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80021b6:	e065      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	ee07 3a90 	vmov	s15, r3
 80021be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021c2:	eddf 6a48 	vldr	s13, [pc, #288]	; 80022e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80021c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021ca:	4b40      	ldr	r3, [pc, #256]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021d2:	ee07 3a90 	vmov	s15, r3
 80021d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021da:	ed97 6a02 	vldr	s12, [r7, #8]
 80021de:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80022dc <HAL_RCC_GetSysClockFreq+0x2e4>
 80021e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80021fa:	e043      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002206:	eddf 6a38 	vldr	s13, [pc, #224]	; 80022e8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800220a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800220e:	4b2f      	ldr	r3, [pc, #188]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002216:	ee07 3a90 	vmov	s15, r3
 800221a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800221e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002222:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80022dc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002226:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800222a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800222e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002232:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800223a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800223e:	e021      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800224a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80022e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800224e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002252:	4b1e      	ldr	r3, [pc, #120]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800225a:	ee07 3a90 	vmov	s15, r3
 800225e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002262:	ed97 6a02 	vldr	s12, [r7, #8]
 8002266:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80022dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800226a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800226e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002272:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002276:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800227a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800227e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002282:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002284:	4b11      	ldr	r3, [pc, #68]	; (80022cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002288:	0a5b      	lsrs	r3, r3, #9
 800228a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800228e:	3301      	adds	r3, #1
 8002290:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	ee07 3a90 	vmov	s15, r3
 8002298:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800229c:	edd7 6a07 	vldr	s13, [r7, #28]
 80022a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022a8:	ee17 3a90 	vmov	r3, s15
 80022ac:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80022ae:	e005      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80022b0:	2300      	movs	r3, #0
 80022b2:	61bb      	str	r3, [r7, #24]
      break;
 80022b4:	e002      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80022b6:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80022b8:	61bb      	str	r3, [r7, #24]
      break;
 80022ba:	bf00      	nop
  }

  return sysclockfreq;
 80022bc:	69bb      	ldr	r3, [r7, #24]
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3724      	adds	r7, #36	; 0x24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	58024400 	.word	0x58024400
 80022d0:	03d09000 	.word	0x03d09000
 80022d4:	003d0900 	.word	0x003d0900
 80022d8:	007a1200 	.word	0x007a1200
 80022dc:	46000000 	.word	0x46000000
 80022e0:	4c742400 	.word	0x4c742400
 80022e4:	4a742400 	.word	0x4a742400
 80022e8:	4af42400 	.word	0x4af42400

080022ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80022f2:	f7ff fe81 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 80022f6:	4602      	mov	r2, r0
 80022f8:	4b10      	ldr	r3, [pc, #64]	; (800233c <HAL_RCC_GetHCLKFreq+0x50>)
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	f003 030f 	and.w	r3, r3, #15
 8002302:	490f      	ldr	r1, [pc, #60]	; (8002340 <HAL_RCC_GetHCLKFreq+0x54>)
 8002304:	5ccb      	ldrb	r3, [r1, r3]
 8002306:	f003 031f 	and.w	r3, r3, #31
 800230a:	fa22 f303 	lsr.w	r3, r2, r3
 800230e:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002310:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_RCC_GetHCLKFreq+0x50>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f003 030f 	and.w	r3, r3, #15
 8002318:	4a09      	ldr	r2, [pc, #36]	; (8002340 <HAL_RCC_GetHCLKFreq+0x54>)
 800231a:	5cd3      	ldrb	r3, [r2, r3]
 800231c:	f003 031f 	and.w	r3, r3, #31
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	fa22 f303 	lsr.w	r3, r2, r3
 8002326:	4a07      	ldr	r2, [pc, #28]	; (8002344 <HAL_RCC_GetHCLKFreq+0x58>)
 8002328:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800232a:	4a07      	ldr	r2, [pc, #28]	; (8002348 <HAL_RCC_GetHCLKFreq+0x5c>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002330:	4b04      	ldr	r3, [pc, #16]	; (8002344 <HAL_RCC_GetHCLKFreq+0x58>)
 8002332:	681b      	ldr	r3, [r3, #0]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	58024400 	.word	0x58024400
 8002340:	08005710 	.word	0x08005710
 8002344:	24000004 	.word	0x24000004
 8002348:	24000000 	.word	0x24000000

0800234c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8002350:	f7ff ffcc 	bl	80022ec <HAL_RCC_GetHCLKFreq>
 8002354:	4602      	mov	r2, r0
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	091b      	lsrs	r3, r3, #4
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	4904      	ldr	r1, [pc, #16]	; (8002374 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002362:	5ccb      	ldrb	r3, [r1, r3]
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800236c:	4618      	mov	r0, r3
 800236e:	bd80      	pop	{r7, pc}
 8002370:	58024400 	.word	0x58024400
 8002374:	08005710 	.word	0x08005710

08002378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 800237c:	f7ff ffb6 	bl	80022ec <HAL_RCC_GetHCLKFreq>
 8002380:	4602      	mov	r2, r0
 8002382:	4b06      	ldr	r3, [pc, #24]	; (800239c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	0a1b      	lsrs	r3, r3, #8
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	4904      	ldr	r1, [pc, #16]	; (80023a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800238e:	5ccb      	ldrb	r3, [r1, r3]
 8002390:	f003 031f 	and.w	r3, r3, #31
 8002394:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002398:	4618      	mov	r0, r3
 800239a:	bd80      	pop	{r7, pc}
 800239c:	58024400 	.word	0x58024400
 80023a0:	08005710 	.word	0x08005710

080023a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023a8:	b0c8      	sub	sp, #288	; 0x120
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023b0:	2300      	movs	r3, #0
 80023b2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023b6:	2300      	movs	r3, #0
 80023b8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80023bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c4:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80023c8:	2500      	movs	r5, #0
 80023ca:	ea54 0305 	orrs.w	r3, r4, r5
 80023ce:	d049      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80023d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80023da:	d02f      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80023dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80023e0:	d828      	bhi.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80023e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80023e6:	d01a      	beq.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80023e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80023ec:	d822      	bhi.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80023f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023f6:	d007      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80023f8:	e01c      	b.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023fa:	4ba7      	ldr	r3, [pc, #668]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80023fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023fe:	4aa6      	ldr	r2, [pc, #664]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002404:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002406:	e01a      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002408:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800240c:	3308      	adds	r3, #8
 800240e:	2102      	movs	r1, #2
 8002410:	4618      	mov	r0, r3
 8002412:	f001 fc43 	bl	8003c9c <RCCEx_PLL2_Config>
 8002416:	4603      	mov	r3, r0
 8002418:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800241c:	e00f      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800241e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002422:	3328      	adds	r3, #40	; 0x28
 8002424:	2102      	movs	r1, #2
 8002426:	4618      	mov	r0, r3
 8002428:	f001 fcea 	bl	8003e00 <RCCEx_PLL3_Config>
 800242c:	4603      	mov	r3, r0
 800242e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002432:	e004      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800243a:	e000      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800243c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800243e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10a      	bne.n	800245c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002446:	4b94      	ldr	r3, [pc, #592]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800244a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800244e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002452:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002454:	4a90      	ldr	r2, [pc, #576]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002456:	430b      	orrs	r3, r1
 8002458:	6513      	str	r3, [r2, #80]	; 0x50
 800245a:	e003      	b.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800245c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002460:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002464:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8002470:	f04f 0900 	mov.w	r9, #0
 8002474:	ea58 0309 	orrs.w	r3, r8, r9
 8002478:	d047      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800247a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800247e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002480:	2b04      	cmp	r3, #4
 8002482:	d82a      	bhi.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002484:	a201      	add	r2, pc, #4	; (adr r2, 800248c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800248a:	bf00      	nop
 800248c:	080024a1 	.word	0x080024a1
 8002490:	080024af 	.word	0x080024af
 8002494:	080024c5 	.word	0x080024c5
 8002498:	080024e3 	.word	0x080024e3
 800249c:	080024e3 	.word	0x080024e3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024a0:	4b7d      	ldr	r3, [pc, #500]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80024a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a4:	4a7c      	ldr	r2, [pc, #496]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80024a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80024ac:	e01a      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80024ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024b2:	3308      	adds	r3, #8
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f001 fbf0 	bl	8003c9c <RCCEx_PLL2_Config>
 80024bc:	4603      	mov	r3, r0
 80024be:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80024c2:	e00f      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80024c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024c8:	3328      	adds	r3, #40	; 0x28
 80024ca:	2100      	movs	r1, #0
 80024cc:	4618      	mov	r0, r3
 80024ce:	f001 fc97 	bl	8003e00 <RCCEx_PLL3_Config>
 80024d2:	4603      	mov	r3, r0
 80024d4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80024d8:	e004      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80024e0:	e000      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80024e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80024e4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d10a      	bne.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024ec:	4b6a      	ldr	r3, [pc, #424]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80024ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024f0:	f023 0107 	bic.w	r1, r3, #7
 80024f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024fa:	4a67      	ldr	r2, [pc, #412]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80024fc:	430b      	orrs	r3, r1
 80024fe:	6513      	str	r3, [r2, #80]	; 0x50
 8002500:	e003      	b.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002502:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002506:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800250a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800250e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002512:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8002516:	f04f 0b00 	mov.w	fp, #0
 800251a:	ea5a 030b 	orrs.w	r3, sl, fp
 800251e:	d054      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8002520:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002526:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800252a:	d036      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800252c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002530:	d82f      	bhi.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002536:	d032      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002538:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800253c:	d829      	bhi.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800253e:	2bc0      	cmp	r3, #192	; 0xc0
 8002540:	d02f      	beq.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8002542:	2bc0      	cmp	r3, #192	; 0xc0
 8002544:	d825      	bhi.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002546:	2b80      	cmp	r3, #128	; 0x80
 8002548:	d018      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800254a:	2b80      	cmp	r3, #128	; 0x80
 800254c:	d821      	bhi.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8002552:	2b40      	cmp	r3, #64	; 0x40
 8002554:	d007      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8002556:	e01c      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002558:	4b4f      	ldr	r3, [pc, #316]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800255a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255c:	4a4e      	ldr	r2, [pc, #312]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800255e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002562:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002564:	e01e      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002566:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800256a:	3308      	adds	r3, #8
 800256c:	2100      	movs	r1, #0
 800256e:	4618      	mov	r0, r3
 8002570:	f001 fb94 	bl	8003c9c <RCCEx_PLL2_Config>
 8002574:	4603      	mov	r3, r0
 8002576:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800257a:	e013      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800257c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002580:	3328      	adds	r3, #40	; 0x28
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f001 fc3b 	bl	8003e00 <RCCEx_PLL3_Config>
 800258a:	4603      	mov	r3, r0
 800258c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002590:	e008      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002598:	e004      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800259a:	bf00      	nop
 800259c:	e002      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800259e:	bf00      	nop
 80025a0:	e000      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80025a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025a4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10a      	bne.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80025ac:	4b3a      	ldr	r3, [pc, #232]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80025ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025b0:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 80025b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ba:	4a37      	ldr	r2, [pc, #220]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80025bc:	430b      	orrs	r3, r1
 80025be:	6513      	str	r3, [r2, #80]	; 0x50
 80025c0:	e003      	b.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025c2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80025c6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80025ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d2:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80025d6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80025da:	2300      	movs	r3, #0
 80025dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80025e0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 80025e4:	460b      	mov	r3, r1
 80025e6:	4313      	orrs	r3, r2
 80025e8:	d05c      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 80025ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025f0:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80025f4:	d03b      	beq.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80025f6:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80025fa:	d834      	bhi.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80025fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002600:	d037      	beq.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8002602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002606:	d82e      	bhi.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002608:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800260c:	d033      	beq.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800260e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002612:	d828      	bhi.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002614:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002618:	d01a      	beq.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 800261a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800261e:	d822      	bhi.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002620:	2b00      	cmp	r3, #0
 8002622:	d003      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x288>
 8002624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002628:	d007      	beq.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x296>
 800262a:	e01c      	b.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800262c:	4b1a      	ldr	r3, [pc, #104]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800262e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002630:	4a19      	ldr	r2, [pc, #100]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002632:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002636:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002638:	e01e      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800263a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800263e:	3308      	adds	r3, #8
 8002640:	2100      	movs	r1, #0
 8002642:	4618      	mov	r0, r3
 8002644:	f001 fb2a 	bl	8003c9c <RCCEx_PLL2_Config>
 8002648:	4603      	mov	r3, r0
 800264a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800264e:	e013      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002650:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002654:	3328      	adds	r3, #40	; 0x28
 8002656:	2100      	movs	r1, #0
 8002658:	4618      	mov	r0, r3
 800265a:	f001 fbd1 	bl	8003e00 <RCCEx_PLL3_Config>
 800265e:	4603      	mov	r3, r0
 8002660:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002664:	e008      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800266c:	e004      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800266e:	bf00      	nop
 8002670:	e002      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002672:	bf00      	nop
 8002674:	e000      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002676:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002678:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10d      	bne.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002682:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002684:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 8002688:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800268c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800268e:	4a02      	ldr	r2, [pc, #8]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002690:	430b      	orrs	r3, r1
 8002692:	6513      	str	r3, [r2, #80]	; 0x50
 8002694:	e006      	b.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8002696:	bf00      	nop
 8002698:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800269c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80026a0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80026a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80026a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ac:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80026b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80026b4:	2300      	movs	r3, #0
 80026b6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80026ba:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 80026be:	460b      	mov	r3, r1
 80026c0:	4313      	orrs	r3, r2
 80026c2:	d03a      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80026c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80026c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ca:	2b30      	cmp	r3, #48	; 0x30
 80026cc:	d01f      	beq.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80026ce:	2b30      	cmp	r3, #48	; 0x30
 80026d0:	d819      	bhi.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80026d2:	2b20      	cmp	r3, #32
 80026d4:	d00c      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80026d6:	2b20      	cmp	r3, #32
 80026d8:	d815      	bhi.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d019      	beq.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80026de:	2b10      	cmp	r3, #16
 80026e0:	d111      	bne.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026e2:	4bae      	ldr	r3, [pc, #696]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80026e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e6:	4aad      	ldr	r2, [pc, #692]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80026e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026ec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80026ee:	e011      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80026f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80026f4:	3308      	adds	r3, #8
 80026f6:	2102      	movs	r1, #2
 80026f8:	4618      	mov	r0, r3
 80026fa:	f001 facf 	bl	8003c9c <RCCEx_PLL2_Config>
 80026fe:	4603      	mov	r3, r0
 8002700:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002704:	e006      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800270c:	e002      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800270e:	bf00      	nop
 8002710:	e000      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002712:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002714:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10a      	bne.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800271c:	4b9f      	ldr	r3, [pc, #636]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800271e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002720:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8002724:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800272a:	4a9c      	ldr	r2, [pc, #624]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800272c:	430b      	orrs	r3, r1
 800272e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002730:	e003      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002732:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002736:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800273a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002742:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8002746:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800274a:	2300      	movs	r3, #0
 800274c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002750:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8002754:	460b      	mov	r3, r1
 8002756:	4313      	orrs	r3, r2
 8002758:	d051      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800275a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800275e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002760:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002764:	d035      	beq.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002766:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800276a:	d82e      	bhi.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x426>
 800276c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002770:	d031      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8002772:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002776:	d828      	bhi.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800277c:	d01a      	beq.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800277e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002782:	d822      	bhi.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002784:	2b00      	cmp	r3, #0
 8002786:	d003      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8002788:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800278c:	d007      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800278e:	e01c      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002790:	4b82      	ldr	r3, [pc, #520]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002794:	4a81      	ldr	r2, [pc, #516]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002796:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800279a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800279c:	e01c      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800279e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027a2:	3308      	adds	r3, #8
 80027a4:	2100      	movs	r1, #0
 80027a6:	4618      	mov	r0, r3
 80027a8:	f001 fa78 	bl	8003c9c <RCCEx_PLL2_Config>
 80027ac:	4603      	mov	r3, r0
 80027ae:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80027b2:	e011      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80027b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027b8:	3328      	adds	r3, #40	; 0x28
 80027ba:	2100      	movs	r1, #0
 80027bc:	4618      	mov	r0, r3
 80027be:	f001 fb1f 	bl	8003e00 <RCCEx_PLL3_Config>
 80027c2:	4603      	mov	r3, r0
 80027c4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80027c8:	e006      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80027d0:	e002      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80027d2:	bf00      	nop
 80027d4:	e000      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80027d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027d8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10a      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80027e0:	4b6e      	ldr	r3, [pc, #440]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80027e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027e4:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80027e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027ee:	4a6b      	ldr	r2, [pc, #428]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80027f0:	430b      	orrs	r3, r1
 80027f2:	6513      	str	r3, [r2, #80]	; 0x50
 80027f4:	e003      	b.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027f6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80027fa:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80027fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002806:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800280a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800280e:	2300      	movs	r3, #0
 8002810:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002814:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8002818:	460b      	mov	r3, r1
 800281a:	4313      	orrs	r3, r2
 800281c:	d053      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800281e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002822:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002828:	d033      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800282a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800282e:	d82c      	bhi.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002830:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002834:	d02f      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8002836:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800283a:	d826      	bhi.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800283c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002840:	d02b      	beq.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002842:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002846:	d820      	bhi.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002848:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800284c:	d012      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800284e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002852:	d81a      	bhi.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002854:	2b00      	cmp	r3, #0
 8002856:	d022      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8002858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800285c:	d115      	bne.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800285e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002862:	3308      	adds	r3, #8
 8002864:	2101      	movs	r1, #1
 8002866:	4618      	mov	r0, r3
 8002868:	f001 fa18 	bl	8003c9c <RCCEx_PLL2_Config>
 800286c:	4603      	mov	r3, r0
 800286e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002872:	e015      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002874:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002878:	3328      	adds	r3, #40	; 0x28
 800287a:	2101      	movs	r1, #1
 800287c:	4618      	mov	r0, r3
 800287e:	f001 fabf 	bl	8003e00 <RCCEx_PLL3_Config>
 8002882:	4603      	mov	r3, r0
 8002884:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002888:	e00a      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002890:	e006      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002892:	bf00      	nop
 8002894:	e004      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002896:	bf00      	nop
 8002898:	e002      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800289a:	bf00      	nop
 800289c:	e000      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800289e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028a0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d10a      	bne.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80028a8:	4b3c      	ldr	r3, [pc, #240]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80028aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ac:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80028b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028b6:	4a39      	ldr	r2, [pc, #228]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80028b8:	430b      	orrs	r3, r1
 80028ba:	6513      	str	r3, [r2, #80]	; 0x50
 80028bc:	e003      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028be:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80028c2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80028c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ce:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80028d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028d6:	2300      	movs	r3, #0
 80028d8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028dc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80028e0:	460b      	mov	r3, r1
 80028e2:	4313      	orrs	r3, r2
 80028e4:	d060      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80028e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80028ee:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80028f2:	d039      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 80028f4:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80028f8:	d832      	bhi.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80028fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028fe:	d035      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8002900:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002904:	d82c      	bhi.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800290a:	d031      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800290c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002910:	d826      	bhi.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002912:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002916:	d02d      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8002918:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800291c:	d820      	bhi.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800291e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002922:	d012      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002924:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002928:	d81a      	bhi.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800292a:	2b00      	cmp	r3, #0
 800292c:	d024      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800292e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002932:	d115      	bne.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002934:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002938:	3308      	adds	r3, #8
 800293a:	2101      	movs	r1, #1
 800293c:	4618      	mov	r0, r3
 800293e:	f001 f9ad 	bl	8003c9c <RCCEx_PLL2_Config>
 8002942:	4603      	mov	r3, r0
 8002944:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002948:	e017      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800294a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800294e:	3328      	adds	r3, #40	; 0x28
 8002950:	2101      	movs	r1, #1
 8002952:	4618      	mov	r0, r3
 8002954:	f001 fa54 	bl	8003e00 <RCCEx_PLL3_Config>
 8002958:	4603      	mov	r3, r0
 800295a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800295e:	e00c      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002966:	e008      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002968:	bf00      	nop
 800296a:	e006      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800296c:	bf00      	nop
 800296e:	e004      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002970:	bf00      	nop
 8002972:	e002      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002974:	bf00      	nop
 8002976:	e000      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002978:	bf00      	nop
    }

    if (ret == HAL_OK)
 800297a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10e      	bne.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002986:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800298a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800298e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002992:	4a02      	ldr	r2, [pc, #8]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002994:	430b      	orrs	r3, r1
 8002996:	6593      	str	r3, [r2, #88]	; 0x58
 8002998:	e006      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800299a:	bf00      	nop
 800299c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029a0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80029a4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80029a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b0:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80029b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80029b8:	2300      	movs	r3, #0
 80029ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80029be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80029c2:	460b      	mov	r3, r1
 80029c4:	4313      	orrs	r3, r2
 80029c6:	d037      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80029c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029d2:	d00e      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80029d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029d8:	d816      	bhi.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d018      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80029de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029e2:	d111      	bne.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029e4:	4bc4      	ldr	r3, [pc, #784]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	4ac3      	ldr	r2, [pc, #780]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80029ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80029f0:	e00f      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80029f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029f6:	3308      	adds	r3, #8
 80029f8:	2101      	movs	r1, #1
 80029fa:	4618      	mov	r0, r3
 80029fc:	f001 f94e 	bl	8003c9c <RCCEx_PLL2_Config>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002a06:	e004      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002a0e:	e000      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8002a10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a12:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10a      	bne.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002a1a:	4bb7      	ldr	r3, [pc, #732]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a1e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8002a22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a28:	4ab3      	ldr	r2, [pc, #716]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002a2a:	430b      	orrs	r3, r1
 8002a2c:	6513      	str	r3, [r2, #80]	; 0x50
 8002a2e:	e003      	b.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a30:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002a34:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002a38:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a40:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8002a44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a48:	2300      	movs	r3, #0
 8002a4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002a4e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8002a52:	460b      	mov	r3, r1
 8002a54:	4313      	orrs	r3, r2
 8002a56:	d039      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d81c      	bhi.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8002a62:	a201      	add	r2, pc, #4	; (adr r2, 8002a68 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8002a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a68:	08002aa5 	.word	0x08002aa5
 8002a6c:	08002a79 	.word	0x08002a79
 8002a70:	08002a87 	.word	0x08002a87
 8002a74:	08002aa5 	.word	0x08002aa5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a78:	4b9f      	ldr	r3, [pc, #636]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7c:	4a9e      	ldr	r2, [pc, #632]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a82:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002a84:	e00f      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002a86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a8a:	3308      	adds	r3, #8
 8002a8c:	2102      	movs	r1, #2
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f001 f904 	bl	8003c9c <RCCEx_PLL2_Config>
 8002a94:	4603      	mov	r3, r0
 8002a96:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002a9a:	e004      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002aa2:	e000      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8002aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002aa6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10a      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002aae:	4b92      	ldr	r3, [pc, #584]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab2:	f023 0103 	bic.w	r1, r3, #3
 8002ab6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002abc:	4a8e      	ldr	r2, [pc, #568]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002abe:	430b      	orrs	r3, r1
 8002ac0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ac2:	e003      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ac4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002ac8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002acc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8002ad8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002adc:	2300      	movs	r3, #0
 8002ade:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ae2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	f000 8099 	beq.w	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aee:	4b83      	ldr	r3, [pc, #524]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a82      	ldr	r2, [pc, #520]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002afa:	f7fe f977 	bl	8000dec <HAL_GetTick>
 8002afe:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b02:	e00b      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b04:	f7fe f972 	bl	8000dec <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b64      	cmp	r3, #100	; 0x64
 8002b12:	d903      	bls.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002b1a:	e005      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b1c:	4b77      	ldr	r3, [pc, #476]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0ed      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8002b28:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d173      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002b30:	4b71      	ldr	r3, [pc, #452]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002b32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002b3c:	4053      	eors	r3, r2
 8002b3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d015      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b46:	4b6c      	ldr	r3, [pc, #432]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b4e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b52:	4b69      	ldr	r3, [pc, #420]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b56:	4a68      	ldr	r2, [pc, #416]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b5e:	4b66      	ldr	r3, [pc, #408]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b62:	4a65      	ldr	r2, [pc, #404]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002b64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b68:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002b6a:	4a63      	ldr	r2, [pc, #396]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b70:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002b72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b76:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002b7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b7e:	d118      	bne.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b80:	f7fe f934 	bl	8000dec <HAL_GetTick>
 8002b84:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b88:	e00d      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8a:	f7fe f92f 	bl	8000dec <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002b94:	1ad2      	subs	r2, r2, r3
 8002b96:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d903      	bls.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 8002ba4:	e005      	b.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ba6:	4b54      	ldr	r3, [pc, #336]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0eb      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8002bb2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d129      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bbe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bca:	d10e      	bne.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x846>
 8002bcc:	4b4a      	ldr	r3, [pc, #296]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8002bd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bd8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002bdc:	091a      	lsrs	r2, r3, #4
 8002bde:	4b48      	ldr	r3, [pc, #288]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	4a45      	ldr	r2, [pc, #276]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002be4:	430b      	orrs	r3, r1
 8002be6:	6113      	str	r3, [r2, #16]
 8002be8:	e005      	b.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8002bea:	4b43      	ldr	r3, [pc, #268]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	4a42      	ldr	r2, [pc, #264]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002bf0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002bf4:	6113      	str	r3, [r2, #16]
 8002bf6:	4b40      	ldr	r3, [pc, #256]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002bf8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002bfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bfe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c06:	4a3c      	ldr	r2, [pc, #240]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002c08:	430b      	orrs	r3, r1
 8002c0a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c0c:	e008      	b.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c0e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c12:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 8002c16:	e003      	b.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c18:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c1c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c28:	f002 0301 	and.w	r3, r2, #1
 8002c2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002c30:	2300      	movs	r3, #0
 8002c32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002c36:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	f000 8090 	beq.w	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002c42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c4a:	2b28      	cmp	r3, #40	; 0x28
 8002c4c:	d870      	bhi.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8002c4e:	a201      	add	r2, pc, #4	; (adr r2, 8002c54 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8002c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c54:	08002d39 	.word	0x08002d39
 8002c58:	08002d31 	.word	0x08002d31
 8002c5c:	08002d31 	.word	0x08002d31
 8002c60:	08002d31 	.word	0x08002d31
 8002c64:	08002d31 	.word	0x08002d31
 8002c68:	08002d31 	.word	0x08002d31
 8002c6c:	08002d31 	.word	0x08002d31
 8002c70:	08002d31 	.word	0x08002d31
 8002c74:	08002d05 	.word	0x08002d05
 8002c78:	08002d31 	.word	0x08002d31
 8002c7c:	08002d31 	.word	0x08002d31
 8002c80:	08002d31 	.word	0x08002d31
 8002c84:	08002d31 	.word	0x08002d31
 8002c88:	08002d31 	.word	0x08002d31
 8002c8c:	08002d31 	.word	0x08002d31
 8002c90:	08002d31 	.word	0x08002d31
 8002c94:	08002d1b 	.word	0x08002d1b
 8002c98:	08002d31 	.word	0x08002d31
 8002c9c:	08002d31 	.word	0x08002d31
 8002ca0:	08002d31 	.word	0x08002d31
 8002ca4:	08002d31 	.word	0x08002d31
 8002ca8:	08002d31 	.word	0x08002d31
 8002cac:	08002d31 	.word	0x08002d31
 8002cb0:	08002d31 	.word	0x08002d31
 8002cb4:	08002d39 	.word	0x08002d39
 8002cb8:	08002d31 	.word	0x08002d31
 8002cbc:	08002d31 	.word	0x08002d31
 8002cc0:	08002d31 	.word	0x08002d31
 8002cc4:	08002d31 	.word	0x08002d31
 8002cc8:	08002d31 	.word	0x08002d31
 8002ccc:	08002d31 	.word	0x08002d31
 8002cd0:	08002d31 	.word	0x08002d31
 8002cd4:	08002d39 	.word	0x08002d39
 8002cd8:	08002d31 	.word	0x08002d31
 8002cdc:	08002d31 	.word	0x08002d31
 8002ce0:	08002d31 	.word	0x08002d31
 8002ce4:	08002d31 	.word	0x08002d31
 8002ce8:	08002d31 	.word	0x08002d31
 8002cec:	08002d31 	.word	0x08002d31
 8002cf0:	08002d31 	.word	0x08002d31
 8002cf4:	08002d39 	.word	0x08002d39
 8002cf8:	58024400 	.word	0x58024400
 8002cfc:	58024800 	.word	0x58024800
 8002d00:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d08:	3308      	adds	r3, #8
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 ffc5 	bl	8003c9c <RCCEx_PLL2_Config>
 8002d12:	4603      	mov	r3, r0
 8002d14:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002d18:	e00f      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d1e:	3328      	adds	r3, #40	; 0x28
 8002d20:	2101      	movs	r1, #1
 8002d22:	4618      	mov	r0, r3
 8002d24:	f001 f86c 	bl	8003e00 <RCCEx_PLL3_Config>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002d2e:	e004      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002d36:	e000      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8002d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d3a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10b      	bne.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002d42:	4bc0      	ldr	r3, [pc, #768]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d46:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8002d4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d52:	4abc      	ldr	r2, [pc, #752]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002d54:	430b      	orrs	r3, r1
 8002d56:	6553      	str	r3, [r2, #84]	; 0x54
 8002d58:	e003      	b.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d5a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d5e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002d62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6a:	f002 0302 	and.w	r3, r2, #2
 8002d6e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d72:	2300      	movs	r3, #0
 8002d74:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002d78:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	d043      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002d82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d8a:	2b05      	cmp	r3, #5
 8002d8c:	d824      	bhi.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8002d8e:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8002d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d94:	08002de1 	.word	0x08002de1
 8002d98:	08002dad 	.word	0x08002dad
 8002d9c:	08002dc3 	.word	0x08002dc3
 8002da0:	08002de1 	.word	0x08002de1
 8002da4:	08002de1 	.word	0x08002de1
 8002da8:	08002de1 	.word	0x08002de1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002dac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002db0:	3308      	adds	r3, #8
 8002db2:	2101      	movs	r1, #1
 8002db4:	4618      	mov	r0, r3
 8002db6:	f000 ff71 	bl	8003c9c <RCCEx_PLL2_Config>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002dc0:	e00f      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002dc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dc6:	3328      	adds	r3, #40	; 0x28
 8002dc8:	2101      	movs	r1, #1
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f001 f818 	bl	8003e00 <RCCEx_PLL3_Config>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002dd6:	e004      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002dde:	e000      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8002de0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002de2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d10b      	bne.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002dea:	4b96      	ldr	r3, [pc, #600]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dee:	f023 0107 	bic.w	r1, r3, #7
 8002df2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dfa:	4a92      	ldr	r2, [pc, #584]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	6553      	str	r3, [r2, #84]	; 0x54
 8002e00:	e003      	b.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e02:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e06:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e12:	f002 0304 	and.w	r3, r2, #4
 8002e16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e20:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8002e24:	460b      	mov	r3, r1
 8002e26:	4313      	orrs	r3, r2
 8002e28:	d043      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8002e2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e32:	2b05      	cmp	r3, #5
 8002e34:	d824      	bhi.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8002e36:	a201      	add	r2, pc, #4	; (adr r2, 8002e3c <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8002e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e3c:	08002e89 	.word	0x08002e89
 8002e40:	08002e55 	.word	0x08002e55
 8002e44:	08002e6b 	.word	0x08002e6b
 8002e48:	08002e89 	.word	0x08002e89
 8002e4c:	08002e89 	.word	0x08002e89
 8002e50:	08002e89 	.word	0x08002e89
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e58:	3308      	adds	r3, #8
 8002e5a:	2101      	movs	r1, #1
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f000 ff1d 	bl	8003c9c <RCCEx_PLL2_Config>
 8002e62:	4603      	mov	r3, r0
 8002e64:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002e68:	e00f      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002e6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e6e:	3328      	adds	r3, #40	; 0x28
 8002e70:	2101      	movs	r1, #1
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 ffc4 	bl	8003e00 <RCCEx_PLL3_Config>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002e7e:	e004      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002e86:	e000      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8002e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e8a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10b      	bne.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e92:	4b6c      	ldr	r3, [pc, #432]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e96:	f023 0107 	bic.w	r1, r3, #7
 8002e9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ea2:	4a68      	ldr	r2, [pc, #416]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	6593      	str	r3, [r2, #88]	; 0x58
 8002ea8:	e003      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eaa:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002eae:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002eb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eba:	f002 0320 	and.w	r3, r2, #32
 8002ebe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002ec8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002ecc:	460b      	mov	r3, r1
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	d055      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8002ed2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ed6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ede:	d033      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8002ee0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ee4:	d82c      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8002ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eea:	d02f      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8002eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ef0:	d826      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8002ef2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002ef6:	d02b      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8002ef8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002efc:	d820      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8002efe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f02:	d012      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8002f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f08:	d81a      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d022      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8002f0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f12:	d115      	bne.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f18:	3308      	adds	r3, #8
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 febd 	bl	8003c9c <RCCEx_PLL2_Config>
 8002f22:	4603      	mov	r3, r0
 8002f24:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8002f28:	e015      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f2e:	3328      	adds	r3, #40	; 0x28
 8002f30:	2102      	movs	r1, #2
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 ff64 	bl	8003e00 <RCCEx_PLL3_Config>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8002f3e:	e00a      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002f46:	e006      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8002f48:	bf00      	nop
 8002f4a:	e004      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8002f4c:	bf00      	nop
 8002f4e:	e002      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8002f50:	bf00      	nop
 8002f52:	e000      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8002f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f56:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10b      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f5e:	4b39      	ldr	r3, [pc, #228]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002f60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f62:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8002f66:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f6e:	4a35      	ldr	r2, [pc, #212]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8002f70:	430b      	orrs	r3, r1
 8002f72:	6553      	str	r3, [r2, #84]	; 0x54
 8002f74:	e003      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f76:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f7a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002f7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f86:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8002f8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f8e:	2300      	movs	r3, #0
 8002f90:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002f94:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	d058      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8002f9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fa2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002fa6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002faa:	d033      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8002fac:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002fb0:	d82c      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8002fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fb6:	d02f      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8002fb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fbc:	d826      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8002fbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002fc2:	d02b      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8002fc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002fc8:	d820      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8002fca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fce:	d012      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8002fd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fd4:	d81a      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d022      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fde:	d115      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002fe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fe4:	3308      	adds	r3, #8
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f000 fe57 	bl	8003c9c <RCCEx_PLL2_Config>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8002ff4:	e015      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002ff6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ffa:	3328      	adds	r3, #40	; 0x28
 8002ffc:	2102      	movs	r1, #2
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 fefe 	bl	8003e00 <RCCEx_PLL3_Config>
 8003004:	4603      	mov	r3, r0
 8003006:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800300a:	e00a      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003012:	e006      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003014:	bf00      	nop
 8003016:	e004      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003018:	bf00      	nop
 800301a:	e002      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800301c:	bf00      	nop
 800301e:	e000      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003020:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003022:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10e      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800302a:	4b06      	ldr	r3, [pc, #24]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302e:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8003032:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003036:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800303a:	4a02      	ldr	r2, [pc, #8]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800303c:	430b      	orrs	r3, r1
 800303e:	6593      	str	r3, [r2, #88]	; 0x58
 8003040:	e006      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8003042:	bf00      	nop
 8003044:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003048:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800304c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003050:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003058:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800305c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003060:	2300      	movs	r3, #0
 8003062:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003066:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800306a:	460b      	mov	r3, r1
 800306c:	4313      	orrs	r3, r2
 800306e:	d055      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003070:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003074:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003078:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800307c:	d033      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800307e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003082:	d82c      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003084:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003088:	d02f      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800308a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800308e:	d826      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003090:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003094:	d02b      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003096:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800309a:	d820      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800309c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030a0:	d012      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80030a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030a6:	d81a      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d022      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80030ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b0:	d115      	bne.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030b6:	3308      	adds	r3, #8
 80030b8:	2100      	movs	r1, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 fdee 	bl	8003c9c <RCCEx_PLL2_Config>
 80030c0:	4603      	mov	r3, r0
 80030c2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80030c6:	e015      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80030c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030cc:	3328      	adds	r3, #40	; 0x28
 80030ce:	2102      	movs	r1, #2
 80030d0:	4618      	mov	r0, r3
 80030d2:	f000 fe95 	bl	8003e00 <RCCEx_PLL3_Config>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80030dc:	e00a      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80030e4:	e006      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80030e6:	bf00      	nop
 80030e8:	e004      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80030ea:	bf00      	nop
 80030ec:	e002      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80030ee:	bf00      	nop
 80030f0:	e000      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80030f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030f4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d10b      	bne.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80030fc:	4ba1      	ldr	r3, [pc, #644]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80030fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003100:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8003104:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003108:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800310c:	4a9d      	ldr	r2, [pc, #628]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800310e:	430b      	orrs	r3, r1
 8003110:	6593      	str	r3, [r2, #88]	; 0x58
 8003112:	e003      	b.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003114:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003118:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800311c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003124:	f002 0308 	and.w	r3, r2, #8
 8003128:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800312c:	2300      	movs	r3, #0
 800312e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003132:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8003136:	460b      	mov	r3, r1
 8003138:	4313      	orrs	r3, r2
 800313a:	d01e      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800313c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003148:	d10c      	bne.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800314a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800314e:	3328      	adds	r3, #40	; 0x28
 8003150:	2102      	movs	r1, #2
 8003152:	4618      	mov	r0, r3
 8003154:	f000 fe54 	bl	8003e00 <RCCEx_PLL3_Config>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003164:	4b87      	ldr	r3, [pc, #540]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003168:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800316c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003170:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003174:	4a83      	ldr	r2, [pc, #524]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003176:	430b      	orrs	r3, r1
 8003178:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800317a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003182:	f002 0310 	and.w	r3, r2, #16
 8003186:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800318a:	2300      	movs	r3, #0
 800318c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003190:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8003194:	460b      	mov	r3, r1
 8003196:	4313      	orrs	r3, r2
 8003198:	d01e      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800319a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800319e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80031a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031a6:	d10c      	bne.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80031a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031ac:	3328      	adds	r3, #40	; 0x28
 80031ae:	2102      	movs	r1, #2
 80031b0:	4618      	mov	r0, r3
 80031b2:	f000 fe25 	bl	8003e00 <RCCEx_PLL3_Config>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d002      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80031c2:	4b70      	ldr	r3, [pc, #448]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80031ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80031d2:	4a6c      	ldr	r2, [pc, #432]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80031d4:	430b      	orrs	r3, r1
 80031d6:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e0:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80031e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80031e8:	2300      	movs	r3, #0
 80031ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80031ee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80031f2:	460b      	mov	r3, r1
 80031f4:	4313      	orrs	r3, r2
 80031f6:	d03e      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80031f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003200:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003204:	d022      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8003206:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800320a:	d81b      	bhi.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8003210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003214:	d00b      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8003216:	e015      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003218:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800321c:	3308      	adds	r3, #8
 800321e:	2100      	movs	r1, #0
 8003220:	4618      	mov	r0, r3
 8003222:	f000 fd3b 	bl	8003c9c <RCCEx_PLL2_Config>
 8003226:	4603      	mov	r3, r0
 8003228:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800322c:	e00f      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800322e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003232:	3328      	adds	r3, #40	; 0x28
 8003234:	2102      	movs	r1, #2
 8003236:	4618      	mov	r0, r3
 8003238:	f000 fde2 	bl	8003e00 <RCCEx_PLL3_Config>
 800323c:	4603      	mov	r3, r0
 800323e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003242:	e004      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800324a:	e000      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 800324c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800324e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10b      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003256:	4b4b      	ldr	r3, [pc, #300]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800325e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003262:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003266:	4a47      	ldr	r2, [pc, #284]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003268:	430b      	orrs	r3, r1
 800326a:	6593      	str	r3, [r2, #88]	; 0x58
 800326c:	e003      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800326e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003272:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003276:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800327a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8003282:	67bb      	str	r3, [r7, #120]	; 0x78
 8003284:	2300      	movs	r3, #0
 8003286:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003288:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800328c:	460b      	mov	r3, r1
 800328e:	4313      	orrs	r3, r2
 8003290:	d03b      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003292:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800329a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800329e:	d01f      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 80032a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80032a4:	d818      	bhi.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80032a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032aa:	d003      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 80032ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032b0:	d007      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 80032b2:	e011      	b.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032b4:	4b33      	ldr	r3, [pc, #204]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	4a32      	ldr	r2, [pc, #200]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80032c0:	e00f      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032c6:	3328      	adds	r3, #40	; 0x28
 80032c8:	2101      	movs	r1, #1
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 fd98 	bl	8003e00 <RCCEx_PLL3_Config>
 80032d0:	4603      	mov	r3, r0
 80032d2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 80032d6:	e004      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80032de:	e000      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 80032e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032e2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d10b      	bne.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032ea:	4b26      	ldr	r3, [pc, #152]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ee:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80032f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032fa:	4a22      	ldr	r2, [pc, #136]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032fc:	430b      	orrs	r3, r1
 80032fe:	6553      	str	r3, [r2, #84]	; 0x54
 8003300:	e003      	b.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003302:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003306:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800330a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800330e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003312:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8003316:	673b      	str	r3, [r7, #112]	; 0x70
 8003318:	2300      	movs	r3, #0
 800331a:	677b      	str	r3, [r7, #116]	; 0x74
 800331c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003320:	460b      	mov	r3, r1
 8003322:	4313      	orrs	r3, r2
 8003324:	d034      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003326:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800332a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800332c:	2b00      	cmp	r3, #0
 800332e:	d003      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8003330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003334:	d007      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8003336:	e011      	b.n	800335c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003338:	4b12      	ldr	r3, [pc, #72]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800333a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333c:	4a11      	ldr	r2, [pc, #68]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800333e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003342:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003344:	e00e      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003346:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800334a:	3308      	adds	r3, #8
 800334c:	2102      	movs	r1, #2
 800334e:	4618      	mov	r0, r3
 8003350:	f000 fca4 	bl	8003c9c <RCCEx_PLL2_Config>
 8003354:	4603      	mov	r3, r0
 8003356:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800335a:	e003      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003364:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10d      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800336c:	4b05      	ldr	r3, [pc, #20]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800336e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003370:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003374:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800337a:	4a02      	ldr	r2, [pc, #8]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800337c:	430b      	orrs	r3, r1
 800337e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003380:	e006      	b.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8003382:	bf00      	nop
 8003384:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003388:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800338c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003390:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003398:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800339c:	66bb      	str	r3, [r7, #104]	; 0x68
 800339e:	2300      	movs	r3, #0
 80033a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033a2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80033a6:	460b      	mov	r3, r1
 80033a8:	4313      	orrs	r3, r2
 80033aa:	d00c      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80033ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033b0:	3328      	adds	r3, #40	; 0x28
 80033b2:	2102      	movs	r1, #2
 80033b4:	4618      	mov	r0, r3
 80033b6:	f000 fd23 	bl	8003e00 <RCCEx_PLL3_Config>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d002      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80033c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ce:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80033d2:	663b      	str	r3, [r7, #96]	; 0x60
 80033d4:	2300      	movs	r3, #0
 80033d6:	667b      	str	r3, [r7, #100]	; 0x64
 80033d8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80033dc:	460b      	mov	r3, r1
 80033de:	4313      	orrs	r3, r2
 80033e0:	d038      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 80033e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033ee:	d018      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 80033f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033f4:	d811      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 80033f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033fa:	d014      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 80033fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003400:	d80b      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8003402:	2b00      	cmp	r3, #0
 8003404:	d011      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8003406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800340a:	d106      	bne.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800340c:	4bc3      	ldr	r3, [pc, #780]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800340e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003410:	4ac2      	ldr	r2, [pc, #776]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003412:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003416:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003418:	e008      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003420:	e004      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003422:	bf00      	nop
 8003424:	e002      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003426:	bf00      	nop
 8003428:	e000      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800342a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800342c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10b      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003434:	4bb9      	ldr	r3, [pc, #740]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003438:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800343c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003444:	4ab5      	ldr	r2, [pc, #724]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003446:	430b      	orrs	r3, r1
 8003448:	6553      	str	r3, [r2, #84]	; 0x54
 800344a:	e003      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800344c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003450:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003454:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8003460:	65bb      	str	r3, [r7, #88]	; 0x58
 8003462:	2300      	movs	r3, #0
 8003464:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003466:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800346a:	460b      	mov	r3, r1
 800346c:	4313      	orrs	r3, r2
 800346e:	d009      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003470:	4baa      	ldr	r3, [pc, #680]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003474:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003478:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800347c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800347e:	4aa7      	ldr	r2, [pc, #668]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003480:	430b      	orrs	r3, r1
 8003482:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003484:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348c:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8003490:	653b      	str	r3, [r7, #80]	; 0x50
 8003492:	2300      	movs	r3, #0
 8003494:	657b      	str	r3, [r7, #84]	; 0x54
 8003496:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800349a:	460b      	mov	r3, r1
 800349c:	4313      	orrs	r3, r2
 800349e:	d009      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80034a0:	4b9e      	ldr	r3, [pc, #632]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80034a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034a4:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80034a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ae:	4a9b      	ldr	r2, [pc, #620]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80034b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034bc:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 80034c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80034c2:	2300      	movs	r3, #0
 80034c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034c6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80034ca:	460b      	mov	r3, r1
 80034cc:	4313      	orrs	r3, r2
 80034ce:	d009      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80034d0:	4b92      	ldr	r3, [pc, #584]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80034d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d4:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 80034d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034de:	4a8f      	ldr	r2, [pc, #572]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80034e0:	430b      	orrs	r3, r1
 80034e2:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80034e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ec:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80034f0:	643b      	str	r3, [r7, #64]	; 0x40
 80034f2:	2300      	movs	r3, #0
 80034f4:	647b      	str	r3, [r7, #68]	; 0x44
 80034f6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80034fa:	460b      	mov	r3, r1
 80034fc:	4313      	orrs	r3, r2
 80034fe:	d00e      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003500:	4b86      	ldr	r3, [pc, #536]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	4a85      	ldr	r2, [pc, #532]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003506:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800350a:	6113      	str	r3, [r2, #16]
 800350c:	4b83      	ldr	r3, [pc, #524]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800350e:	6919      	ldr	r1, [r3, #16]
 8003510:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003514:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003518:	4a80      	ldr	r2, [pc, #512]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800351a:	430b      	orrs	r3, r1
 800351c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800351e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003526:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800352a:	63bb      	str	r3, [r7, #56]	; 0x38
 800352c:	2300      	movs	r3, #0
 800352e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003530:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8003534:	460b      	mov	r3, r1
 8003536:	4313      	orrs	r3, r2
 8003538:	d009      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800353a:	4b78      	ldr	r3, [pc, #480]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800353c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003542:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003548:	4a74      	ldr	r2, [pc, #464]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800354a:	430b      	orrs	r3, r1
 800354c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800354e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003556:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800355a:	633b      	str	r3, [r7, #48]	; 0x30
 800355c:	2300      	movs	r3, #0
 800355e:	637b      	str	r3, [r7, #52]	; 0x34
 8003560:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8003564:	460b      	mov	r3, r1
 8003566:	4313      	orrs	r3, r2
 8003568:	d00a      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800356a:	4b6c      	ldr	r3, [pc, #432]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800356c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356e:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8003572:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003576:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800357a:	4a68      	ldr	r2, [pc, #416]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800357c:	430b      	orrs	r3, r1
 800357e:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003580:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003588:	2100      	movs	r1, #0
 800358a:	62b9      	str	r1, [r7, #40]	; 0x28
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003592:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8003596:	460b      	mov	r3, r1
 8003598:	4313      	orrs	r3, r2
 800359a:	d011      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800359c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035a0:	3308      	adds	r3, #8
 80035a2:	2100      	movs	r1, #0
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 fb79 	bl	8003c9c <RCCEx_PLL2_Config>
 80035aa:	4603      	mov	r3, r0
 80035ac:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 80035b0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035bc:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80035c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c8:	2100      	movs	r1, #0
 80035ca:	6239      	str	r1, [r7, #32]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	627b      	str	r3, [r7, #36]	; 0x24
 80035d2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80035d6:	460b      	mov	r3, r1
 80035d8:	4313      	orrs	r3, r2
 80035da:	d011      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035e0:	3308      	adds	r3, #8
 80035e2:	2101      	movs	r1, #1
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 fb59 	bl	8003c9c <RCCEx_PLL2_Config>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 80035f0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035fc:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003600:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003608:	2100      	movs	r1, #0
 800360a:	61b9      	str	r1, [r7, #24]
 800360c:	f003 0304 	and.w	r3, r3, #4
 8003610:	61fb      	str	r3, [r7, #28]
 8003612:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003616:	460b      	mov	r3, r1
 8003618:	4313      	orrs	r3, r2
 800361a:	d011      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800361c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003620:	3308      	adds	r3, #8
 8003622:	2102      	movs	r1, #2
 8003624:	4618      	mov	r0, r3
 8003626:	f000 fb39 	bl	8003c9c <RCCEx_PLL2_Config>
 800362a:	4603      	mov	r3, r0
 800362c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003630:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003638:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800363c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003640:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	2100      	movs	r1, #0
 800364a:	6139      	str	r1, [r7, #16]
 800364c:	f003 0308 	and.w	r3, r3, #8
 8003650:	617b      	str	r3, [r7, #20]
 8003652:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003656:	460b      	mov	r3, r1
 8003658:	4313      	orrs	r3, r2
 800365a:	d011      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800365c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003660:	3328      	adds	r3, #40	; 0x28
 8003662:	2100      	movs	r1, #0
 8003664:	4618      	mov	r0, r3
 8003666:	f000 fbcb 	bl	8003e00 <RCCEx_PLL3_Config>
 800366a:	4603      	mov	r3, r0
 800366c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 8003670:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003678:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800367c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003680:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003688:	2100      	movs	r1, #0
 800368a:	60b9      	str	r1, [r7, #8]
 800368c:	f003 0310 	and.w	r3, r3, #16
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003696:	460b      	mov	r3, r1
 8003698:	4313      	orrs	r3, r2
 800369a:	d011      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800369c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036a0:	3328      	adds	r3, #40	; 0x28
 80036a2:	2101      	movs	r1, #1
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fbab 	bl	8003e00 <RCCEx_PLL3_Config>
 80036aa:	4603      	mov	r3, r0
 80036ac:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 80036b0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036bc:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80036c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c8:	2100      	movs	r1, #0
 80036ca:	6039      	str	r1, [r7, #0]
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	607b      	str	r3, [r7, #4]
 80036d2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80036d6:	460b      	mov	r3, r1
 80036d8:	4313      	orrs	r3, r2
 80036da:	d011      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036e0:	3328      	adds	r3, #40	; 0x28
 80036e2:	2102      	movs	r1, #2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f000 fb8b 	bl	8003e00 <RCCEx_PLL3_Config>
 80036ea:	4603      	mov	r3, r0
 80036ec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 80036f0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036fc:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 8003700:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 8003704:	2b00      	cmp	r3, #0
 8003706:	d101      	bne.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	e000      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
}
 800370e:	4618      	mov	r0, r3
 8003710:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8003714:	46bd      	mov	sp, r7
 8003716:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800371a:	bf00      	nop
 800371c:	58024400 	.word	0x58024400

08003720 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8003724:	f7fe fde2 	bl	80022ec <HAL_RCC_GetHCLKFreq>
 8003728:	4602      	mov	r2, r0
 800372a:	4b06      	ldr	r3, [pc, #24]	; (8003744 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	091b      	lsrs	r3, r3, #4
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	4904      	ldr	r1, [pc, #16]	; (8003748 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003736:	5ccb      	ldrb	r3, [r1, r3]
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003740:	4618      	mov	r0, r3
 8003742:	bd80      	pop	{r7, pc}
 8003744:	58024400 	.word	0x58024400
 8003748:	08005710 	.word	0x08005710

0800374c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800374c:	b480      	push	{r7}
 800374e:	b089      	sub	sp, #36	; 0x24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003754:	4ba1      	ldr	r3, [pc, #644]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800375e:	4b9f      	ldr	r3, [pc, #636]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003762:	0b1b      	lsrs	r3, r3, #12
 8003764:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003768:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800376a:	4b9c      	ldr	r3, [pc, #624]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800376c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376e:	091b      	lsrs	r3, r3, #4
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003776:	4b99      	ldr	r3, [pc, #612]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800377a:	08db      	lsrs	r3, r3, #3
 800377c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	ee07 3a90 	vmov	s15, r3
 800378a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800378e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 8111 	beq.w	80039bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	2b02      	cmp	r3, #2
 800379e:	f000 8083 	beq.w	80038a8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	f200 80a1 	bhi.w	80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d003      	beq.n	80037b8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d056      	beq.n	8003864 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80037b6:	e099      	b.n	80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037b8:	4b88      	ldr	r3, [pc, #544]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0320 	and.w	r3, r3, #32
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d02d      	beq.n	8003820 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80037c4:	4b85      	ldr	r3, [pc, #532]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	08db      	lsrs	r3, r3, #3
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	4a84      	ldr	r2, [pc, #528]	; (80039e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80037d0:	fa22 f303 	lsr.w	r3, r2, r3
 80037d4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	ee07 3a90 	vmov	s15, r3
 80037dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	ee07 3a90 	vmov	s15, r3
 80037e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037ee:	4b7b      	ldr	r3, [pc, #492]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037f6:	ee07 3a90 	vmov	s15, r3
 80037fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8003802:	eddf 5a78 	vldr	s11, [pc, #480]	; 80039e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003806:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800380a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800380e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003812:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800381a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800381e:	e087      	b.n	8003930 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	ee07 3a90 	vmov	s15, r3
 8003826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800382a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80039e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800382e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003832:	4b6a      	ldr	r3, [pc, #424]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800383a:	ee07 3a90 	vmov	s15, r3
 800383e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003842:	ed97 6a03 	vldr	s12, [r7, #12]
 8003846:	eddf 5a67 	vldr	s11, [pc, #412]	; 80039e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800384a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800384e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003852:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003856:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800385a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800385e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003862:	e065      	b.n	8003930 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	ee07 3a90 	vmov	s15, r3
 800386a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800386e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80039ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003872:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003876:	4b59      	ldr	r3, [pc, #356]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800387e:	ee07 3a90 	vmov	s15, r3
 8003882:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003886:	ed97 6a03 	vldr	s12, [r7, #12]
 800388a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80039e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800388e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003892:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003896:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800389a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800389e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80038a6:	e043      	b.n	8003930 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	ee07 3a90 	vmov	s15, r3
 80038ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038b2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80039f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80038b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ba:	4b48      	ldr	r3, [pc, #288]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038c2:	ee07 3a90 	vmov	s15, r3
 80038c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80038ce:	eddf 5a45 	vldr	s11, [pc, #276]	; 80039e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80038d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80038ea:	e021      	b.n	8003930 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	ee07 3a90 	vmov	s15, r3
 80038f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80039ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80038fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038fe:	4b37      	ldr	r3, [pc, #220]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003906:	ee07 3a90 	vmov	s15, r3
 800390a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800390e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003912:	eddf 5a34 	vldr	s11, [pc, #208]	; 80039e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003916:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800391a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800391e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003922:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800392a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800392e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003930:	4b2a      	ldr	r3, [pc, #168]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003934:	0a5b      	lsrs	r3, r3, #9
 8003936:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003942:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003946:	ee37 7a87 	vadd.f32	s14, s15, s14
 800394a:	edd7 6a07 	vldr	s13, [r7, #28]
 800394e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003956:	ee17 2a90 	vmov	r2, s15
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800395e:	4b1f      	ldr	r3, [pc, #124]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003962:	0c1b      	lsrs	r3, r3, #16
 8003964:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003968:	ee07 3a90 	vmov	s15, r3
 800396c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003970:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003974:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003978:	edd7 6a07 	vldr	s13, [r7, #28]
 800397c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003984:	ee17 2a90 	vmov	r2, s15
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800398c:	4b13      	ldr	r3, [pc, #76]	; (80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800398e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003990:	0e1b      	lsrs	r3, r3, #24
 8003992:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003996:	ee07 3a90 	vmov	s15, r3
 800399a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800399e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80039aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039b2:	ee17 2a90 	vmov	r2, s15
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80039ba:	e008      	b.n	80039ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	609a      	str	r2, [r3, #8]
}
 80039ce:	bf00      	nop
 80039d0:	3724      	adds	r7, #36	; 0x24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	58024400 	.word	0x58024400
 80039e0:	03d09000 	.word	0x03d09000
 80039e4:	46000000 	.word	0x46000000
 80039e8:	4c742400 	.word	0x4c742400
 80039ec:	4a742400 	.word	0x4a742400
 80039f0:	4af42400 	.word	0x4af42400

080039f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b089      	sub	sp, #36	; 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80039fc:	4ba1      	ldr	r3, [pc, #644]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80039fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a00:	f003 0303 	and.w	r3, r3, #3
 8003a04:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003a06:	4b9f      	ldr	r3, [pc, #636]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0a:	0d1b      	lsrs	r3, r3, #20
 8003a0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a10:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003a12:	4b9c      	ldr	r3, [pc, #624]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a16:	0a1b      	lsrs	r3, r3, #8
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003a1e:	4b99      	ldr	r3, [pc, #612]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a22:	08db      	lsrs	r3, r3, #3
 8003a24:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	fb02 f303 	mul.w	r3, r2, r3
 8003a2e:	ee07 3a90 	vmov	s15, r3
 8003a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a36:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f000 8111 	beq.w	8003c64 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	f000 8083 	beq.w	8003b50 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	f200 80a1 	bhi.w	8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d056      	beq.n	8003b0c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003a5e:	e099      	b.n	8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a60:	4b88      	ldr	r3, [pc, #544]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0320 	and.w	r3, r3, #32
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d02d      	beq.n	8003ac8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a6c:	4b85      	ldr	r3, [pc, #532]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	08db      	lsrs	r3, r3, #3
 8003a72:	f003 0303 	and.w	r3, r3, #3
 8003a76:	4a84      	ldr	r2, [pc, #528]	; (8003c88 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003a78:	fa22 f303 	lsr.w	r3, r2, r3
 8003a7c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	ee07 3a90 	vmov	s15, r3
 8003a84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	ee07 3a90 	vmov	s15, r3
 8003a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a96:	4b7b      	ldr	r3, [pc, #492]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a9e:	ee07 3a90 	vmov	s15, r3
 8003aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003aaa:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003c8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ab6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ac2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003ac6:	e087      	b.n	8003bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	ee07 3a90 	vmov	s15, r3
 8003ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ad2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003c90 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ada:	4b6a      	ldr	r3, [pc, #424]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae2:	ee07 3a90 	vmov	s15, r3
 8003ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aea:	ed97 6a03 	vldr	s12, [r7, #12]
 8003aee:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003c8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003af2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003af6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003afa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003afe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b0a:	e065      	b.n	8003bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	ee07 3a90 	vmov	s15, r3
 8003b12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b16:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003c94 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003b1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b1e:	4b59      	ldr	r3, [pc, #356]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b26:	ee07 3a90 	vmov	s15, r3
 8003b2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b32:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003c8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003b36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b4e:	e043      	b.n	8003bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	ee07 3a90 	vmov	s15, r3
 8003b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b5a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003c98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b62:	4b48      	ldr	r3, [pc, #288]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b6a:	ee07 3a90 	vmov	s15, r3
 8003b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b72:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b76:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003c8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b92:	e021      	b.n	8003bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	ee07 3a90 	vmov	s15, r3
 8003b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b9e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003c94 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ba6:	4b37      	ldr	r3, [pc, #220]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bae:	ee07 3a90 	vmov	s15, r3
 8003bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bba:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003c8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bd6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003bd8:	4b2a      	ldr	r3, [pc, #168]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bdc:	0a5b      	lsrs	r3, r3, #9
 8003bde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003be2:	ee07 3a90 	vmov	s15, r3
 8003be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003bee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003bf2:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bfe:	ee17 2a90 	vmov	r2, s15
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003c06:	4b1f      	ldr	r3, [pc, #124]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	0c1b      	lsrs	r3, r3, #16
 8003c0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c10:	ee07 3a90 	vmov	s15, r3
 8003c14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003c1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c20:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c2c:	ee17 2a90 	vmov	r2, s15
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003c34:	4b13      	ldr	r3, [pc, #76]	; (8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c38:	0e1b      	lsrs	r3, r3, #24
 8003c3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c3e:	ee07 3a90 	vmov	s15, r3
 8003c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003c4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c5a:	ee17 2a90 	vmov	r2, s15
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003c62:	e008      	b.n	8003c76 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	609a      	str	r2, [r3, #8]
}
 8003c76:	bf00      	nop
 8003c78:	3724      	adds	r7, #36	; 0x24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	58024400 	.word	0x58024400
 8003c88:	03d09000 	.word	0x03d09000
 8003c8c:	46000000 	.word	0x46000000
 8003c90:	4c742400 	.word	0x4c742400
 8003c94:	4a742400 	.word	0x4a742400
 8003c98:	4af42400 	.word	0x4af42400

08003c9c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003caa:	4b53      	ldr	r3, [pc, #332]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	d101      	bne.n	8003cba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e099      	b.n	8003dee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003cba:	4b4f      	ldr	r3, [pc, #316]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a4e      	ldr	r2, [pc, #312]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003cc0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003cc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cc6:	f7fd f891 	bl	8000dec <HAL_GetTick>
 8003cca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003ccc:	e008      	b.n	8003ce0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003cce:	f7fd f88d 	bl	8000dec <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d901      	bls.n	8003ce0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e086      	b.n	8003dee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003ce0:	4b45      	ldr	r3, [pc, #276]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1f0      	bne.n	8003cce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003cec:	4b42      	ldr	r3, [pc, #264]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	031b      	lsls	r3, r3, #12
 8003cfa:	493f      	ldr	r1, [pc, #252]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	628b      	str	r3, [r1, #40]	; 0x28
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	3b01      	subs	r3, #1
 8003d06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	025b      	lsls	r3, r3, #9
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	431a      	orrs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	041b      	lsls	r3, r3, #16
 8003d1e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	061b      	lsls	r3, r3, #24
 8003d2c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003d30:	4931      	ldr	r1, [pc, #196]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003d36:	4b30      	ldr	r3, [pc, #192]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	492d      	ldr	r1, [pc, #180]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003d48:	4b2b      	ldr	r3, [pc, #172]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4c:	f023 0220 	bic.w	r2, r3, #32
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	4928      	ldr	r1, [pc, #160]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003d5a:	4b27      	ldr	r3, [pc, #156]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5e:	4a26      	ldr	r2, [pc, #152]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d60:	f023 0310 	bic.w	r3, r3, #16
 8003d64:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003d66:	4b24      	ldr	r3, [pc, #144]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d6a:	4b24      	ldr	r3, [pc, #144]	; (8003dfc <RCCEx_PLL2_Config+0x160>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	69d2      	ldr	r2, [r2, #28]
 8003d72:	00d2      	lsls	r2, r2, #3
 8003d74:	4920      	ldr	r1, [pc, #128]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003d7a:	4b1f      	ldr	r3, [pc, #124]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	4a1e      	ldr	r2, [pc, #120]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d80:	f043 0310 	orr.w	r3, r3, #16
 8003d84:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d106      	bne.n	8003d9a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003d8c:	4b1a      	ldr	r3, [pc, #104]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	4a19      	ldr	r2, [pc, #100]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003d92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003d96:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003d98:	e00f      	b.n	8003dba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d106      	bne.n	8003dae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003da0:	4b15      	ldr	r3, [pc, #84]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da4:	4a14      	ldr	r2, [pc, #80]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003da6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003daa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003dac:	e005      	b.n	8003dba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003dae:	4b12      	ldr	r3, [pc, #72]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db2:	4a11      	ldr	r2, [pc, #68]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003db4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003db8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003dba:	4b0f      	ldr	r3, [pc, #60]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a0e      	ldr	r2, [pc, #56]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003dc0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dc6:	f7fd f811 	bl	8000dec <HAL_GetTick>
 8003dca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003dcc:	e008      	b.n	8003de0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003dce:	f7fd f80d 	bl	8000dec <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e006      	b.n	8003dee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003de0:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <RCCEx_PLL2_Config+0x15c>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d0f0      	beq.n	8003dce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	58024400 	.word	0x58024400
 8003dfc:	ffff0007 	.word	0xffff0007

08003e00 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e0e:	4b53      	ldr	r3, [pc, #332]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e12:	f003 0303 	and.w	r3, r3, #3
 8003e16:	2b03      	cmp	r3, #3
 8003e18:	d101      	bne.n	8003e1e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e099      	b.n	8003f52 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003e1e:	4b4f      	ldr	r3, [pc, #316]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a4e      	ldr	r2, [pc, #312]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e2a:	f7fc ffdf 	bl	8000dec <HAL_GetTick>
 8003e2e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003e30:	e008      	b.n	8003e44 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003e32:	f7fc ffdb 	bl	8000dec <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e086      	b.n	8003f52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003e44:	4b45      	ldr	r3, [pc, #276]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1f0      	bne.n	8003e32 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003e50:	4b42      	ldr	r3, [pc, #264]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e54:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	051b      	lsls	r3, r3, #20
 8003e5e:	493f      	ldr	r1, [pc, #252]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	628b      	str	r3, [r1, #40]	; 0x28
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	3b01      	subs	r3, #1
 8003e74:	025b      	lsls	r3, r3, #9
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	431a      	orrs	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	041b      	lsls	r3, r3, #16
 8003e82:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	061b      	lsls	r3, r3, #24
 8003e90:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003e94:	4931      	ldr	r1, [pc, #196]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003e9a:	4b30      	ldr	r3, [pc, #192]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	492d      	ldr	r1, [pc, #180]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003eac:	4b2b      	ldr	r3, [pc, #172]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	4928      	ldr	r1, [pc, #160]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003ebe:	4b27      	ldr	r3, [pc, #156]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec2:	4a26      	ldr	r2, [pc, #152]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ec8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003eca:	4b24      	ldr	r3, [pc, #144]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ecc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ece:	4b24      	ldr	r3, [pc, #144]	; (8003f60 <RCCEx_PLL3_Config+0x160>)
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	69d2      	ldr	r2, [r2, #28]
 8003ed6:	00d2      	lsls	r2, r2, #3
 8003ed8:	4920      	ldr	r1, [pc, #128]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003ede:	4b1f      	ldr	r3, [pc, #124]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee2:	4a1e      	ldr	r2, [pc, #120]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d106      	bne.n	8003efe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003ef0:	4b1a      	ldr	r3, [pc, #104]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef4:	4a19      	ldr	r2, [pc, #100]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003ef6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003efa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003efc:	e00f      	b.n	8003f1e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d106      	bne.n	8003f12 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003f04:	4b15      	ldr	r3, [pc, #84]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f08:	4a14      	ldr	r2, [pc, #80]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003f0a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f0e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003f10:	e005      	b.n	8003f1e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003f12:	4b12      	ldr	r3, [pc, #72]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f16:	4a11      	ldr	r2, [pc, #68]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003f18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f1c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003f1e:	4b0f      	ldr	r3, [pc, #60]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a0e      	ldr	r2, [pc, #56]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f2a:	f7fc ff5f 	bl	8000dec <HAL_GetTick>
 8003f2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003f30:	e008      	b.n	8003f44 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003f32:	f7fc ff5b 	bl	8000dec <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d901      	bls.n	8003f44 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e006      	b.n	8003f52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003f44:	4b05      	ldr	r3, [pc, #20]	; (8003f5c <RCCEx_PLL3_Config+0x15c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d0f0      	beq.n	8003f32 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	58024400 	.word	0x58024400
 8003f60:	ffff0007 	.word	0xffff0007

08003f64 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e04a      	b.n	800400c <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d106      	bne.n	8003f8e <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7fc fd5d 	bl	8000a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2224      	movs	r2, #36	; 0x24
 8003f92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0201 	bic.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f8c2 	bl	8004130 <UART_SetConfig>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d101      	bne.n	8003fb6 <HAL_HalfDuplex_Init+0x52>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e02a      	b.n	800400c <HAL_HalfDuplex_Init+0xa8>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d002      	beq.n	8003fc4 <HAL_HalfDuplex_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 ff22 	bl	8004e08 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003fe2:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689a      	ldr	r2, [r3, #8]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0208 	orr.w	r2, r2, #8
 8003ff2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 ffa1 	bl	8004f4c <UART_CheckIdleState>
 800400a:	4603      	mov	r3, r0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3708      	adds	r7, #8
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b08a      	sub	sp, #40	; 0x28
 8004018:	af02      	add	r7, sp, #8
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	603b      	str	r3, [r7, #0]
 8004020:	4613      	mov	r3, r2
 8004022:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800402a:	2b20      	cmp	r3, #32
 800402c:	d17b      	bne.n	8004126 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <HAL_UART_Transmit+0x26>
 8004034:	88fb      	ldrh	r3, [r7, #6]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e074      	b.n	8004128 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2221      	movs	r2, #33	; 0x21
 800404a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800404e:	f7fc fecd 	bl	8000dec <HAL_GetTick>
 8004052:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	88fa      	ldrh	r2, [r7, #6]
 8004058:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	88fa      	ldrh	r2, [r7, #6]
 8004060:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800406c:	d108      	bne.n	8004080 <HAL_UART_Transmit+0x6c>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d104      	bne.n	8004080 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004076:	2300      	movs	r3, #0
 8004078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	61bb      	str	r3, [r7, #24]
 800407e:	e003      	b.n	8004088 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004084:	2300      	movs	r3, #0
 8004086:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004088:	e030      	b.n	80040ec <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	2200      	movs	r2, #0
 8004092:	2180      	movs	r1, #128	; 0x80
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f001 f803 	bl	80050a0 <UART_WaitOnFlagUntilTimeout>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2220      	movs	r2, #32
 80040a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e03d      	b.n	8004128 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10b      	bne.n	80040ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	461a      	mov	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040c0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	3302      	adds	r3, #2
 80040c6:	61bb      	str	r3, [r7, #24]
 80040c8:	e007      	b.n	80040da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	781a      	ldrb	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	3301      	adds	r3, #1
 80040d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	3b01      	subs	r3, #1
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d1c8      	bne.n	800408a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	2200      	movs	r2, #0
 8004100:	2140      	movs	r1, #64	; 0x40
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 ffcc 	bl	80050a0 <UART_WaitOnFlagUntilTimeout>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d005      	beq.n	800411a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2220      	movs	r2, #32
 8004112:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e006      	b.n	8004128 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2220      	movs	r2, #32
 800411e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004122:	2300      	movs	r3, #0
 8004124:	e000      	b.n	8004128 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004126:	2302      	movs	r3, #2
  }
}
 8004128:	4618      	mov	r0, r3
 800412a:	3720      	adds	r7, #32
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004134:	b092      	sub	sp, #72	; 0x48
 8004136:	af00      	add	r7, sp, #0
 8004138:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	431a      	orrs	r2, r3
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	431a      	orrs	r2, r3
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	4313      	orrs	r3, r2
 8004156:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	4bbe      	ldr	r3, [pc, #760]	; (8004458 <UART_SetConfig+0x328>)
 8004160:	4013      	ands	r3, r2
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	6812      	ldr	r2, [r2, #0]
 8004166:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004168:	430b      	orrs	r3, r1
 800416a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4ab3      	ldr	r2, [pc, #716]	; (800445c <UART_SetConfig+0x32c>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d004      	beq.n	800419c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004198:	4313      	orrs	r3, r2
 800419a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689a      	ldr	r2, [r3, #8]
 80041a2:	4baf      	ldr	r3, [pc, #700]	; (8004460 <UART_SetConfig+0x330>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80041ac:	430b      	orrs	r3, r1
 80041ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b6:	f023 010f 	bic.w	r1, r3, #15
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4aa6      	ldr	r2, [pc, #664]	; (8004464 <UART_SetConfig+0x334>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d177      	bne.n	80042c0 <UART_SetConfig+0x190>
 80041d0:	4ba5      	ldr	r3, [pc, #660]	; (8004468 <UART_SetConfig+0x338>)
 80041d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041d8:	2b28      	cmp	r3, #40	; 0x28
 80041da:	d86d      	bhi.n	80042b8 <UART_SetConfig+0x188>
 80041dc:	a201      	add	r2, pc, #4	; (adr r2, 80041e4 <UART_SetConfig+0xb4>)
 80041de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e2:	bf00      	nop
 80041e4:	08004289 	.word	0x08004289
 80041e8:	080042b9 	.word	0x080042b9
 80041ec:	080042b9 	.word	0x080042b9
 80041f0:	080042b9 	.word	0x080042b9
 80041f4:	080042b9 	.word	0x080042b9
 80041f8:	080042b9 	.word	0x080042b9
 80041fc:	080042b9 	.word	0x080042b9
 8004200:	080042b9 	.word	0x080042b9
 8004204:	08004291 	.word	0x08004291
 8004208:	080042b9 	.word	0x080042b9
 800420c:	080042b9 	.word	0x080042b9
 8004210:	080042b9 	.word	0x080042b9
 8004214:	080042b9 	.word	0x080042b9
 8004218:	080042b9 	.word	0x080042b9
 800421c:	080042b9 	.word	0x080042b9
 8004220:	080042b9 	.word	0x080042b9
 8004224:	08004299 	.word	0x08004299
 8004228:	080042b9 	.word	0x080042b9
 800422c:	080042b9 	.word	0x080042b9
 8004230:	080042b9 	.word	0x080042b9
 8004234:	080042b9 	.word	0x080042b9
 8004238:	080042b9 	.word	0x080042b9
 800423c:	080042b9 	.word	0x080042b9
 8004240:	080042b9 	.word	0x080042b9
 8004244:	080042a1 	.word	0x080042a1
 8004248:	080042b9 	.word	0x080042b9
 800424c:	080042b9 	.word	0x080042b9
 8004250:	080042b9 	.word	0x080042b9
 8004254:	080042b9 	.word	0x080042b9
 8004258:	080042b9 	.word	0x080042b9
 800425c:	080042b9 	.word	0x080042b9
 8004260:	080042b9 	.word	0x080042b9
 8004264:	080042a9 	.word	0x080042a9
 8004268:	080042b9 	.word	0x080042b9
 800426c:	080042b9 	.word	0x080042b9
 8004270:	080042b9 	.word	0x080042b9
 8004274:	080042b9 	.word	0x080042b9
 8004278:	080042b9 	.word	0x080042b9
 800427c:	080042b9 	.word	0x080042b9
 8004280:	080042b9 	.word	0x080042b9
 8004284:	080042b1 	.word	0x080042b1
 8004288:	2301      	movs	r3, #1
 800428a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800428e:	e326      	b.n	80048de <UART_SetConfig+0x7ae>
 8004290:	2304      	movs	r3, #4
 8004292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004296:	e322      	b.n	80048de <UART_SetConfig+0x7ae>
 8004298:	2308      	movs	r3, #8
 800429a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800429e:	e31e      	b.n	80048de <UART_SetConfig+0x7ae>
 80042a0:	2310      	movs	r3, #16
 80042a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042a6:	e31a      	b.n	80048de <UART_SetConfig+0x7ae>
 80042a8:	2320      	movs	r3, #32
 80042aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042ae:	e316      	b.n	80048de <UART_SetConfig+0x7ae>
 80042b0:	2340      	movs	r3, #64	; 0x40
 80042b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042b6:	e312      	b.n	80048de <UART_SetConfig+0x7ae>
 80042b8:	2380      	movs	r3, #128	; 0x80
 80042ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042be:	e30e      	b.n	80048de <UART_SetConfig+0x7ae>
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a69      	ldr	r2, [pc, #420]	; (800446c <UART_SetConfig+0x33c>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d130      	bne.n	800432c <UART_SetConfig+0x1fc>
 80042ca:	4b67      	ldr	r3, [pc, #412]	; (8004468 <UART_SetConfig+0x338>)
 80042cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	2b05      	cmp	r3, #5
 80042d4:	d826      	bhi.n	8004324 <UART_SetConfig+0x1f4>
 80042d6:	a201      	add	r2, pc, #4	; (adr r2, 80042dc <UART_SetConfig+0x1ac>)
 80042d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042dc:	080042f5 	.word	0x080042f5
 80042e0:	080042fd 	.word	0x080042fd
 80042e4:	08004305 	.word	0x08004305
 80042e8:	0800430d 	.word	0x0800430d
 80042ec:	08004315 	.word	0x08004315
 80042f0:	0800431d 	.word	0x0800431d
 80042f4:	2300      	movs	r3, #0
 80042f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042fa:	e2f0      	b.n	80048de <UART_SetConfig+0x7ae>
 80042fc:	2304      	movs	r3, #4
 80042fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004302:	e2ec      	b.n	80048de <UART_SetConfig+0x7ae>
 8004304:	2308      	movs	r3, #8
 8004306:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800430a:	e2e8      	b.n	80048de <UART_SetConfig+0x7ae>
 800430c:	2310      	movs	r3, #16
 800430e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004312:	e2e4      	b.n	80048de <UART_SetConfig+0x7ae>
 8004314:	2320      	movs	r3, #32
 8004316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800431a:	e2e0      	b.n	80048de <UART_SetConfig+0x7ae>
 800431c:	2340      	movs	r3, #64	; 0x40
 800431e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004322:	e2dc      	b.n	80048de <UART_SetConfig+0x7ae>
 8004324:	2380      	movs	r3, #128	; 0x80
 8004326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800432a:	e2d8      	b.n	80048de <UART_SetConfig+0x7ae>
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a4f      	ldr	r2, [pc, #316]	; (8004470 <UART_SetConfig+0x340>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d130      	bne.n	8004398 <UART_SetConfig+0x268>
 8004336:	4b4c      	ldr	r3, [pc, #304]	; (8004468 <UART_SetConfig+0x338>)
 8004338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	2b05      	cmp	r3, #5
 8004340:	d826      	bhi.n	8004390 <UART_SetConfig+0x260>
 8004342:	a201      	add	r2, pc, #4	; (adr r2, 8004348 <UART_SetConfig+0x218>)
 8004344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004348:	08004361 	.word	0x08004361
 800434c:	08004369 	.word	0x08004369
 8004350:	08004371 	.word	0x08004371
 8004354:	08004379 	.word	0x08004379
 8004358:	08004381 	.word	0x08004381
 800435c:	08004389 	.word	0x08004389
 8004360:	2300      	movs	r3, #0
 8004362:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004366:	e2ba      	b.n	80048de <UART_SetConfig+0x7ae>
 8004368:	2304      	movs	r3, #4
 800436a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800436e:	e2b6      	b.n	80048de <UART_SetConfig+0x7ae>
 8004370:	2308      	movs	r3, #8
 8004372:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004376:	e2b2      	b.n	80048de <UART_SetConfig+0x7ae>
 8004378:	2310      	movs	r3, #16
 800437a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800437e:	e2ae      	b.n	80048de <UART_SetConfig+0x7ae>
 8004380:	2320      	movs	r3, #32
 8004382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004386:	e2aa      	b.n	80048de <UART_SetConfig+0x7ae>
 8004388:	2340      	movs	r3, #64	; 0x40
 800438a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800438e:	e2a6      	b.n	80048de <UART_SetConfig+0x7ae>
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004396:	e2a2      	b.n	80048de <UART_SetConfig+0x7ae>
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a35      	ldr	r2, [pc, #212]	; (8004474 <UART_SetConfig+0x344>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d130      	bne.n	8004404 <UART_SetConfig+0x2d4>
 80043a2:	4b31      	ldr	r3, [pc, #196]	; (8004468 <UART_SetConfig+0x338>)
 80043a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043a6:	f003 0307 	and.w	r3, r3, #7
 80043aa:	2b05      	cmp	r3, #5
 80043ac:	d826      	bhi.n	80043fc <UART_SetConfig+0x2cc>
 80043ae:	a201      	add	r2, pc, #4	; (adr r2, 80043b4 <UART_SetConfig+0x284>)
 80043b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b4:	080043cd 	.word	0x080043cd
 80043b8:	080043d5 	.word	0x080043d5
 80043bc:	080043dd 	.word	0x080043dd
 80043c0:	080043e5 	.word	0x080043e5
 80043c4:	080043ed 	.word	0x080043ed
 80043c8:	080043f5 	.word	0x080043f5
 80043cc:	2300      	movs	r3, #0
 80043ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80043d2:	e284      	b.n	80048de <UART_SetConfig+0x7ae>
 80043d4:	2304      	movs	r3, #4
 80043d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80043da:	e280      	b.n	80048de <UART_SetConfig+0x7ae>
 80043dc:	2308      	movs	r3, #8
 80043de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80043e2:	e27c      	b.n	80048de <UART_SetConfig+0x7ae>
 80043e4:	2310      	movs	r3, #16
 80043e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80043ea:	e278      	b.n	80048de <UART_SetConfig+0x7ae>
 80043ec:	2320      	movs	r3, #32
 80043ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80043f2:	e274      	b.n	80048de <UART_SetConfig+0x7ae>
 80043f4:	2340      	movs	r3, #64	; 0x40
 80043f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80043fa:	e270      	b.n	80048de <UART_SetConfig+0x7ae>
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004402:	e26c      	b.n	80048de <UART_SetConfig+0x7ae>
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a1b      	ldr	r2, [pc, #108]	; (8004478 <UART_SetConfig+0x348>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d142      	bne.n	8004494 <UART_SetConfig+0x364>
 800440e:	4b16      	ldr	r3, [pc, #88]	; (8004468 <UART_SetConfig+0x338>)
 8004410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	2b05      	cmp	r3, #5
 8004418:	d838      	bhi.n	800448c <UART_SetConfig+0x35c>
 800441a:	a201      	add	r2, pc, #4	; (adr r2, 8004420 <UART_SetConfig+0x2f0>)
 800441c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004420:	08004439 	.word	0x08004439
 8004424:	08004441 	.word	0x08004441
 8004428:	08004449 	.word	0x08004449
 800442c:	08004451 	.word	0x08004451
 8004430:	0800447d 	.word	0x0800447d
 8004434:	08004485 	.word	0x08004485
 8004438:	2300      	movs	r3, #0
 800443a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800443e:	e24e      	b.n	80048de <UART_SetConfig+0x7ae>
 8004440:	2304      	movs	r3, #4
 8004442:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004446:	e24a      	b.n	80048de <UART_SetConfig+0x7ae>
 8004448:	2308      	movs	r3, #8
 800444a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800444e:	e246      	b.n	80048de <UART_SetConfig+0x7ae>
 8004450:	2310      	movs	r3, #16
 8004452:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004456:	e242      	b.n	80048de <UART_SetConfig+0x7ae>
 8004458:	cfff69f3 	.word	0xcfff69f3
 800445c:	58000c00 	.word	0x58000c00
 8004460:	11fff4ff 	.word	0x11fff4ff
 8004464:	40011000 	.word	0x40011000
 8004468:	58024400 	.word	0x58024400
 800446c:	40004400 	.word	0x40004400
 8004470:	40004800 	.word	0x40004800
 8004474:	40004c00 	.word	0x40004c00
 8004478:	40005000 	.word	0x40005000
 800447c:	2320      	movs	r3, #32
 800447e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004482:	e22c      	b.n	80048de <UART_SetConfig+0x7ae>
 8004484:	2340      	movs	r3, #64	; 0x40
 8004486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800448a:	e228      	b.n	80048de <UART_SetConfig+0x7ae>
 800448c:	2380      	movs	r3, #128	; 0x80
 800448e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004492:	e224      	b.n	80048de <UART_SetConfig+0x7ae>
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4ab1      	ldr	r2, [pc, #708]	; (8004760 <UART_SetConfig+0x630>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d176      	bne.n	800458c <UART_SetConfig+0x45c>
 800449e:	4bb1      	ldr	r3, [pc, #708]	; (8004764 <UART_SetConfig+0x634>)
 80044a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044a6:	2b28      	cmp	r3, #40	; 0x28
 80044a8:	d86c      	bhi.n	8004584 <UART_SetConfig+0x454>
 80044aa:	a201      	add	r2, pc, #4	; (adr r2, 80044b0 <UART_SetConfig+0x380>)
 80044ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b0:	08004555 	.word	0x08004555
 80044b4:	08004585 	.word	0x08004585
 80044b8:	08004585 	.word	0x08004585
 80044bc:	08004585 	.word	0x08004585
 80044c0:	08004585 	.word	0x08004585
 80044c4:	08004585 	.word	0x08004585
 80044c8:	08004585 	.word	0x08004585
 80044cc:	08004585 	.word	0x08004585
 80044d0:	0800455d 	.word	0x0800455d
 80044d4:	08004585 	.word	0x08004585
 80044d8:	08004585 	.word	0x08004585
 80044dc:	08004585 	.word	0x08004585
 80044e0:	08004585 	.word	0x08004585
 80044e4:	08004585 	.word	0x08004585
 80044e8:	08004585 	.word	0x08004585
 80044ec:	08004585 	.word	0x08004585
 80044f0:	08004565 	.word	0x08004565
 80044f4:	08004585 	.word	0x08004585
 80044f8:	08004585 	.word	0x08004585
 80044fc:	08004585 	.word	0x08004585
 8004500:	08004585 	.word	0x08004585
 8004504:	08004585 	.word	0x08004585
 8004508:	08004585 	.word	0x08004585
 800450c:	08004585 	.word	0x08004585
 8004510:	0800456d 	.word	0x0800456d
 8004514:	08004585 	.word	0x08004585
 8004518:	08004585 	.word	0x08004585
 800451c:	08004585 	.word	0x08004585
 8004520:	08004585 	.word	0x08004585
 8004524:	08004585 	.word	0x08004585
 8004528:	08004585 	.word	0x08004585
 800452c:	08004585 	.word	0x08004585
 8004530:	08004575 	.word	0x08004575
 8004534:	08004585 	.word	0x08004585
 8004538:	08004585 	.word	0x08004585
 800453c:	08004585 	.word	0x08004585
 8004540:	08004585 	.word	0x08004585
 8004544:	08004585 	.word	0x08004585
 8004548:	08004585 	.word	0x08004585
 800454c:	08004585 	.word	0x08004585
 8004550:	0800457d 	.word	0x0800457d
 8004554:	2301      	movs	r3, #1
 8004556:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800455a:	e1c0      	b.n	80048de <UART_SetConfig+0x7ae>
 800455c:	2304      	movs	r3, #4
 800455e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004562:	e1bc      	b.n	80048de <UART_SetConfig+0x7ae>
 8004564:	2308      	movs	r3, #8
 8004566:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800456a:	e1b8      	b.n	80048de <UART_SetConfig+0x7ae>
 800456c:	2310      	movs	r3, #16
 800456e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004572:	e1b4      	b.n	80048de <UART_SetConfig+0x7ae>
 8004574:	2320      	movs	r3, #32
 8004576:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800457a:	e1b0      	b.n	80048de <UART_SetConfig+0x7ae>
 800457c:	2340      	movs	r3, #64	; 0x40
 800457e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004582:	e1ac      	b.n	80048de <UART_SetConfig+0x7ae>
 8004584:	2380      	movs	r3, #128	; 0x80
 8004586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800458a:	e1a8      	b.n	80048de <UART_SetConfig+0x7ae>
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a75      	ldr	r2, [pc, #468]	; (8004768 <UART_SetConfig+0x638>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d130      	bne.n	80045f8 <UART_SetConfig+0x4c8>
 8004596:	4b73      	ldr	r3, [pc, #460]	; (8004764 <UART_SetConfig+0x634>)
 8004598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	2b05      	cmp	r3, #5
 80045a0:	d826      	bhi.n	80045f0 <UART_SetConfig+0x4c0>
 80045a2:	a201      	add	r2, pc, #4	; (adr r2, 80045a8 <UART_SetConfig+0x478>)
 80045a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a8:	080045c1 	.word	0x080045c1
 80045ac:	080045c9 	.word	0x080045c9
 80045b0:	080045d1 	.word	0x080045d1
 80045b4:	080045d9 	.word	0x080045d9
 80045b8:	080045e1 	.word	0x080045e1
 80045bc:	080045e9 	.word	0x080045e9
 80045c0:	2300      	movs	r3, #0
 80045c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045c6:	e18a      	b.n	80048de <UART_SetConfig+0x7ae>
 80045c8:	2304      	movs	r3, #4
 80045ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045ce:	e186      	b.n	80048de <UART_SetConfig+0x7ae>
 80045d0:	2308      	movs	r3, #8
 80045d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045d6:	e182      	b.n	80048de <UART_SetConfig+0x7ae>
 80045d8:	2310      	movs	r3, #16
 80045da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045de:	e17e      	b.n	80048de <UART_SetConfig+0x7ae>
 80045e0:	2320      	movs	r3, #32
 80045e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045e6:	e17a      	b.n	80048de <UART_SetConfig+0x7ae>
 80045e8:	2340      	movs	r3, #64	; 0x40
 80045ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045ee:	e176      	b.n	80048de <UART_SetConfig+0x7ae>
 80045f0:	2380      	movs	r3, #128	; 0x80
 80045f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045f6:	e172      	b.n	80048de <UART_SetConfig+0x7ae>
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a5b      	ldr	r2, [pc, #364]	; (800476c <UART_SetConfig+0x63c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d130      	bne.n	8004664 <UART_SetConfig+0x534>
 8004602:	4b58      	ldr	r3, [pc, #352]	; (8004764 <UART_SetConfig+0x634>)
 8004604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	2b05      	cmp	r3, #5
 800460c:	d826      	bhi.n	800465c <UART_SetConfig+0x52c>
 800460e:	a201      	add	r2, pc, #4	; (adr r2, 8004614 <UART_SetConfig+0x4e4>)
 8004610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004614:	0800462d 	.word	0x0800462d
 8004618:	08004635 	.word	0x08004635
 800461c:	0800463d 	.word	0x0800463d
 8004620:	08004645 	.word	0x08004645
 8004624:	0800464d 	.word	0x0800464d
 8004628:	08004655 	.word	0x08004655
 800462c:	2300      	movs	r3, #0
 800462e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004632:	e154      	b.n	80048de <UART_SetConfig+0x7ae>
 8004634:	2304      	movs	r3, #4
 8004636:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800463a:	e150      	b.n	80048de <UART_SetConfig+0x7ae>
 800463c:	2308      	movs	r3, #8
 800463e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004642:	e14c      	b.n	80048de <UART_SetConfig+0x7ae>
 8004644:	2310      	movs	r3, #16
 8004646:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800464a:	e148      	b.n	80048de <UART_SetConfig+0x7ae>
 800464c:	2320      	movs	r3, #32
 800464e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004652:	e144      	b.n	80048de <UART_SetConfig+0x7ae>
 8004654:	2340      	movs	r3, #64	; 0x40
 8004656:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800465a:	e140      	b.n	80048de <UART_SetConfig+0x7ae>
 800465c:	2380      	movs	r3, #128	; 0x80
 800465e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004662:	e13c      	b.n	80048de <UART_SetConfig+0x7ae>
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a41      	ldr	r2, [pc, #260]	; (8004770 <UART_SetConfig+0x640>)
 800466a:	4293      	cmp	r3, r2
 800466c:	f040 8082 	bne.w	8004774 <UART_SetConfig+0x644>
 8004670:	4b3c      	ldr	r3, [pc, #240]	; (8004764 <UART_SetConfig+0x634>)
 8004672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004674:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004678:	2b28      	cmp	r3, #40	; 0x28
 800467a:	d86d      	bhi.n	8004758 <UART_SetConfig+0x628>
 800467c:	a201      	add	r2, pc, #4	; (adr r2, 8004684 <UART_SetConfig+0x554>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	08004729 	.word	0x08004729
 8004688:	08004759 	.word	0x08004759
 800468c:	08004759 	.word	0x08004759
 8004690:	08004759 	.word	0x08004759
 8004694:	08004759 	.word	0x08004759
 8004698:	08004759 	.word	0x08004759
 800469c:	08004759 	.word	0x08004759
 80046a0:	08004759 	.word	0x08004759
 80046a4:	08004731 	.word	0x08004731
 80046a8:	08004759 	.word	0x08004759
 80046ac:	08004759 	.word	0x08004759
 80046b0:	08004759 	.word	0x08004759
 80046b4:	08004759 	.word	0x08004759
 80046b8:	08004759 	.word	0x08004759
 80046bc:	08004759 	.word	0x08004759
 80046c0:	08004759 	.word	0x08004759
 80046c4:	08004739 	.word	0x08004739
 80046c8:	08004759 	.word	0x08004759
 80046cc:	08004759 	.word	0x08004759
 80046d0:	08004759 	.word	0x08004759
 80046d4:	08004759 	.word	0x08004759
 80046d8:	08004759 	.word	0x08004759
 80046dc:	08004759 	.word	0x08004759
 80046e0:	08004759 	.word	0x08004759
 80046e4:	08004741 	.word	0x08004741
 80046e8:	08004759 	.word	0x08004759
 80046ec:	08004759 	.word	0x08004759
 80046f0:	08004759 	.word	0x08004759
 80046f4:	08004759 	.word	0x08004759
 80046f8:	08004759 	.word	0x08004759
 80046fc:	08004759 	.word	0x08004759
 8004700:	08004759 	.word	0x08004759
 8004704:	08004749 	.word	0x08004749
 8004708:	08004759 	.word	0x08004759
 800470c:	08004759 	.word	0x08004759
 8004710:	08004759 	.word	0x08004759
 8004714:	08004759 	.word	0x08004759
 8004718:	08004759 	.word	0x08004759
 800471c:	08004759 	.word	0x08004759
 8004720:	08004759 	.word	0x08004759
 8004724:	08004751 	.word	0x08004751
 8004728:	2301      	movs	r3, #1
 800472a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800472e:	e0d6      	b.n	80048de <UART_SetConfig+0x7ae>
 8004730:	2304      	movs	r3, #4
 8004732:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004736:	e0d2      	b.n	80048de <UART_SetConfig+0x7ae>
 8004738:	2308      	movs	r3, #8
 800473a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800473e:	e0ce      	b.n	80048de <UART_SetConfig+0x7ae>
 8004740:	2310      	movs	r3, #16
 8004742:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004746:	e0ca      	b.n	80048de <UART_SetConfig+0x7ae>
 8004748:	2320      	movs	r3, #32
 800474a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800474e:	e0c6      	b.n	80048de <UART_SetConfig+0x7ae>
 8004750:	2340      	movs	r3, #64	; 0x40
 8004752:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004756:	e0c2      	b.n	80048de <UART_SetConfig+0x7ae>
 8004758:	2380      	movs	r3, #128	; 0x80
 800475a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800475e:	e0be      	b.n	80048de <UART_SetConfig+0x7ae>
 8004760:	40011400 	.word	0x40011400
 8004764:	58024400 	.word	0x58024400
 8004768:	40007800 	.word	0x40007800
 800476c:	40007c00 	.word	0x40007c00
 8004770:	40011800 	.word	0x40011800
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4aad      	ldr	r2, [pc, #692]	; (8004a30 <UART_SetConfig+0x900>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d176      	bne.n	800486c <UART_SetConfig+0x73c>
 800477e:	4bad      	ldr	r3, [pc, #692]	; (8004a34 <UART_SetConfig+0x904>)
 8004780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004782:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004786:	2b28      	cmp	r3, #40	; 0x28
 8004788:	d86c      	bhi.n	8004864 <UART_SetConfig+0x734>
 800478a:	a201      	add	r2, pc, #4	; (adr r2, 8004790 <UART_SetConfig+0x660>)
 800478c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004790:	08004835 	.word	0x08004835
 8004794:	08004865 	.word	0x08004865
 8004798:	08004865 	.word	0x08004865
 800479c:	08004865 	.word	0x08004865
 80047a0:	08004865 	.word	0x08004865
 80047a4:	08004865 	.word	0x08004865
 80047a8:	08004865 	.word	0x08004865
 80047ac:	08004865 	.word	0x08004865
 80047b0:	0800483d 	.word	0x0800483d
 80047b4:	08004865 	.word	0x08004865
 80047b8:	08004865 	.word	0x08004865
 80047bc:	08004865 	.word	0x08004865
 80047c0:	08004865 	.word	0x08004865
 80047c4:	08004865 	.word	0x08004865
 80047c8:	08004865 	.word	0x08004865
 80047cc:	08004865 	.word	0x08004865
 80047d0:	08004845 	.word	0x08004845
 80047d4:	08004865 	.word	0x08004865
 80047d8:	08004865 	.word	0x08004865
 80047dc:	08004865 	.word	0x08004865
 80047e0:	08004865 	.word	0x08004865
 80047e4:	08004865 	.word	0x08004865
 80047e8:	08004865 	.word	0x08004865
 80047ec:	08004865 	.word	0x08004865
 80047f0:	0800484d 	.word	0x0800484d
 80047f4:	08004865 	.word	0x08004865
 80047f8:	08004865 	.word	0x08004865
 80047fc:	08004865 	.word	0x08004865
 8004800:	08004865 	.word	0x08004865
 8004804:	08004865 	.word	0x08004865
 8004808:	08004865 	.word	0x08004865
 800480c:	08004865 	.word	0x08004865
 8004810:	08004855 	.word	0x08004855
 8004814:	08004865 	.word	0x08004865
 8004818:	08004865 	.word	0x08004865
 800481c:	08004865 	.word	0x08004865
 8004820:	08004865 	.word	0x08004865
 8004824:	08004865 	.word	0x08004865
 8004828:	08004865 	.word	0x08004865
 800482c:	08004865 	.word	0x08004865
 8004830:	0800485d 	.word	0x0800485d
 8004834:	2301      	movs	r3, #1
 8004836:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800483a:	e050      	b.n	80048de <UART_SetConfig+0x7ae>
 800483c:	2304      	movs	r3, #4
 800483e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004842:	e04c      	b.n	80048de <UART_SetConfig+0x7ae>
 8004844:	2308      	movs	r3, #8
 8004846:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800484a:	e048      	b.n	80048de <UART_SetConfig+0x7ae>
 800484c:	2310      	movs	r3, #16
 800484e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004852:	e044      	b.n	80048de <UART_SetConfig+0x7ae>
 8004854:	2320      	movs	r3, #32
 8004856:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800485a:	e040      	b.n	80048de <UART_SetConfig+0x7ae>
 800485c:	2340      	movs	r3, #64	; 0x40
 800485e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004862:	e03c      	b.n	80048de <UART_SetConfig+0x7ae>
 8004864:	2380      	movs	r3, #128	; 0x80
 8004866:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800486a:	e038      	b.n	80048de <UART_SetConfig+0x7ae>
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a71      	ldr	r2, [pc, #452]	; (8004a38 <UART_SetConfig+0x908>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d130      	bne.n	80048d8 <UART_SetConfig+0x7a8>
 8004876:	4b6f      	ldr	r3, [pc, #444]	; (8004a34 <UART_SetConfig+0x904>)
 8004878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	2b05      	cmp	r3, #5
 8004880:	d826      	bhi.n	80048d0 <UART_SetConfig+0x7a0>
 8004882:	a201      	add	r2, pc, #4	; (adr r2, 8004888 <UART_SetConfig+0x758>)
 8004884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004888:	080048a1 	.word	0x080048a1
 800488c:	080048a9 	.word	0x080048a9
 8004890:	080048b1 	.word	0x080048b1
 8004894:	080048b9 	.word	0x080048b9
 8004898:	080048c1 	.word	0x080048c1
 800489c:	080048c9 	.word	0x080048c9
 80048a0:	2302      	movs	r3, #2
 80048a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048a6:	e01a      	b.n	80048de <UART_SetConfig+0x7ae>
 80048a8:	2304      	movs	r3, #4
 80048aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048ae:	e016      	b.n	80048de <UART_SetConfig+0x7ae>
 80048b0:	2308      	movs	r3, #8
 80048b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048b6:	e012      	b.n	80048de <UART_SetConfig+0x7ae>
 80048b8:	2310      	movs	r3, #16
 80048ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048be:	e00e      	b.n	80048de <UART_SetConfig+0x7ae>
 80048c0:	2320      	movs	r3, #32
 80048c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048c6:	e00a      	b.n	80048de <UART_SetConfig+0x7ae>
 80048c8:	2340      	movs	r3, #64	; 0x40
 80048ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048ce:	e006      	b.n	80048de <UART_SetConfig+0x7ae>
 80048d0:	2380      	movs	r3, #128	; 0x80
 80048d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048d6:	e002      	b.n	80048de <UART_SetConfig+0x7ae>
 80048d8:	2380      	movs	r3, #128	; 0x80
 80048da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a55      	ldr	r2, [pc, #340]	; (8004a38 <UART_SetConfig+0x908>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	f040 80f8 	bne.w	8004ada <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048ea:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80048ee:	2b20      	cmp	r3, #32
 80048f0:	dc46      	bgt.n	8004980 <UART_SetConfig+0x850>
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	db75      	blt.n	80049e2 <UART_SetConfig+0x8b2>
 80048f6:	3b02      	subs	r3, #2
 80048f8:	2b1e      	cmp	r3, #30
 80048fa:	d872      	bhi.n	80049e2 <UART_SetConfig+0x8b2>
 80048fc:	a201      	add	r2, pc, #4	; (adr r2, 8004904 <UART_SetConfig+0x7d4>)
 80048fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004902:	bf00      	nop
 8004904:	08004987 	.word	0x08004987
 8004908:	080049e3 	.word	0x080049e3
 800490c:	0800498f 	.word	0x0800498f
 8004910:	080049e3 	.word	0x080049e3
 8004914:	080049e3 	.word	0x080049e3
 8004918:	080049e3 	.word	0x080049e3
 800491c:	0800499f 	.word	0x0800499f
 8004920:	080049e3 	.word	0x080049e3
 8004924:	080049e3 	.word	0x080049e3
 8004928:	080049e3 	.word	0x080049e3
 800492c:	080049e3 	.word	0x080049e3
 8004930:	080049e3 	.word	0x080049e3
 8004934:	080049e3 	.word	0x080049e3
 8004938:	080049e3 	.word	0x080049e3
 800493c:	080049af 	.word	0x080049af
 8004940:	080049e3 	.word	0x080049e3
 8004944:	080049e3 	.word	0x080049e3
 8004948:	080049e3 	.word	0x080049e3
 800494c:	080049e3 	.word	0x080049e3
 8004950:	080049e3 	.word	0x080049e3
 8004954:	080049e3 	.word	0x080049e3
 8004958:	080049e3 	.word	0x080049e3
 800495c:	080049e3 	.word	0x080049e3
 8004960:	080049e3 	.word	0x080049e3
 8004964:	080049e3 	.word	0x080049e3
 8004968:	080049e3 	.word	0x080049e3
 800496c:	080049e3 	.word	0x080049e3
 8004970:	080049e3 	.word	0x080049e3
 8004974:	080049e3 	.word	0x080049e3
 8004978:	080049e3 	.word	0x080049e3
 800497c:	080049d5 	.word	0x080049d5
 8004980:	2b40      	cmp	r3, #64	; 0x40
 8004982:	d02a      	beq.n	80049da <UART_SetConfig+0x8aa>
 8004984:	e02d      	b.n	80049e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004986:	f7fe fecb 	bl	8003720 <HAL_RCCEx_GetD3PCLK1Freq>
 800498a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800498c:	e02f      	b.n	80049ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800498e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004992:	4618      	mov	r0, r3
 8004994:	f7fe feda 	bl	800374c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800499c:	e027      	b.n	80049ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800499e:	f107 0318 	add.w	r3, r7, #24
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7ff f826 	bl	80039f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80049ac:	e01f      	b.n	80049ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049ae:	4b21      	ldr	r3, [pc, #132]	; (8004a34 <UART_SetConfig+0x904>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0320 	and.w	r3, r3, #32
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d009      	beq.n	80049ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80049ba:	4b1e      	ldr	r3, [pc, #120]	; (8004a34 <UART_SetConfig+0x904>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	08db      	lsrs	r3, r3, #3
 80049c0:	f003 0303 	and.w	r3, r3, #3
 80049c4:	4a1d      	ldr	r2, [pc, #116]	; (8004a3c <UART_SetConfig+0x90c>)
 80049c6:	fa22 f303 	lsr.w	r3, r2, r3
 80049ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80049cc:	e00f      	b.n	80049ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80049ce:	4b1b      	ldr	r3, [pc, #108]	; (8004a3c <UART_SetConfig+0x90c>)
 80049d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80049d2:	e00c      	b.n	80049ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80049d4:	4b1a      	ldr	r3, [pc, #104]	; (8004a40 <UART_SetConfig+0x910>)
 80049d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80049d8:	e009      	b.n	80049ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80049e0:	e005      	b.n	80049ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80049ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 81ee 	beq.w	8004dd2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fa:	4a12      	ldr	r2, [pc, #72]	; (8004a44 <UART_SetConfig+0x914>)
 80049fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a00:	461a      	mov	r2, r3
 8004a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a04:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a08:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	4413      	add	r3, r2
 8004a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d305      	bcc.n	8004a26 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d910      	bls.n	8004a48 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004a2c:	e1d1      	b.n	8004dd2 <UART_SetConfig+0xca2>
 8004a2e:	bf00      	nop
 8004a30:	40011c00 	.word	0x40011c00
 8004a34:	58024400 	.word	0x58024400
 8004a38:	58000c00 	.word	0x58000c00
 8004a3c:	03d09000 	.word	0x03d09000
 8004a40:	003d0900 	.word	0x003d0900
 8004a44:	08005720 	.word	0x08005720
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	60bb      	str	r3, [r7, #8]
 8004a4e:	60fa      	str	r2, [r7, #12]
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a54:	4ac0      	ldr	r2, [pc, #768]	; (8004d58 <UART_SetConfig+0xc28>)
 8004a56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	603b      	str	r3, [r7, #0]
 8004a60:	607a      	str	r2, [r7, #4]
 8004a62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a6a:	f7fb fc3f 	bl	80002ec <__aeabi_uldivmod>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	4610      	mov	r0, r2
 8004a74:	4619      	mov	r1, r3
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	f04f 0300 	mov.w	r3, #0
 8004a7e:	020b      	lsls	r3, r1, #8
 8004a80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004a84:	0202      	lsls	r2, r0, #8
 8004a86:	6979      	ldr	r1, [r7, #20]
 8004a88:	6849      	ldr	r1, [r1, #4]
 8004a8a:	0849      	lsrs	r1, r1, #1
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	460c      	mov	r4, r1
 8004a90:	4605      	mov	r5, r0
 8004a92:	eb12 0804 	adds.w	r8, r2, r4
 8004a96:	eb43 0905 	adc.w	r9, r3, r5
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	469a      	mov	sl, r3
 8004aa2:	4693      	mov	fp, r2
 8004aa4:	4652      	mov	r2, sl
 8004aa6:	465b      	mov	r3, fp
 8004aa8:	4640      	mov	r0, r8
 8004aaa:	4649      	mov	r1, r9
 8004aac:	f7fb fc1e 	bl	80002ec <__aeabi_uldivmod>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004abe:	d308      	bcc.n	8004ad2 <UART_SetConfig+0x9a2>
 8004ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ac2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ac6:	d204      	bcs.n	8004ad2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ace:	60da      	str	r2, [r3, #12]
 8004ad0:	e17f      	b.n	8004dd2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004ad8:	e17b      	b.n	8004dd2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	69db      	ldr	r3, [r3, #28]
 8004ade:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ae2:	f040 80bd 	bne.w	8004c60 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8004ae6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004aea:	2b20      	cmp	r3, #32
 8004aec:	dc48      	bgt.n	8004b80 <UART_SetConfig+0xa50>
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	db7b      	blt.n	8004bea <UART_SetConfig+0xaba>
 8004af2:	2b20      	cmp	r3, #32
 8004af4:	d879      	bhi.n	8004bea <UART_SetConfig+0xaba>
 8004af6:	a201      	add	r2, pc, #4	; (adr r2, 8004afc <UART_SetConfig+0x9cc>)
 8004af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afc:	08004b87 	.word	0x08004b87
 8004b00:	08004b8f 	.word	0x08004b8f
 8004b04:	08004beb 	.word	0x08004beb
 8004b08:	08004beb 	.word	0x08004beb
 8004b0c:	08004b97 	.word	0x08004b97
 8004b10:	08004beb 	.word	0x08004beb
 8004b14:	08004beb 	.word	0x08004beb
 8004b18:	08004beb 	.word	0x08004beb
 8004b1c:	08004ba7 	.word	0x08004ba7
 8004b20:	08004beb 	.word	0x08004beb
 8004b24:	08004beb 	.word	0x08004beb
 8004b28:	08004beb 	.word	0x08004beb
 8004b2c:	08004beb 	.word	0x08004beb
 8004b30:	08004beb 	.word	0x08004beb
 8004b34:	08004beb 	.word	0x08004beb
 8004b38:	08004beb 	.word	0x08004beb
 8004b3c:	08004bb7 	.word	0x08004bb7
 8004b40:	08004beb 	.word	0x08004beb
 8004b44:	08004beb 	.word	0x08004beb
 8004b48:	08004beb 	.word	0x08004beb
 8004b4c:	08004beb 	.word	0x08004beb
 8004b50:	08004beb 	.word	0x08004beb
 8004b54:	08004beb 	.word	0x08004beb
 8004b58:	08004beb 	.word	0x08004beb
 8004b5c:	08004beb 	.word	0x08004beb
 8004b60:	08004beb 	.word	0x08004beb
 8004b64:	08004beb 	.word	0x08004beb
 8004b68:	08004beb 	.word	0x08004beb
 8004b6c:	08004beb 	.word	0x08004beb
 8004b70:	08004beb 	.word	0x08004beb
 8004b74:	08004beb 	.word	0x08004beb
 8004b78:	08004beb 	.word	0x08004beb
 8004b7c:	08004bdd 	.word	0x08004bdd
 8004b80:	2b40      	cmp	r3, #64	; 0x40
 8004b82:	d02e      	beq.n	8004be2 <UART_SetConfig+0xab2>
 8004b84:	e031      	b.n	8004bea <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b86:	f7fd fbe1 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8004b8a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004b8c:	e033      	b.n	8004bf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b8e:	f7fd fbf3 	bl	8002378 <HAL_RCC_GetPCLK2Freq>
 8004b92:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004b94:	e02f      	b.n	8004bf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f7fe fdd6 	bl	800374c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004ba4:	e027      	b.n	8004bf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ba6:	f107 0318 	add.w	r3, r7, #24
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fe ff22 	bl	80039f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004bb4:	e01f      	b.n	8004bf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bb6:	4b69      	ldr	r3, [pc, #420]	; (8004d5c <UART_SetConfig+0xc2c>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0320 	and.w	r3, r3, #32
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d009      	beq.n	8004bd6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004bc2:	4b66      	ldr	r3, [pc, #408]	; (8004d5c <UART_SetConfig+0xc2c>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	08db      	lsrs	r3, r3, #3
 8004bc8:	f003 0303 	and.w	r3, r3, #3
 8004bcc:	4a64      	ldr	r2, [pc, #400]	; (8004d60 <UART_SetConfig+0xc30>)
 8004bce:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004bd4:	e00f      	b.n	8004bf6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8004bd6:	4b62      	ldr	r3, [pc, #392]	; (8004d60 <UART_SetConfig+0xc30>)
 8004bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004bda:	e00c      	b.n	8004bf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004bdc:	4b61      	ldr	r3, [pc, #388]	; (8004d64 <UART_SetConfig+0xc34>)
 8004bde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004be0:	e009      	b.n	8004bf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004be6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004be8:	e005      	b.n	8004bf6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8004bea:	2300      	movs	r3, #0
 8004bec:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004bf4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 80ea 	beq.w	8004dd2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	4a55      	ldr	r2, [pc, #340]	; (8004d58 <UART_SetConfig+0xc28>)
 8004c04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c10:	005a      	lsls	r2, r3, #1
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	085b      	lsrs	r3, r3, #1
 8004c18:	441a      	add	r2, r3
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c22:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c26:	2b0f      	cmp	r3, #15
 8004c28:	d916      	bls.n	8004c58 <UART_SetConfig+0xb28>
 8004c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c30:	d212      	bcs.n	8004c58 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	f023 030f 	bic.w	r3, r3, #15
 8004c3a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c3e:	085b      	lsrs	r3, r3, #1
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	f003 0307 	and.w	r3, r3, #7
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004c54:	60da      	str	r2, [r3, #12]
 8004c56:	e0bc      	b.n	8004dd2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004c5e:	e0b8      	b.n	8004dd2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c60:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004c64:	2b20      	cmp	r3, #32
 8004c66:	dc4b      	bgt.n	8004d00 <UART_SetConfig+0xbd0>
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f2c0 8087 	blt.w	8004d7c <UART_SetConfig+0xc4c>
 8004c6e:	2b20      	cmp	r3, #32
 8004c70:	f200 8084 	bhi.w	8004d7c <UART_SetConfig+0xc4c>
 8004c74:	a201      	add	r2, pc, #4	; (adr r2, 8004c7c <UART_SetConfig+0xb4c>)
 8004c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7a:	bf00      	nop
 8004c7c:	08004d07 	.word	0x08004d07
 8004c80:	08004d0f 	.word	0x08004d0f
 8004c84:	08004d7d 	.word	0x08004d7d
 8004c88:	08004d7d 	.word	0x08004d7d
 8004c8c:	08004d17 	.word	0x08004d17
 8004c90:	08004d7d 	.word	0x08004d7d
 8004c94:	08004d7d 	.word	0x08004d7d
 8004c98:	08004d7d 	.word	0x08004d7d
 8004c9c:	08004d27 	.word	0x08004d27
 8004ca0:	08004d7d 	.word	0x08004d7d
 8004ca4:	08004d7d 	.word	0x08004d7d
 8004ca8:	08004d7d 	.word	0x08004d7d
 8004cac:	08004d7d 	.word	0x08004d7d
 8004cb0:	08004d7d 	.word	0x08004d7d
 8004cb4:	08004d7d 	.word	0x08004d7d
 8004cb8:	08004d7d 	.word	0x08004d7d
 8004cbc:	08004d37 	.word	0x08004d37
 8004cc0:	08004d7d 	.word	0x08004d7d
 8004cc4:	08004d7d 	.word	0x08004d7d
 8004cc8:	08004d7d 	.word	0x08004d7d
 8004ccc:	08004d7d 	.word	0x08004d7d
 8004cd0:	08004d7d 	.word	0x08004d7d
 8004cd4:	08004d7d 	.word	0x08004d7d
 8004cd8:	08004d7d 	.word	0x08004d7d
 8004cdc:	08004d7d 	.word	0x08004d7d
 8004ce0:	08004d7d 	.word	0x08004d7d
 8004ce4:	08004d7d 	.word	0x08004d7d
 8004ce8:	08004d7d 	.word	0x08004d7d
 8004cec:	08004d7d 	.word	0x08004d7d
 8004cf0:	08004d7d 	.word	0x08004d7d
 8004cf4:	08004d7d 	.word	0x08004d7d
 8004cf8:	08004d7d 	.word	0x08004d7d
 8004cfc:	08004d6f 	.word	0x08004d6f
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d037      	beq.n	8004d74 <UART_SetConfig+0xc44>
 8004d04:	e03a      	b.n	8004d7c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d06:	f7fd fb21 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8004d0a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004d0c:	e03c      	b.n	8004d88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d0e:	f7fd fb33 	bl	8002378 <HAL_RCC_GetPCLK2Freq>
 8004d12:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004d14:	e038      	b.n	8004d88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe fd16 	bl	800374c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d24:	e030      	b.n	8004d88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d26:	f107 0318 	add.w	r3, r7, #24
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7fe fe62 	bl	80039f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d34:	e028      	b.n	8004d88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d36:	4b09      	ldr	r3, [pc, #36]	; (8004d5c <UART_SetConfig+0xc2c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d012      	beq.n	8004d68 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004d42:	4b06      	ldr	r3, [pc, #24]	; (8004d5c <UART_SetConfig+0xc2c>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	08db      	lsrs	r3, r3, #3
 8004d48:	f003 0303 	and.w	r3, r3, #3
 8004d4c:	4a04      	ldr	r2, [pc, #16]	; (8004d60 <UART_SetConfig+0xc30>)
 8004d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d52:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d54:	e018      	b.n	8004d88 <UART_SetConfig+0xc58>
 8004d56:	bf00      	nop
 8004d58:	08005720 	.word	0x08005720
 8004d5c:	58024400 	.word	0x58024400
 8004d60:	03d09000 	.word	0x03d09000
 8004d64:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8004d68:	4b24      	ldr	r3, [pc, #144]	; (8004dfc <UART_SetConfig+0xccc>)
 8004d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d6c:	e00c      	b.n	8004d88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004d6e:	4b24      	ldr	r3, [pc, #144]	; (8004e00 <UART_SetConfig+0xcd0>)
 8004d70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d72:	e009      	b.n	8004d88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d7a:	e005      	b.n	8004d88 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004d86:	bf00      	nop
    }

    if (pclk != 0U)
 8004d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d021      	beq.n	8004dd2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d92:	4a1c      	ldr	r2, [pc, #112]	; (8004e04 <UART_SetConfig+0xcd4>)
 8004d94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d98:	461a      	mov	r2, r3
 8004d9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d9c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	085b      	lsrs	r3, r3, #1
 8004da6:	441a      	add	r2, r3
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db0:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db4:	2b0f      	cmp	r3, #15
 8004db6:	d909      	bls.n	8004dcc <UART_SetConfig+0xc9c>
 8004db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dbe:	d205      	bcs.n	8004dcc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	60da      	str	r2, [r3, #12]
 8004dca:	e002      	b.n	8004dd2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	2200      	movs	r2, #0
 8004de6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	2200      	movs	r2, #0
 8004dec:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004dee:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3748      	adds	r7, #72	; 0x48
 8004df6:	46bd      	mov	sp, r7
 8004df8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dfc:	03d09000 	.word	0x03d09000
 8004e00:	003d0900 	.word	0x003d0900
 8004e04:	08005720 	.word	0x08005720

08004e08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e58:	f003 0304 	and.w	r3, r3, #4
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00a      	beq.n	8004e76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e7a:	f003 0308 	and.w	r3, r3, #8
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00a      	beq.n	8004e98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e9c:	f003 0310 	and.w	r3, r3, #16
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00a      	beq.n	8004eba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01a      	beq.n	8004f1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f06:	d10a      	bne.n	8004f1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00a      	beq.n	8004f40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	605a      	str	r2, [r3, #4]
  }
}
 8004f40:	bf00      	nop
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b098      	sub	sp, #96	; 0x60
 8004f50:	af02      	add	r7, sp, #8
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f5c:	f7fb ff46 	bl	8000dec <HAL_GetTick>
 8004f60:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0308 	and.w	r3, r3, #8
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	d12f      	bne.n	8004fd0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f74:	9300      	str	r3, [sp, #0]
 8004f76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f88e 	bl	80050a0 <UART_WaitOnFlagUntilTimeout>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d022      	beq.n	8004fd0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f92:	e853 3f00 	ldrex	r3, [r3]
 8004f96:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f9e:	653b      	str	r3, [r7, #80]	; 0x50
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fa8:	647b      	str	r3, [r7, #68]	; 0x44
 8004faa:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004fae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fb0:	e841 2300 	strex	r3, r2, [r1]
 8004fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1e6      	bne.n	8004f8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e063      	b.n	8005098 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0304 	and.w	r3, r3, #4
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d149      	bne.n	8005072 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fde:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 f857 	bl	80050a0 <UART_WaitOnFlagUntilTimeout>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d03c      	beq.n	8005072 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005000:	e853 3f00 	ldrex	r3, [r3]
 8005004:	623b      	str	r3, [r7, #32]
   return(result);
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800500c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	461a      	mov	r2, r3
 8005014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005016:	633b      	str	r3, [r7, #48]	; 0x30
 8005018:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800501c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800501e:	e841 2300 	strex	r3, r2, [r1]
 8005022:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1e6      	bne.n	8004ff8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	3308      	adds	r3, #8
 8005030:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	e853 3f00 	ldrex	r3, [r3]
 8005038:	60fb      	str	r3, [r7, #12]
   return(result);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f023 0301 	bic.w	r3, r3, #1
 8005040:	64bb      	str	r3, [r7, #72]	; 0x48
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	3308      	adds	r3, #8
 8005048:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800504a:	61fa      	str	r2, [r7, #28]
 800504c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504e:	69b9      	ldr	r1, [r7, #24]
 8005050:	69fa      	ldr	r2, [r7, #28]
 8005052:	e841 2300 	strex	r3, r2, [r1]
 8005056:	617b      	str	r3, [r7, #20]
   return(result);
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1e5      	bne.n	800502a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2220      	movs	r2, #32
 8005062:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e012      	b.n	8005098 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2220      	movs	r2, #32
 8005076:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2220      	movs	r2, #32
 800507e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3758      	adds	r7, #88	; 0x58
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	603b      	str	r3, [r7, #0]
 80050ac:	4613      	mov	r3, r2
 80050ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050b0:	e049      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b8:	d045      	beq.n	8005146 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ba:	f7fb fe97 	bl	8000dec <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d302      	bcc.n	80050d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d101      	bne.n	80050d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e048      	b.n	8005166 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 0304 	and.w	r3, r3, #4
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d031      	beq.n	8005146 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69db      	ldr	r3, [r3, #28]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b08      	cmp	r3, #8
 80050ee:	d110      	bne.n	8005112 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2208      	movs	r2, #8
 80050f6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f839 	bl	8005170 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2208      	movs	r2, #8
 8005102:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e029      	b.n	8005166 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800511c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005120:	d111      	bne.n	8005146 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800512a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f000 f81f 	bl	8005170 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2220      	movs	r2, #32
 8005136:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e00f      	b.n	8005166 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69da      	ldr	r2, [r3, #28]
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	4013      	ands	r3, r2
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	429a      	cmp	r2, r3
 8005154:	bf0c      	ite	eq
 8005156:	2301      	moveq	r3, #1
 8005158:	2300      	movne	r3, #0
 800515a:	b2db      	uxtb	r3, r3
 800515c:	461a      	mov	r2, r3
 800515e:	79fb      	ldrb	r3, [r7, #7]
 8005160:	429a      	cmp	r2, r3
 8005162:	d0a6      	beq.n	80050b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005170:	b480      	push	{r7}
 8005172:	b095      	sub	sp, #84	; 0x54
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005180:	e853 3f00 	ldrex	r3, [r3]
 8005184:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005188:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800518c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	461a      	mov	r2, r3
 8005194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005196:	643b      	str	r3, [r7, #64]	; 0x40
 8005198:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800519a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800519c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800519e:	e841 2300 	strex	r3, r2, [r1]
 80051a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1e6      	bne.n	8005178 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	3308      	adds	r3, #8
 80051b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b2:	6a3b      	ldr	r3, [r7, #32]
 80051b4:	e853 3f00 	ldrex	r3, [r3]
 80051b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80051ba:	69fa      	ldr	r2, [r7, #28]
 80051bc:	4b1e      	ldr	r3, [pc, #120]	; (8005238 <UART_EndRxTransfer+0xc8>)
 80051be:	4013      	ands	r3, r2
 80051c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	3308      	adds	r3, #8
 80051c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80051d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051d2:	e841 2300 	strex	r3, r2, [r1]
 80051d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80051d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1e5      	bne.n	80051aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d118      	bne.n	8005218 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	e853 3f00 	ldrex	r3, [r3]
 80051f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	f023 0310 	bic.w	r3, r3, #16
 80051fa:	647b      	str	r3, [r7, #68]	; 0x44
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	461a      	mov	r2, r3
 8005202:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005204:	61bb      	str	r3, [r7, #24]
 8005206:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005208:	6979      	ldr	r1, [r7, #20]
 800520a:	69ba      	ldr	r2, [r7, #24]
 800520c:	e841 2300 	strex	r3, r2, [r1]
 8005210:	613b      	str	r3, [r7, #16]
   return(result);
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1e6      	bne.n	80051e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2220      	movs	r2, #32
 800521c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800522c:	bf00      	nop
 800522e:	3754      	adds	r7, #84	; 0x54
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr
 8005238:	effffffe 	.word	0xeffffffe

0800523c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800524a:	2b01      	cmp	r3, #1
 800524c:	d101      	bne.n	8005252 <HAL_UARTEx_DisableFifoMode+0x16>
 800524e:	2302      	movs	r3, #2
 8005250:	e027      	b.n	80052a2 <HAL_UARTEx_DisableFifoMode+0x66>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2224      	movs	r2, #36	; 0x24
 800525e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0201 	bic.w	r2, r2, #1
 8005278:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005280:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2220      	movs	r2, #32
 8005294:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3714      	adds	r7, #20
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b084      	sub	sp, #16
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
 80052b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d101      	bne.n	80052c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052c2:	2302      	movs	r3, #2
 80052c4:	e02d      	b.n	8005322 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2224      	movs	r2, #36	; 0x24
 80052d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0201 	bic.w	r2, r2, #1
 80052ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	430a      	orrs	r2, r1
 8005300:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f850 	bl	80053a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}

0800532a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b084      	sub	sp, #16
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
 8005332:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800533a:	2b01      	cmp	r3, #1
 800533c:	d101      	bne.n	8005342 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800533e:	2302      	movs	r3, #2
 8005340:	e02d      	b.n	800539e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2224      	movs	r2, #36	; 0x24
 800534e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 0201 	bic.w	r2, r2, #1
 8005368:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f812 	bl	80053a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2220      	movs	r2, #32
 8005390:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
	...

080053a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b085      	sub	sp, #20
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d108      	bne.n	80053ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053c8:	e031      	b.n	800542e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053ca:	2310      	movs	r3, #16
 80053cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053ce:	2310      	movs	r3, #16
 80053d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	0e5b      	lsrs	r3, r3, #25
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	f003 0307 	and.w	r3, r3, #7
 80053e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	0f5b      	lsrs	r3, r3, #29
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	f003 0307 	and.w	r3, r3, #7
 80053f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053f2:	7bbb      	ldrb	r3, [r7, #14]
 80053f4:	7b3a      	ldrb	r2, [r7, #12]
 80053f6:	4911      	ldr	r1, [pc, #68]	; (800543c <UARTEx_SetNbDataToProcess+0x94>)
 80053f8:	5c8a      	ldrb	r2, [r1, r2]
 80053fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80053fe:	7b3a      	ldrb	r2, [r7, #12]
 8005400:	490f      	ldr	r1, [pc, #60]	; (8005440 <UARTEx_SetNbDataToProcess+0x98>)
 8005402:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005404:	fb93 f3f2 	sdiv	r3, r3, r2
 8005408:	b29a      	uxth	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005410:	7bfb      	ldrb	r3, [r7, #15]
 8005412:	7b7a      	ldrb	r2, [r7, #13]
 8005414:	4909      	ldr	r1, [pc, #36]	; (800543c <UARTEx_SetNbDataToProcess+0x94>)
 8005416:	5c8a      	ldrb	r2, [r1, r2]
 8005418:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800541c:	7b7a      	ldrb	r2, [r7, #13]
 800541e:	4908      	ldr	r1, [pc, #32]	; (8005440 <UARTEx_SetNbDataToProcess+0x98>)
 8005420:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005422:	fb93 f3f2 	sdiv	r3, r3, r2
 8005426:	b29a      	uxth	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800542e:	bf00      	nop
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	08005738 	.word	0x08005738
 8005440:	08005740 	.word	0x08005740

08005444 <memset>:
 8005444:	4402      	add	r2, r0
 8005446:	4603      	mov	r3, r0
 8005448:	4293      	cmp	r3, r2
 800544a:	d100      	bne.n	800544e <memset+0xa>
 800544c:	4770      	bx	lr
 800544e:	f803 1b01 	strb.w	r1, [r3], #1
 8005452:	e7f9      	b.n	8005448 <memset+0x4>

08005454 <__libc_init_array>:
 8005454:	b570      	push	{r4, r5, r6, lr}
 8005456:	4d0d      	ldr	r5, [pc, #52]	; (800548c <__libc_init_array+0x38>)
 8005458:	4c0d      	ldr	r4, [pc, #52]	; (8005490 <__libc_init_array+0x3c>)
 800545a:	1b64      	subs	r4, r4, r5
 800545c:	10a4      	asrs	r4, r4, #2
 800545e:	2600      	movs	r6, #0
 8005460:	42a6      	cmp	r6, r4
 8005462:	d109      	bne.n	8005478 <__libc_init_array+0x24>
 8005464:	4d0b      	ldr	r5, [pc, #44]	; (8005494 <__libc_init_array+0x40>)
 8005466:	4c0c      	ldr	r4, [pc, #48]	; (8005498 <__libc_init_array+0x44>)
 8005468:	f000 f826 	bl	80054b8 <_init>
 800546c:	1b64      	subs	r4, r4, r5
 800546e:	10a4      	asrs	r4, r4, #2
 8005470:	2600      	movs	r6, #0
 8005472:	42a6      	cmp	r6, r4
 8005474:	d105      	bne.n	8005482 <__libc_init_array+0x2e>
 8005476:	bd70      	pop	{r4, r5, r6, pc}
 8005478:	f855 3b04 	ldr.w	r3, [r5], #4
 800547c:	4798      	blx	r3
 800547e:	3601      	adds	r6, #1
 8005480:	e7ee      	b.n	8005460 <__libc_init_array+0xc>
 8005482:	f855 3b04 	ldr.w	r3, [r5], #4
 8005486:	4798      	blx	r3
 8005488:	3601      	adds	r6, #1
 800548a:	e7f2      	b.n	8005472 <__libc_init_array+0x1e>
 800548c:	08005750 	.word	0x08005750
 8005490:	08005750 	.word	0x08005750
 8005494:	08005750 	.word	0x08005750
 8005498:	08005754 	.word	0x08005754

0800549c <memcpy>:
 800549c:	440a      	add	r2, r1
 800549e:	4291      	cmp	r1, r2
 80054a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80054a4:	d100      	bne.n	80054a8 <memcpy+0xc>
 80054a6:	4770      	bx	lr
 80054a8:	b510      	push	{r4, lr}
 80054aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054b2:	4291      	cmp	r1, r2
 80054b4:	d1f9      	bne.n	80054aa <memcpy+0xe>
 80054b6:	bd10      	pop	{r4, pc}

080054b8 <_init>:
 80054b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ba:	bf00      	nop
 80054bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054be:	bc08      	pop	{r3}
 80054c0:	469e      	mov	lr, r3
 80054c2:	4770      	bx	lr

080054c4 <_fini>:
 80054c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c6:	bf00      	nop
 80054c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ca:	bc08      	pop	{r3}
 80054cc:	469e      	mov	lr, r3
 80054ce:	4770      	bx	lr
