
Demo_3_GoodNight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000088e0  10001000  10001000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .VENEER_Code  00000138  2000000c  100098e0  0001000c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 Stack         00000404  20000144  00000000  00000144  2**0
                  ALLOC
  3 .data         0000021c  20000548  10009a18  00010548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000004d4  20000764  10009c34  00010764  2**2
                  ALLOC
  5 .no_init      00000004  20003ffc  1000d4cc  00010764  2**2
                  ALLOC
  6 .debug_aranges 00001478  00000000  00000000  00010768  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00021159  00000000  00000000  00011be0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003d85  00000000  00000000  00032d39  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008aab  00000000  00000000  00036abe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00004428  00000000  00000000  0003f56c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000bdba  00000000  00000000  00043994  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000712e  00000000  00000000  0004f74e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011b8  00000000  00000000  00056880  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000007c4  00000000  00000000  00057a38  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	48 05 00 20 19 10 00 10 00 00 00 00 99 10 00 10     H.. ............
10001010:	00 04 01 00 00 01 00 00                             ........

10001018 <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001018:	4911      	ldr	r1, [pc, #68]	; (10001060 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101a:	4a12      	ldr	r2, [pc, #72]	; (10001064 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
1000101c:	4b12      	ldr	r3, [pc, #72]	; (10001068 <__copy_data+0x16>)
	bl  __copy_data
1000101e:	f000 f818 	bl	10001052 <__copy_data>

    ldr  r0, =SystemInit
10001022:	4812      	ldr	r0, [pc, #72]	; (1000106c <__copy_data+0x1a>)
    blx  r0
10001024:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001026:	4912      	ldr	r1, [pc, #72]	; (10001070 <__copy_data+0x1e>)
	ldr	r2, =__data_start
10001028:	4a12      	ldr	r2, [pc, #72]	; (10001074 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102a:	4b13      	ldr	r3, [pc, #76]	; (10001078 <__copy_data+0x26>)
	bl  __copy_data
1000102c:	f000 f811 	bl	10001052 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001030:	4912      	ldr	r1, [pc, #72]	; (1000107c <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001032:	4a13      	ldr	r2, [pc, #76]	; (10001080 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001034:	4b13      	ldr	r3, [pc, #76]	; (10001084 <__copy_data+0x32>)
	bl  __copy_data
10001036:	f000 f80c 	bl	10001052 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103a:	4913      	ldr	r1, [pc, #76]	; (10001088 <__copy_data+0x36>)
	ldr	r2, =__bss_end
1000103c:	4a13      	ldr	r2, [pc, #76]	; (1000108c <__copy_data+0x3a>)

	movs	r0, 0
1000103e:	2000      	movs	r0, #0

	subs	r2, r1
10001040:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001042:	dd02      	ble.n	1000104a <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001044:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
10001046:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
10001048:	dcfc      	bgt.n	10001044 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104a:	4811      	ldr	r0, [pc, #68]	; (10001090 <__copy_data+0x3e>)
    blx  r0
1000104c:	4780      	blx	r0
#endif

    ldr  r0, =main
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x42>)
    blx  r0
10001050:	4780      	blx	r0

10001052 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001052:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001054:	dd03      	ble.n	1000105e <__copy_data+0xc>

.L_loop:
	subs	r3, #4
10001056:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
10001058:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105a:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
1000105c:	dcfb      	bgt.n	10001056 <__copy_data+0x4>

.L_loop_done:
	bx  lr
1000105e:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001060:	100098e0 	.word	0x100098e0
	ldr	r2, =VeneerStart
10001064:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
10001068:	20000144 	.word	0x20000144
	bl  __copy_data

    ldr  r0, =SystemInit
1000106c:	10002645 	.word	0x10002645
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001070:	10009a18 	.word	0x10009a18
	ldr	r2, =__data_start
10001074:	20000548 	.word	0x20000548
	ldr	r3, =__data_end
10001078:	20000764 	.word	0x20000764
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
1000107c:	10009c34 	.word	0x10009c34
	ldr	r2, =__ram_code_start
10001080:	20000764 	.word	0x20000764
	ldr	r3, =__ram_code_end
10001084:	20000764 	.word	0x20000764
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
10001088:	20000764 	.word	0x20000764
	ldr	r2, =__bss_end
1000108c:	20000c38 	.word	0x20000c38
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001090:	10009571 	.word	0x10009571
    blx  r0
#endif

    ldr  r0, =main
10001094:	10007671 	.word	0x10007671

10001098 <BCCU0_0_IRQHandler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_handler:
    b  .
10001098:	e7fe      	b.n	10001098 <BCCU0_0_IRQHandler>
	...

1000109c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000109c:	b580      	push	{r7, lr}
1000109e:	b082      	sub	sp, #8
100010a0:	af00      	add	r7, sp, #0
100010a2:	6078      	str	r0, [r7, #4]
100010a4:	1c0a      	adds	r2, r1, #0
100010a6:	1cfb      	adds	r3, r7, #3
100010a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
100010aa:	1cfb      	adds	r3, r7, #3
100010ac:	781b      	ldrb	r3, [r3, #0]
100010ae:	2201      	movs	r2, #1
100010b0:	409a      	lsls	r2, r3
100010b2:	687b      	ldr	r3, [r7, #4]
100010b4:	605a      	str	r2, [r3, #4]
}
100010b6:	46bd      	mov	sp, r7
100010b8:	b002      	add	sp, #8
100010ba:	bd80      	pop	{r7, pc}

100010bc <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100010bc:	b580      	push	{r7, lr}
100010be:	b082      	sub	sp, #8
100010c0:	af00      	add	r7, sp, #0
100010c2:	6078      	str	r0, [r7, #4]
100010c4:	1c0a      	adds	r2, r1, #0
100010c6:	1cfb      	adds	r3, r7, #3
100010c8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100010ca:	1cfb      	adds	r3, r7, #3
100010cc:	781b      	ldrb	r3, [r3, #0]
100010ce:	2280      	movs	r2, #128	; 0x80
100010d0:	0252      	lsls	r2, r2, #9
100010d2:	409a      	lsls	r2, r3
100010d4:	687b      	ldr	r3, [r7, #4]
100010d6:	605a      	str	r2, [r3, #4]
}
100010d8:	46bd      	mov	sp, r7
100010da:	b002      	add	sp, #8
100010dc:	bd80      	pop	{r7, pc}
100010de:	46c0      	nop			; (mov r8, r8)

100010e0 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100010e0:	b580      	push	{r7, lr}
100010e2:	b082      	sub	sp, #8
100010e4:	af00      	add	r7, sp, #0
100010e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100010e8:	687b      	ldr	r3, [r7, #4]
100010ea:	681a      	ldr	r2, [r3, #0]
100010ec:	687b      	ldr	r3, [r7, #4]
100010ee:	7b1b      	ldrb	r3, [r3, #12]
100010f0:	1c10      	adds	r0, r2, #0
100010f2:	1c19      	adds	r1, r3, #0
100010f4:	f7ff ffd2 	bl	1000109c <XMC_GPIO_SetOutputHigh>
}
100010f8:	46bd      	mov	sp, r7
100010fa:	b002      	add	sp, #8
100010fc:	bd80      	pop	{r7, pc}
100010fe:	46c0      	nop			; (mov r8, r8)

10001100 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10001100:	b580      	push	{r7, lr}
10001102:	b082      	sub	sp, #8
10001104:	af00      	add	r7, sp, #0
10001106:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10001108:	687b      	ldr	r3, [r7, #4]
1000110a:	681a      	ldr	r2, [r3, #0]
1000110c:	687b      	ldr	r3, [r7, #4]
1000110e:	7b1b      	ldrb	r3, [r3, #12]
10001110:	1c10      	adds	r0, r2, #0
10001112:	1c19      	adds	r1, r3, #0
10001114:	f7ff ffd2 	bl	100010bc <XMC_GPIO_SetOutputLow>
}
10001118:	46bd      	mov	sp, r7
1000111a:	b002      	add	sp, #8
1000111c:	bd80      	pop	{r7, pc}
1000111e:	46c0      	nop			; (mov r8, r8)

10001120 <LED_Toggle_EverySec>:
      for(delay_count = 0;delay_count<0xfffff;delay_count++);
	  return (test);
  }

  void LED_Toggle_EverySec(void)
  {
10001120:	b580      	push	{r7, lr}
10001122:	af00      	add	r7, sp, #0
    // LED Toggle for every second
		//UART_Transmit(&UART_1, new_data,transmit_buf_size);
   // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
    Offlight_zahler_write();
10001124:	f001 f92e 	bl	10002384 <Offlight_zahler_write>
    firstuartBack ();
10001128:	f001 fa4e 	bl	100025c8 <firstuartBack>
    lightprog01 ();  //n+l
1000112c:	f000 f802 	bl	10001134 <lightprog01>
  ///  light_aus ();//n+l
	  /// analog_start ();
	//a  new_data_fill();
	//a	UART_Transmit(&UART_1, new_data,transmit_buf_size);
  }
10001130:	46bd      	mov	sp, r7
10001132:	bd80      	pop	{r7, pc}

10001134 <lightprog01>:
  //------------------------------------------
  void lightprog01 (void)//n+l
   {
10001134:	b580      	push	{r7, lr}
10001136:	af00      	add	r7, sp, #0

	  ++zahler_lightprog01;
10001138:	4b70      	ldr	r3, [pc, #448]	; (100012fc <lightprog01+0x1c8>)
1000113a:	881b      	ldrh	r3, [r3, #0]
1000113c:	3301      	adds	r3, #1
1000113e:	b29a      	uxth	r2, r3
10001140:	4b6e      	ldr	r3, [pc, #440]	; (100012fc <lightprog01+0x1c8>)
10001142:	801a      	strh	r2, [r3, #0]
	  if ( zahler_lightprog01 == 121 )  //ende
10001144:	4b6d      	ldr	r3, [pc, #436]	; (100012fc <lightprog01+0x1c8>)
10001146:	881b      	ldrh	r3, [r3, #0]
10001148:	2b79      	cmp	r3, #121	; 0x79
1000114a:	d103      	bne.n	10001154 <lightprog01+0x20>
	 			 {
		  zahler_lightprog01 = 0;
1000114c:	4b6b      	ldr	r3, [pc, #428]	; (100012fc <lightprog01+0x1c8>)
1000114e:	2200      	movs	r2, #0
10001150:	801a      	strh	r2, [r3, #0]
10001152:	e0d0      	b.n	100012f6 <lightprog01+0x1c2>
	 			 }
	 			 else if (  zahler_lightprog01 == 20)
10001154:	4b69      	ldr	r3, [pc, #420]	; (100012fc <lightprog01+0x1c8>)
10001156:	881b      	ldrh	r3, [r3, #0]
10001158:	2b14      	cmp	r3, #20
1000115a:	d120      	bne.n	1000119e <lightprog01+0x6a>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 2000;
1000115c:	4b68      	ldr	r3, [pc, #416]	; (10001300 <lightprog01+0x1cc>)
1000115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001160:	22fa      	movs	r2, #250	; 0xfa
10001162:	00d2      	lsls	r2, r2, #3
10001164:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 2000;
10001166:	4b66      	ldr	r3, [pc, #408]	; (10001300 <lightprog01+0x1cc>)
10001168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000116a:	22fa      	movs	r2, #250	; 0xfa
1000116c:	00d2      	lsls	r2, r2, #3
1000116e:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 2000;
10001170:	4b63      	ldr	r3, [pc, #396]	; (10001300 <lightprog01+0x1cc>)
10001172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001174:	22fa      	movs	r2, #250	; 0xfa
10001176:	00d2      	lsls	r2, r2, #3
10001178:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 2000;
1000117a:	4b61      	ldr	r3, [pc, #388]	; (10001300 <lightprog01+0x1cc>)
1000117c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000117e:	22fa      	movs	r2, #250	; 0xfa
10001180:	00d2      	lsls	r2, r2, #3
10001182:	80da      	strh	r2, [r3, #6]
	 				      PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
10001184:	4b5e      	ldr	r3, [pc, #376]	; (10001300 <lightprog01+0x1cc>)
10001186:	1c18      	adds	r0, r3, #0
10001188:	f003 fd90 	bl	10004cac <PDM_DIMMED_LED_LAMP_SetColor>
	 				      PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
1000118c:	4a5c      	ldr	r2, [pc, #368]	; (10001300 <lightprog01+0x1cc>)
1000118e:	23e5      	movs	r3, #229	; 0xe5
10001190:	009b      	lsls	r3, r3, #2
10001192:	1c10      	adds	r0, r2, #0
10001194:	2100      	movs	r1, #0
10001196:	1c1a      	adds	r2, r3, #0
10001198:	f003 fdc0 	bl	10004d1c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
1000119c:	e0ab      	b.n	100012f6 <lightprog01+0x1c2>
	 			 }
	 			 else if (  zahler_lightprog01 == 40 )
1000119e:	4b57      	ldr	r3, [pc, #348]	; (100012fc <lightprog01+0x1c8>)
100011a0:	881b      	ldrh	r3, [r3, #0]
100011a2:	2b28      	cmp	r3, #40	; 0x28
100011a4:	d120      	bne.n	100011e8 <lightprog01+0xb4>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 1000;
100011a6:	4b56      	ldr	r3, [pc, #344]	; (10001300 <lightprog01+0x1cc>)
100011a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011aa:	22fa      	movs	r2, #250	; 0xfa
100011ac:	0092      	lsls	r2, r2, #2
100011ae:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 1000;
100011b0:	4b53      	ldr	r3, [pc, #332]	; (10001300 <lightprog01+0x1cc>)
100011b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011b4:	22fa      	movs	r2, #250	; 0xfa
100011b6:	0092      	lsls	r2, r2, #2
100011b8:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 1000;
100011ba:	4b51      	ldr	r3, [pc, #324]	; (10001300 <lightprog01+0x1cc>)
100011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011be:	22fa      	movs	r2, #250	; 0xfa
100011c0:	0092      	lsls	r2, r2, #2
100011c2:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 1000;
100011c4:	4b4e      	ldr	r3, [pc, #312]	; (10001300 <lightprog01+0x1cc>)
100011c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011c8:	22fa      	movs	r2, #250	; 0xfa
100011ca:	0092      	lsls	r2, r2, #2
100011cc:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
100011ce:	4b4c      	ldr	r3, [pc, #304]	; (10001300 <lightprog01+0x1cc>)
100011d0:	1c18      	adds	r0, r3, #0
100011d2:	f003 fd6b 	bl	10004cac <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
100011d6:	4a4a      	ldr	r2, [pc, #296]	; (10001300 <lightprog01+0x1cc>)
100011d8:	23e5      	movs	r3, #229	; 0xe5
100011da:	009b      	lsls	r3, r3, #2
100011dc:	1c10      	adds	r0, r2, #0
100011de:	2100      	movs	r1, #0
100011e0:	1c1a      	adds	r2, r3, #0
100011e2:	f003 fd9b 	bl	10004d1c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
100011e6:	e086      	b.n	100012f6 <lightprog01+0x1c2>
	 			 }
	 			 else if ( zahler_lightprog01 == 60 )
100011e8:	4b44      	ldr	r3, [pc, #272]	; (100012fc <lightprog01+0x1c8>)
100011ea:	881b      	ldrh	r3, [r3, #0]
100011ec:	2b3c      	cmp	r3, #60	; 0x3c
100011ee:	d11e      	bne.n	1000122e <lightprog01+0xfa>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 2000;
100011f0:	4b43      	ldr	r3, [pc, #268]	; (10001300 <lightprog01+0x1cc>)
100011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011f4:	22fa      	movs	r2, #250	; 0xfa
100011f6:	00d2      	lsls	r2, r2, #3
100011f8:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
100011fa:	4b41      	ldr	r3, [pc, #260]	; (10001300 <lightprog01+0x1cc>)
100011fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011fe:	2200      	movs	r2, #0
10001200:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 2000;
10001202:	4b3f      	ldr	r3, [pc, #252]	; (10001300 <lightprog01+0x1cc>)
10001204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001206:	22fa      	movs	r2, #250	; 0xfa
10001208:	00d2      	lsls	r2, r2, #3
1000120a:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
1000120c:	4b3c      	ldr	r3, [pc, #240]	; (10001300 <lightprog01+0x1cc>)
1000120e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001210:	2200      	movs	r2, #0
10001212:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
10001214:	4b3a      	ldr	r3, [pc, #232]	; (10001300 <lightprog01+0x1cc>)
10001216:	1c18      	adds	r0, r3, #0
10001218:	f003 fd48 	bl	10004cac <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
1000121c:	4a38      	ldr	r2, [pc, #224]	; (10001300 <lightprog01+0x1cc>)
1000121e:	23e5      	movs	r3, #229	; 0xe5
10001220:	009b      	lsls	r3, r3, #2
10001222:	1c10      	adds	r0, r2, #0
10001224:	2100      	movs	r1, #0
10001226:	1c1a      	adds	r2, r3, #0
10001228:	f003 fd78 	bl	10004d1c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
1000122c:	e063      	b.n	100012f6 <lightprog01+0x1c2>
	 			 }
	 			 else if (  zahler_lightprog01 == 80 )
1000122e:	4b33      	ldr	r3, [pc, #204]	; (100012fc <lightprog01+0x1c8>)
10001230:	881b      	ldrh	r3, [r3, #0]
10001232:	2b50      	cmp	r3, #80	; 0x50
10001234:	d11e      	bne.n	10001274 <lightprog01+0x140>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 1000;
10001236:	4b32      	ldr	r3, [pc, #200]	; (10001300 <lightprog01+0x1cc>)
10001238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000123a:	22fa      	movs	r2, #250	; 0xfa
1000123c:	0092      	lsls	r2, r2, #2
1000123e:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
10001240:	4b2f      	ldr	r3, [pc, #188]	; (10001300 <lightprog01+0x1cc>)
10001242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001244:	2200      	movs	r2, #0
10001246:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 1000;
10001248:	4b2d      	ldr	r3, [pc, #180]	; (10001300 <lightprog01+0x1cc>)
1000124a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000124c:	22fa      	movs	r2, #250	; 0xfa
1000124e:	0092      	lsls	r2, r2, #2
10001250:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
10001252:	4b2b      	ldr	r3, [pc, #172]	; (10001300 <lightprog01+0x1cc>)
10001254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001256:	2200      	movs	r2, #0
10001258:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
1000125a:	4b29      	ldr	r3, [pc, #164]	; (10001300 <lightprog01+0x1cc>)
1000125c:	1c18      	adds	r0, r3, #0
1000125e:	f003 fd25 	bl	10004cac <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
10001262:	4a27      	ldr	r2, [pc, #156]	; (10001300 <lightprog01+0x1cc>)
10001264:	23e5      	movs	r3, #229	; 0xe5
10001266:	009b      	lsls	r3, r3, #2
10001268:	1c10      	adds	r0, r2, #0
1000126a:	2100      	movs	r1, #0
1000126c:	1c1a      	adds	r2, r3, #0
1000126e:	f003 fd55 	bl	10004d1c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001272:	e040      	b.n	100012f6 <lightprog01+0x1c2>
	 			 }
	 			 else if ( zahler_lightprog01 == 100 )
10001274:	4b21      	ldr	r3, [pc, #132]	; (100012fc <lightprog01+0x1c8>)
10001276:	881b      	ldrh	r3, [r3, #0]
10001278:	2b64      	cmp	r3, #100	; 0x64
1000127a:	d11e      	bne.n	100012ba <lightprog01+0x186>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 500;
1000127c:	4b20      	ldr	r3, [pc, #128]	; (10001300 <lightprog01+0x1cc>)
1000127e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001280:	22fa      	movs	r2, #250	; 0xfa
10001282:	0052      	lsls	r2, r2, #1
10001284:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
10001286:	4b1e      	ldr	r3, [pc, #120]	; (10001300 <lightprog01+0x1cc>)
10001288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000128a:	2200      	movs	r2, #0
1000128c:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 500;
1000128e:	4b1c      	ldr	r3, [pc, #112]	; (10001300 <lightprog01+0x1cc>)
10001290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001292:	22fa      	movs	r2, #250	; 0xfa
10001294:	0052      	lsls	r2, r2, #1
10001296:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
10001298:	4b19      	ldr	r3, [pc, #100]	; (10001300 <lightprog01+0x1cc>)
1000129a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000129c:	2200      	movs	r2, #0
1000129e:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
100012a0:	4b17      	ldr	r3, [pc, #92]	; (10001300 <lightprog01+0x1cc>)
100012a2:	1c18      	adds	r0, r3, #0
100012a4:	f003 fd02 	bl	10004cac <PDM_DIMMED_LED_LAMP_SetColor>
		 				  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
100012a8:	4a15      	ldr	r2, [pc, #84]	; (10001300 <lightprog01+0x1cc>)
100012aa:	23e5      	movs	r3, #229	; 0xe5
100012ac:	009b      	lsls	r3, r3, #2
100012ae:	1c10      	adds	r0, r2, #0
100012b0:	2100      	movs	r1, #0
100012b2:	1c1a      	adds	r2, r3, #0
100012b4:	f003 fd32 	bl	10004d1c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
100012b8:	e01d      	b.n	100012f6 <lightprog01+0x1c2>
	 			 }
	 			 else if ( zahler_lightprog01 == 120 )
100012ba:	4b10      	ldr	r3, [pc, #64]	; (100012fc <lightprog01+0x1c8>)
100012bc:	881b      	ldrh	r3, [r3, #0]
100012be:	2b78      	cmp	r3, #120	; 0x78
100012c0:	d119      	bne.n	100012f6 <lightprog01+0x1c2>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 0;
100012c2:	4b0f      	ldr	r3, [pc, #60]	; (10001300 <lightprog01+0x1cc>)
100012c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100012c6:	2200      	movs	r2, #0
100012c8:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
100012ca:	4b0d      	ldr	r3, [pc, #52]	; (10001300 <lightprog01+0x1cc>)
100012cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100012ce:	2200      	movs	r2, #0
100012d0:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 0;
100012d2:	4b0b      	ldr	r3, [pc, #44]	; (10001300 <lightprog01+0x1cc>)
100012d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100012d6:	2200      	movs	r2, #0
100012d8:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
100012da:	4b09      	ldr	r3, [pc, #36]	; (10001300 <lightprog01+0x1cc>)
100012dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100012de:	2200      	movs	r2, #0
100012e0:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
100012e2:	4b07      	ldr	r3, [pc, #28]	; (10001300 <lightprog01+0x1cc>)
100012e4:	1c18      	adds	r0, r3, #0
100012e6:	f003 fce1 	bl	10004cac <PDM_DIMMED_LED_LAMP_SetColor>
		 				  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x3D1);
100012ea:	4b05      	ldr	r3, [pc, #20]	; (10001300 <lightprog01+0x1cc>)
100012ec:	4a05      	ldr	r2, [pc, #20]	; (10001304 <lightprog01+0x1d0>)
100012ee:	1c18      	adds	r0, r3, #0
100012f0:	2100      	movs	r1, #0
100012f2:	f003 fd13 	bl	10004d1c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>

				 {

				 }

   }
100012f6:	46bd      	mov	sp, r7
100012f8:	bd80      	pop	{r7, pc}
100012fa:	46c0      	nop			; (mov r8, r8)
100012fc:	2000076a 	.word	0x2000076a
10001300:	20000580 	.word	0x20000580
10001304:	000003d1 	.word	0x000003d1

10001308 <SCU_0_IRQHandler>:

  }


 void UserIRQHandler(void)
  {
10001308:	b580      	push	{r7, lr}
1000130a:	af00      	add	r7, sp, #0
    //    resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
    //    resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
    //    resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
     //   resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
   	//  DIGITAL_IO_SetOutputLow(&DO_VCC_LED_shtdwn);
  }
1000130c:	46bd      	mov	sp, r7
1000130e:	bd80      	pop	{r7, pc}

10001310 <new_data_fill>:

 void new_data_fill(void) // ausgabe über rxd
 {
10001310:	b580      	push	{r7, lr}
10001312:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
10001314:	4b12      	ldr	r3, [pc, #72]	; (10001360 <new_data_fill+0x50>)
10001316:	220b      	movs	r2, #11
10001318:	701a      	strb	r2, [r3, #0]
	 new_data[0]=1;
1000131a:	4b12      	ldr	r3, [pc, #72]	; (10001364 <new_data_fill+0x54>)
1000131c:	2201      	movs	r2, #1
1000131e:	701a      	strb	r2, [r3, #0]
	 new_data[1]=2;
10001320:	4b10      	ldr	r3, [pc, #64]	; (10001364 <new_data_fill+0x54>)
10001322:	2202      	movs	r2, #2
10001324:	705a      	strb	r2, [r3, #1]
	 new_data[2]=3;
10001326:	4b0f      	ldr	r3, [pc, #60]	; (10001364 <new_data_fill+0x54>)
10001328:	2203      	movs	r2, #3
1000132a:	709a      	strb	r2, [r3, #2]
	 new_data[3]=4;
1000132c:	4b0d      	ldr	r3, [pc, #52]	; (10001364 <new_data_fill+0x54>)
1000132e:	2204      	movs	r2, #4
10001330:	70da      	strb	r2, [r3, #3]
	 new_data[4]=5;
10001332:	4b0c      	ldr	r3, [pc, #48]	; (10001364 <new_data_fill+0x54>)
10001334:	2205      	movs	r2, #5
10001336:	711a      	strb	r2, [r3, #4]
	 new_data[5]=6;
10001338:	4b0a      	ldr	r3, [pc, #40]	; (10001364 <new_data_fill+0x54>)
1000133a:	2206      	movs	r2, #6
1000133c:	715a      	strb	r2, [r3, #5]
 	 new_data[6]=7;
1000133e:	4b09      	ldr	r3, [pc, #36]	; (10001364 <new_data_fill+0x54>)
10001340:	2207      	movs	r2, #7
10001342:	719a      	strb	r2, [r3, #6]
 	 new_data[7]=8;
10001344:	4b07      	ldr	r3, [pc, #28]	; (10001364 <new_data_fill+0x54>)
10001346:	2208      	movs	r2, #8
10001348:	71da      	strb	r2, [r3, #7]
 	 new_data[8]=9;
1000134a:	4b06      	ldr	r3, [pc, #24]	; (10001364 <new_data_fill+0x54>)
1000134c:	2209      	movs	r2, #9
1000134e:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='a';
10001350:	4b04      	ldr	r3, [pc, #16]	; (10001364 <new_data_fill+0x54>)
10001352:	2261      	movs	r2, #97	; 0x61
10001354:	725a      	strb	r2, [r3, #9]
	 new_data[10]='b';
10001356:	4b03      	ldr	r3, [pc, #12]	; (10001364 <new_data_fill+0x54>)
10001358:	2262      	movs	r2, #98	; 0x62
1000135a:	729a      	strb	r2, [r3, #10]
 }
1000135c:	46bd      	mov	sp, r7
1000135e:	bd80      	pop	{r7, pc}
10001360:	20000550 	.word	0x20000550
10001364:	20000804 	.word	0x20000804

10001368 <new_data_BroadcastBack>:
	 new_data[10]=command_codeEnd;
 }

//------------------------------------------
 void new_data_BroadcastBack(void) // ausgabe über rxd
 {
10001368:	b580      	push	{r7, lr}
1000136a:	af00      	add	r7, sp, #0

	 transmit_buf_size=11;
1000136c:	4b19      	ldr	r3, [pc, #100]	; (100013d4 <new_data_BroadcastBack+0x6c>)
1000136e:	220b      	movs	r2, #11
10001370:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001372:	4b19      	ldr	r3, [pc, #100]	; (100013d8 <new_data_BroadcastBack+0x70>)
10001374:	224c      	movs	r2, #76	; 0x4c
10001376:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001378:	4b17      	ldr	r3, [pc, #92]	; (100013d8 <new_data_BroadcastBack+0x70>)
1000137a:	2249      	movs	r2, #73	; 0x49
1000137c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000137e:	4b16      	ldr	r3, [pc, #88]	; (100013d8 <new_data_BroadcastBack+0x70>)
10001380:	224e      	movs	r2, #78	; 0x4e
10001382:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001384:	4b15      	ldr	r3, [pc, #84]	; (100013dc <new_data_BroadcastBack+0x74>)
10001386:	781a      	ldrb	r2, [r3, #0]
10001388:	4b13      	ldr	r3, [pc, #76]	; (100013d8 <new_data_BroadcastBack+0x70>)
1000138a:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
1000138c:	4b11      	ldr	r3, [pc, #68]	; (100013d4 <new_data_BroadcastBack+0x6c>)
1000138e:	781a      	ldrb	r2, [r3, #0]
10001390:	4b11      	ldr	r3, [pc, #68]	; (100013d8 <new_data_BroadcastBack+0x70>)
10001392:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_BroadcastBack;
10001394:	4b10      	ldr	r3, [pc, #64]	; (100013d8 <new_data_BroadcastBack+0x70>)
10001396:	226f      	movs	r2, #111	; 0x6f
10001398:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
1000139a:	4b11      	ldr	r3, [pc, #68]	; (100013e0 <new_data_BroadcastBack+0x78>)
1000139c:	881b      	ldrh	r3, [r3, #0]
1000139e:	0a1b      	lsrs	r3, r3, #8
100013a0:	b29b      	uxth	r3, r3
100013a2:	b2da      	uxtb	r2, r3
100013a4:	4b0c      	ldr	r3, [pc, #48]	; (100013d8 <new_data_BroadcastBack+0x70>)
100013a6:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	Ser_NrH  & 0xff; //highbyte
100013a8:	4b0d      	ldr	r3, [pc, #52]	; (100013e0 <new_data_BroadcastBack+0x78>)
100013aa:	881b      	ldrh	r3, [r3, #0]
100013ac:	b2da      	uxtb	r2, r3
100013ae:	4b0a      	ldr	r3, [pc, #40]	; (100013d8 <new_data_BroadcastBack+0x70>)
100013b0:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
100013b2:	4b0c      	ldr	r3, [pc, #48]	; (100013e4 <new_data_BroadcastBack+0x7c>)
100013b4:	881b      	ldrh	r3, [r3, #0]
100013b6:	0a1b      	lsrs	r3, r3, #8
100013b8:	b29b      	uxth	r3, r3
100013ba:	b2da      	uxtb	r2, r3
100013bc:	4b06      	ldr	r3, [pc, #24]	; (100013d8 <new_data_BroadcastBack+0x70>)
100013be:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
100013c0:	4b08      	ldr	r3, [pc, #32]	; (100013e4 <new_data_BroadcastBack+0x7c>)
100013c2:	881b      	ldrh	r3, [r3, #0]
100013c4:	b2da      	uxtb	r2, r3
100013c6:	4b04      	ldr	r3, [pc, #16]	; (100013d8 <new_data_BroadcastBack+0x70>)
100013c8:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100013ca:	4b03      	ldr	r3, [pc, #12]	; (100013d8 <new_data_BroadcastBack+0x70>)
100013cc:	22ff      	movs	r2, #255	; 0xff
100013ce:	729a      	strb	r2, [r3, #10]
 }
100013d0:	46bd      	mov	sp, r7
100013d2:	bd80      	pop	{r7, pc}
100013d4:	20000550 	.word	0x20000550
100013d8:	20000804 	.word	0x20000804
100013dc:	20000836 	.word	0x20000836
100013e0:	20000830 	.word	0x20000830
100013e4:	200008a8 	.word	0x200008a8

100013e8 <new_data_analog1Back>:
 //------------------------------------------
 void new_data_analog1Back(void) // ausgabe über rxd
 {
100013e8:	b580      	push	{r7, lr}
100013ea:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
100013ec:	4b19      	ldr	r3, [pc, #100]	; (10001454 <new_data_analog1Back+0x6c>)
100013ee:	220b      	movs	r2, #11
100013f0:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
100013f2:	4b19      	ldr	r3, [pc, #100]	; (10001458 <new_data_analog1Back+0x70>)
100013f4:	224c      	movs	r2, #76	; 0x4c
100013f6:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
100013f8:	4b17      	ldr	r3, [pc, #92]	; (10001458 <new_data_analog1Back+0x70>)
100013fa:	2249      	movs	r2, #73	; 0x49
100013fc:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
100013fe:	4b16      	ldr	r3, [pc, #88]	; (10001458 <new_data_analog1Back+0x70>)
10001400:	224e      	movs	r2, #78	; 0x4e
10001402:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001404:	4b15      	ldr	r3, [pc, #84]	; (1000145c <new_data_analog1Back+0x74>)
10001406:	781a      	ldrb	r2, [r3, #0]
10001408:	4b13      	ldr	r3, [pc, #76]	; (10001458 <new_data_analog1Back+0x70>)
1000140a:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
1000140c:	4b11      	ldr	r3, [pc, #68]	; (10001454 <new_data_analog1Back+0x6c>)
1000140e:	781a      	ldrb	r2, [r3, #0]
10001410:	4b11      	ldr	r3, [pc, #68]	; (10001458 <new_data_analog1Back+0x70>)
10001412:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana1Back;
10001414:	4b10      	ldr	r3, [pc, #64]	; (10001458 <new_data_analog1Back+0x70>)
10001416:	2261      	movs	r2, #97	; 0x61
10001418:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultA2  / 256; //highbyte
1000141a:	4b11      	ldr	r3, [pc, #68]	; (10001460 <new_data_analog1Back+0x78>)
1000141c:	881b      	ldrh	r3, [r3, #0]
1000141e:	0a1b      	lsrs	r3, r3, #8
10001420:	b29b      	uxth	r3, r3
10001422:	b2da      	uxtb	r2, r3
10001424:	4b0c      	ldr	r3, [pc, #48]	; (10001458 <new_data_analog1Back+0x70>)
10001426:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultA2  & 0xff; //lowbyte
10001428:	4b0d      	ldr	r3, [pc, #52]	; (10001460 <new_data_analog1Back+0x78>)
1000142a:	881b      	ldrh	r3, [r3, #0]
1000142c:	b2da      	uxtb	r2, r3
1000142e:	4b0a      	ldr	r3, [pc, #40]	; (10001458 <new_data_analog1Back+0x70>)
10001430:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultB2 / 256; //highbyte
10001432:	4b0c      	ldr	r3, [pc, #48]	; (10001464 <new_data_analog1Back+0x7c>)
10001434:	881b      	ldrh	r3, [r3, #0]
10001436:	0a1b      	lsrs	r3, r3, #8
10001438:	b29b      	uxth	r3, r3
1000143a:	b2da      	uxtb	r2, r3
1000143c:	4b06      	ldr	r3, [pc, #24]	; (10001458 <new_data_analog1Back+0x70>)
1000143e:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultB2  & 0xff; //lowbyte
10001440:	4b08      	ldr	r3, [pc, #32]	; (10001464 <new_data_analog1Back+0x7c>)
10001442:	881b      	ldrh	r3, [r3, #0]
10001444:	b2da      	uxtb	r2, r3
10001446:	4b04      	ldr	r3, [pc, #16]	; (10001458 <new_data_analog1Back+0x70>)
10001448:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
1000144a:	4b03      	ldr	r3, [pc, #12]	; (10001458 <new_data_analog1Back+0x70>)
1000144c:	22ff      	movs	r2, #255	; 0xff
1000144e:	729a      	strb	r2, [r3, #10]
 }
10001450:	46bd      	mov	sp, r7
10001452:	bd80      	pop	{r7, pc}
10001454:	20000550 	.word	0x20000550
10001458:	20000804 	.word	0x20000804
1000145c:	20000836 	.word	0x20000836
10001460:	200008fe 	.word	0x200008fe
10001464:	200007fe 	.word	0x200007fe

10001468 <new_data_analog2Back>:
 //------------------------------------------------------

 void new_data_analog2Back(void) // ausgabe über rxd
 {
10001468:	b580      	push	{r7, lr}
1000146a:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
1000146c:	4b19      	ldr	r3, [pc, #100]	; (100014d4 <new_data_analog2Back+0x6c>)
1000146e:	220b      	movs	r2, #11
10001470:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001472:	4b19      	ldr	r3, [pc, #100]	; (100014d8 <new_data_analog2Back+0x70>)
10001474:	224c      	movs	r2, #76	; 0x4c
10001476:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001478:	4b17      	ldr	r3, [pc, #92]	; (100014d8 <new_data_analog2Back+0x70>)
1000147a:	2249      	movs	r2, #73	; 0x49
1000147c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000147e:	4b16      	ldr	r3, [pc, #88]	; (100014d8 <new_data_analog2Back+0x70>)
10001480:	224e      	movs	r2, #78	; 0x4e
10001482:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001484:	4b15      	ldr	r3, [pc, #84]	; (100014dc <new_data_analog2Back+0x74>)
10001486:	781a      	ldrb	r2, [r3, #0]
10001488:	4b13      	ldr	r3, [pc, #76]	; (100014d8 <new_data_analog2Back+0x70>)
1000148a:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
1000148c:	4b11      	ldr	r3, [pc, #68]	; (100014d4 <new_data_analog2Back+0x6c>)
1000148e:	781a      	ldrb	r2, [r3, #0]
10001490:	4b11      	ldr	r3, [pc, #68]	; (100014d8 <new_data_analog2Back+0x70>)
10001492:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana2Back;
10001494:	4b10      	ldr	r3, [pc, #64]	; (100014d8 <new_data_analog2Back+0x70>)
10001496:	2262      	movs	r2, #98	; 0x62
10001498:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultC2  / 256; //highbyteresultD2
1000149a:	4b11      	ldr	r3, [pc, #68]	; (100014e0 <new_data_analog2Back+0x78>)
1000149c:	881b      	ldrh	r3, [r3, #0]
1000149e:	0a1b      	lsrs	r3, r3, #8
100014a0:	b29b      	uxth	r3, r3
100014a2:	b2da      	uxtb	r2, r3
100014a4:	4b0c      	ldr	r3, [pc, #48]	; (100014d8 <new_data_analog2Back+0x70>)
100014a6:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultC2  & 0xff; //lowbyte
100014a8:	4b0d      	ldr	r3, [pc, #52]	; (100014e0 <new_data_analog2Back+0x78>)
100014aa:	881b      	ldrh	r3, [r3, #0]
100014ac:	b2da      	uxtb	r2, r3
100014ae:	4b0a      	ldr	r3, [pc, #40]	; (100014d8 <new_data_analog2Back+0x70>)
100014b0:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultD2 / 256; //highbyte
100014b2:	4b0c      	ldr	r3, [pc, #48]	; (100014e4 <new_data_analog2Back+0x7c>)
100014b4:	881b      	ldrh	r3, [r3, #0]
100014b6:	0a1b      	lsrs	r3, r3, #8
100014b8:	b29b      	uxth	r3, r3
100014ba:	b2da      	uxtb	r2, r3
100014bc:	4b06      	ldr	r3, [pc, #24]	; (100014d8 <new_data_analog2Back+0x70>)
100014be:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultD2  & 0xff; //lowbyte
100014c0:	4b08      	ldr	r3, [pc, #32]	; (100014e4 <new_data_analog2Back+0x7c>)
100014c2:	881b      	ldrh	r3, [r3, #0]
100014c4:	b2da      	uxtb	r2, r3
100014c6:	4b04      	ldr	r3, [pc, #16]	; (100014d8 <new_data_analog2Back+0x70>)
100014c8:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100014ca:	4b03      	ldr	r3, [pc, #12]	; (100014d8 <new_data_analog2Back+0x70>)
100014cc:	22ff      	movs	r2, #255	; 0xff
100014ce:	729a      	strb	r2, [r3, #10]
 }
100014d0:	46bd      	mov	sp, r7
100014d2:	bd80      	pop	{r7, pc}
100014d4:	20000550 	.word	0x20000550
100014d8:	20000804 	.word	0x20000804
100014dc:	20000836 	.word	0x20000836
100014e0:	200007f6 	.word	0x200007f6
100014e4:	20000820 	.word	0x20000820

100014e8 <new_data_aktLichtBack>:
 //------------------------------------------------------

 void new_data_aktLichtBack(void) // ausgabe über rxd
 {
100014e8:	b580      	push	{r7, lr}
100014ea:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
100014ec:	4b19      	ldr	r3, [pc, #100]	; (10001554 <new_data_aktLichtBack+0x6c>)
100014ee:	220b      	movs	r2, #11
100014f0:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
100014f2:	4b19      	ldr	r3, [pc, #100]	; (10001558 <new_data_aktLichtBack+0x70>)
100014f4:	224c      	movs	r2, #76	; 0x4c
100014f6:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
100014f8:	4b17      	ldr	r3, [pc, #92]	; (10001558 <new_data_aktLichtBack+0x70>)
100014fa:	2249      	movs	r2, #73	; 0x49
100014fc:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
100014fe:	4b16      	ldr	r3, [pc, #88]	; (10001558 <new_data_aktLichtBack+0x70>)
10001500:	224e      	movs	r2, #78	; 0x4e
10001502:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001504:	4b15      	ldr	r3, [pc, #84]	; (1000155c <new_data_aktLichtBack+0x74>)
10001506:	781a      	ldrb	r2, [r3, #0]
10001508:	4b13      	ldr	r3, [pc, #76]	; (10001558 <new_data_aktLichtBack+0x70>)
1000150a:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
1000150c:	4b11      	ldr	r3, [pc, #68]	; (10001554 <new_data_aktLichtBack+0x6c>)
1000150e:	781a      	ldrb	r2, [r3, #0]
10001510:	4b11      	ldr	r3, [pc, #68]	; (10001558 <new_data_aktLichtBack+0x70>)
10001512:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_aktLichtBack;
10001514:	4b10      	ldr	r3, [pc, #64]	; (10001558 <new_data_aktLichtBack+0x70>)
10001516:	2266      	movs	r2, #102	; 0x66
10001518:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimAkt_Ww  / 256; //highbyte
1000151a:	4b11      	ldr	r3, [pc, #68]	; (10001560 <new_data_aktLichtBack+0x78>)
1000151c:	881b      	ldrh	r3, [r3, #0]
1000151e:	0a1b      	lsrs	r3, r3, #8
10001520:	b29b      	uxth	r3, r3
10001522:	b2da      	uxtb	r2, r3
10001524:	4b0c      	ldr	r3, [pc, #48]	; (10001558 <new_data_aktLichtBack+0x70>)
10001526:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimAkt_Ww  & 0xff; //lowbyte
10001528:	4b0d      	ldr	r3, [pc, #52]	; (10001560 <new_data_aktLichtBack+0x78>)
1000152a:	881b      	ldrh	r3, [r3, #0]
1000152c:	b2da      	uxtb	r2, r3
1000152e:	4b0a      	ldr	r3, [pc, #40]	; (10001558 <new_data_aktLichtBack+0x70>)
10001530:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimAkt_Cw / 256; //highbyte
10001532:	4b0c      	ldr	r3, [pc, #48]	; (10001564 <new_data_aktLichtBack+0x7c>)
10001534:	881b      	ldrh	r3, [r3, #0]
10001536:	0a1b      	lsrs	r3, r3, #8
10001538:	b29b      	uxth	r3, r3
1000153a:	b2da      	uxtb	r2, r3
1000153c:	4b06      	ldr	r3, [pc, #24]	; (10001558 <new_data_aktLichtBack+0x70>)
1000153e:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimAkt_Cw  & 0xff; //lowbyte
10001540:	4b08      	ldr	r3, [pc, #32]	; (10001564 <new_data_aktLichtBack+0x7c>)
10001542:	881b      	ldrh	r3, [r3, #0]
10001544:	b2da      	uxtb	r2, r3
10001546:	4b04      	ldr	r3, [pc, #16]	; (10001558 <new_data_aktLichtBack+0x70>)
10001548:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
1000154a:	4b03      	ldr	r3, [pc, #12]	; (10001558 <new_data_aktLichtBack+0x70>)
1000154c:	22ff      	movs	r2, #255	; 0xff
1000154e:	729a      	strb	r2, [r3, #10]
 }
10001550:	46bd      	mov	sp, r7
10001552:	bd80      	pop	{r7, pc}
10001554:	20000550 	.word	0x20000550
10001558:	20000804 	.word	0x20000804
1000155c:	20000836 	.word	0x20000836
10001560:	200008ac 	.word	0x200008ac
10001564:	200008c0 	.word	0x200008c0

10001568 <new_data_offLichtBack>:
 //------------------------------------------------------

 void new_data_offLichtBack(void) // ausgabe über rxd
 {
10001568:	b580      	push	{r7, lr}
1000156a:	af00      	add	r7, sp, #0
	 transmit_buf_size=13;
1000156c:	4b1d      	ldr	r3, [pc, #116]	; (100015e4 <new_data_offLichtBack+0x7c>)
1000156e:	220d      	movs	r2, #13
10001570:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001572:	4b1d      	ldr	r3, [pc, #116]	; (100015e8 <new_data_offLichtBack+0x80>)
10001574:	224c      	movs	r2, #76	; 0x4c
10001576:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001578:	4b1b      	ldr	r3, [pc, #108]	; (100015e8 <new_data_offLichtBack+0x80>)
1000157a:	2249      	movs	r2, #73	; 0x49
1000157c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000157e:	4b1a      	ldr	r3, [pc, #104]	; (100015e8 <new_data_offLichtBack+0x80>)
10001580:	224e      	movs	r2, #78	; 0x4e
10001582:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001584:	4b19      	ldr	r3, [pc, #100]	; (100015ec <new_data_offLichtBack+0x84>)
10001586:	781a      	ldrb	r2, [r3, #0]
10001588:	4b17      	ldr	r3, [pc, #92]	; (100015e8 <new_data_offLichtBack+0x80>)
1000158a:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
1000158c:	4b15      	ldr	r3, [pc, #84]	; (100015e4 <new_data_offLichtBack+0x7c>)
1000158e:	781a      	ldrb	r2, [r3, #0]
10001590:	4b15      	ldr	r3, [pc, #84]	; (100015e8 <new_data_offLichtBack+0x80>)
10001592:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_offLichtBack;
10001594:	4b14      	ldr	r3, [pc, #80]	; (100015e8 <new_data_offLichtBack+0x80>)
10001596:	2267      	movs	r2, #103	; 0x67
10001598:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimOff_Ww  / 256; //highbyte
1000159a:	4b15      	ldr	r3, [pc, #84]	; (100015f0 <new_data_offLichtBack+0x88>)
1000159c:	881b      	ldrh	r3, [r3, #0]
1000159e:	0a1b      	lsrs	r3, r3, #8
100015a0:	b29b      	uxth	r3, r3
100015a2:	b2da      	uxtb	r2, r3
100015a4:	4b10      	ldr	r3, [pc, #64]	; (100015e8 <new_data_offLichtBack+0x80>)
100015a6:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimOff_Ww  & 0xff; //lowbyte
100015a8:	4b11      	ldr	r3, [pc, #68]	; (100015f0 <new_data_offLichtBack+0x88>)
100015aa:	881b      	ldrh	r3, [r3, #0]
100015ac:	b2da      	uxtb	r2, r3
100015ae:	4b0e      	ldr	r3, [pc, #56]	; (100015e8 <new_data_offLichtBack+0x80>)
100015b0:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimOff_Cw  / 256; //highbyte
100015b2:	4b10      	ldr	r3, [pc, #64]	; (100015f4 <new_data_offLichtBack+0x8c>)
100015b4:	881b      	ldrh	r3, [r3, #0]
100015b6:	0a1b      	lsrs	r3, r3, #8
100015b8:	b29b      	uxth	r3, r3
100015ba:	b2da      	uxtb	r2, r3
100015bc:	4b0a      	ldr	r3, [pc, #40]	; (100015e8 <new_data_offLichtBack+0x80>)
100015be:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimOff_Cw  & 0xff; //lowbyte
100015c0:	4b0c      	ldr	r3, [pc, #48]	; (100015f4 <new_data_offLichtBack+0x8c>)
100015c2:	881b      	ldrh	r3, [r3, #0]
100015c4:	b2da      	uxtb	r2, r3
100015c6:	4b08      	ldr	r3, [pc, #32]	; (100015e8 <new_data_offLichtBack+0x80>)
100015c8:	725a      	strb	r2, [r3, #9]
 	 new_data[10]= 	RegOnOff ; //
100015ca:	4b0b      	ldr	r3, [pc, #44]	; (100015f8 <new_data_offLichtBack+0x90>)
100015cc:	781a      	ldrb	r2, [r3, #0]
100015ce:	4b06      	ldr	r3, [pc, #24]	; (100015e8 <new_data_offLichtBack+0x80>)
100015d0:	729a      	strb	r2, [r3, #10]
 	 new_data[11]= 	RegOnOff2 ;
100015d2:	4b0a      	ldr	r3, [pc, #40]	; (100015fc <new_data_offLichtBack+0x94>)
100015d4:	781a      	ldrb	r2, [r3, #0]
100015d6:	4b04      	ldr	r3, [pc, #16]	; (100015e8 <new_data_offLichtBack+0x80>)
100015d8:	72da      	strb	r2, [r3, #11]
	 new_data[12]=command_codeEnd;
100015da:	4b03      	ldr	r3, [pc, #12]	; (100015e8 <new_data_offLichtBack+0x80>)
100015dc:	22ff      	movs	r2, #255	; 0xff
100015de:	731a      	strb	r2, [r3, #12]
 }
100015e0:	46bd      	mov	sp, r7
100015e2:	bd80      	pop	{r7, pc}
100015e4:	20000550 	.word	0x20000550
100015e8:	20000804 	.word	0x20000804
100015ec:	20000836 	.word	0x20000836
100015f0:	20000900 	.word	0x20000900
100015f4:	20000864 	.word	0x20000864
100015f8:	2000085a 	.word	0x2000085a
100015fc:	20000818 	.word	0x20000818

10001600 <new_data_Bright_Color_Back>:
 //------------------------------------------------------

  void new_data_Bright_Color_Back(void) // ausgabe über rxd
  {
10001600:	b580      	push	{r7, lr}
10001602:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
10001604:	4b19      	ldr	r3, [pc, #100]	; (1000166c <new_data_Bright_Color_Back+0x6c>)
10001606:	220b      	movs	r2, #11
10001608:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
1000160a:	4b19      	ldr	r3, [pc, #100]	; (10001670 <new_data_Bright_Color_Back+0x70>)
1000160c:	224c      	movs	r2, #76	; 0x4c
1000160e:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
10001610:	4b17      	ldr	r3, [pc, #92]	; (10001670 <new_data_Bright_Color_Back+0x70>)
10001612:	2249      	movs	r2, #73	; 0x49
10001614:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
10001616:	4b16      	ldr	r3, [pc, #88]	; (10001670 <new_data_Bright_Color_Back+0x70>)
10001618:	224e      	movs	r2, #78	; 0x4e
1000161a:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
1000161c:	4b15      	ldr	r3, [pc, #84]	; (10001674 <new_data_Bright_Color_Back+0x74>)
1000161e:	781a      	ldrb	r2, [r3, #0]
10001620:	4b13      	ldr	r3, [pc, #76]	; (10001670 <new_data_Bright_Color_Back+0x70>)
10001622:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
10001624:	4b11      	ldr	r3, [pc, #68]	; (1000166c <new_data_Bright_Color_Back+0x6c>)
10001626:	781a      	ldrb	r2, [r3, #0]
10001628:	4b11      	ldr	r3, [pc, #68]	; (10001670 <new_data_Bright_Color_Back+0x70>)
1000162a:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Bright_Color_Back;
1000162c:	4b10      	ldr	r3, [pc, #64]	; (10001670 <new_data_Bright_Color_Back+0x70>)
1000162e:	2268      	movs	r2, #104	; 0x68
10001630:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	Brightness_Gen  / 256; //highbyte
10001632:	4b11      	ldr	r3, [pc, #68]	; (10001678 <new_data_Bright_Color_Back+0x78>)
10001634:	881b      	ldrh	r3, [r3, #0]
10001636:	0a1b      	lsrs	r3, r3, #8
10001638:	b29b      	uxth	r3, r3
1000163a:	b2da      	uxtb	r2, r3
1000163c:	4b0c      	ldr	r3, [pc, #48]	; (10001670 <new_data_Bright_Color_Back+0x70>)
1000163e:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	Brightness_Gen  & 0xff; //lowbyte
10001640:	4b0d      	ldr	r3, [pc, #52]	; (10001678 <new_data_Bright_Color_Back+0x78>)
10001642:	881b      	ldrh	r3, [r3, #0]
10001644:	b2da      	uxtb	r2, r3
10001646:	4b0a      	ldr	r3, [pc, #40]	; (10001670 <new_data_Bright_Color_Back+0x70>)
10001648:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	ColorQuot_Gen / 256; //highbyte
1000164a:	4b0c      	ldr	r3, [pc, #48]	; (1000167c <new_data_Bright_Color_Back+0x7c>)
1000164c:	881b      	ldrh	r3, [r3, #0]
1000164e:	0a1b      	lsrs	r3, r3, #8
10001650:	b29b      	uxth	r3, r3
10001652:	b2da      	uxtb	r2, r3
10001654:	4b06      	ldr	r3, [pc, #24]	; (10001670 <new_data_Bright_Color_Back+0x70>)
10001656:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	ColorQuot_Gen  & 0xff; //lowbyte
10001658:	4b08      	ldr	r3, [pc, #32]	; (1000167c <new_data_Bright_Color_Back+0x7c>)
1000165a:	881b      	ldrh	r3, [r3, #0]
1000165c:	b2da      	uxtb	r2, r3
1000165e:	4b04      	ldr	r3, [pc, #16]	; (10001670 <new_data_Bright_Color_Back+0x70>)
10001660:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
10001662:	4b03      	ldr	r3, [pc, #12]	; (10001670 <new_data_Bright_Color_Back+0x70>)
10001664:	22ff      	movs	r2, #255	; 0xff
10001666:	729a      	strb	r2, [r3, #10]
  }
10001668:	46bd      	mov	sp, r7
1000166a:	bd80      	pop	{r7, pc}
1000166c:	20000550 	.word	0x20000550
10001670:	20000804 	.word	0x20000804
10001674:	20000836 	.word	0x20000836
10001678:	2000054c 	.word	0x2000054c
1000167c:	2000054e 	.word	0x2000054e

10001680 <new_data_Quot_Walk_Back>:
  //------------------------------------------------------

  void new_data_Quot_Walk_Back(void) // ausgabe über rxd
  {
10001680:	b580      	push	{r7, lr}
10001682:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
10001684:	4b19      	ldr	r3, [pc, #100]	; (100016ec <new_data_Quot_Walk_Back+0x6c>)
10001686:	220b      	movs	r2, #11
10001688:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
1000168a:	4b19      	ldr	r3, [pc, #100]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
1000168c:	224c      	movs	r2, #76	; 0x4c
1000168e:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
10001690:	4b17      	ldr	r3, [pc, #92]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
10001692:	2249      	movs	r2, #73	; 0x49
10001694:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
10001696:	4b16      	ldr	r3, [pc, #88]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
10001698:	224e      	movs	r2, #78	; 0x4e
1000169a:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
1000169c:	4b15      	ldr	r3, [pc, #84]	; (100016f4 <new_data_Quot_Walk_Back+0x74>)
1000169e:	781a      	ldrb	r2, [r3, #0]
100016a0:	4b13      	ldr	r3, [pc, #76]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016a2:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
100016a4:	4b11      	ldr	r3, [pc, #68]	; (100016ec <new_data_Quot_Walk_Back+0x6c>)
100016a6:	781a      	ldrb	r2, [r3, #0]
100016a8:	4b11      	ldr	r3, [pc, #68]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016aa:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Quot_Walk_Back;
100016ac:	4b10      	ldr	r3, [pc, #64]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016ae:	2269      	movs	r2, #105	; 0x69
100016b0:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	linearwalk_gen  / 256; //highbyte
100016b2:	4b11      	ldr	r3, [pc, #68]	; (100016f8 <new_data_Quot_Walk_Back+0x78>)
100016b4:	881b      	ldrh	r3, [r3, #0]
100016b6:	0a1b      	lsrs	r3, r3, #8
100016b8:	b29b      	uxth	r3, r3
100016ba:	b2da      	uxtb	r2, r3
100016bc:	4b0c      	ldr	r3, [pc, #48]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016be:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	linearwalk_gen  & 0xff; //lowbyte
100016c0:	4b0d      	ldr	r3, [pc, #52]	; (100016f8 <new_data_Quot_Walk_Back+0x78>)
100016c2:	881b      	ldrh	r3, [r3, #0]
100016c4:	b2da      	uxtb	r2, r3
100016c6:	4b0a      	ldr	r3, [pc, #40]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016c8:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	Farbe_wwcw_Quot_gen / 256; //highbyte
100016ca:	4b0c      	ldr	r3, [pc, #48]	; (100016fc <new_data_Quot_Walk_Back+0x7c>)
100016cc:	881b      	ldrh	r3, [r3, #0]
100016ce:	0a1b      	lsrs	r3, r3, #8
100016d0:	b29b      	uxth	r3, r3
100016d2:	b2da      	uxtb	r2, r3
100016d4:	4b06      	ldr	r3, [pc, #24]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016d6:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
100016d8:	4b08      	ldr	r3, [pc, #32]	; (100016fc <new_data_Quot_Walk_Back+0x7c>)
100016da:	881b      	ldrh	r3, [r3, #0]
100016dc:	b2da      	uxtb	r2, r3
100016de:	4b04      	ldr	r3, [pc, #16]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016e0:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
100016e2:	4b03      	ldr	r3, [pc, #12]	; (100016f0 <new_data_Quot_Walk_Back+0x70>)
100016e4:	22ff      	movs	r2, #255	; 0xff
100016e6:	729a      	strb	r2, [r3, #10]
  }
100016e8:	46bd      	mov	sp, r7
100016ea:	bd80      	pop	{r7, pc}
100016ec:	20000550 	.word	0x20000550
100016f0:	20000804 	.word	0x20000804
100016f4:	20000836 	.word	0x20000836
100016f8:	2000054a 	.word	0x2000054a
100016fc:	200008a0 	.word	0x200008a0

10001700 <new_data_HalloBack>:
 //------------------------------------------

  void new_data_HalloBack(void) // ausgabe über rxd
  {
10001700:	b580      	push	{r7, lr}
10001702:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
10001704:	4b13      	ldr	r3, [pc, #76]	; (10001754 <new_data_HalloBack+0x54>)
10001706:	220b      	movs	r2, #11
10001708:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
1000170a:	4b13      	ldr	r3, [pc, #76]	; (10001758 <new_data_HalloBack+0x58>)
1000170c:	224c      	movs	r2, #76	; 0x4c
1000170e:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
10001710:	4b11      	ldr	r3, [pc, #68]	; (10001758 <new_data_HalloBack+0x58>)
10001712:	2249      	movs	r2, #73	; 0x49
10001714:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
10001716:	4b10      	ldr	r3, [pc, #64]	; (10001758 <new_data_HalloBack+0x58>)
10001718:	224e      	movs	r2, #78	; 0x4e
1000171a:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
1000171c:	4b0f      	ldr	r3, [pc, #60]	; (1000175c <new_data_HalloBack+0x5c>)
1000171e:	781a      	ldrb	r2, [r3, #0]
10001720:	4b0d      	ldr	r3, [pc, #52]	; (10001758 <new_data_HalloBack+0x58>)
10001722:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
10001724:	4b0b      	ldr	r3, [pc, #44]	; (10001754 <new_data_HalloBack+0x54>)
10001726:	781a      	ldrb	r2, [r3, #0]
10001728:	4b0b      	ldr	r3, [pc, #44]	; (10001758 <new_data_HalloBack+0x58>)
1000172a:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_HalloBack;
1000172c:	4b0a      	ldr	r3, [pc, #40]	; (10001758 <new_data_HalloBack+0x58>)
1000172e:	226a      	movs	r2, #106	; 0x6a
10001730:	715a      	strb	r2, [r3, #5]
 	 new_data[6]='o';
10001732:	4b09      	ldr	r3, [pc, #36]	; (10001758 <new_data_HalloBack+0x58>)
10001734:	226f      	movs	r2, #111	; 0x6f
10001736:	719a      	strb	r2, [r3, #6]
 	 new_data[7]='k';
10001738:	4b07      	ldr	r3, [pc, #28]	; (10001758 <new_data_HalloBack+0x58>)
1000173a:	226b      	movs	r2, #107	; 0x6b
1000173c:	71da      	strb	r2, [r3, #7]
 	 new_data[8]='o';
1000173e:	4b06      	ldr	r3, [pc, #24]	; (10001758 <new_data_HalloBack+0x58>)
10001740:	226f      	movs	r2, #111	; 0x6f
10001742:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='k';
10001744:	4b04      	ldr	r3, [pc, #16]	; (10001758 <new_data_HalloBack+0x58>)
10001746:	226b      	movs	r2, #107	; 0x6b
10001748:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
1000174a:	4b03      	ldr	r3, [pc, #12]	; (10001758 <new_data_HalloBack+0x58>)
1000174c:	22ff      	movs	r2, #255	; 0xff
1000174e:	729a      	strb	r2, [r3, #10]
  }
10001750:	46bd      	mov	sp, r7
10001752:	bd80      	pop	{r7, pc}
10001754:	20000550 	.word	0x20000550
10001758:	20000804 	.word	0x20000804
1000175c:	20000836 	.word	0x20000836

10001760 <new_data_neuNodeIdBack>:
  //------------------------------------------------------
   void new_data_neuNodeIdBack(void) // ausgabe über rxd
   {
10001760:	b580      	push	{r7, lr}
10001762:	af00      	add	r7, sp, #0
  	 transmit_buf_size=12;
10001764:	4b1b      	ldr	r3, [pc, #108]	; (100017d4 <new_data_neuNodeIdBack+0x74>)
10001766:	220c      	movs	r2, #12
10001768:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
1000176a:	4b1b      	ldr	r3, [pc, #108]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
1000176c:	224c      	movs	r2, #76	; 0x4c
1000176e:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001770:	4b19      	ldr	r3, [pc, #100]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
10001772:	2249      	movs	r2, #73	; 0x49
10001774:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001776:	4b18      	ldr	r3, [pc, #96]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
10001778:	224e      	movs	r2, #78	; 0x4e
1000177a:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
1000177c:	4b17      	ldr	r3, [pc, #92]	; (100017dc <new_data_neuNodeIdBack+0x7c>)
1000177e:	781a      	ldrb	r2, [r3, #0]
10001780:	4b15      	ldr	r3, [pc, #84]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
10001782:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001784:	4b13      	ldr	r3, [pc, #76]	; (100017d4 <new_data_neuNodeIdBack+0x74>)
10001786:	781a      	ldrb	r2, [r3, #0]
10001788:	4b13      	ldr	r3, [pc, #76]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
1000178a:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuNodeIdBack;
1000178c:	4b12      	ldr	r3, [pc, #72]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
1000178e:	226b      	movs	r2, #107	; 0x6b
10001790:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_neu; //highbyte
10001792:	4b13      	ldr	r3, [pc, #76]	; (100017e0 <new_data_neuNodeIdBack+0x80>)
10001794:	781a      	ldrb	r2, [r3, #0]
10001796:	4b10      	ldr	r3, [pc, #64]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
10001798:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  / 0x100; //highbyte
1000179a:	4b12      	ldr	r3, [pc, #72]	; (100017e4 <new_data_neuNodeIdBack+0x84>)
1000179c:	881b      	ldrh	r3, [r3, #0]
1000179e:	0a1b      	lsrs	r3, r3, #8
100017a0:	b29b      	uxth	r3, r3
100017a2:	b2da      	uxtb	r2, r3
100017a4:	4b0c      	ldr	r3, [pc, #48]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
100017a6:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  & 0xff; //lowbyte
100017a8:	4b0e      	ldr	r3, [pc, #56]	; (100017e4 <new_data_neuNodeIdBack+0x84>)
100017aa:	881b      	ldrh	r3, [r3, #0]
100017ac:	b2da      	uxtb	r2, r3
100017ae:	4b0a      	ldr	r3, [pc, #40]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
100017b0:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  / 0x100; //highbyte
100017b2:	4b0d      	ldr	r3, [pc, #52]	; (100017e8 <new_data_neuNodeIdBack+0x88>)
100017b4:	881b      	ldrh	r3, [r3, #0]
100017b6:	0a1b      	lsrs	r3, r3, #8
100017b8:	b29b      	uxth	r3, r3
100017ba:	b2da      	uxtb	r2, r3
100017bc:	4b06      	ldr	r3, [pc, #24]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
100017be:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  & 0xff; //lowbyte
100017c0:	4b09      	ldr	r3, [pc, #36]	; (100017e8 <new_data_neuNodeIdBack+0x88>)
100017c2:	881b      	ldrh	r3, [r3, #0]
100017c4:	b2da      	uxtb	r2, r3
100017c6:	4b04      	ldr	r3, [pc, #16]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
100017c8:	729a      	strb	r2, [r3, #10]
  	 new_data[11]=command_codeEnd;
100017ca:	4b03      	ldr	r3, [pc, #12]	; (100017d8 <new_data_neuNodeIdBack+0x78>)
100017cc:	22ff      	movs	r2, #255	; 0xff
100017ce:	72da      	strb	r2, [r3, #11]
   }
100017d0:	46bd      	mov	sp, r7
100017d2:	bd80      	pop	{r7, pc}
100017d4:	20000550 	.word	0x20000550
100017d8:	20000804 	.word	0x20000804
100017dc:	20000836 	.word	0x20000836
100017e0:	200007ca 	.word	0x200007ca
100017e4:	20000830 	.word	0x20000830
100017e8:	200008a8 	.word	0x200008a8

100017ec <new_data_neuSerNrBack>:
   //------------------------------------------------------

   void new_data_neuSerNrBack(void) // ausgabe über rxd
   {
100017ec:	b580      	push	{r7, lr}
100017ee:	af00      	add	r7, sp, #0
  	 transmit_buf_size=15;
100017f0:	4b25      	ldr	r3, [pc, #148]	; (10001888 <new_data_neuSerNrBack+0x9c>)
100017f2:	220f      	movs	r2, #15
100017f4:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100017f6:	4b25      	ldr	r3, [pc, #148]	; (1000188c <new_data_neuSerNrBack+0xa0>)
100017f8:	224c      	movs	r2, #76	; 0x4c
100017fa:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100017fc:	4b23      	ldr	r3, [pc, #140]	; (1000188c <new_data_neuSerNrBack+0xa0>)
100017fe:	2249      	movs	r2, #73	; 0x49
10001800:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001802:	4b22      	ldr	r3, [pc, #136]	; (1000188c <new_data_neuSerNrBack+0xa0>)
10001804:	224e      	movs	r2, #78	; 0x4e
10001806:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001808:	4b21      	ldr	r3, [pc, #132]	; (10001890 <new_data_neuSerNrBack+0xa4>)
1000180a:	781a      	ldrb	r2, [r3, #0]
1000180c:	4b1f      	ldr	r3, [pc, #124]	; (1000188c <new_data_neuSerNrBack+0xa0>)
1000180e:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001810:	4b1d      	ldr	r3, [pc, #116]	; (10001888 <new_data_neuSerNrBack+0x9c>)
10001812:	781a      	ldrb	r2, [r3, #0]
10001814:	4b1d      	ldr	r3, [pc, #116]	; (1000188c <new_data_neuSerNrBack+0xa0>)
10001816:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuSerNrBack;
10001818:	4b1c      	ldr	r3, [pc, #112]	; (1000188c <new_data_neuSerNrBack+0xa0>)
1000181a:	226c      	movs	r2, #108	; 0x6c
1000181c:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	neu_Ser_NrH  / 0x100; //highbyte
1000181e:	4b1d      	ldr	r3, [pc, #116]	; (10001894 <new_data_neuSerNrBack+0xa8>)
10001820:	881b      	ldrh	r3, [r3, #0]
10001822:	0a1b      	lsrs	r3, r3, #8
10001824:	b29b      	uxth	r3, r3
10001826:	b2da      	uxtb	r2, r3
10001828:	4b18      	ldr	r3, [pc, #96]	; (1000188c <new_data_neuSerNrBack+0xa0>)
1000182a:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	neu_Ser_NrH  & 0xff; //highbyte
1000182c:	4b19      	ldr	r3, [pc, #100]	; (10001894 <new_data_neuSerNrBack+0xa8>)
1000182e:	881b      	ldrh	r3, [r3, #0]
10001830:	b2da      	uxtb	r2, r3
10001832:	4b16      	ldr	r3, [pc, #88]	; (1000188c <new_data_neuSerNrBack+0xa0>)
10001834:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	neu_Ser_NrL  / 0x100; //highbyte
10001836:	4b18      	ldr	r3, [pc, #96]	; (10001898 <new_data_neuSerNrBack+0xac>)
10001838:	881b      	ldrh	r3, [r3, #0]
1000183a:	0a1b      	lsrs	r3, r3, #8
1000183c:	b29b      	uxth	r3, r3
1000183e:	b2da      	uxtb	r2, r3
10001840:	4b12      	ldr	r3, [pc, #72]	; (1000188c <new_data_neuSerNrBack+0xa0>)
10001842:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	neu_Ser_NrL  & 0xff; //lowbyte
10001844:	4b14      	ldr	r3, [pc, #80]	; (10001898 <new_data_neuSerNrBack+0xac>)
10001846:	881b      	ldrh	r3, [r3, #0]
10001848:	b2da      	uxtb	r2, r3
1000184a:	4b10      	ldr	r3, [pc, #64]	; (1000188c <new_data_neuSerNrBack+0xa0>)
1000184c:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrH  / 0x100; //highbyte
1000184e:	4b13      	ldr	r3, [pc, #76]	; (1000189c <new_data_neuSerNrBack+0xb0>)
10001850:	881b      	ldrh	r3, [r3, #0]
10001852:	0a1b      	lsrs	r3, r3, #8
10001854:	b29b      	uxth	r3, r3
10001856:	b2da      	uxtb	r2, r3
10001858:	4b0c      	ldr	r3, [pc, #48]	; (1000188c <new_data_neuSerNrBack+0xa0>)
1000185a:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrH  & 0xff; //highbyte
1000185c:	4b0f      	ldr	r3, [pc, #60]	; (1000189c <new_data_neuSerNrBack+0xb0>)
1000185e:	881b      	ldrh	r3, [r3, #0]
10001860:	b2da      	uxtb	r2, r3
10001862:	4b0a      	ldr	r3, [pc, #40]	; (1000188c <new_data_neuSerNrBack+0xa0>)
10001864:	72da      	strb	r2, [r3, #11]
   	 new_data[12]= 	Ser_NrL  / 0x100; //highbyte
10001866:	4b0e      	ldr	r3, [pc, #56]	; (100018a0 <new_data_neuSerNrBack+0xb4>)
10001868:	881b      	ldrh	r3, [r3, #0]
1000186a:	0a1b      	lsrs	r3, r3, #8
1000186c:	b29b      	uxth	r3, r3
1000186e:	b2da      	uxtb	r2, r3
10001870:	4b06      	ldr	r3, [pc, #24]	; (1000188c <new_data_neuSerNrBack+0xa0>)
10001872:	731a      	strb	r2, [r3, #12]
   	 new_data[13]= 	Ser_NrL  & 0xff; //lowbyte
10001874:	4b0a      	ldr	r3, [pc, #40]	; (100018a0 <new_data_neuSerNrBack+0xb4>)
10001876:	881b      	ldrh	r3, [r3, #0]
10001878:	b2da      	uxtb	r2, r3
1000187a:	4b04      	ldr	r3, [pc, #16]	; (1000188c <new_data_neuSerNrBack+0xa0>)
1000187c:	735a      	strb	r2, [r3, #13]
  	 new_data[14]=command_codeEnd;
1000187e:	4b03      	ldr	r3, [pc, #12]	; (1000188c <new_data_neuSerNrBack+0xa0>)
10001880:	22ff      	movs	r2, #255	; 0xff
10001882:	739a      	strb	r2, [r3, #14]
   }
10001884:	46bd      	mov	sp, r7
10001886:	bd80      	pop	{r7, pc}
10001888:	20000550 	.word	0x20000550
1000188c:	20000804 	.word	0x20000804
10001890:	20000836 	.word	0x20000836
10001894:	20000816 	.word	0x20000816
10001898:	20000904 	.word	0x20000904
1000189c:	20000830 	.word	0x20000830
100018a0:	200008a8 	.word	0x200008a8

100018a4 <new_data_NodeIdBack>:
   //------------------------------------------------------

   void new_data_NodeIdBack(void) // ausgabe über rxd
   {
100018a4:	b580      	push	{r7, lr}
100018a6:	af00      	add	r7, sp, #0
  	 transmit_buf_size=13;
100018a8:	4b1d      	ldr	r3, [pc, #116]	; (10001920 <new_data_NodeIdBack+0x7c>)
100018aa:	220d      	movs	r2, #13
100018ac:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100018ae:	4b1d      	ldr	r3, [pc, #116]	; (10001924 <new_data_NodeIdBack+0x80>)
100018b0:	224c      	movs	r2, #76	; 0x4c
100018b2:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100018b4:	4b1b      	ldr	r3, [pc, #108]	; (10001924 <new_data_NodeIdBack+0x80>)
100018b6:	2249      	movs	r2, #73	; 0x49
100018b8:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
100018ba:	4b1a      	ldr	r3, [pc, #104]	; (10001924 <new_data_NodeIdBack+0x80>)
100018bc:	224e      	movs	r2, #78	; 0x4e
100018be:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
100018c0:	4b19      	ldr	r3, [pc, #100]	; (10001928 <new_data_NodeIdBack+0x84>)
100018c2:	781a      	ldrb	r2, [r3, #0]
100018c4:	4b17      	ldr	r3, [pc, #92]	; (10001924 <new_data_NodeIdBack+0x80>)
100018c6:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
100018c8:	4b15      	ldr	r3, [pc, #84]	; (10001920 <new_data_NodeIdBack+0x7c>)
100018ca:	781a      	ldrb	r2, [r3, #0]
100018cc:	4b15      	ldr	r3, [pc, #84]	; (10001924 <new_data_NodeIdBack+0x80>)
100018ce:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_NodeIdBack;
100018d0:	4b14      	ldr	r3, [pc, #80]	; (10001924 <new_data_NodeIdBack+0x80>)
100018d2:	226d      	movs	r2, #109	; 0x6d
100018d4:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_alt ; // alte node_id_eeprom
100018d6:	4b15      	ldr	r3, [pc, #84]	; (1000192c <new_data_NodeIdBack+0x88>)
100018d8:	781a      	ldrb	r2, [r3, #0]
100018da:	4b12      	ldr	r3, [pc, #72]	; (10001924 <new_data_NodeIdBack+0x80>)
100018dc:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	node_id; // node_id_eeprom
100018de:	4b12      	ldr	r3, [pc, #72]	; (10001928 <new_data_NodeIdBack+0x84>)
100018e0:	781a      	ldrb	r2, [r3, #0]
100018e2:	4b10      	ldr	r3, [pc, #64]	; (10001924 <new_data_NodeIdBack+0x80>)
100018e4:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  / 0x100; //highbyte
100018e6:	4b12      	ldr	r3, [pc, #72]	; (10001930 <new_data_NodeIdBack+0x8c>)
100018e8:	881b      	ldrh	r3, [r3, #0]
100018ea:	0a1b      	lsrs	r3, r3, #8
100018ec:	b29b      	uxth	r3, r3
100018ee:	b2da      	uxtb	r2, r3
100018f0:	4b0c      	ldr	r3, [pc, #48]	; (10001924 <new_data_NodeIdBack+0x80>)
100018f2:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrH  & 0xff; //highbyte
100018f4:	4b0e      	ldr	r3, [pc, #56]	; (10001930 <new_data_NodeIdBack+0x8c>)
100018f6:	881b      	ldrh	r3, [r3, #0]
100018f8:	b2da      	uxtb	r2, r3
100018fa:	4b0a      	ldr	r3, [pc, #40]	; (10001924 <new_data_NodeIdBack+0x80>)
100018fc:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  / 0x100; //highbyte
100018fe:	4b0d      	ldr	r3, [pc, #52]	; (10001934 <new_data_NodeIdBack+0x90>)
10001900:	881b      	ldrh	r3, [r3, #0]
10001902:	0a1b      	lsrs	r3, r3, #8
10001904:	b29b      	uxth	r3, r3
10001906:	b2da      	uxtb	r2, r3
10001908:	4b06      	ldr	r3, [pc, #24]	; (10001924 <new_data_NodeIdBack+0x80>)
1000190a:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrL  & 0xff; //lowbyte
1000190c:	4b09      	ldr	r3, [pc, #36]	; (10001934 <new_data_NodeIdBack+0x90>)
1000190e:	881b      	ldrh	r3, [r3, #0]
10001910:	b2da      	uxtb	r2, r3
10001912:	4b04      	ldr	r3, [pc, #16]	; (10001924 <new_data_NodeIdBack+0x80>)
10001914:	72da      	strb	r2, [r3, #11]
  	 new_data[12]=command_codeEnd;
10001916:	4b03      	ldr	r3, [pc, #12]	; (10001924 <new_data_NodeIdBack+0x80>)
10001918:	22ff      	movs	r2, #255	; 0xff
1000191a:	731a      	strb	r2, [r3, #12]
   }
1000191c:	46bd      	mov	sp, r7
1000191e:	bd80      	pop	{r7, pc}
10001920:	20000550 	.word	0x20000550
10001924:	20000804 	.word	0x20000804
10001928:	20000836 	.word	0x20000836
1000192c:	20000844 	.word	0x20000844
10001930:	20000830 	.word	0x20000830
10001934:	200008a8 	.word	0x200008a8

10001938 <new_data_SerNrBack>:

   //------------------------------------------------------

   void new_data_SerNrBack(void) // ausgabe über rxd
   {
10001938:	b580      	push	{r7, lr}
1000193a:	af00      	add	r7, sp, #0
  	 transmit_buf_size=11;
1000193c:	4b19      	ldr	r3, [pc, #100]	; (100019a4 <new_data_SerNrBack+0x6c>)
1000193e:	220b      	movs	r2, #11
10001940:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
10001942:	4b19      	ldr	r3, [pc, #100]	; (100019a8 <new_data_SerNrBack+0x70>)
10001944:	224c      	movs	r2, #76	; 0x4c
10001946:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001948:	4b17      	ldr	r3, [pc, #92]	; (100019a8 <new_data_SerNrBack+0x70>)
1000194a:	2249      	movs	r2, #73	; 0x49
1000194c:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
1000194e:	4b16      	ldr	r3, [pc, #88]	; (100019a8 <new_data_SerNrBack+0x70>)
10001950:	224e      	movs	r2, #78	; 0x4e
10001952:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001954:	4b15      	ldr	r3, [pc, #84]	; (100019ac <new_data_SerNrBack+0x74>)
10001956:	781a      	ldrb	r2, [r3, #0]
10001958:	4b13      	ldr	r3, [pc, #76]	; (100019a8 <new_data_SerNrBack+0x70>)
1000195a:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
1000195c:	4b11      	ldr	r3, [pc, #68]	; (100019a4 <new_data_SerNrBack+0x6c>)
1000195e:	781a      	ldrb	r2, [r3, #0]
10001960:	4b11      	ldr	r3, [pc, #68]	; (100019a8 <new_data_SerNrBack+0x70>)
10001962:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_SerNrBack;
10001964:	4b10      	ldr	r3, [pc, #64]	; (100019a8 <new_data_SerNrBack+0x70>)
10001966:	226e      	movs	r2, #110	; 0x6e
10001968:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
1000196a:	4b11      	ldr	r3, [pc, #68]	; (100019b0 <new_data_SerNrBack+0x78>)
1000196c:	881b      	ldrh	r3, [r3, #0]
1000196e:	0a1b      	lsrs	r3, r3, #8
10001970:	b29b      	uxth	r3, r3
10001972:	b2da      	uxtb	r2, r3
10001974:	4b0c      	ldr	r3, [pc, #48]	; (100019a8 <new_data_SerNrBack+0x70>)
10001976:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  & 0xff; //lowbyte
10001978:	4b0d      	ldr	r3, [pc, #52]	; (100019b0 <new_data_SerNrBack+0x78>)
1000197a:	881b      	ldrh	r3, [r3, #0]
1000197c:	b2da      	uxtb	r2, r3
1000197e:	4b0a      	ldr	r3, [pc, #40]	; (100019a8 <new_data_SerNrBack+0x70>)
10001980:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
10001982:	4b0c      	ldr	r3, [pc, #48]	; (100019b4 <new_data_SerNrBack+0x7c>)
10001984:	881b      	ldrh	r3, [r3, #0]
10001986:	0a1b      	lsrs	r3, r3, #8
10001988:	b29b      	uxth	r3, r3
1000198a:	b2da      	uxtb	r2, r3
1000198c:	4b06      	ldr	r3, [pc, #24]	; (100019a8 <new_data_SerNrBack+0x70>)
1000198e:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
10001990:	4b08      	ldr	r3, [pc, #32]	; (100019b4 <new_data_SerNrBack+0x7c>)
10001992:	881b      	ldrh	r3, [r3, #0]
10001994:	b2da      	uxtb	r2, r3
10001996:	4b04      	ldr	r3, [pc, #16]	; (100019a8 <new_data_SerNrBack+0x70>)
10001998:	725a      	strb	r2, [r3, #9]
  	 new_data[10]=command_codeEnd;
1000199a:	4b03      	ldr	r3, [pc, #12]	; (100019a8 <new_data_SerNrBack+0x70>)
1000199c:	22ff      	movs	r2, #255	; 0xff
1000199e:	729a      	strb	r2, [r3, #10]
   }
100019a0:	46bd      	mov	sp, r7
100019a2:	bd80      	pop	{r7, pc}
100019a4:	20000550 	.word	0x20000550
100019a8:	20000804 	.word	0x20000804
100019ac:	20000836 	.word	0x20000836
100019b0:	20000830 	.word	0x20000830
100019b4:	200008a8 	.word	0x200008a8

100019b8 <new_data_readbuff2Back>:
   //-------------------------------------
   void new_data_readbuff2Back(void) // ausgabe über rxd
   {
100019b8:	b580      	push	{r7, lr}
100019ba:	af00      	add	r7, sp, #0
  	 transmit_buf_size=24;
100019bc:	4b2f      	ldr	r3, [pc, #188]	; (10001a7c <new_data_readbuff2Back+0xc4>)
100019be:	2218      	movs	r2, #24
100019c0:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100019c2:	4b2f      	ldr	r3, [pc, #188]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019c4:	224c      	movs	r2, #76	; 0x4c
100019c6:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100019c8:	4b2d      	ldr	r3, [pc, #180]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019ca:	2249      	movs	r2, #73	; 0x49
100019cc:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
100019ce:	4b2c      	ldr	r3, [pc, #176]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019d0:	224e      	movs	r2, #78	; 0x4e
100019d2:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
100019d4:	4b2b      	ldr	r3, [pc, #172]	; (10001a84 <new_data_readbuff2Back+0xcc>)
100019d6:	781a      	ldrb	r2, [r3, #0]
100019d8:	4b29      	ldr	r3, [pc, #164]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019da:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
100019dc:	4b27      	ldr	r3, [pc, #156]	; (10001a7c <new_data_readbuff2Back+0xc4>)
100019de:	781a      	ldrb	r2, [r3, #0]
100019e0:	4b27      	ldr	r3, [pc, #156]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019e2:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_readbuff2Back;
100019e4:	4b26      	ldr	r3, [pc, #152]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019e6:	2270      	movs	r2, #112	; 0x70
100019e8:	715a      	strb	r2, [r3, #5]
  	 new_data[6]=0; // buffertyp
100019ea:	4b25      	ldr	r3, [pc, #148]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019ec:	2200      	movs	r2, #0
100019ee:	719a      	strb	r2, [r3, #6]
								 new_data[7]=ReadBuffer2[0];
100019f0:	4b25      	ldr	r3, [pc, #148]	; (10001a88 <new_data_readbuff2Back+0xd0>)
100019f2:	781a      	ldrb	r2, [r3, #0]
100019f4:	4b22      	ldr	r3, [pc, #136]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019f6:	71da      	strb	r2, [r3, #7]
								 new_data[8]=ReadBuffer2[1];
100019f8:	4b23      	ldr	r3, [pc, #140]	; (10001a88 <new_data_readbuff2Back+0xd0>)
100019fa:	785a      	ldrb	r2, [r3, #1]
100019fc:	4b20      	ldr	r3, [pc, #128]	; (10001a80 <new_data_readbuff2Back+0xc8>)
100019fe:	721a      	strb	r2, [r3, #8]
								 new_data[9]=ReadBuffer2[2];
10001a00:	4b21      	ldr	r3, [pc, #132]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a02:	789a      	ldrb	r2, [r3, #2]
10001a04:	4b1e      	ldr	r3, [pc, #120]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a06:	725a      	strb	r2, [r3, #9]
								 new_data[10]=ReadBuffer2[3];
10001a08:	4b1f      	ldr	r3, [pc, #124]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a0a:	78da      	ldrb	r2, [r3, #3]
10001a0c:	4b1c      	ldr	r3, [pc, #112]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a0e:	729a      	strb	r2, [r3, #10]
								 new_data[11]=ReadBuffer2[4];
10001a10:	4b1d      	ldr	r3, [pc, #116]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a12:	791a      	ldrb	r2, [r3, #4]
10001a14:	4b1a      	ldr	r3, [pc, #104]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a16:	72da      	strb	r2, [r3, #11]
								 new_data[12]=ReadBuffer2[5];
10001a18:	4b1b      	ldr	r3, [pc, #108]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a1a:	795a      	ldrb	r2, [r3, #5]
10001a1c:	4b18      	ldr	r3, [pc, #96]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a1e:	731a      	strb	r2, [r3, #12]
								 new_data[13]=ReadBuffer2[6];
10001a20:	4b19      	ldr	r3, [pc, #100]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a22:	799a      	ldrb	r2, [r3, #6]
10001a24:	4b16      	ldr	r3, [pc, #88]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a26:	735a      	strb	r2, [r3, #13]
								 new_data[14]=ReadBuffer2[7];
10001a28:	4b17      	ldr	r3, [pc, #92]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a2a:	79da      	ldrb	r2, [r3, #7]
10001a2c:	4b14      	ldr	r3, [pc, #80]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a2e:	739a      	strb	r2, [r3, #14]
								 new_data[15]=ReadBuffer2[8];
10001a30:	4b15      	ldr	r3, [pc, #84]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a32:	7a1a      	ldrb	r2, [r3, #8]
10001a34:	4b12      	ldr	r3, [pc, #72]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a36:	73da      	strb	r2, [r3, #15]
								 new_data[16]=ReadBuffer2[9];
10001a38:	4b13      	ldr	r3, [pc, #76]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a3a:	7a5a      	ldrb	r2, [r3, #9]
10001a3c:	4b10      	ldr	r3, [pc, #64]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a3e:	741a      	strb	r2, [r3, #16]
								 new_data[17]=ReadBuffer2[10];
10001a40:	4b11      	ldr	r3, [pc, #68]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a42:	7a9a      	ldrb	r2, [r3, #10]
10001a44:	4b0e      	ldr	r3, [pc, #56]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a46:	745a      	strb	r2, [r3, #17]
								 new_data[18]=ReadBuffer2[11];
10001a48:	4b0f      	ldr	r3, [pc, #60]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a4a:	7ada      	ldrb	r2, [r3, #11]
10001a4c:	4b0c      	ldr	r3, [pc, #48]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a4e:	749a      	strb	r2, [r3, #18]
								 new_data[19]=ReadBuffer2[12];
10001a50:	4b0d      	ldr	r3, [pc, #52]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a52:	7b1a      	ldrb	r2, [r3, #12]
10001a54:	4b0a      	ldr	r3, [pc, #40]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a56:	74da      	strb	r2, [r3, #19]
								 new_data[20]=ReadBuffer2[13];
10001a58:	4b0b      	ldr	r3, [pc, #44]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a5a:	7b5a      	ldrb	r2, [r3, #13]
10001a5c:	4b08      	ldr	r3, [pc, #32]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a5e:	751a      	strb	r2, [r3, #20]
								 new_data[21]=ReadBuffer2[14];
10001a60:	4b09      	ldr	r3, [pc, #36]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a62:	7b9a      	ldrb	r2, [r3, #14]
10001a64:	4b06      	ldr	r3, [pc, #24]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a66:	755a      	strb	r2, [r3, #21]
								 new_data[22]=ReadBuffer2[15];
10001a68:	4b07      	ldr	r3, [pc, #28]	; (10001a88 <new_data_readbuff2Back+0xd0>)
10001a6a:	7bda      	ldrb	r2, [r3, #15]
10001a6c:	4b04      	ldr	r3, [pc, #16]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a6e:	759a      	strb	r2, [r3, #22]

  	 new_data[23]=command_codeEnd;
10001a70:	4b03      	ldr	r3, [pc, #12]	; (10001a80 <new_data_readbuff2Back+0xc8>)
10001a72:	22ff      	movs	r2, #255	; 0xff
10001a74:	75da      	strb	r2, [r3, #23]
   }
10001a76:	46bd      	mov	sp, r7
10001a78:	bd80      	pop	{r7, pc}
10001a7a:	46c0      	nop			; (mov r8, r8)
10001a7c:	20000550 	.word	0x20000550
10001a80:	20000804 	.word	0x20000804
10001a84:	20000836 	.word	0x20000836
10001a88:	20000848 	.word	0x20000848

10001a8c <clearEpromBuffer>:
 //------------------------------------------------------

// Eprom speichern###############################################################
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {
10001a8c:	b580      	push	{r7, lr}
10001a8e:	af00      	add	r7, sp, #0

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a90:	4b1e      	ldr	r3, [pc, #120]	; (10001b0c <clearEpromBuffer+0x80>)
10001a92:	2200      	movs	r2, #0
10001a94:	701a      	strb	r2, [r3, #0]
10001a96:	e00b      	b.n	10001ab0 <clearEpromBuffer+0x24>
	{  ReadBuffer1[Index] = 0; }
10001a98:	4b1c      	ldr	r3, [pc, #112]	; (10001b0c <clearEpromBuffer+0x80>)
10001a9a:	781b      	ldrb	r3, [r3, #0]
10001a9c:	1c1a      	adds	r2, r3, #0
10001a9e:	4b1c      	ldr	r3, [pc, #112]	; (10001b10 <clearEpromBuffer+0x84>)
10001aa0:	2100      	movs	r1, #0
10001aa2:	5499      	strb	r1, [r3, r2]
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001aa4:	4b19      	ldr	r3, [pc, #100]	; (10001b0c <clearEpromBuffer+0x80>)
10001aa6:	781b      	ldrb	r3, [r3, #0]
10001aa8:	3301      	adds	r3, #1
10001aaa:	b2da      	uxtb	r2, r3
10001aac:	4b17      	ldr	r3, [pc, #92]	; (10001b0c <clearEpromBuffer+0x80>)
10001aae:	701a      	strb	r2, [r3, #0]
10001ab0:	4b16      	ldr	r3, [pc, #88]	; (10001b0c <clearEpromBuffer+0x80>)
10001ab2:	781b      	ldrb	r3, [r3, #0]
10001ab4:	2b0f      	cmp	r3, #15
10001ab6:	d9ef      	bls.n	10001a98 <clearEpromBuffer+0xc>
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001ab8:	4b14      	ldr	r3, [pc, #80]	; (10001b0c <clearEpromBuffer+0x80>)
10001aba:	2200      	movs	r2, #0
10001abc:	701a      	strb	r2, [r3, #0]
10001abe:	e00b      	b.n	10001ad8 <clearEpromBuffer+0x4c>
	{  ReadBuffer2[Index] = 0; }
10001ac0:	4b12      	ldr	r3, [pc, #72]	; (10001b0c <clearEpromBuffer+0x80>)
10001ac2:	781b      	ldrb	r3, [r3, #0]
10001ac4:	1c1a      	adds	r2, r3, #0
10001ac6:	4b13      	ldr	r3, [pc, #76]	; (10001b14 <clearEpromBuffer+0x88>)
10001ac8:	2100      	movs	r1, #0
10001aca:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001acc:	4b0f      	ldr	r3, [pc, #60]	; (10001b0c <clearEpromBuffer+0x80>)
10001ace:	781b      	ldrb	r3, [r3, #0]
10001ad0:	3301      	adds	r3, #1
10001ad2:	b2da      	uxtb	r2, r3
10001ad4:	4b0d      	ldr	r3, [pc, #52]	; (10001b0c <clearEpromBuffer+0x80>)
10001ad6:	701a      	strb	r2, [r3, #0]
10001ad8:	4b0c      	ldr	r3, [pc, #48]	; (10001b0c <clearEpromBuffer+0x80>)
10001ada:	781b      	ldrb	r3, [r3, #0]
10001adc:	2b0f      	cmp	r3, #15
10001ade:	d9ef      	bls.n	10001ac0 <clearEpromBuffer+0x34>
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001ae0:	4b0a      	ldr	r3, [pc, #40]	; (10001b0c <clearEpromBuffer+0x80>)
10001ae2:	2200      	movs	r2, #0
10001ae4:	701a      	strb	r2, [r3, #0]
10001ae6:	e00b      	b.n	10001b00 <clearEpromBuffer+0x74>
	{  ReadBuffer3[Index] = 0; }
10001ae8:	4b08      	ldr	r3, [pc, #32]	; (10001b0c <clearEpromBuffer+0x80>)
10001aea:	781b      	ldrb	r3, [r3, #0]
10001aec:	1c1a      	adds	r2, r3, #0
10001aee:	4b0a      	ldr	r3, [pc, #40]	; (10001b18 <clearEpromBuffer+0x8c>)
10001af0:	2100      	movs	r1, #0
10001af2:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001af4:	4b05      	ldr	r3, [pc, #20]	; (10001b0c <clearEpromBuffer+0x80>)
10001af6:	781b      	ldrb	r3, [r3, #0]
10001af8:	3301      	adds	r3, #1
10001afa:	b2da      	uxtb	r2, r3
10001afc:	4b03      	ldr	r3, [pc, #12]	; (10001b0c <clearEpromBuffer+0x80>)
10001afe:	701a      	strb	r2, [r3, #0]
10001b00:	4b02      	ldr	r3, [pc, #8]	; (10001b0c <clearEpromBuffer+0x80>)
10001b02:	781b      	ldrb	r3, [r3, #0]
10001b04:	2b1f      	cmp	r3, #31
10001b06:	d9ef      	bls.n	10001ae8 <clearEpromBuffer+0x5c>
	{  ReadBuffer3[Index] = 0; }
 }
10001b08:	46bd      	mov	sp, r7
10001b0a:	bd80      	pop	{r7, pc}
10001b0c:	200007ee 	.word	0x200007ee
10001b10:	20000890 	.word	0x20000890
10001b14:	20000848 	.word	0x20000848
10001b18:	200007cc 	.word	0x200007cc

10001b1c <readSerNrEEprom>:
   return (EEprom_status+0x10*oper_status);
 }
 //------------------------------------------------

 int readSerNrEEprom(void)
 {
10001b1c:	b580      	push	{r7, lr}
10001b1e:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b20:	f003 fcb0 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001b24:	1c03      	adds	r3, r0, #0
10001b26:	1c1a      	adds	r2, r3, #0
10001b28:	4b0d      	ldr	r3, [pc, #52]	; (10001b60 <readSerNrEEprom+0x44>)
10001b2a:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b2c:	4b0c      	ldr	r3, [pc, #48]	; (10001b60 <readSerNrEEprom+0x44>)
10001b2e:	781b      	ldrb	r3, [r3, #0]
10001b30:	2b03      	cmp	r3, #3
10001b32:	d10a      	bne.n	10001b4a <readSerNrEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(serial_first_data,0U,ReadBuffer1,16U);
10001b34:	4b0b      	ldr	r3, [pc, #44]	; (10001b64 <readSerNrEEprom+0x48>)
10001b36:	2001      	movs	r0, #1
10001b38:	2100      	movs	r1, #0
10001b3a:	1c1a      	adds	r2, r3, #0
10001b3c:	2310      	movs	r3, #16
10001b3e:	f003 fc31 	bl	100053a4 <E_EEPROM_XMC1_Read>
10001b42:	1c03      	adds	r3, r0, #0
10001b44:	1c1a      	adds	r2, r3, #0
10001b46:	4b08      	ldr	r3, [pc, #32]	; (10001b68 <readSerNrEEprom+0x4c>)
10001b48:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);
10001b4a:	4b05      	ldr	r3, [pc, #20]	; (10001b60 <readSerNrEEprom+0x44>)
10001b4c:	781b      	ldrb	r3, [r3, #0]
10001b4e:	1c1a      	adds	r2, r3, #0
10001b50:	4b05      	ldr	r3, [pc, #20]	; (10001b68 <readSerNrEEprom+0x4c>)
10001b52:	781b      	ldrb	r3, [r3, #0]
10001b54:	011b      	lsls	r3, r3, #4
10001b56:	18d3      	adds	r3, r2, r3
 }
10001b58:	1c18      	adds	r0, r3, #0
10001b5a:	46bd      	mov	sp, r7
10001b5c:	bd80      	pop	{r7, pc}
10001b5e:	46c0      	nop			; (mov r8, r8)
10001b60:	20000863 	.word	0x20000863
10001b64:	20000890 	.word	0x20000890
10001b68:	200008fc 	.word	0x200008fc

10001b6c <readNodeIdEEprom>:
 //------------------------------------------------

 int readNodeIdEEprom(void)
 {
10001b6c:	b580      	push	{r7, lr}
10001b6e:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b70:	f003 fc88 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001b74:	1c03      	adds	r3, r0, #0
10001b76:	1c1a      	adds	r2, r3, #0
10001b78:	4b0d      	ldr	r3, [pc, #52]	; (10001bb0 <readNodeIdEEprom+0x44>)
10001b7a:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b7c:	4b0c      	ldr	r3, [pc, #48]	; (10001bb0 <readNodeIdEEprom+0x44>)
10001b7e:	781b      	ldrb	r3, [r3, #0]
10001b80:	2b03      	cmp	r3, #3
10001b82:	d10a      	bne.n	10001b9a <readNodeIdEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(node_data,0U,ReadBuffer2,16U);
10001b84:	4b0b      	ldr	r3, [pc, #44]	; (10001bb4 <readNodeIdEEprom+0x48>)
10001b86:	2002      	movs	r0, #2
10001b88:	2100      	movs	r1, #0
10001b8a:	1c1a      	adds	r2, r3, #0
10001b8c:	2310      	movs	r3, #16
10001b8e:	f003 fc09 	bl	100053a4 <E_EEPROM_XMC1_Read>
10001b92:	1c03      	adds	r3, r0, #0
10001b94:	1c1a      	adds	r2, r3, #0
10001b96:	4b08      	ldr	r3, [pc, #32]	; (10001bb8 <readNodeIdEEprom+0x4c>)
10001b98:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001b9a:	4b05      	ldr	r3, [pc, #20]	; (10001bb0 <readNodeIdEEprom+0x44>)
10001b9c:	781b      	ldrb	r3, [r3, #0]
10001b9e:	1c1a      	adds	r2, r3, #0
10001ba0:	4b05      	ldr	r3, [pc, #20]	; (10001bb8 <readNodeIdEEprom+0x4c>)
10001ba2:	781b      	ldrb	r3, [r3, #0]
10001ba4:	011b      	lsls	r3, r3, #4
10001ba6:	18d3      	adds	r3, r2, r3
 }
10001ba8:	1c18      	adds	r0, r3, #0
10001baa:	46bd      	mov	sp, r7
10001bac:	bd80      	pop	{r7, pc}
10001bae:	46c0      	nop			; (mov r8, r8)
10001bb0:	20000863 	.word	0x20000863
10001bb4:	20000848 	.word	0x20000848
10001bb8:	200008fc 	.word	0x200008fc

10001bbc <read_akt_light_EEprom>:

 //------------------------------------------------

 int read_akt_light_EEprom(void)
 {
10001bbc:	b580      	push	{r7, lr}
10001bbe:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001bc0:	f003 fc60 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001bc4:	1c03      	adds	r3, r0, #0
10001bc6:	1c1a      	adds	r2, r3, #0
10001bc8:	4b0d      	ldr	r3, [pc, #52]	; (10001c00 <read_akt_light_EEprom+0x44>)
10001bca:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001bcc:	4b0c      	ldr	r3, [pc, #48]	; (10001c00 <read_akt_light_EEprom+0x44>)
10001bce:	781b      	ldrb	r3, [r3, #0]
10001bd0:	2b03      	cmp	r3, #3
10001bd2:	d10a      	bne.n	10001bea <read_akt_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(akt_light_data,0U,ReadBuffer2,16U);
10001bd4:	4b0b      	ldr	r3, [pc, #44]	; (10001c04 <read_akt_light_EEprom+0x48>)
10001bd6:	2004      	movs	r0, #4
10001bd8:	2100      	movs	r1, #0
10001bda:	1c1a      	adds	r2, r3, #0
10001bdc:	2310      	movs	r3, #16
10001bde:	f003 fbe1 	bl	100053a4 <E_EEPROM_XMC1_Read>
10001be2:	1c03      	adds	r3, r0, #0
10001be4:	1c1a      	adds	r2, r3, #0
10001be6:	4b08      	ldr	r3, [pc, #32]	; (10001c08 <read_akt_light_EEprom+0x4c>)
10001be8:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001bea:	4b05      	ldr	r3, [pc, #20]	; (10001c00 <read_akt_light_EEprom+0x44>)
10001bec:	781b      	ldrb	r3, [r3, #0]
10001bee:	1c1a      	adds	r2, r3, #0
10001bf0:	4b05      	ldr	r3, [pc, #20]	; (10001c08 <read_akt_light_EEprom+0x4c>)
10001bf2:	781b      	ldrb	r3, [r3, #0]
10001bf4:	011b      	lsls	r3, r3, #4
10001bf6:	18d3      	adds	r3, r2, r3
 }
10001bf8:	1c18      	adds	r0, r3, #0
10001bfa:	46bd      	mov	sp, r7
10001bfc:	bd80      	pop	{r7, pc}
10001bfe:	46c0      	nop			; (mov r8, r8)
10001c00:	20000863 	.word	0x20000863
10001c04:	20000848 	.word	0x20000848
10001c08:	200008fc 	.word	0x200008fc

10001c0c <read_off_light_EEprom>:
 //------------------------------------------------

 int read_off_light_EEprom(void)
 {
10001c0c:	b580      	push	{r7, lr}
10001c0e:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001c10:	f003 fc38 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001c14:	1c03      	adds	r3, r0, #0
10001c16:	1c1a      	adds	r2, r3, #0
10001c18:	4b0d      	ldr	r3, [pc, #52]	; (10001c50 <read_off_light_EEprom+0x44>)
10001c1a:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c1c:	4b0c      	ldr	r3, [pc, #48]	; (10001c50 <read_off_light_EEprom+0x44>)
10001c1e:	781b      	ldrb	r3, [r3, #0]
10001c20:	2b03      	cmp	r3, #3
10001c22:	d10a      	bne.n	10001c3a <read_off_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(off_light_data,0U,ReadBuffer2,16U);
10001c24:	4b0b      	ldr	r3, [pc, #44]	; (10001c54 <read_off_light_EEprom+0x48>)
10001c26:	2005      	movs	r0, #5
10001c28:	2100      	movs	r1, #0
10001c2a:	1c1a      	adds	r2, r3, #0
10001c2c:	2310      	movs	r3, #16
10001c2e:	f003 fbb9 	bl	100053a4 <E_EEPROM_XMC1_Read>
10001c32:	1c03      	adds	r3, r0, #0
10001c34:	1c1a      	adds	r2, r3, #0
10001c36:	4b08      	ldr	r3, [pc, #32]	; (10001c58 <read_off_light_EEprom+0x4c>)
10001c38:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001c3a:	4b05      	ldr	r3, [pc, #20]	; (10001c50 <read_off_light_EEprom+0x44>)
10001c3c:	781b      	ldrb	r3, [r3, #0]
10001c3e:	1c1a      	adds	r2, r3, #0
10001c40:	4b05      	ldr	r3, [pc, #20]	; (10001c58 <read_off_light_EEprom+0x4c>)
10001c42:	781b      	ldrb	r3, [r3, #0]
10001c44:	011b      	lsls	r3, r3, #4
10001c46:	18d3      	adds	r3, r2, r3
 }
10001c48:	1c18      	adds	r0, r3, #0
10001c4a:	46bd      	mov	sp, r7
10001c4c:	bd80      	pop	{r7, pc}
10001c4e:	46c0      	nop			; (mov r8, r8)
10001c50:	20000863 	.word	0x20000863
10001c54:	20000848 	.word	0x20000848
10001c58:	200008fc 	.word	0x200008fc

10001c5c <writeSernr_B1_EEprom>:

 //------------------------------------------------
 int writeSernr_B1_EEprom(void)
 {
10001c5c:	b580      	push	{r7, lr}
10001c5e:	b082      	sub	sp, #8
10001c60:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001c62:	2380      	movs	r3, #128	; 0x80
10001c64:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001c66:	4b14      	ldr	r3, [pc, #80]	; (10001cb8 <writeSernr_B1_EEprom+0x5c>)
10001c68:	881a      	ldrh	r2, [r3, #0]
10001c6a:	23ba      	movs	r3, #186	; 0xba
10001c6c:	011b      	lsls	r3, r3, #4
10001c6e:	429a      	cmp	r2, r3
10001c70:	d914      	bls.n	10001c9c <writeSernr_B1_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001c72:	f003 fc07 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001c76:	1c03      	adds	r3, r0, #0
10001c78:	1c1a      	adds	r2, r3, #0
10001c7a:	4b10      	ldr	r3, [pc, #64]	; (10001cbc <writeSernr_B1_EEprom+0x60>)
10001c7c:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c7e:	4b0f      	ldr	r3, [pc, #60]	; (10001cbc <writeSernr_B1_EEprom+0x60>)
10001c80:	781b      	ldrb	r3, [r3, #0]
10001c82:	2b03      	cmp	r3, #3
10001c84:	d108      	bne.n	10001c98 <writeSernr_B1_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(serial_first_data,ReadBuffer1);
10001c86:	4b0e      	ldr	r3, [pc, #56]	; (10001cc0 <writeSernr_B1_EEprom+0x64>)
10001c88:	2001      	movs	r0, #1
10001c8a:	1c19      	adds	r1, r3, #0
10001c8c:	f003 fb60 	bl	10005350 <E_EEPROM_XMC1_Write>
10001c90:	1c03      	adds	r3, r0, #0
10001c92:	1c1a      	adds	r2, r3, #0
10001c94:	4b0b      	ldr	r3, [pc, #44]	; (10001cc4 <writeSernr_B1_EEprom+0x68>)
10001c96:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001c98:	2300      	movs	r3, #0
10001c9a:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001c9c:	4b07      	ldr	r3, [pc, #28]	; (10001cbc <writeSernr_B1_EEprom+0x60>)
10001c9e:	781b      	ldrb	r3, [r3, #0]
10001ca0:	1c1a      	adds	r2, r3, #0
10001ca2:	4b08      	ldr	r3, [pc, #32]	; (10001cc4 <writeSernr_B1_EEprom+0x68>)
10001ca4:	781b      	ldrb	r3, [r3, #0]
10001ca6:	011b      	lsls	r3, r3, #4
10001ca8:	18d2      	adds	r2, r2, r3
10001caa:	687b      	ldr	r3, [r7, #4]
10001cac:	18d3      	adds	r3, r2, r3
 }
10001cae:	1c18      	adds	r0, r3, #0
10001cb0:	46bd      	mov	sp, r7
10001cb2:	b002      	add	sp, #8
10001cb4:	bd80      	pop	{r7, pc}
10001cb6:	46c0      	nop			; (mov r8, r8)
10001cb8:	20000548 	.word	0x20000548
10001cbc:	20000863 	.word	0x20000863
10001cc0:	20000890 	.word	0x20000890
10001cc4:	200008fc 	.word	0x200008fc

10001cc8 <writeNodeid_B2_EEprom>:
 //------------------------------------------------
 int writeNodeid_B2_EEprom(void)
 {
10001cc8:	b580      	push	{r7, lr}
10001cca:	b082      	sub	sp, #8
10001ccc:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001cce:	2380      	movs	r3, #128	; 0x80
10001cd0:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001cd2:	4b14      	ldr	r3, [pc, #80]	; (10001d24 <writeNodeid_B2_EEprom+0x5c>)
10001cd4:	881a      	ldrh	r2, [r3, #0]
10001cd6:	23ba      	movs	r3, #186	; 0xba
10001cd8:	011b      	lsls	r3, r3, #4
10001cda:	429a      	cmp	r2, r3
10001cdc:	d914      	bls.n	10001d08 <writeNodeid_B2_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001cde:	f003 fbd1 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001ce2:	1c03      	adds	r3, r0, #0
10001ce4:	1c1a      	adds	r2, r3, #0
10001ce6:	4b10      	ldr	r3, [pc, #64]	; (10001d28 <writeNodeid_B2_EEprom+0x60>)
10001ce8:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001cea:	4b0f      	ldr	r3, [pc, #60]	; (10001d28 <writeNodeid_B2_EEprom+0x60>)
10001cec:	781b      	ldrb	r3, [r3, #0]
10001cee:	2b03      	cmp	r3, #3
10001cf0:	d108      	bne.n	10001d04 <writeNodeid_B2_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(node_data,ReadBuffer2);
10001cf2:	4b0e      	ldr	r3, [pc, #56]	; (10001d2c <writeNodeid_B2_EEprom+0x64>)
10001cf4:	2002      	movs	r0, #2
10001cf6:	1c19      	adds	r1, r3, #0
10001cf8:	f003 fb2a 	bl	10005350 <E_EEPROM_XMC1_Write>
10001cfc:	1c03      	adds	r3, r0, #0
10001cfe:	1c1a      	adds	r2, r3, #0
10001d00:	4b0b      	ldr	r3, [pc, #44]	; (10001d30 <writeNodeid_B2_EEprom+0x68>)
10001d02:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001d04:	2300      	movs	r3, #0
10001d06:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001d08:	4b07      	ldr	r3, [pc, #28]	; (10001d28 <writeNodeid_B2_EEprom+0x60>)
10001d0a:	781b      	ldrb	r3, [r3, #0]
10001d0c:	1c1a      	adds	r2, r3, #0
10001d0e:	4b08      	ldr	r3, [pc, #32]	; (10001d30 <writeNodeid_B2_EEprom+0x68>)
10001d10:	781b      	ldrb	r3, [r3, #0]
10001d12:	011b      	lsls	r3, r3, #4
10001d14:	18d2      	adds	r2, r2, r3
10001d16:	687b      	ldr	r3, [r7, #4]
10001d18:	18d3      	adds	r3, r2, r3
 }
10001d1a:	1c18      	adds	r0, r3, #0
10001d1c:	46bd      	mov	sp, r7
10001d1e:	b002      	add	sp, #8
10001d20:	bd80      	pop	{r7, pc}
10001d22:	46c0      	nop			; (mov r8, r8)
10001d24:	20000548 	.word	0x20000548
10001d28:	20000863 	.word	0x20000863
10001d2c:	20000848 	.word	0x20000848
10001d30:	200008fc 	.word	0x200008fc

10001d34 <writeLamp_data_B3_EEprom>:
 //----------------------------

 int writeLamp_data_B3_EEprom(void) // writeLamp_data_B3_EEprom
 {
10001d34:	b580      	push	{r7, lr}
10001d36:	b082      	sub	sp, #8
10001d38:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001d3a:	2380      	movs	r3, #128	; 0x80
10001d3c:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001d3e:	4b14      	ldr	r3, [pc, #80]	; (10001d90 <writeLamp_data_B3_EEprom+0x5c>)
10001d40:	881a      	ldrh	r2, [r3, #0]
10001d42:	23ba      	movs	r3, #186	; 0xba
10001d44:	011b      	lsls	r3, r3, #4
10001d46:	429a      	cmp	r2, r3
10001d48:	d914      	bls.n	10001d74 <writeLamp_data_B3_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001d4a:	f003 fb9b 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001d4e:	1c03      	adds	r3, r0, #0
10001d50:	1c1a      	adds	r2, r3, #0
10001d52:	4b10      	ldr	r3, [pc, #64]	; (10001d94 <writeLamp_data_B3_EEprom+0x60>)
10001d54:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001d56:	4b0f      	ldr	r3, [pc, #60]	; (10001d94 <writeLamp_data_B3_EEprom+0x60>)
10001d58:	781b      	ldrb	r3, [r3, #0]
10001d5a:	2b03      	cmp	r3, #3
10001d5c:	d108      	bne.n	10001d70 <writeLamp_data_B3_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(lamp_data,ReadBuffer3);
10001d5e:	4b0e      	ldr	r3, [pc, #56]	; (10001d98 <writeLamp_data_B3_EEprom+0x64>)
10001d60:	2003      	movs	r0, #3
10001d62:	1c19      	adds	r1, r3, #0
10001d64:	f003 faf4 	bl	10005350 <E_EEPROM_XMC1_Write>
10001d68:	1c03      	adds	r3, r0, #0
10001d6a:	1c1a      	adds	r2, r3, #0
10001d6c:	4b0b      	ldr	r3, [pc, #44]	; (10001d9c <writeLamp_data_B3_EEprom+0x68>)
10001d6e:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001d70:	2300      	movs	r3, #0
10001d72:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001d74:	4b07      	ldr	r3, [pc, #28]	; (10001d94 <writeLamp_data_B3_EEprom+0x60>)
10001d76:	781b      	ldrb	r3, [r3, #0]
10001d78:	1c1a      	adds	r2, r3, #0
10001d7a:	4b08      	ldr	r3, [pc, #32]	; (10001d9c <writeLamp_data_B3_EEprom+0x68>)
10001d7c:	781b      	ldrb	r3, [r3, #0]
10001d7e:	011b      	lsls	r3, r3, #4
10001d80:	18d2      	adds	r2, r2, r3
10001d82:	687b      	ldr	r3, [r7, #4]
10001d84:	18d3      	adds	r3, r2, r3
 }
10001d86:	1c18      	adds	r0, r3, #0
10001d88:	46bd      	mov	sp, r7
10001d8a:	b002      	add	sp, #8
10001d8c:	bd80      	pop	{r7, pc}
10001d8e:	46c0      	nop			; (mov r8, r8)
10001d90:	20000548 	.word	0x20000548
10001d94:	20000863 	.word	0x20000863
10001d98:	200007cc 	.word	0x200007cc
10001d9c:	200008fc 	.word	0x200008fc

10001da0 <writeakt_light_data_B4_EEprom>:

 //------------------------------------------------
 int writeakt_light_data_B4_EEprom(void)
 {
10001da0:	b580      	push	{r7, lr}
10001da2:	b082      	sub	sp, #8
10001da4:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001da6:	2380      	movs	r3, #128	; 0x80
10001da8:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001daa:	4b14      	ldr	r3, [pc, #80]	; (10001dfc <writeakt_light_data_B4_EEprom+0x5c>)
10001dac:	881a      	ldrh	r2, [r3, #0]
10001dae:	23ba      	movs	r3, #186	; 0xba
10001db0:	011b      	lsls	r3, r3, #4
10001db2:	429a      	cmp	r2, r3
10001db4:	d914      	bls.n	10001de0 <writeakt_light_data_B4_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001db6:	f003 fb65 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001dba:	1c03      	adds	r3, r0, #0
10001dbc:	1c1a      	adds	r2, r3, #0
10001dbe:	4b10      	ldr	r3, [pc, #64]	; (10001e00 <writeakt_light_data_B4_EEprom+0x60>)
10001dc0:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001dc2:	4b0f      	ldr	r3, [pc, #60]	; (10001e00 <writeakt_light_data_B4_EEprom+0x60>)
10001dc4:	781b      	ldrb	r3, [r3, #0]
10001dc6:	2b03      	cmp	r3, #3
10001dc8:	d108      	bne.n	10001ddc <writeakt_light_data_B4_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(akt_light_data,ReadBuffer2);
10001dca:	4b0e      	ldr	r3, [pc, #56]	; (10001e04 <writeakt_light_data_B4_EEprom+0x64>)
10001dcc:	2004      	movs	r0, #4
10001dce:	1c19      	adds	r1, r3, #0
10001dd0:	f003 fabe 	bl	10005350 <E_EEPROM_XMC1_Write>
10001dd4:	1c03      	adds	r3, r0, #0
10001dd6:	1c1a      	adds	r2, r3, #0
10001dd8:	4b0b      	ldr	r3, [pc, #44]	; (10001e08 <writeakt_light_data_B4_EEprom+0x68>)
10001dda:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001ddc:	2300      	movs	r3, #0
10001dde:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001de0:	4b07      	ldr	r3, [pc, #28]	; (10001e00 <writeakt_light_data_B4_EEprom+0x60>)
10001de2:	781b      	ldrb	r3, [r3, #0]
10001de4:	1c1a      	adds	r2, r3, #0
10001de6:	4b08      	ldr	r3, [pc, #32]	; (10001e08 <writeakt_light_data_B4_EEprom+0x68>)
10001de8:	781b      	ldrb	r3, [r3, #0]
10001dea:	011b      	lsls	r3, r3, #4
10001dec:	18d2      	adds	r2, r2, r3
10001dee:	687b      	ldr	r3, [r7, #4]
10001df0:	18d3      	adds	r3, r2, r3
 }
10001df2:	1c18      	adds	r0, r3, #0
10001df4:	46bd      	mov	sp, r7
10001df6:	b002      	add	sp, #8
10001df8:	bd80      	pop	{r7, pc}
10001dfa:	46c0      	nop			; (mov r8, r8)
10001dfc:	20000548 	.word	0x20000548
10001e00:	20000863 	.word	0x20000863
10001e04:	20000848 	.word	0x20000848
10001e08:	200008fc 	.word	0x200008fc

10001e0c <writeOff_light_B5_EEprom>:
 //----------------------------

 int writeOff_light_B5_EEprom(void)
 {
10001e0c:	b580      	push	{r7, lr}
10001e0e:	b082      	sub	sp, #8
10001e10:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001e12:	2380      	movs	r3, #128	; 0x80
10001e14:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001e16:	4b14      	ldr	r3, [pc, #80]	; (10001e68 <writeOff_light_B5_EEprom+0x5c>)
10001e18:	881a      	ldrh	r2, [r3, #0]
10001e1a:	23ba      	movs	r3, #186	; 0xba
10001e1c:	011b      	lsls	r3, r3, #4
10001e1e:	429a      	cmp	r2, r3
10001e20:	d914      	bls.n	10001e4c <writeOff_light_B5_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001e22:	f003 fb2f 	bl	10005484 <E_EEPROM_XMC1_GetStatus>
10001e26:	1c03      	adds	r3, r0, #0
10001e28:	1c1a      	adds	r2, r3, #0
10001e2a:	4b10      	ldr	r3, [pc, #64]	; (10001e6c <writeOff_light_B5_EEprom+0x60>)
10001e2c:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001e2e:	4b0f      	ldr	r3, [pc, #60]	; (10001e6c <writeOff_light_B5_EEprom+0x60>)
10001e30:	781b      	ldrb	r3, [r3, #0]
10001e32:	2b03      	cmp	r3, #3
10001e34:	d108      	bne.n	10001e48 <writeOff_light_B5_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(off_light_data,ReadBuffer2);
10001e36:	4b0e      	ldr	r3, [pc, #56]	; (10001e70 <writeOff_light_B5_EEprom+0x64>)
10001e38:	2005      	movs	r0, #5
10001e3a:	1c19      	adds	r1, r3, #0
10001e3c:	f003 fa88 	bl	10005350 <E_EEPROM_XMC1_Write>
10001e40:	1c03      	adds	r3, r0, #0
10001e42:	1c1a      	adds	r2, r3, #0
10001e44:	4b0b      	ldr	r3, [pc, #44]	; (10001e74 <writeOff_light_B5_EEprom+0x68>)
10001e46:	701a      	strb	r2, [r3, #0]




    }
	 a = 0;
10001e48:	2300      	movs	r3, #0
10001e4a:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001e4c:	4b07      	ldr	r3, [pc, #28]	; (10001e6c <writeOff_light_B5_EEprom+0x60>)
10001e4e:	781b      	ldrb	r3, [r3, #0]
10001e50:	1c1a      	adds	r2, r3, #0
10001e52:	4b08      	ldr	r3, [pc, #32]	; (10001e74 <writeOff_light_B5_EEprom+0x68>)
10001e54:	781b      	ldrb	r3, [r3, #0]
10001e56:	011b      	lsls	r3, r3, #4
10001e58:	18d2      	adds	r2, r2, r3
10001e5a:	687b      	ldr	r3, [r7, #4]
10001e5c:	18d3      	adds	r3, r2, r3
 }
10001e5e:	1c18      	adds	r0, r3, #0
10001e60:	46bd      	mov	sp, r7
10001e62:	b002      	add	sp, #8
10001e64:	bd80      	pop	{r7, pc}
10001e66:	46c0      	nop			; (mov r8, r8)
10001e68:	20000548 	.word	0x20000548
10001e6c:	20000863 	.word	0x20000863
10001e70:	20000848 	.word	0x20000848
10001e74:	200008fc 	.word	0x200008fc

10001e78 <sysiniValueB1>:
///#############################################
 //initialisierung


 void sysiniValueB1(void)
 {
10001e78:	b580      	push	{r7, lr}
10001e7a:	af00      	add	r7, sp, #0
//	   Ser_NrH = 0x4142 ;
//	   Ser_NrL = 0x4344 ;

	   Ser_NrH = 0x7b7a;
10001e7c:	4b12      	ldr	r3, [pc, #72]	; (10001ec8 <sysiniValueB1+0x50>)
10001e7e:	4a13      	ldr	r2, [pc, #76]	; (10001ecc <sysiniValueB1+0x54>)
10001e80:	801a      	strh	r2, [r3, #0]
       Ser_NrL = 0x5859 ;
10001e82:	4b13      	ldr	r3, [pc, #76]	; (10001ed0 <sysiniValueB1+0x58>)
10001e84:	4a13      	ldr	r2, [pc, #76]	; (10001ed4 <sysiniValueB1+0x5c>)
10001e86:	801a      	strh	r2, [r3, #0]
       Hard_Vers = 1000 ;
10001e88:	4b13      	ldr	r3, [pc, #76]	; (10001ed8 <sysiniValueB1+0x60>)
10001e8a:	22fa      	movs	r2, #250	; 0xfa
10001e8c:	0092      	lsls	r2, r2, #2
10001e8e:	801a      	strh	r2, [r3, #0]
	   Soft_Vers = 1000 ;
10001e90:	4b12      	ldr	r3, [pc, #72]	; (10001edc <sysiniValueB1+0x64>)
10001e92:	22fa      	movs	r2, #250	; 0xfa
10001e94:	0092      	lsls	r2, r2, #2
10001e96:	801a      	strh	r2, [r3, #0]
	   GEH_Vers = 1000 ;
10001e98:	4b11      	ldr	r3, [pc, #68]	; (10001ee0 <sysiniValueB1+0x68>)
10001e9a:	22fa      	movs	r2, #250	; 0xfa
10001e9c:	0092      	lsls	r2, r2, #2
10001e9e:	801a      	strh	r2, [r3, #0]
	   Mon_Vers = 1000 ;
10001ea0:	4b10      	ldr	r3, [pc, #64]	; (10001ee4 <sysiniValueB1+0x6c>)
10001ea2:	22fa      	movs	r2, #250	; 0xfa
10001ea4:	0092      	lsls	r2, r2, #2
10001ea6:	801a      	strh	r2, [r3, #0]
	   LED_WW_Vers = 1000 ;
10001ea8:	4b0f      	ldr	r3, [pc, #60]	; (10001ee8 <sysiniValueB1+0x70>)
10001eaa:	22fa      	movs	r2, #250	; 0xfa
10001eac:	0092      	lsls	r2, r2, #2
10001eae:	801a      	strh	r2, [r3, #0]
	   LED_CW_Vers = 1000 ;
10001eb0:	4b0e      	ldr	r3, [pc, #56]	; (10001eec <sysiniValueB1+0x74>)
10001eb2:	22fa      	movs	r2, #250	; 0xfa
10001eb4:	0092      	lsls	r2, r2, #2
10001eb6:	801a      	strh	r2, [r3, #0]

       neu_Ser_NrH = 0 ;
10001eb8:	4b0d      	ldr	r3, [pc, #52]	; (10001ef0 <sysiniValueB1+0x78>)
10001eba:	2200      	movs	r2, #0
10001ebc:	801a      	strh	r2, [r3, #0]
       neu_Ser_NrL = 0 ;
10001ebe:	4b0d      	ldr	r3, [pc, #52]	; (10001ef4 <sysiniValueB1+0x7c>)
10001ec0:	2200      	movs	r2, #0
10001ec2:	801a      	strh	r2, [r3, #0]

 }
10001ec4:	46bd      	mov	sp, r7
10001ec6:	bd80      	pop	{r7, pc}
10001ec8:	20000830 	.word	0x20000830
10001ecc:	00007b7a 	.word	0x00007b7a
10001ed0:	200008a8 	.word	0x200008a8
10001ed4:	00005859 	.word	0x00005859
10001ed8:	200007f0 	.word	0x200007f0
10001edc:	200008b4 	.word	0x200008b4
10001ee0:	2000083c 	.word	0x2000083c
10001ee4:	200007fc 	.word	0x200007fc
10001ee8:	200007f2 	.word	0x200007f2
10001eec:	2000082e 	.word	0x2000082e
10001ef0:	20000816 	.word	0x20000816
10001ef4:	20000904 	.word	0x20000904

10001ef8 <sysiniValueB2>:


 void sysiniValueB2(void)
 {
10001ef8:	b580      	push	{r7, lr}
10001efa:	af00      	add	r7, sp, #0
           node_id = 1;
10001efc:	4b11      	ldr	r3, [pc, #68]	; (10001f44 <sysiniValueB2+0x4c>)
10001efe:	2201      	movs	r2, #1
10001f00:	701a      	strb	r2, [r3, #0]
           node_id_alt = 1;
10001f02:	4b11      	ldr	r3, [pc, #68]	; (10001f48 <sysiniValueB2+0x50>)
10001f04:	2201      	movs	r2, #1
10001f06:	701a      	strb	r2, [r3, #0]
    	   node_id_16bit = 0x1234;
10001f08:	4b10      	ldr	r3, [pc, #64]	; (10001f4c <sysiniValueB2+0x54>)
10001f0a:	4a11      	ldr	r2, [pc, #68]	; (10001f50 <sysiniValueB2+0x58>)
10001f0c:	801a      	strh	r2, [r3, #0]
    	   val_Pow_Nom=2000;
10001f0e:	4b11      	ldr	r3, [pc, #68]	; (10001f54 <sysiniValueB2+0x5c>)
10001f10:	22fa      	movs	r2, #250	; 0xfa
10001f12:	00d2      	lsls	r2, r2, #3
10001f14:	801a      	strh	r2, [r3, #0]
		   val_Pow_max=2000;
10001f16:	4b10      	ldr	r3, [pc, #64]	; (10001f58 <sysiniValueB2+0x60>)
10001f18:	22fa      	movs	r2, #250	; 0xfa
10001f1a:	00d2      	lsls	r2, r2, #3
10001f1c:	801a      	strh	r2, [r3, #0]
		   val_Spannung_min=3600;
10001f1e:	4b0f      	ldr	r3, [pc, #60]	; (10001f5c <sysiniValueB2+0x64>)
10001f20:	22e1      	movs	r2, #225	; 0xe1
10001f22:	0112      	lsls	r2, r2, #4
10001f24:	801a      	strh	r2, [r3, #0]
		   val_Spannung_max=4200;
10001f26:	4b0e      	ldr	r3, [pc, #56]	; (10001f60 <sysiniValueB2+0x68>)
10001f28:	4a0e      	ldr	r2, [pc, #56]	; (10001f64 <sysiniValueB2+0x6c>)
10001f2a:	801a      	strh	r2, [r3, #0]
		   led_grupp=10;
10001f2c:	4b0e      	ldr	r3, [pc, #56]	; (10001f68 <sysiniValueB2+0x70>)
10001f2e:	220a      	movs	r2, #10
10001f30:	801a      	strh	r2, [r3, #0]
		   led_Strom=0065;
10001f32:	4b0e      	ldr	r3, [pc, #56]	; (10001f6c <sysiniValueB2+0x74>)
10001f34:	2235      	movs	r2, #53	; 0x35
10001f36:	801a      	strh	r2, [r3, #0]

    	   node_id_neu = 1;
10001f38:	4b0d      	ldr	r3, [pc, #52]	; (10001f70 <sysiniValueB2+0x78>)
10001f3a:	2201      	movs	r2, #1
10001f3c:	701a      	strb	r2, [r3, #0]
 }
10001f3e:	46bd      	mov	sp, r7
10001f40:	bd80      	pop	{r7, pc}
10001f42:	46c0      	nop			; (mov r8, r8)
10001f44:	20000836 	.word	0x20000836
10001f48:	20000844 	.word	0x20000844
10001f4c:	20000860 	.word	0x20000860
10001f50:	00001234 	.word	0x00001234
10001f54:	2000085c 	.word	0x2000085c
10001f58:	200008f6 	.word	0x200008f6
10001f5c:	2000083a 	.word	0x2000083a
10001f60:	200008be 	.word	0x200008be
10001f64:	00001068 	.word	0x00001068
10001f68:	20000834 	.word	0x20000834
10001f6c:	20000858 	.word	0x20000858
10001f70:	200007ca 	.word	0x200007ca

10001f74 <sysiniValueB4>:

 void sysiniValueB4(void)
 {
10001f74:	b580      	push	{r7, lr}
10001f76:	af00      	add	r7, sp, #0
	 Dimm_Gamma=10;
10001f78:	4b26      	ldr	r3, [pc, #152]	; (10002014 <sysiniValueB4+0xa0>)
10001f7a:	220a      	movs	r2, #10
10001f7c:	701a      	strb	r2, [r3, #0]
	 Dimm_Stufen=10;
10001f7e:	4b26      	ldr	r3, [pc, #152]	; (10002018 <sysiniValueB4+0xa4>)
10001f80:	220a      	movs	r2, #10
10001f82:	701a      	strb	r2, [r3, #0]
	 Dimm_StufenGR=10;
10001f84:	4b25      	ldr	r3, [pc, #148]	; (1000201c <sysiniValueB4+0xa8>)
10001f86:	220a      	movs	r2, #10
10001f88:	701a      	strb	r2, [r3, #0]
	 Dimm_Valu=10;
10001f8a:	4b25      	ldr	r3, [pc, #148]	; (10002020 <sysiniValueB4+0xac>)
10001f8c:	220a      	movs	r2, #10
10001f8e:	701a      	strb	r2, [r3, #0]
	 Smooth_Value=10;
10001f90:	4b24      	ldr	r3, [pc, #144]	; (10002024 <sysiniValueB4+0xb0>)
10001f92:	220a      	movs	r2, #10
10001f94:	801a      	strh	r2, [r3, #0]
	 linearwalk_gen= 0xb0;
10001f96:	4b24      	ldr	r3, [pc, #144]	; (10002028 <sysiniValueB4+0xb4>)
10001f98:	22b0      	movs	r2, #176	; 0xb0
10001f9a:	801a      	strh	r2, [r3, #0]
	 Farbe_wwcw_Quot_gen=0xffff;
10001f9c:	4b23      	ldr	r3, [pc, #140]	; (1000202c <sysiniValueB4+0xb8>)
10001f9e:	2201      	movs	r2, #1
10001fa0:	4252      	negs	r2, r2
10001fa2:	801a      	strh	r2, [r3, #0]
	 Reserve_1=0;
10001fa4:	4b22      	ldr	r3, [pc, #136]	; (10002030 <sysiniValueB4+0xbc>)
10001fa6:	2200      	movs	r2, #0
10001fa8:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_WW=1000;
10001faa:	4b22      	ldr	r3, [pc, #136]	; (10002034 <sysiniValueB4+0xc0>)
10001fac:	22fa      	movs	r2, #250	; 0xfa
10001fae:	0092      	lsls	r2, r2, #2
10001fb0:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_CW=1000;
10001fb2:	4b21      	ldr	r3, [pc, #132]	; (10002038 <sysiniValueB4+0xc4>)
10001fb4:	22fa      	movs	r2, #250	; 0xfa
10001fb6:	0092      	lsls	r2, r2, #2
10001fb8:	801a      	strh	r2, [r3, #0]

	linearwalk_ww1 = linearwalk_gen;
10001fba:	4b1b      	ldr	r3, [pc, #108]	; (10002028 <sysiniValueB4+0xb4>)
10001fbc:	881a      	ldrh	r2, [r3, #0]
10001fbe:	4b1f      	ldr	r3, [pc, #124]	; (1000203c <sysiniValueB4+0xc8>)
10001fc0:	801a      	strh	r2, [r3, #0]
	linearwalk_ww2 = linearwalk_gen;
10001fc2:	4b19      	ldr	r3, [pc, #100]	; (10002028 <sysiniValueB4+0xb4>)
10001fc4:	881a      	ldrh	r2, [r3, #0]
10001fc6:	4b1e      	ldr	r3, [pc, #120]	; (10002040 <sysiniValueB4+0xcc>)
10001fc8:	801a      	strh	r2, [r3, #0]
	linearwalk_cw1 = linearwalk_gen;
10001fca:	4b17      	ldr	r3, [pc, #92]	; (10002028 <sysiniValueB4+0xb4>)
10001fcc:	881a      	ldrh	r2, [r3, #0]
10001fce:	4b1d      	ldr	r3, [pc, #116]	; (10002044 <sysiniValueB4+0xd0>)
10001fd0:	801a      	strh	r2, [r3, #0]
	linearwalk_cw2 = linearwalk_gen;
10001fd2:	4b15      	ldr	r3, [pc, #84]	; (10002028 <sysiniValueB4+0xb4>)
10001fd4:	881a      	ldrh	r2, [r3, #0]
10001fd6:	4b1c      	ldr	r3, [pc, #112]	; (10002048 <sysiniValueB4+0xd4>)
10001fd8:	801a      	strh	r2, [r3, #0]

	Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10001fda:	4b14      	ldr	r3, [pc, #80]	; (1000202c <sysiniValueB4+0xb8>)
10001fdc:	881b      	ldrh	r3, [r3, #0]
10001fde:	0a1b      	lsrs	r3, r3, #8
10001fe0:	b29a      	uxth	r2, r3
10001fe2:	4b1a      	ldr	r3, [pc, #104]	; (1000204c <sysiniValueB4+0xd8>)
10001fe4:	801a      	strh	r2, [r3, #0]
	Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
10001fe6:	4b11      	ldr	r3, [pc, #68]	; (1000202c <sysiniValueB4+0xb8>)
10001fe8:	881b      	ldrh	r3, [r3, #0]
10001fea:	0a1b      	lsrs	r3, r3, #8
10001fec:	b29a      	uxth	r2, r3
10001fee:	4b18      	ldr	r3, [pc, #96]	; (10002050 <sysiniValueB4+0xdc>)
10001ff0:	801a      	strh	r2, [r3, #0]
	Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10001ff2:	4b0e      	ldr	r3, [pc, #56]	; (1000202c <sysiniValueB4+0xb8>)
10001ff4:	881b      	ldrh	r3, [r3, #0]
10001ff6:	22ff      	movs	r2, #255	; 0xff
10001ff8:	4013      	ands	r3, r2
10001ffa:	b29a      	uxth	r2, r3
10001ffc:	4b15      	ldr	r3, [pc, #84]	; (10002054 <sysiniValueB4+0xe0>)
10001ffe:	801a      	strh	r2, [r3, #0]
	Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10002000:	4b0a      	ldr	r3, [pc, #40]	; (1000202c <sysiniValueB4+0xb8>)
10002002:	881b      	ldrh	r3, [r3, #0]
10002004:	22ff      	movs	r2, #255	; 0xff
10002006:	4013      	ands	r3, r2
10002008:	b29a      	uxth	r2, r3
1000200a:	4b13      	ldr	r3, [pc, #76]	; (10002058 <sysiniValueB4+0xe4>)
1000200c:	801a      	strh	r2, [r3, #0]
 }
1000200e:	46bd      	mov	sp, r7
10002010:	bd80      	pop	{r7, pc}
10002012:	46c0      	nop			; (mov r8, r8)
10002014:	20000862 	.word	0x20000862
10002018:	20000840 	.word	0x20000840
1000201c:	2000088a 	.word	0x2000088a
10002020:	20000814 	.word	0x20000814
10002024:	200008aa 	.word	0x200008aa
10002028:	2000054a 	.word	0x2000054a
1000202c:	200008a0 	.word	0x200008a0
10002030:	200008b8 	.word	0x200008b8
10002034:	20000838 	.word	0x20000838
10002038:	2000088c 	.word	0x2000088c
1000203c:	200007ec 	.word	0x200007ec
10002040:	20000842 	.word	0x20000842
10002044:	20000908 	.word	0x20000908
10002048:	2000083e 	.word	0x2000083e
1000204c:	20000832 	.word	0x20000832
10002050:	200008f4 	.word	0x200008f4
10002054:	2000081c 	.word	0x2000081c
10002058:	200008a6 	.word	0x200008a6

1000205c <sysiniValueB5>:

 void sysiniValueB5(void)
 {
1000205c:	b580      	push	{r7, lr}
1000205e:	af00      	add	r7, sp, #0
	 RegOnOff = RegOnOff_OFFvalue;
10002060:	4b0e      	ldr	r3, [pc, #56]	; (1000209c <sysiniValueB5+0x40>)
10002062:	2205      	movs	r2, #5
10002064:	701a      	strb	r2, [r3, #0]
	 RegOnOff2 = 0;
10002066:	4b0e      	ldr	r3, [pc, #56]	; (100020a0 <sysiniValueB5+0x44>)
10002068:	2200      	movs	r2, #0
1000206a:	701a      	strb	r2, [r3, #0]
	 Reserve_2 = 0;
1000206c:	4b0d      	ldr	r3, [pc, #52]	; (100020a4 <sysiniValueB5+0x48>)
1000206e:	2200      	movs	r2, #0
10002070:	801a      	strh	r2, [r3, #0]
	 dimOff_Ww = 4095;
10002072:	4b0d      	ldr	r3, [pc, #52]	; (100020a8 <sysiniValueB5+0x4c>)
10002074:	4a0d      	ldr	r2, [pc, #52]	; (100020ac <sysiniValueB5+0x50>)
10002076:	801a      	strh	r2, [r3, #0]
	 dimOff_Cw = 4095;
10002078:	4b0d      	ldr	r3, [pc, #52]	; (100020b0 <sysiniValueB5+0x54>)
1000207a:	4a0c      	ldr	r2, [pc, #48]	; (100020ac <sysiniValueB5+0x50>)
1000207c:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Ww = 0x01ff;
1000207e:	4b0d      	ldr	r3, [pc, #52]	; (100020b4 <sysiniValueB5+0x58>)
10002080:	4a0d      	ldr	r2, [pc, #52]	; (100020b8 <sysiniValueB5+0x5c>)
10002082:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Cw = 0x01ff;
10002084:	4b0d      	ldr	r3, [pc, #52]	; (100020bc <sysiniValueB5+0x60>)
10002086:	4a0c      	ldr	r2, [pc, #48]	; (100020b8 <sysiniValueB5+0x5c>)
10002088:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Ww = 0x02ff;
1000208a:	4b0d      	ldr	r3, [pc, #52]	; (100020c0 <sysiniValueB5+0x64>)
1000208c:	4a0d      	ldr	r2, [pc, #52]	; (100020c4 <sysiniValueB5+0x68>)
1000208e:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Cw = 0x02ff;
10002090:	4b0d      	ldr	r3, [pc, #52]	; (100020c8 <sysiniValueB5+0x6c>)
10002092:	4a0c      	ldr	r2, [pc, #48]	; (100020c4 <sysiniValueB5+0x68>)
10002094:	801a      	strh	r2, [r3, #0]
 }
10002096:	46bd      	mov	sp, r7
10002098:	bd80      	pop	{r7, pc}
1000209a:	46c0      	nop			; (mov r8, r8)
1000209c:	2000085a 	.word	0x2000085a
100020a0:	20000818 	.word	0x20000818
100020a4:	200007f4 	.word	0x200007f4
100020a8:	20000900 	.word	0x20000900
100020ac:	00000fff 	.word	0x00000fff
100020b0:	20000864 	.word	0x20000864
100020b4:	200008a4 	.word	0x200008a4
100020b8:	000001ff 	.word	0x000001ff
100020bc:	200008b2 	.word	0x200008b2
100020c0:	200007c8 	.word	0x200007c8
100020c4:	000002ff 	.word	0x000002ff
100020c8:	20000970 	.word	0x20000970

100020cc <bcuInit>:

 //-----------------------------------------------
 // BCCU Vorgaben

 void bcuInit(void)
 {
100020cc:	b580      	push	{r7, lr}
100020ce:	af00      	add	r7, sp, #0
		switch  (RegOnOff)
100020d0:	4b19      	ldr	r3, [pc, #100]	; (10002138 <bcuInit+0x6c>)
100020d2:	781b      	ldrb	r3, [r3, #0]
100020d4:	2b05      	cmp	r3, #5
100020d6:	d82c      	bhi.n	10002132 <bcuInit+0x66>
100020d8:	009a      	lsls	r2, r3, #2
100020da:	4b18      	ldr	r3, [pc, #96]	; (1000213c <bcuInit+0x70>)
100020dc:	18d3      	adds	r3, r2, r3
100020de:	681b      	ldr	r3, [r3, #0]
100020e0:	469f      	mov	pc, r3
		{
		case RegOnOff_0Proz : 		dimAkt_Ww = 0;
100020e2:	4b17      	ldr	r3, [pc, #92]	; (10002140 <bcuInit+0x74>)
100020e4:	2200      	movs	r2, #0
100020e6:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0;
100020e8:	4b16      	ldr	r3, [pc, #88]	; (10002144 <bcuInit+0x78>)
100020ea:	2200      	movs	r2, #0
100020ec:	801a      	strh	r2, [r3, #0]
									break;
100020ee:	e021      	b.n	10002134 <bcuInit+0x68>
		case RegOnOff_100Proz : 	dimAkt_Ww = 0x7fff;
100020f0:	4b13      	ldr	r3, [pc, #76]	; (10002140 <bcuInit+0x74>)
100020f2:	4a15      	ldr	r2, [pc, #84]	; (10002148 <bcuInit+0x7c>)
100020f4:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0x7fff;
100020f6:	4b13      	ldr	r3, [pc, #76]	; (10002144 <bcuInit+0x78>)
100020f8:	4a13      	ldr	r2, [pc, #76]	; (10002148 <bcuInit+0x7c>)
100020fa:	801a      	strh	r2, [r3, #0]
									break;
100020fc:	e01a      	b.n	10002134 <bcuInit+0x68>
		case RegOnOff_N1value : 	dimAkt_Ww = dimNorm1_Ww;
100020fe:	4b13      	ldr	r3, [pc, #76]	; (1000214c <bcuInit+0x80>)
10002100:	881a      	ldrh	r2, [r3, #0]
10002102:	4b0f      	ldr	r3, [pc, #60]	; (10002140 <bcuInit+0x74>)
10002104:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm1_Cw;
10002106:	4b12      	ldr	r3, [pc, #72]	; (10002150 <bcuInit+0x84>)
10002108:	881a      	ldrh	r2, [r3, #0]
1000210a:	4b0e      	ldr	r3, [pc, #56]	; (10002144 <bcuInit+0x78>)
1000210c:	801a      	strh	r2, [r3, #0]
		case RegOnOff_N2value : 	dimAkt_Ww = dimNorm2_Ww;
1000210e:	4b11      	ldr	r3, [pc, #68]	; (10002154 <bcuInit+0x88>)
10002110:	881a      	ldrh	r2, [r3, #0]
10002112:	4b0b      	ldr	r3, [pc, #44]	; (10002140 <bcuInit+0x74>)
10002114:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm2_Cw;
10002116:	4b10      	ldr	r3, [pc, #64]	; (10002158 <bcuInit+0x8c>)
10002118:	881a      	ldrh	r2, [r3, #0]
1000211a:	4b0a      	ldr	r3, [pc, #40]	; (10002144 <bcuInit+0x78>)
1000211c:	801a      	strh	r2, [r3, #0]
									break;
1000211e:	e009      	b.n	10002134 <bcuInit+0x68>
		case RegOnOff_OFFvalue : 	dimAkt_Ww = dimOff_Ww;
10002120:	4b0e      	ldr	r3, [pc, #56]	; (1000215c <bcuInit+0x90>)
10002122:	881a      	ldrh	r2, [r3, #0]
10002124:	4b06      	ldr	r3, [pc, #24]	; (10002140 <bcuInit+0x74>)
10002126:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimOff_Cw;
10002128:	4b0d      	ldr	r3, [pc, #52]	; (10002160 <bcuInit+0x94>)
1000212a:	881a      	ldrh	r2, [r3, #0]
1000212c:	4b05      	ldr	r3, [pc, #20]	; (10002144 <bcuInit+0x78>)
1000212e:	801a      	strh	r2, [r3, #0]
									break;
10002130:	e000      	b.n	10002134 <bcuInit+0x68>
		default:
									break;
10002132:	46c0      	nop			; (mov r8, r8)
		}

 }
10002134:	46bd      	mov	sp, r7
10002136:	bd80      	pop	{r7, pc}
10002138:	2000085a 	.word	0x2000085a
1000213c:	100095bc 	.word	0x100095bc
10002140:	200008ac 	.word	0x200008ac
10002144:	200008c0 	.word	0x200008c0
10002148:	00007fff 	.word	0x00007fff
1000214c:	200008a4 	.word	0x200008a4
10002150:	200008b2 	.word	0x200008b2
10002154:	200007c8 	.word	0x200007c8
10002158:	20000970 	.word	0x20000970
1000215c:	20000900 	.word	0x20000900
10002160:	20000864 	.word	0x20000864

10002164 <bcuUebergabe>:
 //----------------------------------

 void bcuUebergabe(void)
 {
10002164:	b580      	push	{r7, lr}
10002166:	af00      	add	r7, sp, #0
//	 PDM_BCCU_AbortLinearWalk(&PDM_BCCU_0);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_1);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_2);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_3);

 PDM_BCCU_SetIntensity(&PDM_BCCU_0,Farbe_ww2);
10002168:	4b20      	ldr	r3, [pc, #128]	; (100021ec <bcuUebergabe+0x88>)
1000216a:	881b      	ldrh	r3, [r3, #0]
1000216c:	1c1a      	adds	r2, r3, #0
1000216e:	4b20      	ldr	r3, [pc, #128]	; (100021f0 <bcuUebergabe+0x8c>)
10002170:	1c18      	adds	r0, r3, #0
10002172:	1c11      	adds	r1, r2, #0
10002174:	f002 feaa 	bl	10004ecc <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_1,Farbe_cw2);
10002178:	4b1e      	ldr	r3, [pc, #120]	; (100021f4 <bcuUebergabe+0x90>)
1000217a:	881b      	ldrh	r3, [r3, #0]
1000217c:	1c1a      	adds	r2, r3, #0
1000217e:	4b1e      	ldr	r3, [pc, #120]	; (100021f8 <bcuUebergabe+0x94>)
10002180:	1c18      	adds	r0, r3, #0
10002182:	1c11      	adds	r1, r2, #0
10002184:	f002 fea2 	bl	10004ecc <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_2,Farbe_ww1);
10002188:	4b1c      	ldr	r3, [pc, #112]	; (100021fc <bcuUebergabe+0x98>)
1000218a:	881b      	ldrh	r3, [r3, #0]
1000218c:	1c1a      	adds	r2, r3, #0
1000218e:	4b1c      	ldr	r3, [pc, #112]	; (10002200 <bcuUebergabe+0x9c>)
10002190:	1c18      	adds	r0, r3, #0
10002192:	1c11      	adds	r1, r2, #0
10002194:	f002 fe9a 	bl	10004ecc <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_3,Farbe_cw1);
10002198:	4b1a      	ldr	r3, [pc, #104]	; (10002204 <bcuUebergabe+0xa0>)
1000219a:	881b      	ldrh	r3, [r3, #0]
1000219c:	1c1a      	adds	r2, r3, #0
1000219e:	4b1a      	ldr	r3, [pc, #104]	; (10002208 <bcuUebergabe+0xa4>)
100021a0:	1c18      	adds	r0, r3, #0
100021a2:	1c11      	adds	r1, r2, #0
100021a4:	f002 fe92 	bl	10004ecc <PDM_BCCU_SetIntensity>

 PDM_BCCU_SetLinearWalk(&PDM_BCCU_0,linearwalk_ww2); // Go to target intensity slowly
100021a8:	4b18      	ldr	r3, [pc, #96]	; (1000220c <bcuUebergabe+0xa8>)
100021aa:	881b      	ldrh	r3, [r3, #0]
100021ac:	1c1a      	adds	r2, r3, #0
100021ae:	4b10      	ldr	r3, [pc, #64]	; (100021f0 <bcuUebergabe+0x8c>)
100021b0:	1c18      	adds	r0, r3, #0
100021b2:	1c11      	adds	r1, r2, #0
100021b4:	f002 fe9a 	bl	10004eec <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_1,linearwalk_cw2); // Go to target intensity slowly
100021b8:	4b15      	ldr	r3, [pc, #84]	; (10002210 <bcuUebergabe+0xac>)
100021ba:	881b      	ldrh	r3, [r3, #0]
100021bc:	1c1a      	adds	r2, r3, #0
100021be:	4b0e      	ldr	r3, [pc, #56]	; (100021f8 <bcuUebergabe+0x94>)
100021c0:	1c18      	adds	r0, r3, #0
100021c2:	1c11      	adds	r1, r2, #0
100021c4:	f002 fe92 	bl	10004eec <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_2,linearwalk_ww1); // Go to target intensity slowly
100021c8:	4b12      	ldr	r3, [pc, #72]	; (10002214 <bcuUebergabe+0xb0>)
100021ca:	881b      	ldrh	r3, [r3, #0]
100021cc:	1c1a      	adds	r2, r3, #0
100021ce:	4b0c      	ldr	r3, [pc, #48]	; (10002200 <bcuUebergabe+0x9c>)
100021d0:	1c18      	adds	r0, r3, #0
100021d2:	1c11      	adds	r1, r2, #0
100021d4:	f002 fe8a 	bl	10004eec <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_3,linearwalk_cw1); // Go to target intensity slowly
100021d8:	4b0f      	ldr	r3, [pc, #60]	; (10002218 <bcuUebergabe+0xb4>)
100021da:	881b      	ldrh	r3, [r3, #0]
100021dc:	1c1a      	adds	r2, r3, #0
100021de:	4b0a      	ldr	r3, [pc, #40]	; (10002208 <bcuUebergabe+0xa4>)
100021e0:	1c18      	adds	r0, r3, #0
100021e2:	1c11      	adds	r1, r2, #0
100021e4:	f002 fe82 	bl	10004eec <PDM_BCCU_SetLinearWalk>
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_0);
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_2);

 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_1);
// PDM_BCCU_StartLinearWalk(&PDM_BCCU_3);
 }
100021e8:	46bd      	mov	sp, r7
100021ea:	bd80      	pop	{r7, pc}
100021ec:	200007f8 	.word	0x200007f8
100021f0:	200005d0 	.word	0x200005d0
100021f4:	20000902 	.word	0x20000902
100021f8:	20000614 	.word	0x20000614
100021fc:	200007fa 	.word	0x200007fa
10002200:	20000658 	.word	0x20000658
10002204:	20000800 	.word	0x20000800
10002208:	2000069c 	.word	0x2000069c
1000220c:	20000842 	.word	0x20000842
10002210:	2000083e 	.word	0x2000083e
10002214:	200007ec 	.word	0x200007ec
10002218:	20000908 	.word	0x20000908

1000221c <bcuAktBerechnung>:
 //----------------------------------


 //----------------------------------
 void bcuAktBerechnung(void)
  {
1000221c:	b580      	push	{r7, lr}
1000221e:	b082      	sub	sp, #8
10002220:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

     Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10002222:	4b28      	ldr	r3, [pc, #160]	; (100022c4 <bcuAktBerechnung+0xa8>)
10002224:	881b      	ldrh	r3, [r3, #0]
10002226:	0a1b      	lsrs	r3, r3, #8
10002228:	b29a      	uxth	r2, r3
1000222a:	4b27      	ldr	r3, [pc, #156]	; (100022c8 <bcuAktBerechnung+0xac>)
1000222c:	801a      	strh	r2, [r3, #0]
     Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
1000222e:	4b25      	ldr	r3, [pc, #148]	; (100022c4 <bcuAktBerechnung+0xa8>)
10002230:	881b      	ldrh	r3, [r3, #0]
10002232:	0a1b      	lsrs	r3, r3, #8
10002234:	b29a      	uxth	r2, r3
10002236:	4b25      	ldr	r3, [pc, #148]	; (100022cc <bcuAktBerechnung+0xb0>)
10002238:	801a      	strh	r2, [r3, #0]
     Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
1000223a:	4b22      	ldr	r3, [pc, #136]	; (100022c4 <bcuAktBerechnung+0xa8>)
1000223c:	881b      	ldrh	r3, [r3, #0]
1000223e:	22ff      	movs	r2, #255	; 0xff
10002240:	4013      	ands	r3, r2
10002242:	b29a      	uxth	r2, r3
10002244:	4b22      	ldr	r3, [pc, #136]	; (100022d0 <bcuAktBerechnung+0xb4>)
10002246:	801a      	strh	r2, [r3, #0]
     Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10002248:	4b1e      	ldr	r3, [pc, #120]	; (100022c4 <bcuAktBerechnung+0xa8>)
1000224a:	881b      	ldrh	r3, [r3, #0]
1000224c:	22ff      	movs	r2, #255	; 0xff
1000224e:	4013      	ands	r3, r2
10002250:	b29a      	uxth	r2, r3
10002252:	4b20      	ldr	r3, [pc, #128]	; (100022d4 <bcuAktBerechnung+0xb8>)
10002254:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Ww * Farbe_ww1_Quot;
10002256:	4b20      	ldr	r3, [pc, #128]	; (100022d8 <bcuAktBerechnung+0xbc>)
10002258:	881b      	ldrh	r3, [r3, #0]
1000225a:	1c1a      	adds	r2, r3, #0
1000225c:	4b1a      	ldr	r3, [pc, #104]	; (100022c8 <bcuAktBerechnung+0xac>)
1000225e:	881b      	ldrh	r3, [r3, #0]
10002260:	4353      	muls	r3, r2
10002262:	607b      	str	r3, [r7, #4]
	 Farbe_ww1 = (VarA / 0x100) >>4;
10002264:	687b      	ldr	r3, [r7, #4]
10002266:	0a1b      	lsrs	r3, r3, #8
10002268:	091b      	lsrs	r3, r3, #4
1000226a:	b29a      	uxth	r2, r3
1000226c:	4b1b      	ldr	r3, [pc, #108]	; (100022dc <bcuAktBerechnung+0xc0>)
1000226e:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Farbe_ww2_Quot;
10002270:	4b19      	ldr	r3, [pc, #100]	; (100022d8 <bcuAktBerechnung+0xbc>)
10002272:	881b      	ldrh	r3, [r3, #0]
10002274:	1c1a      	adds	r2, r3, #0
10002276:	4b16      	ldr	r3, [pc, #88]	; (100022d0 <bcuAktBerechnung+0xb4>)
10002278:	881b      	ldrh	r3, [r3, #0]
1000227a:	4353      	muls	r3, r2
1000227c:	607b      	str	r3, [r7, #4]
	 Farbe_ww2 = (VarA / 0x100) >>4;
1000227e:	687b      	ldr	r3, [r7, #4]
10002280:	0a1b      	lsrs	r3, r3, #8
10002282:	091b      	lsrs	r3, r3, #4
10002284:	b29a      	uxth	r2, r3
10002286:	4b16      	ldr	r3, [pc, #88]	; (100022e0 <bcuAktBerechnung+0xc4>)
10002288:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Cw * Farbe_cw1_Quot;
1000228a:	4b16      	ldr	r3, [pc, #88]	; (100022e4 <bcuAktBerechnung+0xc8>)
1000228c:	881b      	ldrh	r3, [r3, #0]
1000228e:	1c1a      	adds	r2, r3, #0
10002290:	4b0e      	ldr	r3, [pc, #56]	; (100022cc <bcuAktBerechnung+0xb0>)
10002292:	881b      	ldrh	r3, [r3, #0]
10002294:	4353      	muls	r3, r2
10002296:	607b      	str	r3, [r7, #4]
	 Farbe_cw1 = (VarA / 0x100) >>4;
10002298:	687b      	ldr	r3, [r7, #4]
1000229a:	0a1b      	lsrs	r3, r3, #8
1000229c:	091b      	lsrs	r3, r3, #4
1000229e:	b29a      	uxth	r2, r3
100022a0:	4b11      	ldr	r3, [pc, #68]	; (100022e8 <bcuAktBerechnung+0xcc>)
100022a2:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Farbe_cw2_Quot;
100022a4:	4b0f      	ldr	r3, [pc, #60]	; (100022e4 <bcuAktBerechnung+0xc8>)
100022a6:	881b      	ldrh	r3, [r3, #0]
100022a8:	1c1a      	adds	r2, r3, #0
100022aa:	4b0a      	ldr	r3, [pc, #40]	; (100022d4 <bcuAktBerechnung+0xb8>)
100022ac:	881b      	ldrh	r3, [r3, #0]
100022ae:	4353      	muls	r3, r2
100022b0:	607b      	str	r3, [r7, #4]
	 Farbe_cw2 = (VarA / 0x100) >>4;
100022b2:	687b      	ldr	r3, [r7, #4]
100022b4:	0a1b      	lsrs	r3, r3, #8
100022b6:	091b      	lsrs	r3, r3, #4
100022b8:	b29a      	uxth	r2, r3
100022ba:	4b0c      	ldr	r3, [pc, #48]	; (100022ec <bcuAktBerechnung+0xd0>)
100022bc:	801a      	strh	r2, [r3, #0]
  }
100022be:	46bd      	mov	sp, r7
100022c0:	b002      	add	sp, #8
100022c2:	bd80      	pop	{r7, pc}
100022c4:	200008a0 	.word	0x200008a0
100022c8:	20000832 	.word	0x20000832
100022cc:	200008f4 	.word	0x200008f4
100022d0:	2000081c 	.word	0x2000081c
100022d4:	200008a6 	.word	0x200008a6
100022d8:	200008ac 	.word	0x200008ac
100022dc:	200007fa 	.word	0x200007fa
100022e0:	200007f8 	.word	0x200007f8
100022e4:	200008c0 	.word	0x200008c0
100022e8:	20000800 	.word	0x20000800
100022ec:	20000902 	.word	0x20000902

100022f0 <bcuColorBerechnung>:
	 Farbe_cw2 = (VarA / 0x100) >>4;
  }
 //----------------------------------

 void bcuColorBerechnung(void)
  {
100022f0:	b580      	push	{r7, lr}
100022f2:	b082      	sub	sp, #8
100022f4:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

	 dimAkt_Ww = 0xffff;
100022f6:	4b1e      	ldr	r3, [pc, #120]	; (10002370 <bcuColorBerechnung+0x80>)
100022f8:	2201      	movs	r2, #1
100022fa:	4252      	negs	r2, r2
100022fc:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Brightness_Gen;
100022fe:	4b1c      	ldr	r3, [pc, #112]	; (10002370 <bcuColorBerechnung+0x80>)
10002300:	881b      	ldrh	r3, [r3, #0]
10002302:	1c1a      	adds	r2, r3, #0
10002304:	4b1b      	ldr	r3, [pc, #108]	; (10002374 <bcuColorBerechnung+0x84>)
10002306:	881b      	ldrh	r3, [r3, #0]
10002308:	4353      	muls	r3, r2
1000230a:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
1000230c:	687b      	ldr	r3, [r7, #4]
1000230e:	0c1b      	lsrs	r3, r3, #16
10002310:	607b      	str	r3, [r7, #4]
	 VarA = VarA * (0xffff - ColorQuot_Gen);
10002312:	4b19      	ldr	r3, [pc, #100]	; (10002378 <bcuColorBerechnung+0x88>)
10002314:	881b      	ldrh	r3, [r3, #0]
10002316:	1c1a      	adds	r2, r3, #0
10002318:	4b18      	ldr	r3, [pc, #96]	; (1000237c <bcuColorBerechnung+0x8c>)
1000231a:	1a9b      	subs	r3, r3, r2
1000231c:	1c1a      	adds	r2, r3, #0
1000231e:	687b      	ldr	r3, [r7, #4]
10002320:	4353      	muls	r3, r2
10002322:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
10002324:	687b      	ldr	r3, [r7, #4]
10002326:	0c1b      	lsrs	r3, r3, #16
10002328:	607b      	str	r3, [r7, #4]
	 dimAkt_Ww = VarA;
1000232a:	687b      	ldr	r3, [r7, #4]
1000232c:	b29a      	uxth	r2, r3
1000232e:	4b10      	ldr	r3, [pc, #64]	; (10002370 <bcuColorBerechnung+0x80>)
10002330:	801a      	strh	r2, [r3, #0]

	 dimAkt_Cw = 0xffff;
10002332:	4b13      	ldr	r3, [pc, #76]	; (10002380 <bcuColorBerechnung+0x90>)
10002334:	2201      	movs	r2, #1
10002336:	4252      	negs	r2, r2
10002338:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Brightness_Gen;
1000233a:	4b11      	ldr	r3, [pc, #68]	; (10002380 <bcuColorBerechnung+0x90>)
1000233c:	881b      	ldrh	r3, [r3, #0]
1000233e:	1c1a      	adds	r2, r3, #0
10002340:	4b0c      	ldr	r3, [pc, #48]	; (10002374 <bcuColorBerechnung+0x84>)
10002342:	881b      	ldrh	r3, [r3, #0]
10002344:	4353      	muls	r3, r2
10002346:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
10002348:	687b      	ldr	r3, [r7, #4]
1000234a:	0c1b      	lsrs	r3, r3, #16
1000234c:	607b      	str	r3, [r7, #4]
	 VarA = VarA * ColorQuot_Gen;
1000234e:	4b0a      	ldr	r3, [pc, #40]	; (10002378 <bcuColorBerechnung+0x88>)
10002350:	881b      	ldrh	r3, [r3, #0]
10002352:	1c1a      	adds	r2, r3, #0
10002354:	687b      	ldr	r3, [r7, #4]
10002356:	4353      	muls	r3, r2
10002358:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
1000235a:	687b      	ldr	r3, [r7, #4]
1000235c:	0c1b      	lsrs	r3, r3, #16
1000235e:	607b      	str	r3, [r7, #4]
	 dimAkt_Cw = VarA;
10002360:	687b      	ldr	r3, [r7, #4]
10002362:	b29a      	uxth	r2, r3
10002364:	4b06      	ldr	r3, [pc, #24]	; (10002380 <bcuColorBerechnung+0x90>)
10002366:	801a      	strh	r2, [r3, #0]
  }
10002368:	46bd      	mov	sp, r7
1000236a:	b002      	add	sp, #8
1000236c:	bd80      	pop	{r7, pc}
1000236e:	46c0      	nop			; (mov r8, r8)
10002370:	200008ac 	.word	0x200008ac
10002374:	2000054c 	.word	0x2000054c
10002378:	2000054e 	.word	0x2000054e
1000237c:	0000ffff 	.word	0x0000ffff
10002380:	200008c0 	.word	0x200008c0

10002384 <Offlight_zahler_write>:
 //----------------------------------



 void Offlight_zahler_write(void)
 {
10002384:	b580      	push	{r7, lr}
10002386:	b082      	sub	sp, #8
10002388:	af00      	add	r7, sp, #0
     uint8_t a;
	 if(RegOnOff == RegOnOff_OFFvalue)
1000238a:	4b3b      	ldr	r3, [pc, #236]	; (10002478 <Offlight_zahler_write+0xf4>)
1000238c:	781b      	ldrb	r3, [r3, #0]
1000238e:	2b05      	cmp	r3, #5
10002390:	d000      	beq.n	10002394 <Offlight_zahler_write+0x10>
10002392:	e06e      	b.n	10002472 <Offlight_zahler_write+0xee>
	 {
	 zahler_offlight=zahler_offlight+1;
10002394:	4b39      	ldr	r3, [pc, #228]	; (1000247c <Offlight_zahler_write+0xf8>)
10002396:	881b      	ldrh	r3, [r3, #0]
10002398:	3301      	adds	r3, #1
1000239a:	b29a      	uxth	r2, r3
1000239c:	4b37      	ldr	r3, [pc, #220]	; (1000247c <Offlight_zahler_write+0xf8>)
1000239e:	801a      	strh	r2, [r3, #0]

	  if(zahler_offlight >= con_zahler_offlight)
100023a0:	4b36      	ldr	r3, [pc, #216]	; (1000247c <Offlight_zahler_write+0xf8>)
100023a2:	881b      	ldrh	r3, [r3, #0]
100023a4:	2b3b      	cmp	r3, #59	; 0x3b
100023a6:	d964      	bls.n	10002472 <Offlight_zahler_write+0xee>
	  {
		     zahler_offlight=0;
100023a8:	4b34      	ldr	r3, [pc, #208]	; (1000247c <Offlight_zahler_write+0xf8>)
100023aa:	2200      	movs	r2, #0
100023ac:	801a      	strh	r2, [r3, #0]
			a = read_off_light_EEprom();
100023ae:	f7ff fc2d 	bl	10001c0c <read_off_light_EEprom>
100023b2:	1c02      	adds	r2, r0, #0
100023b4:	1dfb      	adds	r3, r7, #7
100023b6:	701a      	strb	r2, [r3, #0]
			if (a == 0x03)
100023b8:	1dfb      	adds	r3, r7, #7
100023ba:	781b      	ldrb	r3, [r3, #0]
100023bc:	2b03      	cmp	r3, #3
100023be:	d152      	bne.n	10002466 <Offlight_zahler_write+0xe2>
			{
			dimOff_Ww = dimAkt_Ww;
100023c0:	4b2f      	ldr	r3, [pc, #188]	; (10002480 <Offlight_zahler_write+0xfc>)
100023c2:	881a      	ldrh	r2, [r3, #0]
100023c4:	4b2f      	ldr	r3, [pc, #188]	; (10002484 <Offlight_zahler_write+0x100>)
100023c6:	801a      	strh	r2, [r3, #0]
			dimOff_Cw = dimAkt_Cw;
100023c8:	4b2f      	ldr	r3, [pc, #188]	; (10002488 <Offlight_zahler_write+0x104>)
100023ca:	881a      	ldrh	r2, [r3, #0]
100023cc:	4b2f      	ldr	r3, [pc, #188]	; (1000248c <Offlight_zahler_write+0x108>)
100023ce:	801a      	strh	r2, [r3, #0]

			 if ((ReadBuffer2[4] == (dimOff_Ww / 0x100)) && ( ReadBuffer2[5] == (dimOff_Ww & 0xff) ) && (ReadBuffer2[6] == (dimOff_Cw / 0x100)) && (ReadBuffer2[7] == (dimOff_Cw & 0xff)) )
100023d0:	4b2f      	ldr	r3, [pc, #188]	; (10002490 <Offlight_zahler_write+0x10c>)
100023d2:	791b      	ldrb	r3, [r3, #4]
100023d4:	b29a      	uxth	r2, r3
100023d6:	4b2b      	ldr	r3, [pc, #172]	; (10002484 <Offlight_zahler_write+0x100>)
100023d8:	881b      	ldrh	r3, [r3, #0]
100023da:	0a1b      	lsrs	r3, r3, #8
100023dc:	b29b      	uxth	r3, r3
100023de:	429a      	cmp	r2, r3
100023e0:	d120      	bne.n	10002424 <Offlight_zahler_write+0xa0>
100023e2:	4b2b      	ldr	r3, [pc, #172]	; (10002490 <Offlight_zahler_write+0x10c>)
100023e4:	795b      	ldrb	r3, [r3, #5]
100023e6:	1c1a      	adds	r2, r3, #0
100023e8:	4b26      	ldr	r3, [pc, #152]	; (10002484 <Offlight_zahler_write+0x100>)
100023ea:	881b      	ldrh	r3, [r3, #0]
100023ec:	1c19      	adds	r1, r3, #0
100023ee:	23ff      	movs	r3, #255	; 0xff
100023f0:	400b      	ands	r3, r1
100023f2:	429a      	cmp	r2, r3
100023f4:	d116      	bne.n	10002424 <Offlight_zahler_write+0xa0>
100023f6:	4b26      	ldr	r3, [pc, #152]	; (10002490 <Offlight_zahler_write+0x10c>)
100023f8:	799b      	ldrb	r3, [r3, #6]
100023fa:	b29a      	uxth	r2, r3
100023fc:	4b23      	ldr	r3, [pc, #140]	; (1000248c <Offlight_zahler_write+0x108>)
100023fe:	881b      	ldrh	r3, [r3, #0]
10002400:	0a1b      	lsrs	r3, r3, #8
10002402:	b29b      	uxth	r3, r3
10002404:	429a      	cmp	r2, r3
10002406:	d10d      	bne.n	10002424 <Offlight_zahler_write+0xa0>
10002408:	4b21      	ldr	r3, [pc, #132]	; (10002490 <Offlight_zahler_write+0x10c>)
1000240a:	79db      	ldrb	r3, [r3, #7]
1000240c:	1c1a      	adds	r2, r3, #0
1000240e:	4b1f      	ldr	r3, [pc, #124]	; (1000248c <Offlight_zahler_write+0x108>)
10002410:	881b      	ldrh	r3, [r3, #0]
10002412:	1c19      	adds	r1, r3, #0
10002414:	23ff      	movs	r3, #255	; 0xff
10002416:	400b      	ands	r3, r1
10002418:	429a      	cmp	r2, r3
1000241a:	d103      	bne.n	10002424 <Offlight_zahler_write+0xa0>
			 {
		     zahler_offlight=0;
1000241c:	4b17      	ldr	r3, [pc, #92]	; (1000247c <Offlight_zahler_write+0xf8>)
1000241e:	2200      	movs	r2, #0
10002420:	801a      	strh	r2, [r3, #0]
10002422:	e023      	b.n	1000246c <Offlight_zahler_write+0xe8>
			 }
			 else{
		     ReadBuffer2[4] = dimOff_Ww / 0x100;
10002424:	4b17      	ldr	r3, [pc, #92]	; (10002484 <Offlight_zahler_write+0x100>)
10002426:	881b      	ldrh	r3, [r3, #0]
10002428:	0a1b      	lsrs	r3, r3, #8
1000242a:	b29b      	uxth	r3, r3
1000242c:	b2da      	uxtb	r2, r3
1000242e:	4b18      	ldr	r3, [pc, #96]	; (10002490 <Offlight_zahler_write+0x10c>)
10002430:	711a      	strb	r2, [r3, #4]
		     ReadBuffer2[5] = dimOff_Ww & 0xff;
10002432:	4b14      	ldr	r3, [pc, #80]	; (10002484 <Offlight_zahler_write+0x100>)
10002434:	881b      	ldrh	r3, [r3, #0]
10002436:	b2da      	uxtb	r2, r3
10002438:	4b15      	ldr	r3, [pc, #84]	; (10002490 <Offlight_zahler_write+0x10c>)
1000243a:	715a      	strb	r2, [r3, #5]
		     ReadBuffer2[6] = dimOff_Cw / 0x100;
1000243c:	4b13      	ldr	r3, [pc, #76]	; (1000248c <Offlight_zahler_write+0x108>)
1000243e:	881b      	ldrh	r3, [r3, #0]
10002440:	0a1b      	lsrs	r3, r3, #8
10002442:	b29b      	uxth	r3, r3
10002444:	b2da      	uxtb	r2, r3
10002446:	4b12      	ldr	r3, [pc, #72]	; (10002490 <Offlight_zahler_write+0x10c>)
10002448:	719a      	strb	r2, [r3, #6]
		     ReadBuffer2[7] = dimOff_Cw & 0xff;
1000244a:	4b10      	ldr	r3, [pc, #64]	; (1000248c <Offlight_zahler_write+0x108>)
1000244c:	881b      	ldrh	r3, [r3, #0]
1000244e:	b2da      	uxtb	r2, r3
10002450:	4b0f      	ldr	r3, [pc, #60]	; (10002490 <Offlight_zahler_write+0x10c>)
10002452:	71da      	strb	r2, [r3, #7]
		     a = writeOff_light_B5_EEprom();
10002454:	f7ff fcda 	bl	10001e0c <writeOff_light_B5_EEprom>
10002458:	1c02      	adds	r2, r0, #0
1000245a:	1dfb      	adds	r3, r7, #7
1000245c:	701a      	strb	r2, [r3, #0]
		     zahler_offlight=0;
1000245e:	4b07      	ldr	r3, [pc, #28]	; (1000247c <Offlight_zahler_write+0xf8>)
10002460:	2200      	movs	r2, #0
10002462:	801a      	strh	r2, [r3, #0]
10002464:	e002      	b.n	1000246c <Offlight_zahler_write+0xe8>
		    		//    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
			 }
			}
			else {
			zahler_offlight = con_zahler_offlight/2;
10002466:	4b05      	ldr	r3, [pc, #20]	; (1000247c <Offlight_zahler_write+0xf8>)
10002468:	221e      	movs	r2, #30
1000246a:	801a      	strh	r2, [r3, #0]
			}

	   zahler_offlight=0;
1000246c:	4b03      	ldr	r3, [pc, #12]	; (1000247c <Offlight_zahler_write+0xf8>)
1000246e:	2200      	movs	r2, #0
10002470:	801a      	strh	r2, [r3, #0]
	  }//zahler_offlight
	 }//regonoff
 }
10002472:	46bd      	mov	sp, r7
10002474:	b002      	add	sp, #8
10002476:	bd80      	pop	{r7, pc}
10002478:	2000085a 	.word	0x2000085a
1000247c:	20000768 	.word	0x20000768
10002480:	200008ac 	.word	0x200008ac
10002484:	20000900 	.word	0x20000900
10002488:	200008c0 	.word	0x200008c0
1000248c:	20000864 	.word	0x20000864
10002490:	20000848 	.word	0x20000848

10002494 <plus39V_stop>:

 //----------------------------------------------------

 void plus39V_stop (void) // spannung ok
  {
10002494:	b580      	push	{r7, lr}
10002496:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);


  }
10002498:	46bd      	mov	sp, r7
1000249a:	bd80      	pop	{r7, pc}

1000249c <plus39V_start>:

 void plus39V_start (void) // spannung ok
  {
1000249c:	b580      	push	{r7, lr}
1000249e:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);

  }
100024a0:	46bd      	mov	sp, r7
100024a2:	bd80      	pop	{r7, pc}

100024a4 <Time1msec>:

 //----------------------------------

  void Time1msec (void) //
  {
100024a4:	b580      	push	{r7, lr}
100024a6:	af00      	add	r7, sp, #0
      ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
100024a8:	4b02      	ldr	r3, [pc, #8]	; (100024b4 <Time1msec+0x10>)
100024aa:	1c18      	adds	r0, r3, #0
100024ac:	f004 feea 	bl	10007284 <ADC_MEASUREMENT_ADV_SoftwareTrigger>

  }
100024b0:	46bd      	mov	sp, r7
100024b2:	bd80      	pop	{r7, pc}
100024b4:	10009840 	.word	0x10009840

100024b8 <Time20msec>:
  //----------------------------------

   void Time20msec (void) //
   {
100024b8:	b580      	push	{r7, lr}
100024ba:	af00      	add	r7, sp, #0

   //    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
       resultA2 = (3*resultA2 + resultAalt)/4;
100024bc:	4b36      	ldr	r3, [pc, #216]	; (10002598 <Time20msec+0xe0>)
100024be:	881b      	ldrh	r3, [r3, #0]
100024c0:	1c1a      	adds	r2, r3, #0
100024c2:	1c13      	adds	r3, r2, #0
100024c4:	005b      	lsls	r3, r3, #1
100024c6:	189b      	adds	r3, r3, r2
100024c8:	4a34      	ldr	r2, [pc, #208]	; (1000259c <Time20msec+0xe4>)
100024ca:	8812      	ldrh	r2, [r2, #0]
100024cc:	189b      	adds	r3, r3, r2
100024ce:	2b00      	cmp	r3, #0
100024d0:	da00      	bge.n	100024d4 <Time20msec+0x1c>
100024d2:	3303      	adds	r3, #3
100024d4:	109b      	asrs	r3, r3, #2
100024d6:	b29a      	uxth	r2, r3
100024d8:	4b2f      	ldr	r3, [pc, #188]	; (10002598 <Time20msec+0xe0>)
100024da:	801a      	strh	r2, [r3, #0]
       resultB2 = (3*resultB2 + resultBalt)/4;
100024dc:	4b30      	ldr	r3, [pc, #192]	; (100025a0 <Time20msec+0xe8>)
100024de:	881b      	ldrh	r3, [r3, #0]
100024e0:	1c1a      	adds	r2, r3, #0
100024e2:	1c13      	adds	r3, r2, #0
100024e4:	005b      	lsls	r3, r3, #1
100024e6:	189b      	adds	r3, r3, r2
100024e8:	4a2e      	ldr	r2, [pc, #184]	; (100025a4 <Time20msec+0xec>)
100024ea:	8812      	ldrh	r2, [r2, #0]
100024ec:	189b      	adds	r3, r3, r2
100024ee:	2b00      	cmp	r3, #0
100024f0:	da00      	bge.n	100024f4 <Time20msec+0x3c>
100024f2:	3303      	adds	r3, #3
100024f4:	109b      	asrs	r3, r3, #2
100024f6:	b29a      	uxth	r2, r3
100024f8:	4b29      	ldr	r3, [pc, #164]	; (100025a0 <Time20msec+0xe8>)
100024fa:	801a      	strh	r2, [r3, #0]
       resultC2 = (3*resultC2 + resultCalt)/4;
100024fc:	4b2a      	ldr	r3, [pc, #168]	; (100025a8 <Time20msec+0xf0>)
100024fe:	881b      	ldrh	r3, [r3, #0]
10002500:	1c1a      	adds	r2, r3, #0
10002502:	1c13      	adds	r3, r2, #0
10002504:	005b      	lsls	r3, r3, #1
10002506:	189b      	adds	r3, r3, r2
10002508:	4a28      	ldr	r2, [pc, #160]	; (100025ac <Time20msec+0xf4>)
1000250a:	8812      	ldrh	r2, [r2, #0]
1000250c:	189b      	adds	r3, r3, r2
1000250e:	2b00      	cmp	r3, #0
10002510:	da00      	bge.n	10002514 <Time20msec+0x5c>
10002512:	3303      	adds	r3, #3
10002514:	109b      	asrs	r3, r3, #2
10002516:	b29a      	uxth	r2, r3
10002518:	4b23      	ldr	r3, [pc, #140]	; (100025a8 <Time20msec+0xf0>)
1000251a:	801a      	strh	r2, [r3, #0]
       resultD2 = (3*resultD2 + resultDalt)/4;
1000251c:	4b24      	ldr	r3, [pc, #144]	; (100025b0 <Time20msec+0xf8>)
1000251e:	881b      	ldrh	r3, [r3, #0]
10002520:	1c1a      	adds	r2, r3, #0
10002522:	1c13      	adds	r3, r2, #0
10002524:	005b      	lsls	r3, r3, #1
10002526:	189b      	adds	r3, r3, r2
10002528:	4a22      	ldr	r2, [pc, #136]	; (100025b4 <Time20msec+0xfc>)
1000252a:	8812      	ldrh	r2, [r2, #0]
1000252c:	189b      	adds	r3, r3, r2
1000252e:	2b00      	cmp	r3, #0
10002530:	da00      	bge.n	10002534 <Time20msec+0x7c>
10002532:	3303      	adds	r3, #3
10002534:	109b      	asrs	r3, r3, #2
10002536:	b29a      	uxth	r2, r3
10002538:	4b1d      	ldr	r3, [pc, #116]	; (100025b0 <Time20msec+0xf8>)
1000253a:	801a      	strh	r2, [r3, #0]
       adc_ready20m=adc_ready20m + 1;
1000253c:	4b1e      	ldr	r3, [pc, #120]	; (100025b8 <Time20msec+0x100>)
1000253e:	881b      	ldrh	r3, [r3, #0]
10002540:	3301      	adds	r3, #1
10002542:	b29a      	uxth	r2, r3
10002544:	4b1c      	ldr	r3, [pc, #112]	; (100025b8 <Time20msec+0x100>)
10002546:	801a      	strh	r2, [r3, #0]

      if (adc_ready20m > 5)
10002548:	4b1b      	ldr	r3, [pc, #108]	; (100025b8 <Time20msec+0x100>)
1000254a:	881b      	ldrh	r3, [r3, #0]
1000254c:	2b05      	cmp	r3, #5
1000254e:	d921      	bls.n	10002594 <Time20msec+0xdc>
      {
     	//    DIGITAL_IO_ToggleOutput(&LED);
     	 adc_ready20m=0;
10002550:	4b19      	ldr	r3, [pc, #100]	; (100025b8 <Time20msec+0x100>)
10002552:	2200      	movs	r2, #0
10002554:	801a      	strh	r2, [r3, #0]
     	    if (resultA2 < min_EEP_Voltage_Uin)
10002556:	4b10      	ldr	r3, [pc, #64]	; (10002598 <Time20msec+0xe0>)
10002558:	881b      	ldrh	r3, [r3, #0]
1000255a:	4a18      	ldr	r2, [pc, #96]	; (100025bc <Time20msec+0x104>)
1000255c:	4293      	cmp	r3, r2
1000255e:	d809      	bhi.n	10002574 <Time20msec+0xbc>
     	     {
     	     plus39V_stop();
10002560:	f7ff ff98 	bl	10002494 <plus39V_stop>
					B_nextLedOff=0;   // schaltet on led beim spannnungsvergleich aus
10002564:	4b16      	ldr	r3, [pc, #88]	; (100025c0 <Time20msec+0x108>)
10002566:	2200      	movs	r2, #0
10002568:	701a      	strb	r2, [r3, #0]
 	 		 	DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
1000256a:	4b16      	ldr	r3, [pc, #88]	; (100025c4 <Time20msec+0x10c>)
1000256c:	1c18      	adds	r0, r3, #0
1000256e:	f7fe fdc7 	bl	10001100 <DIGITAL_IO_SetOutputLow>
10002572:	e00f      	b.n	10002594 <Time20msec+0xdc>
     	     }
     	    else if (resultA2 > minHyst_EEP_Voltage_Uin)
10002574:	4b08      	ldr	r3, [pc, #32]	; (10002598 <Time20msec+0xe0>)
10002576:	881a      	ldrh	r2, [r3, #0]
10002578:	23bf      	movs	r3, #191	; 0xbf
1000257a:	011b      	lsls	r3, r3, #4
1000257c:	429a      	cmp	r2, r3
1000257e:	d909      	bls.n	10002594 <Time20msec+0xdc>
 			 {
     	     plus39V_start();
10002580:	f7ff ff8c 	bl	1000249c <plus39V_start>
				if(	B_nextLedOff==0)
10002584:	4b0e      	ldr	r3, [pc, #56]	; (100025c0 <Time20msec+0x108>)
10002586:	781b      	ldrb	r3, [r3, #0]
10002588:	2b00      	cmp	r3, #0
1000258a:	d103      	bne.n	10002594 <Time20msec+0xdc>
 	 		 	{DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);}
1000258c:	4b0d      	ldr	r3, [pc, #52]	; (100025c4 <Time20msec+0x10c>)
1000258e:	1c18      	adds	r0, r3, #0
10002590:	f7fe fda6 	bl	100010e0 <DIGITAL_IO_SetOutputHigh>
 			 }
      }


   }
10002594:	46bd      	mov	sp, r7
10002596:	bd80      	pop	{r7, pc}
10002598:	200008fe 	.word	0x200008fe
1000259c:	200007c4 	.word	0x200007c4
100025a0:	200007fe 	.word	0x200007fe
100025a4:	200008a2 	.word	0x200008a2
100025a8:	200007f6 	.word	0x200007f6
100025ac:	20000906 	.word	0x20000906
100025b0:	20000820 	.word	0x20000820
100025b4:	20000766 	.word	0x20000766
100025b8:	20000764 	.word	0x20000764
100025bc:	00000b9f 	.word	0x00000b9f
100025c0:	2000076d 	.word	0x2000076d
100025c4:	10009768 	.word	0x10009768

100025c8 <firstuartBack>:
  //------------------------------

   void firstuartBack (void) //
   {	if ( B_first_uart == 0 )
100025c8:	b598      	push	{r3, r4, r7, lr}
100025ca:	af00      	add	r7, sp, #0
100025cc:	4b17      	ldr	r3, [pc, #92]	; (1000262c <firstuartBack+0x64>)
100025ce:	781b      	ldrb	r3, [r3, #0]
100025d0:	2b00      	cmp	r3, #0
100025d2:	d129      	bne.n	10002628 <firstuartBack+0x60>
   	   {
	   new_data_HalloBack();
100025d4:	f7ff f894 	bl	10001700 <new_data_HalloBack>
	   new_data[5]= command_firstuartBack ;
100025d8:	4b15      	ldr	r3, [pc, #84]	; (10002630 <firstuartBack+0x68>)
100025da:	2230      	movs	r2, #48	; 0x30
100025dc:	715a      	strb	r2, [r3, #5]
   	   new_data[6]= Ser_NrH  / 0x100 ;
100025de:	4b15      	ldr	r3, [pc, #84]	; (10002634 <firstuartBack+0x6c>)
100025e0:	881b      	ldrh	r3, [r3, #0]
100025e2:	0a1b      	lsrs	r3, r3, #8
100025e4:	b29b      	uxth	r3, r3
100025e6:	b2da      	uxtb	r2, r3
100025e8:	4b11      	ldr	r3, [pc, #68]	; (10002630 <firstuartBack+0x68>)
100025ea:	719a      	strb	r2, [r3, #6]
   	   new_data[7]= Ser_NrH  & 0xff ;
100025ec:	4b11      	ldr	r3, [pc, #68]	; (10002634 <firstuartBack+0x6c>)
100025ee:	881b      	ldrh	r3, [r3, #0]
100025f0:	b2da      	uxtb	r2, r3
100025f2:	4b0f      	ldr	r3, [pc, #60]	; (10002630 <firstuartBack+0x68>)
100025f4:	71da      	strb	r2, [r3, #7]
   	   new_data[8]= Ser_NrL  / 0x100 ;
100025f6:	4b10      	ldr	r3, [pc, #64]	; (10002638 <firstuartBack+0x70>)
100025f8:	881b      	ldrh	r3, [r3, #0]
100025fa:	0a1b      	lsrs	r3, r3, #8
100025fc:	b29b      	uxth	r3, r3
100025fe:	b2da      	uxtb	r2, r3
10002600:	4b0b      	ldr	r3, [pc, #44]	; (10002630 <firstuartBack+0x68>)
10002602:	721a      	strb	r2, [r3, #8]
   	   new_data[9]= Ser_NrL  & 0xff ;
10002604:	4b0c      	ldr	r3, [pc, #48]	; (10002638 <firstuartBack+0x70>)
10002606:	881b      	ldrh	r3, [r3, #0]
10002608:	b2da      	uxtb	r2, r3
1000260a:	4b09      	ldr	r3, [pc, #36]	; (10002630 <firstuartBack+0x68>)
1000260c:	725a      	strb	r2, [r3, #9]
   	   UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000260e:	4b0b      	ldr	r3, [pc, #44]	; (1000263c <firstuartBack+0x74>)
10002610:	781b      	ldrb	r3, [r3, #0]
10002612:	1c1c      	adds	r4, r3, #0
10002614:	4a0a      	ldr	r2, [pc, #40]	; (10002640 <firstuartBack+0x78>)
10002616:	4b06      	ldr	r3, [pc, #24]	; (10002630 <firstuartBack+0x68>)
10002618:	1c10      	adds	r0, r2, #0
1000261a:	1c19      	adds	r1, r3, #0
1000261c:	1c22      	adds	r2, r4, #0
1000261e:	f001 fb3f 	bl	10003ca0 <UART_Transmit>
   	   B_first_uart=1;
10002622:	4b02      	ldr	r3, [pc, #8]	; (1000262c <firstuartBack+0x64>)
10002624:	2201      	movs	r2, #1
10002626:	701a      	strb	r2, [r3, #0]
   	   }
   }
10002628:	46bd      	mov	sp, r7
1000262a:	bd98      	pop	{r3, r4, r7, pc}
1000262c:	2000076c 	.word	0x2000076c
10002630:	20000804 	.word	0x20000804
10002634:	20000830 	.word	0x20000830
10002638:	200008a8 	.word	0x200008a8
1000263c:	20000550 	.word	0x20000550
10002640:	20000560 	.word	0x20000560

10002644 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{    
10002644:	b580      	push	{r7, lr}
10002646:	af00      	add	r7, sp, #0
  SystemCoreSetup();
10002648:	f004 fb7e 	bl	10006d48 <SystemCoreSetup>
  SystemCoreClockSetup();
1000264c:	f004 fbc2 	bl	10006dd4 <SystemCoreClockSetup>
}
10002650:	46bd      	mov	sp, r7
10002652:	bd80      	pop	{r7, pc}

10002654 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
10002654:	b580      	push	{r7, lr}
10002656:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10002658:	4b12      	ldr	r3, [pc, #72]	; (100026a4 <SystemCoreClockUpdate+0x50>)
1000265a:	681a      	ldr	r2, [r3, #0]
1000265c:	23ff      	movs	r3, #255	; 0xff
1000265e:	021b      	lsls	r3, r3, #8
10002660:	4013      	ands	r3, r2
10002662:	0a1a      	lsrs	r2, r3, #8
10002664:	4b10      	ldr	r3, [pc, #64]	; (100026a8 <SystemCoreClockUpdate+0x54>)
10002666:	601a      	str	r2, [r3, #0]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10002668:	4b0e      	ldr	r3, [pc, #56]	; (100026a4 <SystemCoreClockUpdate+0x50>)
1000266a:	681b      	ldr	r3, [r3, #0]
1000266c:	22ff      	movs	r2, #255	; 0xff
1000266e:	401a      	ands	r2, r3
10002670:	4b0e      	ldr	r3, [pc, #56]	; (100026ac <SystemCoreClockUpdate+0x58>)
10002672:	601a      	str	r2, [r3, #0]
  
  if (IDIV != 0)
10002674:	4b0c      	ldr	r3, [pc, #48]	; (100026a8 <SystemCoreClockUpdate+0x54>)
10002676:	681b      	ldr	r3, [r3, #0]
10002678:	2b00      	cmp	r3, #0
1000267a:	d00e      	beq.n	1000269a <SystemCoreClockUpdate+0x46>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((DCO1_FREQUENCY << 6U) / ((IDIV << 8) + FDIV)) << 1U;
1000267c:	4b0a      	ldr	r3, [pc, #40]	; (100026a8 <SystemCoreClockUpdate+0x54>)
1000267e:	681b      	ldr	r3, [r3, #0]
10002680:	021a      	lsls	r2, r3, #8
10002682:	4b0a      	ldr	r3, [pc, #40]	; (100026ac <SystemCoreClockUpdate+0x58>)
10002684:	681b      	ldr	r3, [r3, #0]
10002686:	18d3      	adds	r3, r2, r3
10002688:	4809      	ldr	r0, [pc, #36]	; (100026b0 <SystemCoreClockUpdate+0x5c>)
1000268a:	1c19      	adds	r1, r3, #0
1000268c:	f000 fc5e 	bl	10002f4c <__aeabi_uidiv>
10002690:	1c03      	adds	r3, r0, #0
10002692:	005a      	lsls	r2, r3, #1
10002694:	4b07      	ldr	r3, [pc, #28]	; (100026b4 <SystemCoreClockUpdate+0x60>)
10002696:	601a      	str	r2, [r3, #0]
10002698:	e002      	b.n	100026a0 <SystemCoreClockUpdate+0x4c>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = DCO1_FREQUENCY >> 1U;
1000269a:	4b06      	ldr	r3, [pc, #24]	; (100026b4 <SystemCoreClockUpdate+0x60>)
1000269c:	4a06      	ldr	r2, [pc, #24]	; (100026b8 <SystemCoreClockUpdate+0x64>)
1000269e:	601a      	str	r2, [r3, #0]
  }
}
100026a0:	46bd      	mov	sp, r7
100026a2:	bd80      	pop	{r7, pc}
100026a4:	40010300 	.word	0x40010300
100026a8:	20000770 	.word	0x20000770
100026ac:	20000774 	.word	0x20000774
100026b0:	f4240000 	.word	0xf4240000
100026b4:	20003ffc 	.word	0x20003ffc
100026b8:	01e84800 	.word	0x01e84800

100026bc <XMC_FLASH_IsBusy>:
 * \par<b>Related APIs:</b><BR>
 * XMC_FLASH_GetStatus()\n\n\n
 *
 */
__STATIC_INLINE bool XMC_FLASH_IsBusy(void)
{
100026bc:	b580      	push	{r7, lr}
100026be:	af00      	add	r7, sp, #0
  return (bool)(XMC_FLASH_GetStatus() & XMC_FLASH_STATUS_BUSY);
100026c0:	f000 f81a 	bl	100026f8 <XMC_FLASH_GetStatus>
100026c4:	1c02      	adds	r2, r0, #0
100026c6:	2301      	movs	r3, #1
100026c8:	4013      	ands	r3, r2
100026ca:	1e5a      	subs	r2, r3, #1
100026cc:	4193      	sbcs	r3, r2
100026ce:	b2db      	uxtb	r3, r3
}
100026d0:	1c18      	adds	r0, r3, #0
100026d2:	46bd      	mov	sp, r7
100026d4:	bd80      	pop	{r7, pc}
100026d6:	46c0      	nop			; (mov r8, r8)

100026d8 <XMC_FLASH_ClearStatus>:

/*
 * This API shall clear the ECC and VERIFICATION error status.
 */
void XMC_FLASH_ClearStatus(void)
{
100026d8:	b580      	push	{r7, lr}
100026da:	af00      	add	r7, sp, #0
  NVM->NVMPROG |= (uint16_t)((uint16_t)NVM_NVMPROG_RSTVERR_Msk | (uint16_t)NVM_NVMPROG_RSTECC_Msk);
100026dc:	4905      	ldr	r1, [pc, #20]	; (100026f4 <XMC_FLASH_ClearStatus+0x1c>)
100026de:	4b05      	ldr	r3, [pc, #20]	; (100026f4 <XMC_FLASH_ClearStatus+0x1c>)
100026e0:	889b      	ldrh	r3, [r3, #4]
100026e2:	b29b      	uxth	r3, r3
100026e4:	22c0      	movs	r2, #192	; 0xc0
100026e6:	0192      	lsls	r2, r2, #6
100026e8:	4313      	orrs	r3, r2
100026ea:	b29b      	uxth	r3, r3
100026ec:	808b      	strh	r3, [r1, #4]
}
100026ee:	46bd      	mov	sp, r7
100026f0:	bd80      	pop	{r7, pc}
100026f2:	46c0      	nop			; (mov r8, r8)
100026f4:	40050000 	.word	0x40050000

100026f8 <XMC_FLASH_GetStatus>:

/*
 * This API shall return the status of NVM.
 */
uint32_t XMC_FLASH_GetStatus(void)
{
100026f8:	b580      	push	{r7, lr}
100026fa:	af00      	add	r7, sp, #0
  return NVM->NVMSTATUS;
100026fc:	4b02      	ldr	r3, [pc, #8]	; (10002708 <XMC_FLASH_GetStatus+0x10>)
100026fe:	881b      	ldrh	r3, [r3, #0]
10002700:	b29b      	uxth	r3, r3
}
10002702:	1c18      	adds	r0, r3, #0
10002704:	46bd      	mov	sp, r7
10002706:	bd80      	pop	{r7, pc}
10002708:	40050000 	.word	0x40050000

1000270c <XMC_FLASH_ProgramVerifyPage>:
{
  (void)XMC1000_NvmErasePage(address);
}

void XMC_FLASH_ProgramVerifyPage(uint32_t *address, const uint32_t *data)
{
1000270c:	b580      	push	{r7, lr}
1000270e:	b082      	sub	sp, #8
10002710:	af00      	add	r7, sp, #0
10002712:	6078      	str	r0, [r7, #4]
10002714:	6039      	str	r1, [r7, #0]
  (void)XMC1000_NvmProgVerify(data, address);
10002716:	2382      	movs	r3, #130	; 0x82
10002718:	005b      	lsls	r3, r3, #1
1000271a:	681b      	ldr	r3, [r3, #0]
1000271c:	6839      	ldr	r1, [r7, #0]
1000271e:	687a      	ldr	r2, [r7, #4]
10002720:	1c08      	adds	r0, r1, #0
10002722:	1c11      	adds	r1, r2, #0
10002724:	4798      	blx	r3
}
10002726:	46bd      	mov	sp, r7
10002728:	b002      	add	sp, #8
1000272a:	bd80      	pop	{r7, pc}

1000272c <XMC_FLASH_WriteBlocks>:

/* Write blocks of data into flash*/
void XMC_FLASH_WriteBlocks(uint32_t *address, const uint32_t *data, uint32_t num_blocks, bool verify)
{
1000272c:	b580      	push	{r7, lr}
1000272e:	b086      	sub	sp, #24
10002730:	af00      	add	r7, sp, #0
10002732:	60f8      	str	r0, [r7, #12]
10002734:	60b9      	str	r1, [r7, #8]
10002736:	607a      	str	r2, [r7, #4]
10002738:	1c1a      	adds	r2, r3, #0
1000273a:	1cfb      	adds	r3, r7, #3
1000273c:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_FLASH_WriteBlocks: Starting address not aligned to Block",
                                                                   ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  /* Configure the continuous Write option command and reset the NVM error / verification status*/
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
1000273e:	4a29      	ldr	r2, [pc, #164]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
10002740:	4b28      	ldr	r3, [pc, #160]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
10002742:	889b      	ldrh	r3, [r3, #4]
10002744:	b29b      	uxth	r3, r3
10002746:	21ff      	movs	r1, #255	; 0xff
10002748:	438b      	bics	r3, r1
1000274a:	b29b      	uxth	r3, r3
1000274c:	8093      	strh	r3, [r2, #4]
  NVM->NVMPROG |= (uint16_t)(NVM_NVMPROG_RSTVERR_Msk | NVM_NVMPROG_RSTECC_Msk);
1000274e:	4925      	ldr	r1, [pc, #148]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
10002750:	4b24      	ldr	r3, [pc, #144]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
10002752:	889b      	ldrh	r3, [r3, #4]
10002754:	b29b      	uxth	r3, r3
10002756:	22c0      	movs	r2, #192	; 0xc0
10002758:	0192      	lsls	r2, r2, #6
1000275a:	4313      	orrs	r3, r2
1000275c:	b29b      	uxth	r3, r3
1000275e:	808b      	strh	r3, [r1, #4]

  if (verify == true)
10002760:	1cfb      	adds	r3, r7, #3
10002762:	781b      	ldrb	r3, [r3, #0]
10002764:	2b00      	cmp	r3, #0
10002766:	d008      	beq.n	1000277a <XMC_FLASH_WriteBlocks+0x4e>
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE_VERIFY;
10002768:	4a1e      	ldr	r2, [pc, #120]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
1000276a:	4b1e      	ldr	r3, [pc, #120]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
1000276c:	889b      	ldrh	r3, [r3, #4]
1000276e:	b29b      	uxth	r3, r3
10002770:	2161      	movs	r1, #97	; 0x61
10002772:	430b      	orrs	r3, r1
10002774:	b29b      	uxth	r3, r3
10002776:	8093      	strh	r3, [r2, #4]
10002778:	e007      	b.n	1000278a <XMC_FLASH_WriteBlocks+0x5e>
  }
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
1000277a:	4a1a      	ldr	r2, [pc, #104]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
1000277c:	4b19      	ldr	r3, [pc, #100]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
1000277e:	889b      	ldrh	r3, [r3, #4]
10002780:	b29b      	uxth	r3, r3
10002782:	21a1      	movs	r1, #161	; 0xa1
10002784:	430b      	orrs	r3, r1
10002786:	b29b      	uxth	r3, r3
10002788:	8093      	strh	r3, [r2, #4]
  }

  for (block = 0U; block < num_blocks; ++block)
1000278a:	2300      	movs	r3, #0
1000278c:	613b      	str	r3, [r7, #16]
1000278e:	e01a      	b.n	100027c6 <XMC_FLASH_WriteBlocks+0x9a>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
10002790:	2300      	movs	r3, #0
10002792:	617b      	str	r3, [r7, #20]
10002794:	e00c      	b.n	100027b0 <XMC_FLASH_WriteBlocks+0x84>
    {
      *address = *data;
10002796:	68bb      	ldr	r3, [r7, #8]
10002798:	681a      	ldr	r2, [r3, #0]
1000279a:	68fb      	ldr	r3, [r7, #12]
1000279c:	601a      	str	r2, [r3, #0]
      data++;
1000279e:	68bb      	ldr	r3, [r7, #8]
100027a0:	3304      	adds	r3, #4
100027a2:	60bb      	str	r3, [r7, #8]
      address++;
100027a4:	68fb      	ldr	r3, [r7, #12]
100027a6:	3304      	adds	r3, #4
100027a8:	60fb      	str	r3, [r7, #12]
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
100027aa:	697b      	ldr	r3, [r7, #20]
100027ac:	3301      	adds	r3, #1
100027ae:	617b      	str	r3, [r7, #20]
100027b0:	697b      	ldr	r3, [r7, #20]
100027b2:	2b03      	cmp	r3, #3
100027b4:	d9ef      	bls.n	10002796 <XMC_FLASH_WriteBlocks+0x6a>
      *address = *data;
      data++;
      address++;
    }
      
    while (XMC_FLASH_IsBusy() == true)
100027b6:	46c0      	nop			; (mov r8, r8)
100027b8:	f7ff ff80 	bl	100026bc <XMC_FLASH_IsBusy>
100027bc:	1e03      	subs	r3, r0, #0
100027be:	d1fb      	bne.n	100027b8 <XMC_FLASH_WriteBlocks+0x8c>
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
100027c0:	693b      	ldr	r3, [r7, #16]
100027c2:	3301      	adds	r3, #1
100027c4:	613b      	str	r3, [r7, #16]
100027c6:	693a      	ldr	r2, [r7, #16]
100027c8:	687b      	ldr	r3, [r7, #4]
100027ca:	429a      	cmp	r2, r3
100027cc:	d3e0      	bcc.n	10002790 <XMC_FLASH_WriteBlocks+0x64>
    {
    }
  }

  /* Stop continuous write operation */
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
100027ce:	4a05      	ldr	r2, [pc, #20]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
100027d0:	4b04      	ldr	r3, [pc, #16]	; (100027e4 <XMC_FLASH_WriteBlocks+0xb8>)
100027d2:	889b      	ldrh	r3, [r3, #4]
100027d4:	b29b      	uxth	r3, r3
100027d6:	21ff      	movs	r1, #255	; 0xff
100027d8:	438b      	bics	r3, r1
100027da:	b29b      	uxth	r3, r3
100027dc:	8093      	strh	r3, [r2, #4]
}
100027de:	46bd      	mov	sp, r7
100027e0:	b006      	add	sp, #24
100027e2:	bd80      	pop	{r7, pc}
100027e4:	40050000 	.word	0x40050000

100027e8 <XMC_FLASH_ErasePages>:

/* Erase flash pages */
void XMC_FLASH_ErasePages(uint32_t *address, uint32_t num_pages)
{
100027e8:	b580      	push	{r7, lr}
100027ea:	b084      	sub	sp, #16
100027ec:	af00      	add	r7, sp, #0
100027ee:	6078      	str	r0, [r7, #4]
100027f0:	6039      	str	r1, [r7, #0]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
100027f2:	2300      	movs	r3, #0
100027f4:	60fb      	str	r3, [r7, #12]
100027f6:	e011      	b.n	1000281c <XMC_FLASH_ErasePages+0x34>
  {
    (void)XMC1000_NvmErasePage(address);
100027f8:	2380      	movs	r3, #128	; 0x80
100027fa:	005b      	lsls	r3, r3, #1
100027fc:	681b      	ldr	r3, [r3, #0]
100027fe:	687a      	ldr	r2, [r7, #4]
10002800:	1c10      	adds	r0, r2, #0
10002802:	4798      	blx	r3

    while (XMC_FLASH_IsBusy() == true)
10002804:	46c0      	nop			; (mov r8, r8)
10002806:	f7ff ff59 	bl	100026bc <XMC_FLASH_IsBusy>
1000280a:	1e03      	subs	r3, r0, #0
1000280c:	d1fb      	bne.n	10002806 <XMC_FLASH_ErasePages+0x1e>
    {
    }

    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;
1000280e:	687b      	ldr	r3, [r7, #4]
10002810:	3301      	adds	r3, #1
10002812:	33ff      	adds	r3, #255	; 0xff
10002814:	607b      	str	r3, [r7, #4]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
10002816:	68fb      	ldr	r3, [r7, #12]
10002818:	3301      	adds	r3, #1
1000281a:	60fb      	str	r3, [r7, #12]
1000281c:	68fa      	ldr	r2, [r7, #12]
1000281e:	683b      	ldr	r3, [r7, #0]
10002820:	429a      	cmp	r2, r3
10002822:	d3e9      	bcc.n	100027f8 <XMC_FLASH_ErasePages+0x10>
    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;

  }

}
10002824:	46bd      	mov	sp, r7
10002826:	b004      	add	sp, #16
10002828:	bd80      	pop	{r7, pc}
1000282a:	46c0      	nop			; (mov r8, r8)

1000282c <XMC_FLASH_ReadBlocks>:
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
}

/* Read data blocks from flash */
void XMC_FLASH_ReadBlocks(uint32_t *address, uint32_t *data, uint32_t num_blocks)
{
1000282c:	b580      	push	{r7, lr}
1000282e:	b086      	sub	sp, #24
10002830:	af00      	add	r7, sp, #0
10002832:	60f8      	str	r0, [r7, #12]
10002834:	60b9      	str	r1, [r7, #8]
10002836:	607a      	str	r2, [r7, #4]
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
10002838:	2300      	movs	r3, #0
1000283a:	613b      	str	r3, [r7, #16]
1000283c:	e015      	b.n	1000286a <XMC_FLASH_ReadBlocks+0x3e>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
1000283e:	2300      	movs	r3, #0
10002840:	617b      	str	r3, [r7, #20]
10002842:	e00c      	b.n	1000285e <XMC_FLASH_ReadBlocks+0x32>
    {
      *data = *address;
10002844:	68fb      	ldr	r3, [r7, #12]
10002846:	681a      	ldr	r2, [r3, #0]
10002848:	68bb      	ldr	r3, [r7, #8]
1000284a:	601a      	str	r2, [r3, #0]
      data++;
1000284c:	68bb      	ldr	r3, [r7, #8]
1000284e:	3304      	adds	r3, #4
10002850:	60bb      	str	r3, [r7, #8]
      address++;
10002852:	68fb      	ldr	r3, [r7, #12]
10002854:	3304      	adds	r3, #4
10002856:	60fb      	str	r3, [r7, #12]
  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
10002858:	697b      	ldr	r3, [r7, #20]
1000285a:	3301      	adds	r3, #1
1000285c:	617b      	str	r3, [r7, #20]
1000285e:	697b      	ldr	r3, [r7, #20]
10002860:	2b03      	cmp	r3, #3
10002862:	d9ef      	bls.n	10002844 <XMC_FLASH_ReadBlocks+0x18>
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
10002864:	693b      	ldr	r3, [r7, #16]
10002866:	3301      	adds	r3, #1
10002868:	613b      	str	r3, [r7, #16]
1000286a:	693a      	ldr	r2, [r7, #16]
1000286c:	687b      	ldr	r3, [r7, #4]
1000286e:	429a      	cmp	r2, r3
10002870:	d3e5      	bcc.n	1000283e <XMC_FLASH_ReadBlocks+0x12>
      *data = *address;
      data++;
      address++;
    }
  }
}
10002872:	46bd      	mov	sp, r7
10002874:	b006      	add	sp, #24
10002876:	bd80      	pop	{r7, pc}

10002878 <XMC_FLASH_ProgramPage>:
  XMC_FLASH_ErasePages(address, XMC_FLASH_PAGES_PER_SECTOR);
}

/* Program single page */
void XMC_FLASH_ProgramPage(uint32_t *address, const uint32_t *data)
{
10002878:	b580      	push	{r7, lr}
1000287a:	b082      	sub	sp, #8
1000287c:	af00      	add	r7, sp, #0
1000287e:	6078      	str	r0, [r7, #4]
10002880:	6039      	str	r1, [r7, #0]
  XMC_FLASH_ProgramVerifyPage(address, data);
10002882:	687a      	ldr	r2, [r7, #4]
10002884:	683b      	ldr	r3, [r7, #0]
10002886:	1c10      	adds	r0, r2, #0
10002888:	1c19      	adds	r1, r3, #0
1000288a:	f7ff ff3f 	bl	1000270c <XMC_FLASH_ProgramVerifyPage>
}
1000288e:	46bd      	mov	sp, r7
10002890:	b002      	add	sp, #8
10002892:	bd80      	pop	{r7, pc}

10002894 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
10002894:	b590      	push	{r4, r7, lr}
10002896:	b085      	sub	sp, #20
10002898:	af00      	add	r7, sp, #0
1000289a:	60f8      	str	r0, [r7, #12]
1000289c:	607a      	str	r2, [r7, #4]
1000289e:	230b      	movs	r3, #11
100028a0:	18fb      	adds	r3, r7, r3
100028a2:	1c0a      	adds	r2, r1, #0
100028a4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));
  
  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
100028a6:	230b      	movs	r3, #11
100028a8:	18fb      	adds	r3, r7, r3
100028aa:	781b      	ldrb	r3, [r3, #0]
100028ac:	089b      	lsrs	r3, r3, #2
100028ae:	b2db      	uxtb	r3, r3
100028b0:	1c18      	adds	r0, r3, #0
100028b2:	230b      	movs	r3, #11
100028b4:	18fb      	adds	r3, r7, r3
100028b6:	781b      	ldrb	r3, [r3, #0]
100028b8:	089b      	lsrs	r3, r3, #2
100028ba:	b2db      	uxtb	r3, r3
100028bc:	1c1a      	adds	r2, r3, #0
100028be:	68fb      	ldr	r3, [r7, #12]
100028c0:	3204      	adds	r2, #4
100028c2:	0092      	lsls	r2, r2, #2
100028c4:	58d3      	ldr	r3, [r2, r3]
100028c6:	220b      	movs	r2, #11
100028c8:	18ba      	adds	r2, r7, r2
100028ca:	7812      	ldrb	r2, [r2, #0]
100028cc:	2103      	movs	r1, #3
100028ce:	400a      	ands	r2, r1
100028d0:	00d2      	lsls	r2, r2, #3
100028d2:	1c11      	adds	r1, r2, #0
100028d4:	22f8      	movs	r2, #248	; 0xf8
100028d6:	408a      	lsls	r2, r1
100028d8:	43d2      	mvns	r2, r2
100028da:	401a      	ands	r2, r3
100028dc:	1c11      	adds	r1, r2, #0
100028de:	68fb      	ldr	r3, [r7, #12]
100028e0:	1d02      	adds	r2, r0, #4
100028e2:	0092      	lsls	r2, r2, #2
100028e4:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
100028e6:	68fb      	ldr	r3, [r7, #12]
100028e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
100028ea:	220b      	movs	r2, #11
100028ec:	18ba      	adds	r2, r7, r2
100028ee:	7812      	ldrb	r2, [r2, #0]
100028f0:	0052      	lsls	r2, r2, #1
100028f2:	1c11      	adds	r1, r2, #0
100028f4:	2203      	movs	r2, #3
100028f6:	408a      	lsls	r2, r1
100028f8:	43d2      	mvns	r2, r2
100028fa:	401a      	ands	r2, r3
100028fc:	68fb      	ldr	r3, [r7, #12]
100028fe:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
10002900:	230b      	movs	r3, #11
10002902:	18fb      	adds	r3, r7, r3
10002904:	781b      	ldrb	r3, [r3, #0]
10002906:	08db      	lsrs	r3, r3, #3
10002908:	b2db      	uxtb	r3, r3
1000290a:	1c18      	adds	r0, r3, #0
1000290c:	230b      	movs	r3, #11
1000290e:	18fb      	adds	r3, r7, r3
10002910:	781b      	ldrb	r3, [r3, #0]
10002912:	08db      	lsrs	r3, r3, #3
10002914:	b2db      	uxtb	r3, r3
10002916:	1c1a      	adds	r2, r3, #0
10002918:	68fb      	ldr	r3, [r7, #12]
1000291a:	3210      	adds	r2, #16
1000291c:	0092      	lsls	r2, r2, #2
1000291e:	58d3      	ldr	r3, [r2, r3]
10002920:	220b      	movs	r2, #11
10002922:	18ba      	adds	r2, r7, r2
10002924:	7812      	ldrb	r2, [r2, #0]
10002926:	2107      	movs	r1, #7
10002928:	400a      	ands	r2, r1
1000292a:	0092      	lsls	r2, r2, #2
1000292c:	1c11      	adds	r1, r2, #0
1000292e:	2204      	movs	r2, #4
10002930:	408a      	lsls	r2, r1
10002932:	43d2      	mvns	r2, r2
10002934:	401a      	ands	r2, r3
10002936:	1c11      	adds	r1, r2, #0
10002938:	68fb      	ldr	r3, [r7, #12]
1000293a:	1c02      	adds	r2, r0, #0
1000293c:	3210      	adds	r2, #16
1000293e:	0092      	lsls	r2, r2, #2
10002940:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
10002942:	230b      	movs	r3, #11
10002944:	18fb      	adds	r3, r7, r3
10002946:	781b      	ldrb	r3, [r3, #0]
10002948:	08db      	lsrs	r3, r3, #3
1000294a:	b2db      	uxtb	r3, r3
1000294c:	1c18      	adds	r0, r3, #0
1000294e:	230b      	movs	r3, #11
10002950:	18fb      	adds	r3, r7, r3
10002952:	781b      	ldrb	r3, [r3, #0]
10002954:	08db      	lsrs	r3, r3, #3
10002956:	b2db      	uxtb	r3, r3
10002958:	1c1a      	adds	r2, r3, #0
1000295a:	68fb      	ldr	r3, [r7, #12]
1000295c:	3210      	adds	r2, #16
1000295e:	0092      	lsls	r2, r2, #2
10002960:	58d2      	ldr	r2, [r2, r3]
10002962:	687b      	ldr	r3, [r7, #4]
10002964:	785b      	ldrb	r3, [r3, #1]
10002966:	1c1c      	adds	r4, r3, #0
10002968:	230b      	movs	r3, #11
1000296a:	18fb      	adds	r3, r7, r3
1000296c:	781b      	ldrb	r3, [r3, #0]
1000296e:	2107      	movs	r1, #7
10002970:	400b      	ands	r3, r1
10002972:	009b      	lsls	r3, r3, #2
10002974:	409c      	lsls	r4, r3
10002976:	1c23      	adds	r3, r4, #0
10002978:	431a      	orrs	r2, r3
1000297a:	1c11      	adds	r1, r2, #0
1000297c:	68fb      	ldr	r3, [r7, #12]
1000297e:	1c02      	adds	r2, r0, #0
10002980:	3210      	adds	r2, #16
10002982:	0092      	lsls	r2, r2, #2
10002984:	50d1      	str	r1, [r2, r3]
    
  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
10002986:	68fb      	ldr	r3, [r7, #12]
10002988:	4a1d      	ldr	r2, [pc, #116]	; (10002a00 <XMC_GPIO_Init+0x16c>)
1000298a:	4293      	cmp	r3, r2
1000298c:	d10b      	bne.n	100029a6 <XMC_GPIO_Init+0x112>
  {    
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
1000298e:	68fb      	ldr	r3, [r7, #12]
10002990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10002992:	220b      	movs	r2, #11
10002994:	18ba      	adds	r2, r7, r2
10002996:	7812      	ldrb	r2, [r2, #0]
10002998:	2101      	movs	r1, #1
1000299a:	4091      	lsls	r1, r2
1000299c:	1c0a      	adds	r2, r1, #0
1000299e:	43d2      	mvns	r2, r2
100029a0:	401a      	ands	r2, r3
100029a2:	68fb      	ldr	r3, [r7, #12]
100029a4:	661a      	str	r2, [r3, #96]	; 0x60
  }
  /* Set output level */
  port->OMR = (uint32_t)config->output_level << pin;
100029a6:	687b      	ldr	r3, [r7, #4]
100029a8:	685a      	ldr	r2, [r3, #4]
100029aa:	230b      	movs	r3, #11
100029ac:	18fb      	adds	r3, r7, r3
100029ae:	781b      	ldrb	r3, [r3, #0]
100029b0:	409a      	lsls	r2, r3
100029b2:	68fb      	ldr	r3, [r7, #12]
100029b4:	605a      	str	r2, [r3, #4]
  
  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
100029b6:	230b      	movs	r3, #11
100029b8:	18fb      	adds	r3, r7, r3
100029ba:	781b      	ldrb	r3, [r3, #0]
100029bc:	089b      	lsrs	r3, r3, #2
100029be:	b2db      	uxtb	r3, r3
100029c0:	1c18      	adds	r0, r3, #0
100029c2:	230b      	movs	r3, #11
100029c4:	18fb      	adds	r3, r7, r3
100029c6:	781b      	ldrb	r3, [r3, #0]
100029c8:	089b      	lsrs	r3, r3, #2
100029ca:	b2db      	uxtb	r3, r3
100029cc:	1c1a      	adds	r2, r3, #0
100029ce:	68fb      	ldr	r3, [r7, #12]
100029d0:	3204      	adds	r2, #4
100029d2:	0092      	lsls	r2, r2, #2
100029d4:	58d2      	ldr	r2, [r2, r3]
100029d6:	687b      	ldr	r3, [r7, #4]
100029d8:	781b      	ldrb	r3, [r3, #0]
100029da:	1c1c      	adds	r4, r3, #0
100029dc:	230b      	movs	r3, #11
100029de:	18fb      	adds	r3, r7, r3
100029e0:	781b      	ldrb	r3, [r3, #0]
100029e2:	2103      	movs	r1, #3
100029e4:	400b      	ands	r3, r1
100029e6:	00db      	lsls	r3, r3, #3
100029e8:	409c      	lsls	r4, r3
100029ea:	1c23      	adds	r3, r4, #0
100029ec:	431a      	orrs	r2, r3
100029ee:	1c11      	adds	r1, r2, #0
100029f0:	68fb      	ldr	r3, [r7, #12]
100029f2:	1d02      	adds	r2, r0, #4
100029f4:	0092      	lsls	r2, r2, #2
100029f6:	50d1      	str	r1, [r2, r3]
}
100029f8:	46bd      	mov	sp, r7
100029fa:	b005      	add	sp, #20
100029fc:	bd90      	pop	{r4, r7, pc}
100029fe:	46c0      	nop			; (mov r8, r8)
10002a00:	40040200 	.word	0x40040200

10002a04 <XMC_SCU_LockProtectedBits>:
#endif
}

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
10002a04:	b580      	push	{r7, lr}
10002a06:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
10002a08:	4b02      	ldr	r3, [pc, #8]	; (10002a14 <XMC_SCU_LockProtectedBits+0x10>)
10002a0a:	22c3      	movs	r2, #195	; 0xc3
10002a0c:	625a      	str	r2, [r3, #36]	; 0x24
}
10002a0e:	46bd      	mov	sp, r7
10002a10:	bd80      	pop	{r7, pc}
10002a12:	46c0      	nop			; (mov r8, r8)
10002a14:	40010000 	.word	0x40010000

10002a18 <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
10002a18:	b580      	push	{r7, lr}
10002a1a:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
10002a1c:	4b05      	ldr	r3, [pc, #20]	; (10002a34 <XMC_SCU_UnlockProtectedBits+0x1c>)
10002a1e:	22c0      	movs	r2, #192	; 0xc0
10002a20:	625a      	str	r2, [r3, #36]	; 0x24

  while(((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
10002a22:	46c0      	nop			; (mov r8, r8)
10002a24:	4b03      	ldr	r3, [pc, #12]	; (10002a34 <XMC_SCU_UnlockProtectedBits+0x1c>)
10002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002a28:	2204      	movs	r2, #4
10002a2a:	4013      	ands	r3, r2
10002a2c:	d1fa      	bne.n	10002a24 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
10002a2e:	46bd      	mov	sp, r7
10002a30:	bd80      	pop	{r7, pc}
10002a32:	46c0      	nop			; (mov r8, r8)
10002a34:	40010000 	.word	0x40010000

10002a38 <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
10002a38:	b580      	push	{r7, lr}
10002a3a:	b082      	sub	sp, #8
10002a3c:	af00      	add	r7, sp, #0
10002a3e:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
10002a40:	f7ff ffea 	bl	10002a18 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002a44:	4a0c      	ldr	r2, [pc, #48]	; (10002a78 <XMC_SCU_CLOCK_Init+0x40>)
10002a46:	4b0c      	ldr	r3, [pc, #48]	; (10002a78 <XMC_SCU_CLOCK_Init+0x40>)
10002a48:	681b      	ldr	r3, [r3, #0]
10002a4a:	490c      	ldr	r1, [pc, #48]	; (10002a7c <XMC_SCU_CLOCK_Init+0x44>)
10002a4c:	4019      	ands	r1, r3
                   config->rtc_src |
10002a4e:	687b      	ldr	r3, [r7, #4]
10002a50:	689b      	ldr	r3, [r3, #8]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002a52:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
10002a54:	687b      	ldr	r3, [r7, #4]
10002a56:	685b      	ldr	r3, [r3, #4]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
10002a58:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002a5a:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
10002a5c:	f7ff ffd2 	bl	10002a04 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
10002a60:	687b      	ldr	r3, [r7, #4]
10002a62:	785b      	ldrb	r3, [r3, #1]
10002a64:	1c1a      	adds	r2, r3, #0
10002a66:	687b      	ldr	r3, [r7, #4]
10002a68:	781b      	ldrb	r3, [r3, #0]
10002a6a:	1c10      	adds	r0, r2, #0
10002a6c:	1c19      	adds	r1, r3, #0
10002a6e:	f000 f839 	bl	10002ae4 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
10002a72:	46bd      	mov	sp, r7
10002a74:	b002      	add	sp, #8
10002a76:	bd80      	pop	{r7, pc}
10002a78:	40010300 	.word	0x40010300
10002a7c:	fff0ffff 	.word	0xfff0ffff

10002a80 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
10002a80:	b580      	push	{r7, lr}
10002a82:	b082      	sub	sp, #8
10002a84:	af00      	add	r7, sp, #0
10002a86:	1c02      	adds	r2, r0, #0
10002a88:	1dbb      	adds	r3, r7, #6
10002a8a:	801a      	strh	r2, [r3, #0]
  XMC_SCU_UnlockProtectedBits();
10002a8c:	f7ff ffc4 	bl	10002a18 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
10002a90:	4b09      	ldr	r3, [pc, #36]	; (10002ab8 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a92:	4a09      	ldr	r2, [pc, #36]	; (10002ab8 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a94:	6911      	ldr	r1, [r2, #16]
10002a96:	1dba      	adds	r2, r7, #6
10002a98:	8812      	ldrh	r2, [r2, #0]
10002a9a:	430a      	orrs	r2, r1
10002a9c:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002a9e:	46c0      	nop			; (mov r8, r8)
10002aa0:	4b05      	ldr	r3, [pc, #20]	; (10002ab8 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002aa2:	681a      	ldr	r2, [r3, #0]
10002aa4:	2380      	movs	r3, #128	; 0x80
10002aa6:	05db      	lsls	r3, r3, #23
10002aa8:	4013      	ands	r3, r2
10002aaa:	d1f9      	bne.n	10002aa0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x20>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
10002aac:	f7ff ffaa 	bl	10002a04 <XMC_SCU_LockProtectedBits>
}
10002ab0:	46bd      	mov	sp, r7
10002ab2:	b002      	add	sp, #8
10002ab4:	bd80      	pop	{r7, pc}
10002ab6:	46c0      	nop			; (mov r8, r8)
10002ab8:	40010300 	.word	0x40010300

10002abc <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* Checks the status of peripheral clock gating */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
10002abc:	b580      	push	{r7, lr}
10002abe:	b082      	sub	sp, #8
10002ac0:	af00      	add	r7, sp, #0
10002ac2:	1c02      	adds	r2, r0, #0
10002ac4:	1dbb      	adds	r3, r7, #6
10002ac6:	801a      	strh	r2, [r3, #0]
  return (bool)((SCU_CLK->CGATSTAT0 & peripheral) != 0);
10002ac8:	4b05      	ldr	r3, [pc, #20]	; (10002ae0 <XMC_SCU_CLOCK_IsPeripheralClockGated+0x24>)
10002aca:	689b      	ldr	r3, [r3, #8]
10002acc:	1dba      	adds	r2, r7, #6
10002ace:	8812      	ldrh	r2, [r2, #0]
10002ad0:	4013      	ands	r3, r2
10002ad2:	1e5a      	subs	r2, r3, #1
10002ad4:	4193      	sbcs	r3, r2
10002ad6:	b2db      	uxtb	r3, r3
}
10002ad8:	1c18      	adds	r0, r3, #0
10002ada:	46bd      	mov	sp, r7
10002adc:	b002      	add	sp, #8
10002ade:	bd80      	pop	{r7, pc}
10002ae0:	40010300 	.word	0x40010300

10002ae4 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
10002ae4:	b580      	push	{r7, lr}
10002ae6:	b084      	sub	sp, #16
10002ae8:	af00      	add	r7, sp, #0
10002aea:	6078      	str	r0, [r7, #4]
10002aec:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
10002aee:	f7ff ff93 	bl	10002a18 <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10002af2:	4b21      	ldr	r3, [pc, #132]	; (10002b78 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002af4:	681a      	ldr	r2, [r3, #0]
10002af6:	23ff      	movs	r3, #255	; 0xff
10002af8:	021b      	lsls	r3, r3, #8
10002afa:	4013      	ands	r3, r2
10002afc:	0a1b      	lsrs	r3, r3, #8
10002afe:	60fb      	str	r3, [r7, #12]

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b00:	4b1d      	ldr	r3, [pc, #116]	; (10002b78 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b02:	4a1d      	ldr	r2, [pc, #116]	; (10002b78 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b04:	6812      	ldr	r2, [r2, #0]
10002b06:	491d      	ldr	r1, [pc, #116]	; (10002b7c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x98>)
10002b08:	4011      	ands	r1, r2
10002b0a:	683a      	ldr	r2, [r7, #0]
10002b0c:	430a      	orrs	r2, r1
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
10002b0e:	491c      	ldr	r1, [pc, #112]	; (10002b80 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002b10:	430a      	orrs	r2, r1

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b12:	601a      	str	r2, [r3, #0]
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002b14:	46c0      	nop			; (mov r8, r8)
10002b16:	4b18      	ldr	r3, [pc, #96]	; (10002b78 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b18:	681a      	ldr	r2, [r3, #0]
10002b1a:	2380      	movs	r3, #128	; 0x80
10002b1c:	05db      	lsls	r3, r3, #23
10002b1e:	4013      	ands	r3, r2
10002b20:	d1f9      	bne.n	10002b16 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x32>
  {
    /* Spin until the core supply stabilizes */
  }

  if(curr_idiv <= idiv)
10002b22:	68fa      	ldr	r2, [r7, #12]
10002b24:	687b      	ldr	r3, [r7, #4]
10002b26:	429a      	cmp	r2, r3
10002b28:	d806      	bhi.n	10002b38 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x54>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
10002b2a:	68fa      	ldr	r2, [r7, #12]
10002b2c:	687b      	ldr	r3, [r7, #4]
10002b2e:	1c10      	adds	r0, r2, #0
10002b30:	1c19      	adds	r1, r3, #0
10002b32:	f000 f853 	bl	10002bdc <XMC_SCU_CLOCK_lFrequencyDownScaling>
10002b36:	e005      	b.n	10002b44 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x60>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
10002b38:	68fa      	ldr	r2, [r7, #12]
10002b3a:	687b      	ldr	r3, [r7, #4]
10002b3c:	1c10      	adds	r0, r2, #0
10002b3e:	1c19      	adds	r1, r3, #0
10002b40:	f000 f822 	bl	10002b88 <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b44:	4b0c      	ldr	r3, [pc, #48]	; (10002b78 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b46:	4a0c      	ldr	r2, [pc, #48]	; (10002b78 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b48:	6812      	ldr	r2, [r2, #0]
10002b4a:	490e      	ldr	r1, [pc, #56]	; (10002b84 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xa0>)
10002b4c:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002b4e:	687a      	ldr	r2, [r7, #4]
10002b50:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b52:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002b54:	490a      	ldr	r1, [pc, #40]	; (10002b80 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002b56:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b58:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002b5a:	46c0      	nop			; (mov r8, r8)
10002b5c:	4b06      	ldr	r3, [pc, #24]	; (10002b78 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b5e:	681a      	ldr	r2, [r3, #0]
10002b60:	2380      	movs	r3, #128	; 0x80
10002b62:	05db      	lsls	r3, r3, #23
10002b64:	4013      	ands	r3, r2
10002b66:	d1f9      	bne.n	10002b5c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
10002b68:	f7ff ff4c 	bl	10002a04 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
10002b6c:	f7ff fd72 	bl	10002654 <SystemCoreClockUpdate>

}
10002b70:	46bd      	mov	sp, r7
10002b72:	b004      	add	sp, #16
10002b74:	bd80      	pop	{r7, pc}
10002b76:	46c0      	nop			; (mov r8, r8)
10002b78:	40010300 	.word	0x40010300
10002b7c:	c00fff00 	.word	0xc00fff00
10002b80:	3ff00000 	.word	0x3ff00000
10002b84:	c00f00ff 	.word	0xc00f00ff

10002b88 <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002b88:	b580      	push	{r7, lr}
10002b8a:	b082      	sub	sp, #8
10002b8c:	af00      	add	r7, sp, #0
10002b8e:	6078      	str	r0, [r7, #4]
10002b90:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
10002b92:	e014      	b.n	10002bbe <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
10002b94:	687b      	ldr	r3, [r7, #4]
10002b96:	089b      	lsrs	r3, r3, #2
10002b98:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b9a:	4b0d      	ldr	r3, [pc, #52]	; (10002bd0 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b9c:	4a0c      	ldr	r2, [pc, #48]	; (10002bd0 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b9e:	6812      	ldr	r2, [r2, #0]
10002ba0:	490c      	ldr	r1, [pc, #48]	; (10002bd4 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
10002ba2:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002ba4:	687a      	ldr	r2, [r7, #4]
10002ba6:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002ba8:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002baa:	490b      	ldr	r1, [pc, #44]	; (10002bd8 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
10002bac:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002bae:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002bb0:	46c0      	nop			; (mov r8, r8)
10002bb2:	4b07      	ldr	r3, [pc, #28]	; (10002bd0 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002bb4:	681a      	ldr	r2, [r3, #0]
10002bb6:	2380      	movs	r3, #128	; 0x80
10002bb8:	05db      	lsls	r3, r3, #23
10002bba:	4013      	ands	r3, r2
10002bbc:	d1f9      	bne.n	10002bb2 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
10002bbe:	683b      	ldr	r3, [r7, #0]
10002bc0:	009a      	lsls	r2, r3, #2
10002bc2:	687b      	ldr	r3, [r7, #4]
10002bc4:	429a      	cmp	r2, r3
10002bc6:	d3e5      	bcc.n	10002b94 <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002bc8:	46bd      	mov	sp, r7
10002bca:	b002      	add	sp, #8
10002bcc:	bd80      	pop	{r7, pc}
10002bce:	46c0      	nop			; (mov r8, r8)
10002bd0:	40010300 	.word	0x40010300
10002bd4:	c00f00ff 	.word	0xc00f00ff
10002bd8:	3ff00000 	.word	0x3ff00000

10002bdc <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002bdc:	b580      	push	{r7, lr}
10002bde:	b082      	sub	sp, #8
10002be0:	af00      	add	r7, sp, #0
10002be2:	6078      	str	r0, [r7, #4]
10002be4:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
10002be6:	e019      	b.n	10002c1c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if(0U == curr_idiv)
10002be8:	687b      	ldr	r3, [r7, #4]
10002bea:	2b00      	cmp	r3, #0
10002bec:	d101      	bne.n	10002bf2 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
10002bee:	2301      	movs	r3, #1
10002bf0:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
10002bf2:	687b      	ldr	r3, [r7, #4]
10002bf4:	009b      	lsls	r3, r3, #2
10002bf6:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002bf8:	4b0c      	ldr	r3, [pc, #48]	; (10002c2c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002bfa:	4a0c      	ldr	r2, [pc, #48]	; (10002c2c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002bfc:	6812      	ldr	r2, [r2, #0]
10002bfe:	490c      	ldr	r1, [pc, #48]	; (10002c30 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
10002c00:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002c02:	687a      	ldr	r2, [r7, #4]
10002c04:	0212      	lsls	r2, r2, #8
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002c06:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002c08:	490a      	ldr	r1, [pc, #40]	; (10002c34 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
10002c0a:	430a      	orrs	r2, r1
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002c0c:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002c0e:	46c0      	nop			; (mov r8, r8)
10002c10:	4b06      	ldr	r3, [pc, #24]	; (10002c2c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002c12:	681a      	ldr	r2, [r3, #0]
10002c14:	2380      	movs	r3, #128	; 0x80
10002c16:	05db      	lsls	r3, r3, #23
10002c18:	4013      	ands	r3, r2
10002c1a:	d1f9      	bne.n	10002c10 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
10002c1c:	687b      	ldr	r3, [r7, #4]
10002c1e:	009a      	lsls	r2, r3, #2
10002c20:	683b      	ldr	r3, [r7, #0]
10002c22:	429a      	cmp	r2, r3
10002c24:	d3e0      	bcc.n	10002be8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002c26:	46bd      	mov	sp, r7
10002c28:	b002      	add	sp, #8
10002c2a:	bd80      	pop	{r7, pc}
10002c2c:	40010300 	.word	0x40010300
10002c30:	c00f00ff 	.word	0xc00f00ff
10002c34:	3ff00000 	.word	0x3ff00000

10002c38 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
10002c38:	b580      	push	{r7, lr}
10002c3a:	af00      	add	r7, sp, #0
  return (SystemCoreClock);
10002c3c:	4b02      	ldr	r3, [pc, #8]	; (10002c48 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
10002c3e:	681b      	ldr	r3, [r3, #0]
}
10002c40:	1c18      	adds	r0, r3, #0
10002c42:	46bd      	mov	sp, r7
10002c44:	bd80      	pop	{r7, pc}
10002c46:	46c0      	nop			; (mov r8, r8)
10002c48:	20003ffc 	.word	0x20003ffc

10002c4c <XMC_BCCU_GlobalInit>:

/*
 * API to initialise the global resources of a BCCU module
 */
void XMC_BCCU_GlobalInit(XMC_BCCU_t *const bccu, const XMC_BCCU_GLOBAL_CONFIG_t *const config)
{
10002c4c:	b580      	push	{r7, lr}
10002c4e:	b082      	sub	sp, #8
10002c50:	af00      	add	r7, sp, #0
10002c52:	6078      	str	r0, [r7, #4]
10002c54:	6039      	str	r1, [r7, #0]
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_BCCU0);
10002c56:	2010      	movs	r0, #16
10002c58:	f7ff ff12 	bl	10002a80 <XMC_SCU_CLOCK_UngatePeripheralClock>

  bccu->GLOBCON = config->globcon;
10002c5c:	683b      	ldr	r3, [r7, #0]
10002c5e:	681a      	ldr	r2, [r3, #0]
10002c60:	687b      	ldr	r3, [r7, #4]
10002c62:	601a      	str	r2, [r3, #0]
  
  bccu->GLOBCLK = config->globclk;
10002c64:	683b      	ldr	r3, [r7, #0]
10002c66:	685a      	ldr	r2, [r3, #4]
10002c68:	687b      	ldr	r3, [r7, #4]
10002c6a:	605a      	str	r2, [r3, #4]
  bccu->GLOBDIM = config->global_dimlevel;  
10002c6c:	683b      	ldr	r3, [r7, #0]
10002c6e:	689a      	ldr	r2, [r3, #8]
10002c70:	687b      	ldr	r3, [r7, #4]
10002c72:	629a      	str	r2, [r3, #40]	; 0x28

}
10002c74:	46bd      	mov	sp, r7
10002c76:	b002      	add	sp, #8
10002c78:	bd80      	pop	{r7, pc}
10002c7a:	46c0      	nop			; (mov r8, r8)

10002c7c <XMC_BCCU_SelectTrapInput>:

/*
 * API to configure the trap input selection of a BCCU module
 */
void XMC_BCCU_SelectTrapInput (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_IN_t input)
{
10002c7c:	b580      	push	{r7, lr}
10002c7e:	b082      	sub	sp, #8
10002c80:	af00      	add	r7, sp, #0
10002c82:	6078      	str	r0, [r7, #4]
10002c84:	1c0a      	adds	r2, r1, #0
10002c86:	1cfb      	adds	r3, r7, #3
10002c88:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPIS_Msk);
10002c8a:	687b      	ldr	r3, [r7, #4]
10002c8c:	681b      	ldr	r3, [r3, #0]
10002c8e:	4a07      	ldr	r2, [pc, #28]	; (10002cac <XMC_BCCU_SelectTrapInput+0x30>)
10002c90:	401a      	ands	r2, r3
10002c92:	687b      	ldr	r3, [r7, #4]
10002c94:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)input << BCCU_GLOBCON_TRAPIS_Pos);
10002c96:	687b      	ldr	r3, [r7, #4]
10002c98:	681a      	ldr	r2, [r3, #0]
10002c9a:	1cfb      	adds	r3, r7, #3
10002c9c:	781b      	ldrb	r3, [r3, #0]
10002c9e:	019b      	lsls	r3, r3, #6
10002ca0:	431a      	orrs	r2, r3
10002ca2:	687b      	ldr	r3, [r7, #4]
10002ca4:	601a      	str	r2, [r3, #0]
}
10002ca6:	46bd      	mov	sp, r7
10002ca8:	b002      	add	sp, #8
10002caa:	bd80      	pop	{r7, pc}
10002cac:	fffffc3f 	.word	0xfffffc3f

10002cb0 <XMC_BCCU_SetTrapEdge>:

/*
 * API to configure the trap edge selection of a BCCU module
 */
void XMC_BCCU_SetTrapEdge (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_EDGE_t edge)
{
10002cb0:	b580      	push	{r7, lr}
10002cb2:	b082      	sub	sp, #8
10002cb4:	af00      	add	r7, sp, #0
10002cb6:	6078      	str	r0, [r7, #4]
10002cb8:	1c0a      	adds	r2, r1, #0
10002cba:	1cfb      	adds	r3, r7, #3
10002cbc:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPED_Msk);
10002cbe:	687b      	ldr	r3, [r7, #4]
10002cc0:	681b      	ldr	r3, [r3, #0]
10002cc2:	4a07      	ldr	r2, [pc, #28]	; (10002ce0 <XMC_BCCU_SetTrapEdge+0x30>)
10002cc4:	401a      	ands	r2, r3
10002cc6:	687b      	ldr	r3, [r7, #4]
10002cc8:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)edge << BCCU_GLOBCON_TRAPED_Pos);
10002cca:	687b      	ldr	r3, [r7, #4]
10002ccc:	681a      	ldr	r2, [r3, #0]
10002cce:	1cfb      	adds	r3, r7, #3
10002cd0:	781b      	ldrb	r3, [r3, #0]
10002cd2:	029b      	lsls	r3, r3, #10
10002cd4:	431a      	orrs	r2, r3
10002cd6:	687b      	ldr	r3, [r7, #4]
10002cd8:	601a      	str	r2, [r3, #0]
}
10002cda:	46bd      	mov	sp, r7
10002cdc:	b002      	add	sp, #8
10002cde:	bd80      	pop	{r7, pc}
10002ce0:	fffffbff 	.word	0xfffffbff

10002ce4 <XMC_BCCU_SetDimClockPrescaler>:

/*
 * API to configure the dimmer clock prescaler factor of a BCCU module
 */
void XMC_BCCU_SetDimClockPrescaler (XMC_BCCU_t *const bccu, uint32_t div)
{
10002ce4:	b580      	push	{r7, lr}
10002ce6:	b082      	sub	sp, #8
10002ce8:	af00      	add	r7, sp, #0
10002cea:	6078      	str	r0, [r7, #4]
10002cec:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_SetDimClockPrescaler: Invalid divider value", (div <= BCCU_GLOBCLK_DCLK_PS_Msk));

  bccu->GLOBCLK &= ~(uint32_t)(BCCU_GLOBCLK_DCLK_PS_Msk);
10002cee:	687b      	ldr	r3, [r7, #4]
10002cf0:	685b      	ldr	r3, [r3, #4]
10002cf2:	4a07      	ldr	r2, [pc, #28]	; (10002d10 <XMC_BCCU_SetDimClockPrescaler+0x2c>)
10002cf4:	401a      	ands	r2, r3
10002cf6:	687b      	ldr	r3, [r7, #4]
10002cf8:	605a      	str	r2, [r3, #4]
  bccu->GLOBCLK |= (uint32_t)(div << BCCU_GLOBCLK_DCLK_PS_Pos);
10002cfa:	687b      	ldr	r3, [r7, #4]
10002cfc:	685a      	ldr	r2, [r3, #4]
10002cfe:	683b      	ldr	r3, [r7, #0]
10002d00:	041b      	lsls	r3, r3, #16
10002d02:	431a      	orrs	r2, r3
10002d04:	687b      	ldr	r3, [r7, #4]
10002d06:	605a      	str	r2, [r3, #4]
  
}
10002d08:	46bd      	mov	sp, r7
10002d0a:	b002      	add	sp, #8
10002d0c:	bd80      	pop	{r7, pc}
10002d0e:	46c0      	nop			; (mov r8, r8)
10002d10:	f000ffff 	.word	0xf000ffff

10002d14 <XMC_BCCU_ConcurrentStartLinearWalk>:

/*
 * API to start the linear walk of the channels to change towards target intensity at the same time
 */
void XMC_BCCU_ConcurrentStartLinearWalk (XMC_BCCU_t *const bccu, uint32_t mask)
{
10002d14:	b580      	push	{r7, lr}
10002d16:	b082      	sub	sp, #8
10002d18:	af00      	add	r7, sp, #0
10002d1a:	6078      	str	r0, [r7, #4]
10002d1c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_ConcurrentStartLinearWalk: Invalid channel mask", (mask <= XMC_BCCU_CHANNEL_MASK));

  bccu->CHSTRCON |= (uint32_t)(mask);
10002d1e:	687b      	ldr	r3, [r7, #4]
10002d20:	699a      	ldr	r2, [r3, #24]
10002d22:	683b      	ldr	r3, [r7, #0]
10002d24:	431a      	orrs	r2, r3
10002d26:	687b      	ldr	r3, [r7, #4]
10002d28:	619a      	str	r2, [r3, #24]
}
10002d2a:	46bd      	mov	sp, r7
10002d2c:	b002      	add	sp, #8
10002d2e:	bd80      	pop	{r7, pc}

10002d30 <XMC_BCCU_EnableChannel>:

/*
 * API to enable a specific channel
 */
void XMC_BCCU_EnableChannel (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002d30:	b580      	push	{r7, lr}
10002d32:	b082      	sub	sp, #8
10002d34:	af00      	add	r7, sp, #0
10002d36:	6078      	str	r0, [r7, #4]
10002d38:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableChannel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHEN |= (uint32_t)(BCCU_CHEN_ECH0_Msk << chan_no);
10002d3a:	687b      	ldr	r3, [r7, #4]
10002d3c:	68da      	ldr	r2, [r3, #12]
10002d3e:	683b      	ldr	r3, [r7, #0]
10002d40:	2101      	movs	r1, #1
10002d42:	4099      	lsls	r1, r3
10002d44:	1c0b      	adds	r3, r1, #0
10002d46:	431a      	orrs	r2, r3
10002d48:	687b      	ldr	r3, [r7, #4]
10002d4a:	60da      	str	r2, [r3, #12]
}
10002d4c:	46bd      	mov	sp, r7
10002d4e:	b002      	add	sp, #8
10002d50:	bd80      	pop	{r7, pc}
10002d52:	46c0      	nop			; (mov r8, r8)

10002d54 <XMC_BCCU_SetOutputPassiveLevel>:

/*
 * API to set the specific channel's passive level
 */
void XMC_BCCU_SetOutputPassiveLevel(XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_ACTIVE_LEVEL_t level)
{
10002d54:	b580      	push	{r7, lr}
10002d56:	b084      	sub	sp, #16
10002d58:	af00      	add	r7, sp, #0
10002d5a:	60f8      	str	r0, [r7, #12]
10002d5c:	60b9      	str	r1, [r7, #8]
10002d5e:	1dfb      	adds	r3, r7, #7
10002d60:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_BCCU_SetOutputPassiveLevel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= ((uint32_t)level << chan_no);
10002d62:	68fb      	ldr	r3, [r7, #12]
10002d64:	691a      	ldr	r2, [r3, #16]
10002d66:	1dfb      	adds	r3, r7, #7
10002d68:	7819      	ldrb	r1, [r3, #0]
10002d6a:	68bb      	ldr	r3, [r7, #8]
10002d6c:	4099      	lsls	r1, r3
10002d6e:	1c0b      	adds	r3, r1, #0
10002d70:	431a      	orrs	r2, r3
10002d72:	68fb      	ldr	r3, [r7, #12]
10002d74:	611a      	str	r2, [r3, #16]
}
10002d76:	46bd      	mov	sp, r7
10002d78:	b004      	add	sp, #16
10002d7a:	bd80      	pop	{r7, pc}

10002d7c <XMC_BCCU_EnableTrap>:

/*
 * API to enable the specific channel trap
 */
void XMC_BCCU_EnableTrap (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002d7c:	b580      	push	{r7, lr}
10002d7e:	b082      	sub	sp, #8
10002d80:	af00      	add	r7, sp, #0
10002d82:	6078      	str	r0, [r7, #4]
10002d84:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableTrap: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= (uint32_t)(BCCU_CHOCON_CH0TPE_Msk << chan_no);
10002d86:	687b      	ldr	r3, [r7, #4]
10002d88:	691a      	ldr	r2, [r3, #16]
10002d8a:	683b      	ldr	r3, [r7, #0]
10002d8c:	2180      	movs	r1, #128	; 0x80
10002d8e:	0249      	lsls	r1, r1, #9
10002d90:	4099      	lsls	r1, r3
10002d92:	1c0b      	adds	r3, r1, #0
10002d94:	431a      	orrs	r2, r3
10002d96:	687b      	ldr	r3, [r7, #4]
10002d98:	611a      	str	r2, [r3, #16]
}
10002d9a:	46bd      	mov	sp, r7
10002d9c:	b002      	add	sp, #8
10002d9e:	bd80      	pop	{r7, pc}

10002da0 <XMC_BCCU_EnableChannelTrigger>:

/*
 * API to configure specific channel trigger enable and trigger line.
 */
void XMC_BCCU_EnableChannelTrigger (XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_TRIGOUT_t trig_line)
{
10002da0:	b580      	push	{r7, lr}
10002da2:	b086      	sub	sp, #24
10002da4:	af00      	add	r7, sp, #0
10002da6:	60f8      	str	r0, [r7, #12]
10002da8:	60b9      	str	r1, [r7, #8]
10002daa:	1dfb      	adds	r3, r7, #7
10002dac:	701a      	strb	r2, [r3, #0]
  uint32_t reg;
  XMC_ASSERT("XMC_BCCU_EnableChannelTrigger: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHTRIG &= ~(uint32_t)(BCCU_CHTRIG_TOS0_Msk << chan_no);
10002dae:	68fb      	ldr	r3, [r7, #12]
10002db0:	695b      	ldr	r3, [r3, #20]
10002db2:	68ba      	ldr	r2, [r7, #8]
10002db4:	2180      	movs	r1, #128	; 0x80
10002db6:	0249      	lsls	r1, r1, #9
10002db8:	4091      	lsls	r1, r2
10002dba:	1c0a      	adds	r2, r1, #0
10002dbc:	43d2      	mvns	r2, r2
10002dbe:	401a      	ands	r2, r3
10002dc0:	68fb      	ldr	r3, [r7, #12]
10002dc2:	615a      	str	r2, [r3, #20]
  reg = (uint32_t)(BCCU_CHTRIG_ET0_Msk << chan_no);
10002dc4:	68bb      	ldr	r3, [r7, #8]
10002dc6:	2201      	movs	r2, #1
10002dc8:	409a      	lsls	r2, r3
10002dca:	1c13      	adds	r3, r2, #0
10002dcc:	617b      	str	r3, [r7, #20]
  reg |= ((uint32_t)trig_line << (BCCU_CHTRIG_TOS0_Pos + chan_no));
10002dce:	1dfb      	adds	r3, r7, #7
10002dd0:	781b      	ldrb	r3, [r3, #0]
10002dd2:	68ba      	ldr	r2, [r7, #8]
10002dd4:	3210      	adds	r2, #16
10002dd6:	4093      	lsls	r3, r2
10002dd8:	697a      	ldr	r2, [r7, #20]
10002dda:	4313      	orrs	r3, r2
10002ddc:	617b      	str	r3, [r7, #20]
  bccu->CHTRIG |= reg;
10002dde:	68fb      	ldr	r3, [r7, #12]
10002de0:	695a      	ldr	r2, [r3, #20]
10002de2:	697b      	ldr	r3, [r7, #20]
10002de4:	431a      	orrs	r2, r3
10002de6:	68fb      	ldr	r3, [r7, #12]
10002de8:	615a      	str	r2, [r3, #20]
}
10002dea:	46bd      	mov	sp, r7
10002dec:	b006      	add	sp, #24
10002dee:	bd80      	pop	{r7, pc}

10002df0 <XMC_BCCU_CH_Init>:

/*
 * API to initialise the channel of a BCCU module
 */
void XMC_BCCU_CH_Init (XMC_BCCU_CH_t *const channel, const XMC_BCCU_CH_CONFIG_t *const config)
{
10002df0:	b580      	push	{r7, lr}
10002df2:	b082      	sub	sp, #8
10002df4:	af00      	add	r7, sp, #0
10002df6:	6078      	str	r0, [r7, #4]
10002df8:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG = config->chconfig;
10002dfa:	683b      	ldr	r3, [r7, #0]
10002dfc:	681a      	ldr	r2, [r3, #0]
10002dfe:	687b      	ldr	r3, [r7, #4]
10002e00:	609a      	str	r2, [r3, #8]
 
  channel->PKCMP = config->pkcmp;
10002e02:	683b      	ldr	r3, [r7, #0]
10002e04:	685a      	ldr	r2, [r3, #4]
10002e06:	687b      	ldr	r3, [r7, #4]
10002e08:	60da      	str	r2, [r3, #12]
 
  channel->PKCNTR = config->pkcntr;
10002e0a:	683b      	ldr	r3, [r7, #0]
10002e0c:	689a      	ldr	r2, [r3, #8]
10002e0e:	687b      	ldr	r3, [r7, #4]
10002e10:	611a      	str	r2, [r3, #16]
}
10002e12:	46bd      	mov	sp, r7
10002e14:	b002      	add	sp, #8
10002e16:	bd80      	pop	{r7, pc}

10002e18 <XMC_BCCU_CH_ConfigTrigger>:

/*
 * API to configure channel trigger edge and force trigger edge
 */
void XMC_BCCU_CH_ConfigTrigger (XMC_BCCU_CH_t *const channel, XMC_BCCU_CH_TRIG_EDGE_t edge, uint32_t force_trig_en)
{
10002e18:	b580      	push	{r7, lr}
10002e1a:	b086      	sub	sp, #24
10002e1c:	af00      	add	r7, sp, #0
10002e1e:	60f8      	str	r0, [r7, #12]
10002e20:	607a      	str	r2, [r7, #4]
10002e22:	230b      	movs	r3, #11
10002e24:	18fb      	adds	r3, r7, r3
10002e26:	1c0a      	adds	r2, r1, #0
10002e28:	701a      	strb	r2, [r3, #0]
  uint32_t reg; 
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_TRED_Msk | BCCU_CH_CHCONFIG_ENFT_Msk);
10002e2a:	68fb      	ldr	r3, [r7, #12]
10002e2c:	689b      	ldr	r3, [r3, #8]
10002e2e:	4a0b      	ldr	r2, [pc, #44]	; (10002e5c <XMC_BCCU_CH_ConfigTrigger+0x44>)
10002e30:	401a      	ands	r2, r3
10002e32:	68fb      	ldr	r3, [r7, #12]
10002e34:	609a      	str	r2, [r3, #8]
  
  reg = ((uint32_t)edge << BCCU_CH_CHCONFIG_TRED_Pos);
10002e36:	230b      	movs	r3, #11
10002e38:	18fb      	adds	r3, r7, r3
10002e3a:	781b      	ldrb	r3, [r3, #0]
10002e3c:	029b      	lsls	r3, r3, #10
10002e3e:	617b      	str	r3, [r7, #20]
  reg |= (uint32_t)(force_trig_en << BCCU_CH_CHCONFIG_ENFT_Pos);
10002e40:	687b      	ldr	r3, [r7, #4]
10002e42:	02db      	lsls	r3, r3, #11
10002e44:	697a      	ldr	r2, [r7, #20]
10002e46:	4313      	orrs	r3, r2
10002e48:	617b      	str	r3, [r7, #20]
  channel->CHCONFIG |= reg;
10002e4a:	68fb      	ldr	r3, [r7, #12]
10002e4c:	689a      	ldr	r2, [r3, #8]
10002e4e:	697b      	ldr	r3, [r7, #20]
10002e50:	431a      	orrs	r2, r3
10002e52:	68fb      	ldr	r3, [r7, #12]
10002e54:	609a      	str	r2, [r3, #8]
}
10002e56:	46bd      	mov	sp, r7
10002e58:	b006      	add	sp, #24
10002e5a:	bd80      	pop	{r7, pc}
10002e5c:	fffff3ff 	.word	0xfffff3ff

10002e60 <XMC_BCCU_CH_SetLinearWalkPrescaler>:

/*
 * API to configure the linear walker clock prescaler factor of a BCCU channel
 */
void XMC_BCCU_CH_SetLinearWalkPrescaler (XMC_BCCU_CH_t *const channel, uint32_t clk_div)
{
10002e60:	b580      	push	{r7, lr}
10002e62:	b082      	sub	sp, #8
10002e64:	af00      	add	r7, sp, #0
10002e66:	6078      	str	r0, [r7, #4]
10002e68:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_LINPRES_Msk);
10002e6a:	687b      	ldr	r3, [r7, #4]
10002e6c:	689b      	ldr	r3, [r3, #8]
10002e6e:	4a07      	ldr	r2, [pc, #28]	; (10002e8c <XMC_BCCU_CH_SetLinearWalkPrescaler+0x2c>)
10002e70:	401a      	ands	r2, r3
10002e72:	687b      	ldr	r3, [r7, #4]
10002e74:	609a      	str	r2, [r3, #8]
  channel->CHCONFIG |= (uint32_t)(clk_div << BCCU_CH_CHCONFIG_LINPRES_Pos);
10002e76:	687b      	ldr	r3, [r7, #4]
10002e78:	689a      	ldr	r2, [r3, #8]
10002e7a:	683b      	ldr	r3, [r7, #0]
10002e7c:	041b      	lsls	r3, r3, #16
10002e7e:	431a      	orrs	r2, r3
10002e80:	687b      	ldr	r3, [r7, #4]
10002e82:	609a      	str	r2, [r3, #8]
}
10002e84:	46bd      	mov	sp, r7
10002e86:	b002      	add	sp, #8
10002e88:	bd80      	pop	{r7, pc}
10002e8a:	46c0      	nop			; (mov r8, r8)
10002e8c:	fc00ffff 	.word	0xfc00ffff

10002e90 <XMC_BCCU_CH_SetTargetIntensity>:

/*
 * API to set channel target intensity
 */
void XMC_BCCU_CH_SetTargetIntensity (XMC_BCCU_CH_t *const channel, uint32_t ch_int)
{
10002e90:	b580      	push	{r7, lr}
10002e92:	b082      	sub	sp, #8
10002e94:	af00      	add	r7, sp, #0
10002e96:	6078      	str	r0, [r7, #4]
10002e98:	6039      	str	r1, [r7, #0]
  channel->INTS = ch_int;
10002e9a:	687b      	ldr	r3, [r7, #4]
10002e9c:	683a      	ldr	r2, [r7, #0]
10002e9e:	601a      	str	r2, [r3, #0]
}
10002ea0:	46bd      	mov	sp, r7
10002ea2:	b002      	add	sp, #8
10002ea4:	bd80      	pop	{r7, pc}
10002ea6:	46c0      	nop			; (mov r8, r8)

10002ea8 <XMC_BCCU_DIM_Init>:

/*
 * API to initialise a specific dimming engine of a BCCU module
 */
void XMC_BCCU_DIM_Init (XMC_BCCU_DIM_t *const dim_engine, const XMC_BCCU_DIM_CONFIG_t *const config)
{
10002ea8:	b580      	push	{r7, lr}
10002eaa:	b082      	sub	sp, #8
10002eac:	af00      	add	r7, sp, #0
10002eae:	6078      	str	r0, [r7, #4]
10002eb0:	6039      	str	r1, [r7, #0]
  dim_engine->DTT = config->dtt;
10002eb2:	683b      	ldr	r3, [r7, #0]
10002eb4:	681a      	ldr	r2, [r3, #0]
10002eb6:	687b      	ldr	r3, [r7, #4]
10002eb8:	609a      	str	r2, [r3, #8]
}
10002eba:	46bd      	mov	sp, r7
10002ebc:	b002      	add	sp, #8
10002ebe:	bd80      	pop	{r7, pc}

10002ec0 <XMC_BCCU_DIM_SetTargetDimmingLevel>:

/*
 * API to set dimming engine target dim level
 */
void XMC_BCCU_DIM_SetTargetDimmingLevel (XMC_BCCU_DIM_t *const dim_engine, uint32_t level)
{
10002ec0:	b580      	push	{r7, lr}
10002ec2:	b082      	sub	sp, #8
10002ec4:	af00      	add	r7, sp, #0
10002ec6:	6078      	str	r0, [r7, #4]
10002ec8:	6039      	str	r1, [r7, #0]
  dim_engine->DLS = level;
10002eca:	687b      	ldr	r3, [r7, #4]
10002ecc:	683a      	ldr	r2, [r7, #0]
10002ece:	601a      	str	r2, [r3, #0]
}
10002ed0:	46bd      	mov	sp, r7
10002ed2:	b002      	add	sp, #8
10002ed4:	bd80      	pop	{r7, pc}
10002ed6:	46c0      	nop			; (mov r8, r8)

10002ed8 <XMC_BCCU_DIM_SetDimDivider>:

/*
 * API to configure the dimming clock prescaler factor of a dimming engine
 */
void XMC_BCCU_DIM_SetDimDivider (XMC_BCCU_DIM_t *const dim_engine, uint32_t div)
{
10002ed8:	b580      	push	{r7, lr}
10002eda:	b082      	sub	sp, #8
10002edc:	af00      	add	r7, sp, #0
10002ede:	6078      	str	r0, [r7, #4]
10002ee0:	6039      	str	r1, [r7, #0]
  dim_engine->DTT &= ~(uint32_t)(BCCU_DE_DTT_DIMDIV_Msk);
10002ee2:	687b      	ldr	r3, [r7, #4]
10002ee4:	689b      	ldr	r3, [r3, #8]
10002ee6:	0a9b      	lsrs	r3, r3, #10
10002ee8:	029a      	lsls	r2, r3, #10
10002eea:	687b      	ldr	r3, [r7, #4]
10002eec:	609a      	str	r2, [r3, #8]
  dim_engine->DTT |= div;
10002eee:	687b      	ldr	r3, [r7, #4]
10002ef0:	689a      	ldr	r2, [r3, #8]
10002ef2:	683b      	ldr	r3, [r7, #0]
10002ef4:	431a      	orrs	r2, r3
10002ef6:	687b      	ldr	r3, [r7, #4]
10002ef8:	609a      	str	r2, [r3, #8]
}
10002efa:	46bd      	mov	sp, r7
10002efc:	b002      	add	sp, #8
10002efe:	bd80      	pop	{r7, pc}

10002f00 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
10002f00:	b580      	push	{r7, lr}
10002f02:	b082      	sub	sp, #8
10002f04:	af00      	add	r7, sp, #0
10002f06:	6078      	str	r0, [r7, #4]
10002f08:	1c08      	adds	r0, r1, #0
10002f0a:	1c11      	adds	r1, r2, #0
10002f0c:	1cfb      	adds	r3, r7, #3
10002f0e:	1c02      	adds	r2, r0, #0
10002f10:	701a      	strb	r2, [r3, #0]
10002f12:	1cbb      	adds	r3, r7, #2
10002f14:	1c0a      	adds	r2, r1, #0
10002f16:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10002f18:	687b      	ldr	r3, [r7, #4]
10002f1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10002f1c:	1cfa      	adds	r2, r7, #3
10002f1e:	7812      	ldrb	r2, [r2, #0]
10002f20:	0052      	lsls	r2, r2, #1
10002f22:	1c11      	adds	r1, r2, #0
10002f24:	2203      	movs	r2, #3
10002f26:	408a      	lsls	r2, r1
10002f28:	43d2      	mvns	r2, r2
10002f2a:	401a      	ands	r2, r3
10002f2c:	687b      	ldr	r3, [r7, #4]
10002f2e:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
10002f30:	687b      	ldr	r3, [r7, #4]
10002f32:	6f5a      	ldr	r2, [r3, #116]	; 0x74
10002f34:	1cbb      	adds	r3, r7, #2
10002f36:	781b      	ldrb	r3, [r3, #0]
10002f38:	1cf9      	adds	r1, r7, #3
10002f3a:	7809      	ldrb	r1, [r1, #0]
10002f3c:	0049      	lsls	r1, r1, #1
10002f3e:	408b      	lsls	r3, r1
10002f40:	431a      	orrs	r2, r3
10002f42:	687b      	ldr	r3, [r7, #4]
10002f44:	675a      	str	r2, [r3, #116]	; 0x74
}
10002f46:	46bd      	mov	sp, r7
10002f48:	b002      	add	sp, #8
10002f4a:	bd80      	pop	{r7, pc}

10002f4c <__aeabi_uidiv>:
/***********************************************************************************************************************
 * API IMPLEMENTATION - aeabi routines
 **********************************************************************************************************************/
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
10002f4c:	b580      	push	{r7, lr}
10002f4e:	b082      	sub	sp, #8
10002f50:	af00      	add	r7, sp, #0
10002f52:	6078      	str	r0, [r7, #4]
10002f54:	6039      	str	r1, [r7, #0]
  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
10002f56:	4b07      	ldr	r3, [pc, #28]	; (10002f74 <__aeabi_uidiv+0x28>)
10002f58:	2204      	movs	r2, #4
10002f5a:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002f5c:	4b05      	ldr	r3, [pc, #20]	; (10002f74 <__aeabi_uidiv+0x28>)
10002f5e:	687a      	ldr	r2, [r7, #4]
10002f60:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
10002f62:	4b04      	ldr	r3, [pc, #16]	; (10002f74 <__aeabi_uidiv+0x28>)
10002f64:	683a      	ldr	r2, [r7, #0]
10002f66:	625a      	str	r2, [r3, #36]	; 0x24

  return ((uint32_t) MATH->QUOT);
10002f68:	4b02      	ldr	r3, [pc, #8]	; (10002f74 <__aeabi_uidiv+0x28>)
10002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
10002f6c:	1c18      	adds	r0, r3, #0
10002f6e:	46bd      	mov	sp, r7
10002f70:	b002      	add	sp, #8
10002f72:	bd80      	pop	{r7, pc}
10002f74:	40030000 	.word	0x40030000

10002f78 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10002f78:	b580      	push	{r7, lr}
10002f7a:	b082      	sub	sp, #8
10002f7c:	af00      	add	r7, sp, #0
10002f7e:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10002f80:	687b      	ldr	r3, [r7, #4]
10002f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10002f84:	b2db      	uxtb	r3, r3
10002f86:	227f      	movs	r2, #127	; 0x7f
10002f88:	4393      	bics	r3, r2
10002f8a:	b2db      	uxtb	r3, r3
}
10002f8c:	1c18      	adds	r0, r3, #0
10002f8e:	46bd      	mov	sp, r7
10002f90:	b002      	add	sp, #8
10002f92:	bd80      	pop	{r7, pc}

10002f94 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
10002f94:	b580      	push	{r7, lr}
10002f96:	b082      	sub	sp, #8
10002f98:	af00      	add	r7, sp, #0
10002f9a:	6078      	str	r0, [r7, #4]
10002f9c:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
10002f9e:	687b      	ldr	r3, [r7, #4]
10002fa0:	683a      	ldr	r2, [r7, #0]
10002fa2:	64da      	str	r2, [r3, #76]	; 0x4c
}
10002fa4:	46bd      	mov	sp, r7
10002fa6:	b002      	add	sp, #8
10002fa8:	bd80      	pop	{r7, pc}
10002faa:	46c0      	nop			; (mov r8, r8)

10002fac <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
10002fac:	b580      	push	{r7, lr}
10002fae:	b084      	sub	sp, #16
10002fb0:	af00      	add	r7, sp, #0
10002fb2:	6078      	str	r0, [r7, #4]
10002fb4:	6039      	str	r1, [r7, #0]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
10002fb6:	2310      	movs	r3, #16
10002fb8:	60fb      	str	r3, [r7, #12]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
10002fba:	687b      	ldr	r3, [r7, #4]
10002fbc:	1c18      	adds	r0, r3, #0
10002fbe:	f000 f89b 	bl	100030f8 <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
10002fc2:	683b      	ldr	r3, [r7, #0]
10002fc4:	79db      	ldrb	r3, [r3, #7]
10002fc6:	2b00      	cmp	r3, #0
10002fc8:	d002      	beq.n	10002fd0 <XMC_UART_CH_Init+0x24>
  {
    oversampling = (uint32_t)config->oversampling;
10002fca:	683b      	ldr	r3, [r7, #0]
10002fcc:	79db      	ldrb	r3, [r3, #7]
10002fce:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
10002fd0:	683b      	ldr	r3, [r7, #0]
10002fd2:	681a      	ldr	r2, [r3, #0]
10002fd4:	6879      	ldr	r1, [r7, #4]
10002fd6:	68fb      	ldr	r3, [r7, #12]
10002fd8:	1c08      	adds	r0, r1, #0
10002fda:	1c11      	adds	r1, r2, #0
10002fdc:	1c1a      	adds	r2, r3, #0
10002fde:	f000 f8b3 	bl	10003148 <XMC_USIC_CH_SetBaudrate>
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002fe2:	683b      	ldr	r3, [r7, #0]
10002fe4:	799b      	ldrb	r3, [r3, #6]
10002fe6:	3b01      	subs	r3, #1
10002fe8:	005a      	lsls	r2, r3, #1
			             (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
10002fea:	68fb      	ldr	r3, [r7, #12]
10002fec:	085b      	lsrs	r3, r3, #1
10002fee:	3301      	adds	r3, #1
10002ff0:	021b      	lsls	r3, r3, #8
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002ff2:	4313      	orrs	r3, r2
10002ff4:	2201      	movs	r2, #1
10002ff6:	431a      	orrs	r2, r3
10002ff8:	687b      	ldr	r3, [r7, #4]
10002ffa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
10002ffc:	683b      	ldr	r3, [r7, #0]
10002ffe:	791b      	ldrb	r3, [r3, #4]
10003000:	3b01      	subs	r3, #1
10003002:	061b      	lsls	r3, r3, #24
10003004:	2281      	movs	r2, #129	; 0x81
10003006:	0052      	lsls	r2, r2, #1
10003008:	431a      	orrs	r2, r3
1000300a:	687b      	ldr	r3, [r7, #4]
1000300c:	635a      	str	r2, [r3, #52]	; 0x34
		              ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
1000300e:	683b      	ldr	r3, [r7, #0]
10003010:	795b      	ldrb	r3, [r3, #5]
10003012:	2b00      	cmp	r3, #0
10003014:	d009      	beq.n	1000302a <XMC_UART_CH_Init+0x7e>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
10003016:	687b      	ldr	r3, [r7, #4]
10003018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000301a:	683b      	ldr	r3, [r7, #0]
1000301c:	795b      	ldrb	r3, [r3, #5]
1000301e:	3b01      	subs	r3, #1
10003020:	041b      	lsls	r3, r3, #16
10003022:	431a      	orrs	r2, r3
10003024:	687b      	ldr	r3, [r7, #4]
10003026:	635a      	str	r2, [r3, #52]	; 0x34
10003028:	e008      	b.n	1000303c <XMC_UART_CH_Init+0x90>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
1000302a:	687b      	ldr	r3, [r7, #4]
1000302c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000302e:	683b      	ldr	r3, [r7, #0]
10003030:	791b      	ldrb	r3, [r3, #4]
10003032:	3b01      	subs	r3, #1
10003034:	041b      	lsls	r3, r3, #16
10003036:	431a      	orrs	r2, r3
10003038:	687b      	ldr	r3, [r7, #4]
1000303a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
1000303c:	687b      	ldr	r3, [r7, #4]
1000303e:	22a0      	movs	r2, #160	; 0xa0
10003040:	00d2      	lsls	r2, r2, #3
10003042:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
10003044:	687b      	ldr	r3, [r7, #4]
10003046:	2201      	movs	r2, #1
10003048:	4252      	negs	r2, r2
1000304a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
1000304c:	683b      	ldr	r3, [r7, #0]
1000304e:	891b      	ldrh	r3, [r3, #8]
10003050:	1c1a      	adds	r2, r3, #0
10003052:	687b      	ldr	r3, [r7, #4]
10003054:	641a      	str	r2, [r3, #64]	; 0x40
}
10003056:	46bd      	mov	sp, r7
10003058:	b004      	add	sp, #16
1000305a:	bd80      	pop	{r7, pc}

1000305c <XMC_UART_CH_Transmit>:
  } 
  return status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
1000305c:	b580      	push	{r7, lr}
1000305e:	b082      	sub	sp, #8
10003060:	af00      	add	r7, sp, #0
10003062:	6078      	str	r0, [r7, #4]
10003064:	1c0a      	adds	r2, r1, #0
10003066:	1cbb      	adds	r3, r7, #2
10003068:	801a      	strh	r2, [r3, #0]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
1000306a:	687a      	ldr	r2, [r7, #4]
1000306c:	2384      	movs	r3, #132	; 0x84
1000306e:	005b      	lsls	r3, r3, #1
10003070:	58d2      	ldr	r2, [r2, r3]
10003072:	23e0      	movs	r3, #224	; 0xe0
10003074:	04db      	lsls	r3, r3, #19
10003076:	4013      	ands	r3, r2
10003078:	d114      	bne.n	100030a4 <XMC_UART_CH_Transmit+0x48>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
1000307a:	46c0      	nop			; (mov r8, r8)
1000307c:	687b      	ldr	r3, [r7, #4]
1000307e:	1c18      	adds	r0, r3, #0
10003080:	f7ff ff7a 	bl	10002f78 <XMC_USIC_CH_GetTransmitBufferStatus>
10003084:	1e03      	subs	r3, r0, #0
10003086:	2b80      	cmp	r3, #128	; 0x80
10003088:	d0f8      	beq.n	1000307c <XMC_UART_CH_Transmit+0x20>
    {
    }
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
1000308a:	687a      	ldr	r2, [r7, #4]
1000308c:	2380      	movs	r3, #128	; 0x80
1000308e:	019b      	lsls	r3, r3, #6
10003090:	1c10      	adds	r0, r2, #0
10003092:	1c19      	adds	r1, r3, #0
10003094:	f7ff ff7e 	bl	10002f94 <XMC_UART_CH_ClearStatusFlag>
  
    /*Transmit data */
    channel->TBUF[0U] = data;
10003098:	1cbb      	adds	r3, r7, #2
1000309a:	881a      	ldrh	r2, [r3, #0]
1000309c:	687b      	ldr	r3, [r7, #4]
1000309e:	2180      	movs	r1, #128	; 0x80
100030a0:	505a      	str	r2, [r3, r1]
100030a2:	e005      	b.n	100030b0 <XMC_UART_CH_Transmit+0x54>
  }
  else
  {
    channel->IN[0U] = data;
100030a4:	1cbb      	adds	r3, r7, #2
100030a6:	8819      	ldrh	r1, [r3, #0]
100030a8:	687a      	ldr	r2, [r7, #4]
100030aa:	23c0      	movs	r3, #192	; 0xc0
100030ac:	005b      	lsls	r3, r3, #1
100030ae:	50d1      	str	r1, [r2, r3]
  }
}
100030b0:	46bd      	mov	sp, r7
100030b2:	b002      	add	sp, #8
100030b4:	bd80      	pop	{r7, pc}
100030b6:	46c0      	nop			; (mov r8, r8)

100030b8 <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
100030b8:	b580      	push	{r7, lr}
100030ba:	b084      	sub	sp, #16
100030bc:	af00      	add	r7, sp, #0
100030be:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
100030c0:	687a      	ldr	r2, [r7, #4]
100030c2:	2386      	movs	r3, #134	; 0x86
100030c4:	005b      	lsls	r3, r3, #1
100030c6:	58d2      	ldr	r2, [r2, r3]
100030c8:	23e0      	movs	r3, #224	; 0xe0
100030ca:	04db      	lsls	r3, r3, #19
100030cc:	4013      	ands	r3, r2
100030ce:	d105      	bne.n	100030dc <XMC_UART_CH_GetReceivedData+0x24>
  {
    retval = (uint16_t)channel->RBUF;
100030d0:	687b      	ldr	r3, [r7, #4]
100030d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
100030d4:	230e      	movs	r3, #14
100030d6:	18fb      	adds	r3, r7, r3
100030d8:	801a      	strh	r2, [r3, #0]
100030da:	e006      	b.n	100030ea <XMC_UART_CH_GetReceivedData+0x32>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
100030dc:	687a      	ldr	r2, [r7, #4]
100030de:	238e      	movs	r3, #142	; 0x8e
100030e0:	005b      	lsls	r3, r3, #1
100030e2:	58d2      	ldr	r2, [r2, r3]
100030e4:	230e      	movs	r3, #14
100030e6:	18fb      	adds	r3, r7, r3
100030e8:	801a      	strh	r2, [r3, #0]
  }

  return retval;
100030ea:	230e      	movs	r3, #14
100030ec:	18fb      	adds	r3, r7, r3
100030ee:	881b      	ldrh	r3, [r3, #0]
}
100030f0:	1c18      	adds	r0, r3, #0
100030f2:	46bd      	mov	sp, r7
100030f4:	b004      	add	sp, #16
100030f6:	bd80      	pop	{r7, pc}

100030f8 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
100030f8:	b580      	push	{r7, lr}
100030fa:	b082      	sub	sp, #8
100030fc:	af00      	add	r7, sp, #0
100030fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
10003100:	687a      	ldr	r2, [r7, #4]
10003102:	2390      	movs	r3, #144	; 0x90
10003104:	05db      	lsls	r3, r3, #23
10003106:	429a      	cmp	r2, r3
10003108:	d003      	beq.n	10003112 <XMC_USIC_CH_Enable+0x1a>
1000310a:	687b      	ldr	r3, [r7, #4]
1000310c:	4a0c      	ldr	r2, [pc, #48]	; (10003140 <XMC_USIC_CH_Enable+0x48>)
1000310e:	4293      	cmp	r3, r2
10003110:	d103      	bne.n	1000311a <XMC_USIC_CH_Enable+0x22>
  {
    XMC_USIC_Enable(XMC_USIC0);
10003112:	4b0c      	ldr	r3, [pc, #48]	; (10003144 <XMC_USIC_CH_Enable+0x4c>)
10003114:	1c18      	adds	r0, r3, #0
10003116:	f000 f983 	bl	10003420 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
1000311a:	687b      	ldr	r3, [r7, #4]
1000311c:	2203      	movs	r2, #3
1000311e:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
10003120:	46c0      	nop			; (mov r8, r8)
10003122:	687b      	ldr	r3, [r7, #4]
10003124:	68db      	ldr	r3, [r3, #12]
10003126:	2201      	movs	r2, #1
10003128:	4013      	ands	r3, r2
1000312a:	d0fa      	beq.n	10003122 <XMC_USIC_CH_Enable+0x2a>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
1000312c:	687b      	ldr	r3, [r7, #4]
1000312e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10003130:	220f      	movs	r2, #15
10003132:	4393      	bics	r3, r2
10003134:	1c1a      	adds	r2, r3, #0
10003136:	687b      	ldr	r3, [r7, #4]
10003138:	641a      	str	r2, [r3, #64]	; 0x40
}
1000313a:	46bd      	mov	sp, r7
1000313c:	b002      	add	sp, #8
1000313e:	bd80      	pop	{r7, pc}
10003140:	48000200 	.word	0x48000200
10003144:	48000008 	.word	0x48000008

10003148 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
10003148:	b580      	push	{r7, lr}
1000314a:	b08e      	sub	sp, #56	; 0x38
1000314c:	af00      	add	r7, sp, #0
1000314e:	60f8      	str	r0, [r7, #12]
10003150:	60b9      	str	r1, [r7, #8]
10003152:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
10003154:	68bb      	ldr	r3, [r7, #8]
10003156:	2b63      	cmp	r3, #99	; 0x63
10003158:	d95c      	bls.n	10003214 <XMC_USIC_CH_SetBaudrate+0xcc>
1000315a:	687b      	ldr	r3, [r7, #4]
1000315c:	2b00      	cmp	r3, #0
1000315e:	d059      	beq.n	10003214 <XMC_USIC_CH_SetBaudrate+0xcc>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
10003160:	f7ff fd6a 	bl	10002c38 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10003164:	1c03      	adds	r3, r0, #0
10003166:	1c18      	adds	r0, r3, #0
10003168:	2164      	movs	r1, #100	; 0x64
1000316a:	f7ff feef 	bl	10002f4c <__aeabi_uidiv>
1000316e:	1c03      	adds	r3, r0, #0
10003170:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
10003172:	68bb      	ldr	r3, [r7, #8]
10003174:	1c18      	adds	r0, r3, #0
10003176:	2164      	movs	r1, #100	; 0x64
10003178:	f7ff fee8 	bl	10002f4c <__aeabi_uidiv>
1000317c:	1c03      	adds	r3, r0, #0
1000317e:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
10003180:	2301      	movs	r3, #1
10003182:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
10003184:	2301      	movs	r3, #1
10003186:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
10003188:	4b28      	ldr	r3, [pc, #160]	; (1000322c <XMC_USIC_CH_SetBaudrate+0xe4>)
1000318a:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
1000318c:	4b27      	ldr	r3, [pc, #156]	; (1000322c <XMC_USIC_CH_SetBaudrate+0xe4>)
1000318e:	633b      	str	r3, [r7, #48]	; 0x30
10003190:	e024      	b.n	100031dc <XMC_USIC_CH_SetBaudrate+0x94>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
10003192:	6a3b      	ldr	r3, [r7, #32]
10003194:	6b3a      	ldr	r2, [r7, #48]	; 0x30
10003196:	435a      	muls	r2, r3
10003198:	1c11      	adds	r1, r2, #0
1000319a:	68bb      	ldr	r3, [r7, #8]
1000319c:	687a      	ldr	r2, [r7, #4]
1000319e:	4353      	muls	r3, r2
100031a0:	1c08      	adds	r0, r1, #0
100031a2:	1c19      	adds	r1, r3, #0
100031a4:	f7ff fed2 	bl	10002f4c <__aeabi_uidiv>
100031a8:	1c03      	adds	r3, r0, #0
100031aa:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
100031ac:	69fb      	ldr	r3, [r7, #28]
100031ae:	0a9b      	lsrs	r3, r3, #10
100031b0:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
100031b2:	69fb      	ldr	r3, [r7, #28]
100031b4:	059b      	lsls	r3, r3, #22
100031b6:	0d9b      	lsrs	r3, r3, #22
100031b8:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
100031ba:	69bb      	ldr	r3, [r7, #24]
100031bc:	4a1b      	ldr	r2, [pc, #108]	; (1000322c <XMC_USIC_CH_SetBaudrate+0xe4>)
100031be:	4293      	cmp	r3, r2
100031c0:	d809      	bhi.n	100031d6 <XMC_USIC_CH_SetBaudrate+0x8e>
100031c2:	697a      	ldr	r2, [r7, #20]
100031c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100031c6:	429a      	cmp	r2, r3
100031c8:	d205      	bcs.n	100031d6 <XMC_USIC_CH_SetBaudrate+0x8e>
      {
        pdiv_frac_min = pdiv_frac;
100031ca:	697b      	ldr	r3, [r7, #20]
100031cc:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
100031ce:	69bb      	ldr	r3, [r7, #24]
100031d0:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
100031d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100031d4:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
100031d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100031d8:	3b01      	subs	r3, #1
100031da:	633b      	str	r3, [r7, #48]	; 0x30
100031dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100031de:	2b00      	cmp	r3, #0
100031e0:	d1d7      	bne.n	10003192 <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
100031e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100031e4:	2280      	movs	r2, #128	; 0x80
100031e6:	0212      	lsls	r2, r2, #8
100031e8:	431a      	orrs	r2, r3
100031ea:	68fb      	ldr	r3, [r7, #12]
100031ec:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
100031ee:	68fb      	ldr	r3, [r7, #12]
100031f0:	695b      	ldr	r3, [r3, #20]
100031f2:	4a0f      	ldr	r2, [pc, #60]	; (10003230 <XMC_USIC_CH_SetBaudrate+0xe8>)
100031f4:	401a      	ands	r2, r3
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
100031f6:	687b      	ldr	r3, [r7, #4]
100031f8:	3b01      	subs	r3, #1
100031fa:	029b      	lsls	r3, r3, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
100031fc:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
100031fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
10003200:	3b01      	subs	r3, #1
10003202:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
10003204:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
10003206:	68fb      	ldr	r3, [r7, #12]
10003208:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
1000320a:	2337      	movs	r3, #55	; 0x37
1000320c:	18fb      	adds	r3, r7, r3
1000320e:	2200      	movs	r2, #0
10003210:	701a      	strb	r2, [r3, #0]
10003212:	e003      	b.n	1000321c <XMC_USIC_CH_SetBaudrate+0xd4>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
10003214:	2337      	movs	r3, #55	; 0x37
10003216:	18fb      	adds	r3, r7, r3
10003218:	2201      	movs	r2, #1
1000321a:	701a      	strb	r2, [r3, #0]
  }
  
  return status;
1000321c:	2337      	movs	r3, #55	; 0x37
1000321e:	18fb      	adds	r3, r7, r3
10003220:	781b      	ldrb	r3, [r3, #0]
}
10003222:	1c18      	adds	r0, r3, #0
10003224:	46bd      	mov	sp, r7
10003226:	b00e      	add	sp, #56	; 0x38
10003228:	bd80      	pop	{r7, pc}
1000322a:	46c0      	nop			; (mov r8, r8)
1000322c:	000003ff 	.word	0x000003ff
10003230:	fc0080ef 	.word	0xfc0080ef

10003234 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
10003234:	b580      	push	{r7, lr}
10003236:	b084      	sub	sp, #16
10003238:	af00      	add	r7, sp, #0
1000323a:	60f8      	str	r0, [r7, #12]
1000323c:	60b9      	str	r1, [r7, #8]
1000323e:	603b      	str	r3, [r7, #0]
10003240:	1dfb      	adds	r3, r7, #7
10003242:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
10003244:	68fa      	ldr	r2, [r7, #12]
10003246:	2384      	movs	r3, #132	; 0x84
10003248:	005b      	lsls	r3, r3, #1
1000324a:	58d3      	ldr	r3, [r2, r3]
1000324c:	4a0e      	ldr	r2, [pc, #56]	; (10003288 <XMC_USIC_CH_TXFIFO_Configure+0x54>)
1000324e:	4013      	ands	r3, r2
10003250:	1c19      	adds	r1, r3, #0
10003252:	68fa      	ldr	r2, [r7, #12]
10003254:	2384      	movs	r3, #132	; 0x84
10003256:	005b      	lsls	r3, r3, #1
10003258:	50d1      	str	r1, [r2, r3]
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
1000325a:	68fa      	ldr	r2, [r7, #12]
1000325c:	2384      	movs	r3, #132	; 0x84
1000325e:	005b      	lsls	r3, r3, #1
10003260:	58d3      	ldr	r3, [r2, r3]
10003262:	4a0a      	ldr	r2, [pc, #40]	; (1000328c <XMC_USIC_CH_TXFIFO_Configure+0x58>)
10003264:	401a      	ands	r2, r3
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
10003266:	683b      	ldr	r3, [r7, #0]
10003268:	0219      	lsls	r1, r3, #8
1000326a:	68bb      	ldr	r3, [r7, #8]
1000326c:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
1000326e:	1dfb      	adds	r3, r7, #7
10003270:	781b      	ldrb	r3, [r3, #0]
10003272:	061b      	lsls	r3, r3, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
10003274:	430b      	orrs	r3, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
10003276:	431a      	orrs	r2, r3
10003278:	1c11      	adds	r1, r2, #0
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
1000327a:	68fa      	ldr	r2, [r7, #12]
1000327c:	2384      	movs	r3, #132	; 0x84
1000327e:	005b      	lsls	r3, r3, #1
10003280:	50d1      	str	r1, [r2, r3]
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
10003282:	46bd      	mov	sp, r7
10003284:	b004      	add	sp, #16
10003286:	bd80      	pop	{r7, pc}
10003288:	f8ffffff 	.word	0xf8ffffff
1000328c:	f8ffc0c0 	.word	0xf8ffc0c0

10003290 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
10003290:	b580      	push	{r7, lr}
10003292:	b084      	sub	sp, #16
10003294:	af00      	add	r7, sp, #0
10003296:	60f8      	str	r0, [r7, #12]
10003298:	60b9      	str	r1, [r7, #8]
1000329a:	603b      	str	r3, [r7, #0]
1000329c:	1dfb      	adds	r3, r7, #7
1000329e:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
100032a0:	68fa      	ldr	r2, [r7, #12]
100032a2:	2386      	movs	r3, #134	; 0x86
100032a4:	005b      	lsls	r3, r3, #1
100032a6:	58d3      	ldr	r3, [r2, r3]
100032a8:	4a10      	ldr	r2, [pc, #64]	; (100032ec <XMC_USIC_CH_RXFIFO_Configure+0x5c>)
100032aa:	4013      	ands	r3, r2
100032ac:	1c19      	adds	r1, r3, #0
100032ae:	68fa      	ldr	r2, [r7, #12]
100032b0:	2386      	movs	r3, #134	; 0x86
100032b2:	005b      	lsls	r3, r3, #1
100032b4:	50d1      	str	r1, [r2, r3]

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
100032b6:	68fa      	ldr	r2, [r7, #12]
100032b8:	2386      	movs	r3, #134	; 0x86
100032ba:	005b      	lsls	r3, r3, #1
100032bc:	58d3      	ldr	r3, [r2, r3]
100032be:	4a0c      	ldr	r2, [pc, #48]	; (100032f0 <XMC_USIC_CH_RXFIFO_Configure+0x60>)
100032c0:	401a      	ands	r2, r3
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
100032c2:	683b      	ldr	r3, [r7, #0]
100032c4:	0219      	lsls	r1, r3, #8
100032c6:	68bb      	ldr	r3, [r7, #8]
100032c8:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
100032ca:	1dfb      	adds	r3, r7, #7
100032cc:	781b      	ldrb	r3, [r3, #0]
100032ce:	061b      	lsls	r3, r3, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
100032d0:	430b      	orrs	r3, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
100032d2:	4313      	orrs	r3, r2
100032d4:	2280      	movs	r2, #128	; 0x80
100032d6:	0552      	lsls	r2, r2, #21
100032d8:	431a      	orrs	r2, r3
100032da:	1c11      	adds	r1, r2, #0
100032dc:	68fa      	ldr	r2, [r7, #12]
100032de:	2386      	movs	r3, #134	; 0x86
100032e0:	005b      	lsls	r3, r3, #1
100032e2:	50d1      	str	r1, [r2, r3]
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
100032e4:	46bd      	mov	sp, r7
100032e6:	b004      	add	sp, #16
100032e8:	bd80      	pop	{r7, pc}
100032ea:	46c0      	nop			; (mov r8, r8)
100032ec:	f8ffffff 	.word	0xf8ffffff
100032f0:	efffc0c0 	.word	0xefffc0c0

100032f4 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
                                            const XMC_USIC_CH_FIFO_SIZE_t size,
                                            const uint32_t limit)
{
100032f4:	b580      	push	{r7, lr}
100032f6:	b084      	sub	sp, #16
100032f8:	af00      	add	r7, sp, #0
100032fa:	60f8      	str	r0, [r7, #12]
100032fc:	607a      	str	r2, [r7, #4]
100032fe:	230b      	movs	r3, #11
10003300:	18fb      	adds	r3, r7, r3
10003302:	1c0a      	adds	r2, r1, #0
10003304:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
10003306:	68fa      	ldr	r2, [r7, #12]
10003308:	2386      	movs	r3, #134	; 0x86
1000330a:	005b      	lsls	r3, r3, #1
1000330c:	58d3      	ldr	r3, [r2, r3]
1000330e:	4a0e      	ldr	r2, [pc, #56]	; (10003348 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x54>)
10003310:	4013      	ands	r3, r2
10003312:	1c19      	adds	r1, r3, #0
10003314:	68fa      	ldr	r2, [r7, #12]
10003316:	2386      	movs	r3, #134	; 0x86
10003318:	005b      	lsls	r3, r3, #1
1000331a:	50d1      	str	r1, [r2, r3]

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
1000331c:	68fa      	ldr	r2, [r7, #12]
1000331e:	2386      	movs	r3, #134	; 0x86
10003320:	005b      	lsls	r3, r3, #1
10003322:	58d3      	ldr	r3, [r2, r3]
10003324:	4a09      	ldr	r2, [pc, #36]	; (1000334c <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x58>)
10003326:	401a      	ands	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
10003328:	687b      	ldr	r3, [r7, #4]
1000332a:	021b      	lsls	r3, r3, #8
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
1000332c:	431a      	orrs	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
1000332e:	230b      	movs	r3, #11
10003330:	18fb      	adds	r3, r7, r3
10003332:	781b      	ldrb	r3, [r3, #0]
10003334:	061b      	lsls	r3, r3, #24
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
10003336:	431a      	orrs	r2, r3
10003338:	1c11      	adds	r1, r2, #0
1000333a:	68fa      	ldr	r2, [r7, #12]
1000333c:	2386      	movs	r3, #134	; 0x86
1000333e:	005b      	lsls	r3, r3, #1
10003340:	50d1      	str	r1, [r2, r3]
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
}
10003342:	46bd      	mov	sp, r7
10003344:	b004      	add	sp, #16
10003346:	bd80      	pop	{r7, pc}
10003348:	f8ffffff 	.word	0xf8ffffff
1000334c:	ffffc0ff 	.word	0xffffc0ff

10003350 <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
10003350:	b580      	push	{r7, lr}
10003352:	b084      	sub	sp, #16
10003354:	af00      	add	r7, sp, #0
10003356:	60f8      	str	r0, [r7, #12]
10003358:	607a      	str	r2, [r7, #4]
1000335a:	230b      	movs	r3, #11
1000335c:	18fb      	adds	r3, r7, r3
1000335e:	1c0a      	adds	r2, r1, #0
10003360:	701a      	strb	r2, [r3, #0]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003362:	68fb      	ldr	r3, [r7, #12]
10003364:	699b      	ldr	r3, [r3, #24]
10003366:	220b      	movs	r2, #11
10003368:	18ba      	adds	r2, r7, r2
1000336a:	7812      	ldrb	r2, [r2, #0]
1000336c:	2107      	movs	r1, #7
1000336e:	4091      	lsls	r1, r2
10003370:	1c0a      	adds	r2, r1, #0
10003372:	43d2      	mvns	r2, r2
10003374:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
10003376:	230b      	movs	r3, #11
10003378:	18fb      	adds	r3, r7, r3
1000337a:	781b      	ldrb	r3, [r3, #0]
1000337c:	6879      	ldr	r1, [r7, #4]
1000337e:	4099      	lsls	r1, r3
10003380:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003382:	431a      	orrs	r2, r3
10003384:	68fb      	ldr	r3, [r7, #12]
10003386:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
10003388:	46bd      	mov	sp, r7
1000338a:	b004      	add	sp, #16
1000338c:	bd80      	pop	{r7, pc}
1000338e:	46c0      	nop			; (mov r8, r8)

10003390 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
10003390:	b580      	push	{r7, lr}
10003392:	b084      	sub	sp, #16
10003394:	af00      	add	r7, sp, #0
10003396:	60f8      	str	r0, [r7, #12]
10003398:	607a      	str	r2, [r7, #4]
1000339a:	230b      	movs	r3, #11
1000339c:	18fb      	adds	r3, r7, r3
1000339e:	1c0a      	adds	r2, r1, #0
100033a0:	701a      	strb	r2, [r3, #0]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100033a2:	68fa      	ldr	r2, [r7, #12]
100033a4:	2384      	movs	r3, #132	; 0x84
100033a6:	005b      	lsls	r3, r3, #1
100033a8:	58d3      	ldr	r3, [r2, r3]
100033aa:	220b      	movs	r2, #11
100033ac:	18ba      	adds	r2, r7, r2
100033ae:	7812      	ldrb	r2, [r2, #0]
100033b0:	2107      	movs	r1, #7
100033b2:	4091      	lsls	r1, r2
100033b4:	1c0a      	adds	r2, r1, #0
100033b6:	43d2      	mvns	r2, r2
100033b8:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
100033ba:	230b      	movs	r3, #11
100033bc:	18fb      	adds	r3, r7, r3
100033be:	781b      	ldrb	r3, [r3, #0]
100033c0:	6879      	ldr	r1, [r7, #4]
100033c2:	4099      	lsls	r1, r3
100033c4:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100033c6:	431a      	orrs	r2, r3
100033c8:	1c11      	adds	r1, r2, #0
100033ca:	68fa      	ldr	r2, [r7, #12]
100033cc:	2384      	movs	r3, #132	; 0x84
100033ce:	005b      	lsls	r3, r3, #1
100033d0:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
100033d2:	46bd      	mov	sp, r7
100033d4:	b004      	add	sp, #16
100033d6:	bd80      	pop	{r7, pc}

100033d8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
100033d8:	b580      	push	{r7, lr}
100033da:	b084      	sub	sp, #16
100033dc:	af00      	add	r7, sp, #0
100033de:	60f8      	str	r0, [r7, #12]
100033e0:	607a      	str	r2, [r7, #4]
100033e2:	230b      	movs	r3, #11
100033e4:	18fb      	adds	r3, r7, r3
100033e6:	1c0a      	adds	r2, r1, #0
100033e8:	701a      	strb	r2, [r3, #0]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100033ea:	68fa      	ldr	r2, [r7, #12]
100033ec:	2386      	movs	r3, #134	; 0x86
100033ee:	005b      	lsls	r3, r3, #1
100033f0:	58d3      	ldr	r3, [r2, r3]
100033f2:	220b      	movs	r2, #11
100033f4:	18ba      	adds	r2, r7, r2
100033f6:	7812      	ldrb	r2, [r2, #0]
100033f8:	2107      	movs	r1, #7
100033fa:	4091      	lsls	r1, r2
100033fc:	1c0a      	adds	r2, r1, #0
100033fe:	43d2      	mvns	r2, r2
10003400:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
10003402:	230b      	movs	r3, #11
10003404:	18fb      	adds	r3, r7, r3
10003406:	781b      	ldrb	r3, [r3, #0]
10003408:	6879      	ldr	r1, [r7, #4]
1000340a:	4099      	lsls	r1, r3
1000340c:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000340e:	431a      	orrs	r2, r3
10003410:	1c11      	adds	r1, r2, #0
10003412:	68fa      	ldr	r2, [r7, #12]
10003414:	2386      	movs	r3, #134	; 0x86
10003416:	005b      	lsls	r3, r3, #1
10003418:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
1000341a:	46bd      	mov	sp, r7
1000341c:	b004      	add	sp, #16
1000341e:	bd80      	pop	{r7, pc}

10003420 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
10003420:	b580      	push	{r7, lr}
10003422:	b082      	sub	sp, #8
10003424:	af00      	add	r7, sp, #0
10003426:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
10003428:	687b      	ldr	r3, [r7, #4]
1000342a:	4a04      	ldr	r2, [pc, #16]	; (1000343c <XMC_USIC_Enable+0x1c>)
1000342c:	4293      	cmp	r3, r2
1000342e:	d102      	bne.n	10003436 <XMC_USIC_Enable+0x16>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
10003430:	2008      	movs	r0, #8
10003432:	f7ff fb25 	bl	10002a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
10003436:	46bd      	mov	sp, r7
10003438:	b002      	add	sp, #8
1000343a:	bd80      	pop	{r7, pc}
1000343c:	48000008 	.word	0x48000008

10003440 <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
                                                           const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
10003440:	b580      	push	{r7, lr}
10003442:	b084      	sub	sp, #16
10003444:	af00      	add	r7, sp, #0
10003446:	6078      	str	r0, [r7, #4]
10003448:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
1000344a:	1c3b      	adds	r3, r7, #0
1000344c:	781b      	ldrb	r3, [r3, #0]
1000344e:	075b      	lsls	r3, r3, #29
10003450:	0f5b      	lsrs	r3, r3, #29
10003452:	b2db      	uxtb	r3, r3
10003454:	1c1a      	adds	r2, r3, #0
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
10003456:	1cbb      	adds	r3, r7, #2
10003458:	881b      	ldrh	r3, [r3, #0]
1000345a:	059b      	lsls	r3, r3, #22
1000345c:	0d9b      	lsrs	r3, r3, #22
1000345e:	b29b      	uxth	r3, r3
10003460:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
10003462:	4313      	orrs	r3, r2
10003464:	60fb      	str	r3, [r7, #12]
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
10003466:	687a      	ldr	r2, [r7, #4]
10003468:	23f8      	movs	r3, #248	; 0xf8
1000346a:	005b      	lsls	r3, r3, #1
1000346c:	68f9      	ldr	r1, [r7, #12]
1000346e:	50d1      	str	r1, [r2, r3]
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
10003470:	1cfb      	adds	r3, r7, #3
10003472:	781b      	ldrb	r3, [r3, #0]
10003474:	06db      	lsls	r3, r3, #27
10003476:	0fdb      	lsrs	r3, r3, #31
10003478:	b2db      	uxtb	r3, r3
1000347a:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
1000347c:	1cfb      	adds	r3, r7, #3
1000347e:	781b      	ldrb	r3, [r3, #0]
10003480:	071b      	lsls	r3, r3, #28
10003482:	0f9b      	lsrs	r3, r3, #30
10003484:	b2db      	uxtb	r3, r3
10003486:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
10003488:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
1000348a:	1cfb      	adds	r3, r7, #3
1000348c:	781b      	ldrb	r3, [r3, #0]
1000348e:	069b      	lsls	r3, r3, #26
10003490:	0fdb      	lsrs	r3, r3, #31
10003492:	b2db      	uxtb	r3, r3
10003494:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
10003496:	4313      	orrs	r3, r2
10003498:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
1000349a:	1cfb      	adds	r3, r7, #3
1000349c:	781b      	ldrb	r3, [r3, #0]
1000349e:	065b      	lsls	r3, r3, #25
100034a0:	0fdb      	lsrs	r3, r3, #31
100034a2:	b2db      	uxtb	r3, r3
100034a4:	079b      	lsls	r3, r3, #30
100034a6:	68fa      	ldr	r2, [r7, #12]
100034a8:	4313      	orrs	r3, r2
100034aa:	60fb      	str	r3, [r7, #12]
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
100034ac:	687a      	ldr	r2, [r7, #4]
100034ae:	23f8      	movs	r3, #248	; 0xf8
100034b0:	005b      	lsls	r3, r3, #1
100034b2:	58d2      	ldr	r2, [r2, r3]
100034b4:	68fb      	ldr	r3, [r7, #12]
100034b6:	4313      	orrs	r3, r2
100034b8:	2280      	movs	r2, #128	; 0x80
100034ba:	0612      	lsls	r2, r2, #24
100034bc:	431a      	orrs	r2, r3
100034be:	1c11      	adds	r1, r2, #0
100034c0:	687a      	ldr	r2, [r7, #4]
100034c2:	23f8      	movs	r3, #248	; 0xf8
100034c4:	005b      	lsls	r3, r3, #1
100034c6:	50d1      	str	r1, [r2, r3]
}
100034c8:	46bd      	mov	sp, r7
100034ca:	b004      	add	sp, #16
100034cc:	bd80      	pop	{r7, pc}
100034ce:	46c0      	nop			; (mov r8, r8)

100034d0 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
100034d0:	b580      	push	{r7, lr}
100034d2:	b082      	sub	sp, #8
100034d4:	af00      	add	r7, sp, #0
100034d6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
100034d8:	687b      	ldr	r3, [r7, #4]
100034da:	2284      	movs	r2, #132	; 0x84
100034dc:	589b      	ldr	r3, [r3, r2]
100034de:	2280      	movs	r2, #128	; 0x80
100034e0:	0452      	lsls	r2, r2, #17
100034e2:	431a      	orrs	r2, r3
100034e4:	687b      	ldr	r3, [r7, #4]
100034e6:	2184      	movs	r1, #132	; 0x84
100034e8:	505a      	str	r2, [r3, r1]
}
100034ea:	46bd      	mov	sp, r7
100034ec:	b002      	add	sp, #8
100034ee:	bd80      	pop	{r7, pc}

100034f0 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
100034f0:	b580      	push	{r7, lr}
100034f2:	b082      	sub	sp, #8
100034f4:	af00      	add	r7, sp, #0
100034f6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
100034f8:	687b      	ldr	r3, [r7, #4]
100034fa:	2284      	movs	r2, #132	; 0x84
100034fc:	589b      	ldr	r3, [r3, r2]
100034fe:	4a04      	ldr	r2, [pc, #16]	; (10003510 <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
10003500:	401a      	ands	r2, r3
10003502:	687b      	ldr	r3, [r7, #4]
10003504:	2184      	movs	r1, #132	; 0x84
10003506:	505a      	str	r2, [r3, r1]
}
10003508:	46bd      	mov	sp, r7
1000350a:	b002      	add	sp, #8
1000350c:	bd80      	pop	{r7, pc}
1000350e:	46c0      	nop			; (mov r8, r8)
10003510:	feffffff 	.word	0xfeffffff

10003514 <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
10003514:	b580      	push	{r7, lr}
10003516:	af00      	add	r7, sp, #0
   * Please refer to the XMC1000 Errata sheet V1.4 released 2014-06 Errata ID : ADC_AI.003 Additonal bit to enable ADC
   * function
   */

#if defined (COMPARATOR)
  COMPARATOR->ORCCTRL = (uint32_t)0xFF;
10003518:	4b03      	ldr	r3, [pc, #12]	; (10003528 <XMC_VADC_GLOBAL_EnableModule+0x14>)
1000351a:	22ff      	movs	r2, #255	; 0xff
1000351c:	601a      	str	r2, [r3, #0]
#endif

#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
1000351e:	2001      	movs	r0, #1
10003520:	f7ff faae 	bl	10002a80 <XMC_SCU_CLOCK_UngatePeripheralClock>

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
#endif
}
10003524:	46bd      	mov	sp, r7
10003526:	bd80      	pop	{r7, pc}
10003528:	40010500 	.word	0x40010500

1000352c <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
1000352c:	b580      	push	{r7, lr}
1000352e:	b082      	sub	sp, #8
10003530:	af00      	add	r7, sp, #0
10003532:	6078      	str	r0, [r7, #4]
10003534:	6039      	str	r1, [r7, #0]
  uint32_t reg;
#endif
  XMC_ASSERT("XMC_VADC_GLOBAL_Init:Wrong Module Pointer", (global_ptr == VADC))

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
10003536:	f7ff ffed 	bl	10003514 <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
1000353a:	683b      	ldr	r3, [r7, #0]
1000353c:	695a      	ldr	r2, [r3, #20]
1000353e:	687b      	ldr	r3, [r7, #4]
10003540:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
10003542:	683b      	ldr	r3, [r7, #0]
10003544:	685b      	ldr	r3, [r3, #4]
10003546:	2280      	movs	r2, #128	; 0x80
10003548:	0212      	lsls	r2, r2, #8
1000354a:	431a      	orrs	r2, r3
1000354c:	687b      	ldr	r3, [r7, #4]
1000354e:	2180      	movs	r1, #128	; 0x80
10003550:	505a      	str	r2, [r3, r1]
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
10003552:	683b      	ldr	r3, [r7, #0]
10003554:	689a      	ldr	r2, [r3, #8]
10003556:	687b      	ldr	r3, [r7, #4]
10003558:	21a0      	movs	r1, #160	; 0xa0
1000355a:	505a      	str	r2, [r3, r1]

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
1000355c:	683b      	ldr	r3, [r7, #0]
1000355e:	68da      	ldr	r2, [r3, #12]
10003560:	687b      	ldr	r3, [r7, #4]
10003562:	21a4      	movs	r1, #164	; 0xa4
10003564:	505a      	str	r2, [r3, r1]


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
10003566:	683b      	ldr	r3, [r7, #0]
10003568:	6919      	ldr	r1, [r3, #16]
1000356a:	687a      	ldr	r2, [r7, #4]
1000356c:	23a0      	movs	r3, #160	; 0xa0
1000356e:	009b      	lsls	r3, r3, #2
10003570:	50d1      	str	r1, [r2, r3]

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
10003572:	683b      	ldr	r3, [r7, #0]
10003574:	681a      	ldr	r2, [r3, #0]
10003576:	687b      	ldr	r3, [r7, #4]
10003578:	21b8      	movs	r1, #184	; 0xb8
1000357a:	505a      	str	r2, [r3, r1]

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
1000357c:	46bd      	mov	sp, r7
1000357e:	b002      	add	sp, #8
10003580:	bd80      	pop	{r7, pc}
10003582:	46c0      	nop			; (mov r8, r8)

10003584 <XMC_VADC_GLOBAL_StartupCalibration>:
#endif
}

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
10003584:	b580      	push	{r7, lr}
10003586:	b084      	sub	sp, #16
10003588:	af00      	add	r7, sp, #0
1000358a:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif
  
  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
1000358c:	687b      	ldr	r3, [r7, #4]
1000358e:	2280      	movs	r2, #128	; 0x80
10003590:	589b      	ldr	r3, [r3, r2]
10003592:	2280      	movs	r2, #128	; 0x80
10003594:	0612      	lsls	r2, r2, #24
10003596:	431a      	orrs	r2, r3
10003598:	687b      	ldr	r3, [r7, #4]
1000359a:	2180      	movs	r1, #128	; 0x80
1000359c:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
1000359e:	230f      	movs	r3, #15
100035a0:	18fb      	adds	r3, r7, r3
100035a2:	2200      	movs	r2, #0
100035a4:	701a      	strb	r2, [r3, #0]
100035a6:	e01c      	b.n	100035e2 <XMC_VADC_GLOBAL_StartupCalibration+0x5e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
100035a8:	230f      	movs	r3, #15
100035aa:	18fb      	adds	r3, r7, r3
100035ac:	781a      	ldrb	r2, [r3, #0]
100035ae:	4b11      	ldr	r3, [pc, #68]	; (100035f4 <XMC_VADC_GLOBAL_StartupCalibration+0x70>)
100035b0:	0092      	lsls	r2, r2, #2
100035b2:	58d3      	ldr	r3, [r2, r3]
100035b4:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
100035b6:	68bb      	ldr	r3, [r7, #8]
100035b8:	2280      	movs	r2, #128	; 0x80
100035ba:	589a      	ldr	r2, [r3, r2]
100035bc:	23c0      	movs	r3, #192	; 0xc0
100035be:	029b      	lsls	r3, r3, #10
100035c0:	4013      	ands	r3, r2
100035c2:	d007      	beq.n	100035d4 <XMC_VADC_GLOBAL_StartupCalibration+0x50>
    {
      /* This group is active. Loop until it finishes calibration */
      while((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
100035c4:	46c0      	nop			; (mov r8, r8)
100035c6:	68bb      	ldr	r3, [r7, #8]
100035c8:	2280      	movs	r2, #128	; 0x80
100035ca:	589a      	ldr	r2, [r3, r2]
100035cc:	2380      	movs	r3, #128	; 0x80
100035ce:	055b      	lsls	r3, r3, #21
100035d0:	4013      	ands	r3, r2
100035d2:	d1f8      	bne.n	100035c6 <XMC_VADC_GLOBAL_StartupCalibration+0x42>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
100035d4:	230f      	movs	r3, #15
100035d6:	18fb      	adds	r3, r7, r3
100035d8:	781a      	ldrb	r2, [r3, #0]
100035da:	230f      	movs	r3, #15
100035dc:	18fb      	adds	r3, r7, r3
100035de:	3201      	adds	r2, #1
100035e0:	701a      	strb	r2, [r3, #0]
100035e2:	230f      	movs	r3, #15
100035e4:	18fb      	adds	r3, r7, r3
100035e6:	781b      	ldrb	r3, [r3, #0]
100035e8:	2b01      	cmp	r3, #1
100035ea:	d9dd      	bls.n	100035a8 <XMC_VADC_GLOBAL_StartupCalibration+0x24>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    /* NOP */
  }
#endif
}
100035ec:	46bd      	mov	sp, r7
100035ee:	b004      	add	sp, #16
100035f0:	bd80      	pop	{r7, pc}
100035f2:	46c0      	nop			; (mov r8, r8)
100035f4:	100095d4 	.word	0x100095d4

100035f8 <XMC_VADC_GROUP_Init>:
}

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)  
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
100035f8:	b580      	push	{r7, lr}
100035fa:	b082      	sub	sp, #8
100035fc:	af00      	add	r7, sp, #0
100035fe:	6078      	str	r0, [r7, #4]
10003600:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
10003602:	687a      	ldr	r2, [r7, #4]
10003604:	683b      	ldr	r3, [r7, #0]
10003606:	685b      	ldr	r3, [r3, #4]
10003608:	1c10      	adds	r0, r2, #0
1000360a:	1c19      	adds	r1, r3, #0
1000360c:	2200      	movs	r2, #0
1000360e:	2300      	movs	r3, #0
10003610:	f000 f830 	bl	10003674 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
10003614:	687a      	ldr	r2, [r7, #4]
10003616:	683b      	ldr	r3, [r7, #0]
10003618:	685b      	ldr	r3, [r3, #4]
1000361a:	1c10      	adds	r0, r2, #0
1000361c:	1c19      	adds	r1, r3, #0
1000361e:	2201      	movs	r2, #1
10003620:	2300      	movs	r3, #0
10003622:	f000 f827 	bl	10003674 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
10003626:	687a      	ldr	r2, [r7, #4]
10003628:	683b      	ldr	r3, [r7, #0]
1000362a:	689b      	ldr	r3, [r3, #8]
1000362c:	1c10      	adds	r0, r2, #0
1000362e:	1c19      	adds	r1, r3, #0
10003630:	2200      	movs	r2, #0
10003632:	2301      	movs	r3, #1
10003634:	f000 f81e 	bl	10003674 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
10003638:	687a      	ldr	r2, [r7, #4]
1000363a:	683b      	ldr	r3, [r7, #0]
1000363c:	689b      	ldr	r3, [r3, #8]
1000363e:	1c10      	adds	r0, r2, #0
10003640:	1c19      	adds	r1, r3, #0
10003642:	2201      	movs	r2, #1
10003644:	2301      	movs	r3, #1
10003646:	f000 f815 	bl	10003674 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
1000364a:	683b      	ldr	r3, [r7, #0]
1000364c:	691a      	ldr	r2, [r3, #16]
1000364e:	687b      	ldr	r3, [r7, #4]
10003650:	2180      	movs	r1, #128	; 0x80
10003652:	505a      	str	r2, [r3, r1]

  group_ptr->BOUND = config->g_bound;
10003654:	683b      	ldr	r3, [r7, #0]
10003656:	68da      	ldr	r2, [r3, #12]
10003658:	687b      	ldr	r3, [r7, #4]
1000365a:	21b8      	movs	r1, #184	; 0xb8
1000365c:	505a      	str	r2, [r3, r1]

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr,config->emux_config);
1000365e:	687a      	ldr	r2, [r7, #4]
10003660:	683b      	ldr	r3, [r7, #0]
10003662:	681b      	ldr	r3, [r3, #0]
10003664:	1c10      	adds	r0, r2, #0
10003666:	1c19      	adds	r1, r3, #0
10003668:	f7ff feea 	bl	10003440 <XMC_VADC_GROUP_ExternalMuxControlInit>

}
1000366c:	46bd      	mov	sp, r7
1000366e:	b002      	add	sp, #8
10003670:	bd80      	pop	{r7, pc}
10003672:	46c0      	nop			; (mov r8, r8)

10003674 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                          const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
10003674:	b580      	push	{r7, lr}
10003676:	b08c      	sub	sp, #48	; 0x30
10003678:	af00      	add	r7, sp, #0
1000367a:	60f8      	str	r0, [r7, #12]
1000367c:	60b9      	str	r1, [r7, #8]
1000367e:	603b      	str	r3, [r7, #0]
10003680:	1dfb      	adds	r3, r7, #7
10003682:	701a      	strb	r2, [r3, #0]

  /* 
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
10003684:	1dfb      	adds	r3, r7, #7
10003686:	781b      	ldrb	r3, [r3, #0]
10003688:	2b00      	cmp	r3, #0
1000368a:	d119      	bne.n	100036c0 <XMC_VADC_GROUP_InputClassInit+0x4c>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
1000368c:	2308      	movs	r3, #8
1000368e:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
10003690:	23e0      	movs	r3, #224	; 0xe0
10003692:	00db      	lsls	r3, r3, #3
10003694:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
10003696:	2300      	movs	r3, #0
10003698:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
1000369a:	231f      	movs	r3, #31
1000369c:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
1000369e:	2308      	movs	r3, #8
100036a0:	18fb      	adds	r3, r7, r3
100036a2:	781b      	ldrb	r3, [r3, #0]
100036a4:	06db      	lsls	r3, r3, #27
100036a6:	0edb      	lsrs	r3, r3, #27
100036a8:	b2db      	uxtb	r3, r3
100036aa:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
100036ac:	2309      	movs	r3, #9
100036ae:	18fb      	adds	r3, r7, r3
100036b0:	781b      	ldrb	r3, [r3, #0]
100036b2:	075b      	lsls	r3, r3, #29
100036b4:	0f5b      	lsrs	r3, r3, #29
100036b6:	b2da      	uxtb	r2, r3
100036b8:	231b      	movs	r3, #27
100036ba:	18fb      	adds	r3, r7, r3
100036bc:	701a      	strb	r2, [r3, #0]
100036be:	e019      	b.n	100036f4 <XMC_VADC_GROUP_InputClassInit+0x80>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
100036c0:	2318      	movs	r3, #24
100036c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
100036c4:	23e0      	movs	r3, #224	; 0xe0
100036c6:	04db      	lsls	r3, r3, #19
100036c8:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
100036ca:	2310      	movs	r3, #16
100036cc:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
100036ce:	23f8      	movs	r3, #248	; 0xf8
100036d0:	035b      	lsls	r3, r3, #13
100036d2:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
100036d4:	230a      	movs	r3, #10
100036d6:	18fb      	adds	r3, r7, r3
100036d8:	781b      	ldrb	r3, [r3, #0]
100036da:	06db      	lsls	r3, r3, #27
100036dc:	0edb      	lsrs	r3, r3, #27
100036de:	b2db      	uxtb	r3, r3
100036e0:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
100036e2:	230b      	movs	r3, #11
100036e4:	18fb      	adds	r3, r7, r3
100036e6:	781b      	ldrb	r3, [r3, #0]
100036e8:	075b      	lsls	r3, r3, #29
100036ea:	0f5b      	lsrs	r3, r3, #29
100036ec:	b2da      	uxtb	r2, r3
100036ee:	231b      	movs	r3, #27
100036f0:	18fb      	adds	r3, r7, r3
100036f2:	701a      	strb	r2, [r3, #0]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
100036f4:	68fb      	ldr	r3, [r7, #12]
100036f6:	683a      	ldr	r2, [r7, #0]
100036f8:	3228      	adds	r2, #40	; 0x28
100036fa:	0092      	lsls	r2, r2, #2
100036fc:	58d3      	ldr	r3, [r2, r3]
100036fe:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
10003700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003702:	43da      	mvns	r2, r3
10003704:	697b      	ldr	r3, [r7, #20]
10003706:	4013      	ands	r3, r2
10003708:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
1000370a:	231b      	movs	r3, #27
1000370c:	18fb      	adds	r3, r7, r3
1000370e:	781a      	ldrb	r2, [r3, #0]
10003710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10003712:	409a      	lsls	r2, r3
10003714:	1c13      	adds	r3, r2, #0
10003716:	697a      	ldr	r2, [r7, #20]
10003718:	4313      	orrs	r3, r2
1000371a:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
1000371c:	6a3b      	ldr	r3, [r7, #32]
1000371e:	43da      	mvns	r2, r3
10003720:	697b      	ldr	r3, [r7, #20]
10003722:	4013      	ands	r3, r2
10003724:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
10003726:	6abb      	ldr	r3, [r7, #40]	; 0x28
10003728:	69fa      	ldr	r2, [r7, #28]
1000372a:	409a      	lsls	r2, r3
1000372c:	1c13      	adds	r3, r2, #0
1000372e:	697a      	ldr	r2, [r7, #20]
10003730:	4313      	orrs	r3, r2
10003732:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
10003734:	68fb      	ldr	r3, [r7, #12]
10003736:	683a      	ldr	r2, [r7, #0]
10003738:	3228      	adds	r2, #40	; 0x28
1000373a:	0092      	lsls	r2, r2, #2
1000373c:	6979      	ldr	r1, [r7, #20]
1000373e:	50d1      	str	r1, [r2, r3]
}
10003740:	46bd      	mov	sp, r7
10003742:	b00c      	add	sp, #48	; 0x30
10003744:	bd80      	pop	{r7, pc}
10003746:	46c0      	nop			; (mov r8, r8)

10003748 <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
10003748:	b580      	push	{r7, lr}
1000374a:	b084      	sub	sp, #16
1000374c:	af00      	add	r7, sp, #0
1000374e:	6078      	str	r0, [r7, #4]
10003750:	1c0a      	adds	r2, r1, #0
10003752:	1cfb      	adds	r3, r7, #3
10003754:	701a      	strb	r2, [r3, #0]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
10003756:	687b      	ldr	r3, [r7, #4]
10003758:	2280      	movs	r2, #128	; 0x80
1000375a:	589b      	ldr	r3, [r3, r2]
1000375c:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
1000375e:	68fb      	ldr	r3, [r7, #12]
10003760:	2203      	movs	r2, #3
10003762:	4393      	bics	r3, r2
10003764:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
10003766:	1cfb      	adds	r3, r7, #3
10003768:	781b      	ldrb	r3, [r3, #0]
1000376a:	68fa      	ldr	r2, [r7, #12]
1000376c:	4313      	orrs	r3, r2
1000376e:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
10003770:	687b      	ldr	r3, [r7, #4]
10003772:	2180      	movs	r1, #128	; 0x80
10003774:	68fa      	ldr	r2, [r7, #12]
10003776:	505a      	str	r2, [r3, r1]
}
10003778:	46bd      	mov	sp, r7
1000377a:	b004      	add	sp, #16
1000377c:	bd80      	pop	{r7, pc}
1000377e:	46c0      	nop			; (mov r8, r8)

10003780 <XMC_VADC_GROUP_SetSyncSlave>:

/* API which programs a group as a slave group during sync conversions */
void XMC_VADC_GROUP_SetSyncSlave(XMC_VADC_GROUP_t *const group_ptr, uint32_t master_grp, uint32_t slave_grp)
{
10003780:	b580      	push	{r7, lr}
10003782:	b086      	sub	sp, #24
10003784:	af00      	add	r7, sp, #0
10003786:	60f8      	str	r0, [r7, #12]
10003788:	60b9      	str	r1, [r7, #8]
1000378a:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_SetSyncSlave:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  
  #if (XMC_VADC_MULTIPLE_SLAVEGROUPS == 1U )

  /* Determine the coding of SYNCTR */
  if (slave_grp > master_grp)
1000378c:	687a      	ldr	r2, [r7, #4]
1000378e:	68bb      	ldr	r3, [r7, #8]
10003790:	429a      	cmp	r2, r3
10003792:	d902      	bls.n	1000379a <XMC_VADC_GROUP_SetSyncSlave+0x1a>
  {
    master_grp = master_grp + 1U;
10003794:	68bb      	ldr	r3, [r7, #8]
10003796:	3301      	adds	r3, #1
10003798:	60bb      	str	r3, [r7, #8]
  }
  #endif
  
  /* Program SYNCTR */
  synctr = group_ptr->SYNCTR;
1000379a:	68fb      	ldr	r3, [r7, #12]
1000379c:	22c0      	movs	r2, #192	; 0xc0
1000379e:	589b      	ldr	r3, [r3, r2]
100037a0:	617b      	str	r3, [r7, #20]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
100037a2:	697b      	ldr	r3, [r7, #20]
100037a4:	2203      	movs	r2, #3
100037a6:	4393      	bics	r3, r2
100037a8:	617b      	str	r3, [r7, #20]
  synctr   |= master_grp;
100037aa:	697a      	ldr	r2, [r7, #20]
100037ac:	68bb      	ldr	r3, [r7, #8]
100037ae:	4313      	orrs	r3, r2
100037b0:	617b      	str	r3, [r7, #20]
  group_ptr->SYNCTR = synctr;
100037b2:	68fb      	ldr	r3, [r7, #12]
100037b4:	21c0      	movs	r1, #192	; 0xc0
100037b6:	697a      	ldr	r2, [r7, #20]
100037b8:	505a      	str	r2, [r3, r1]
}
100037ba:	46bd      	mov	sp, r7
100037bc:	b006      	add	sp, #24
100037be:	bd80      	pop	{r7, pc}

100037c0 <XMC_VADC_GROUP_SetSyncMaster>:

/* API which programs a group as a master group during sync conversions */
void XMC_VADC_GROUP_SetSyncMaster(XMC_VADC_GROUP_t *const group_ptr)
{
100037c0:	b580      	push	{r7, lr}
100037c2:	b084      	sub	sp, #16
100037c4:	af00      	add	r7, sp, #0
100037c6:	6078      	str	r0, [r7, #4]
  uint32_t synctr;

  XMC_ASSERT("XMC_VADC_GROUP_SetSyncMaster:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  synctr = group_ptr->SYNCTR;
100037c8:	687b      	ldr	r3, [r7, #4]
100037ca:	22c0      	movs	r2, #192	; 0xc0
100037cc:	589b      	ldr	r3, [r3, r2]
100037ce:	60fb      	str	r3, [r7, #12]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
100037d0:	68fb      	ldr	r3, [r7, #12]
100037d2:	2203      	movs	r2, #3
100037d4:	4393      	bics	r3, r2
100037d6:	60fb      	str	r3, [r7, #12]
  group_ptr->SYNCTR = synctr;
100037d8:	687b      	ldr	r3, [r7, #4]
100037da:	21c0      	movs	r1, #192	; 0xc0
100037dc:	68fa      	ldr	r2, [r7, #12]
100037de:	505a      	str	r2, [r3, r1]
}
100037e0:	46bd      	mov	sp, r7
100037e2:	b004      	add	sp, #16
100037e4:	bd80      	pop	{r7, pc}
100037e6:	46c0      	nop			; (mov r8, r8)

100037e8 <XMC_VADC_GROUP_CheckSlaveReadiness>:

/* API to enable checking of readiness of slaves before a synchronous conversion request is issued */
void XMC_VADC_GROUP_CheckSlaveReadiness(XMC_VADC_GROUP_t *const group_ptr, uint32_t slave_group)
{
100037e8:	b580      	push	{r7, lr}
100037ea:	b082      	sub	sp, #8
100037ec:	af00      	add	r7, sp, #0
100037ee:	6078      	str	r0, [r7, #4]
100037f0:	6039      	str	r1, [r7, #0]
    ready_pos = (uint8_t)VADC_G_SYNCTR_EVALR3_Pos;
  }

  group_ptr->SYNCTR |= (uint32_t)((uint32_t)1 << ready_pos);
#else
  group_ptr->SYNCTR |= ((uint32_t)VADC_G_SYNCTR_EVALR1_Msk);
100037f2:	687b      	ldr	r3, [r7, #4]
100037f4:	22c0      	movs	r2, #192	; 0xc0
100037f6:	589b      	ldr	r3, [r3, r2]
100037f8:	2210      	movs	r2, #16
100037fa:	431a      	orrs	r2, r3
100037fc:	687b      	ldr	r3, [r7, #4]
100037fe:	21c0      	movs	r1, #192	; 0xc0
10003800:	505a      	str	r2, [r3, r1]
#endif
}
10003802:	46bd      	mov	sp, r7
10003804:	b002      	add	sp, #8
10003806:	bd80      	pop	{r7, pc}

10003808 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>:
  shs_ptr->CALCTR |=  (uint32_t) ((uint32_t)config->calibration_order << SHS_CALCTR_CALORD_Pos);
}

/* API to enable the accelerated mode of conversion */
void XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(XMC_VADC_GLOBAL_SHS_t *const shs_ptr, XMC_VADC_GROUP_INDEX_t group_num)
{
10003808:	b580      	push	{r7, lr}
1000380a:	b082      	sub	sp, #8
1000380c:	af00      	add	r7, sp, #0
1000380e:	6078      	str	r0, [r7, #4]
10003810:	1c0a      	adds	r2, r1, #0
10003812:	1cfb      	adds	r3, r7, #3
10003814:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong SHS Pointer",
             (shs_ptr == (XMC_VADC_GLOBAL_SHS_t*)(void*)SHS0))
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong Index number",(group_num <= XMC_VADC_GROUP_INDEX_1))

  /* Set the converted to Accelerated mode from compatible mode*/
  if (group_num == XMC_VADC_GROUP_INDEX_0 )
10003816:	1cfb      	adds	r3, r7, #3
10003818:	781b      	ldrb	r3, [r3, #0]
1000381a:	2b00      	cmp	r3, #0
1000381c:	d108      	bne.n	10003830 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x28>
  {
    shs_ptr->TIMCFG0 |= (uint32_t)SHS_TIMCFG0_AT_Msk;
1000381e:	687b      	ldr	r3, [r7, #4]
10003820:	2280      	movs	r2, #128	; 0x80
10003822:	589b      	ldr	r3, [r3, r2]
10003824:	2201      	movs	r2, #1
10003826:	431a      	orrs	r2, r3
10003828:	687b      	ldr	r3, [r7, #4]
1000382a:	2180      	movs	r1, #128	; 0x80
1000382c:	505a      	str	r2, [r3, r1]
1000382e:	e00b      	b.n	10003848 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  }
  else if (group_num == XMC_VADC_GROUP_INDEX_1 )
10003830:	1cfb      	adds	r3, r7, #3
10003832:	781b      	ldrb	r3, [r3, #0]
10003834:	2b01      	cmp	r3, #1
10003836:	d107      	bne.n	10003848 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  {
    shs_ptr->TIMCFG1 |= (uint32_t)SHS_TIMCFG1_AT_Msk;
10003838:	687b      	ldr	r3, [r7, #4]
1000383a:	2284      	movs	r2, #132	; 0x84
1000383c:	589b      	ldr	r3, [r3, r2]
1000383e:	2201      	movs	r2, #1
10003840:	431a      	orrs	r2, r3
10003842:	687b      	ldr	r3, [r7, #4]
10003844:	2184      	movs	r1, #132	; 0x84
10003846:	505a      	str	r2, [r3, r1]
  }
  else
  {
    /* for MISRA*/
  }
}
10003848:	46bd      	mov	sp, r7
1000384a:	b002      	add	sp, #8
1000384c:	bd80      	pop	{r7, pc}
1000384e:	46c0      	nop			; (mov r8, r8)

10003850 <XMC_VADC_GROUP_QueueInit>:
}

#if (XMC_VADC_QUEUE_AVAILABLE == 1U)  
/* API to initialize queue request source */
void XMC_VADC_GROUP_QueueInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_QUEUE_CONFIG_t *config)
{
10003850:	b580      	push	{r7, lr}
10003852:	b084      	sub	sp, #16
10003854:	af00      	add	r7, sp, #0
10003856:	6078      	str	r0, [r7, #4]
10003858:	6039      	str	r1, [r7, #0]
  uint32_t          reg;

  XMC_ASSERT("XMC_VADC_GROUP_QueueInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Disable arbitration slot of the queue request source */
  XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptr);
1000385a:	687b      	ldr	r3, [r7, #4]
1000385c:	1c18      	adds	r0, r3, #0
1000385e:	f7ff fe47 	bl	100034f0 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
  
  reg = group_ptr->ARBPR;
10003862:	687b      	ldr	r3, [r7, #4]
10003864:	2284      	movs	r2, #132	; 0x84
10003866:	589b      	ldr	r3, [r3, r2]
10003868:	60fb      	str	r3, [r7, #12]

  /* Request Source priority */
  reg &= ~((uint32_t)VADC_G_ARBPR_PRIO0_Msk);
1000386a:	68fb      	ldr	r3, [r7, #12]
1000386c:	2203      	movs	r2, #3
1000386e:	4393      	bics	r3, r2
10003870:	60fb      	str	r3, [r7, #12]
  reg |= (uint32_t) ((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO0_Pos);
10003872:	683b      	ldr	r3, [r7, #0]
10003874:	781b      	ldrb	r3, [r3, #0]
10003876:	071b      	lsls	r3, r3, #28
10003878:	0f9b      	lsrs	r3, r3, #30
1000387a:	b2db      	uxtb	r3, r3
1000387c:	1c1a      	adds	r2, r3, #0
1000387e:	68fb      	ldr	r3, [r7, #12]
10003880:	4313      	orrs	r3, r2
10003882:	60fb      	str	r3, [r7, #12]

  /* Conversion Start mode */
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
10003884:	683b      	ldr	r3, [r7, #0]
10003886:	781b      	ldrb	r3, [r3, #0]
10003888:	2203      	movs	r2, #3
1000388a:	4013      	ands	r3, r2
1000388c:	b2db      	uxtb	r3, r3
1000388e:	2b00      	cmp	r3, #0
10003890:	d003      	beq.n	1000389a <XMC_VADC_GROUP_QueueInit+0x4a>
  {
    reg |= (uint32_t)(VADC_G_ARBPR_CSM0_Msk);
10003892:	68fb      	ldr	r3, [r7, #12]
10003894:	2208      	movs	r2, #8
10003896:	4313      	orrs	r3, r2
10003898:	60fb      	str	r3, [r7, #12]
  }

  group_ptr->ARBPR = reg;
1000389a:	687b      	ldr	r3, [r7, #4]
1000389c:	2184      	movs	r1, #132	; 0x84
1000389e:	68fa      	ldr	r2, [r7, #12]
100038a0:	505a      	str	r2, [r3, r1]


  group_ptr->QCTRL0 = (uint32_t)((config->qctrl0)|(uint32_t)(VADC_G_QCTRL0_XTWC_Msk)|
100038a2:	683b      	ldr	r3, [r7, #0]
100038a4:	685b      	ldr	r3, [r3, #4]
100038a6:	4a15      	ldr	r2, [pc, #84]	; (100038fc <XMC_VADC_GROUP_QueueInit+0xac>)
100038a8:	431a      	orrs	r2, r3
100038aa:	1c11      	adds	r1, r2, #0
100038ac:	687a      	ldr	r2, [r7, #4]
100038ae:	2380      	movs	r3, #128	; 0x80
100038b0:	005b      	lsls	r3, r3, #1
100038b2:	50d1      	str	r1, [r2, r3]
                                                    (uint32_t)(VADC_G_QCTRL0_TMWC_Msk)|
                                                    (uint32_t)(VADC_G_QCTRL0_GTWC_Msk));

  /* Gating mode */
  group_ptr->QMR0 = ((uint32_t)(config->qmr0) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_G_QMR0_ENGT_Pos));
100038b4:	683b      	ldr	r3, [r7, #0]
100038b6:	689b      	ldr	r3, [r3, #8]
100038b8:	2201      	movs	r2, #1
100038ba:	431a      	orrs	r2, r3
100038bc:	1c11      	adds	r1, r2, #0
100038be:	687a      	ldr	r2, [r7, #4]
100038c0:	2382      	movs	r3, #130	; 0x82
100038c2:	005b      	lsls	r3, r3, #1
100038c4:	50d1      	str	r1, [r2, r3]

  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode) )
100038c6:	683b      	ldr	r3, [r7, #0]
100038c8:	781b      	ldrb	r3, [r3, #0]
100038ca:	2203      	movs	r2, #3
100038cc:	4013      	ands	r3, r2
100038ce:	b2db      	uxtb	r3, r3
100038d0:	2b02      	cmp	r3, #2
100038d2:	d10b      	bne.n	100038ec <XMC_VADC_GROUP_QueueInit+0x9c>
  {
    group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_RPTDIS_Pos);
100038d4:	687a      	ldr	r2, [r7, #4]
100038d6:	2382      	movs	r3, #130	; 0x82
100038d8:	005b      	lsls	r3, r3, #1
100038da:	58d3      	ldr	r3, [r2, r3]
100038dc:	2280      	movs	r2, #128	; 0x80
100038de:	0252      	lsls	r2, r2, #9
100038e0:	431a      	orrs	r2, r3
100038e2:	1c11      	adds	r1, r2, #0
100038e4:	687a      	ldr	r2, [r7, #4]
100038e6:	2382      	movs	r3, #130	; 0x82
100038e8:	005b      	lsls	r3, r3, #1
100038ea:	50d1      	str	r1, [r2, r3]
  }
  /* Enable arbitration slot for the queue request source */
  XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptr);
100038ec:	687b      	ldr	r3, [r7, #4]
100038ee:	1c18      	adds	r0, r3, #0
100038f0:	f7ff fdee 	bl	100034d0 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>

}
100038f4:	46bd      	mov	sp, r7
100038f6:	b004      	add	sp, #16
100038f8:	bd80      	pop	{r7, pc}
100038fa:	46c0      	nop			; (mov r8, r8)
100038fc:	80808000 	.word	0x80808000

10003900 <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>:
  return ch_num;
}

/* Select a Service Request line for the request source event */
void XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_SR_t sr)
{
10003900:	b580      	push	{r7, lr}
10003902:	b084      	sub	sp, #16
10003904:	af00      	add	r7, sp, #0
10003906:	6078      	str	r0, [r7, #4]
10003908:	1c0a      	adds	r2, r1, #0
1000390a:	1cfb      	adds	r3, r7, #3
1000390c:	701a      	strb	r2, [r3, #0]
  uint32_t sevnp;

  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  sevnp = group_ptr->SEVNP;
1000390e:	687a      	ldr	r2, [r7, #4]
10003910:	23e0      	movs	r3, #224	; 0xe0
10003912:	005b      	lsls	r3, r3, #1
10003914:	58d3      	ldr	r3, [r2, r3]
10003916:	60fb      	str	r3, [r7, #12]

  sevnp &= ~((uint32_t)VADC_G_SEVNP_SEV0NP_Msk);
10003918:	68fb      	ldr	r3, [r7, #12]
1000391a:	220f      	movs	r2, #15
1000391c:	4393      	bics	r3, r2
1000391e:	60fb      	str	r3, [r7, #12]
  sevnp |= (uint32_t)((uint32_t)sr << VADC_G_SEVNP_SEV0NP_Pos);
10003920:	1cfb      	adds	r3, r7, #3
10003922:	781b      	ldrb	r3, [r3, #0]
10003924:	68fa      	ldr	r2, [r7, #12]
10003926:	4313      	orrs	r3, r2
10003928:	60fb      	str	r3, [r7, #12]

  group_ptr->SEVNP = sevnp;
1000392a:	687a      	ldr	r2, [r7, #4]
1000392c:	23e0      	movs	r3, #224	; 0xe0
1000392e:	005b      	lsls	r3, r3, #1
10003930:	68f9      	ldr	r1, [r7, #12]
10003932:	50d1      	str	r1, [r2, r3]

}
10003934:	46bd      	mov	sp, r7
10003936:	b004      	add	sp, #16
10003938:	bd80      	pop	{r7, pc}
1000393a:	46c0      	nop			; (mov r8, r8)

1000393c <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                        const XMC_VADC_CHANNEL_CONFIG_t *config)
{
1000393c:	b580      	push	{r7, lr}
1000393e:	b088      	sub	sp, #32
10003940:	af00      	add	r7, sp, #0
10003942:	60f8      	str	r0, [r7, #12]
10003944:	60b9      	str	r1, [r7, #8]
10003946:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))
  
  prio  = (uint32_t)config->channel_priority;
10003948:	687b      	ldr	r3, [r7, #4]
1000394a:	7b1b      	ldrb	r3, [r3, #12]
1000394c:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
1000394e:	68fb      	ldr	r3, [r7, #12]
10003950:	2288      	movs	r2, #136	; 0x88
10003952:	589b      	ldr	r3, [r3, r2]
10003954:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
10003956:	68bb      	ldr	r3, [r7, #8]
10003958:	2201      	movs	r2, #1
1000395a:	409a      	lsls	r2, r3
1000395c:	1c13      	adds	r3, r2, #0
1000395e:	43da      	mvns	r2, r3
10003960:	697b      	ldr	r3, [r7, #20]
10003962:	4013      	ands	r3, r2
10003964:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
10003966:	68bb      	ldr	r3, [r7, #8]
10003968:	69ba      	ldr	r2, [r7, #24]
1000396a:	409a      	lsls	r2, r3
1000396c:	1c13      	adds	r3, r2, #0
1000396e:	697a      	ldr	r2, [r7, #20]
10003970:	4313      	orrs	r3, r2
10003972:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
10003974:	68fb      	ldr	r3, [r7, #12]
10003976:	2188      	movs	r1, #136	; 0x88
10003978:	697a      	ldr	r2, [r7, #20]
1000397a:	505a      	str	r2, [r3, r1]

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
1000397c:	687b      	ldr	r3, [r7, #4]
1000397e:	7b5b      	ldrb	r3, [r3, #13]
10003980:	b25b      	sxtb	r3, r3
10003982:	2b00      	cmp	r3, #0
10003984:	db2a      	blt.n	100039dc <XMC_VADC_GROUP_ChannelInit+0xa0>
  {
    mask = (uint32_t)0;
10003986:	2300      	movs	r3, #0
10003988:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
1000398a:	68bb      	ldr	r3, [r7, #8]
1000398c:	2b01      	cmp	r3, #1
1000398e:	d10a      	bne.n	100039a6 <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
10003990:	2308      	movs	r3, #8
10003992:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
10003994:	68fb      	ldr	r3, [r7, #12]
10003996:	22b0      	movs	r2, #176	; 0xb0
10003998:	589b      	ldr	r3, [r3, r2]
1000399a:	4a1e      	ldr	r2, [pc, #120]	; (10003a14 <XMC_VADC_GROUP_ChannelInit+0xd8>)
1000399c:	401a      	ands	r2, r3
1000399e:	68fb      	ldr	r3, [r7, #12]
100039a0:	21b0      	movs	r1, #176	; 0xb0
100039a2:	505a      	str	r2, [r3, r1]
100039a4:	e00d      	b.n	100039c2 <XMC_VADC_GROUP_ChannelInit+0x86>
    }
    else if ((uint32_t)0 == ch_num)
100039a6:	68bb      	ldr	r3, [r7, #8]
100039a8:	2b00      	cmp	r3, #0
100039aa:	d10a      	bne.n	100039c2 <XMC_VADC_GROUP_ChannelInit+0x86>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
100039ac:	2300      	movs	r3, #0
100039ae:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
100039b0:	68fb      	ldr	r3, [r7, #12]
100039b2:	22b0      	movs	r2, #176	; 0xb0
100039b4:	589b      	ldr	r3, [r3, r2]
100039b6:	221f      	movs	r2, #31
100039b8:	4393      	bics	r3, r2
100039ba:	1c1a      	adds	r2, r3, #0
100039bc:	68fb      	ldr	r3, [r7, #12]
100039be:	21b0      	movs	r1, #176	; 0xb0
100039c0:	505a      	str	r2, [r3, r1]
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
100039c2:	68fb      	ldr	r3, [r7, #12]
100039c4:	22b0      	movs	r2, #176	; 0xb0
100039c6:	589b      	ldr	r3, [r3, r2]
100039c8:	687a      	ldr	r2, [r7, #4]
100039ca:	7b52      	ldrb	r2, [r2, #13]
100039cc:	b251      	sxtb	r1, r2
100039ce:	69fa      	ldr	r2, [r7, #28]
100039d0:	4091      	lsls	r1, r2
100039d2:	1c0a      	adds	r2, r1, #0
100039d4:	431a      	orrs	r2, r3
100039d6:	68fb      	ldr	r3, [r7, #12]
100039d8:	21b0      	movs	r1, #176	; 0xb0
100039da:	505a      	str	r2, [r3, r1]
  }

  group_ptr->BFL |= config->bfl;
100039dc:	68fb      	ldr	r3, [r7, #12]
100039de:	22c8      	movs	r2, #200	; 0xc8
100039e0:	589a      	ldr	r2, [r3, r2]
100039e2:	687b      	ldr	r3, [r7, #4]
100039e4:	685b      	ldr	r3, [r3, #4]
100039e6:	431a      	orrs	r2, r3
100039e8:	68fb      	ldr	r3, [r7, #12]
100039ea:	21c8      	movs	r1, #200	; 0xc8
100039ec:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
100039ee:	68fb      	ldr	r3, [r7, #12]
100039f0:	22d0      	movs	r2, #208	; 0xd0
100039f2:	589a      	ldr	r2, [r3, r2]
100039f4:	687b      	ldr	r3, [r7, #4]
100039f6:	689b      	ldr	r3, [r3, #8]
100039f8:	431a      	orrs	r2, r3
100039fa:	68fb      	ldr	r3, [r7, #12]
100039fc:	21d0      	movs	r1, #208	; 0xd0
100039fe:	505a      	str	r2, [r3, r1]
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
10003a00:	687b      	ldr	r3, [r7, #4]
10003a02:	6819      	ldr	r1, [r3, #0]
10003a04:	68fb      	ldr	r3, [r7, #12]
10003a06:	68ba      	ldr	r2, [r7, #8]
10003a08:	3280      	adds	r2, #128	; 0x80
10003a0a:	0092      	lsls	r2, r2, #2
10003a0c:	50d1      	str	r1, [r2, r3]

}
10003a0e:	46bd      	mov	sp, r7
10003a10:	b008      	add	sp, #32
10003a12:	bd80      	pop	{r7, pc}
10003a14:	ffffe0ff 	.word	0xffffe0ff

10003a18 <XMC_VADC_GROUP_SetResultInterruptNode>:

/* API to select a service request line (NVIC Node) for result event of specified unit of result hardware */
void XMC_VADC_GROUP_SetResultInterruptNode(XMC_VADC_GROUP_t *const group_ptr,
                                           const uint32_t res_reg,
                                           const XMC_VADC_SR_t sr)
{
10003a18:	b580      	push	{r7, lr}
10003a1a:	b086      	sub	sp, #24
10003a1c:	af00      	add	r7, sp, #0
10003a1e:	60f8      	str	r0, [r7, #12]
10003a20:	60b9      	str	r1, [r7, #8]
10003a22:	1dfb      	adds	r3, r7, #7
10003a24:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  if (res_reg <= 7U)
10003a26:	68bb      	ldr	r3, [r7, #8]
10003a28:	2b07      	cmp	r3, #7
10003a2a:	d81b      	bhi.n	10003a64 <XMC_VADC_GROUP_SetResultInterruptNode+0x4c>
  {
    route_mask  = group_ptr->REVNP0;
10003a2c:	68fa      	ldr	r2, [r7, #12]
10003a2e:	23d8      	movs	r3, #216	; 0xd8
10003a30:	005b      	lsls	r3, r3, #1
10003a32:	58d3      	ldr	r3, [r2, r3]
10003a34:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (res_reg * (uint32_t)4) ));
10003a36:	68bb      	ldr	r3, [r7, #8]
10003a38:	009b      	lsls	r3, r3, #2
10003a3a:	1c1a      	adds	r2, r3, #0
10003a3c:	230f      	movs	r3, #15
10003a3e:	4093      	lsls	r3, r2
10003a40:	43da      	mvns	r2, r3
10003a42:	697b      	ldr	r3, [r7, #20]
10003a44:	4013      	ands	r3, r2
10003a46:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << (res_reg * (uint32_t)4));
10003a48:	1dfb      	adds	r3, r7, #7
10003a4a:	781b      	ldrb	r3, [r3, #0]
10003a4c:	68ba      	ldr	r2, [r7, #8]
10003a4e:	0092      	lsls	r2, r2, #2
10003a50:	4093      	lsls	r3, r2
10003a52:	697a      	ldr	r2, [r7, #20]
10003a54:	4313      	orrs	r3, r2
10003a56:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP0 = route_mask;
10003a58:	68fa      	ldr	r2, [r7, #12]
10003a5a:	23d8      	movs	r3, #216	; 0xd8
10003a5c:	005b      	lsls	r3, r3, #1
10003a5e:	6979      	ldr	r1, [r7, #20]
10003a60:	50d1      	str	r1, [r2, r3]
10003a62:	e020      	b.n	10003aa6 <XMC_VADC_GROUP_SetResultInterruptNode+0x8e>
  }
  else
  {
    route_mask = group_ptr->REVNP1;
10003a64:	68fa      	ldr	r2, [r7, #12]
10003a66:	23da      	movs	r3, #218	; 0xda
10003a68:	005b      	lsls	r3, r3, #1
10003a6a:	58d3      	ldr	r3, [r2, r3]
10003a6c:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (( res_reg - (uint32_t)8) * (uint32_t)4) ));
10003a6e:	68bb      	ldr	r3, [r7, #8]
10003a70:	4a0e      	ldr	r2, [pc, #56]	; (10003aac <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
10003a72:	4694      	mov	ip, r2
10003a74:	4463      	add	r3, ip
10003a76:	009b      	lsls	r3, r3, #2
10003a78:	1c1a      	adds	r2, r3, #0
10003a7a:	230f      	movs	r3, #15
10003a7c:	4093      	lsls	r3, r2
10003a7e:	43da      	mvns	r2, r3
10003a80:	697b      	ldr	r3, [r7, #20]
10003a82:	4013      	ands	r3, r2
10003a84:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << ((res_reg - (uint32_t)8) * (uint32_t)4));
10003a86:	1dfb      	adds	r3, r7, #7
10003a88:	781b      	ldrb	r3, [r3, #0]
10003a8a:	68ba      	ldr	r2, [r7, #8]
10003a8c:	4907      	ldr	r1, [pc, #28]	; (10003aac <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
10003a8e:	468c      	mov	ip, r1
10003a90:	4462      	add	r2, ip
10003a92:	0092      	lsls	r2, r2, #2
10003a94:	4093      	lsls	r3, r2
10003a96:	697a      	ldr	r2, [r7, #20]
10003a98:	4313      	orrs	r3, r2
10003a9a:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP1 = route_mask;
10003a9c:	68fa      	ldr	r2, [r7, #12]
10003a9e:	23da      	movs	r3, #218	; 0xda
10003aa0:	005b      	lsls	r3, r3, #1
10003aa2:	6979      	ldr	r1, [r7, #20]
10003aa4:	50d1      	str	r1, [r2, r3]
  }
}
10003aa6:	46bd      	mov	sp, r7
10003aa8:	b006      	add	sp, #24
10003aaa:	bd80      	pop	{r7, pc}
10003aac:	3ffffff8 	.word	0x3ffffff8

10003ab0 <_init>:
  }
}

/* Init */
void _init(void)
{}
10003ab0:	b580      	push	{r7, lr}
10003ab2:	af00      	add	r7, sp, #0
10003ab4:	46bd      	mov	sp, r7
10003ab6:	bd80      	pop	{r7, pc}

10003ab8 <XMC_USIC_CH_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003ab8:	b580      	push	{r7, lr}
10003aba:	b082      	sub	sp, #8
10003abc:	af00      	add	r7, sp, #0
10003abe:	6078      	str	r0, [r7, #4]
10003ac0:	6039      	str	r1, [r7, #0]
  channel->CCR |= event;
10003ac2:	687b      	ldr	r3, [r7, #4]
10003ac4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10003ac6:	683b      	ldr	r3, [r7, #0]
10003ac8:	431a      	orrs	r2, r3
10003aca:	687b      	ldr	r3, [r7, #4]
10003acc:	641a      	str	r2, [r3, #64]	; 0x40
}
10003ace:	46bd      	mov	sp, r7
10003ad0:	b002      	add	sp, #8
10003ad2:	bd80      	pop	{r7, pc}

10003ad4 <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003ad4:	b580      	push	{r7, lr}
10003ad6:	b082      	sub	sp, #8
10003ad8:	af00      	add	r7, sp, #0
10003ada:	6078      	str	r0, [r7, #4]
10003adc:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
10003ade:	687b      	ldr	r3, [r7, #4]
10003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10003ae2:	683a      	ldr	r2, [r7, #0]
10003ae4:	43d2      	mvns	r2, r2
10003ae6:	401a      	ands	r2, r3
10003ae8:	687b      	ldr	r3, [r7, #4]
10003aea:	641a      	str	r2, [r3, #64]	; 0x40
}
10003aec:	46bd      	mov	sp, r7
10003aee:	b002      	add	sp, #8
10003af0:	bd80      	pop	{r7, pc}
10003af2:	46c0      	nop			; (mov r8, r8)

10003af4 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10003af4:	b580      	push	{r7, lr}
10003af6:	b082      	sub	sp, #8
10003af8:	af00      	add	r7, sp, #0
10003afa:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10003afc:	687b      	ldr	r3, [r7, #4]
10003afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10003b00:	b2db      	uxtb	r3, r3
10003b02:	227f      	movs	r2, #127	; 0x7f
10003b04:	4393      	bics	r3, r2
10003b06:	b2db      	uxtb	r3, r3
}
10003b08:	1c18      	adds	r0, r3, #0
10003b0a:	46bd      	mov	sp, r7
10003b0c:	b002      	add	sp, #8
10003b0e:	bd80      	pop	{r7, pc}

10003b10 <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
10003b10:	b580      	push	{r7, lr}
10003b12:	b082      	sub	sp, #8
10003b14:	af00      	add	r7, sp, #0
10003b16:	6078      	str	r0, [r7, #4]
10003b18:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
10003b1a:	683b      	ldr	r3, [r7, #0]
10003b1c:	2280      	movs	r2, #128	; 0x80
10003b1e:	0252      	lsls	r2, r2, #9
10003b20:	409a      	lsls	r2, r3
10003b22:	687b      	ldr	r3, [r7, #4]
10003b24:	669a      	str	r2, [r3, #104]	; 0x68
}
10003b26:	46bd      	mov	sp, r7
10003b28:	b002      	add	sp, #8
10003b2a:	bd80      	pop	{r7, pc}

10003b2c <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b2c:	b580      	push	{r7, lr}
10003b2e:	b082      	sub	sp, #8
10003b30:	af00      	add	r7, sp, #0
10003b32:	6078      	str	r0, [r7, #4]
10003b34:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
10003b36:	687a      	ldr	r2, [r7, #4]
10003b38:	2384      	movs	r3, #132	; 0x84
10003b3a:	005b      	lsls	r3, r3, #1
10003b3c:	58d2      	ldr	r2, [r2, r3]
10003b3e:	683b      	ldr	r3, [r7, #0]
10003b40:	431a      	orrs	r2, r3
10003b42:	1c11      	adds	r1, r2, #0
10003b44:	687a      	ldr	r2, [r7, #4]
10003b46:	2384      	movs	r3, #132	; 0x84
10003b48:	005b      	lsls	r3, r3, #1
10003b4a:	50d1      	str	r1, [r2, r3]
}
10003b4c:	46bd      	mov	sp, r7
10003b4e:	b002      	add	sp, #8
10003b50:	bd80      	pop	{r7, pc}
10003b52:	46c0      	nop			; (mov r8, r8)

10003b54 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b54:	b580      	push	{r7, lr}
10003b56:	b082      	sub	sp, #8
10003b58:	af00      	add	r7, sp, #0
10003b5a:	6078      	str	r0, [r7, #4]
10003b5c:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
10003b5e:	687a      	ldr	r2, [r7, #4]
10003b60:	2384      	movs	r3, #132	; 0x84
10003b62:	005b      	lsls	r3, r3, #1
10003b64:	58d3      	ldr	r3, [r2, r3]
10003b66:	683a      	ldr	r2, [r7, #0]
10003b68:	43d2      	mvns	r2, r2
10003b6a:	401a      	ands	r2, r3
10003b6c:	1c11      	adds	r1, r2, #0
10003b6e:	687a      	ldr	r2, [r7, #4]
10003b70:	2384      	movs	r3, #132	; 0x84
10003b72:	005b      	lsls	r3, r3, #1
10003b74:	50d1      	str	r1, [r2, r3]
}
10003b76:	46bd      	mov	sp, r7
10003b78:	b002      	add	sp, #8
10003b7a:	bd80      	pop	{r7, pc}

10003b7c <XMC_USIC_CH_TXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003b7c:	b580      	push	{r7, lr}
10003b7e:	b082      	sub	sp, #8
10003b80:	af00      	add	r7, sp, #0
10003b82:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
10003b84:	687a      	ldr	r2, [r7, #4]
10003b86:	238c      	movs	r3, #140	; 0x8c
10003b88:	005b      	lsls	r3, r3, #1
10003b8a:	2180      	movs	r1, #128	; 0x80
10003b8c:	0209      	lsls	r1, r1, #8
10003b8e:	50d1      	str	r1, [r2, r3]
}
10003b90:	46bd      	mov	sp, r7
10003b92:	b002      	add	sp, #8
10003b94:	bd80      	pop	{r7, pc}
10003b96:	46c0      	nop			; (mov r8, r8)

10003b98 <XMC_USIC_CH_TXFIFO_IsFull>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
10003b98:	b580      	push	{r7, lr}
10003b9a:	b082      	sub	sp, #8
10003b9c:	af00      	add	r7, sp, #0
10003b9e:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
10003ba0:	687a      	ldr	r2, [r7, #4]
10003ba2:	238a      	movs	r3, #138	; 0x8a
10003ba4:	005b      	lsls	r3, r3, #1
10003ba6:	58d2      	ldr	r2, [r2, r3]
10003ba8:	2380      	movs	r3, #128	; 0x80
10003baa:	015b      	lsls	r3, r3, #5
10003bac:	4013      	ands	r3, r2
10003bae:	1e5a      	subs	r2, r3, #1
10003bb0:	4193      	sbcs	r3, r2
10003bb2:	b2db      	uxtb	r3, r3
}
10003bb4:	1c18      	adds	r0, r3, #0
10003bb6:	46bd      	mov	sp, r7
10003bb8:	b002      	add	sp, #8
10003bba:	bd80      	pop	{r7, pc}

10003bbc <XMC_USIC_CH_TXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003bbc:	b580      	push	{r7, lr}
10003bbe:	b082      	sub	sp, #8
10003bc0:	af00      	add	r7, sp, #0
10003bc2:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
10003bc4:	687a      	ldr	r2, [r7, #4]
10003bc6:	238a      	movs	r3, #138	; 0x8a
10003bc8:	005b      	lsls	r3, r3, #1
10003bca:	58d2      	ldr	r2, [r2, r3]
10003bcc:	2380      	movs	r3, #128	; 0x80
10003bce:	011b      	lsls	r3, r3, #4
10003bd0:	4013      	ands	r3, r2
10003bd2:	1e5a      	subs	r2, r3, #1
10003bd4:	4193      	sbcs	r3, r2
10003bd6:	b2db      	uxtb	r3, r3
}
10003bd8:	1c18      	adds	r0, r3, #0
10003bda:	46bd      	mov	sp, r7
10003bdc:	b002      	add	sp, #8
10003bde:	bd80      	pop	{r7, pc}

10003be0 <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003be0:	b580      	push	{r7, lr}
10003be2:	b082      	sub	sp, #8
10003be4:	af00      	add	r7, sp, #0
10003be6:	6078      	str	r0, [r7, #4]
10003be8:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
10003bea:	687a      	ldr	r2, [r7, #4]
10003bec:	2386      	movs	r3, #134	; 0x86
10003bee:	005b      	lsls	r3, r3, #1
10003bf0:	58d2      	ldr	r2, [r2, r3]
10003bf2:	683b      	ldr	r3, [r7, #0]
10003bf4:	431a      	orrs	r2, r3
10003bf6:	1c11      	adds	r1, r2, #0
10003bf8:	687a      	ldr	r2, [r7, #4]
10003bfa:	2386      	movs	r3, #134	; 0x86
10003bfc:	005b      	lsls	r3, r3, #1
10003bfe:	50d1      	str	r1, [r2, r3]
}
10003c00:	46bd      	mov	sp, r7
10003c02:	b002      	add	sp, #8
10003c04:	bd80      	pop	{r7, pc}
10003c06:	46c0      	nop			; (mov r8, r8)

10003c08 <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003c08:	b580      	push	{r7, lr}
10003c0a:	b082      	sub	sp, #8
10003c0c:	af00      	add	r7, sp, #0
10003c0e:	6078      	str	r0, [r7, #4]
10003c10:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
10003c12:	687a      	ldr	r2, [r7, #4]
10003c14:	2386      	movs	r3, #134	; 0x86
10003c16:	005b      	lsls	r3, r3, #1
10003c18:	58d3      	ldr	r3, [r2, r3]
10003c1a:	683a      	ldr	r2, [r7, #0]
10003c1c:	43d2      	mvns	r2, r2
10003c1e:	401a      	ands	r2, r3
10003c20:	1c11      	adds	r1, r2, #0
10003c22:	687a      	ldr	r2, [r7, #4]
10003c24:	2386      	movs	r3, #134	; 0x86
10003c26:	005b      	lsls	r3, r3, #1
10003c28:	50d1      	str	r1, [r2, r3]
}
10003c2a:	46bd      	mov	sp, r7
10003c2c:	b002      	add	sp, #8
10003c2e:	bd80      	pop	{r7, pc}

10003c30 <XMC_USIC_CH_RXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003c30:	b580      	push	{r7, lr}
10003c32:	b082      	sub	sp, #8
10003c34:	af00      	add	r7, sp, #0
10003c36:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
10003c38:	687a      	ldr	r2, [r7, #4]
10003c3a:	238c      	movs	r3, #140	; 0x8c
10003c3c:	005b      	lsls	r3, r3, #1
10003c3e:	2180      	movs	r1, #128	; 0x80
10003c40:	01c9      	lsls	r1, r1, #7
10003c42:	50d1      	str	r1, [r2, r3]
}
10003c44:	46bd      	mov	sp, r7
10003c46:	b002      	add	sp, #8
10003c48:	bd80      	pop	{r7, pc}
10003c4a:	46c0      	nop			; (mov r8, r8)

10003c4c <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003c4c:	b580      	push	{r7, lr}
10003c4e:	b082      	sub	sp, #8
10003c50:	af00      	add	r7, sp, #0
10003c52:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
10003c54:	687a      	ldr	r2, [r7, #4]
10003c56:	238a      	movs	r3, #138	; 0x8a
10003c58:	005b      	lsls	r3, r3, #1
10003c5a:	58d3      	ldr	r3, [r2, r3]
10003c5c:	2208      	movs	r2, #8
10003c5e:	4013      	ands	r3, r2
10003c60:	1e5a      	subs	r2, r3, #1
10003c62:	4193      	sbcs	r3, r2
10003c64:	b2db      	uxtb	r3, r3
}
10003c66:	1c18      	adds	r0, r3, #0
10003c68:	46bd      	mov	sp, r7
10003c6a:	b002      	add	sp, #8
10003c6c:	bd80      	pop	{r7, pc}
10003c6e:	46c0      	nop			; (mov r8, r8)

10003c70 <UART_Init>:
 *          UART_SUCCESS: for successful UART initialization.<BR>
 *          UART_STATUS_FAILURE  : If UART initialization fails.<BR>
 *
 */
UART_STATUS_t UART_Init(const UART_t *const handle)
{
10003c70:	b590      	push	{r4, r7, lr}
10003c72:	b085      	sub	sp, #20
10003c74:	af00      	add	r7, sp, #0
10003c76:	6078      	str	r0, [r7, #4]
  UART_STATUS_t status = UART_STATUS_SUCCESS;
10003c78:	230f      	movs	r3, #15
10003c7a:	18fb      	adds	r3, r7, r3
10003c7c:	2200      	movs	r2, #0
10003c7e:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
      (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
      (handle->runtime != NULL))))

  /*Initialize the multiplexers required for UART configuration*/
  status = handle->config->fptr_uart_config();
10003c80:	687b      	ldr	r3, [r7, #4]
10003c82:	685b      	ldr	r3, [r3, #4]
10003c84:	685b      	ldr	r3, [r3, #4]
10003c86:	220f      	movs	r2, #15
10003c88:	18bc      	adds	r4, r7, r2
10003c8a:	4798      	blx	r3
10003c8c:	1c03      	adds	r3, r0, #0
10003c8e:	7023      	strb	r3, [r4, #0]

  return status;
10003c90:	230f      	movs	r3, #15
10003c92:	18fb      	adds	r3, r7, r3
10003c94:	781b      	ldrb	r3, [r3, #0]
}
10003c96:	1c18      	adds	r0, r3, #0
10003c98:	46bd      	mov	sp, r7
10003c9a:	b005      	add	sp, #20
10003c9c:	bd90      	pop	{r4, r7, pc}
10003c9e:	46c0      	nop			; (mov r8, r8)

10003ca0 <UART_Transmit>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003ca0:	b590      	push	{r4, r7, lr}
10003ca2:	b087      	sub	sp, #28
10003ca4:	af00      	add	r7, sp, #0
10003ca6:	60f8      	str	r0, [r7, #12]
10003ca8:	60b9      	str	r1, [r7, #8]
10003caa:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003cac:	2317      	movs	r3, #23
10003cae:	18fb      	adds	r3, r7, r3
10003cb0:	2204      	movs	r2, #4
10003cb2:	701a      	strb	r2, [r3, #0]

  switch(handle->config->transmit_mode)
10003cb4:	68fb      	ldr	r3, [r7, #12]
10003cb6:	685b      	ldr	r3, [r3, #4]
10003cb8:	2229      	movs	r2, #41	; 0x29
10003cba:	5c9b      	ldrb	r3, [r3, r2]
10003cbc:	2b00      	cmp	r3, #0
10003cbe:	d000      	beq.n	10003cc2 <UART_Transmit+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003cc0:	e00c      	b.n	10003cdc <UART_Transmit+0x3c>

  switch(handle->config->transmit_mode)
  {
#ifdef UART_TX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartTransmitIRQ(handle, data_ptr, count);
10003cc2:	2317      	movs	r3, #23
10003cc4:	18fc      	adds	r4, r7, r3
10003cc6:	68f9      	ldr	r1, [r7, #12]
10003cc8:	68ba      	ldr	r2, [r7, #8]
10003cca:	687b      	ldr	r3, [r7, #4]
10003ccc:	1c08      	adds	r0, r1, #0
10003cce:	1c11      	adds	r1, r2, #0
10003cd0:	1c1a      	adds	r2, r3, #0
10003cd2:	f000 f831 	bl	10003d38 <UART_StartTransmitIRQ>
10003cd6:	1c03      	adds	r3, r0, #0
10003cd8:	7023      	strb	r3, [r4, #0]
    break;
10003cda:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003cdc:	2317      	movs	r3, #23
10003cde:	18fb      	adds	r3, r7, r3
10003ce0:	781b      	ldrb	r3, [r3, #0]
}
10003ce2:	1c18      	adds	r0, r3, #0
10003ce4:	46bd      	mov	sp, r7
10003ce6:	b007      	add	sp, #28
10003ce8:	bd90      	pop	{r4, r7, pc}
10003cea:	46c0      	nop			; (mov r8, r8)

10003cec <UART_Receive>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Receive(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003cec:	b590      	push	{r4, r7, lr}
10003cee:	b087      	sub	sp, #28
10003cf0:	af00      	add	r7, sp, #0
10003cf2:	60f8      	str	r0, [r7, #12]
10003cf4:	60b9      	str	r1, [r7, #8]
10003cf6:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003cf8:	2317      	movs	r3, #23
10003cfa:	18fb      	adds	r3, r7, r3
10003cfc:	2204      	movs	r2, #4
10003cfe:	701a      	strb	r2, [r3, #0]

  switch(handle->config->receive_mode)
10003d00:	68fb      	ldr	r3, [r7, #12]
10003d02:	685b      	ldr	r3, [r3, #4]
10003d04:	222a      	movs	r2, #42	; 0x2a
10003d06:	5c9b      	ldrb	r3, [r3, r2]
10003d08:	2b00      	cmp	r3, #0
10003d0a:	d000      	beq.n	10003d0e <UART_Receive+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartReceivePolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003d0c:	e00c      	b.n	10003d28 <UART_Receive+0x3c>

  switch(handle->config->receive_mode)
  {
#ifdef UART_RX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartReceiveIRQ(handle, data_ptr, count);
10003d0e:	2317      	movs	r3, #23
10003d10:	18fc      	adds	r4, r7, r3
10003d12:	68f9      	ldr	r1, [r7, #12]
10003d14:	68ba      	ldr	r2, [r7, #8]
10003d16:	687b      	ldr	r3, [r7, #4]
10003d18:	1c08      	adds	r0, r1, #0
10003d1a:	1c11      	adds	r1, r2, #0
10003d1c:	1c1a      	adds	r2, r3, #0
10003d1e:	f000 f873 	bl	10003e08 <UART_StartReceiveIRQ>
10003d22:	1c03      	adds	r3, r0, #0
10003d24:	7023      	strb	r3, [r4, #0]
    break;
10003d26:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003d28:	2317      	movs	r3, #23
10003d2a:	18fb      	adds	r3, r7, r3
10003d2c:	781b      	ldrb	r3, [r3, #0]
}
10003d2e:	1c18      	adds	r0, r3, #0
10003d30:	46bd      	mov	sp, r7
10003d32:	b007      	add	sp, #28
10003d34:	bd90      	pop	{r4, r7, pc}
10003d36:	46c0      	nop			; (mov r8, r8)

10003d38 <UART_StartTransmitIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartTransmitIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003d38:	b580      	push	{r7, lr}
10003d3a:	b086      	sub	sp, #24
10003d3c:	af00      	add	r7, sp, #0
10003d3e:	60f8      	str	r0, [r7, #12]
10003d40:	60b9      	str	r1, [r7, #8]
10003d42:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003d44:	2317      	movs	r3, #23
10003d46:	18fb      	adds	r3, r7, r3
10003d48:	2204      	movs	r2, #4
10003d4a:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003d4c:	68fb      	ldr	r3, [r7, #12]
10003d4e:	689b      	ldr	r3, [r3, #8]
10003d50:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartTransmitIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->transmit_mode == UART_TRANSFER_MODE_INTERRUPT)
10003d52:	68fb      	ldr	r3, [r7, #12]
10003d54:	685b      	ldr	r3, [r3, #4]
10003d56:	2229      	movs	r2, #41	; 0x29
10003d58:	5c9b      	ldrb	r3, [r3, r2]
10003d5a:	2b00      	cmp	r3, #0
10003d5c:	d14c      	bne.n	10003df8 <UART_StartTransmitIRQ+0xc0>
  {
    ret_stat = UART_STATUS_BUSY;
10003d5e:	2317      	movs	r3, #23
10003d60:	18fb      	adds	r3, r7, r3
10003d62:	2202      	movs	r2, #2
10003d64:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->tx_busy == false)
10003d66:	693b      	ldr	r3, [r7, #16]
10003d68:	7e1b      	ldrb	r3, [r3, #24]
10003d6a:	b2db      	uxtb	r3, r3
10003d6c:	2201      	movs	r2, #1
10003d6e:	4053      	eors	r3, r2
10003d70:	b2db      	uxtb	r3, r3
10003d72:	2b00      	cmp	r3, #0
10003d74:	d040      	beq.n	10003df8 <UART_StartTransmitIRQ+0xc0>
    {
      /*If there is no transmission in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003d76:	68bb      	ldr	r3, [r7, #8]
10003d78:	2b00      	cmp	r3, #0
10003d7a:	d039      	beq.n	10003df0 <UART_StartTransmitIRQ+0xb8>
10003d7c:	687b      	ldr	r3, [r7, #4]
10003d7e:	2b00      	cmp	r3, #0
10003d80:	d036      	beq.n	10003df0 <UART_StartTransmitIRQ+0xb8>
      {
        /*Obtain the address of data, size of data*/
        ptr_runtime->tx_data = data_ptr;
10003d82:	693b      	ldr	r3, [r7, #16]
10003d84:	68ba      	ldr	r2, [r7, #8]
10003d86:	601a      	str	r2, [r3, #0]
        ptr_runtime->tx_data_count = count;
10003d88:	693b      	ldr	r3, [r7, #16]
10003d8a:	687a      	ldr	r2, [r7, #4]
10003d8c:	609a      	str	r2, [r3, #8]
        /*Initialize to first index and set the busy flag*/
        ptr_runtime->tx_data_index = 0U;
10003d8e:	693b      	ldr	r3, [r7, #16]
10003d90:	2200      	movs	r2, #0
10003d92:	60da      	str	r2, [r3, #12]
        ptr_runtime->tx_busy = true;
10003d94:	693b      	ldr	r3, [r7, #16]
10003d96:	2201      	movs	r2, #1
10003d98:	761a      	strb	r2, [r3, #24]

        /*Enable the transmit buffer event*/
        if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003d9a:	68fb      	ldr	r3, [r7, #12]
10003d9c:	685b      	ldr	r3, [r3, #4]
10003d9e:	222b      	movs	r2, #43	; 0x2b
10003da0:	5c9b      	ldrb	r3, [r3, r2]
10003da2:	2b00      	cmp	r3, #0
10003da4:	d00d      	beq.n	10003dc2 <UART_StartTransmitIRQ+0x8a>
        {
          /*Clear the transmit FIFO*/
          XMC_USIC_CH_TXFIFO_Flush(handle->channel);
10003da6:	68fb      	ldr	r3, [r7, #12]
10003da8:	681b      	ldr	r3, [r3, #0]
10003daa:	1c18      	adds	r0, r3, #0
10003dac:	f7ff fee6 	bl	10003b7c <XMC_USIC_CH_TXFIFO_Flush>
          /*Enable transmit buffer interrupt*/
          XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003db0:	68fb      	ldr	r3, [r7, #12]
10003db2:	681a      	ldr	r2, [r3, #0]
10003db4:	2380      	movs	r3, #128	; 0x80
10003db6:	05db      	lsls	r3, r3, #23
10003db8:	1c10      	adds	r0, r2, #0
10003dba:	1c19      	adds	r1, r3, #0
10003dbc:	f7ff feb6 	bl	10003b2c <XMC_USIC_CH_TXFIFO_EnableEvent>
10003dc0:	e007      	b.n	10003dd2 <UART_StartTransmitIRQ+0x9a>
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003dc2:	68fb      	ldr	r3, [r7, #12]
10003dc4:	681a      	ldr	r2, [r3, #0]
10003dc6:	2380      	movs	r3, #128	; 0x80
10003dc8:	019b      	lsls	r3, r3, #6
10003dca:	1c10      	adds	r0, r2, #0
10003dcc:	1c19      	adds	r1, r3, #0
10003dce:	f7ff fe73 	bl	10003ab8 <XMC_USIC_CH_EnableEvent>
        }
        ret_stat = UART_STATUS_SUCCESS;
10003dd2:	2317      	movs	r3, #23
10003dd4:	18fb      	adds	r3, r7, r3
10003dd6:	2200      	movs	r2, #0
10003dd8:	701a      	strb	r2, [r3, #0]
        /*Trigger the transmit buffer interrupt*/
        XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
10003dda:	68fb      	ldr	r3, [r7, #12]
10003ddc:	6819      	ldr	r1, [r3, #0]
10003dde:	68fb      	ldr	r3, [r7, #12]
10003de0:	685b      	ldr	r3, [r3, #4]
10003de2:	222d      	movs	r2, #45	; 0x2d
10003de4:	5c9b      	ldrb	r3, [r3, r2]
10003de6:	1c08      	adds	r0, r1, #0
10003de8:	1c19      	adds	r1, r3, #0
10003dea:	f7ff fe91 	bl	10003b10 <XMC_USIC_CH_TriggerServiceRequest>
10003dee:	e003      	b.n	10003df8 <UART_StartTransmitIRQ+0xc0>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003df0:	2317      	movs	r3, #23
10003df2:	18fb      	adds	r3, r7, r3
10003df4:	2203      	movs	r2, #3
10003df6:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003df8:	2317      	movs	r3, #23
10003dfa:	18fb      	adds	r3, r7, r3
10003dfc:	781b      	ldrb	r3, [r3, #0]
}
10003dfe:	1c18      	adds	r0, r3, #0
10003e00:	46bd      	mov	sp, r7
10003e02:	b006      	add	sp, #24
10003e04:	bd80      	pop	{r7, pc}
10003e06:	46c0      	nop			; (mov r8, r8)

10003e08 <UART_StartReceiveIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartReceiveIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003e08:	b580      	push	{r7, lr}
10003e0a:	b086      	sub	sp, #24
10003e0c:	af00      	add	r7, sp, #0
10003e0e:	60f8      	str	r0, [r7, #12]
10003e10:	60b9      	str	r1, [r7, #8]
10003e12:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003e14:	2317      	movs	r3, #23
10003e16:	18fb      	adds	r3, r7, r3
10003e18:	2204      	movs	r2, #4
10003e1a:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003e1c:	68fb      	ldr	r3, [r7, #12]
10003e1e:	689b      	ldr	r3, [r3, #8]
10003e20:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartReceiveIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->receive_mode == UART_TRANSFER_MODE_INTERRUPT)
10003e22:	68fb      	ldr	r3, [r7, #12]
10003e24:	685b      	ldr	r3, [r3, #4]
10003e26:	222a      	movs	r2, #42	; 0x2a
10003e28:	5c9b      	ldrb	r3, [r3, r2]
10003e2a:	2b00      	cmp	r3, #0
10003e2c:	d148      	bne.n	10003ec0 <UART_StartReceiveIRQ+0xb8>
  {
    ret_stat = UART_STATUS_BUSY;
10003e2e:	2317      	movs	r3, #23
10003e30:	18fb      	adds	r3, r7, r3
10003e32:	2202      	movs	r2, #2
10003e34:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->rx_busy == false)
10003e36:	693b      	ldr	r3, [r7, #16]
10003e38:	7e5b      	ldrb	r3, [r3, #25]
10003e3a:	b2db      	uxtb	r3, r3
10003e3c:	2201      	movs	r2, #1
10003e3e:	4053      	eors	r3, r2
10003e40:	b2db      	uxtb	r3, r3
10003e42:	2b00      	cmp	r3, #0
10003e44:	d03c      	beq.n	10003ec0 <UART_StartReceiveIRQ+0xb8>
    {
      /*If no active reception in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003e46:	68bb      	ldr	r3, [r7, #8]
10003e48:	2b00      	cmp	r3, #0
10003e4a:	d035      	beq.n	10003eb8 <UART_StartReceiveIRQ+0xb0>
10003e4c:	687b      	ldr	r3, [r7, #4]
10003e4e:	2b00      	cmp	r3, #0
10003e50:	d032      	beq.n	10003eb8 <UART_StartReceiveIRQ+0xb0>
      {
        /*Obtain the address of data buffer and
         * number of data bytes to be received*/
        ptr_runtime->rx_data = data_ptr;
10003e52:	693b      	ldr	r3, [r7, #16]
10003e54:	68ba      	ldr	r2, [r7, #8]
10003e56:	605a      	str	r2, [r3, #4]
        ptr_runtime->rx_data_count = count;
10003e58:	693b      	ldr	r3, [r7, #16]
10003e5a:	687a      	ldr	r2, [r7, #4]
10003e5c:	611a      	str	r2, [r3, #16]
        ptr_runtime->rx_busy = true;
10003e5e:	693b      	ldr	r3, [r7, #16]
10003e60:	2201      	movs	r2, #1
10003e62:	765a      	strb	r2, [r3, #25]
        ptr_runtime->rx_data_index = 0U;
10003e64:	693b      	ldr	r3, [r7, #16]
10003e66:	2200      	movs	r2, #0
10003e68:	615a      	str	r2, [r3, #20]

        if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003e6a:	68fb      	ldr	r3, [r7, #12]
10003e6c:	685b      	ldr	r3, [r3, #4]
10003e6e:	222c      	movs	r2, #44	; 0x2c
10003e70:	5c9b      	ldrb	r3, [r3, r2]
10003e72:	2b00      	cmp	r3, #0
10003e74:	d013      	beq.n	10003e9e <UART_StartReceiveIRQ+0x96>
        {
          /*Clear the receive FIFO, configure the trigger lime
           * and enable the receive events*/
          XMC_USIC_CH_RXFIFO_Flush(handle->channel);
10003e76:	68fb      	ldr	r3, [r7, #12]
10003e78:	681b      	ldr	r3, [r3, #0]
10003e7a:	1c18      	adds	r0, r3, #0
10003e7c:	f7ff fed8 	bl	10003c30 <XMC_USIC_CH_RXFIFO_Flush>

          /*Configure the FIFO trigger limit based on the required data size*/
          UART_lReconfigureRxFIFO(handle, count);
10003e80:	68fa      	ldr	r2, [r7, #12]
10003e82:	687b      	ldr	r3, [r7, #4]
10003e84:	1c10      	adds	r0, r2, #0
10003e86:	1c19      	adds	r1, r3, #0
10003e88:	f000 f93e 	bl	10004108 <UART_lReconfigureRxFIFO>

          XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
10003e8c:	68fb      	ldr	r3, [r7, #12]
10003e8e:	681a      	ldr	r2, [r3, #0]
10003e90:	23c0      	movs	r3, #192	; 0xc0
10003e92:	05db      	lsls	r3, r3, #23
10003e94:	1c10      	adds	r0, r2, #0
10003e96:	1c19      	adds	r1, r3, #0
10003e98:	f7ff fea2 	bl	10003be0 <XMC_USIC_CH_RXFIFO_EnableEvent>
10003e9c:	e007      	b.n	10003eae <UART_StartReceiveIRQ+0xa6>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel,
10003e9e:	68fb      	ldr	r3, [r7, #12]
10003ea0:	681a      	ldr	r2, [r3, #0]
10003ea2:	23c0      	movs	r3, #192	; 0xc0
10003ea4:	021b      	lsls	r3, r3, #8
10003ea6:	1c10      	adds	r0, r2, #0
10003ea8:	1c19      	adds	r1, r3, #0
10003eaa:	f7ff fe05 	bl	10003ab8 <XMC_USIC_CH_EnableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
        }
        ret_stat = UART_STATUS_SUCCESS;
10003eae:	2317      	movs	r3, #23
10003eb0:	18fb      	adds	r3, r7, r3
10003eb2:	2200      	movs	r2, #0
10003eb4:	701a      	strb	r2, [r3, #0]
10003eb6:	e003      	b.n	10003ec0 <UART_StartReceiveIRQ+0xb8>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003eb8:	2317      	movs	r3, #23
10003eba:	18fb      	adds	r3, r7, r3
10003ebc:	2203      	movs	r2, #3
10003ebe:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003ec0:	2317      	movs	r3, #23
10003ec2:	18fb      	adds	r3, r7, r3
10003ec4:	781b      	ldrb	r3, [r3, #0]
}
10003ec6:	1c18      	adds	r0, r3, #0
10003ec8:	46bd      	mov	sp, r7
10003eca:	b006      	add	sp, #24
10003ecc:	bd80      	pop	{r7, pc}
10003ece:	46c0      	nop			; (mov r8, r8)

10003ed0 <UART_lTransmitHandler>:
 *  * param[in]  handle UART APP handle pointer of type UART_t*
 *
 *  * return void
 */
void UART_lTransmitHandler(const UART_t * const handle)
{
10003ed0:	b580      	push	{r7, lr}
10003ed2:	b084      	sub	sp, #16
10003ed4:	af00      	add	r7, sp, #0
10003ed6:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003ed8:	687b      	ldr	r3, [r7, #4]
10003eda:	689b      	ldr	r3, [r3, #8]
10003edc:	60fb      	str	r3, [r7, #12]

  if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003ede:	68fb      	ldr	r3, [r7, #12]
10003ee0:	68da      	ldr	r2, [r3, #12]
10003ee2:	68fb      	ldr	r3, [r7, #12]
10003ee4:	689b      	ldr	r3, [r3, #8]
10003ee6:	429a      	cmp	r2, r3
10003ee8:	d241      	bcs.n	10003f6e <UART_lTransmitHandler+0x9e>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003eea:	687b      	ldr	r3, [r7, #4]
10003eec:	685b      	ldr	r3, [r3, #4]
10003eee:	222b      	movs	r2, #43	; 0x2b
10003ef0:	5c9b      	ldrb	r3, [r3, r2]
10003ef2:	2b00      	cmp	r3, #0
10003ef4:	d028      	beq.n	10003f48 <UART_lTransmitHandler+0x78>
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003ef6:	e01a      	b.n	10003f2e <UART_lTransmitHandler+0x5e>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003ef8:	68fb      	ldr	r3, [r7, #12]
10003efa:	68da      	ldr	r2, [r3, #12]
10003efc:	68fb      	ldr	r3, [r7, #12]
10003efe:	689b      	ldr	r3, [r3, #8]
10003f00:	429a      	cmp	r2, r3
10003f02:	d212      	bcs.n	10003f2a <UART_lTransmitHandler+0x5a>
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003f04:	687b      	ldr	r3, [r7, #4]
10003f06:	6819      	ldr	r1, [r3, #0]
10003f08:	68fb      	ldr	r3, [r7, #12]
10003f0a:	681a      	ldr	r2, [r3, #0]
10003f0c:	68fb      	ldr	r3, [r7, #12]
10003f0e:	68db      	ldr	r3, [r3, #12]
10003f10:	18d3      	adds	r3, r2, r3
10003f12:	781b      	ldrb	r3, [r3, #0]
10003f14:	b29b      	uxth	r3, r3
10003f16:	1c08      	adds	r0, r1, #0
10003f18:	1c19      	adds	r1, r3, #0
10003f1a:	f7ff f89f 	bl	1000305c <XMC_UART_CH_Transmit>
          (ptr_runtime->tx_data_index)++;
10003f1e:	68fb      	ldr	r3, [r7, #12]
10003f20:	68db      	ldr	r3, [r3, #12]
10003f22:	1c5a      	adds	r2, r3, #1
10003f24:	68fb      	ldr	r3, [r7, #12]
10003f26:	60da      	str	r2, [r3, #12]
10003f28:	e001      	b.n	10003f2e <UART_lTransmitHandler+0x5e>
        }
        else
        {
          break;
10003f2a:	46c0      	nop			; (mov r8, r8)
10003f2c:	e055      	b.n	10003fda <UART_lTransmitHandler+0x10a>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003f2e:	687b      	ldr	r3, [r7, #4]
10003f30:	681b      	ldr	r3, [r3, #0]
10003f32:	1c18      	adds	r0, r3, #0
10003f34:	f7ff fe30 	bl	10003b98 <XMC_USIC_CH_TXFIFO_IsFull>
10003f38:	1c03      	adds	r3, r0, #0
10003f3a:	1c1a      	adds	r2, r3, #0
10003f3c:	2301      	movs	r3, #1
10003f3e:	4053      	eors	r3, r2
10003f40:	b2db      	uxtb	r3, r3
10003f42:	2b00      	cmp	r3, #0
10003f44:	d1d8      	bne.n	10003ef8 <UART_lTransmitHandler+0x28>
10003f46:	e048      	b.n	10003fda <UART_lTransmitHandler+0x10a>
      }
    }
    else
    {
      /*When Transmit FIFO is disabled*/
      XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003f48:	687b      	ldr	r3, [r7, #4]
10003f4a:	6819      	ldr	r1, [r3, #0]
10003f4c:	68fb      	ldr	r3, [r7, #12]
10003f4e:	681a      	ldr	r2, [r3, #0]
10003f50:	68fb      	ldr	r3, [r7, #12]
10003f52:	68db      	ldr	r3, [r3, #12]
10003f54:	18d3      	adds	r3, r2, r3
10003f56:	781b      	ldrb	r3, [r3, #0]
10003f58:	b29b      	uxth	r3, r3
10003f5a:	1c08      	adds	r0, r1, #0
10003f5c:	1c19      	adds	r1, r3, #0
10003f5e:	f7ff f87d 	bl	1000305c <XMC_UART_CH_Transmit>
      (ptr_runtime->tx_data_index)++;
10003f62:	68fb      	ldr	r3, [r7, #12]
10003f64:	68db      	ldr	r3, [r3, #12]
10003f66:	1c5a      	adds	r2, r3, #1
10003f68:	68fb      	ldr	r3, [r7, #12]
10003f6a:	60da      	str	r2, [r3, #12]
10003f6c:	e035      	b.n	10003fda <UART_lTransmitHandler+0x10a>
    }
  }
  else
  {
    if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
10003f6e:	687b      	ldr	r3, [r7, #4]
10003f70:	681b      	ldr	r3, [r3, #0]
10003f72:	1c18      	adds	r0, r3, #0
10003f74:	f7ff fe22 	bl	10003bbc <XMC_USIC_CH_TXFIFO_IsEmpty>
10003f78:	1e03      	subs	r3, r0, #0
10003f7a:	d02e      	beq.n	10003fda <UART_lTransmitHandler+0x10a>
    {
      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003f7c:	687b      	ldr	r3, [r7, #4]
10003f7e:	685b      	ldr	r3, [r3, #4]
10003f80:	222b      	movs	r2, #43	; 0x2b
10003f82:	5c9b      	ldrb	r3, [r3, r2]
10003f84:	2b00      	cmp	r3, #0
10003f86:	d008      	beq.n	10003f9a <UART_lTransmitHandler+0xca>
      {
        /*Disable the transmit FIFO event*/
        XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003f88:	687b      	ldr	r3, [r7, #4]
10003f8a:	681a      	ldr	r2, [r3, #0]
10003f8c:	2380      	movs	r3, #128	; 0x80
10003f8e:	05db      	lsls	r3, r3, #23
10003f90:	1c10      	adds	r0, r2, #0
10003f92:	1c19      	adds	r1, r3, #0
10003f94:	f7ff fdde 	bl	10003b54 <XMC_USIC_CH_TXFIFO_DisableEvent>
10003f98:	e007      	b.n	10003faa <UART_lTransmitHandler+0xda>
      }
      else
      {
        /*Disable the standard transmit event*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003f9a:	687b      	ldr	r3, [r7, #4]
10003f9c:	681a      	ldr	r2, [r3, #0]
10003f9e:	2380      	movs	r3, #128	; 0x80
10003fa0:	019b      	lsls	r3, r3, #6
10003fa2:	1c10      	adds	r0, r2, #0
10003fa4:	1c19      	adds	r1, r3, #0
10003fa6:	f7ff fd95 	bl	10003ad4 <XMC_USIC_CH_DisableEvent>
      }

      /*Wait for the transmit buffer to be free to ensure that all data is transmitted*/
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
10003faa:	46c0      	nop			; (mov r8, r8)
10003fac:	687b      	ldr	r3, [r7, #4]
10003fae:	681b      	ldr	r3, [r3, #0]
10003fb0:	1c18      	adds	r0, r3, #0
10003fb2:	f7ff fd9f 	bl	10003af4 <XMC_USIC_CH_GetTransmitBufferStatus>
10003fb6:	1e03      	subs	r3, r0, #0
10003fb8:	2b80      	cmp	r3, #128	; 0x80
10003fba:	d0f7      	beq.n	10003fac <UART_lTransmitHandler+0xdc>
      {

      }
      /*All data is transmitted*/
      ptr_runtime->tx_busy = false;
10003fbc:	68fb      	ldr	r3, [r7, #12]
10003fbe:	2200      	movs	r2, #0
10003fc0:	761a      	strb	r2, [r3, #24]
      ptr_runtime->tx_data = NULL;
10003fc2:	68fb      	ldr	r3, [r7, #12]
10003fc4:	2200      	movs	r2, #0
10003fc6:	601a      	str	r2, [r3, #0]

      if (handle->config->tx_cbhandler != NULL)
10003fc8:	687b      	ldr	r3, [r7, #4]
10003fca:	685b      	ldr	r3, [r3, #4]
10003fcc:	689b      	ldr	r3, [r3, #8]
10003fce:	2b00      	cmp	r3, #0
10003fd0:	d003      	beq.n	10003fda <UART_lTransmitHandler+0x10a>
      {
        /*Execute the callback function provided in the UART APP UI*/
        handle->config->tx_cbhandler();
10003fd2:	687b      	ldr	r3, [r7, #4]
10003fd4:	685b      	ldr	r3, [r3, #4]
10003fd6:	689b      	ldr	r3, [r3, #8]
10003fd8:	4798      	blx	r3
      }
    }
  }
}
10003fda:	46bd      	mov	sp, r7
10003fdc:	b004      	add	sp, #16
10003fde:	bd80      	pop	{r7, pc}

10003fe0 <UART_lReceiveHandler>:
 * param[in]  handle UART APP handle pointer of type UART_t*
 *
 * return void
 */
void UART_lReceiveHandler(const UART_t * const handle)
{
10003fe0:	b590      	push	{r4, r7, lr}
10003fe2:	b085      	sub	sp, #20
10003fe4:	af00      	add	r7, sp, #0
10003fe6:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003fe8:	687b      	ldr	r3, [r7, #4]
10003fea:	689b      	ldr	r3, [r3, #8]
10003fec:	60fb      	str	r3, [r7, #12]

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003fee:	687b      	ldr	r3, [r7, #4]
10003ff0:	685b      	ldr	r3, [r3, #4]
10003ff2:	222c      	movs	r2, #44	; 0x2c
10003ff4:	5c9b      	ldrb	r3, [r3, r2]
10003ff6:	2b00      	cmp	r3, #0
10003ff8:	d051      	beq.n	1000409e <UART_lReceiveHandler+0xbe>
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10003ffa:	e033      	b.n	10004064 <UART_lReceiveHandler+0x84>
    {
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10003ffc:	68fb      	ldr	r3, [r7, #12]
10003ffe:	695a      	ldr	r2, [r3, #20]
10004000:	68fb      	ldr	r3, [r7, #12]
10004002:	691b      	ldr	r3, [r3, #16]
10004004:	429a      	cmp	r2, r3
10004006:	d211      	bcs.n	1000402c <UART_lReceiveHandler+0x4c>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
10004008:	68fb      	ldr	r3, [r7, #12]
1000400a:	685a      	ldr	r2, [r3, #4]
1000400c:	68fb      	ldr	r3, [r7, #12]
1000400e:	695b      	ldr	r3, [r3, #20]
10004010:	18d4      	adds	r4, r2, r3
10004012:	687b      	ldr	r3, [r7, #4]
10004014:	681b      	ldr	r3, [r3, #0]
10004016:	1c18      	adds	r0, r3, #0
10004018:	f7ff f84e 	bl	100030b8 <XMC_UART_CH_GetReceivedData>
1000401c:	1c03      	adds	r3, r0, #0
1000401e:	b2db      	uxtb	r3, r3
10004020:	7023      	strb	r3, [r4, #0]
        (ptr_runtime->rx_data_index)++;
10004022:	68fb      	ldr	r3, [r7, #12]
10004024:	695b      	ldr	r3, [r3, #20]
10004026:	1c5a      	adds	r2, r3, #1
10004028:	68fb      	ldr	r3, [r7, #12]
1000402a:	615a      	str	r2, [r3, #20]
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
1000402c:	68fb      	ldr	r3, [r7, #12]
1000402e:	695a      	ldr	r2, [r3, #20]
10004030:	68fb      	ldr	r3, [r7, #12]
10004032:	691b      	ldr	r3, [r3, #16]
10004034:	429a      	cmp	r2, r3
10004036:	d115      	bne.n	10004064 <UART_lReceiveHandler+0x84>
      {
        /*Reception complete*/
        ptr_runtime->rx_busy = false;
10004038:	68fb      	ldr	r3, [r7, #12]
1000403a:	2200      	movs	r2, #0
1000403c:	765a      	strb	r2, [r3, #25]
        /*Disable both standard receive and alternative receive FIFO events*/
        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
1000403e:	687b      	ldr	r3, [r7, #4]
10004040:	681a      	ldr	r2, [r3, #0]
10004042:	23c0      	movs	r3, #192	; 0xc0
10004044:	05db      	lsls	r3, r3, #23
10004046:	1c10      	adds	r0, r2, #0
10004048:	1c19      	adds	r1, r3, #0
1000404a:	f7ff fddd 	bl	10003c08 <XMC_USIC_CH_RXFIFO_DisableEvent>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        if (handle->config->rx_cbhandler != NULL)
1000404e:	687b      	ldr	r3, [r7, #4]
10004050:	685b      	ldr	r3, [r3, #4]
10004052:	68db      	ldr	r3, [r3, #12]
10004054:	2b00      	cmp	r3, #0
10004056:	d004      	beq.n	10004062 <UART_lReceiveHandler+0x82>
        {
          /*Execute the 'End of reception' callback function*/
          handle->config->rx_cbhandler();
10004058:	687b      	ldr	r3, [r7, #4]
1000405a:	685b      	ldr	r3, [r3, #4]
1000405c:	68db      	ldr	r3, [r3, #12]
1000405e:	4798      	blx	r3
        }
        break;
10004060:	e00c      	b.n	1000407c <UART_lReceiveHandler+0x9c>
10004062:	e00b      	b.n	1000407c <UART_lReceiveHandler+0x9c>
  UART_RUNTIME_t * ptr_runtime = handle->runtime;

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10004064:	687b      	ldr	r3, [r7, #4]
10004066:	681b      	ldr	r3, [r3, #0]
10004068:	1c18      	adds	r0, r3, #0
1000406a:	f7ff fdef 	bl	10003c4c <XMC_USIC_CH_RXFIFO_IsEmpty>
1000406e:	1c03      	adds	r3, r0, #0
10004070:	1c1a      	adds	r2, r3, #0
10004072:	2301      	movs	r3, #1
10004074:	4053      	eors	r3, r2
10004076:	b2db      	uxtb	r3, r3
10004078:	2b00      	cmp	r3, #0
1000407a:	d1bf      	bne.n	10003ffc <UART_lReceiveHandler+0x1c>
        }
        break;
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
1000407c:	68fb      	ldr	r3, [r7, #12]
1000407e:	695a      	ldr	r2, [r3, #20]
10004080:	68fb      	ldr	r3, [r7, #12]
10004082:	691b      	ldr	r3, [r3, #16]
10004084:	429a      	cmp	r2, r3
10004086:	d23c      	bcs.n	10004102 <UART_lReceiveHandler+0x122>
    {
      UART_lReconfigureRxFIFO(handle,
          (uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
10004088:	68fb      	ldr	r3, [r7, #12]
1000408a:	691a      	ldr	r2, [r3, #16]
1000408c:	68fb      	ldr	r3, [r7, #12]
1000408e:	695b      	ldr	r3, [r3, #20]
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      UART_lReconfigureRxFIFO(handle,
10004090:	1ad3      	subs	r3, r2, r3
10004092:	687a      	ldr	r2, [r7, #4]
10004094:	1c10      	adds	r0, r2, #0
10004096:	1c19      	adds	r1, r3, #0
10004098:	f000 f836 	bl	10004108 <UART_lReconfigureRxFIFO>
1000409c:	e031      	b.n	10004102 <UART_lReceiveHandler+0x122>
    }
  }
  else
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
1000409e:	68fb      	ldr	r3, [r7, #12]
100040a0:	695a      	ldr	r2, [r3, #20]
100040a2:	68fb      	ldr	r3, [r7, #12]
100040a4:	691b      	ldr	r3, [r3, #16]
100040a6:	429a      	cmp	r2, r3
100040a8:	d211      	bcs.n	100040ce <UART_lReceiveHandler+0xee>
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
100040aa:	68fb      	ldr	r3, [r7, #12]
100040ac:	685a      	ldr	r2, [r3, #4]
100040ae:	68fb      	ldr	r3, [r7, #12]
100040b0:	695b      	ldr	r3, [r3, #20]
100040b2:	18d4      	adds	r4, r2, r3
100040b4:	687b      	ldr	r3, [r7, #4]
100040b6:	681b      	ldr	r3, [r3, #0]
100040b8:	1c18      	adds	r0, r3, #0
100040ba:	f7fe fffd 	bl	100030b8 <XMC_UART_CH_GetReceivedData>
100040be:	1c03      	adds	r3, r0, #0
100040c0:	b2db      	uxtb	r3, r3
100040c2:	7023      	strb	r3, [r4, #0]
      (ptr_runtime->rx_data_index)++;
100040c4:	68fb      	ldr	r3, [r7, #12]
100040c6:	695b      	ldr	r3, [r3, #20]
100040c8:	1c5a      	adds	r2, r3, #1
100040ca:	68fb      	ldr	r3, [r7, #12]
100040cc:	615a      	str	r2, [r3, #20]
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
100040ce:	68fb      	ldr	r3, [r7, #12]
100040d0:	695a      	ldr	r2, [r3, #20]
100040d2:	68fb      	ldr	r3, [r7, #12]
100040d4:	691b      	ldr	r3, [r3, #16]
100040d6:	429a      	cmp	r2, r3
100040d8:	d113      	bne.n	10004102 <UART_lReceiveHandler+0x122>
    {
      /*Reception complete*/
      ptr_runtime->rx_busy = false;
100040da:	68fb      	ldr	r3, [r7, #12]
100040dc:	2200      	movs	r2, #0
100040de:	765a      	strb	r2, [r3, #25]
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_DisableEvent(handle->channel,
100040e0:	687b      	ldr	r3, [r7, #4]
100040e2:	681a      	ldr	r2, [r3, #0]
100040e4:	23c0      	movs	r3, #192	; 0xc0
100040e6:	021b      	lsls	r3, r3, #8
100040e8:	1c10      	adds	r0, r2, #0
100040ea:	1c19      	adds	r1, r3, #0
100040ec:	f7ff fcf2 	bl	10003ad4 <XMC_USIC_CH_DisableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
100040f0:	687b      	ldr	r3, [r7, #4]
100040f2:	685b      	ldr	r3, [r3, #4]
100040f4:	68db      	ldr	r3, [r3, #12]
100040f6:	2b00      	cmp	r3, #0
100040f8:	d003      	beq.n	10004102 <UART_lReceiveHandler+0x122>
      {
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
100040fa:	687b      	ldr	r3, [r7, #4]
100040fc:	685b      	ldr	r3, [r3, #4]
100040fe:	68db      	ldr	r3, [r3, #12]
10004100:	4798      	blx	r3
      }
    }
  }
}
10004102:	46bd      	mov	sp, r7
10004104:	b005      	add	sp, #20
10004106:	bd90      	pop	{r4, r7, pc}

10004108 <UART_lReconfigureRxFIFO>:
 * param[in] uint8_t  number of bytes to be received.
 *
 * return void.
 */
static void UART_lReconfigureRxFIFO(const UART_t * const handle, uint32_t data_size)
{
10004108:	b580      	push	{r7, lr}
1000410a:	b084      	sub	sp, #16
1000410c:	af00      	add	r7, sp, #0
1000410e:	6078      	str	r0, [r7, #4]
10004110:	6039      	str	r1, [r7, #0]
  uint32_t fifo_size;
  uint32_t ret_limit_val = 0U;
10004112:	2300      	movs	r3, #0
10004114:	60fb      	str	r3, [r7, #12]

  /*Get FIFO size in bytes*/
  fifo_size = (uint32_t)(0x01UL << (uint8_t)(handle->config->rx_fifo_size));
10004116:	687b      	ldr	r3, [r7, #4]
10004118:	685b      	ldr	r3, [r3, #4]
1000411a:	222c      	movs	r2, #44	; 0x2c
1000411c:	5c9b      	ldrb	r3, [r3, r2]
1000411e:	1c1a      	adds	r2, r3, #0
10004120:	2301      	movs	r3, #1
10004122:	4093      	lsls	r3, r2
10004124:	60bb      	str	r3, [r7, #8]
  /*If data size is more than FIFO size, configure the limit to the FIFO size*/
  if (data_size < fifo_size)
10004126:	683a      	ldr	r2, [r7, #0]
10004128:	68bb      	ldr	r3, [r7, #8]
1000412a:	429a      	cmp	r2, r3
1000412c:	d203      	bcs.n	10004136 <UART_lReconfigureRxFIFO+0x2e>
  {
    ret_limit_val = (uint32_t)(data_size - 1U);
1000412e:	683b      	ldr	r3, [r7, #0]
10004130:	3b01      	subs	r3, #1
10004132:	60fb      	str	r3, [r7, #12]
10004134:	e002      	b.n	1000413c <UART_lReconfigureRxFIFO+0x34>
  }
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
10004136:	68bb      	ldr	r3, [r7, #8]
10004138:	3b01      	subs	r3, #1
1000413a:	60fb      	str	r3, [r7, #12]
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
1000413c:	687b      	ldr	r3, [r7, #4]
1000413e:	6819      	ldr	r1, [r3, #0]
        handle->config->rx_fifo_size, ret_limit_val);
10004140:	687b      	ldr	r3, [r7, #4]
10004142:	685b      	ldr	r3, [r3, #4]
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
10004144:	222c      	movs	r2, #44	; 0x2c
10004146:	5c9a      	ldrb	r2, [r3, r2]
10004148:	68fb      	ldr	r3, [r7, #12]
1000414a:	1c08      	adds	r0, r1, #0
1000414c:	1c11      	adds	r1, r2, #0
1000414e:	1c1a      	adds	r2, r3, #0
10004150:	f7ff f8d0 	bl	100032f4 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
        handle->config->rx_fifo_size, ret_limit_val);
}
10004154:	46bd      	mov	sp, r7
10004156:	b004      	add	sp, #16
10004158:	bd80      	pop	{r7, pc}
1000415a:	46c0      	nop			; (mov r8, r8)

1000415c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
1000415c:	b580      	push	{r7, lr}
1000415e:	b082      	sub	sp, #8
10004160:	af00      	add	r7, sp, #0
10004162:	1c02      	adds	r2, r0, #0
10004164:	1dfb      	adds	r3, r7, #7
10004166:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10004168:	4b06      	ldr	r3, [pc, #24]	; (10004184 <NVIC_EnableIRQ+0x28>)
1000416a:	1dfa      	adds	r2, r7, #7
1000416c:	7812      	ldrb	r2, [r2, #0]
1000416e:	1c11      	adds	r1, r2, #0
10004170:	221f      	movs	r2, #31
10004172:	400a      	ands	r2, r1
10004174:	2101      	movs	r1, #1
10004176:	4091      	lsls	r1, r2
10004178:	1c0a      	adds	r2, r1, #0
1000417a:	601a      	str	r2, [r3, #0]
}
1000417c:	46bd      	mov	sp, r7
1000417e:	b002      	add	sp, #8
10004180:	bd80      	pop	{r7, pc}
10004182:	46c0      	nop			; (mov r8, r8)
10004184:	e000e100 	.word	0xe000e100

10004188 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10004188:	b5b0      	push	{r4, r5, r7, lr}
1000418a:	b082      	sub	sp, #8
1000418c:	af00      	add	r7, sp, #0
1000418e:	1c02      	adds	r2, r0, #0
10004190:	6039      	str	r1, [r7, #0]
10004192:	1dfb      	adds	r3, r7, #7
10004194:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10004196:	1dfb      	adds	r3, r7, #7
10004198:	781b      	ldrb	r3, [r3, #0]
1000419a:	2b7f      	cmp	r3, #127	; 0x7f
1000419c:	d92f      	bls.n	100041fe <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000419e:	4c2d      	ldr	r4, [pc, #180]	; (10004254 <NVIC_SetPriority+0xcc>)
100041a0:	1dfb      	adds	r3, r7, #7
100041a2:	781b      	ldrb	r3, [r3, #0]
100041a4:	1c1a      	adds	r2, r3, #0
100041a6:	230f      	movs	r3, #15
100041a8:	4013      	ands	r3, r2
100041aa:	3b08      	subs	r3, #8
100041ac:	0899      	lsrs	r1, r3, #2
100041ae:	4a29      	ldr	r2, [pc, #164]	; (10004254 <NVIC_SetPriority+0xcc>)
100041b0:	1dfb      	adds	r3, r7, #7
100041b2:	781b      	ldrb	r3, [r3, #0]
100041b4:	1c18      	adds	r0, r3, #0
100041b6:	230f      	movs	r3, #15
100041b8:	4003      	ands	r3, r0
100041ba:	3b08      	subs	r3, #8
100041bc:	089b      	lsrs	r3, r3, #2
100041be:	3306      	adds	r3, #6
100041c0:	009b      	lsls	r3, r3, #2
100041c2:	18d3      	adds	r3, r2, r3
100041c4:	685b      	ldr	r3, [r3, #4]
100041c6:	1dfa      	adds	r2, r7, #7
100041c8:	7812      	ldrb	r2, [r2, #0]
100041ca:	1c10      	adds	r0, r2, #0
100041cc:	2203      	movs	r2, #3
100041ce:	4002      	ands	r2, r0
100041d0:	00d2      	lsls	r2, r2, #3
100041d2:	1c10      	adds	r0, r2, #0
100041d4:	22ff      	movs	r2, #255	; 0xff
100041d6:	4082      	lsls	r2, r0
100041d8:	43d2      	mvns	r2, r2
100041da:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100041dc:	683b      	ldr	r3, [r7, #0]
100041de:	019b      	lsls	r3, r3, #6
100041e0:	20ff      	movs	r0, #255	; 0xff
100041e2:	4003      	ands	r3, r0
100041e4:	1df8      	adds	r0, r7, #7
100041e6:	7800      	ldrb	r0, [r0, #0]
100041e8:	1c05      	adds	r5, r0, #0
100041ea:	2003      	movs	r0, #3
100041ec:	4028      	ands	r0, r5
100041ee:	00c0      	lsls	r0, r0, #3
100041f0:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100041f2:	431a      	orrs	r2, r3
100041f4:	1d8b      	adds	r3, r1, #6
100041f6:	009b      	lsls	r3, r3, #2
100041f8:	18e3      	adds	r3, r4, r3
100041fa:	605a      	str	r2, [r3, #4]
100041fc:	e026      	b.n	1000424c <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100041fe:	4c16      	ldr	r4, [pc, #88]	; (10004258 <NVIC_SetPriority+0xd0>)
10004200:	1dfb      	adds	r3, r7, #7
10004202:	781b      	ldrb	r3, [r3, #0]
10004204:	b25b      	sxtb	r3, r3
10004206:	089b      	lsrs	r3, r3, #2
10004208:	4913      	ldr	r1, [pc, #76]	; (10004258 <NVIC_SetPriority+0xd0>)
1000420a:	1dfa      	adds	r2, r7, #7
1000420c:	7812      	ldrb	r2, [r2, #0]
1000420e:	b252      	sxtb	r2, r2
10004210:	0892      	lsrs	r2, r2, #2
10004212:	32c0      	adds	r2, #192	; 0xc0
10004214:	0092      	lsls	r2, r2, #2
10004216:	5852      	ldr	r2, [r2, r1]
10004218:	1df9      	adds	r1, r7, #7
1000421a:	7809      	ldrb	r1, [r1, #0]
1000421c:	1c08      	adds	r0, r1, #0
1000421e:	2103      	movs	r1, #3
10004220:	4001      	ands	r1, r0
10004222:	00c9      	lsls	r1, r1, #3
10004224:	1c08      	adds	r0, r1, #0
10004226:	21ff      	movs	r1, #255	; 0xff
10004228:	4081      	lsls	r1, r0
1000422a:	43c9      	mvns	r1, r1
1000422c:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000422e:	683a      	ldr	r2, [r7, #0]
10004230:	0192      	lsls	r2, r2, #6
10004232:	20ff      	movs	r0, #255	; 0xff
10004234:	4002      	ands	r2, r0
10004236:	1df8      	adds	r0, r7, #7
10004238:	7800      	ldrb	r0, [r0, #0]
1000423a:	1c05      	adds	r5, r0, #0
1000423c:	2003      	movs	r0, #3
1000423e:	4028      	ands	r0, r5
10004240:	00c0      	lsls	r0, r0, #3
10004242:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004244:	430a      	orrs	r2, r1
10004246:	33c0      	adds	r3, #192	; 0xc0
10004248:	009b      	lsls	r3, r3, #2
1000424a:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
1000424c:	46bd      	mov	sp, r7
1000424e:	b002      	add	sp, #8
10004250:	bdb0      	pop	{r4, r5, r7, pc}
10004252:	46c0      	nop			; (mov r8, r8)
10004254:	e000ed00 	.word	0xe000ed00
10004258:	e000e100 	.word	0xe000e100

1000425c <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
1000425c:	b580      	push	{r7, lr}
1000425e:	b082      	sub	sp, #8
10004260:	af00      	add	r7, sp, #0
10004262:	6078      	str	r0, [r7, #4]
10004264:	1c08      	adds	r0, r1, #0
10004266:	1c11      	adds	r1, r2, #0
10004268:	1cfb      	adds	r3, r7, #3
1000426a:	1c02      	adds	r2, r0, #0
1000426c:	701a      	strb	r2, [r3, #0]
1000426e:	1cbb      	adds	r3, r7, #2
10004270:	1c0a      	adds	r2, r1, #0
10004272:	701a      	strb	r2, [r3, #0]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
10004274:	1cfb      	adds	r3, r7, #3
10004276:	7818      	ldrb	r0, [r3, #0]
10004278:	1cfb      	adds	r3, r7, #3
1000427a:	781b      	ldrb	r3, [r3, #0]
1000427c:	687a      	ldr	r2, [r7, #4]
1000427e:	3306      	adds	r3, #6
10004280:	009b      	lsls	r3, r3, #2
10004282:	18d3      	adds	r3, r2, r3
10004284:	685b      	ldr	r3, [r3, #4]
10004286:	2207      	movs	r2, #7
10004288:	4393      	bics	r3, r2
1000428a:	1c1a      	adds	r2, r3, #0
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
1000428c:	1cbb      	adds	r3, r7, #2
1000428e:	781b      	ldrb	r3, [r3, #0]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
10004290:	431a      	orrs	r2, r3
10004292:	6879      	ldr	r1, [r7, #4]
10004294:	1d83      	adds	r3, r0, #6
10004296:	009b      	lsls	r3, r3, #2
10004298:	18cb      	adds	r3, r1, r3
1000429a:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
1000429c:	46bd      	mov	sp, r7
1000429e:	b002      	add	sp, #8
100042a0:	bd80      	pop	{r7, pc}
100042a2:	46c0      	nop			; (mov r8, r8)

100042a4 <XMC_UART_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
100042a4:	b580      	push	{r7, lr}
100042a6:	b082      	sub	sp, #8
100042a8:	af00      	add	r7, sp, #0
100042aa:	6078      	str	r0, [r7, #4]
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
100042ac:	687b      	ldr	r3, [r7, #4]
100042ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100042b0:	220f      	movs	r2, #15
100042b2:	4393      	bics	r3, r2
100042b4:	2202      	movs	r2, #2
100042b6:	431a      	orrs	r2, r3
100042b8:	687b      	ldr	r3, [r7, #4]
100042ba:	641a      	str	r2, [r3, #64]	; 0x40
}
100042bc:	46bd      	mov	sp, r7
100042be:	b002      	add	sp, #8
100042c0:	bd80      	pop	{r7, pc}
100042c2:	46c0      	nop			; (mov r8, r8)

100042c4 <UART_0_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_0_init()
{
100042c4:	b580      	push	{r7, lr}
100042c6:	b082      	sub	sp, #8
100042c8:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
100042ca:	1dfb      	adds	r3, r7, #7
100042cc:	2200      	movs	r2, #0
100042ce:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 1U, &UART_0_rx_pin_config);
100042d0:	4a37      	ldr	r2, [pc, #220]	; (100043b0 <UART_0_init+0xec>)
100042d2:	4b38      	ldr	r3, [pc, #224]	; (100043b4 <UART_0_init+0xf0>)
100042d4:	1c10      	adds	r0, r2, #0
100042d6:	2101      	movs	r1, #1
100042d8:	1c1a      	adds	r2, r3, #0
100042da:	f7fe fadb 	bl	10002894 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH0, &UART_0_channel_config);
100042de:	2390      	movs	r3, #144	; 0x90
100042e0:	05da      	lsls	r2, r3, #23
100042e2:	4b35      	ldr	r3, [pc, #212]	; (100043b8 <UART_0_init+0xf4>)
100042e4:	1c10      	adds	r0, r2, #0
100042e6:	1c19      	adds	r1, r3, #0
100042e8:	f7fe fe60 	bl	10002fac <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX0, 5U);
100042ec:	2390      	movs	r3, #144	; 0x90
100042ee:	05db      	lsls	r3, r3, #23
100042f0:	1c18      	adds	r0, r3, #0
100042f2:	2100      	movs	r1, #0
100042f4:	2205      	movs	r2, #5
100042f6:	f7ff ffb1 	bl	1000425c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX3, 0U);
100042fa:	2390      	movs	r3, #144	; 0x90
100042fc:	05db      	lsls	r3, r3, #23
100042fe:	1c18      	adds	r0, r3, #0
10004300:	2103      	movs	r1, #3
10004302:	2200      	movs	r2, #0
10004304:	f7ff ffaa 	bl	1000425c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX5, 0U);
10004308:	2390      	movs	r3, #144	; 0x90
1000430a:	05db      	lsls	r3, r3, #23
1000430c:	1c18      	adds	r0, r3, #0
1000430e:	2105      	movs	r1, #5
10004310:	2200      	movs	r2, #0
10004312:	f7ff ffa3 	bl	1000425c <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH0,
10004316:	2390      	movs	r3, #144	; 0x90
10004318:	05db      	lsls	r3, r3, #23
1000431a:	1c18      	adds	r0, r3, #0
1000431c:	2130      	movs	r1, #48	; 0x30
1000431e:	2204      	movs	r2, #4
10004320:	2301      	movs	r3, #1
10004322:	f7fe ff87 	bl	10003234 <XMC_USIC_CH_TXFIFO_Configure>
        48U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH0,
10004326:	2390      	movs	r3, #144	; 0x90
10004328:	05db      	lsls	r3, r3, #23
1000432a:	1c18      	adds	r0, r3, #0
1000432c:	2120      	movs	r1, #32
1000432e:	2204      	movs	r2, #4
10004330:	2300      	movs	r3, #0
10004332:	f7fe ffad 	bl	10003290 <XMC_USIC_CH_RXFIFO_Configure>
        32U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH0);
10004336:	2390      	movs	r3, #144	; 0x90
10004338:	05db      	lsls	r3, r3, #23
1000433a:	1c18      	adds	r0, r3, #0
1000433c:	f7ff ffb2 	bl	100042a4 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, 1U, &UART_0_tx_pin_config);
10004340:	4a1e      	ldr	r2, [pc, #120]	; (100043bc <UART_0_init+0xf8>)
10004342:	4b1f      	ldr	r3, [pc, #124]	; (100043c0 <UART_0_init+0xfc>)
10004344:	1c10      	adds	r0, r2, #0
10004346:	2101      	movs	r1, #1
10004348:	1c1a      	adds	r2, r3, #0
1000434a:	f7fe faa3 	bl	10002894 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
1000434e:	2390      	movs	r3, #144	; 0x90
10004350:	05db      	lsls	r3, r3, #23
10004352:	1c18      	adds	r0, r3, #0
10004354:	2110      	movs	r1, #16
10004356:	2200      	movs	r2, #0
10004358:	f7fe fffa 	bl	10003350 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1000435c:	2390      	movs	r3, #144	; 0x90
1000435e:	05db      	lsls	r3, r3, #23
10004360:	1c18      	adds	r0, r3, #0
10004362:	2110      	movs	r1, #16
10004364:	2203      	movs	r2, #3
10004366:	f7ff f813 	bl	10003390 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      3U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1000436a:	2390      	movs	r3, #144	; 0x90
1000436c:	05db      	lsls	r3, r3, #23
1000436e:	1c18      	adds	r0, r3, #0
10004370:	2110      	movs	r1, #16
10004372:	2201      	movs	r2, #1
10004374:	f7ff f830 	bl	100033d8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
10004378:	2390      	movs	r3, #144	; 0x90
1000437a:	05db      	lsls	r3, r3, #23
1000437c:	1c18      	adds	r0, r3, #0
1000437e:	2113      	movs	r1, #19
10004380:	2201      	movs	r2, #1
10004382:	f7ff f829 	bl	100033d8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)12, 3U);
10004386:	200c      	movs	r0, #12
10004388:	2103      	movs	r1, #3
1000438a:	f7ff fefd 	bl	10004188 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)12);
1000438e:	200c      	movs	r0, #12
10004390:	f7ff fee4 	bl	1000415c <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)10, 3U);
10004394:	200a      	movs	r0, #10
10004396:	2103      	movs	r1, #3
10004398:	f7ff fef6 	bl	10004188 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)10);
1000439c:	200a      	movs	r0, #10
1000439e:	f7ff fedd 	bl	1000415c <NVIC_EnableIRQ>
  return status;
100043a2:	1dfb      	adds	r3, r7, #7
100043a4:	781b      	ldrb	r3, [r3, #0]
}
100043a6:	1c18      	adds	r0, r3, #0
100043a8:	46bd      	mov	sp, r7
100043aa:	b002      	add	sp, #8
100043ac:	bd80      	pop	{r7, pc}
100043ae:	46c0      	nop			; (mov r8, r8)
100043b0:	40040200 	.word	0x40040200
100043b4:	1000962c 	.word	0x1000962c
100043b8:	100095dc 	.word	0x100095dc
100043bc:	40040100 	.word	0x40040100
100043c0:	100095e8 	.word	0x100095e8

100043c4 <USIC0_3_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_0_TX_HANDLER()
{
100043c4:	b580      	push	{r7, lr}
100043c6:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_0);
100043c8:	4b02      	ldr	r3, [pc, #8]	; (100043d4 <USIC0_3_IRQHandler+0x10>)
100043ca:	1c18      	adds	r0, r3, #0
100043cc:	f7ff fd80 	bl	10003ed0 <UART_lTransmitHandler>
}
100043d0:	46bd      	mov	sp, r7
100043d2:	bd80      	pop	{r7, pc}
100043d4:	20000554 	.word	0x20000554

100043d8 <USIC0_1_IRQHandler>:

/*Receive ISR*/
void UART_0_RX_HANDLER()
{
100043d8:	b580      	push	{r7, lr}
100043da:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_0);
100043dc:	4b02      	ldr	r3, [pc, #8]	; (100043e8 <USIC0_1_IRQHandler+0x10>)
100043de:	1c18      	adds	r0, r3, #0
100043e0:	f7ff fdfe 	bl	10003fe0 <UART_lReceiveHandler>
}
100043e4:	46bd      	mov	sp, r7
100043e6:	bd80      	pop	{r7, pc}
100043e8:	20000554 	.word	0x20000554

100043ec <UART_1_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_1_init()
{
100043ec:	b580      	push	{r7, lr}
100043ee:	b082      	sub	sp, #8
100043f0:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
100043f2:	1dfb      	adds	r3, r7, #7
100043f4:	2200      	movs	r2, #0
100043f6:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 7U, &UART_1_rx_pin_config);
100043f8:	4a31      	ldr	r2, [pc, #196]	; (100044c0 <UART_1_init+0xd4>)
100043fa:	4b32      	ldr	r3, [pc, #200]	; (100044c4 <UART_1_init+0xd8>)
100043fc:	1c10      	adds	r0, r2, #0
100043fe:	2107      	movs	r1, #7
10004400:	1c1a      	adds	r2, r3, #0
10004402:	f7fe fa47 	bl	10002894 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH1, &UART_1_channel_config);
10004406:	4a30      	ldr	r2, [pc, #192]	; (100044c8 <UART_1_init+0xdc>)
10004408:	4b30      	ldr	r3, [pc, #192]	; (100044cc <UART_1_init+0xe0>)
1000440a:	1c10      	adds	r0, r2, #0
1000440c:	1c19      	adds	r1, r3, #0
1000440e:	f7fe fdcd 	bl	10002fac <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX0, 3U);
10004412:	4b2d      	ldr	r3, [pc, #180]	; (100044c8 <UART_1_init+0xdc>)
10004414:	1c18      	adds	r0, r3, #0
10004416:	2100      	movs	r1, #0
10004418:	2203      	movs	r2, #3
1000441a:	f7ff ff1f 	bl	1000425c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX3, 0U);
1000441e:	4b2a      	ldr	r3, [pc, #168]	; (100044c8 <UART_1_init+0xdc>)
10004420:	1c18      	adds	r0, r3, #0
10004422:	2103      	movs	r1, #3
10004424:	2200      	movs	r2, #0
10004426:	f7ff ff19 	bl	1000425c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX5, 0U);
1000442a:	4b27      	ldr	r3, [pc, #156]	; (100044c8 <UART_1_init+0xdc>)
1000442c:	1c18      	adds	r0, r3, #0
1000442e:	2105      	movs	r1, #5
10004430:	2200      	movs	r2, #0
10004432:	f7ff ff13 	bl	1000425c <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH1,
10004436:	4b24      	ldr	r3, [pc, #144]	; (100044c8 <UART_1_init+0xdc>)
10004438:	1c18      	adds	r0, r3, #0
1000443a:	2110      	movs	r1, #16
1000443c:	2204      	movs	r2, #4
1000443e:	2301      	movs	r3, #1
10004440:	f7fe fef8 	bl	10003234 <XMC_USIC_CH_TXFIFO_Configure>
        16U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH1,
10004444:	4b20      	ldr	r3, [pc, #128]	; (100044c8 <UART_1_init+0xdc>)
10004446:	1c18      	adds	r0, r3, #0
10004448:	2100      	movs	r1, #0
1000444a:	2204      	movs	r2, #4
1000444c:	2300      	movs	r3, #0
1000444e:	f7fe ff1f 	bl	10003290 <XMC_USIC_CH_RXFIFO_Configure>
        0U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH1);
10004452:	4b1d      	ldr	r3, [pc, #116]	; (100044c8 <UART_1_init+0xdc>)
10004454:	1c18      	adds	r0, r3, #0
10004456:	f7ff ff25 	bl	100042a4 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 6U, &UART_1_tx_pin_config);
1000445a:	4a19      	ldr	r2, [pc, #100]	; (100044c0 <UART_1_init+0xd4>)
1000445c:	4b1c      	ldr	r3, [pc, #112]	; (100044d0 <UART_1_init+0xe4>)
1000445e:	1c10      	adds	r0, r2, #0
10004460:	2106      	movs	r1, #6
10004462:	1c1a      	adds	r2, r3, #0
10004464:	f7fe fa16 	bl	10002894 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
10004468:	4b17      	ldr	r3, [pc, #92]	; (100044c8 <UART_1_init+0xdc>)
1000446a:	1c18      	adds	r0, r3, #0
1000446c:	2110      	movs	r1, #16
1000446e:	2200      	movs	r2, #0
10004470:	f7fe ff6e 	bl	10003350 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004474:	4b14      	ldr	r3, [pc, #80]	; (100044c8 <UART_1_init+0xdc>)
10004476:	1c18      	adds	r0, r3, #0
10004478:	2110      	movs	r1, #16
1000447a:	2204      	movs	r2, #4
1000447c:	f7fe ff88 	bl	10003390 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      4U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004480:	4b11      	ldr	r3, [pc, #68]	; (100044c8 <UART_1_init+0xdc>)
10004482:	1c18      	adds	r0, r3, #0
10004484:	2110      	movs	r1, #16
10004486:	2202      	movs	r2, #2
10004488:	f7fe ffa6 	bl	100033d8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
1000448c:	4b0e      	ldr	r3, [pc, #56]	; (100044c8 <UART_1_init+0xdc>)
1000448e:	1c18      	adds	r0, r3, #0
10004490:	2113      	movs	r1, #19
10004492:	2202      	movs	r2, #2
10004494:	f7fe ffa0 	bl	100033d8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)13, 3U);
10004498:	200d      	movs	r0, #13
1000449a:	2103      	movs	r1, #3
1000449c:	f7ff fe74 	bl	10004188 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)13);
100044a0:	200d      	movs	r0, #13
100044a2:	f7ff fe5b 	bl	1000415c <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)11, 3U);
100044a6:	200b      	movs	r0, #11
100044a8:	2103      	movs	r1, #3
100044aa:	f7ff fe6d 	bl	10004188 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)11);
100044ae:	200b      	movs	r0, #11
100044b0:	f7ff fe54 	bl	1000415c <NVIC_EnableIRQ>
  return status;
100044b4:	1dfb      	adds	r3, r7, #7
100044b6:	781b      	ldrb	r3, [r3, #0]
}
100044b8:	1c18      	adds	r0, r3, #0
100044ba:	46bd      	mov	sp, r7
100044bc:	b002      	add	sp, #8
100044be:	bd80      	pop	{r7, pc}
100044c0:	40040000 	.word	0x40040000
100044c4:	10009684 	.word	0x10009684
100044c8:	48000200 	.word	0x48000200
100044cc:	10009634 	.word	0x10009634
100044d0:	10009640 	.word	0x10009640

100044d4 <USIC0_4_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_1_TX_HANDLER()
{
100044d4:	b580      	push	{r7, lr}
100044d6:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_1);
100044d8:	4b02      	ldr	r3, [pc, #8]	; (100044e4 <USIC0_4_IRQHandler+0x10>)
100044da:	1c18      	adds	r0, r3, #0
100044dc:	f7ff fcf8 	bl	10003ed0 <UART_lTransmitHandler>
}
100044e0:	46bd      	mov	sp, r7
100044e2:	bd80      	pop	{r7, pc}
100044e4:	20000560 	.word	0x20000560

100044e8 <USIC0_2_IRQHandler>:

/*Receive ISR*/
void UART_1_RX_HANDLER()
{
100044e8:	b580      	push	{r7, lr}
100044ea:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_1);
100044ec:	4b02      	ldr	r3, [pc, #8]	; (100044f8 <USIC0_2_IRQHandler+0x10>)
100044ee:	1c18      	adds	r0, r3, #0
100044f0:	f7ff fd76 	bl	10003fe0 <UART_lReceiveHandler>
}
100044f4:	46bd      	mov	sp, r7
100044f6:	bd80      	pop	{r7, pc}
100044f8:	20000560 	.word	0x20000560

100044fc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100044fc:	b5b0      	push	{r4, r5, r7, lr}
100044fe:	b082      	sub	sp, #8
10004500:	af00      	add	r7, sp, #0
10004502:	1c02      	adds	r2, r0, #0
10004504:	6039      	str	r1, [r7, #0]
10004506:	1dfb      	adds	r3, r7, #7
10004508:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
1000450a:	1dfb      	adds	r3, r7, #7
1000450c:	781b      	ldrb	r3, [r3, #0]
1000450e:	2b7f      	cmp	r3, #127	; 0x7f
10004510:	d92f      	bls.n	10004572 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004512:	4c2d      	ldr	r4, [pc, #180]	; (100045c8 <NVIC_SetPriority+0xcc>)
10004514:	1dfb      	adds	r3, r7, #7
10004516:	781b      	ldrb	r3, [r3, #0]
10004518:	1c1a      	adds	r2, r3, #0
1000451a:	230f      	movs	r3, #15
1000451c:	4013      	ands	r3, r2
1000451e:	3b08      	subs	r3, #8
10004520:	0899      	lsrs	r1, r3, #2
10004522:	4a29      	ldr	r2, [pc, #164]	; (100045c8 <NVIC_SetPriority+0xcc>)
10004524:	1dfb      	adds	r3, r7, #7
10004526:	781b      	ldrb	r3, [r3, #0]
10004528:	1c18      	adds	r0, r3, #0
1000452a:	230f      	movs	r3, #15
1000452c:	4003      	ands	r3, r0
1000452e:	3b08      	subs	r3, #8
10004530:	089b      	lsrs	r3, r3, #2
10004532:	3306      	adds	r3, #6
10004534:	009b      	lsls	r3, r3, #2
10004536:	18d3      	adds	r3, r2, r3
10004538:	685b      	ldr	r3, [r3, #4]
1000453a:	1dfa      	adds	r2, r7, #7
1000453c:	7812      	ldrb	r2, [r2, #0]
1000453e:	1c10      	adds	r0, r2, #0
10004540:	2203      	movs	r2, #3
10004542:	4002      	ands	r2, r0
10004544:	00d2      	lsls	r2, r2, #3
10004546:	1c10      	adds	r0, r2, #0
10004548:	22ff      	movs	r2, #255	; 0xff
1000454a:	4082      	lsls	r2, r0
1000454c:	43d2      	mvns	r2, r2
1000454e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004550:	683b      	ldr	r3, [r7, #0]
10004552:	019b      	lsls	r3, r3, #6
10004554:	20ff      	movs	r0, #255	; 0xff
10004556:	4003      	ands	r3, r0
10004558:	1df8      	adds	r0, r7, #7
1000455a:	7800      	ldrb	r0, [r0, #0]
1000455c:	1c05      	adds	r5, r0, #0
1000455e:	2003      	movs	r0, #3
10004560:	4028      	ands	r0, r5
10004562:	00c0      	lsls	r0, r0, #3
10004564:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004566:	431a      	orrs	r2, r3
10004568:	1d8b      	adds	r3, r1, #6
1000456a:	009b      	lsls	r3, r3, #2
1000456c:	18e3      	adds	r3, r4, r3
1000456e:	605a      	str	r2, [r3, #4]
10004570:	e026      	b.n	100045c0 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004572:	4c16      	ldr	r4, [pc, #88]	; (100045cc <NVIC_SetPriority+0xd0>)
10004574:	1dfb      	adds	r3, r7, #7
10004576:	781b      	ldrb	r3, [r3, #0]
10004578:	b25b      	sxtb	r3, r3
1000457a:	089b      	lsrs	r3, r3, #2
1000457c:	4913      	ldr	r1, [pc, #76]	; (100045cc <NVIC_SetPriority+0xd0>)
1000457e:	1dfa      	adds	r2, r7, #7
10004580:	7812      	ldrb	r2, [r2, #0]
10004582:	b252      	sxtb	r2, r2
10004584:	0892      	lsrs	r2, r2, #2
10004586:	32c0      	adds	r2, #192	; 0xc0
10004588:	0092      	lsls	r2, r2, #2
1000458a:	5852      	ldr	r2, [r2, r1]
1000458c:	1df9      	adds	r1, r7, #7
1000458e:	7809      	ldrb	r1, [r1, #0]
10004590:	1c08      	adds	r0, r1, #0
10004592:	2103      	movs	r1, #3
10004594:	4001      	ands	r1, r0
10004596:	00c9      	lsls	r1, r1, #3
10004598:	1c08      	adds	r0, r1, #0
1000459a:	21ff      	movs	r1, #255	; 0xff
1000459c:	4081      	lsls	r1, r0
1000459e:	43c9      	mvns	r1, r1
100045a0:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100045a2:	683a      	ldr	r2, [r7, #0]
100045a4:	0192      	lsls	r2, r2, #6
100045a6:	20ff      	movs	r0, #255	; 0xff
100045a8:	4002      	ands	r2, r0
100045aa:	1df8      	adds	r0, r7, #7
100045ac:	7800      	ldrb	r0, [r0, #0]
100045ae:	1c05      	adds	r5, r0, #0
100045b0:	2003      	movs	r0, #3
100045b2:	4028      	ands	r0, r5
100045b4:	00c0      	lsls	r0, r0, #3
100045b6:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100045b8:	430a      	orrs	r2, r1
100045ba:	33c0      	adds	r3, #192	; 0xc0
100045bc:	009b      	lsls	r3, r3, #2
100045be:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
100045c0:	46bd      	mov	sp, r7
100045c2:	b002      	add	sp, #8
100045c4:	bdb0      	pop	{r4, r5, r7, pc}
100045c6:	46c0      	nop			; (mov r8, r8)
100045c8:	e000ed00 	.word	0xe000ed00
100045cc:	e000e100 	.word	0xe000e100

100045d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
100045d0:	b580      	push	{r7, lr}
100045d2:	b082      	sub	sp, #8
100045d4:	af00      	add	r7, sp, #0
100045d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
100045d8:	687b      	ldr	r3, [r7, #4]
100045da:	3b01      	subs	r3, #1
100045dc:	4a0c      	ldr	r2, [pc, #48]	; (10004610 <SysTick_Config+0x40>)
100045de:	4293      	cmp	r3, r2
100045e0:	d901      	bls.n	100045e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
100045e2:	2301      	movs	r3, #1
100045e4:	e010      	b.n	10004608 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
100045e6:	4b0b      	ldr	r3, [pc, #44]	; (10004614 <SysTick_Config+0x44>)
100045e8:	687a      	ldr	r2, [r7, #4]
100045ea:	3a01      	subs	r2, #1
100045ec:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
100045ee:	2301      	movs	r3, #1
100045f0:	425b      	negs	r3, r3
100045f2:	1c18      	adds	r0, r3, #0
100045f4:	2103      	movs	r1, #3
100045f6:	f7ff ff81 	bl	100044fc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
100045fa:	4b06      	ldr	r3, [pc, #24]	; (10004614 <SysTick_Config+0x44>)
100045fc:	2200      	movs	r2, #0
100045fe:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
10004600:	4b04      	ldr	r3, [pc, #16]	; (10004614 <SysTick_Config+0x44>)
10004602:	2207      	movs	r2, #7
10004604:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
10004606:	2300      	movs	r3, #0
}
10004608:	1c18      	adds	r0, r3, #0
1000460a:	46bd      	mov	sp, r7
1000460c:	b002      	add	sp, #8
1000460e:	bd80      	pop	{r7, pc}
10004610:	00ffffff 	.word	0x00ffffff
10004614:	e000e010 	.word	0xe000e010

10004618 <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
10004618:	b590      	push	{r4, r7, lr}
1000461a:	b087      	sub	sp, #28
1000461c:	af00      	add	r7, sp, #0
1000461e:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
10004620:	230f      	movs	r3, #15
10004622:	18fb      	adds	r3, r7, r3
10004624:	2200      	movs	r2, #0
10004626:	701a      	strb	r2, [r3, #0]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
10004628:	496b      	ldr	r1, [pc, #428]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000462a:	687a      	ldr	r2, [r7, #4]
1000462c:	1c13      	adds	r3, r2, #0
1000462e:	00db      	lsls	r3, r3, #3
10004630:	189b      	adds	r3, r3, r2
10004632:	009b      	lsls	r3, r3, #2
10004634:	18cb      	adds	r3, r1, r3
10004636:	3318      	adds	r3, #24
10004638:	681b      	ldr	r3, [r3, #0]
1000463a:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
1000463c:	4b67      	ldr	r3, [pc, #412]	; (100047dc <SYSTIMER_lInsertTimerList+0x1c4>)
1000463e:	681b      	ldr	r3, [r3, #0]
10004640:	2b00      	cmp	r3, #0
10004642:	d109      	bne.n	10004658 <SYSTIMER_lInsertTimerList+0x40>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
10004644:	687a      	ldr	r2, [r7, #4]
10004646:	1c13      	adds	r3, r2, #0
10004648:	00db      	lsls	r3, r3, #3
1000464a:	189b      	adds	r3, r3, r2
1000464c:	009b      	lsls	r3, r3, #2
1000464e:	4a62      	ldr	r2, [pc, #392]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004650:	189a      	adds	r2, r3, r2
10004652:	4b62      	ldr	r3, [pc, #392]	; (100047dc <SYSTIMER_lInsertTimerList+0x1c4>)
10004654:	601a      	str	r2, [r3, #0]
10004656:	e0bc      	b.n	100047d2 <SYSTIMER_lInsertTimerList+0x1ba>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
10004658:	4b60      	ldr	r3, [pc, #384]	; (100047dc <SYSTIMER_lInsertTimerList+0x1c4>)
1000465a:	681b      	ldr	r3, [r3, #0]
1000465c:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
1000465e:	68bb      	ldr	r3, [r7, #8]
10004660:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
10004662:	e0aa      	b.n	100047ba <SYSTIMER_lInsertTimerList+0x1a2>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
10004664:	697b      	ldr	r3, [r7, #20]
10004666:	699b      	ldr	r3, [r3, #24]
10004668:	1c1a      	adds	r2, r3, #0
1000466a:	693b      	ldr	r3, [r7, #16]
1000466c:	1a9b      	subs	r3, r3, r2
1000466e:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
10004670:	693b      	ldr	r3, [r7, #16]
10004672:	2b00      	cmp	r3, #0
10004674:	dc77      	bgt.n	10004766 <SYSTIMER_lInsertTimerList+0x14e>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
10004676:	697b      	ldr	r3, [r7, #20]
10004678:	685b      	ldr	r3, [r3, #4]
1000467a:	2b00      	cmp	r3, #0
1000467c:	d025      	beq.n	100046ca <SYSTIMER_lInsertTimerList+0xb2>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
1000467e:	697b      	ldr	r3, [r7, #20]
10004680:	685a      	ldr	r2, [r3, #4]
10004682:	6879      	ldr	r1, [r7, #4]
10004684:	1c0b      	adds	r3, r1, #0
10004686:	00db      	lsls	r3, r3, #3
10004688:	185b      	adds	r3, r3, r1
1000468a:	009b      	lsls	r3, r3, #2
1000468c:	4952      	ldr	r1, [pc, #328]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000468e:	185b      	adds	r3, r3, r1
10004690:	6013      	str	r3, [r2, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
10004692:	697b      	ldr	r3, [r7, #20]
10004694:	6859      	ldr	r1, [r3, #4]
10004696:	4850      	ldr	r0, [pc, #320]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004698:	687a      	ldr	r2, [r7, #4]
1000469a:	1c13      	adds	r3, r2, #0
1000469c:	00db      	lsls	r3, r3, #3
1000469e:	189b      	adds	r3, r3, r2
100046a0:	009b      	lsls	r3, r3, #2
100046a2:	18c3      	adds	r3, r0, r3
100046a4:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
100046a6:	494c      	ldr	r1, [pc, #304]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
100046a8:	687a      	ldr	r2, [r7, #4]
100046aa:	1c13      	adds	r3, r2, #0
100046ac:	00db      	lsls	r3, r3, #3
100046ae:	189b      	adds	r3, r3, r2
100046b0:	009b      	lsls	r3, r3, #2
100046b2:	697a      	ldr	r2, [r7, #20]
100046b4:	505a      	str	r2, [r3, r1]
          object_ptr->prev = &g_timer_tbl[tbl_index];
100046b6:	687a      	ldr	r2, [r7, #4]
100046b8:	1c13      	adds	r3, r2, #0
100046ba:	00db      	lsls	r3, r3, #3
100046bc:	189b      	adds	r3, r3, r2
100046be:	009b      	lsls	r3, r3, #2
100046c0:	4a45      	ldr	r2, [pc, #276]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
100046c2:	189a      	adds	r2, r3, r2
100046c4:	697b      	ldr	r3, [r7, #20]
100046c6:	605a      	str	r2, [r3, #4]
100046c8:	e01b      	b.n	10004702 <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
100046ca:	4b44      	ldr	r3, [pc, #272]	; (100047dc <SYSTIMER_lInsertTimerList+0x1c4>)
100046cc:	6818      	ldr	r0, [r3, #0]
100046ce:	4942      	ldr	r1, [pc, #264]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
100046d0:	687a      	ldr	r2, [r7, #4]
100046d2:	1c13      	adds	r3, r2, #0
100046d4:	00db      	lsls	r3, r3, #3
100046d6:	189b      	adds	r3, r3, r2
100046d8:	009b      	lsls	r3, r3, #2
100046da:	5058      	str	r0, [r3, r1]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
100046dc:	4b3f      	ldr	r3, [pc, #252]	; (100047dc <SYSTIMER_lInsertTimerList+0x1c4>)
100046de:	681a      	ldr	r2, [r3, #0]
100046e0:	6879      	ldr	r1, [r7, #4]
100046e2:	1c0b      	adds	r3, r1, #0
100046e4:	00db      	lsls	r3, r3, #3
100046e6:	185b      	adds	r3, r3, r1
100046e8:	009b      	lsls	r3, r3, #2
100046ea:	493b      	ldr	r1, [pc, #236]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
100046ec:	185b      	adds	r3, r3, r1
100046ee:	6053      	str	r3, [r2, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
100046f0:	687a      	ldr	r2, [r7, #4]
100046f2:	1c13      	adds	r3, r2, #0
100046f4:	00db      	lsls	r3, r3, #3
100046f6:	189b      	adds	r3, r3, r2
100046f8:	009b      	lsls	r3, r3, #2
100046fa:	4a37      	ldr	r2, [pc, #220]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
100046fc:	189a      	adds	r2, r3, r2
100046fe:	4b37      	ldr	r3, [pc, #220]	; (100047dc <SYSTIMER_lInsertTimerList+0x1c4>)
10004700:	601a      	str	r2, [r3, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
10004702:	4935      	ldr	r1, [pc, #212]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004704:	687a      	ldr	r2, [r7, #4]
10004706:	1c13      	adds	r3, r2, #0
10004708:	00db      	lsls	r3, r3, #3
1000470a:	189b      	adds	r3, r3, r2
1000470c:	009b      	lsls	r3, r3, #2
1000470e:	585b      	ldr	r3, [r3, r1]
10004710:	699a      	ldr	r2, [r3, #24]
10004712:	693b      	ldr	r3, [r7, #16]
10004714:	18d1      	adds	r1, r2, r3
10004716:	4830      	ldr	r0, [pc, #192]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004718:	687a      	ldr	r2, [r7, #4]
1000471a:	1c13      	adds	r3, r2, #0
1000471c:	00db      	lsls	r3, r3, #3
1000471e:	189b      	adds	r3, r3, r2
10004720:	009b      	lsls	r3, r3, #2
10004722:	18c3      	adds	r3, r0, r3
10004724:	3318      	adds	r3, #24
10004726:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
10004728:	492b      	ldr	r1, [pc, #172]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000472a:	687a      	ldr	r2, [r7, #4]
1000472c:	1c13      	adds	r3, r2, #0
1000472e:	00db      	lsls	r3, r3, #3
10004730:	189b      	adds	r3, r3, r2
10004732:	009b      	lsls	r3, r3, #2
10004734:	585a      	ldr	r2, [r3, r1]
10004736:	4828      	ldr	r0, [pc, #160]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004738:	6879      	ldr	r1, [r7, #4]
1000473a:	1c0b      	adds	r3, r1, #0
1000473c:	00db      	lsls	r3, r3, #3
1000473e:	185b      	adds	r3, r3, r1
10004740:	009b      	lsls	r3, r3, #2
10004742:	581b      	ldr	r3, [r3, r0]
10004744:	6998      	ldr	r0, [r3, #24]
10004746:	4c24      	ldr	r4, [pc, #144]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004748:	6879      	ldr	r1, [r7, #4]
1000474a:	1c0b      	adds	r3, r1, #0
1000474c:	00db      	lsls	r3, r3, #3
1000474e:	185b      	adds	r3, r3, r1
10004750:	009b      	lsls	r3, r3, #2
10004752:	18e3      	adds	r3, r4, r3
10004754:	3318      	adds	r3, #24
10004756:	681b      	ldr	r3, [r3, #0]
10004758:	1ac3      	subs	r3, r0, r3
1000475a:	6193      	str	r3, [r2, #24]
        found_flag = true;
1000475c:	230f      	movs	r3, #15
1000475e:	18fb      	adds	r3, r7, r3
10004760:	2201      	movs	r2, #1
10004762:	701a      	strb	r2, [r3, #0]
10004764:	e026      	b.n	100047b4 <SYSTIMER_lInsertTimerList+0x19c>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
10004766:	693b      	ldr	r3, [r7, #16]
10004768:	2b00      	cmp	r3, #0
1000476a:	dd23      	ble.n	100047b4 <SYSTIMER_lInsertTimerList+0x19c>
1000476c:	697b      	ldr	r3, [r7, #20]
1000476e:	681b      	ldr	r3, [r3, #0]
10004770:	2b00      	cmp	r3, #0
10004772:	d11f      	bne.n	100047b4 <SYSTIMER_lInsertTimerList+0x19c>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
10004774:	4918      	ldr	r1, [pc, #96]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004776:	687a      	ldr	r2, [r7, #4]
10004778:	1c13      	adds	r3, r2, #0
1000477a:	00db      	lsls	r3, r3, #3
1000477c:	189b      	adds	r3, r3, r2
1000477e:	009b      	lsls	r3, r3, #2
10004780:	18cb      	adds	r3, r1, r3
10004782:	697a      	ldr	r2, [r7, #20]
10004784:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
10004786:	687a      	ldr	r2, [r7, #4]
10004788:	1c13      	adds	r3, r2, #0
1000478a:	00db      	lsls	r3, r3, #3
1000478c:	189b      	adds	r3, r3, r2
1000478e:	009b      	lsls	r3, r3, #2
10004790:	4a11      	ldr	r2, [pc, #68]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004792:	189a      	adds	r2, r3, r2
10004794:	697b      	ldr	r3, [r7, #20]
10004796:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
10004798:	6939      	ldr	r1, [r7, #16]
1000479a:	480f      	ldr	r0, [pc, #60]	; (100047d8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000479c:	687a      	ldr	r2, [r7, #4]
1000479e:	1c13      	adds	r3, r2, #0
100047a0:	00db      	lsls	r3, r3, #3
100047a2:	189b      	adds	r3, r3, r2
100047a4:	009b      	lsls	r3, r3, #2
100047a6:	18c3      	adds	r3, r0, r3
100047a8:	3318      	adds	r3, #24
100047aa:	6019      	str	r1, [r3, #0]
          found_flag = true;
100047ac:	230f      	movs	r3, #15
100047ae:	18fb      	adds	r3, r7, r3
100047b0:	2201      	movs	r2, #1
100047b2:	701a      	strb	r2, [r3, #0]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
100047b4:	697b      	ldr	r3, [r7, #20]
100047b6:	681b      	ldr	r3, [r3, #0]
100047b8:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
100047ba:	697b      	ldr	r3, [r7, #20]
100047bc:	2b00      	cmp	r3, #0
100047be:	d008      	beq.n	100047d2 <SYSTIMER_lInsertTimerList+0x1ba>
100047c0:	230f      	movs	r3, #15
100047c2:	18fb      	adds	r3, r7, r3
100047c4:	781b      	ldrb	r3, [r3, #0]
100047c6:	2201      	movs	r2, #1
100047c8:	4053      	eors	r3, r2
100047ca:	b2db      	uxtb	r3, r3
100047cc:	2b00      	cmp	r3, #0
100047ce:	d000      	beq.n	100047d2 <SYSTIMER_lInsertTimerList+0x1ba>
100047d0:	e748      	b.n	10004664 <SYSTIMER_lInsertTimerList+0x4c>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
100047d2:	46bd      	mov	sp, r7
100047d4:	b007      	add	sp, #28
100047d6:	bd90      	pop	{r4, r7, pc}
100047d8:	20000974 	.word	0x20000974
100047dc:	200007b0 	.word	0x200007b0

100047e0 <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
100047e0:	b580      	push	{r7, lr}
100047e2:	b084      	sub	sp, #16
100047e4:	af00      	add	r7, sp, #0
100047e6:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
100047e8:	687a      	ldr	r2, [r7, #4]
100047ea:	1c13      	adds	r3, r2, #0
100047ec:	00db      	lsls	r3, r3, #3
100047ee:	189b      	adds	r3, r3, r2
100047f0:	009b      	lsls	r3, r3, #2
100047f2:	4a28      	ldr	r2, [pc, #160]	; (10004894 <SYSTIMER_lRemoveTimerList+0xb4>)
100047f4:	189b      	adds	r3, r3, r2
100047f6:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
100047f8:	68fb      	ldr	r3, [r7, #12]
100047fa:	685b      	ldr	r3, [r3, #4]
100047fc:	2b00      	cmp	r3, #0
100047fe:	d107      	bne.n	10004810 <SYSTIMER_lRemoveTimerList+0x30>
10004800:	68fb      	ldr	r3, [r7, #12]
10004802:	681b      	ldr	r3, [r3, #0]
10004804:	2b00      	cmp	r3, #0
10004806:	d103      	bne.n	10004810 <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
10004808:	4b23      	ldr	r3, [pc, #140]	; (10004898 <SYSTIMER_lRemoveTimerList+0xb8>)
1000480a:	2200      	movs	r2, #0
1000480c:	601a      	str	r2, [r3, #0]
1000480e:	e03d      	b.n	1000488c <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
10004810:	68fb      	ldr	r3, [r7, #12]
10004812:	685b      	ldr	r3, [r3, #4]
10004814:	2b00      	cmp	r3, #0
10004816:	d114      	bne.n	10004842 <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
10004818:	68fb      	ldr	r3, [r7, #12]
1000481a:	681a      	ldr	r2, [r3, #0]
1000481c:	4b1e      	ldr	r3, [pc, #120]	; (10004898 <SYSTIMER_lRemoveTimerList+0xb8>)
1000481e:	601a      	str	r2, [r3, #0]
    g_timer_list->prev = NULL;
10004820:	4b1d      	ldr	r3, [pc, #116]	; (10004898 <SYSTIMER_lRemoveTimerList+0xb8>)
10004822:	681b      	ldr	r3, [r3, #0]
10004824:	2200      	movs	r2, #0
10004826:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
10004828:	4b1b      	ldr	r3, [pc, #108]	; (10004898 <SYSTIMER_lRemoveTimerList+0xb8>)
1000482a:	681b      	ldr	r3, [r3, #0]
1000482c:	4a1a      	ldr	r2, [pc, #104]	; (10004898 <SYSTIMER_lRemoveTimerList+0xb8>)
1000482e:	6812      	ldr	r2, [r2, #0]
10004830:	6991      	ldr	r1, [r2, #24]
10004832:	68fa      	ldr	r2, [r7, #12]
10004834:	6992      	ldr	r2, [r2, #24]
10004836:	188a      	adds	r2, r1, r2
10004838:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
1000483a:	68fb      	ldr	r3, [r7, #12]
1000483c:	2200      	movs	r2, #0
1000483e:	601a      	str	r2, [r3, #0]
10004840:	e024      	b.n	1000488c <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
10004842:	68fb      	ldr	r3, [r7, #12]
10004844:	681b      	ldr	r3, [r3, #0]
10004846:	2b00      	cmp	r3, #0
10004848:	d107      	bne.n	1000485a <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
1000484a:	68fb      	ldr	r3, [r7, #12]
1000484c:	685b      	ldr	r3, [r3, #4]
1000484e:	2200      	movs	r2, #0
10004850:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
10004852:	68fb      	ldr	r3, [r7, #12]
10004854:	2200      	movs	r2, #0
10004856:	605a      	str	r2, [r3, #4]
10004858:	e018      	b.n	1000488c <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
1000485a:	68fb      	ldr	r3, [r7, #12]
1000485c:	685b      	ldr	r3, [r3, #4]
1000485e:	68fa      	ldr	r2, [r7, #12]
10004860:	6812      	ldr	r2, [r2, #0]
10004862:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
10004864:	68fb      	ldr	r3, [r7, #12]
10004866:	681b      	ldr	r3, [r3, #0]
10004868:	68fa      	ldr	r2, [r7, #12]
1000486a:	6852      	ldr	r2, [r2, #4]
1000486c:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
1000486e:	68fb      	ldr	r3, [r7, #12]
10004870:	681b      	ldr	r3, [r3, #0]
10004872:	68fa      	ldr	r2, [r7, #12]
10004874:	6812      	ldr	r2, [r2, #0]
10004876:	6991      	ldr	r1, [r2, #24]
10004878:	68fa      	ldr	r2, [r7, #12]
1000487a:	6992      	ldr	r2, [r2, #24]
1000487c:	188a      	adds	r2, r1, r2
1000487e:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
10004880:	68fb      	ldr	r3, [r7, #12]
10004882:	2200      	movs	r2, #0
10004884:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
10004886:	68fb      	ldr	r3, [r7, #12]
10004888:	2200      	movs	r2, #0
1000488a:	605a      	str	r2, [r3, #4]
  }
}
1000488c:	46bd      	mov	sp, r7
1000488e:	b004      	add	sp, #16
10004890:	bd80      	pop	{r7, pc}
10004892:	46c0      	nop			; (mov r8, r8)
10004894:	20000974 	.word	0x20000974
10004898:	200007b0 	.word	0x200007b0

1000489c <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
1000489c:	b580      	push	{r7, lr}
1000489e:	b082      	sub	sp, #8
100048a0:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
100048a2:	4b2b      	ldr	r3, [pc, #172]	; (10004950 <SYSTIMER_lTimerHandler+0xb4>)
100048a4:	681b      	ldr	r3, [r3, #0]
100048a6:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
100048a8:	e048      	b.n	1000493c <SYSTIMER_lTimerHandler+0xa0>
  {
    if (true == object_ptr->delete_swtmr)
100048aa:	687b      	ldr	r3, [r7, #4]
100048ac:	2220      	movs	r2, #32
100048ae:	5c9b      	ldrb	r3, [r3, r2]
100048b0:	2b00      	cmp	r3, #0
100048b2:	d013      	beq.n	100048dc <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
100048b4:	687b      	ldr	r3, [r7, #4]
100048b6:	695b      	ldr	r3, [r3, #20]
100048b8:	1c18      	adds	r0, r3, #0
100048ba:	f7ff ff91 	bl	100047e0 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
100048be:	687b      	ldr	r3, [r7, #4]
100048c0:	2200      	movs	r2, #0
100048c2:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
100048c4:	687b      	ldr	r3, [r7, #4]
100048c6:	695b      	ldr	r3, [r3, #20]
100048c8:	1c1a      	adds	r2, r3, #0
100048ca:	2301      	movs	r3, #1
100048cc:	4093      	lsls	r3, r2
100048ce:	43da      	mvns	r2, r3
100048d0:	4b20      	ldr	r3, [pc, #128]	; (10004954 <SYSTIMER_lTimerHandler+0xb8>)
100048d2:	681b      	ldr	r3, [r3, #0]
100048d4:	401a      	ands	r2, r3
100048d6:	4b1f      	ldr	r3, [pc, #124]	; (10004954 <SYSTIMER_lTimerHandler+0xb8>)
100048d8:	601a      	str	r2, [r3, #0]
100048da:	e02c      	b.n	10004936 <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
100048dc:	687b      	ldr	r3, [r7, #4]
100048de:	7b1b      	ldrb	r3, [r3, #12]
100048e0:	2b00      	cmp	r3, #0
100048e2:	d10e      	bne.n	10004902 <SYSTIMER_lTimerHandler+0x66>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
100048e4:	687b      	ldr	r3, [r7, #4]
100048e6:	695b      	ldr	r3, [r3, #20]
100048e8:	1c18      	adds	r0, r3, #0
100048ea:	f7ff ff79 	bl	100047e0 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_STOPPED */
      object_ptr->state = SYSTIMER_STATE_STOPPED;
100048ee:	687b      	ldr	r3, [r7, #4]
100048f0:	2202      	movs	r2, #2
100048f2:	735a      	strb	r2, [r3, #13]
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
100048f4:	687b      	ldr	r3, [r7, #4]
100048f6:	689a      	ldr	r2, [r3, #8]
100048f8:	687b      	ldr	r3, [r7, #4]
100048fa:	691b      	ldr	r3, [r3, #16]
100048fc:	1c18      	adds	r0, r3, #0
100048fe:	4790      	blx	r2
10004900:	e019      	b.n	10004936 <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
10004902:	687b      	ldr	r3, [r7, #4]
10004904:	7b1b      	ldrb	r3, [r3, #12]
10004906:	2b01      	cmp	r3, #1
10004908:	d114      	bne.n	10004934 <SYSTIMER_lTimerHandler+0x98>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
1000490a:	687b      	ldr	r3, [r7, #4]
1000490c:	695b      	ldr	r3, [r3, #20]
1000490e:	1c18      	adds	r0, r3, #0
10004910:	f7ff ff66 	bl	100047e0 <SYSTIMER_lRemoveTimerList>
      /* Reset timer tick */
      object_ptr->count = object_ptr->reload;
10004914:	687b      	ldr	r3, [r7, #4]
10004916:	69da      	ldr	r2, [r3, #28]
10004918:	687b      	ldr	r3, [r7, #4]
1000491a:	619a      	str	r2, [r3, #24]
      /* Insert timer into timer list */
      SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
1000491c:	687b      	ldr	r3, [r7, #4]
1000491e:	695b      	ldr	r3, [r3, #20]
10004920:	1c18      	adds	r0, r3, #0
10004922:	f7ff fe79 	bl	10004618 <SYSTIMER_lInsertTimerList>
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
10004926:	687b      	ldr	r3, [r7, #4]
10004928:	689a      	ldr	r2, [r3, #8]
1000492a:	687b      	ldr	r3, [r7, #4]
1000492c:	691b      	ldr	r3, [r3, #16]
1000492e:	1c18      	adds	r0, r3, #0
10004930:	4790      	blx	r2
10004932:	e000      	b.n	10004936 <SYSTIMER_lTimerHandler+0x9a>
    }
    else
    {
      break;
10004934:	e009      	b.n	1000494a <SYSTIMER_lTimerHandler+0xae>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
10004936:	4b06      	ldr	r3, [pc, #24]	; (10004950 <SYSTIMER_lTimerHandler+0xb4>)
10004938:	681b      	ldr	r3, [r3, #0]
1000493a:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
1000493c:	687b      	ldr	r3, [r7, #4]
1000493e:	2b00      	cmp	r3, #0
10004940:	d003      	beq.n	1000494a <SYSTIMER_lTimerHandler+0xae>
10004942:	687b      	ldr	r3, [r7, #4]
10004944:	699b      	ldr	r3, [r3, #24]
10004946:	2b00      	cmp	r3, #0
10004948:	d0af      	beq.n	100048aa <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
1000494a:	46bd      	mov	sp, r7
1000494c:	b002      	add	sp, #8
1000494e:	bd80      	pop	{r7, pc}
10004950:	200007b0 	.word	0x200007b0
10004954:	200007b4 	.word	0x200007b4

10004958 <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
10004958:	b580      	push	{r7, lr}
1000495a:	b082      	sub	sp, #8
1000495c:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
1000495e:	4b0e      	ldr	r3, [pc, #56]	; (10004998 <SysTick_Handler+0x40>)
10004960:	681b      	ldr	r3, [r3, #0]
10004962:	607b      	str	r3, [r7, #4]
  g_systick_count++;
10004964:	4b0d      	ldr	r3, [pc, #52]	; (1000499c <SysTick_Handler+0x44>)
10004966:	681b      	ldr	r3, [r3, #0]
10004968:	1c5a      	adds	r2, r3, #1
1000496a:	4b0c      	ldr	r3, [pc, #48]	; (1000499c <SysTick_Handler+0x44>)
1000496c:	601a      	str	r2, [r3, #0]

  if (NULL != object_ptr)
1000496e:	687b      	ldr	r3, [r7, #4]
10004970:	2b00      	cmp	r3, #0
10004972:	d00e      	beq.n	10004992 <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
10004974:	687b      	ldr	r3, [r7, #4]
10004976:	699b      	ldr	r3, [r3, #24]
10004978:	2b01      	cmp	r3, #1
1000497a:	d905      	bls.n	10004988 <SysTick_Handler+0x30>
    {
      object_ptr->count--;
1000497c:	687b      	ldr	r3, [r7, #4]
1000497e:	699b      	ldr	r3, [r3, #24]
10004980:	1e5a      	subs	r2, r3, #1
10004982:	687b      	ldr	r3, [r7, #4]
10004984:	619a      	str	r2, [r3, #24]
10004986:	e004      	b.n	10004992 <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
10004988:	687b      	ldr	r3, [r7, #4]
1000498a:	2200      	movs	r2, #0
1000498c:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
1000498e:	f7ff ff85 	bl	1000489c <SYSTIMER_lTimerHandler>
    }
  }
}
10004992:	46bd      	mov	sp, r7
10004994:	b002      	add	sp, #8
10004996:	bd80      	pop	{r7, pc}
10004998:	200007b0 	.word	0x200007b0
1000499c:	200007b8 	.word	0x200007b8

100049a0 <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
100049a0:	b580      	push	{r7, lr}
100049a2:	b084      	sub	sp, #16
100049a4:	af00      	add	r7, sp, #0
100049a6:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
100049a8:	230f      	movs	r3, #15
100049aa:	18fb      	adds	r3, r7, r3
100049ac:	2200      	movs	r2, #0
100049ae:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
100049b0:	687b      	ldr	r3, [r7, #4]
100049b2:	781b      	ldrb	r3, [r3, #0]
100049b4:	2201      	movs	r2, #1
100049b6:	4053      	eors	r3, r2
100049b8:	b2db      	uxtb	r3, r3
100049ba:	2b00      	cmp	r3, #0
100049bc:	d020      	beq.n	10004a00 <SYSTIMER_Init+0x60>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
100049be:	4b14      	ldr	r3, [pc, #80]	; (10004a10 <SYSTIMER_Init+0x70>)
100049c0:	2200      	movs	r2, #0
100049c2:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
100049c4:	23fa      	movs	r3, #250	; 0xfa
100049c6:	01db      	lsls	r3, r3, #7
100049c8:	1c18      	adds	r0, r3, #0
100049ca:	f7ff fe01 	bl	100045d0 <SysTick_Config>
100049ce:	1c02      	adds	r2, r0, #0
100049d0:	230f      	movs	r3, #15
100049d2:	18fb      	adds	r3, r7, r3
100049d4:	701a      	strb	r2, [r3, #0]

    if (SYSTIMER_STATUS_FAILURE == status)
100049d6:	230f      	movs	r3, #15
100049d8:	18fb      	adds	r3, r7, r3
100049da:	781b      	ldrb	r3, [r3, #0]
100049dc:	2b01      	cmp	r3, #1
100049de:	d00f      	beq.n	10004a00 <SYSTIMER_Init+0x60>
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
100049e0:	2301      	movs	r3, #1
100049e2:	425b      	negs	r3, r3
100049e4:	1c18      	adds	r0, r3, #0
100049e6:	2103      	movs	r1, #3
100049e8:	f7ff fd88 	bl	100044fc <NVIC_SetPriority>
#endif      
      g_timer_tracker = 0U;
100049ec:	4b09      	ldr	r3, [pc, #36]	; (10004a14 <SYSTIMER_Init+0x74>)
100049ee:	2200      	movs	r2, #0
100049f0:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
100049f2:	687b      	ldr	r3, [r7, #4]
100049f4:	2201      	movs	r2, #1
100049f6:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
100049f8:	230f      	movs	r3, #15
100049fa:	18fb      	adds	r3, r7, r3
100049fc:	2200      	movs	r2, #0
100049fe:	701a      	strb	r2, [r3, #0]
    }
  }

  return (status);
10004a00:	230f      	movs	r3, #15
10004a02:	18fb      	adds	r3, r7, r3
10004a04:	781b      	ldrb	r3, [r3, #0]
}
10004a06:	1c18      	adds	r0, r3, #0
10004a08:	46bd      	mov	sp, r7
10004a0a:	b004      	add	sp, #16
10004a0c:	bd80      	pop	{r7, pc}
10004a0e:	46c0      	nop			; (mov r8, r8)
10004a10:	200007b0 	.word	0x200007b0
10004a14:	200007b4 	.word	0x200007b4

10004a18 <SYSTIMER_CreateTimer>:
  uint32_t period,
  SYSTIMER_MODE_t mode,
  SYSTIMER_CALLBACK_t callback,
  void  *args
)
{
10004a18:	b580      	push	{r7, lr}
10004a1a:	b088      	sub	sp, #32
10004a1c:	af00      	add	r7, sp, #0
10004a1e:	60f8      	str	r0, [r7, #12]
10004a20:	607a      	str	r2, [r7, #4]
10004a22:	603b      	str	r3, [r7, #0]
10004a24:	230b      	movs	r3, #11
10004a26:	18fb      	adds	r3, r7, r3
10004a28:	1c0a      	adds	r2, r1, #0
10004a2a:	701a      	strb	r2, [r3, #0]
  uint32_t id = 0U;
10004a2c:	2300      	movs	r3, #0
10004a2e:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0U;
10004a30:	2300      	movs	r3, #0
10004a32:	61bb      	str	r3, [r7, #24]
  uint32_t period_ratio = 0U;
10004a34:	2300      	movs	r3, #0
10004a36:	617b      	str	r3, [r7, #20]
            ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
            ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callback));
  
  if (period < SYSTIMER_TICK_PERIOD_US)
10004a38:	68fb      	ldr	r3, [r7, #12]
10004a3a:	4a44      	ldr	r2, [pc, #272]	; (10004b4c <SYSTIMER_CreateTimer+0x134>)
10004a3c:	4293      	cmp	r3, r2
10004a3e:	d802      	bhi.n	10004a46 <SYSTIMER_CreateTimer+0x2e>
  {
    id = 0U;
10004a40:	2300      	movs	r3, #0
10004a42:	61fb      	str	r3, [r7, #28]
10004a44:	e07d      	b.n	10004b42 <SYSTIMER_CreateTimer+0x12a>
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
10004a46:	2300      	movs	r3, #0
10004a48:	61bb      	str	r3, [r7, #24]
10004a4a:	e077      	b.n	10004b3c <SYSTIMER_CreateTimer+0x124>
    {
      /* Check for free timer ID */
      if (0U == (g_timer_tracker & (1U << count)))
10004a4c:	69bb      	ldr	r3, [r7, #24]
10004a4e:	2201      	movs	r2, #1
10004a50:	409a      	lsls	r2, r3
10004a52:	4b3f      	ldr	r3, [pc, #252]	; (10004b50 <SYSTIMER_CreateTimer+0x138>)
10004a54:	681b      	ldr	r3, [r3, #0]
10004a56:	4013      	ands	r3, r2
10004a58:	d16d      	bne.n	10004b36 <SYSTIMER_CreateTimer+0x11e>
      {
        /* If yes, assign ID to this timer */
        g_timer_tracker |= (1U << count);
10004a5a:	69bb      	ldr	r3, [r7, #24]
10004a5c:	2201      	movs	r2, #1
10004a5e:	409a      	lsls	r2, r3
10004a60:	4b3b      	ldr	r3, [pc, #236]	; (10004b50 <SYSTIMER_CreateTimer+0x138>)
10004a62:	681b      	ldr	r3, [r3, #0]
10004a64:	431a      	orrs	r2, r3
10004a66:	4b3a      	ldr	r3, [pc, #232]	; (10004b50 <SYSTIMER_CreateTimer+0x138>)
10004a68:	601a      	str	r2, [r3, #0]
        /* Initialize the timer as per input values */
        g_timer_tbl[count].id     = count;
10004a6a:	493a      	ldr	r1, [pc, #232]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004a6c:	69ba      	ldr	r2, [r7, #24]
10004a6e:	1c13      	adds	r3, r2, #0
10004a70:	00db      	lsls	r3, r3, #3
10004a72:	189b      	adds	r3, r3, r2
10004a74:	009b      	lsls	r3, r3, #2
10004a76:	18cb      	adds	r3, r1, r3
10004a78:	3310      	adds	r3, #16
10004a7a:	69ba      	ldr	r2, [r7, #24]
10004a7c:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].mode   = mode;
10004a7e:	4935      	ldr	r1, [pc, #212]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004a80:	69ba      	ldr	r2, [r7, #24]
10004a82:	1c13      	adds	r3, r2, #0
10004a84:	00db      	lsls	r3, r3, #3
10004a86:	189b      	adds	r3, r3, r2
10004a88:	009b      	lsls	r3, r3, #2
10004a8a:	18cb      	adds	r3, r1, r3
10004a8c:	3308      	adds	r3, #8
10004a8e:	220b      	movs	r2, #11
10004a90:	18ba      	adds	r2, r7, r2
10004a92:	7812      	ldrb	r2, [r2, #0]
10004a94:	711a      	strb	r2, [r3, #4]
        g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
10004a96:	492f      	ldr	r1, [pc, #188]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004a98:	69ba      	ldr	r2, [r7, #24]
10004a9a:	1c13      	adds	r3, r2, #0
10004a9c:	00db      	lsls	r3, r3, #3
10004a9e:	189b      	adds	r3, r3, r2
10004aa0:	009b      	lsls	r3, r3, #2
10004aa2:	18cb      	adds	r3, r1, r3
10004aa4:	3308      	adds	r3, #8
10004aa6:	2202      	movs	r2, #2
10004aa8:	715a      	strb	r2, [r3, #5]
        period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
10004aaa:	68fb      	ldr	r3, [r7, #12]
10004aac:	1c18      	adds	r0, r3, #0
10004aae:	23fa      	movs	r3, #250	; 0xfa
10004ab0:	0099      	lsls	r1, r3, #2
10004ab2:	f7fe fa4b 	bl	10002f4c <__aeabi_uidiv>
10004ab6:	1c03      	adds	r3, r0, #0
10004ab8:	617b      	str	r3, [r7, #20]
        g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
10004aba:	697b      	ldr	r3, [r7, #20]
10004abc:	1c59      	adds	r1, r3, #1
10004abe:	4825      	ldr	r0, [pc, #148]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004ac0:	69ba      	ldr	r2, [r7, #24]
10004ac2:	1c13      	adds	r3, r2, #0
10004ac4:	00db      	lsls	r3, r3, #3
10004ac6:	189b      	adds	r3, r3, r2
10004ac8:	009b      	lsls	r3, r3, #2
10004aca:	18c3      	adds	r3, r0, r3
10004acc:	3318      	adds	r3, #24
10004ace:	6019      	str	r1, [r3, #0]
        g_timer_tbl[count].reload  = period_ratio;
10004ad0:	4920      	ldr	r1, [pc, #128]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004ad2:	69ba      	ldr	r2, [r7, #24]
10004ad4:	1c13      	adds	r3, r2, #0
10004ad6:	00db      	lsls	r3, r3, #3
10004ad8:	189b      	adds	r3, r3, r2
10004ada:	009b      	lsls	r3, r3, #2
10004adc:	18cb      	adds	r3, r1, r3
10004ade:	3318      	adds	r3, #24
10004ae0:	697a      	ldr	r2, [r7, #20]
10004ae2:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].callback = callback;
10004ae4:	491b      	ldr	r1, [pc, #108]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004ae6:	69ba      	ldr	r2, [r7, #24]
10004ae8:	1c13      	adds	r3, r2, #0
10004aea:	00db      	lsls	r3, r3, #3
10004aec:	189b      	adds	r3, r3, r2
10004aee:	009b      	lsls	r3, r3, #2
10004af0:	18cb      	adds	r3, r1, r3
10004af2:	3308      	adds	r3, #8
10004af4:	687a      	ldr	r2, [r7, #4]
10004af6:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].args = args;
10004af8:	4916      	ldr	r1, [pc, #88]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004afa:	69ba      	ldr	r2, [r7, #24]
10004afc:	1c13      	adds	r3, r2, #0
10004afe:	00db      	lsls	r3, r3, #3
10004b00:	189b      	adds	r3, r3, r2
10004b02:	009b      	lsls	r3, r3, #2
10004b04:	18cb      	adds	r3, r1, r3
10004b06:	3310      	adds	r3, #16
10004b08:	683a      	ldr	r2, [r7, #0]
10004b0a:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].prev   = NULL;
10004b0c:	4911      	ldr	r1, [pc, #68]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004b0e:	69ba      	ldr	r2, [r7, #24]
10004b10:	1c13      	adds	r3, r2, #0
10004b12:	00db      	lsls	r3, r3, #3
10004b14:	189b      	adds	r3, r3, r2
10004b16:	009b      	lsls	r3, r3, #2
10004b18:	18cb      	adds	r3, r1, r3
10004b1a:	2200      	movs	r2, #0
10004b1c:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].next   = NULL;
10004b1e:	490d      	ldr	r1, [pc, #52]	; (10004b54 <SYSTIMER_CreateTimer+0x13c>)
10004b20:	69ba      	ldr	r2, [r7, #24]
10004b22:	1c13      	adds	r3, r2, #0
10004b24:	00db      	lsls	r3, r3, #3
10004b26:	189b      	adds	r3, r3, r2
10004b28:	009b      	lsls	r3, r3, #2
10004b2a:	2200      	movs	r2, #0
10004b2c:	505a      	str	r2, [r3, r1]
        id = count + 1U;
10004b2e:	69bb      	ldr	r3, [r7, #24]
10004b30:	3301      	adds	r3, #1
10004b32:	61fb      	str	r3, [r7, #28]
        break;
10004b34:	e005      	b.n	10004b42 <SYSTIMER_CreateTimer+0x12a>
  {
    id = 0U;
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
10004b36:	69bb      	ldr	r3, [r7, #24]
10004b38:	3301      	adds	r3, #1
10004b3a:	61bb      	str	r3, [r7, #24]
10004b3c:	69bb      	ldr	r3, [r7, #24]
10004b3e:	2b07      	cmp	r3, #7
10004b40:	d984      	bls.n	10004a4c <SYSTIMER_CreateTimer+0x34>
      }
    }

  }
  
  return (id);
10004b42:	69fb      	ldr	r3, [r7, #28]
}  
10004b44:	1c18      	adds	r0, r3, #0
10004b46:	46bd      	mov	sp, r7
10004b48:	b008      	add	sp, #32
10004b4a:	bd80      	pop	{r7, pc}
10004b4c:	000003e7 	.word	0x000003e7
10004b50:	200007b4 	.word	0x200007b4
10004b54:	20000974 	.word	0x20000974

10004b58 <SYSTIMER_StartTimer>:

/*
 *  API to start the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
{
10004b58:	b580      	push	{r7, lr}
10004b5a:	b084      	sub	sp, #16
10004b5c:	af00      	add	r7, sp, #0
10004b5e:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_FAILURE;
10004b60:	230f      	movs	r3, #15
10004b62:	18fb      	adds	r3, r7, r3
10004b64:	2201      	movs	r2, #1
10004b66:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));
  
  /* Check if timer is running */
  if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
10004b68:	687b      	ldr	r3, [r7, #4]
10004b6a:	1e5a      	subs	r2, r3, #1
10004b6c:	491c      	ldr	r1, [pc, #112]	; (10004be0 <SYSTIMER_StartTimer+0x88>)
10004b6e:	1c13      	adds	r3, r2, #0
10004b70:	00db      	lsls	r3, r3, #3
10004b72:	189b      	adds	r3, r3, r2
10004b74:	009b      	lsls	r3, r3, #2
10004b76:	18cb      	adds	r3, r1, r3
10004b78:	3308      	adds	r3, #8
10004b7a:	795b      	ldrb	r3, [r3, #5]
10004b7c:	2b02      	cmp	r3, #2
10004b7e:	d128      	bne.n	10004bd2 <SYSTIMER_StartTimer+0x7a>
  {
    g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
10004b80:	687b      	ldr	r3, [r7, #4]
10004b82:	1e5a      	subs	r2, r3, #1
10004b84:	687b      	ldr	r3, [r7, #4]
10004b86:	1e59      	subs	r1, r3, #1
10004b88:	4815      	ldr	r0, [pc, #84]	; (10004be0 <SYSTIMER_StartTimer+0x88>)
10004b8a:	1c0b      	adds	r3, r1, #0
10004b8c:	00db      	lsls	r3, r3, #3
10004b8e:	185b      	adds	r3, r3, r1
10004b90:	009b      	lsls	r3, r3, #2
10004b92:	18c3      	adds	r3, r0, r3
10004b94:	3318      	adds	r3, #24
10004b96:	685b      	ldr	r3, [r3, #4]
10004b98:	1c59      	adds	r1, r3, #1
10004b9a:	4811      	ldr	r0, [pc, #68]	; (10004be0 <SYSTIMER_StartTimer+0x88>)
10004b9c:	1c13      	adds	r3, r2, #0
10004b9e:	00db      	lsls	r3, r3, #3
10004ba0:	189b      	adds	r3, r3, r2
10004ba2:	009b      	lsls	r3, r3, #2
10004ba4:	18c3      	adds	r3, r0, r3
10004ba6:	3318      	adds	r3, #24
10004ba8:	6019      	str	r1, [r3, #0]
    /* set timer status as SYSTIMER_STATE_RUNNING */
    g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
10004baa:	687b      	ldr	r3, [r7, #4]
10004bac:	1e5a      	subs	r2, r3, #1
10004bae:	490c      	ldr	r1, [pc, #48]	; (10004be0 <SYSTIMER_StartTimer+0x88>)
10004bb0:	1c13      	adds	r3, r2, #0
10004bb2:	00db      	lsls	r3, r3, #3
10004bb4:	189b      	adds	r3, r3, r2
10004bb6:	009b      	lsls	r3, r3, #2
10004bb8:	18cb      	adds	r3, r1, r3
10004bba:	3308      	adds	r3, #8
10004bbc:	2201      	movs	r2, #1
10004bbe:	715a      	strb	r2, [r3, #5]
    /* Insert this timer into timer list */
    SYSTIMER_lInsertTimerList((id - 1U));
10004bc0:	687b      	ldr	r3, [r7, #4]
10004bc2:	3b01      	subs	r3, #1
10004bc4:	1c18      	adds	r0, r3, #0
10004bc6:	f7ff fd27 	bl	10004618 <SYSTIMER_lInsertTimerList>
    status = SYSTIMER_STATUS_SUCCESS;
10004bca:	230f      	movs	r3, #15
10004bcc:	18fb      	adds	r3, r7, r3
10004bce:	2200      	movs	r2, #0
10004bd0:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10004bd2:	230f      	movs	r3, #15
10004bd4:	18fb      	adds	r3, r7, r3
10004bd6:	781b      	ldrb	r3, [r3, #0]
}
10004bd8:	1c18      	adds	r0, r3, #0
10004bda:	46bd      	mov	sp, r7
10004bdc:	b004      	add	sp, #16
10004bde:	bd80      	pop	{r7, pc}
10004be0:	20000974 	.word	0x20000974

10004be4 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10004be4:	b580      	push	{r7, lr}
10004be6:	b082      	sub	sp, #8
10004be8:	af00      	add	r7, sp, #0
10004bea:	6078      	str	r0, [r7, #4]
10004bec:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10004bee:	683b      	ldr	r3, [r7, #0]
10004bf0:	2201      	movs	r2, #1
10004bf2:	409a      	lsls	r2, r3
10004bf4:	687b      	ldr	r3, [r7, #4]
10004bf6:	625a      	str	r2, [r3, #36]	; 0x24
}
10004bf8:	46bd      	mov	sp, r7
10004bfa:	b002      	add	sp, #8
10004bfc:	bd80      	pop	{r7, pc}
10004bfe:	46c0      	nop			; (mov r8, r8)

10004c00 <PDM_DIMMED_LED_LAMP_Init>:

/**
 * Function which initializes the BCCU peripheral registers using PDM_BCCU & DIM_BCCU APPs
 */
PDM_DIMMED_LED_LAMP_STATUS_t PDM_DIMMED_LED_LAMP_Init(PDM_DIMMED_LED_LAMP_t *handle)
{
10004c00:	b590      	push	{r4, r7, lr}
10004c02:	b087      	sub	sp, #28
10004c04:	af00      	add	r7, sp, #0
10004c06:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
10004c08:	2300      	movs	r3, #0
10004c0a:	617b      	str	r3, [r7, #20]
  uint32_t channel_mask = 0U;
10004c0c:	2300      	movs	r3, #0
10004c0e:	613b      	str	r3, [r7, #16]
  PDM_DIMMED_LED_LAMP_STATUS_t status;
  status = PDM_DIMMED_LED_LAMP_STATUS_SUCCESS;
10004c10:	230f      	movs	r3, #15
10004c12:	18fb      	adds	r3, r7, r3
10004c14:	2200      	movs	r2, #0
10004c16:	701a      	strb	r2, [r3, #0]
            (handle->no_of_leds_used <= 9U))));
#endif

  do
  {
    status = (PDM_DIMMED_LED_LAMP_STATUS_t) PDM_BCCU_Init(handle->led[count]);
10004c18:	687b      	ldr	r3, [r7, #4]
10004c1a:	697a      	ldr	r2, [r7, #20]
10004c1c:	0092      	lsls	r2, r2, #2
10004c1e:	58d3      	ldr	r3, [r2, r3]
10004c20:	220f      	movs	r2, #15
10004c22:	18bc      	adds	r4, r7, r2
10004c24:	1c18      	adds	r0, r3, #0
10004c26:	f000 f8bb 	bl	10004da0 <PDM_BCCU_Init>
10004c2a:	1c03      	adds	r3, r0, #0
10004c2c:	7023      	strb	r3, [r4, #0]
    channel_mask |= ((uint32_t)1U << handle->led[count]->channel_no);
10004c2e:	687b      	ldr	r3, [r7, #4]
10004c30:	697a      	ldr	r2, [r7, #20]
10004c32:	0092      	lsls	r2, r2, #2
10004c34:	58d3      	ldr	r3, [r2, r3]
10004c36:	69db      	ldr	r3, [r3, #28]
10004c38:	1c1a      	adds	r2, r3, #0
10004c3a:	2301      	movs	r3, #1
10004c3c:	4093      	lsls	r3, r2
10004c3e:	693a      	ldr	r2, [r7, #16]
10004c40:	4313      	orrs	r3, r2
10004c42:	613b      	str	r3, [r7, #16]
    if((PDM_DIMMED_LED_LAMP_CTRL_METHOD_DIRECT_PDM != handle->method) && (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status))
    {
      status = PDM_DIMMED_LED_LAMP_lPeakCurCtrlInit(handle, count);
    }
#endif
    count++;
10004c44:	697b      	ldr	r3, [r7, #20]
10004c46:	3301      	adds	r3, #1
10004c48:	617b      	str	r3, [r7, #20]
  } while ((count < (handle->no_of_leds_used)) && (status == PDM_DIMMED_LED_LAMP_STATUS_SUCCESS));
10004c4a:	687b      	ldr	r3, [r7, #4]
10004c4c:	2239      	movs	r2, #57	; 0x39
10004c4e:	5c9b      	ldrb	r3, [r3, r2]
10004c50:	1e1a      	subs	r2, r3, #0
10004c52:	697b      	ldr	r3, [r7, #20]
10004c54:	429a      	cmp	r2, r3
10004c56:	d904      	bls.n	10004c62 <PDM_DIMMED_LED_LAMP_Init+0x62>
10004c58:	230f      	movs	r3, #15
10004c5a:	18fb      	adds	r3, r7, r3
10004c5c:	781b      	ldrb	r3, [r3, #0]
10004c5e:	2b00      	cmp	r3, #0
10004c60:	d0da      	beq.n	10004c18 <PDM_DIMMED_LED_LAMP_Init+0x18>

  if (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status)
10004c62:	230f      	movs	r3, #15
10004c64:	18fb      	adds	r3, r7, r3
10004c66:	781b      	ldrb	r3, [r3, #0]
10004c68:	2b00      	cmp	r3, #0
10004c6a:	d117      	bne.n	10004c9c <PDM_DIMMED_LED_LAMP_Init+0x9c>
  {
    /* Updating the channel mask into PDM_DIMMED_LED_LAMP handle */
    handle->led_channel_mask = (uint16_t)channel_mask;
10004c6c:	693b      	ldr	r3, [r7, #16]
10004c6e:	b29a      	uxth	r2, r3
10004c70:	687b      	ldr	r3, [r7, #4]
10004c72:	861a      	strh	r2, [r3, #48]	; 0x30
#if (1U == PDM_DIMMED_LED_LAMP_DIMAPP_USED)
    if (true == handle->dimming_used)
10004c74:	687b      	ldr	r3, [r7, #4]
10004c76:	223a      	movs	r2, #58	; 0x3a
10004c78:	5c9b      	ldrb	r3, [r3, r2]
10004c7a:	2b00      	cmp	r3, #0
10004c7c:	d00e      	beq.n	10004c9c <PDM_DIMMED_LED_LAMP_Init+0x9c>
    {
      status = (PDM_DIMMED_LED_LAMP_STATUS_t) DIM_BCCU_Init (handle->dim_engine);
10004c7e:	687b      	ldr	r3, [r7, #4]
10004c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004c82:	220f      	movs	r2, #15
10004c84:	18bc      	adds	r4, r7, r2
10004c86:	1c18      	adds	r0, r3, #0
10004c88:	f001 fffa 	bl	10006c80 <DIM_BCCU_Init>
10004c8c:	1c03      	adds	r3, r0, #0
10004c8e:	7023      	strb	r3, [r4, #0]
      /* Updating the dimming engine number into PDM_DIMMED_LED_LAMP handle */
      handle->dim_no = (uint8_t)(handle->dim_engine->dim_engine_num);
10004c90:	687b      	ldr	r3, [r7, #4]
10004c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004c94:	7b59      	ldrb	r1, [r3, #13]
10004c96:	687b      	ldr	r3, [r7, #4]
10004c98:	2238      	movs	r2, #56	; 0x38
10004c9a:	5499      	strb	r1, [r3, r2]
    }
#endif
  }
  return (status);
10004c9c:	230f      	movs	r3, #15
10004c9e:	18fb      	adds	r3, r7, r3
10004ca0:	781b      	ldrb	r3, [r3, #0]
}
10004ca2:	1c18      	adds	r0, r3, #0
10004ca4:	46bd      	mov	sp, r7
10004ca6:	b007      	add	sp, #28
10004ca8:	bd90      	pop	{r4, r7, pc}
10004caa:	46c0      	nop			; (mov r8, r8)

10004cac <PDM_DIMMED_LED_LAMP_SetColor>:
 *
 * @param  handle with pointers to static and dynamic content.
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
10004cac:	b580      	push	{r7, lr}
10004cae:	b084      	sub	sp, #16
10004cb0:	af00      	add	r7, sp, #0
10004cb2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
10004cb4:	2300      	movs	r3, #0
10004cb6:	60fb      	str	r3, [r7, #12]
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004cb8:	2300      	movs	r3, #0
10004cba:	60fb      	str	r3, [r7, #12]
10004cbc:	e01b      	b.n	10004cf6 <PDM_DIMMED_LED_LAMP_SetColor+0x4a>
  {
    ch_ptr = handle->led[count]->bccu_ch;
10004cbe:	687b      	ldr	r3, [r7, #4]
10004cc0:	68fa      	ldr	r2, [r7, #12]
10004cc2:	0092      	lsls	r2, r2, #2
10004cc4:	58d3      	ldr	r3, [r2, r3]
10004cc6:	691b      	ldr	r3, [r3, #16]
10004cc8:	60bb      	str	r3, [r7, #8]
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
10004cca:	687b      	ldr	r3, [r7, #4]
10004ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004cce:	68fa      	ldr	r2, [r7, #12]
10004cd0:	0052      	lsls	r2, r2, #1
10004cd2:	5ad3      	ldrh	r3, [r2, r3]
10004cd4:	1c1a      	adds	r2, r3, #0
10004cd6:	68bb      	ldr	r3, [r7, #8]
10004cd8:	1c18      	adds	r0, r3, #0
10004cda:	1c11      	adds	r1, r2, #0
10004cdc:	f7fe f8d8 	bl	10002e90 <XMC_BCCU_CH_SetTargetIntensity>
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
10004ce0:	687b      	ldr	r3, [r7, #4]
10004ce2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
10004ce4:	1c1a      	adds	r2, r3, #0
10004ce6:	68bb      	ldr	r3, [r7, #8]
10004ce8:	1c18      	adds	r0, r3, #0
10004cea:	1c11      	adds	r1, r2, #0
10004cec:	f7fe f8b8 	bl	10002e60 <XMC_BCCU_CH_SetLinearWalkPrescaler>
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004cf0:	68fb      	ldr	r3, [r7, #12]
10004cf2:	3301      	adds	r3, #1
10004cf4:	60fb      	str	r3, [r7, #12]
10004cf6:	687b      	ldr	r3, [r7, #4]
10004cf8:	2239      	movs	r2, #57	; 0x39
10004cfa:	5c9b      	ldrb	r3, [r3, r2]
10004cfc:	1e1a      	subs	r2, r3, #0
10004cfe:	68fb      	ldr	r3, [r7, #12]
10004d00:	429a      	cmp	r2, r3
10004d02:	d8dc      	bhi.n	10004cbe <PDM_DIMMED_LED_LAMP_SetColor+0x12>
    ch_ptr = handle->led[count]->bccu_ch;
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
  }

  XMC_BCCU_ConcurrentStartLinearWalk(handle->led[0]->bccu_regs, handle->led_channel_mask);
10004d04:	687b      	ldr	r3, [r7, #4]
10004d06:	681b      	ldr	r3, [r3, #0]
10004d08:	681a      	ldr	r2, [r3, #0]
10004d0a:	687b      	ldr	r3, [r7, #4]
10004d0c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
10004d0e:	1c10      	adds	r0, r2, #0
10004d10:	1c19      	adds	r1, r3, #0
10004d12:	f7fd ffff 	bl	10002d14 <XMC_BCCU_ConcurrentStartLinearWalk>
}
10004d16:	46bd      	mov	sp, r7
10004d18:	b004      	add	sp, #16
10004d1a:	bd80      	pop	{r7, pc}

10004d1c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>:
 * @param dim_div
 * @param dim_prescaler
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(PDM_DIMMED_LED_LAMP_t *handle, uint32_t dim_div ,uint32_t dim_prescaler)
{
10004d1c:	b580      	push	{r7, lr}
10004d1e:	b086      	sub	sp, #24
10004d20:	af00      	add	r7, sp, #0
10004d22:	60f8      	str	r0, [r7, #12]
10004d24:	60b9      	str	r1, [r7, #8]
10004d26:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  BCCU_Type *global_ptr;
  BCCU_DE_Type *dim_ptr;
  global_ptr = handle->led[0]->bccu_regs;
10004d28:	68fb      	ldr	r3, [r7, #12]
10004d2a:	681b      	ldr	r3, [r3, #0]
10004d2c:	681b      	ldr	r3, [r3, #0]
10004d2e:	617b      	str	r3, [r7, #20]
  dim_ptr = handle->dim_engine->bccu_de_regs;
10004d30:	68fb      	ldr	r3, [r7, #12]
10004d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004d34:	681b      	ldr	r3, [r3, #0]
10004d36:	613b      	str	r3, [r7, #16]

  XMC_BCCU_SetDimClockPrescaler(global_ptr, dim_prescaler);
10004d38:	697a      	ldr	r2, [r7, #20]
10004d3a:	687b      	ldr	r3, [r7, #4]
10004d3c:	1c10      	adds	r0, r2, #0
10004d3e:	1c19      	adds	r1, r3, #0
10004d40:	f7fd ffd0 	bl	10002ce4 <XMC_BCCU_SetDimClockPrescaler>
  XMC_BCCU_DIM_SetDimDivider(dim_ptr, dim_div);
10004d44:	693a      	ldr	r2, [r7, #16]
10004d46:	68bb      	ldr	r3, [r7, #8]
10004d48:	1c10      	adds	r0, r2, #0
10004d4a:	1c19      	adds	r1, r3, #0
10004d4c:	f7fe f8c4 	bl	10002ed8 <XMC_BCCU_DIM_SetDimDivider>
  XMC_BCCU_DIM_SetTargetDimmingLevel(dim_ptr, handle->config->dim_level);
10004d50:	68fb      	ldr	r3, [r7, #12]
10004d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004d54:	8a5b      	ldrh	r3, [r3, #18]
10004d56:	1c1a      	adds	r2, r3, #0
10004d58:	693b      	ldr	r3, [r7, #16]
10004d5a:	1c18      	adds	r0, r3, #0
10004d5c:	1c11      	adds	r1, r2, #0
10004d5e:	f7fe f8af 	bl	10002ec0 <XMC_BCCU_DIM_SetTargetDimmingLevel>
  XMC_BCCU_StartDimming(global_ptr, handle->dim_no);
10004d62:	68fb      	ldr	r3, [r7, #12]
10004d64:	2238      	movs	r2, #56	; 0x38
10004d66:	5c9b      	ldrb	r3, [r3, r2]
10004d68:	1c1a      	adds	r2, r3, #0
10004d6a:	697b      	ldr	r3, [r7, #20]
10004d6c:	1c18      	adds	r0, r3, #0
10004d6e:	1c11      	adds	r1, r2, #0
10004d70:	f7ff ff38 	bl	10004be4 <XMC_BCCU_StartDimming>
}
10004d74:	46bd      	mov	sp, r7
10004d76:	b006      	add	sp, #24
10004d78:	bd80      	pop	{r7, pc}
10004d7a:	46c0      	nop			; (mov r8, r8)

10004d7c <XMC_BCCU_StartLinearWalk>:
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortLinearWalk(), XMC_BCCU_CH_SetTargetIntensity(), XMC_BCCU_IsLinearWalkComplete(),
 * XMC_BCCU_ConcurrentStartLinearWalk()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartLinearWalk (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10004d7c:	b580      	push	{r7, lr}
10004d7e:	b082      	sub	sp, #8
10004d80:	af00      	add	r7, sp, #0
10004d82:	6078      	str	r0, [r7, #4]
10004d84:	6039      	str	r1, [r7, #0]
  bccu->CHSTRCON |= (uint32_t)(BCCU_CHSTRCON_CH0S_Msk << chan_no);
10004d86:	687b      	ldr	r3, [r7, #4]
10004d88:	699a      	ldr	r2, [r3, #24]
10004d8a:	683b      	ldr	r3, [r7, #0]
10004d8c:	2101      	movs	r1, #1
10004d8e:	4099      	lsls	r1, r3
10004d90:	1c0b      	adds	r3, r1, #0
10004d92:	431a      	orrs	r2, r3
10004d94:	687b      	ldr	r3, [r7, #4]
10004d96:	619a      	str	r2, [r3, #24]
}
10004d98:	46bd      	mov	sp, r7
10004d9a:	b002      	add	sp, #8
10004d9c:	bd80      	pop	{r7, pc}
10004d9e:	46c0      	nop			; (mov r8, r8)

10004da0 <PDM_BCCU_Init>:
 * @brief This function Initializes a  PDM_BCCU APP instances based on user
 *          configuration.
 */

PDM_BCCU_STATUS_t PDM_BCCU_Init(PDM_BCCU_t * handle)
{
10004da0:	b590      	push	{r4, r7, lr}
10004da2:	b085      	sub	sp, #20
10004da4:	af00      	add	r7, sp, #0
10004da6:	6078      	str	r0, [r7, #4]
            (handle->intensity <= 4095U) && (handle->output_level <= 1) && (handle->trigger_line <= 1))));

  /* Checking for initialization state of the instance */

  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (PDM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10004da8:	687b      	ldr	r3, [r7, #4]
10004daa:	695b      	ldr	r3, [r3, #20]
10004dac:	220f      	movs	r2, #15
10004dae:	18bc      	adds	r4, r7, r2
10004db0:	1c18      	adds	r0, r3, #0
10004db2:	f000 f961 	bl	10005078 <GLOBAL_BCCU_Init>
10004db6:	1c03      	adds	r3, r0, #0
10004db8:	7023      	strb	r3, [r4, #0]
  if (status != PDM_BCCU_STATUS_FAILURE)
10004dba:	230f      	movs	r3, #15
10004dbc:	18fb      	adds	r3, r7, r3
10004dbe:	781b      	ldrb	r3, [r3, #0]
10004dc0:	2b01      	cmp	r3, #1
10004dc2:	d100      	bne.n	10004dc6 <PDM_BCCU_Init+0x26>
10004dc4:	e07a      	b.n	10004ebc <PDM_BCCU_Init+0x11c>
  {
    if (true == handle->output_pin_enable)
10004dc6:	687b      	ldr	r3, [r7, #4]
10004dc8:	222d      	movs	r2, #45	; 0x2d
10004dca:	5c9b      	ldrb	r3, [r3, r2]
10004dcc:	2b00      	cmp	r3, #0
10004dce:	d00b      	beq.n	10004de8 <PDM_BCCU_Init+0x48>
    {
      /* Hardware initialization based on UI */
      XMC_GPIO_Init(handle->gpio_port, handle->gpio_pin, handle->gpio_config);
10004dd0:	687b      	ldr	r3, [r7, #4]
10004dd2:	68d9      	ldr	r1, [r3, #12]
10004dd4:	687b      	ldr	r3, [r7, #4]
10004dd6:	222c      	movs	r2, #44	; 0x2c
10004dd8:	5c9a      	ldrb	r2, [r3, r2]
10004dda:	687b      	ldr	r3, [r7, #4]
10004ddc:	689b      	ldr	r3, [r3, #8]
10004dde:	1c08      	adds	r0, r1, #0
10004de0:	1c11      	adds	r1, r2, #0
10004de2:	1c1a      	adds	r2, r3, #0
10004de4:	f7fd fd56 	bl	10002894 <XMC_GPIO_Init>
    }
    XMC_BCCU_SetOutputPassiveLevel(handle->bccu_regs, handle->channel_no,
10004de8:	687b      	ldr	r3, [r7, #4]
10004dea:	6819      	ldr	r1, [r3, #0]
10004dec:	687b      	ldr	r3, [r7, #4]
10004dee:	69da      	ldr	r2, [r3, #28]
10004df0:	687b      	ldr	r3, [r7, #4]
10004df2:	7e5b      	ldrb	r3, [r3, #25]
10004df4:	1c08      	adds	r0, r1, #0
10004df6:	1c11      	adds	r1, r2, #0
10004df8:	1c1a      	adds	r2, r3, #0
10004dfa:	f7fd ffab 	bl	10002d54 <XMC_BCCU_SetOutputPassiveLevel>
    		                      (XMC_BCCU_CH_ACTIVE_LEVEL_t)handle->output_level);
    if (true == handle->trap_enable)
10004dfe:	687b      	ldr	r3, [r7, #4]
10004e00:	222e      	movs	r2, #46	; 0x2e
10004e02:	5c9b      	ldrb	r3, [r3, r2]
10004e04:	2b00      	cmp	r3, #0
10004e06:	d007      	beq.n	10004e18 <PDM_BCCU_Init+0x78>
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
10004e08:	687b      	ldr	r3, [r7, #4]
10004e0a:	681a      	ldr	r2, [r3, #0]
10004e0c:	687b      	ldr	r3, [r7, #4]
10004e0e:	69db      	ldr	r3, [r3, #28]
10004e10:	1c10      	adds	r0, r2, #0
10004e12:	1c19      	adds	r1, r3, #0
10004e14:	f7fd ffb2 	bl	10002d7c <XMC_BCCU_EnableTrap>
    }
    if ((bool)true == handle->trigger_en)
10004e18:	687b      	ldr	r3, [r7, #4]
10004e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004e1c:	2b01      	cmp	r3, #1
10004e1e:	d11d      	bne.n	10004e5c <PDM_BCCU_Init+0xbc>
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004e20:	687b      	ldr	r3, [r7, #4]
10004e22:	691a      	ldr	r2, [r3, #16]
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004e24:	687b      	ldr	r3, [r7, #4]
10004e26:	685b      	ldr	r3, [r3, #4]
10004e28:	785b      	ldrb	r3, [r3, #1]
10004e2a:	075b      	lsls	r3, r3, #29
10004e2c:	0fdb      	lsrs	r3, r3, #31
10004e2e:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004e30:	1c19      	adds	r1, r3, #0
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004e32:	687b      	ldr	r3, [r7, #4]
10004e34:	685b      	ldr	r3, [r3, #4]
10004e36:	785b      	ldrb	r3, [r3, #1]
10004e38:	071b      	lsls	r3, r3, #28
10004e3a:	0fdb      	lsrs	r3, r3, #31
10004e3c:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004e3e:	1c10      	adds	r0, r2, #0
10004e40:	1c1a      	adds	r2, r3, #0
10004e42:	f7fd ffe9 	bl	10002e18 <XMC_BCCU_CH_ConfigTrigger>
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
      XMC_BCCU_EnableChannelTrigger (handle->bccu_regs, handle->channel_no,
10004e46:	687b      	ldr	r3, [r7, #4]
10004e48:	6819      	ldr	r1, [r3, #0]
10004e4a:	687b      	ldr	r3, [r7, #4]
10004e4c:	69da      	ldr	r2, [r3, #28]
10004e4e:	687b      	ldr	r3, [r7, #4]
10004e50:	7e9b      	ldrb	r3, [r3, #26]
10004e52:	1c08      	adds	r0, r1, #0
10004e54:	1c11      	adds	r1, r2, #0
10004e56:	1c1a      	adds	r2, r3, #0
10004e58:	f7fd ffa2 	bl	10002da0 <XMC_BCCU_EnableChannelTrigger>
    		                        (XMC_BCCU_CH_TRIGOUT_t)handle->trigger_line);
    }
    XMC_BCCU_CH_Init(handle->bccu_ch, handle->config);
10004e5c:	687b      	ldr	r3, [r7, #4]
10004e5e:	691a      	ldr	r2, [r3, #16]
10004e60:	687b      	ldr	r3, [r7, #4]
10004e62:	685b      	ldr	r3, [r3, #4]
10004e64:	1c10      	adds	r0, r2, #0
10004e66:	1c19      	adds	r1, r3, #0
10004e68:	f7fd ffc2 	bl	10002df0 <XMC_BCCU_CH_Init>

    if (PDM_BCCU_ENABLE_AT_INIT_TRUE == handle->channel_enable_at_init)
10004e6c:	687b      	ldr	r3, [r7, #4]
10004e6e:	7e1b      	ldrb	r3, [r3, #24]
10004e70:	2b01      	cmp	r3, #1
10004e72:	d11f      	bne.n	10004eb4 <PDM_BCCU_Init+0x114>
    {
      /* To set the linear walker prescaler factor of a BCCU channel */
      XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, handle->linear_walk_time);
10004e74:	687b      	ldr	r3, [r7, #4]
10004e76:	691a      	ldr	r2, [r3, #16]
10004e78:	687b      	ldr	r3, [r7, #4]
10004e7a:	6a1b      	ldr	r3, [r3, #32]
10004e7c:	1c10      	adds	r0, r2, #0
10004e7e:	1c19      	adds	r1, r3, #0
10004e80:	f7fd ffee 	bl	10002e60 <XMC_BCCU_CH_SetLinearWalkPrescaler>

      /* Channel Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableChannel(handle->bccu_regs, handle->channel_no);
10004e84:	687b      	ldr	r3, [r7, #4]
10004e86:	681a      	ldr	r2, [r3, #0]
10004e88:	687b      	ldr	r3, [r7, #4]
10004e8a:	69db      	ldr	r3, [r3, #28]
10004e8c:	1c10      	adds	r0, r2, #0
10004e8e:	1c19      	adds	r1, r3, #0
10004e90:	f7fd ff4e 	bl	10002d30 <XMC_BCCU_EnableChannel>

      /* To set the set the channel target intensity */
      XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, handle->intensity);
10004e94:	687b      	ldr	r3, [r7, #4]
10004e96:	691a      	ldr	r2, [r3, #16]
10004e98:	687b      	ldr	r3, [r7, #4]
10004e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004e9c:	1c10      	adds	r0, r2, #0
10004e9e:	1c19      	adds	r1, r3, #0
10004ea0:	f7fd fff6 	bl	10002e90 <XMC_BCCU_CH_SetTargetIntensity>

      /* To Start Linear Walk of channel */
      XMC_BCCU_StartLinearWalk(handle->bccu_regs,handle->channel_no);
10004ea4:	687b      	ldr	r3, [r7, #4]
10004ea6:	681a      	ldr	r2, [r3, #0]
10004ea8:	687b      	ldr	r3, [r7, #4]
10004eaa:	69db      	ldr	r3, [r3, #28]
10004eac:	1c10      	adds	r0, r2, #0
10004eae:	1c19      	adds	r1, r3, #0
10004eb0:	f7ff ff64 	bl	10004d7c <XMC_BCCU_StartLinearWalk>
    }
    /* Return status after updation */
    status = PDM_BCCU_STATUS_SUCCESS;
10004eb4:	230f      	movs	r3, #15
10004eb6:	18fb      	adds	r3, r7, r3
10004eb8:	2200      	movs	r2, #0
10004eba:	701a      	strb	r2, [r3, #0]
  }
  return (status);
10004ebc:	230f      	movs	r3, #15
10004ebe:	18fb      	adds	r3, r7, r3
10004ec0:	781b      	ldrb	r3, [r3, #0]
}
10004ec2:	1c18      	adds	r0, r3, #0
10004ec4:	46bd      	mov	sp, r7
10004ec6:	b005      	add	sp, #20
10004ec8:	bd90      	pop	{r4, r7, pc}
10004eca:	46c0      	nop			; (mov r8, r8)

10004ecc <PDM_BCCU_SetIntensity>:
}
/**
* @brief API to Set Channel Intensity.
*/
void PDM_BCCU_SetIntensity(PDM_BCCU_t *handle, uint32_t intensity)
{
10004ecc:	b580      	push	{r7, lr}
10004ece:	b082      	sub	sp, #8
10004ed0:	af00      	add	r7, sp, #0
10004ed2:	6078      	str	r0, [r7, #4]
10004ed4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetIntensity: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, intensity);
10004ed6:	687b      	ldr	r3, [r7, #4]
10004ed8:	691a      	ldr	r2, [r3, #16]
10004eda:	683b      	ldr	r3, [r7, #0]
10004edc:	1c10      	adds	r0, r2, #0
10004ede:	1c19      	adds	r1, r3, #0
10004ee0:	f7fd ffd6 	bl	10002e90 <XMC_BCCU_CH_SetTargetIntensity>
}
10004ee4:	46bd      	mov	sp, r7
10004ee6:	b002      	add	sp, #8
10004ee8:	bd80      	pop	{r7, pc}
10004eea:	46c0      	nop			; (mov r8, r8)

10004eec <PDM_BCCU_SetLinearWalk>:

/**
* @brief API to Set Linear Walk.
*/
void PDM_BCCU_SetLinearWalk(PDM_BCCU_t *handle, uint32_t prescalar)
{
10004eec:	b580      	push	{r7, lr}
10004eee:	b082      	sub	sp, #8
10004ef0:	af00      	add	r7, sp, #0
10004ef2:	6078      	str	r0, [r7, #4]
10004ef4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetLinearWalk: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, prescalar);
10004ef6:	687b      	ldr	r3, [r7, #4]
10004ef8:	691a      	ldr	r2, [r3, #16]
10004efa:	683b      	ldr	r3, [r7, #0]
10004efc:	1c10      	adds	r0, r2, #0
10004efe:	1c19      	adds	r1, r3, #0
10004f00:	f7fd ffae 	bl	10002e60 <XMC_BCCU_CH_SetLinearWalkPrescaler>
}
10004f04:	46bd      	mov	sp, r7
10004f06:	b002      	add	sp, #8
10004f08:	bd80      	pop	{r7, pc}
10004f0a:	46c0      	nop			; (mov r8, r8)

10004f0c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10004f0c:	b580      	push	{r7, lr}
10004f0e:	b082      	sub	sp, #8
10004f10:	af00      	add	r7, sp, #0
10004f12:	1c02      	adds	r2, r0, #0
10004f14:	1dfb      	adds	r3, r7, #7
10004f16:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10004f18:	4b06      	ldr	r3, [pc, #24]	; (10004f34 <NVIC_EnableIRQ+0x28>)
10004f1a:	1dfa      	adds	r2, r7, #7
10004f1c:	7812      	ldrb	r2, [r2, #0]
10004f1e:	1c11      	adds	r1, r2, #0
10004f20:	221f      	movs	r2, #31
10004f22:	400a      	ands	r2, r1
10004f24:	2101      	movs	r1, #1
10004f26:	4091      	lsls	r1, r2
10004f28:	1c0a      	adds	r2, r1, #0
10004f2a:	601a      	str	r2, [r3, #0]
}
10004f2c:	46bd      	mov	sp, r7
10004f2e:	b002      	add	sp, #8
10004f30:	bd80      	pop	{r7, pc}
10004f32:	46c0      	nop			; (mov r8, r8)
10004f34:	e000e100 	.word	0xe000e100

10004f38 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10004f38:	b5b0      	push	{r4, r5, r7, lr}
10004f3a:	b082      	sub	sp, #8
10004f3c:	af00      	add	r7, sp, #0
10004f3e:	1c02      	adds	r2, r0, #0
10004f40:	6039      	str	r1, [r7, #0]
10004f42:	1dfb      	adds	r3, r7, #7
10004f44:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10004f46:	1dfb      	adds	r3, r7, #7
10004f48:	781b      	ldrb	r3, [r3, #0]
10004f4a:	2b7f      	cmp	r3, #127	; 0x7f
10004f4c:	d92f      	bls.n	10004fae <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004f4e:	4c2d      	ldr	r4, [pc, #180]	; (10005004 <NVIC_SetPriority+0xcc>)
10004f50:	1dfb      	adds	r3, r7, #7
10004f52:	781b      	ldrb	r3, [r3, #0]
10004f54:	1c1a      	adds	r2, r3, #0
10004f56:	230f      	movs	r3, #15
10004f58:	4013      	ands	r3, r2
10004f5a:	3b08      	subs	r3, #8
10004f5c:	0899      	lsrs	r1, r3, #2
10004f5e:	4a29      	ldr	r2, [pc, #164]	; (10005004 <NVIC_SetPriority+0xcc>)
10004f60:	1dfb      	adds	r3, r7, #7
10004f62:	781b      	ldrb	r3, [r3, #0]
10004f64:	1c18      	adds	r0, r3, #0
10004f66:	230f      	movs	r3, #15
10004f68:	4003      	ands	r3, r0
10004f6a:	3b08      	subs	r3, #8
10004f6c:	089b      	lsrs	r3, r3, #2
10004f6e:	3306      	adds	r3, #6
10004f70:	009b      	lsls	r3, r3, #2
10004f72:	18d3      	adds	r3, r2, r3
10004f74:	685b      	ldr	r3, [r3, #4]
10004f76:	1dfa      	adds	r2, r7, #7
10004f78:	7812      	ldrb	r2, [r2, #0]
10004f7a:	1c10      	adds	r0, r2, #0
10004f7c:	2203      	movs	r2, #3
10004f7e:	4002      	ands	r2, r0
10004f80:	00d2      	lsls	r2, r2, #3
10004f82:	1c10      	adds	r0, r2, #0
10004f84:	22ff      	movs	r2, #255	; 0xff
10004f86:	4082      	lsls	r2, r0
10004f88:	43d2      	mvns	r2, r2
10004f8a:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004f8c:	683b      	ldr	r3, [r7, #0]
10004f8e:	019b      	lsls	r3, r3, #6
10004f90:	20ff      	movs	r0, #255	; 0xff
10004f92:	4003      	ands	r3, r0
10004f94:	1df8      	adds	r0, r7, #7
10004f96:	7800      	ldrb	r0, [r0, #0]
10004f98:	1c05      	adds	r5, r0, #0
10004f9a:	2003      	movs	r0, #3
10004f9c:	4028      	ands	r0, r5
10004f9e:	00c0      	lsls	r0, r0, #3
10004fa0:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004fa2:	431a      	orrs	r2, r3
10004fa4:	1d8b      	adds	r3, r1, #6
10004fa6:	009b      	lsls	r3, r3, #2
10004fa8:	18e3      	adds	r3, r4, r3
10004faa:	605a      	str	r2, [r3, #4]
10004fac:	e026      	b.n	10004ffc <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004fae:	4c16      	ldr	r4, [pc, #88]	; (10005008 <NVIC_SetPriority+0xd0>)
10004fb0:	1dfb      	adds	r3, r7, #7
10004fb2:	781b      	ldrb	r3, [r3, #0]
10004fb4:	b25b      	sxtb	r3, r3
10004fb6:	089b      	lsrs	r3, r3, #2
10004fb8:	4913      	ldr	r1, [pc, #76]	; (10005008 <NVIC_SetPriority+0xd0>)
10004fba:	1dfa      	adds	r2, r7, #7
10004fbc:	7812      	ldrb	r2, [r2, #0]
10004fbe:	b252      	sxtb	r2, r2
10004fc0:	0892      	lsrs	r2, r2, #2
10004fc2:	32c0      	adds	r2, #192	; 0xc0
10004fc4:	0092      	lsls	r2, r2, #2
10004fc6:	5852      	ldr	r2, [r2, r1]
10004fc8:	1df9      	adds	r1, r7, #7
10004fca:	7809      	ldrb	r1, [r1, #0]
10004fcc:	1c08      	adds	r0, r1, #0
10004fce:	2103      	movs	r1, #3
10004fd0:	4001      	ands	r1, r0
10004fd2:	00c9      	lsls	r1, r1, #3
10004fd4:	1c08      	adds	r0, r1, #0
10004fd6:	21ff      	movs	r1, #255	; 0xff
10004fd8:	4081      	lsls	r1, r0
10004fda:	43c9      	mvns	r1, r1
10004fdc:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004fde:	683a      	ldr	r2, [r7, #0]
10004fe0:	0192      	lsls	r2, r2, #6
10004fe2:	20ff      	movs	r0, #255	; 0xff
10004fe4:	4002      	ands	r2, r0
10004fe6:	1df8      	adds	r0, r7, #7
10004fe8:	7800      	ldrb	r0, [r0, #0]
10004fea:	1c05      	adds	r5, r0, #0
10004fec:	2003      	movs	r0, #3
10004fee:	4028      	ands	r0, r5
10004ff0:	00c0      	lsls	r0, r0, #3
10004ff2:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004ff4:	430a      	orrs	r2, r1
10004ff6:	33c0      	adds	r3, #192	; 0xc0
10004ff8:	009b      	lsls	r3, r3, #2
10004ffa:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10004ffc:	46bd      	mov	sp, r7
10004ffe:	b002      	add	sp, #8
10005000:	bdb0      	pop	{r4, r5, r7, pc}
10005002:	46c0      	nop			; (mov r8, r8)
10005004:	e000ed00 	.word	0xe000ed00
10005008:	e000e100 	.word	0xe000e100

1000500c <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
1000500c:	b580      	push	{r7, lr}
1000500e:	b082      	sub	sp, #8
10005010:	af00      	add	r7, sp, #0
10005012:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
10005014:	687b      	ldr	r3, [r7, #4]
10005016:	781b      	ldrb	r3, [r3, #0]
10005018:	b25b      	sxtb	r3, r3
1000501a:	1c18      	adds	r0, r3, #0
1000501c:	f7ff ff76 	bl	10004f0c <NVIC_EnableIRQ>
}
10005020:	46bd      	mov	sp, r7
10005022:	b002      	add	sp, #8
10005024:	bd80      	pop	{r7, pc}
10005026:	46c0      	nop			; (mov r8, r8)

10005028 <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
10005028:	b580      	push	{r7, lr}
1000502a:	b082      	sub	sp, #8
1000502c:	af00      	add	r7, sp, #0
1000502e:	6078      	str	r0, [r7, #4]
    INTERRUPT_Enable(handler);
  }
#endif

#if(UC_FAMILY == XMC1)
  NVIC_SetPriority(handler->node, handler->priority);
10005030:	687b      	ldr	r3, [r7, #4]
10005032:	781a      	ldrb	r2, [r3, #0]
10005034:	687b      	ldr	r3, [r7, #4]
10005036:	785b      	ldrb	r3, [r3, #1]
10005038:	1c19      	adds	r1, r3, #0
1000503a:	b253      	sxtb	r3, r2
1000503c:	1c18      	adds	r0, r3, #0
1000503e:	f7ff ff7b 	bl	10004f38 <NVIC_SetPriority>
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | handler->irqctrl));
#endif

  /* Enable the interrupt if enable_at_init is enabled */
  if (handler->enable_at_init == true)
10005042:	687b      	ldr	r3, [r7, #4]
10005044:	789b      	ldrb	r3, [r3, #2]
10005046:	2b00      	cmp	r3, #0
10005048:	d003      	beq.n	10005052 <INTERRUPT_Init+0x2a>
  {
    INTERRUPT_Enable(handler);
1000504a:	687b      	ldr	r3, [r7, #4]
1000504c:	1c18      	adds	r0, r3, #0
1000504e:	f7ff ffdd 	bl	1000500c <INTERRUPT_Enable>
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
10005052:	2300      	movs	r3, #0
}
10005054:	1c18      	adds	r0, r3, #0
10005056:	46bd      	mov	sp, r7
10005058:	b002      	add	sp, #8
1000505a:	bd80      	pop	{r7, pc}

1000505c <XMC_BCCU_EnableInterrupt>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableInterrupt()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableInterrupt (XMC_BCCU_t *const bccu, uint32_t event)
{
1000505c:	b580      	push	{r7, lr}
1000505e:	b082      	sub	sp, #8
10005060:	af00      	add	r7, sp, #0
10005062:	6078      	str	r0, [r7, #4]
10005064:	6039      	str	r1, [r7, #0]
  bccu->EVIER |= event;
10005066:	687b      	ldr	r3, [r7, #4]
10005068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1000506a:	683b      	ldr	r3, [r7, #0]
1000506c:	431a      	orrs	r2, r3
1000506e:	687b      	ldr	r3, [r7, #4]
10005070:	62da      	str	r2, [r3, #44]	; 0x2c
}
10005072:	46bd      	mov	sp, r7
10005074:	b002      	add	sp, #8
10005076:	bd80      	pop	{r7, pc}

10005078 <GLOBAL_BCCU_Init>:
/**
 * @brief   This function Initializes a GLOBAL_BCCU APP instances based on
 *          user configuration.
 */
GLOBAL_BCCU_STATUS_t GLOBAL_BCCU_Init(GLOBAL_BCCU_t *handle)
{
10005078:	b580      	push	{r7, lr}
1000507a:	b084      	sub	sp, #16
1000507c:	af00      	add	r7, sp, #0
1000507e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_BCCU APP handle function pointer uninitialized", (((handle != NULL) &&
  			(handle->bccuregs != NULL)) && ((handle->config != NULL) && (handle->enable_events <= 31U) &&
  	        (handle->trap_source <= 15))));

  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
10005080:	687b      	ldr	r3, [r7, #4]
10005082:	7b9b      	ldrb	r3, [r3, #14]
10005084:	2201      	movs	r2, #1
10005086:	4053      	eors	r3, r2
10005088:	b2db      	uxtb	r3, r3
1000508a:	2b00      	cmp	r3, #0
1000508c:	d02b      	beq.n	100050e6 <GLOBAL_BCCU_Init+0x6e>
  {
    /* Configure Trap input source */
    XMC_BCCU_SelectTrapInput(handle->bccuregs,handle->trap_source);
1000508e:	687b      	ldr	r3, [r7, #4]
10005090:	681a      	ldr	r2, [r3, #0]
10005092:	687b      	ldr	r3, [r7, #4]
10005094:	7b1b      	ldrb	r3, [r3, #12]
10005096:	1c10      	adds	r0, r2, #0
10005098:	1c19      	adds	r1, r3, #0
1000509a:	f7fd fdef 	bl	10002c7c <XMC_BCCU_SelectTrapInput>
    /* Configure Trap input edge*/
    XMC_BCCU_SetTrapEdge(handle->bccuregs,handle->trap_edge);
1000509e:	687b      	ldr	r3, [r7, #4]
100050a0:	681a      	ldr	r2, [r3, #0]
100050a2:	687b      	ldr	r3, [r7, #4]
100050a4:	7b5b      	ldrb	r3, [r3, #13]
100050a6:	1c10      	adds	r0, r2, #0
100050a8:	1c19      	adds	r1, r3, #0
100050aa:	f7fd fe01 	bl	10002cb0 <XMC_BCCU_SetTrapEdge>
    /* Hardware initialization based on UI */
    XMC_BCCU_GlobalInit(handle->bccuregs, handle->config);
100050ae:	687b      	ldr	r3, [r7, #4]
100050b0:	681a      	ldr	r2, [r3, #0]
100050b2:	687b      	ldr	r3, [r7, #4]
100050b4:	685b      	ldr	r3, [r3, #4]
100050b6:	1c10      	adds	r0, r2, #0
100050b8:	1c19      	adds	r1, r3, #0
100050ba:	f7fd fdc7 	bl	10002c4c <XMC_BCCU_GlobalInit>
	/**< Initialize all the interrupt configurations */
    if (0U != handle->enable_events)
100050be:	687b      	ldr	r3, [r7, #4]
100050c0:	689b      	ldr	r3, [r3, #8]
100050c2:	2b00      	cmp	r3, #0
100050c4:	d007      	beq.n	100050d6 <GLOBAL_BCCU_Init+0x5e>
    {
      XMC_BCCU_EnableInterrupt(handle->bccuregs, handle->enable_events);
100050c6:	687b      	ldr	r3, [r7, #4]
100050c8:	681a      	ldr	r2, [r3, #0]
100050ca:	687b      	ldr	r3, [r7, #4]
100050cc:	689b      	ldr	r3, [r3, #8]
100050ce:	1c10      	adds	r0, r2, #0
100050d0:	1c19      	adds	r1, r3, #0
100050d2:	f7ff ffc3 	bl	1000505c <XMC_BCCU_EnableInterrupt>
    }
    /* Return status after initialization */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
100050d6:	230f      	movs	r3, #15
100050d8:	18fb      	adds	r3, r7, r3
100050da:	2200      	movs	r2, #0
100050dc:	701a      	strb	r2, [r3, #0]

    /* Update the Initialization status of the GLOBAL_BCCU APP instance */
    handle->init_status = true;
100050de:	687b      	ldr	r3, [r7, #4]
100050e0:	2201      	movs	r2, #1
100050e2:	739a      	strb	r2, [r3, #14]
100050e4:	e003      	b.n	100050ee <GLOBAL_BCCU_Init+0x76>
  }
  else
  {
    /* Return the status if instance is already initialized */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
100050e6:	230f      	movs	r3, #15
100050e8:	18fb      	adds	r3, r7, r3
100050ea:	2200      	movs	r2, #0
100050ec:	701a      	strb	r2, [r3, #0]
  }
  return (status);
100050ee:	230f      	movs	r3, #15
100050f0:	18fb      	adds	r3, r7, r3
100050f2:	781b      	ldrb	r3, [r3, #0]
}
100050f4:	1c18      	adds	r0, r3, #0
100050f6:	46bd      	mov	sp, r7
100050f8:	b004      	add	sp, #16
100050fa:	bd80      	pop	{r7, pc}

100050fc <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
100050fc:	b580      	push	{r7, lr}
100050fe:	b082      	sub	sp, #8
10005100:	af00      	add	r7, sp, #0
10005102:	6078      	str	r0, [r7, #4]
10005104:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
10005106:	687b      	ldr	r3, [r7, #4]
10005108:	2280      	movs	r2, #128	; 0x80
1000510a:	589a      	ldr	r2, [r3, r2]
1000510c:	683b      	ldr	r3, [r7, #0]
1000510e:	3310      	adds	r3, #16
10005110:	1c19      	adds	r1, r3, #0
10005112:	2301      	movs	r3, #1
10005114:	408b      	lsls	r3, r1
10005116:	431a      	orrs	r2, r3
10005118:	687b      	ldr	r3, [r7, #4]
1000511a:	2180      	movs	r1, #128	; 0x80
1000511c:	505a      	str	r2, [r3, r1]
}
1000511e:	46bd      	mov	sp, r7
10005120:	b002      	add	sp, #8
10005122:	bd80      	pop	{r7, pc}

10005124 <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
10005124:	b580      	push	{r7, lr}
10005126:	b084      	sub	sp, #16
10005128:	af00      	add	r7, sp, #0
1000512a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL))
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
1000512c:	687b      	ldr	r3, [r7, #4]
1000512e:	7d1b      	ldrb	r3, [r3, #20]
10005130:	2b02      	cmp	r3, #2
10005132:	d152      	bne.n	100051da <GLOBAL_ADC_Init+0xb6>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
10005134:	687b      	ldr	r3, [r7, #4]
10005136:	68da      	ldr	r2, [r3, #12]
10005138:	687b      	ldr	r3, [r7, #4]
1000513a:	689b      	ldr	r3, [r3, #8]
1000513c:	1c10      	adds	r0, r2, #0
1000513e:	1c19      	adds	r1, r3, #0
10005140:	f7fe f9f4 	bl	1000352c <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
10005144:	2300      	movs	r3, #0
10005146:	60fb      	str	r3, [r7, #12]
10005148:	e038      	b.n	100051bc <GLOBAL_ADC_Init+0x98>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
1000514a:	687b      	ldr	r3, [r7, #4]
1000514c:	68fa      	ldr	r2, [r7, #12]
1000514e:	0092      	lsls	r2, r2, #2
10005150:	58d3      	ldr	r3, [r2, r3]
10005152:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
10005154:	687b      	ldr	r3, [r7, #4]
10005156:	68fa      	ldr	r2, [r7, #12]
10005158:	0092      	lsls	r2, r2, #2
1000515a:	58d3      	ldr	r3, [r2, r3]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
1000515c:	685b      	ldr	r3, [r3, #4]
1000515e:	1c08      	adds	r0, r1, #0
10005160:	1c19      	adds	r1, r3, #0
10005162:	f7fe fa49 	bl	100035f8 <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
10005166:	687b      	ldr	r3, [r7, #4]
10005168:	68fa      	ldr	r2, [r7, #12]
1000516a:	0092      	lsls	r2, r2, #2
1000516c:	58d3      	ldr	r3, [r2, r3]
1000516e:	681b      	ldr	r3, [r3, #0]
10005170:	1c18      	adds	r0, r3, #0
10005172:	2103      	movs	r1, #3
10005174:	f7fe fae8 	bl	10003748 <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
10005178:	687b      	ldr	r3, [r7, #4]
1000517a:	68fa      	ldr	r2, [r7, #12]
1000517c:	0092      	lsls	r2, r2, #2
1000517e:	58d3      	ldr	r3, [r2, r3]
10005180:	7a1b      	ldrb	r3, [r3, #8]
10005182:	2201      	movs	r2, #1
10005184:	4053      	eors	r3, r2
10005186:	b2db      	uxtb	r3, r3
10005188:	2b00      	cmp	r3, #0
1000518a:	d006      	beq.n	1000519a <GLOBAL_ADC_Init+0x76>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
1000518c:	687b      	ldr	r3, [r7, #4]
1000518e:	68da      	ldr	r2, [r3, #12]
10005190:	68fb      	ldr	r3, [r7, #12]
10005192:	1c10      	adds	r0, r2, #0
10005194:	1c19      	adds	r1, r3, #0
10005196:	f7ff ffb1 	bl	100050fc <XMC_VADC_GLOBAL_DisablePostCalibration>
      }

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
1000519a:	687b      	ldr	r3, [r7, #4]
1000519c:	691a      	ldr	r2, [r3, #16]
1000519e:	68fb      	ldr	r3, [r7, #12]
100051a0:	b2db      	uxtb	r3, r3
100051a2:	1c10      	adds	r0, r2, #0
100051a4:	1c19      	adds	r1, r3, #0
100051a6:	f7fe fb2f 	bl	10003808 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
100051aa:	687b      	ldr	r3, [r7, #4]
100051ac:	68fa      	ldr	r2, [r7, #12]
100051ae:	0092      	lsls	r2, r2, #2
100051b0:	58d3      	ldr	r3, [r2, r3]
100051b2:	2200      	movs	r2, #0
100051b4:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
100051b6:	68fb      	ldr	r3, [r7, #12]
100051b8:	3301      	adds	r3, #1
100051ba:	60fb      	str	r3, [r7, #12]
100051bc:	68fb      	ldr	r3, [r7, #12]
100051be:	2b01      	cmp	r3, #1
100051c0:	d9c3      	bls.n	1000514a <GLOBAL_ADC_Init+0x26>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
    }
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
    if((bool)true == handle_ptr->enable_startup_calibration)
100051c2:	687b      	ldr	r3, [r7, #4]
100051c4:	7d5b      	ldrb	r3, [r3, #21]
100051c6:	2b00      	cmp	r3, #0
100051c8:	d004      	beq.n	100051d4 <GLOBAL_ADC_Init+0xb0>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
100051ca:	687b      	ldr	r3, [r7, #4]
100051cc:	68db      	ldr	r3, [r3, #12]
100051ce:	1c18      	adds	r0, r3, #0
100051d0:	f7fe f9d8 	bl	10003584 <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
100051d4:	687b      	ldr	r3, [r7, #4]
100051d6:	2200      	movs	r2, #0
100051d8:	751a      	strb	r2, [r3, #20]
  }
  return (handle_ptr->init_state);
100051da:	687b      	ldr	r3, [r7, #4]
100051dc:	7d1b      	ldrb	r3, [r3, #20]
}
100051de:	1c18      	adds	r0, r3, #0
100051e0:	46bd      	mov	sp, r7
100051e2:	b004      	add	sp, #16
100051e4:	bd80      	pop	{r7, pc}
100051e6:	46c0      	nop			; (mov r8, r8)

100051e8 <XMC_FLASH_SetHardReadLevel>:
 * \par<b>Related APIs:</b><BR>
 * None 
 *
 */
__STATIC_INLINE void XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_t level)
{
100051e8:	b580      	push	{r7, lr}
100051ea:	b082      	sub	sp, #8
100051ec:	af00      	add	r7, sp, #0
100051ee:	1c02      	adds	r2, r0, #0
100051f0:	1dfb      	adds	r3, r7, #7
100051f2:	701a      	strb	r2, [r3, #0]
  NVM->NVMCONF &= (uint16_t)(~(uint16_t)NVM_NVMCONF_HRLEV_Msk);
100051f4:	4a0b      	ldr	r2, [pc, #44]	; (10005224 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051f6:	4b0b      	ldr	r3, [pc, #44]	; (10005224 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051f8:	891b      	ldrh	r3, [r3, #8]
100051fa:	b29b      	uxth	r3, r3
100051fc:	2106      	movs	r1, #6
100051fe:	438b      	bics	r3, r1
10005200:	b29b      	uxth	r3, r3
10005202:	8113      	strh	r3, [r2, #8]
  NVM->NVMCONF |= (uint16_t)(level<< (uint16_t)NVM_NVMCONF_HRLEV_Pos);
10005204:	4907      	ldr	r1, [pc, #28]	; (10005224 <XMC_FLASH_SetHardReadLevel+0x3c>)
10005206:	4b07      	ldr	r3, [pc, #28]	; (10005224 <XMC_FLASH_SetHardReadLevel+0x3c>)
10005208:	891b      	ldrh	r3, [r3, #8]
1000520a:	b29a      	uxth	r2, r3
1000520c:	1dfb      	adds	r3, r7, #7
1000520e:	781b      	ldrb	r3, [r3, #0]
10005210:	b29b      	uxth	r3, r3
10005212:	18db      	adds	r3, r3, r3
10005214:	b29b      	uxth	r3, r3
10005216:	4313      	orrs	r3, r2
10005218:	b29b      	uxth	r3, r3
1000521a:	810b      	strh	r3, [r1, #8]
}
1000521c:	46bd      	mov	sp, r7
1000521e:	b002      	add	sp, #8
10005220:	bd80      	pop	{r7, pc}
10005222:	46c0      	nop			; (mov r8, r8)
10005224:	40050000 	.word	0x40050000

10005228 <E_EEPROM_XMC1_Init>:
 * 
 * Description     : Driver Module Initialization function. This service shall initialize the Flash EEPROM Emulation 
 *                   module using the values provided by configuration set.
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_Init(E_EEPROM_XMC1_t *const handle_ptr)
{
10005228:	b580      	push	{r7, lr}
1000522a:	b086      	sub	sp, #24
1000522c:	af00      	add	r7, sp, #0
1000522e:	6078      	str	r0, [r7, #4]
  uint32_t marker_state;

  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (handle_ptr != NULL))

  /* Check if the E_EEPROM_XMC1_Init API is called once*/
  if (handle_ptr->state != E_EEPROM_XMC1_STATUS_SUCCESS)
10005230:	687b      	ldr	r3, [r7, #4]
10005232:	7a1b      	ldrb	r3, [r3, #8]
10005234:	2b00      	cmp	r3, #0
10005236:	d100      	bne.n	1000523a <E_EEPROM_XMC1_Init+0x12>
10005238:	e084      	b.n	10005344 <E_EEPROM_XMC1_Init+0x11c>
    }
    else
    #endif
    {
      /* Initialize the cache variables for the User defined Block configuration list */
      indx = 0U;
1000523a:	2300      	movs	r3, #0
1000523c:	617b      	str	r3, [r7, #20]
      do
      {
        E_EEPROM_XMC1_CACHE_t * block_ptr;
        block_ptr = &(handle_ptr->data_ptr->block_info[indx]);
1000523e:	687b      	ldr	r3, [r7, #4]
10005240:	685a      	ldr	r2, [r3, #4]
10005242:	697b      	ldr	r3, [r7, #20]
10005244:	00db      	lsls	r3, r3, #3
10005246:	18d3      	adds	r3, r2, r3
10005248:	613b      	str	r3, [r7, #16]

        block_ptr->address = 0U;
1000524a:	693b      	ldr	r3, [r7, #16]
1000524c:	2200      	movs	r2, #0
1000524e:	601a      	str	r2, [r3, #0]
        block_ptr->status.consistent = 0U;
10005250:	693b      	ldr	r3, [r7, #16]
10005252:	791a      	ldrb	r2, [r3, #4]
10005254:	2102      	movs	r1, #2
10005256:	438a      	bics	r2, r1
10005258:	711a      	strb	r2, [r3, #4]
        block_ptr->status.valid = 1U;
1000525a:	693b      	ldr	r3, [r7, #16]
1000525c:	791a      	ldrb	r2, [r3, #4]
1000525e:	2101      	movs	r1, #1
10005260:	430a      	orrs	r2, r1
10005262:	711a      	strb	r2, [r3, #4]
        block_ptr->status.copied = 0U;
10005264:	693b      	ldr	r3, [r7, #16]
10005266:	791a      	ldrb	r2, [r3, #4]
10005268:	2104      	movs	r1, #4
1000526a:	438a      	bics	r2, r1
1000526c:	711a      	strb	r2, [r3, #4]
        block_ptr->status.crc = 0U;
1000526e:	693b      	ldr	r3, [r7, #16]
10005270:	791a      	ldrb	r2, [r3, #4]
10005272:	2108      	movs	r1, #8
10005274:	438a      	bics	r2, r1
10005276:	711a      	strb	r2, [r3, #4]
        indx++;
10005278:	697b      	ldr	r3, [r7, #20]
1000527a:	3301      	adds	r3, #1
1000527c:	617b      	str	r3, [r7, #20]
      } while (indx < handle_ptr->block_count);
1000527e:	687b      	ldr	r3, [r7, #4]
10005280:	7a5b      	ldrb	r3, [r3, #9]
10005282:	1e1a      	subs	r2, r3, #0
10005284:	697b      	ldr	r3, [r7, #20]
10005286:	429a      	cmp	r2, r3
10005288:	d8d9      	bhi.n	1000523e <E_EEPROM_XMC1_Init+0x16>

      /********* Initialize all global variables *****************/
      handle_ptr->data_ptr->updated_cache_index = 0U;
1000528a:	687b      	ldr	r3, [r7, #4]
1000528c:	685a      	ldr	r2, [r3, #4]
1000528e:	23c2      	movs	r3, #194	; 0xc2
10005290:	005b      	lsls	r3, r3, #1
10005292:	2100      	movs	r1, #0
10005294:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->cache_state = E_EEPROM_XMC1_CACHE_IDLE;
10005296:	687b      	ldr	r3, [r7, #4]
10005298:	685a      	ldr	r2, [r3, #4]
1000529a:	23c0      	movs	r3, #192	; 0xc0
1000529c:	005b      	lsls	r3, r3, #1
1000529e:	2100      	movs	r1, #0
100052a0:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_state = E_EEPROM_XMC1_GC_UNINT;
100052a2:	687b      	ldr	r3, [r7, #4]
100052a4:	685a      	ldr	r2, [r3, #4]
100052a6:	23ba      	movs	r3, #186	; 0xba
100052a8:	005b      	lsls	r3, r3, #1
100052aa:	2100      	movs	r1, #0
100052ac:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->init_gc_state = 0U;
100052ae:	687b      	ldr	r3, [r7, #4]
100052b0:	685a      	ldr	r2, [r3, #4]
100052b2:	23bc      	movs	r3, #188	; 0xbc
100052b4:	005b      	lsls	r3, r3, #1
100052b6:	2100      	movs	r1, #0
100052b8:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_log_block_count = 0U;
100052ba:	687b      	ldr	r3, [r7, #4]
100052bc:	685a      	ldr	r2, [r3, #4]
100052be:	23be      	movs	r3, #190	; 0xbe
100052c0:	005b      	lsls	r3, r3, #1
100052c2:	2100      	movs	r1, #0
100052c4:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->crc_buffer = 0U;
100052c6:	687b      	ldr	r3, [r7, #4]
100052c8:	685b      	ldr	r3, [r3, #4]
100052ca:	2200      	movs	r2, #0
100052cc:	66da      	str	r2, [r3, #108]	; 0x6c

      handle_ptr->data_ptr->written_block_counter = (uint32_t)0;
100052ce:	687b      	ldr	r3, [r7, #4]
100052d0:	685b      	ldr	r3, [r3, #4]
100052d2:	2200      	movs	r2, #0
100052d4:	659a      	str	r2, [r3, #88]	; 0x58
      handle_ptr->data_ptr->curr_bank_src_addr = 0U;
100052d6:	687b      	ldr	r3, [r7, #4]
100052d8:	685b      	ldr	r3, [r3, #4]
100052da:	2200      	movs	r2, #0
100052dc:	651a      	str	r2, [r3, #80]	; 0x50
      handle_ptr->data_ptr->gc_src_addr = 0U;
100052de:	687b      	ldr	r3, [r7, #4]
100052e0:	685b      	ldr	r3, [r3, #4]
100052e2:	2200      	movs	r2, #0
100052e4:	641a      	str	r2, [r3, #64]	; 0x40
      handle_ptr->data_ptr->gc_dest_addr = 0U;
100052e6:	687b      	ldr	r3, [r7, #4]
100052e8:	685b      	ldr	r3, [r3, #4]
100052ea:	2200      	movs	r2, #0
100052ec:	63da      	str	r2, [r3, #60]	; 0x3c
      handle_ptr->data_ptr->next_free_block_addr = 0U;
100052ee:	687b      	ldr	r3, [r7, #4]
100052f0:	685b      	ldr	r3, [r3, #4]
100052f2:	2200      	movs	r2, #0
100052f4:	64da      	str	r2, [r3, #76]	; 0x4c
      handle_ptr->data_ptr->gc_block_counter = (uint32_t)0;
100052f6:	687b      	ldr	r3, [r7, #4]
100052f8:	685b      	ldr	r3, [r3, #4]
100052fa:	2200      	movs	r2, #0
100052fc:	655a      	str	r2, [r3, #84]	; 0x54
      handle_ptr->data_ptr->user_write_bytes_count = 0U;
100052fe:	687b      	ldr	r3, [r7, #4]
10005300:	685a      	ldr	r2, [r3, #4]
10005302:	23b8      	movs	r3, #184	; 0xb8
10005304:	005b      	lsls	r3, r3, #1
10005306:	2100      	movs	r1, #0
10005308:	50d1      	str	r1, [r2, r3]

      handle_ptr->data_ptr->current_bank = 0U;
1000530a:	687b      	ldr	r3, [r7, #4]
1000530c:	685b      	ldr	r3, [r3, #4]
1000530e:	2200      	movs	r2, #0
10005310:	639a      	str	r2, [r3, #56]	; 0x38

      XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_WRITTEN);
10005312:	2001      	movs	r0, #1
10005314:	f7ff ff68 	bl	100051e8 <XMC_FLASH_SetHardReadLevel>

      /* Read the marker blocks from flash and decide the MARKER STATES */
      marker_state = E_EEPROM_XMC1_lReadMarkerBlocks();
10005318:	f001 f81a 	bl	10006350 <E_EEPROM_XMC1_lReadMarkerBlocks>
1000531c:	1c03      	adds	r3, r0, #0
1000531e:	60fb      	str	r3, [r7, #12]

      /*
       * Call INIT-GC state machine function to take decision on current MARKER STATE available.
       * Progress to GC state machine or PrepareDFLASH State machine after completing  the Cache update
       */
      E_EEPROM_XMC1_lInitGc(marker_state);
10005320:	68fb      	ldr	r3, [r7, #12]
10005322:	1c18      	adds	r0, r3, #0
10005324:	f000 f8d4 	bl	100054d0 <E_EEPROM_XMC1_lInitGc>

      /* If Initialization is done without any errors, set the INIT API called state into Initialized once */
      if (handle_ptr->data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
10005328:	687b      	ldr	r3, [r7, #4]
1000532a:	685a      	ldr	r2, [r3, #4]
1000532c:	23ba      	movs	r3, #186	; 0xba
1000532e:	005b      	lsls	r3, r3, #1
10005330:	58d3      	ldr	r3, [r2, r3]
10005332:	2b0a      	cmp	r3, #10
10005334:	d103      	bne.n	1000533e <E_EEPROM_XMC1_Init+0x116>
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_SUCCESS;
10005336:	687b      	ldr	r3, [r7, #4]
10005338:	2200      	movs	r2, #0
1000533a:	721a      	strb	r2, [r3, #8]
1000533c:	e002      	b.n	10005344 <E_EEPROM_XMC1_Init+0x11c>
      }
      else
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_FAILURE;
1000533e:	687b      	ldr	r3, [r7, #4]
10005340:	2201      	movs	r2, #1
10005342:	721a      	strb	r2, [r3, #8]
      }
    }
  }
  return (handle_ptr->state);
10005344:	687b      	ldr	r3, [r7, #4]
10005346:	7a1b      	ldrb	r3, [r3, #8]
}
10005348:	1c18      	adds	r0, r3, #0
1000534a:	46bd      	mov	sp, r7
1000534c:	b006      	add	sp, #24
1000534e:	bd80      	pop	{r7, pc}

10005350 <E_EEPROM_XMC1_Write>:
 * Return value   : E_EEPROM_XMC1_OPERATION_STATUS_t
 * 
 * Description    : This function shall write user data block into flash.
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Write(uint8_t block_number, uint8_t *data_buffer_ptr)
{
10005350:	b580      	push	{r7, lr}
10005352:	b084      	sub	sp, #16
10005354:	af00      	add	r7, sp, #0
10005356:	1c02      	adds	r2, r0, #0
10005358:	6039      	str	r1, [r7, #0]
1000535a:	1dfb      	adds	r3, r7, #7
1000535c:	701a      	strb	r2, [r3, #0]
  E_EEPROM_XMC1_OPERATION_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000535e:	4b10      	ldr	r3, [pc, #64]	; (100053a0 <E_EEPROM_XMC1_Write+0x50>)
10005360:	685b      	ldr	r3, [r3, #4]
10005362:	60bb      	str	r3, [r7, #8]
  
  XMC_ASSERT("E_EEPROM_XMC1_Write:Wrong Block Number", (E_EEPROM_XMC1_lGetUsrBlockIndex(block_number) !=
                                                        E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (data_buffer_ptr != NULL))
  
  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10005364:	230f      	movs	r3, #15
10005366:	18fb      	adds	r3, r7, r3
10005368:	2205      	movs	r2, #5
1000536a:	701a      	strb	r2, [r3, #0]

  /* Execute only if there is no previous pending request and the GC process is in IDLE state */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
1000536c:	68ba      	ldr	r2, [r7, #8]
1000536e:	23ba      	movs	r3, #186	; 0xba
10005370:	005b      	lsls	r3, r3, #1
10005372:	58d3      	ldr	r3, [r2, r3]
10005374:	2b0a      	cmp	r3, #10
10005376:	d10b      	bne.n	10005390 <E_EEPROM_XMC1_Write+0x40>
  {
    /* Call local function to write the specified block of data into flash */
    status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lLocalWrite(block_number, data_buffer_ptr, 0U);
10005378:	1dfb      	adds	r3, r7, #7
1000537a:	781a      	ldrb	r2, [r3, #0]
1000537c:	683b      	ldr	r3, [r7, #0]
1000537e:	1c10      	adds	r0, r2, #0
10005380:	1c19      	adds	r1, r3, #0
10005382:	2200      	movs	r2, #0
10005384:	f001 f932 	bl	100065ec <E_EEPROM_XMC1_lLocalWrite>
10005388:	1c02      	adds	r2, r0, #0
1000538a:	230f      	movs	r3, #15
1000538c:	18fb      	adds	r3, r7, r3
1000538e:	701a      	strb	r2, [r3, #0]
  }

  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
10005390:	230f      	movs	r3, #15
10005392:	18fb      	adds	r3, r7, r3
10005394:	781b      	ldrb	r3, [r3, #0]
}
10005396:	1c18      	adds	r0, r3, #0
10005398:	46bd      	mov	sp, r7
1000539a:	b004      	add	sp, #16
1000539c:	bd80      	pop	{r7, pc}
1000539e:	46c0      	nop			; (mov r8, r8)
100053a0:	20000718 	.word	0x20000718

100053a4 <E_EEPROM_XMC1_Read>:
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Read(uint8_t block_number,
                                                    uint32_t offset,
                                                    uint8_t *data_buffer_ptr,
                                                    uint32_t length)
{
100053a4:	b580      	push	{r7, lr}
100053a6:	b088      	sub	sp, #32
100053a8:	af00      	add	r7, sp, #0
100053aa:	60b9      	str	r1, [r7, #8]
100053ac:	607a      	str	r2, [r7, #4]
100053ae:	603b      	str	r3, [r7, #0]
100053b0:	230f      	movs	r3, #15
100053b2:	18fb      	adds	r3, r7, r3
100053b4:	1c02      	adds	r2, r0, #0
100053b6:	701a      	strb	r2, [r3, #0]
  uint32_t block_size;
  uint32_t user_block_index;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_OPERATION_STATUS_t status;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100053b8:	4b31      	ldr	r3, [pc, #196]	; (10005480 <E_EEPROM_XMC1_Read+0xdc>)
100053ba:	685b      	ldr	r3, [r3, #4]
100053bc:	61bb      	str	r3, [r7, #24]
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
100053be:	230f      	movs	r3, #15
100053c0:	18fb      	adds	r3, r7, r3
100053c2:	781b      	ldrb	r3, [r3, #0]
100053c4:	1c18      	adds	r0, r3, #0
100053c6:	f000 ff1b 	bl	10006200 <E_EEPROM_XMC1_lGetUsrBlockIndex>
100053ca:	1c03      	adds	r3, r0, #0
100053cc:	617b      	str	r3, [r7, #20]
  block_size = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[user_block_index].size;
100053ce:	4b2c      	ldr	r3, [pc, #176]	; (10005480 <E_EEPROM_XMC1_Read+0xdc>)
100053d0:	681a      	ldr	r2, [r3, #0]
100053d2:	697b      	ldr	r3, [r7, #20]
100053d4:	00db      	lsls	r3, r3, #3
100053d6:	18d3      	adds	r3, r2, r3
100053d8:	685b      	ldr	r3, [r3, #4]
100053da:	613b      	str	r3, [r7, #16]
  
  XMC_ASSERT("E_EEPROM_XMC1_Read:Wrong Block Number", (user_block_index  != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Read:Invalid Buffer Pointer", (data_buffer_ptr != NULL))

  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
100053dc:	231f      	movs	r3, #31
100053de:	18fb      	adds	r3, r7, r3
100053e0:	2205      	movs	r2, #5
100053e2:	701a      	strb	r2, [r3, #0]

  /*Execute only if GC process is in IDLE state */
  if ((data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE) && (((uint32_t)offset + length) <= block_size))
100053e4:	69ba      	ldr	r2, [r7, #24]
100053e6:	23ba      	movs	r3, #186	; 0xba
100053e8:	005b      	lsls	r3, r3, #1
100053ea:	58d3      	ldr	r3, [r2, r3]
100053ec:	2b0a      	cmp	r3, #10
100053ee:	d140      	bne.n	10005472 <E_EEPROM_XMC1_Read+0xce>
100053f0:	68ba      	ldr	r2, [r7, #8]
100053f2:	683b      	ldr	r3, [r7, #0]
100053f4:	18d2      	adds	r2, r2, r3
100053f6:	693b      	ldr	r3, [r7, #16]
100053f8:	429a      	cmp	r2, r3
100053fa:	d83a      	bhi.n	10005472 <E_EEPROM_XMC1_Read+0xce>
  {
    if (data_ptr->block_info[user_block_index].status.valid == 0U) /* If cache says Inconsistent */
100053fc:	69ba      	ldr	r2, [r7, #24]
100053fe:	697b      	ldr	r3, [r7, #20]
10005400:	00db      	lsls	r3, r3, #3
10005402:	18d3      	adds	r3, r2, r3
10005404:	791b      	ldrb	r3, [r3, #4]
10005406:	07db      	lsls	r3, r3, #31
10005408:	0fdb      	lsrs	r3, r3, #31
1000540a:	b2db      	uxtb	r3, r3
1000540c:	2b00      	cmp	r3, #0
1000540e:	d104      	bne.n	1000541a <E_EEPROM_XMC1_Read+0x76>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INVALID_BLOCK;
10005410:	231f      	movs	r3, #31
10005412:	18fb      	adds	r3, r7, r3
10005414:	2203      	movs	r2, #3
10005416:	701a      	strb	r2, [r3, #0]
10005418:	e02b      	b.n	10005472 <E_EEPROM_XMC1_Read+0xce>
    }
    else if (data_ptr->block_info[user_block_index].status.consistent == 0U) /* If cache says Invalid */
1000541a:	69ba      	ldr	r2, [r7, #24]
1000541c:	697b      	ldr	r3, [r7, #20]
1000541e:	00db      	lsls	r3, r3, #3
10005420:	18d3      	adds	r3, r2, r3
10005422:	791b      	ldrb	r3, [r3, #4]
10005424:	079b      	lsls	r3, r3, #30
10005426:	0fdb      	lsrs	r3, r3, #31
10005428:	b2db      	uxtb	r3, r3
1000542a:	2b00      	cmp	r3, #0
1000542c:	d104      	bne.n	10005438 <E_EEPROM_XMC1_Read+0x94>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INCONSISTENT_BLOCK;
1000542e:	231f      	movs	r3, #31
10005430:	18fb      	adds	r3, r7, r3
10005432:	2202      	movs	r2, #2
10005434:	701a      	strb	r2, [r3, #0]
10005436:	e01c      	b.n	10005472 <E_EEPROM_XMC1_Read+0xce>
    }
    else
    {
      data_ptr->read_start_address = data_ptr->block_info[user_block_index].address;
10005438:	69bb      	ldr	r3, [r7, #24]
1000543a:	697a      	ldr	r2, [r7, #20]
1000543c:	00d2      	lsls	r2, r2, #3
1000543e:	58d1      	ldr	r1, [r2, r3]
10005440:	69ba      	ldr	r2, [r7, #24]
10005442:	23c6      	movs	r3, #198	; 0xc6
10005444:	005b      	lsls	r3, r3, #1
10005446:	50d1      	str	r1, [r2, r3]
      status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lReadBlockContents(data_buffer_ptr , length , offset);
10005448:	6879      	ldr	r1, [r7, #4]
1000544a:	683a      	ldr	r2, [r7, #0]
1000544c:	68bb      	ldr	r3, [r7, #8]
1000544e:	1c08      	adds	r0, r1, #0
10005450:	1c11      	adds	r1, r2, #0
10005452:	1c1a      	adds	r2, r3, #0
10005454:	f001 fb32 	bl	10006abc <E_EEPROM_XMC1_lReadBlockContents>
10005458:	1c02      	adds	r2, r0, #0
1000545a:	231f      	movs	r3, #31
1000545c:	18fb      	adds	r3, r7, r3
1000545e:	701a      	strb	r2, [r3, #0]

      if ((uint32_t)status != 0U)
10005460:	231f      	movs	r3, #31
10005462:	18fb      	adds	r3, r7, r3
10005464:	781b      	ldrb	r3, [r3, #0]
10005466:	2b00      	cmp	r3, #0
10005468:	d003      	beq.n	10005472 <E_EEPROM_XMC1_Read+0xce>
      {
         status = E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
1000546a:	231f      	movs	r3, #31
1000546c:	18fb      	adds	r3, r7, r3
1000546e:	2201      	movs	r2, #1
10005470:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
10005472:	231f      	movs	r3, #31
10005474:	18fb      	adds	r3, r7, r3
10005476:	781b      	ldrb	r3, [r3, #0]
}
10005478:	1c18      	adds	r0, r3, #0
1000547a:	46bd      	mov	sp, r7
1000547c:	b008      	add	sp, #32
1000547e:	bd80      	pop	{r7, pc}
10005480:	20000718 	.word	0x20000718

10005484 <E_EEPROM_XMC1_GetStatus>:
 * Return value    : E_EEPROM_XMC1_STATUS_t
 *
 * Description     : This function shall return the status of the APP
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_GetStatus(void)
{
10005484:	b580      	push	{r7, lr}
10005486:	b082      	sub	sp, #8
10005488:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000548a:	4b10      	ldr	r3, [pc, #64]	; (100054cc <E_EEPROM_XMC1_GetStatus+0x48>)
1000548c:	685b      	ldr	r3, [r3, #4]
1000548e:	603b      	str	r3, [r7, #0]
  
  /* If the GC/InitGC has failed */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
10005490:	683a      	ldr	r2, [r7, #0]
10005492:	23ba      	movs	r3, #186	; 0xba
10005494:	005b      	lsls	r3, r3, #1
10005496:	58d3      	ldr	r3, [r2, r3]
10005498:	2b0a      	cmp	r3, #10
1000549a:	d103      	bne.n	100054a4 <E_EEPROM_XMC1_GetStatus+0x20>
  {
     status = E_EEPROM_XMC1_STATUS_IDLE;
1000549c:	1dfb      	adds	r3, r7, #7
1000549e:	2203      	movs	r2, #3
100054a0:	701a      	strb	r2, [r3, #0]
100054a2:	e00c      	b.n	100054be <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else if (data_ptr->gc_state == E_EEPROM_XMC1_GC_FAIL)
100054a4:	683a      	ldr	r2, [r7, #0]
100054a6:	23ba      	movs	r3, #186	; 0xba
100054a8:	005b      	lsls	r3, r3, #1
100054aa:	58d3      	ldr	r3, [r2, r3]
100054ac:	2b09      	cmp	r3, #9
100054ae:	d103      	bne.n	100054b8 <E_EEPROM_XMC1_GetStatus+0x34>
  {
     status = E_EEPROM_XMC1_STATUS_FAILURE;
100054b0:	1dfb      	adds	r3, r7, #7
100054b2:	2201      	movs	r2, #1
100054b4:	701a      	strb	r2, [r3, #0]
100054b6:	e002      	b.n	100054be <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else
  {
     status = E_EEPROM_XMC1_STATUS_BUSY;
100054b8:	1dfb      	adds	r3, r7, #7
100054ba:	2204      	movs	r2, #4
100054bc:	701a      	strb	r2, [r3, #0]
  }
  
  return (status);
100054be:	1dfb      	adds	r3, r7, #7
100054c0:	781b      	ldrb	r3, [r3, #0]
}
100054c2:	1c18      	adds	r0, r3, #0
100054c4:	46bd      	mov	sp, r7
100054c6:	b002      	add	sp, #8
100054c8:	bd80      	pop	{r7, pc}
100054ca:	46c0      	nop			; (mov r8, r8)
100054cc:	20000718 	.word	0x20000718

100054d0 <E_EEPROM_XMC1_lInitGc>:
 * Description     : This function shall detect if there was any interruption in the ongoing running state
 *                   (Read/Write/GC). If yes, then this routine shall decide to run a state machine to bring back the 
 *                   emulation to normal state
 */
static void E_EEPROM_XMC1_lInitGc(const uint32_t marker_dirty_state)
{
100054d0:	b580      	push	{r7, lr}
100054d2:	b084      	sub	sp, #16
100054d4:	af00      	add	r7, sp, #0
100054d6:	6078      	str	r0, [r7, #4]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100054d8:	4b25      	ldr	r3, [pc, #148]	; (10005570 <E_EEPROM_XMC1_lInitGc+0xa0>)
100054da:	685b      	ldr	r3, [r3, #4]
100054dc:	60fb      	str	r3, [r7, #12]
  
  if ( marker_dirty_state == E_EEPROM_XMC1_BOTH_BANKS_INVALID )  /* If both Bank state markers are in dirty state */
100054de:	687b      	ldr	r3, [r7, #4]
100054e0:	2b03      	cmp	r3, #3
100054e2:	d107      	bne.n	100054f4 <E_EEPROM_XMC1_lInitGc+0x24>
  {
    data_ptr->init_gc_state = E_EEPROM_XMC1_MB_DIRTY;
100054e4:	68fa      	ldr	r2, [r7, #12]
100054e6:	23bc      	movs	r3, #188	; 0xbc
100054e8:	005b      	lsls	r3, r3, #1
100054ea:	21dd      	movs	r1, #221	; 0xdd
100054ec:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitllegalStateMachine();
100054ee:	f000 f841 	bl	10005574 <E_EEPROM_XMC1_lInitllegalStateMachine>
100054f2:	e039      	b.n	10005568 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK0_INVALID )  /* If Only Bank0 state marker is in dirty state */
100054f4:	687b      	ldr	r3, [r7, #4]
100054f6:	2b01      	cmp	r3, #1
100054f8:	d118      	bne.n	1000552c <E_EEPROM_XMC1_lInitGc+0x5c>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_0F;
100054fa:	68fa      	ldr	r2, [r7, #12]
100054fc:	23bc      	movs	r3, #188	; 0xbc
100054fe:	005b      	lsls	r3, r3, #1
10005500:	58d3      	ldr	r3, [r2, r3]
10005502:	220f      	movs	r2, #15
10005504:	4013      	ands	r3, r2
10005506:	1c19      	adds	r1, r3, #0
10005508:	68fa      	ldr	r2, [r7, #12]
1000550a:	23bc      	movs	r3, #188	; 0xbc
1000550c:	005b      	lsls	r3, r3, #1
1000550e:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_D0;
10005510:	68fa      	ldr	r2, [r7, #12]
10005512:	23bc      	movs	r3, #188	; 0xbc
10005514:	005b      	lsls	r3, r3, #1
10005516:	58d3      	ldr	r3, [r2, r3]
10005518:	22d0      	movs	r2, #208	; 0xd0
1000551a:	431a      	orrs	r2, r3
1000551c:	1c11      	adds	r1, r2, #0
1000551e:	68fa      	ldr	r2, [r7, #12]
10005520:	23bc      	movs	r3, #188	; 0xbc
10005522:	005b      	lsls	r3, r3, #1
10005524:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
10005526:	f000 f841 	bl	100055ac <E_EEPROM_XMC1_lInitDirtyStateMachine>
1000552a:	e01d      	b.n	10005568 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK1_INVALID )  /* If Only Bank1 state marker is in dirty state */
1000552c:	687b      	ldr	r3, [r7, #4]
1000552e:	2b02      	cmp	r3, #2
10005530:	d118      	bne.n	10005564 <E_EEPROM_XMC1_lInitGc+0x94>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_F0;
10005532:	68fa      	ldr	r2, [r7, #12]
10005534:	23bc      	movs	r3, #188	; 0xbc
10005536:	005b      	lsls	r3, r3, #1
10005538:	58d3      	ldr	r3, [r2, r3]
1000553a:	22f0      	movs	r2, #240	; 0xf0
1000553c:	4013      	ands	r3, r2
1000553e:	1c19      	adds	r1, r3, #0
10005540:	68fa      	ldr	r2, [r7, #12]
10005542:	23bc      	movs	r3, #188	; 0xbc
10005544:	005b      	lsls	r3, r3, #1
10005546:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_0D;
10005548:	68fa      	ldr	r2, [r7, #12]
1000554a:	23bc      	movs	r3, #188	; 0xbc
1000554c:	005b      	lsls	r3, r3, #1
1000554e:	58d3      	ldr	r3, [r2, r3]
10005550:	220d      	movs	r2, #13
10005552:	431a      	orrs	r2, r3
10005554:	1c11      	adds	r1, r2, #0
10005556:	68fa      	ldr	r2, [r7, #12]
10005558:	23bc      	movs	r3, #188	; 0xbc
1000555a:	005b      	lsls	r3, r3, #1
1000555c:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
1000555e:	f000 f825 	bl	100055ac <E_EEPROM_XMC1_lInitDirtyStateMachine>
10005562:	e001      	b.n	10005568 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else                                      /* If both Bank state markers have valid state */
  {
    E_EEPROM_XMC1_lInitNormalStateMachine();
10005564:	f000 f876 	bl	10005654 <E_EEPROM_XMC1_lInitNormalStateMachine>
  }
}
10005568:	46bd      	mov	sp, r7
1000556a:	b004      	add	sp, #16
1000556c:	bd80      	pop	{r7, pc}
1000556e:	46c0      	nop			; (mov r8, r8)
10005570:	20000718 	.word	0x20000718

10005574 <E_EEPROM_XMC1_lInitllegalStateMachine>:
 * Return value    : void
 *
 * Description     : This function shall erase all flash and start from fresh depending upon the user configuration
 */
static void E_EEPROM_XMC1_lInitllegalStateMachine(void)
{
10005574:	b580      	push	{r7, lr}
10005576:	b082      	sub	sp, #8
10005578:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000557a:	4b0b      	ldr	r3, [pc, #44]	; (100055a8 <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
1000557c:	685b      	ldr	r3, [r3, #4]
1000557e:	607b      	str	r3, [r7, #4]
  
  /*
   * Any state apart from the normal states is considered as Illegal state. Next operation = Start Prepare DFlash
   * (Only if the configuration option Erase all is 1U) IF Configuration Option is 0U, Next Operation = Fail State
   */
  if (E_EEPROM_XMC1_HANDLE_PTR->erase_all_auto_recovery == 1U)
10005580:	4b09      	ldr	r3, [pc, #36]	; (100055a8 <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
10005582:	7a9b      	ldrb	r3, [r3, #10]
10005584:	2b01      	cmp	r3, #1
10005586:	d107      	bne.n	10005598 <E_EEPROM_XMC1_lInitllegalStateMachine+0x24>
  {
    /* Change the current Bank to Bank0 */
    data_ptr->current_bank = 0U;
10005588:	687b      	ldr	r3, [r7, #4]
1000558a:	2200      	movs	r2, #0
1000558c:	639a      	str	r2, [r3, #56]	; 0x38
    E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, 1U);
1000558e:	2001      	movs	r0, #1
10005590:	2101      	movs	r1, #1
10005592:	f000 f957 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
10005596:	e004      	b.n	100055a2 <E_EEPROM_XMC1_lInitllegalStateMachine+0x2e>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005598:	687a      	ldr	r2, [r7, #4]
1000559a:	23ba      	movs	r3, #186	; 0xba
1000559c:	005b      	lsls	r3, r3, #1
1000559e:	2109      	movs	r1, #9
100055a0:	50d1      	str	r1, [r2, r3]
  }
}
100055a2:	46bd      	mov	sp, r7
100055a4:	b002      	add	sp, #8
100055a6:	bd80      	pop	{r7, pc}
100055a8:	20000718 	.word	0x20000718

100055ac <E_EEPROM_XMC1_lInitDirtyStateMachine>:
 * Return value   : void
 *
 * Description    : This function shall address the dirty state recovery mechanism by erasing and rewriting states
 */
static void E_EEPROM_XMC1_lInitDirtyStateMachine(void)
{
100055ac:	b580      	push	{r7, lr}
100055ae:	b082      	sub	sp, #8
100055b0:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100055b2:	4b27      	ldr	r3, [pc, #156]	; (10005650 <E_EEPROM_XMC1_lInitDirtyStateMachine+0xa4>)
100055b4:	685b      	ldr	r3, [r3, #4]
100055b6:	607b      	str	r3, [r7, #4]
  switch (data_ptr->init_gc_state)
100055b8:	687a      	ldr	r2, [r7, #4]
100055ba:	23bc      	movs	r3, #188	; 0xbc
100055bc:	005b      	lsls	r3, r3, #1
100055be:	58d3      	ldr	r3, [r2, r3]
100055c0:	2bad      	cmp	r3, #173	; 0xad
100055c2:	d01a      	beq.n	100055fa <E_EEPROM_XMC1_lInitDirtyStateMachine+0x4e>
100055c4:	d804      	bhi.n	100055d0 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x24>
100055c6:	2b0d      	cmp	r3, #13
100055c8:	d029      	beq.n	1000561e <E_EEPROM_XMC1_lInitDirtyStateMachine+0x72>
100055ca:	2b2d      	cmp	r3, #45	; 0x2d
100055cc:	d007      	beq.n	100055de <E_EEPROM_XMC1_lInitDirtyStateMachine+0x32>
100055ce:	e038      	b.n	10005642 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
100055d0:	2bd2      	cmp	r3, #210	; 0xd2
100055d2:	d00b      	beq.n	100055ec <E_EEPROM_XMC1_lInitDirtyStateMachine+0x40>
100055d4:	2bda      	cmp	r3, #218	; 0xda
100055d6:	d019      	beq.n	1000560c <E_EEPROM_XMC1_lInitDirtyStateMachine+0x60>
100055d8:	2bd0      	cmp	r3, #208	; 0xd0
100055da:	d029      	beq.n	10005630 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x84>
100055dc:	e031      	b.n	10005642 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
  {
    case E_EEPROM_XMC1_INIT_STATE_2D:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E  */
      data_ptr->current_bank = 0U;
100055de:	687b      	ldr	r3, [r7, #4]
100055e0:	2200      	movs	r2, #0
100055e2:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 2D -> 2F -> 2E */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
100055e4:	2030      	movs	r0, #48	; 0x30
100055e6:	f000 f999 	bl	1000591c <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
100055ea:	e02d      	b.n	10005648 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D2:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
100055ec:	687b      	ldr	r3, [r7, #4]
100055ee:	2201      	movs	r2, #1
100055f0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D2 -> F2 -> E2 */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
100055f2:	2030      	movs	r0, #48	; 0x30
100055f4:	f000 f992 	bl	1000591c <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
100055f8:	e026      	b.n	10005648 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_AD:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
100055fa:	687b      	ldr	r3, [r7, #4]
100055fc:	2200      	movs	r2, #0
100055fe:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : AD -> A0 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
10005600:	2000      	movs	r0, #0
10005602:	2107      	movs	r1, #7
10005604:	2201      	movs	r2, #1
10005606:	f000 f9c3 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
1000560a:	e01d      	b.n	10005648 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_DA:
      /* Change the current Bank to Bank1  and recover from the dirty state to E2*/
      data_ptr->current_bank = 1U;
1000560c:	687b      	ldr	r3, [r7, #4]
1000560e:	2201      	movs	r2, #1
10005610:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : DA -> 0A -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
10005612:	2000      	movs	r0, #0
10005614:	2107      	movs	r1, #7
10005616:	2201      	movs	r2, #1
10005618:	f000 f9ba 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
1000561c:	e014      	b.n	10005648 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_0D:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
1000561e:	687b      	ldr	r3, [r7, #4]
10005620:	2201      	movs	r2, #1
10005622:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 0D -> 02 -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005624:	2020      	movs	r0, #32
10005626:	2103      	movs	r1, #3
10005628:	2200      	movs	r2, #0
1000562a:	f000 f9b1 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
1000562e:	e00b      	b.n	10005648 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D0:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
10005630:	687b      	ldr	r3, [r7, #4]
10005632:	2200      	movs	r2, #0
10005634:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005636:	2020      	movs	r0, #32
10005638:	2103      	movs	r1, #3
1000563a:	2200      	movs	r2, #0
1000563c:	f000 f9a8 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
10005640:	e002      	b.n	10005648 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    default:
      /* Any state apart from the normal states is considered as Illegal state */
      /* Transition states : Illegal -> PREPARE DFLASH -> 2E */
      E_EEPROM_XMC1_lInitllegalStateMachine();
10005642:	f7ff ff97 	bl	10005574 <E_EEPROM_XMC1_lInitllegalStateMachine>
      break;
10005646:	46c0      	nop			; (mov r8, r8)
  }
}
10005648:	46bd      	mov	sp, r7
1000564a:	b002      	add	sp, #8
1000564c:	bd80      	pop	{r7, pc}
1000564e:	46c0      	nop			; (mov r8, r8)
10005650:	20000718 	.word	0x20000718

10005654 <E_EEPROM_XMC1_lInitNormalStateMachine>:
* Return value   : void
*
* Description    : Check which normal bank state machine process has executed.
*/
static void E_EEPROM_XMC1_lInitNormalStateMachine(void)
{
10005654:	b580      	push	{r7, lr}
10005656:	af00      	add	r7, sp, #0
  /* Check if the state matches with any of the normal marker states with active bank as bank-0*/
  if (E_EEPROM_XMC1_lInitBank0NormalStateMachine() == 0U)
10005658:	f000 f80e 	bl	10005678 <E_EEPROM_XMC1_lInitBank0NormalStateMachine>
1000565c:	1e03      	subs	r3, r0, #0
1000565e:	d109      	bne.n	10005674 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
  {
    /* Check if the state matches with any of the normal marker states with active bank as bank-1*/
    if (E_EEPROM_XMC1_lInitBank1NormalStateMachine() == 0U)
10005660:	f000 f856 	bl	10005710 <E_EEPROM_XMC1_lInitBank1NormalStateMachine>
10005664:	1e03      	subs	r3, r0, #0
10005666:	d105      	bne.n	10005674 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
    {
      /* Check if the state matches with any other intermediate states from where a recover is possible  */
      if (E_EEPROM_XMC1_lInitOtherNormalStateMachine() == 0U)
10005668:	f000 f89e 	bl	100057a8 <E_EEPROM_XMC1_lInitOtherNormalStateMachine>
1000566c:	1e03      	subs	r3, r0, #0
1000566e:	d101      	bne.n	10005674 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
      {
        /* If no matches found then go to illegal state and try to recover by erasing complete DFLASH */
        E_EEPROM_XMC1_lInitllegalStateMachine();
10005670:	f7ff ff80 	bl	10005574 <E_EEPROM_XMC1_lInitllegalStateMachine>
      }
    }
  }
}
10005674:	46bd      	mov	sp, r7
10005676:	bd80      	pop	{r7, pc}

10005678 <E_EEPROM_XMC1_lInitBank0NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 0 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank0NormalStateMachine(void)
{
10005678:	b580      	push	{r7, lr}
1000567a:	b082      	sub	sp, #8
1000567c:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000567e:	4b23      	ldr	r3, [pc, #140]	; (1000570c <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x94>)
10005680:	685b      	ldr	r3, [r3, #4]
10005682:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
10005684:	2301      	movs	r3, #1
10005686:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
10005688:	683a      	ldr	r2, [r7, #0]
1000568a:	23bc      	movs	r3, #188	; 0xbc
1000568c:	005b      	lsls	r3, r3, #1
1000568e:	58d3      	ldr	r3, [r2, r3]
10005690:	2b2e      	cmp	r3, #46	; 0x2e
10005692:	d00a      	beq.n	100056aa <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x32>
10005694:	d804      	bhi.n	100056a0 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x28>
10005696:	2b20      	cmp	r3, #32
10005698:	d01f      	beq.n	100056da <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x62>
1000569a:	2b2a      	cmp	r3, #42	; 0x2a
1000569c:	d00d      	beq.n	100056ba <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x42>
1000569e:	e02c      	b.n	100056fa <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
100056a0:	2b2f      	cmp	r3, #47	; 0x2f
100056a2:	d022      	beq.n	100056ea <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x72>
100056a4:	2ba0      	cmp	r3, #160	; 0xa0
100056a6:	d010      	beq.n	100056ca <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x52>
100056a8:	e027      	b.n	100056fa <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-0 interrupted (2E), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL1:
    data_ptr->current_bank = 0U;
100056aa:	683b      	ldr	r3, [r7, #0]
100056ac:	2200      	movs	r2, #0
100056ae:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
100056b0:	200a      	movs	r0, #10
100056b2:	2100      	movs	r1, #0
100056b4:	f000 f8c6 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056b8:	e022      	b.n	10005700 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Data copy from Bank0 to Bank1 interrupted (2A), Next step = Erasing Bank-1 and restart copy from Bank-0
     * Transition states : (2A) -> ERASE_BANK0 (2F) -> 2E -> GC_PROCESS (2A -> 0A -> 20 -> F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY1:
      data_ptr->current_bank = 0U;
100056ba:	683b      	ldr	r3, [r7, #0]
100056bc:	2200      	movs	r2, #0
100056be:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
100056c0:	2004      	movs	r0, #4
100056c2:	2130      	movs	r1, #48	; 0x30
100056c4:	f000 f8ee 	bl	100058a4 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
100056c8:	e01a      	b.n	10005700 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank1 to Bank0 (A0),Next step = Writing Valid state into Bank-0
     * Transition states : (A0) -> (20) -> GC_PROCESS (2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE1:
      data_ptr->current_bank = 0U;
100056ca:	683b      	ldr	r3, [r7, #0]
100056cc:	2200      	movs	r2, #0
100056ce:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
100056d0:	2007      	movs	r0, #7
100056d2:	2102      	movs	r1, #2
100056d4:	f000 f8b6 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056d8:	e012      	b.n	10005700 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank0 (20), Next step = Erase of old redundant Bank-1 (2F)
     * Transition states : (20) -> (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID1:
      data_ptr->current_bank = 0U;
100056da:	683b      	ldr	r3, [r7, #0]
100056dc:	2200      	movs	r2, #0
100056de:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
100056e0:	2003      	movs	r0, #3
100056e2:	2102      	movs	r1, #2
100056e4:	f000 f8ae 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056e8:	e00a      	b.n	10005700 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(2F), Next step = Mark erased Bank-1 with Formated state(2E)
     * Transition states : (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE1:
      data_ptr->current_bank = 0U;
100056ea:	683b      	ldr	r3, [r7, #0]
100056ec:	2200      	movs	r2, #0
100056ee:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
100056f0:	2008      	movs	r0, #8
100056f2:	2102      	movs	r1, #2
100056f4:	f000 f8a6 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056f8:	e002      	b.n	10005700 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
100056fa:	2300      	movs	r3, #0
100056fc:	607b      	str	r3, [r7, #4]
      break;
100056fe:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
10005700:	687b      	ldr	r3, [r7, #4]
}
10005702:	1c18      	adds	r0, r3, #0
10005704:	46bd      	mov	sp, r7
10005706:	b002      	add	sp, #8
10005708:	bd80      	pop	{r7, pc}
1000570a:	46c0      	nop			; (mov r8, r8)
1000570c:	20000718 	.word	0x20000718

10005710 <E_EEPROM_XMC1_lInitBank1NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 1 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank1NormalStateMachine(void)
{
10005710:	b580      	push	{r7, lr}
10005712:	b082      	sub	sp, #8
10005714:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005716:	4b23      	ldr	r3, [pc, #140]	; (100057a4 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x94>)
10005718:	685b      	ldr	r3, [r3, #4]
1000571a:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
1000571c:	2301      	movs	r3, #1
1000571e:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
10005720:	683a      	ldr	r2, [r7, #0]
10005722:	23bc      	movs	r3, #188	; 0xbc
10005724:	005b      	lsls	r3, r3, #1
10005726:	58d3      	ldr	r3, [r2, r3]
10005728:	2ba2      	cmp	r3, #162	; 0xa2
1000572a:	d012      	beq.n	10005752 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x42>
1000572c:	d804      	bhi.n	10005738 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x28>
1000572e:	2b02      	cmp	r3, #2
10005730:	d01f      	beq.n	10005772 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x62>
10005732:	2b0a      	cmp	r3, #10
10005734:	d015      	beq.n	10005762 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x52>
10005736:	e02c      	b.n	10005792 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
10005738:	2be2      	cmp	r3, #226	; 0xe2
1000573a:	d002      	beq.n	10005742 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x32>
1000573c:	2bf2      	cmp	r3, #242	; 0xf2
1000573e:	d020      	beq.n	10005782 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x72>
10005740:	e027      	b.n	10005792 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-1 interrupted (E2), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL2:
      data_ptr->current_bank = 1U;
10005742:	683b      	ldr	r3, [r7, #0]
10005744:	2201      	movs	r2, #1
10005746:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
10005748:	200a      	movs	r0, #10
1000574a:	2100      	movs	r1, #0
1000574c:	f000 f87a 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005750:	e022      	b.n	10005798 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Data copy from Bank1 to Bank0 interrupted (A2), Next step = Erasing Bank-0 and restart copy from Bank-1
     * Transition states : (A2) -> ERASE_BANK0 (F2) -> E2 -> GC_PROCESS (A2 -> A0 -> 20 -> 2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY2:
      data_ptr->current_bank = 1U;
10005752:	683b      	ldr	r3, [r7, #0]
10005754:	2201      	movs	r2, #1
10005756:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
10005758:	2004      	movs	r0, #4
1000575a:	2130      	movs	r1, #48	; 0x30
1000575c:	f000 f8a2 	bl	100058a4 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
10005760:	e01a      	b.n	10005798 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank0 to Bank1 (0A),Next step = Writing Valid state into Bank-1
     * Transition states : (0A) -> (02) -> GC_PROCESS (F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE2:
      data_ptr->current_bank = 1U;
10005762:	683b      	ldr	r3, [r7, #0]
10005764:	2201      	movs	r2, #1
10005766:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005768:	2007      	movs	r0, #7
1000576a:	2102      	movs	r1, #2
1000576c:	f000 f86a 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005770:	e012      	b.n	10005798 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank1 (02), Next step = Erase of old redundant Bank-0 (F2)
     * Transition states : (02) -> (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID2:
      data_ptr->current_bank = 1U;
10005772:	683b      	ldr	r3, [r7, #0]
10005774:	2201      	movs	r2, #1
10005776:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005778:	2003      	movs	r0, #3
1000577a:	2102      	movs	r1, #2
1000577c:	f000 f862 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005780:	e00a      	b.n	10005798 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(F2), Next step = Mark erased Bank-0 with Formated state(E2)
     * Transition states : (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE2:
      data_ptr->current_bank = 1U;
10005782:	683b      	ldr	r3, [r7, #0]
10005784:	2201      	movs	r2, #1
10005786:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005788:	2008      	movs	r0, #8
1000578a:	2102      	movs	r1, #2
1000578c:	f000 f85a 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005790:	e002      	b.n	10005798 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
10005792:	2300      	movs	r3, #0
10005794:	607b      	str	r3, [r7, #4]
      break;
10005796:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
10005798:	687b      	ldr	r3, [r7, #4]
}
1000579a:	1c18      	adds	r0, r3, #0
1000579c:	46bd      	mov	sp, r7
1000579e:	b002      	add	sp, #8
100057a0:	bd80      	pop	{r7, pc}
100057a2:	46c0      	nop			; (mov r8, r8)
100057a4:	20000718 	.word	0x20000718

100057a8 <E_EEPROM_XMC1_lInitOtherNormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute other state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitOtherNormalStateMachine(void)
{
100057a8:	b580      	push	{r7, lr}
100057aa:	b082      	sub	sp, #8
100057ac:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100057ae:	4b24      	ldr	r3, [pc, #144]	; (10005840 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x98>)
100057b0:	685b      	ldr	r3, [r3, #4]
100057b2:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
100057b4:	2301      	movs	r3, #1
100057b6:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
100057b8:	683a      	ldr	r2, [r7, #0]
100057ba:	23bc      	movs	r3, #188	; 0xbc
100057bc:	005b      	lsls	r3, r3, #1
100057be:	58d3      	ldr	r3, [r2, r3]
100057c0:	2bf0      	cmp	r3, #240	; 0xf0
100057c2:	d02c      	beq.n	1000581e <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x76>
100057c4:	d804      	bhi.n	100057d0 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x28>
100057c6:	2b0f      	cmp	r3, #15
100057c8:	d020      	beq.n	1000580c <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x64>
100057ca:	2baf      	cmp	r3, #175	; 0xaf
100057cc:	d00c      	beq.n	100057e8 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x40>
100057ce:	e02f      	b.n	10005830 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
100057d0:	2bfa      	cmp	r3, #250	; 0xfa
100057d2:	d012      	beq.n	100057fa <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x52>
100057d4:	2bff      	cmp	r3, #255	; 0xff
100057d6:	d12b      	bne.n	10005830 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
  {
    /* Interrupted after erase of both banks completed (FF), Next step = Start Prepare DFlash  */
    case E_EEPROM_XMC1_INIT_ALL_ERASED:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
100057d8:	683b      	ldr	r3, [r7, #0]
100057da:	2200      	movs	r2, #0
100057dc:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : FF ->  PREPARE_DFLASH (2F) -> 2E */
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, E_EEPROM_XMC1_EXECUTE_PREP_FLASH);
100057de:	2001      	movs	r0, #1
100057e0:	2101      	movs	r1, #1
100057e2:	f000 f82f 	bl	10005844 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100057e6:	e026      	b.n	10005836 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recovery(AF), Next step = Bank0 marker Page program (A0)
     * Transition states : AF -> A0 -> GC PROCESS -> 20 -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_AF:
      /* Change the current Bank to Bank1 */
      data_ptr->current_bank = 0U;
100057e8:	683b      	ldr	r3, [r7, #0]
100057ea:	2200      	movs	r2, #0
100057ec:	639a      	str	r2, [r3, #56]	; 0x38
    
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100057ee:	2000      	movs	r0, #0
100057f0:	2107      	movs	r1, #7
100057f2:	2201      	movs	r2, #1
100057f4:	f000 f8cc 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100057f8:	e01d      	b.n	10005836 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank0 during previous recovery(FA), Next step = Bank1 marker Page program (0A)
     * Transition states : FA -> 0A -> GC PROCESS -> 02 -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_FA:
      data_ptr->current_bank = 1U;
100057fa:	683b      	ldr	r3, [r7, #0]
100057fc:	2201      	movs	r2, #1
100057fe:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
10005800:	2000      	movs	r0, #0
10005802:	2107      	movs	r1, #7
10005804:	2201      	movs	r2, #1
10005806:	f000 f8c3 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
1000580a:	e014      	b.n	10005836 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank1 during previous recover(0F), Next step = Bank1 marker Page program (02)
     * Transition states : 0F -> 02 -> GC PROCESS -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_0F:
      data_ptr->current_bank = 1U;
1000580c:	683b      	ldr	r3, [r7, #0]
1000580e:	2201      	movs	r2, #1
10005810:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005812:	2020      	movs	r0, #32
10005814:	2103      	movs	r1, #3
10005816:	2200      	movs	r2, #0
10005818:	f000 f8ba 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
1000581c:	e00b      	b.n	10005836 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recover(F0), Next step = Bank1 marker Page program (20)
     * Transition states : F0 -> 20 -> GC PROCESS -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_F0:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
1000581e:	683b      	ldr	r3, [r7, #0]
10005820:	2200      	movs	r2, #0
10005822:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005824:	2020      	movs	r0, #32
10005826:	2103      	movs	r1, #3
10005828:	2200      	movs	r2, #0
1000582a:	f000 f8b1 	bl	10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
1000582e:	e002      	b.n	10005836 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    
    default:
      state_found = 0U;
10005830:	2300      	movs	r3, #0
10005832:	607b      	str	r3, [r7, #4]
      break;
10005834:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
10005836:	687b      	ldr	r3, [r7, #4]
}
10005838:	1c18      	adds	r0, r3, #0
1000583a:	46bd      	mov	sp, r7
1000583c:	b002      	add	sp, #8
1000583e:	bd80      	pop	{r7, pc}
10005840:	20000718 	.word	0x20000718

10005844 <E_EEPROM_XMC1_lInitGcNormalStates>:
* Return value    : void
*
* Description     : Executes normal Garbage collection state machine sub process
*/
static void E_EEPROM_XMC1_lInitGcNormalStates(uint32_t current_state, uint32_t next_process)
{
10005844:	b580      	push	{r7, lr}
10005846:	b084      	sub	sp, #16
10005848:	af00      	add	r7, sp, #0
1000584a:	6078      	str	r0, [r7, #4]
1000584c:	6039      	str	r1, [r7, #0]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000584e:	4b14      	ldr	r3, [pc, #80]	; (100058a0 <E_EEPROM_XMC1_lInitGcNormalStates+0x5c>)
10005850:	685b      	ldr	r3, [r3, #4]
10005852:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005854:	f000 fd46 	bl	100062e4 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  if (next_process == E_EEPROM_XMC1_EXECUTE_PREP_FLASH)
10005858:	683b      	ldr	r3, [r7, #0]
1000585a:	2b01      	cmp	r3, #1
1000585c:	d109      	bne.n	10005872 <E_EEPROM_XMC1_lInitGcNormalStates+0x2e>
  {
    /* Update the GC state*/
    data_ptr->gc_state = current_state;
1000585e:	68fa      	ldr	r2, [r7, #12]
10005860:	23ba      	movs	r3, #186	; 0xba
10005862:	005b      	lsls	r3, r3, #1
10005864:	6879      	ldr	r1, [r7, #4]
10005866:	50d1      	str	r1, [r2, r3]
    /* Start Prepare DFlash routine to build FEE base  */
    E_EEPROM_XMC1_lPrepareDFlash();
10005868:	f000 fab0 	bl	10005dcc <E_EEPROM_XMC1_lPrepareDFlash>
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
1000586c:	f000 fb2e 	bl	10005ecc <E_EEPROM_XMC1_lUpdateCache>
10005870:	e013      	b.n	1000589a <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }  
  else if (next_process == E_EEPROM_XMC1_EXECUTE_GC_STATE)
10005872:	683b      	ldr	r3, [r7, #0]
10005874:	2b02      	cmp	r3, #2
10005876:	d109      	bne.n	1000588c <E_EEPROM_XMC1_lInitGcNormalStates+0x48>
  {
    /* Update the GC state */
    data_ptr->gc_state = current_state;
10005878:	68fa      	ldr	r2, [r7, #12]
1000587a:	23ba      	movs	r3, #186	; 0xba
1000587c:	005b      	lsls	r3, r3, #1
1000587e:	6879      	ldr	r1, [r7, #4]
10005880:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
10005882:	f000 fb23 	bl	10005ecc <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
10005886:	f000 f8c3 	bl	10005a10 <E_EEPROM_XMC1_lGarbageCollection>
1000588a:	e006      	b.n	1000589a <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }
  else /* if ( next_process == E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE ) */
  {
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
1000588c:	f000 fb1e 	bl	10005ecc <E_EEPROM_XMC1_lUpdateCache>
    /* Update the GC state as Bank-0 Erase Completed state */
    data_ptr->gc_state = current_state;
10005890:	68fa      	ldr	r2, [r7, #12]
10005892:	23ba      	movs	r3, #186	; 0xba
10005894:	005b      	lsls	r3, r3, #1
10005896:	6879      	ldr	r1, [r7, #4]
10005898:	50d1      	str	r1, [r2, r3]
  }
}
1000589a:	46bd      	mov	sp, r7
1000589c:	b004      	add	sp, #16
1000589e:	bd80      	pop	{r7, pc}
100058a0:	20000718 	.word	0x20000718

100058a4 <E_EEPROM_XMC1_lInitGcDataCopyState>:
* Return value    : void
*
* Description     : Executes data copy state GC state machine sub process.
*/
static void E_EEPROM_XMC1_lInitGcDataCopyState(uint32_t current_state, uint32_t marker_offset)
{
100058a4:	b580      	push	{r7, lr}
100058a6:	b084      	sub	sp, #16
100058a8:	af00      	add	r7, sp, #0
100058aa:	6078      	str	r0, [r7, #4]
100058ac:	6039      	str	r1, [r7, #0]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100058ae:	4b1a      	ldr	r3, [pc, #104]	; (10005918 <E_EEPROM_XMC1_lInitGcDataCopyState+0x74>)
100058b0:	685b      	ldr	r3, [r3, #4]
100058b2:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
100058b4:	f000 fd16 	bl	100062e4 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Update the GC state as restart copy process */
  data_ptr->gc_state = current_state ;
100058b8:	68fa      	ldr	r2, [r7, #12]
100058ba:	23ba      	movs	r3, #186	; 0xba
100058bc:	005b      	lsls	r3, r3, #1
100058be:	6879      	ldr	r1, [r7, #4]
100058c0:	50d1      	str	r1, [r2, r3]
  
  /* Update the RAM Cache Table with */
  E_EEPROM_XMC1_lUpdateCache();
100058c2:	f000 fb03 	bl	10005ecc <E_EEPROM_XMC1_lUpdateCache>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
100058c6:	68fb      	ldr	r3, [r7, #12]
100058c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100058ca:	1c18      	adds	r0, r3, #0
100058cc:	f000 fe48 	bl	10006560 <E_EEPROM_XMC1_lEraseBank>
100058d0:	1c03      	adds	r3, r0, #0
100058d2:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
100058d4:	68bb      	ldr	r3, [r7, #8]
100058d6:	2b00      	cmp	r3, #0
100058d8:	d116      	bne.n	10005908 <E_EEPROM_XMC1_lInitGcDataCopyState+0x64>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
100058da:	f000 fddf 	bl	1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank (2E)  */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
100058de:	68fb      	ldr	r3, [r7, #12]
100058e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
100058e2:	683b      	ldr	r3, [r7, #0]
100058e4:	18d3      	adds	r3, r2, r3
100058e6:	1c18      	adds	r0, r3, #0
100058e8:	f000 fe64 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
100058ec:	1c03      	adds	r3, r0, #0
100058ee:	60bb      	str	r3, [r7, #8]
    
    if (status == 0U)
100058f0:	68bb      	ldr	r3, [r7, #8]
100058f2:	2b00      	cmp	r3, #0
100058f4:	d102      	bne.n	100058fc <E_EEPROM_XMC1_lInitGcDataCopyState+0x58>
    {
      /* Start Garbage Collection */
      E_EEPROM_XMC1_lGarbageCollection();
100058f6:	f000 f88b 	bl	10005a10 <E_EEPROM_XMC1_lGarbageCollection>
100058fa:	e00a      	b.n	10005912 <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100058fc:	68fa      	ldr	r2, [r7, #12]
100058fe:	23ba      	movs	r3, #186	; 0xba
10005900:	005b      	lsls	r3, r3, #1
10005902:	2109      	movs	r1, #9
10005904:	50d1      	str	r1, [r2, r3]
10005906:	e004      	b.n	10005912 <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005908:	68fa      	ldr	r2, [r7, #12]
1000590a:	23ba      	movs	r3, #186	; 0xba
1000590c:	005b      	lsls	r3, r3, #1
1000590e:	2109      	movs	r1, #9
10005910:	50d1      	str	r1, [r2, r3]
  }
  
}
10005912:	46bd      	mov	sp, r7
10005914:	b004      	add	sp, #16
10005916:	bd80      	pop	{r7, pc}
10005918:	20000718 	.word	0x20000718

1000591c <E_EEPROM_XMC1_lErasedDirtyStateRecovery>:
 * Return value    : void
 *
 * Description     : Executes state machine sub process for erase dirty states to recover.
 */
static void E_EEPROM_XMC1_lErasedDirtyStateRecovery( uint32_t marker_offset)
{
1000591c:	b580      	push	{r7, lr}
1000591e:	b084      	sub	sp, #16
10005920:	af00      	add	r7, sp, #0
10005922:	6078      	str	r0, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005924:	4b19      	ldr	r3, [pc, #100]	; (1000598c <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x70>)
10005926:	685b      	ldr	r3, [r3, #4]
10005928:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
1000592a:	f000 fcdb 	bl	100062e4 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
1000592e:	68fb      	ldr	r3, [r7, #12]
10005930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005932:	1c18      	adds	r0, r3, #0
10005934:	f000 fe14 	bl	10006560 <E_EEPROM_XMC1_lEraseBank>
10005938:	1c03      	adds	r3, r0, #0
1000593a:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
1000593c:	68bb      	ldr	r3, [r7, #8]
1000593e:	2b00      	cmp	r3, #0
10005940:	d11b      	bne.n	1000597a <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x5e>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005942:	f000 fdab 	bl	1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
10005946:	68fb      	ldr	r3, [r7, #12]
10005948:	6bda      	ldr	r2, [r3, #60]	; 0x3c
1000594a:	687b      	ldr	r3, [r7, #4]
1000594c:	18d3      	adds	r3, r2, r3
1000594e:	1c18      	adds	r0, r3, #0
10005950:	f000 fe30 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
10005954:	1c03      	adds	r3, r0, #0
10005956:	60bb      	str	r3, [r7, #8]
    if (status == 0U)
10005958:	68bb      	ldr	r3, [r7, #8]
1000595a:	2b00      	cmp	r3, #0
1000595c:	d107      	bne.n	1000596e <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x52>
    {
      /* Update the RAM Cache Table with the written blocks of data.*/
      E_EEPROM_XMC1_lUpdateCache();
1000595e:	f000 fab5 	bl	10005ecc <E_EEPROM_XMC1_lUpdateCache>
      
      data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
10005962:	68fa      	ldr	r2, [r7, #12]
10005964:	23ba      	movs	r3, #186	; 0xba
10005966:	005b      	lsls	r3, r3, #1
10005968:	210a      	movs	r1, #10
1000596a:	50d1      	str	r1, [r2, r3]
1000596c:	e00a      	b.n	10005984 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000596e:	68fa      	ldr	r2, [r7, #12]
10005970:	23ba      	movs	r3, #186	; 0xba
10005972:	005b      	lsls	r3, r3, #1
10005974:	2109      	movs	r1, #9
10005976:	50d1      	str	r1, [r2, r3]
10005978:	e004      	b.n	10005984 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000597a:	68fa      	ldr	r2, [r7, #12]
1000597c:	23ba      	movs	r3, #186	; 0xba
1000597e:	005b      	lsls	r3, r3, #1
10005980:	2109      	movs	r1, #9
10005982:	50d1      	str	r1, [r2, r3]
  }
}
10005984:	46bd      	mov	sp, r7
10005986:	b004      	add	sp, #16
10005988:	bd80      	pop	{r7, pc}
1000598a:	46c0      	nop			; (mov r8, r8)
1000598c:	20000718 	.word	0x20000718

10005990 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>:
 * Description     : Recovers from any copy process dirty state.
 */
static void E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( uint32_t current_state,
                                                          uint32_t next_state,
                                                          uint32_t page_addr_select)
{
10005990:	b580      	push	{r7, lr}
10005992:	b086      	sub	sp, #24
10005994:	af00      	add	r7, sp, #0
10005996:	60f8      	str	r0, [r7, #12]
10005998:	60b9      	str	r1, [r7, #8]
1000599a:	607a      	str	r2, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000599c:	4b1b      	ldr	r3, [pc, #108]	; (10005a0c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x7c>)
1000599e:	685b      	ldr	r3, [r3, #4]
100059a0:	617b      	str	r3, [r7, #20]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
100059a2:	f000 fc9f 	bl	100062e4 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Set the marker blocks with copy completed state */
  E_EEPROM_XMC1_lSetMarkerPageBuffer(current_state);
100059a6:	68fb      	ldr	r3, [r7, #12]
100059a8:	1c18      	adds	r0, r3, #0
100059aa:	f000 fd95 	bl	100064d8 <E_EEPROM_XMC1_lSetMarkerPageBuffer>
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100059ae:	f7fc fe93 	bl	100026d8 <XMC_FLASH_ClearStatus>
  
  /* Decide the bank from page_addr_select and Erase the marker page + Program with the current state + Verify */
  if (page_addr_select == 1U)
100059b2:	687b      	ldr	r3, [r7, #4]
100059b4:	2b01      	cmp	r3, #1
100059b6:	d108      	bne.n	100059ca <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x3a>
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_dest_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
100059b8:	697b      	ldr	r3, [r7, #20]
100059ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
100059bc:	697b      	ldr	r3, [r7, #20]
100059be:	3370      	adds	r3, #112	; 0x70
100059c0:	1c10      	adds	r0, r2, #0
100059c2:	1c19      	adds	r1, r3, #0
100059c4:	f001 f916 	bl	10006bf4 <E_EEPROM_XMC1_lWriteSinglePage>
100059c8:	e007      	b.n	100059da <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x4a>
  }
  else
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_src_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
100059ca:	697b      	ldr	r3, [r7, #20]
100059cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
100059ce:	697b      	ldr	r3, [r7, #20]
100059d0:	3370      	adds	r3, #112	; 0x70
100059d2:	1c10      	adds	r0, r2, #0
100059d4:	1c19      	adds	r1, r3, #0
100059d6:	f001 f90d 	bl	10006bf4 <E_EEPROM_XMC1_lWriteSinglePage>
  }
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
100059da:	f001 f925 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
100059de:	1c03      	adds	r3, r0, #0
100059e0:	613b      	str	r3, [r7, #16]
  
  if (status == 0U)
100059e2:	693b      	ldr	r3, [r7, #16]
100059e4:	2b00      	cmp	r3, #0
100059e6:	d109      	bne.n	100059fc <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x6c>
  {
    /* Update the GC state as write next bank valid */
    data_ptr->gc_state = next_state ;
100059e8:	697a      	ldr	r2, [r7, #20]
100059ea:	23ba      	movs	r3, #186	; 0xba
100059ec:	005b      	lsls	r3, r3, #1
100059ee:	68b9      	ldr	r1, [r7, #8]
100059f0:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
100059f2:	f000 fa6b 	bl	10005ecc <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
100059f6:	f000 f80b 	bl	10005a10 <E_EEPROM_XMC1_lGarbageCollection>
100059fa:	e004      	b.n	10005a06 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x76>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100059fc:	697a      	ldr	r2, [r7, #20]
100059fe:	23ba      	movs	r3, #186	; 0xba
10005a00:	005b      	lsls	r3, r3, #1
10005a02:	2109      	movs	r1, #9
10005a04:	50d1      	str	r1, [r2, r3]
  }
}
10005a06:	46bd      	mov	sp, r7
10005a08:	b006      	add	sp, #24
10005a0a:	bd80      	pop	{r7, pc}
10005a0c:	20000718 	.word	0x20000718

10005a10 <E_EEPROM_XMC1_lGarbageCollection>:
 * Return value    : void
 *
 * Description     : This function execute's the garbage collection state machine.
 */
static void E_EEPROM_XMC1_lGarbageCollection(void)
{
10005a10:	b580      	push	{r7, lr}
10005a12:	b082      	sub	sp, #8
10005a14:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005a16:	4b24      	ldr	r3, [pc, #144]	; (10005aa8 <E_EEPROM_XMC1_lGarbageCollection+0x98>)
10005a18:	685b      	ldr	r3, [r3, #4]
10005a1a:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
10005a1c:	687a      	ldr	r2, [r7, #4]
10005a1e:	23ba      	movs	r3, #186	; 0xba
10005a20:	005b      	lsls	r3, r3, #1
10005a22:	58d3      	ldr	r3, [r2, r3]
10005a24:	2b08      	cmp	r3, #8
10005a26:	d82c      	bhi.n	10005a82 <E_EEPROM_XMC1_lGarbageCollection+0x72>
10005a28:	009a      	lsls	r2, r3, #2
10005a2a:	4b20      	ldr	r3, [pc, #128]	; (10005aac <E_EEPROM_XMC1_lGarbageCollection+0x9c>)
10005a2c:	18d3      	adds	r3, r2, r3
10005a2e:	681b      	ldr	r3, [r3, #0]
10005a30:	469f      	mov	pc, r3
    {
      case E_EEPROM_XMC1_GC_COPY_START:
        E_EEPROM_XMC1_lHandleGcStartCopy();
10005a32:	f000 f881 	bl	10005b38 <E_EEPROM_XMC1_lHandleGcStartCopy>
        break;
10005a36:	e027      	b.n	10005a88 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_WRITE:
        E_EEPROM_XMC1_lHandleGcCopyWrite();
10005a38:	f000 f8e8 	bl	10005c0c <E_EEPROM_XMC1_lHandleGcCopyWrite>
        break;
10005a3c:	e024      	b.n	10005a88 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_READ_NXTBLOCK:
        XMC_FLASH_ClearStatus();
10005a3e:	f7fc fe4b 	bl	100026d8 <XMC_FLASH_ClearStatus>
        E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr ,(uint32_t*)(void*)data_ptr->read_write_buffer);
10005a42:	687b      	ldr	r3, [r7, #4]
10005a44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10005a46:	687b      	ldr	r3, [r7, #4]
10005a48:	335c      	adds	r3, #92	; 0x5c
10005a4a:	1c10      	adds	r0, r2, #0
10005a4c:	1c19      	adds	r1, r3, #0
10005a4e:	f001 f8c1 	bl	10006bd4 <E_EEPROM_XMC1_lReadSingleBlock>
        data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
10005a52:	687a      	ldr	r2, [r7, #4]
10005a54:	23ba      	movs	r3, #186	; 0xba
10005a56:	005b      	lsls	r3, r3, #1
10005a58:	2105      	movs	r1, #5
10005a5a:	50d1      	str	r1, [r2, r3]
        break;
10005a5c:	e014      	b.n	10005a88 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_END:
        E_EEPROM_XMC1_lHandleGcEndOfCopy();
10005a5e:	f000 f94b 	bl	10005cf8 <E_EEPROM_XMC1_lHandleGcEndOfCopy>
        break;
10005a62:	e011      	b.n	10005a88 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_NEXT_BANK_VALID:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_GC_ERASE_PREV_BANK);
10005a64:	2007      	movs	r0, #7
10005a66:	2103      	movs	r1, #3
10005a68:	f000 f972 	bl	10005d50 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a6c:	e00c      	b.n	10005a88 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_ERASE_PREV_BANK:
        E_EEPROM_XMC1_lHandleGcOtherStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_GC_MARK_END_ERASE1);
10005a6e:	2003      	movs	r0, #3
10005a70:	2108      	movs	r1, #8
10005a72:	f000 f96d 	bl	10005d50 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a76:	e007      	b.n	10005a88 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_MARK_END_ERASE1:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_GC_IDLE);
10005a78:	2008      	movs	r0, #8
10005a7a:	210a      	movs	r1, #10
10005a7c:	f000 f968 	bl	10005d50 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a80:	e002      	b.n	10005a88 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
10005a82:	f000 f815 	bl	10005ab0 <E_EEPROM_XMC1_lHandleGcRequested>
      break;
10005a86:	46c0      	nop			; (mov r8, r8)
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005a88:	687a      	ldr	r2, [r7, #4]
10005a8a:	23ba      	movs	r3, #186	; 0xba
10005a8c:	005b      	lsls	r3, r3, #1
10005a8e:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
10005a90:	2b0a      	cmp	r3, #10
10005a92:	d005      	beq.n	10005aa0 <E_EEPROM_XMC1_lGarbageCollection+0x90>
10005a94:	687a      	ldr	r2, [r7, #4]
10005a96:	23ba      	movs	r3, #186	; 0xba
10005a98:	005b      	lsls	r3, r3, #1
10005a9a:	58d3      	ldr	r3, [r2, r3]
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
      break;
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005a9c:	2b09      	cmp	r3, #9
10005a9e:	d1bd      	bne.n	10005a1c <E_EEPROM_XMC1_lGarbageCollection+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
10005aa0:	46bd      	mov	sp, r7
10005aa2:	b002      	add	sp, #8
10005aa4:	bd80      	pop	{r7, pc}
10005aa6:	46c0      	nop			; (mov r8, r8)
10005aa8:	20000718 	.word	0x20000718
10005aac:	100096d4 	.word	0x100096d4

10005ab0 <E_EEPROM_XMC1_lHandleGcRequested>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC REQUESTED state
 */
static void E_EEPROM_XMC1_lHandleGcRequested(void)
{
10005ab0:	b580      	push	{r7, lr}
10005ab2:	b084      	sub	sp, #16
10005ab4:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005ab6:	4b1f      	ldr	r3, [pc, #124]	; (10005b34 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
10005ab8:	685b      	ldr	r3, [r3, #4]
10005aba:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005abc:	f000 fcee 	bl	1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy start state to new bank  (2A) or (A2) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_BEGIN_OFFSET));
10005ac0:	687b      	ldr	r3, [r7, #4]
10005ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005ac4:	3310      	adds	r3, #16
10005ac6:	1c18      	adds	r0, r3, #0
10005ac8:	f000 fd74 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
10005acc:	1c03      	adds	r3, r0, #0
10005ace:	603b      	str	r3, [r7, #0]
  if (status == 0U)
10005ad0:	683b      	ldr	r3, [r7, #0]
10005ad2:	2b00      	cmp	r3, #0
10005ad4:	d125      	bne.n	10005b22 <E_EEPROM_XMC1_lHandleGcRequested+0x72>
  {
    /* Initialize the copied status for all the logical blocks */
    cache_ptr = data_ptr->block_info;
10005ad6:	687b      	ldr	r3, [r7, #4]
10005ad8:	60bb      	str	r3, [r7, #8]
    block_count = 0U;
10005ada:	2300      	movs	r3, #0
10005adc:	60fb      	str	r3, [r7, #12]
    do
    {
      cache_ptr->status.copied = 0U;
10005ade:	68bb      	ldr	r3, [r7, #8]
10005ae0:	791a      	ldrb	r2, [r3, #4]
10005ae2:	2104      	movs	r1, #4
10005ae4:	438a      	bics	r2, r1
10005ae6:	711a      	strb	r2, [r3, #4]
      block_count++;
10005ae8:	68fb      	ldr	r3, [r7, #12]
10005aea:	3301      	adds	r3, #1
10005aec:	60fb      	str	r3, [r7, #12]
      cache_ptr++;
10005aee:	68bb      	ldr	r3, [r7, #8]
10005af0:	3308      	adds	r3, #8
10005af2:	60bb      	str	r3, [r7, #8]
    } while (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count);
10005af4:	4b0f      	ldr	r3, [pc, #60]	; (10005b34 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
10005af6:	7a5b      	ldrb	r3, [r3, #9]
10005af8:	1e1a      	subs	r2, r3, #0
10005afa:	68fb      	ldr	r3, [r7, #12]
10005afc:	429a      	cmp	r2, r3
10005afe:	d1ee      	bne.n	10005ade <E_EEPROM_XMC1_lHandleGcRequested+0x2e>
    
    data_ptr->gc_log_block_count = 0U;
10005b00:	687a      	ldr	r2, [r7, #4]
10005b02:	23be      	movs	r3, #190	; 0xbe
10005b04:	005b      	lsls	r3, r3, #1
10005b06:	2100      	movs	r1, #0
10005b08:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005b0a:	687a      	ldr	r2, [r7, #4]
10005b0c:	23ba      	movs	r3, #186	; 0xba
10005b0e:	005b      	lsls	r3, r3, #1
10005b10:	2101      	movs	r1, #1
10005b12:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005b14:	687b      	ldr	r3, [r7, #4]
10005b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005b18:	1c5a      	adds	r2, r3, #1
10005b1a:	32ff      	adds	r2, #255	; 0xff
10005b1c:	687b      	ldr	r3, [r7, #4]
10005b1e:	63da      	str	r2, [r3, #60]	; 0x3c
10005b20:	e004      	b.n	10005b2c <E_EEPROM_XMC1_lHandleGcRequested+0x7c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005b22:	687a      	ldr	r2, [r7, #4]
10005b24:	23ba      	movs	r3, #186	; 0xba
10005b26:	005b      	lsls	r3, r3, #1
10005b28:	2109      	movs	r1, #9
10005b2a:	50d1      	str	r1, [r2, r3]
  }
}
10005b2c:	46bd      	mov	sp, r7
10005b2e:	b004      	add	sp, #16
10005b30:	bd80      	pop	{r7, pc}
10005b32:	46c0      	nop			; (mov r8, r8)
10005b34:	20000718 	.word	0x20000718

10005b38 <E_EEPROM_XMC1_lHandleGcStartCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY state
 */
static void E_EEPROM_XMC1_lHandleGcStartCopy(void)
{
10005b38:	b580      	push	{r7, lr}
10005b3a:	b084      	sub	sp, #16
10005b3c:	af00      	add	r7, sp, #0
  uint32_t state_flag;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005b3e:	4b32      	ldr	r3, [pc, #200]	; (10005c08 <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005b40:	685b      	ldr	r3, [r3, #4]
10005b42:	603b      	str	r3, [r7, #0]
  
  state_flag = 0U;
10005b44:	2300      	movs	r3, #0
10005b46:	60fb      	str	r3, [r7, #12]
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005b48:	683a      	ldr	r2, [r7, #0]
10005b4a:	23be      	movs	r3, #190	; 0xbe
10005b4c:	005b      	lsls	r3, r3, #1
10005b4e:	58d3      	ldr	r3, [r2, r3]
10005b50:	60bb      	str	r3, [r7, #8]
  cache_ptr = data_ptr->block_info + block_count;
10005b52:	68bb      	ldr	r3, [r7, #8]
10005b54:	00db      	lsls	r3, r3, #3
10005b56:	683a      	ldr	r2, [r7, #0]
10005b58:	18d3      	adds	r3, r2, r3
10005b5a:	607b      	str	r3, [r7, #4]
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005b5c:	e01a      	b.n	10005b94 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
  {
    /* If block is consistent set state flag for copy enable*/
    if (((cache_ptr->address != 0U) && (cache_ptr->status.consistent == 1U)) && (cache_ptr->status.copied == 0U))
10005b5e:	687b      	ldr	r3, [r7, #4]
10005b60:	681b      	ldr	r3, [r3, #0]
10005b62:	2b00      	cmp	r3, #0
10005b64:	d010      	beq.n	10005b88 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005b66:	687b      	ldr	r3, [r7, #4]
10005b68:	791b      	ldrb	r3, [r3, #4]
10005b6a:	2202      	movs	r2, #2
10005b6c:	4013      	ands	r3, r2
10005b6e:	b2db      	uxtb	r3, r3
10005b70:	2b00      	cmp	r3, #0
10005b72:	d009      	beq.n	10005b88 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005b74:	687b      	ldr	r3, [r7, #4]
10005b76:	791b      	ldrb	r3, [r3, #4]
10005b78:	2204      	movs	r2, #4
10005b7a:	4013      	ands	r3, r2
10005b7c:	b2db      	uxtb	r3, r3
10005b7e:	2b00      	cmp	r3, #0
10005b80:	d102      	bne.n	10005b88 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
    {
      state_flag = 1U;
10005b82:	2301      	movs	r3, #1
10005b84:	60fb      	str	r3, [r7, #12]
10005b86:	e005      	b.n	10005b94 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
    }
    /* If block is inconsistent ignore the block from copy and try next block*/
    else
    {
      block_count++;
10005b88:	68bb      	ldr	r3, [r7, #8]
10005b8a:	3301      	adds	r3, #1
10005b8c:	60bb      	str	r3, [r7, #8]
      cache_ptr++;
10005b8e:	687b      	ldr	r3, [r7, #4]
10005b90:	3308      	adds	r3, #8
10005b92:	607b      	str	r3, [r7, #4]
  cache_ptr = data_ptr->block_info + block_count;
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005b94:	68fb      	ldr	r3, [r7, #12]
10005b96:	2b00      	cmp	r3, #0
10005b98:	d105      	bne.n	10005ba6 <E_EEPROM_XMC1_lHandleGcStartCopy+0x6e>
10005b9a:	4b1b      	ldr	r3, [pc, #108]	; (10005c08 <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005b9c:	7a5b      	ldrb	r3, [r3, #9]
10005b9e:	1e1a      	subs	r2, r3, #0
10005ba0:	68bb      	ldr	r3, [r7, #8]
10005ba2:	429a      	cmp	r2, r3
10005ba4:	d1db      	bne.n	10005b5e <E_EEPROM_XMC1_lHandleGcStartCopy+0x26>
      cache_ptr++;
    }
  } /* end of while */
  
  /* If block is consistent */
  if (state_flag == 1U)
10005ba6:	68fb      	ldr	r3, [r7, #12]
10005ba8:	2b01      	cmp	r3, #1
10005baa:	d116      	bne.n	10005bda <E_EEPROM_XMC1_lHandleGcStartCopy+0xa2>
  {
    data_ptr->gc_src_addr = cache_ptr->address;
10005bac:	687b      	ldr	r3, [r7, #4]
10005bae:	681a      	ldr	r2, [r3, #0]
10005bb0:	683b      	ldr	r3, [r7, #0]
10005bb2:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_block_counter = 0U;
10005bb4:	683b      	ldr	r3, [r7, #0]
10005bb6:	2200      	movs	r2, #0
10005bb8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
10005bba:	f7fc fd8d 	bl	100026d8 <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr,(uint32_t*)(void*)data_ptr->read_write_buffer);
10005bbe:	683b      	ldr	r3, [r7, #0]
10005bc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10005bc2:	683b      	ldr	r3, [r7, #0]
10005bc4:	335c      	adds	r3, #92	; 0x5c
10005bc6:	1c10      	adds	r0, r2, #0
10005bc8:	1c19      	adds	r1, r3, #0
10005bca:	f001 f803 	bl	10006bd4 <E_EEPROM_XMC1_lReadSingleBlock>
    
    /* Return value above is ignored as parameters passed from FEE are correct */
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
10005bce:	683a      	ldr	r2, [r7, #0]
10005bd0:	23ba      	movs	r3, #186	; 0xba
10005bd2:	005b      	lsls	r3, r3, #1
10005bd4:	2105      	movs	r1, #5
10005bd6:	50d1      	str	r1, [r2, r3]
10005bd8:	e00e      	b.n	10005bf8 <E_EEPROM_XMC1_lHandleGcStartCopy+0xc0>
  }
  /* Finished copying all the logical blocks */
  else
  {
    /* Update the next free block pointer */
    data_ptr->next_free_block_addr = data_ptr->gc_dest_addr;
10005bda:	683b      	ldr	r3, [r7, #0]
10005bdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005bde:	683b      	ldr	r3, [r7, #0]
10005be0:	64da      	str	r2, [r3, #76]	; 0x4c
    data_ptr->gc_src_addr = data_ptr->curr_bank_src_addr;
10005be2:	683b      	ldr	r3, [r7, #0]
10005be4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005be6:	683b      	ldr	r3, [r7, #0]
10005be8:	641a      	str	r2, [r3, #64]	; 0x40
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005bea:	f000 fb7b 	bl	100062e4 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_END;
10005bee:	683a      	ldr	r2, [r7, #0]
10005bf0:	23ba      	movs	r3, #186	; 0xba
10005bf2:	005b      	lsls	r3, r3, #1
10005bf4:	2106      	movs	r1, #6
10005bf6:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005bf8:	683a      	ldr	r2, [r7, #0]
10005bfa:	23be      	movs	r3, #190	; 0xbe
10005bfc:	005b      	lsls	r3, r3, #1
10005bfe:	68b9      	ldr	r1, [r7, #8]
10005c00:	50d1      	str	r1, [r2, r3]
}
10005c02:	46bd      	mov	sp, r7
10005c04:	b004      	add	sp, #16
10005c06:	bd80      	pop	{r7, pc}
10005c08:	20000718 	.word	0x20000718

10005c0c <E_EEPROM_XMC1_lHandleGcCopyWrite>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY WRITE state.
 */
static void E_EEPROM_XMC1_lHandleGcCopyWrite(void)
{
10005c0c:	b580      	push	{r7, lr}
10005c0e:	b086      	sub	sp, #24
10005c10:	af00      	add	r7, sp, #0
  uint32_t block_count;
  uint32_t flash_physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005c12:	4b38      	ldr	r3, [pc, #224]	; (10005cf4 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005c14:	685b      	ldr	r3, [r3, #4]
10005c16:	613b      	str	r3, [r7, #16]
  
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005c18:	693a      	ldr	r2, [r7, #16]
10005c1a:	23be      	movs	r3, #190	; 0xbe
10005c1c:	005b      	lsls	r3, r3, #1
10005c1e:	58d3      	ldr	r3, [r2, r3]
10005c20:	617b      	str	r3, [r7, #20]
  cache_ptr = data_ptr->block_info + block_count;
10005c22:	697b      	ldr	r3, [r7, #20]
10005c24:	00db      	lsls	r3, r3, #3
10005c26:	693a      	ldr	r2, [r7, #16]
10005c28:	18d3      	adds	r3, r2, r3
10005c2a:	60fb      	str	r3, [r7, #12]
  
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr));
10005c2c:	693b      	ldr	r3, [r7, #16]
10005c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005c30:	1c18      	adds	r0, r3, #0
10005c32:	f000 fcbf 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
10005c36:	1c03      	adds	r3, r0, #0
10005c38:	60bb      	str	r3, [r7, #8]
  if (status == 0U)
10005c3a:	68bb      	ldr	r3, [r7, #8]
10005c3c:	2b00      	cmp	r3, #0
10005c3e:	d14b      	bne.n	10005cd8 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xcc>
  {      
    (data_ptr->gc_block_counter)++;
10005c40:	693b      	ldr	r3, [r7, #16]
10005c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005c44:	1c5a      	adds	r2, r3, #1
10005c46:	693b      	ldr	r3, [r7, #16]
10005c48:	655a      	str	r2, [r3, #84]	; 0x54
    size = (E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[block_count].size);
10005c4a:	4b2a      	ldr	r3, [pc, #168]	; (10005cf4 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005c4c:	681a      	ldr	r2, [r3, #0]
10005c4e:	697b      	ldr	r3, [r7, #20]
10005c50:	00db      	lsls	r3, r3, #3
10005c52:	18d3      	adds	r3, r2, r3
10005c54:	685b      	ldr	r3, [r3, #4]
10005c56:	607b      	str	r3, [r7, #4]
    flash_physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
10005c58:	687b      	ldr	r3, [r7, #4]
10005c5a:	1c18      	adds	r0, r3, #0
10005c5c:	f000 fb00 	bl	10006260 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10005c60:	1c03      	adds	r3, r0, #0
10005c62:	603b      	str	r3, [r7, #0]
    /* If all the blocks of the logical block are copied */
    if ((data_ptr->gc_block_counter == flash_physical_blocks) || (cache_ptr->status.valid == 0U))
10005c64:	693b      	ldr	r3, [r7, #16]
10005c66:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10005c68:	683b      	ldr	r3, [r7, #0]
10005c6a:	429a      	cmp	r2, r3
10005c6c:	d006      	beq.n	10005c7c <E_EEPROM_XMC1_lHandleGcCopyWrite+0x70>
10005c6e:	68fb      	ldr	r3, [r7, #12]
10005c70:	791b      	ldrb	r3, [r3, #4]
10005c72:	2201      	movs	r2, #1
10005c74:	4013      	ands	r3, r2
10005c76:	b2db      	uxtb	r3, r3
10005c78:	2b00      	cmp	r3, #0
10005c7a:	d11b      	bne.n	10005cb4 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xa8>
    {
      cache_ptr->status.copied = 1U;
10005c7c:	68fb      	ldr	r3, [r7, #12]
10005c7e:	791a      	ldrb	r2, [r3, #4]
10005c80:	2104      	movs	r1, #4
10005c82:	430a      	orrs	r2, r1
10005c84:	711a      	strb	r2, [r3, #4]
      block_count++;
10005c86:	697b      	ldr	r3, [r7, #20]
10005c88:	3301      	adds	r3, #1
10005c8a:	617b      	str	r3, [r7, #20]
      data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005c8c:	693a      	ldr	r2, [r7, #16]
10005c8e:	23ba      	movs	r3, #186	; 0xba
10005c90:	005b      	lsls	r3, r3, #1
10005c92:	2101      	movs	r1, #1
10005c94:	50d1      	str	r1, [r2, r3]
      data_ptr->gc_dest_addr += E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005c96:	693b      	ldr	r3, [r7, #16]
10005c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005c9a:	3310      	adds	r3, #16
10005c9c:	1c1a      	adds	r2, r3, #0
10005c9e:	693b      	ldr	r3, [r7, #16]
10005ca0:	63da      	str	r2, [r3, #60]	; 0x3c
      cache_ptr->address = data_ptr->gc_dest_addr - (E_EEPROM_XMC1_FLASH_BLOCK_SIZE * data_ptr->gc_block_counter);
10005ca2:	693b      	ldr	r3, [r7, #16]
10005ca4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005ca6:	693b      	ldr	r3, [r7, #16]
10005ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005caa:	011b      	lsls	r3, r3, #4
10005cac:	1ad2      	subs	r2, r2, r3
10005cae:	68fb      	ldr	r3, [r7, #12]
10005cb0:	601a      	str	r2, [r3, #0]
10005cb2:	e016      	b.n	10005ce2 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
    else
    {
      data_ptr->gc_src_addr = data_ptr->gc_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005cb4:	693b      	ldr	r3, [r7, #16]
10005cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005cb8:	3310      	adds	r3, #16
10005cba:	1c1a      	adds	r2, r3, #0
10005cbc:	693b      	ldr	r3, [r7, #16]
10005cbe:	641a      	str	r2, [r3, #64]	; 0x40
      data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005cc0:	693b      	ldr	r3, [r7, #16]
10005cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005cc4:	3310      	adds	r3, #16
10005cc6:	1c1a      	adds	r2, r3, #0
10005cc8:	693b      	ldr	r3, [r7, #16]
10005cca:	63da      	str	r2, [r3, #60]	; 0x3c
      data_ptr->gc_state = E_EEPROM_XMC1_GC_READ_NXTBLOCK;
10005ccc:	693a      	ldr	r2, [r7, #16]
10005cce:	23ba      	movs	r3, #186	; 0xba
10005cd0:	005b      	lsls	r3, r3, #1
10005cd2:	2102      	movs	r1, #2
10005cd4:	50d1      	str	r1, [r2, r3]
10005cd6:	e004      	b.n	10005ce2 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005cd8:	693a      	ldr	r2, [r7, #16]
10005cda:	23ba      	movs	r3, #186	; 0xba
10005cdc:	005b      	lsls	r3, r3, #1
10005cde:	2109      	movs	r1, #9
10005ce0:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005ce2:	693a      	ldr	r2, [r7, #16]
10005ce4:	23be      	movs	r3, #190	; 0xbe
10005ce6:	005b      	lsls	r3, r3, #1
10005ce8:	6979      	ldr	r1, [r7, #20]
10005cea:	50d1      	str	r1, [r2, r3]
}
10005cec:	46bd      	mov	sp, r7
10005cee:	b006      	add	sp, #24
10005cf0:	bd80      	pop	{r7, pc}
10005cf2:	46c0      	nop			; (mov r8, r8)
10005cf4:	20000718 	.word	0x20000718

10005cf8 <E_EEPROM_XMC1_lHandleGcEndOfCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC END OF COPY state
 */
static void E_EEPROM_XMC1_lHandleGcEndOfCopy(void)
{
10005cf8:	b580      	push	{r7, lr}
10005cfa:	b082      	sub	sp, #8
10005cfc:	af00      	add	r7, sp, #0
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005cfe:	4b13      	ldr	r3, [pc, #76]	; (10005d4c <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x54>)
10005d00:	685b      	ldr	r3, [r3, #4]
10005d02:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d04:	f000 fbca 	bl	1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy completed state to old bank (0A) or (A0) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_END_OF_COPY_OFFSET));
10005d08:	687b      	ldr	r3, [r7, #4]
10005d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005d0c:	3320      	adds	r3, #32
10005d0e:	1c18      	adds	r0, r3, #0
10005d10:	f000 fc50 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
10005d14:	1c03      	adds	r3, r0, #0
10005d16:	603b      	str	r3, [r7, #0]
  if (status == 0U)
10005d18:	683b      	ldr	r3, [r7, #0]
10005d1a:	2b00      	cmp	r3, #0
10005d1c:	d10d      	bne.n	10005d3a <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x42>
  {
    /* Update the current bank to next bank */
    data_ptr->current_bank = data_ptr->current_bank ^ 1U;
10005d1e:	687b      	ldr	r3, [r7, #4]
10005d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005d22:	2201      	movs	r2, #1
10005d24:	405a      	eors	r2, r3
10005d26:	687b      	ldr	r3, [r7, #4]
10005d28:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Update the Bank related global variables */
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005d2a:	f000 fadb 	bl	100062e4 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_NEXT_BANK_VALID;
10005d2e:	687a      	ldr	r2, [r7, #4]
10005d30:	23ba      	movs	r3, #186	; 0xba
10005d32:	005b      	lsls	r3, r3, #1
10005d34:	2107      	movs	r1, #7
10005d36:	50d1      	str	r1, [r2, r3]
10005d38:	e004      	b.n	10005d44 <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x4c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005d3a:	687a      	ldr	r2, [r7, #4]
10005d3c:	23ba      	movs	r3, #186	; 0xba
10005d3e:	005b      	lsls	r3, r3, #1
10005d40:	2109      	movs	r1, #9
10005d42:	50d1      	str	r1, [r2, r3]
  }
}
10005d44:	46bd      	mov	sp, r7
10005d46:	b002      	add	sp, #8
10005d48:	bd80      	pop	{r7, pc}
10005d4a:	46c0      	nop			; (mov r8, r8)
10005d4c:	20000718 	.word	0x20000718

10005d50 <E_EEPROM_XMC1_lHandleGcOtherStates>:
 *
 * Description     : This function handles Garbage Collection GC NEXT BANk VALID, ERASE PREV BANK and GC COMPLETED IDLE
 *                   state
*/
static void E_EEPROM_XMC1_lHandleGcOtherStates( uint32_t current_state, uint32_t next_state)
{
10005d50:	b580      	push	{r7, lr}
10005d52:	b084      	sub	sp, #16
10005d54:	af00      	add	r7, sp, #0
10005d56:	6078      	str	r0, [r7, #4]
10005d58:	6039      	str	r1, [r7, #0]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005d5a:	4b1b      	ldr	r3, [pc, #108]	; (10005dc8 <E_EEPROM_XMC1_lHandleGcOtherStates+0x78>)
10005d5c:	685b      	ldr	r3, [r3, #4]
10005d5e:	60bb      	str	r3, [r7, #8]
  
  if (current_state == E_EEPROM_XMC1_GC_NEXT_BANK_VALID)
10005d60:	687b      	ldr	r3, [r7, #4]
10005d62:	2b07      	cmp	r3, #7
10005d64:	d109      	bne.n	10005d7a <E_EEPROM_XMC1_lHandleGcOtherStates+0x2a>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d66:	f000 fb99 	bl	1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write next bank to valid state  (02) or (20) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_NEXT_VALID_OFFSET));
10005d6a:	68bb      	ldr	r3, [r7, #8]
10005d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005d6e:	1c18      	adds	r0, r3, #0
10005d70:	f000 fc20 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
10005d74:	1c03      	adds	r3, r0, #0
10005d76:	60fb      	str	r3, [r7, #12]
10005d78:	e014      	b.n	10005da4 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else if (current_state == E_EEPROM_XMC1_GC_ERASE_PREV_BANK)
10005d7a:	687b      	ldr	r3, [r7, #4]
10005d7c:	2b03      	cmp	r3, #3
10005d7e:	d107      	bne.n	10005d90 <E_EEPROM_XMC1_lHandleGcOtherStates+0x40>
  {
    /* Erase the previous redundant bank (F2) or (2F) */
    status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005d80:	68bb      	ldr	r3, [r7, #8]
10005d82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005d84:	1c18      	adds	r0, r3, #0
10005d86:	f000 fbeb 	bl	10006560 <E_EEPROM_XMC1_lEraseBank>
10005d8a:	1c03      	adds	r3, r0, #0
10005d8c:	60fb      	str	r3, [r7, #12]
10005d8e:	e009      	b.n	10005da4 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d90:	f000 fb84 	bl	1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write formatted state to the old erased bank (E2) or (2E) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_END_ERASE_OFFSET));
10005d94:	68bb      	ldr	r3, [r7, #8]
10005d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005d98:	3330      	adds	r3, #48	; 0x30
10005d9a:	1c18      	adds	r0, r3, #0
10005d9c:	f000 fc0a 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
10005da0:	1c03      	adds	r3, r0, #0
10005da2:	60fb      	str	r3, [r7, #12]
  }
  
  if (status == 0U)
10005da4:	68fb      	ldr	r3, [r7, #12]
10005da6:	2b00      	cmp	r3, #0
10005da8:	d105      	bne.n	10005db6 <E_EEPROM_XMC1_lHandleGcOtherStates+0x66>
  {
    data_ptr->gc_state = next_state;
10005daa:	68ba      	ldr	r2, [r7, #8]
10005dac:	23ba      	movs	r3, #186	; 0xba
10005dae:	005b      	lsls	r3, r3, #1
10005db0:	6839      	ldr	r1, [r7, #0]
10005db2:	50d1      	str	r1, [r2, r3]
10005db4:	e004      	b.n	10005dc0 <E_EEPROM_XMC1_lHandleGcOtherStates+0x70>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005db6:	68ba      	ldr	r2, [r7, #8]
10005db8:	23ba      	movs	r3, #186	; 0xba
10005dba:	005b      	lsls	r3, r3, #1
10005dbc:	2109      	movs	r1, #9
10005dbe:	50d1      	str	r1, [r2, r3]
  }
}
10005dc0:	46bd      	mov	sp, r7
10005dc2:	b004      	add	sp, #16
10005dc4:	bd80      	pop	{r7, pc}
10005dc6:	46c0      	nop			; (mov r8, r8)
10005dc8:	20000718 	.word	0x20000718

10005dcc <E_EEPROM_XMC1_lPrepareDFlash>:
 * Return value   : void
 *
 * Description    : This function executes the prepare data flash to bring the state machine to default state (2E).
 */
static void E_EEPROM_XMC1_lPrepareDFlash(void)
{
10005dcc:	b580      	push	{r7, lr}
10005dce:	b082      	sub	sp, #8
10005dd0:	af00      	add	r7, sp, #0
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005dd2:	4b3b      	ldr	r3, [pc, #236]	; (10005ec0 <E_EEPROM_XMC1_lPrepareDFlash+0xf4>)
10005dd4:	685b      	ldr	r3, [r3, #4]
10005dd6:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
10005dd8:	687a      	ldr	r2, [r7, #4]
10005dda:	23ba      	movs	r3, #186	; 0xba
10005ddc:	005b      	lsls	r3, r3, #1
10005dde:	58d3      	ldr	r3, [r2, r3]
10005de0:	2b04      	cmp	r3, #4
10005de2:	d002      	beq.n	10005dea <E_EEPROM_XMC1_lPrepareDFlash+0x1e>
10005de4:	2b05      	cmp	r3, #5
10005de6:	d01f      	beq.n	10005e28 <E_EEPROM_XMC1_lPrepareDFlash+0x5c>
10005de8:	e035      	b.n	10005e56 <E_EEPROM_XMC1_lPrepareDFlash+0x8a>
    {
      case E_EEPROM_XMC1_PREPFLASH_2F:
      
      /* Set the marker blocks with copy completed state */
      E_EEPROM_XMC1_lSetMarkerPageBuffer(E_EEPROM_XMC1_VALID_STATE);
10005dea:	2020      	movs	r0, #32
10005dec:	f000 fb74 	bl	100064d8 <E_EEPROM_XMC1_lSetMarkerPageBuffer>
      
      /* Clear all error status flags before flash operation*/
      XMC_FLASH_ClearStatus();
10005df0:	f7fc fc72 	bl	100026d8 <XMC_FLASH_ClearStatus>
      
      E_EEPROM_XMC1_lWriteSinglePage(E_EEPROM_XMC1_FLASH_BANK0_BASE , (uint32_t*)(void*)data_ptr->page_write_buffer);
10005df4:	687b      	ldr	r3, [r7, #4]
10005df6:	3370      	adds	r3, #112	; 0x70
10005df8:	4a32      	ldr	r2, [pc, #200]	; (10005ec4 <E_EEPROM_XMC1_lPrepareDFlash+0xf8>)
10005dfa:	1c10      	adds	r0, r2, #0
10005dfc:	1c19      	adds	r1, r3, #0
10005dfe:	f000 fef9 	bl	10006bf4 <E_EEPROM_XMC1_lWriteSinglePage>
      
      status = E_EEPROM_XMC1_lGetFlashStatus();
10005e02:	f000 ff11 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
10005e06:	1c03      	adds	r3, r0, #0
10005e08:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005e0a:	683b      	ldr	r3, [r7, #0]
10005e0c:	2b00      	cmp	r3, #0
10005e0e:	d105      	bne.n	10005e1c <E_EEPROM_XMC1_lPrepareDFlash+0x50>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
10005e10:	687a      	ldr	r2, [r7, #4]
10005e12:	23ba      	movs	r3, #186	; 0xba
10005e14:	005b      	lsls	r3, r3, #1
10005e16:	2105      	movs	r1, #5
10005e18:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e1a:	e042      	b.n	10005ea2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e1c:	687a      	ldr	r2, [r7, #4]
10005e1e:	23ba      	movs	r3, #186	; 0xba
10005e20:	005b      	lsls	r3, r3, #1
10005e22:	2109      	movs	r1, #9
10005e24:	50d1      	str	r1, [r2, r3]
      }
      break;
10005e26:	e03c      	b.n	10005ea2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      case E_EEPROM_XMC1_PREPFLASH_2E:
        
      E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005e28:	f000 fb38 	bl	1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
      
      /* Write Bank1 to formatted state  (2E) */
      status = E_EEPROM_XMC1_lGCWrite((uint32_t)E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_END_ERASE_OFFSET);
10005e2c:	4b26      	ldr	r3, [pc, #152]	; (10005ec8 <E_EEPROM_XMC1_lPrepareDFlash+0xfc>)
10005e2e:	1c18      	adds	r0, r3, #0
10005e30:	f000 fbc0 	bl	100065b4 <E_EEPROM_XMC1_lGCWrite>
10005e34:	1c03      	adds	r3, r0, #0
10005e36:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005e38:	683b      	ldr	r3, [r7, #0]
10005e3a:	2b00      	cmp	r3, #0
10005e3c:	d105      	bne.n	10005e4a <E_EEPROM_XMC1_lPrepareDFlash+0x7e>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
10005e3e:	687a      	ldr	r2, [r7, #4]
10005e40:	23ba      	movs	r3, #186	; 0xba
10005e42:	005b      	lsls	r3, r3, #1
10005e44:	210a      	movs	r1, #10
10005e46:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e48:	e02b      	b.n	10005ea2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e4a:	687a      	ldr	r2, [r7, #4]
10005e4c:	23ba      	movs	r3, #186	; 0xba
10005e4e:	005b      	lsls	r3, r3, #1
10005e50:	2109      	movs	r1, #9
10005e52:	50d1      	str	r1, [r2, r3]
      }
      break;
10005e54:	e025      	b.n	10005ea2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      default:  /* gc_state : E_EEPROM_XMC1_PREPFLASH_FF*/
      
      /* Erase the previous redundant bank */
      status = E_EEPROM_XMC1_lEraseBank(data_ptr->curr_bank_end_addr);
10005e56:	687b      	ldr	r3, [r7, #4]
10005e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10005e5a:	1c18      	adds	r0, r3, #0
10005e5c:	f000 fb80 	bl	10006560 <E_EEPROM_XMC1_lEraseBank>
10005e60:	1c03      	adds	r3, r0, #0
10005e62:	603b      	str	r3, [r7, #0]
      
      /* Erase the previous redundant bank */
      if (status == 0U)
10005e64:	683b      	ldr	r3, [r7, #0]
10005e66:	2b00      	cmp	r3, #0
10005e68:	d115      	bne.n	10005e96 <E_EEPROM_XMC1_lPrepareDFlash+0xca>
      {
        status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005e6a:	687b      	ldr	r3, [r7, #4]
10005e6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005e6e:	1c18      	adds	r0, r3, #0
10005e70:	f000 fb76 	bl	10006560 <E_EEPROM_XMC1_lEraseBank>
10005e74:	1c03      	adds	r3, r0, #0
10005e76:	603b      	str	r3, [r7, #0]
        
        if (status == 0U)
10005e78:	683b      	ldr	r3, [r7, #0]
10005e7a:	2b00      	cmp	r3, #0
10005e7c:	d105      	bne.n	10005e8a <E_EEPROM_XMC1_lPrepareDFlash+0xbe>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
10005e7e:	687a      	ldr	r2, [r7, #4]
10005e80:	23ba      	movs	r3, #186	; 0xba
10005e82:	005b      	lsls	r3, r3, #1
10005e84:	2104      	movs	r1, #4
10005e86:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e88:	e00a      	b.n	10005ea0 <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
        }
        else
        {
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e8a:	687a      	ldr	r2, [r7, #4]
10005e8c:	23ba      	movs	r3, #186	; 0xba
10005e8e:	005b      	lsls	r3, r3, #1
10005e90:	2109      	movs	r1, #9
10005e92:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e94:	e004      	b.n	10005ea0 <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
        }
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e96:	687a      	ldr	r2, [r7, #4]
10005e98:	23ba      	movs	r3, #186	; 0xba
10005e9a:	005b      	lsls	r3, r3, #1
10005e9c:	2109      	movs	r1, #9
10005e9e:	50d1      	str	r1, [r2, r3]
      }
      break;
10005ea0:	46c0      	nop			; (mov r8, r8)
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005ea2:	687a      	ldr	r2, [r7, #4]
10005ea4:	23ba      	movs	r3, #186	; 0xba
10005ea6:	005b      	lsls	r3, r3, #1
10005ea8:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
10005eaa:	2b0a      	cmp	r3, #10
10005eac:	d005      	beq.n	10005eba <E_EEPROM_XMC1_lPrepareDFlash+0xee>
10005eae:	687a      	ldr	r2, [r7, #4]
10005eb0:	23ba      	movs	r3, #186	; 0xba
10005eb2:	005b      	lsls	r3, r3, #1
10005eb4:	58d3      	ldr	r3, [r2, r3]
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005eb6:	2b09      	cmp	r3, #9
10005eb8:	d18e      	bne.n	10005dd8 <E_EEPROM_XMC1_lPrepareDFlash+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
10005eba:	46bd      	mov	sp, r7
10005ebc:	b002      	add	sp, #8
10005ebe:	bd80      	pop	{r7, pc}
10005ec0:	20000718 	.word	0x20000718
10005ec4:	10010a00 	.word	0x10010a00
10005ec8:	10010d30 	.word	0x10010d30

10005ecc <E_EEPROM_XMC1_lUpdateCache>:
 *
 * Description     : This utility function update's the cache table which contains the latest information about the
 *                   FLASH contents.
 */
static void E_EEPROM_XMC1_lUpdateCache(void)
{
10005ecc:	b580      	push	{r7, lr}
10005ece:	b084      	sub	sp, #16
10005ed0:	af00      	add	r7, sp, #0
  uint32_t end_addr;
  uint32_t read_status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005ed2:	4b39      	ldr	r3, [pc, #228]	; (10005fb8 <E_EEPROM_XMC1_lUpdateCache+0xec>)
10005ed4:	685b      	ldr	r3, [r3, #4]
10005ed6:	607b      	str	r3, [r7, #4]
  
  /* Evaluate the end address of the bank to start reading blocks for cache update */
  if (data_ptr->current_bank == 0U)
10005ed8:	687b      	ldr	r3, [r7, #4]
10005eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005edc:	2b00      	cmp	r3, #0
10005ede:	d102      	bne.n	10005ee6 <E_EEPROM_XMC1_lUpdateCache+0x1a>
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005ee0:	4b36      	ldr	r3, [pc, #216]	; (10005fbc <E_EEPROM_XMC1_lUpdateCache+0xf0>)
10005ee2:	60fb      	str	r3, [r7, #12]
10005ee4:	e001      	b.n	10005eea <E_EEPROM_XMC1_lUpdateCache+0x1e>
  }
  else
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005ee6:	4b36      	ldr	r3, [pc, #216]	; (10005fc0 <E_EEPROM_XMC1_lUpdateCache+0xf4>)
10005ee8:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the read number of blocks count variable and reset cache update index */
  data_ptr->written_block_counter = 0U;
10005eea:	687b      	ldr	r3, [r7, #4]
10005eec:	2200      	movs	r2, #0
10005eee:	659a      	str	r2, [r3, #88]	; 0x58
  data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005ef0:	687a      	ldr	r2, [r7, #4]
10005ef2:	23c2      	movs	r3, #194	; 0xc2
10005ef4:	005b      	lsls	r3, r3, #1
10005ef6:	21ff      	movs	r1, #255	; 0xff
10005ef8:	50d1      	str	r1, [r2, r3]
  
  /* Start the Cache Update state machine */
  data_ptr->cache_state = E_EEPROM_XMC1_CACHE_EMPTY_BLOCK;
10005efa:	687a      	ldr	r2, [r7, #4]
10005efc:	23c0      	movs	r3, #192	; 0xc0
10005efe:	005b      	lsls	r3, r3, #1
10005f00:	2101      	movs	r1, #1
10005f02:	50d1      	str	r1, [r2, r3]
  
  /* Point to starting address of last data block of the bank */
  data_ptr->curr_bank_src_addr += ( E_EEPROM_XMC1_FLASH_BANK_SIZE - E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10005f04:	687b      	ldr	r3, [r7, #4]
10005f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005f08:	22bc      	movs	r2, #188	; 0xbc
10005f0a:	0092      	lsls	r2, r2, #2
10005f0c:	189a      	adds	r2, r3, r2
10005f0e:	687b      	ldr	r3, [r7, #4]
10005f10:	651a      	str	r2, [r3, #80]	; 0x50
  /* Search for the first entry of a non empty block inside the valid bank starting from bottom */
  do{
      read_status = E_EEPROM_XMC1_lCacheEmptyBlkEval(end_addr);
10005f12:	68fb      	ldr	r3, [r7, #12]
10005f14:	1c18      	adds	r0, r3, #0
10005f16:	f000 f855 	bl	10005fc4 <E_EEPROM_XMC1_lCacheEmptyBlkEval>
10005f1a:	1c03      	adds	r3, r0, #0
10005f1c:	60bb      	str	r3, [r7, #8]
  } while (data_ptr->cache_state == E_EEPROM_XMC1_CACHE_EMPTY_BLOCK);
10005f1e:	687a      	ldr	r2, [r7, #4]
10005f20:	23c0      	movs	r3, #192	; 0xc0
10005f22:	005b      	lsls	r3, r3, #1
10005f24:	58d3      	ldr	r3, [r2, r3]
10005f26:	2b01      	cmp	r3, #1
10005f28:	d0f3      	beq.n	10005f12 <E_EEPROM_XMC1_lUpdateCache+0x46>
  
   /* Update the next free block location only if it is not done by the previous function call  */
  if (data_ptr->next_free_block_addr == 0U)
10005f2a:	687b      	ldr	r3, [r7, #4]
10005f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005f2e:	2b00      	cmp	r3, #0
10005f30:	d105      	bne.n	10005f3e <E_EEPROM_XMC1_lUpdateCache+0x72>
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005f32:	687b      	ldr	r3, [r7, #4]
10005f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005f36:	3310      	adds	r3, #16
10005f38:	1c1a      	adds	r2, r3, #0
10005f3a:	687b      	ldr	r3, [r7, #4]
10005f3c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005f3e:	e031      	b.n	10005fa4 <E_EEPROM_XMC1_lUpdateCache+0xd8>
  {
    /* Check If the previous read had an ECC error or not */
    if (!(read_status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR))
10005f40:	68bb      	ldr	r3, [r7, #8]
10005f42:	2220      	movs	r2, #32
10005f44:	4013      	ands	r3, r2
10005f46:	d102      	bne.n	10005f4e <E_EEPROM_XMC1_lUpdateCache+0x82>
    {
      /* Evaluate the Block status since no error found */
      E_EEPROM_XMC1_lEvalBlockStatus();
10005f48:	f000 f89a 	bl	10006080 <E_EEPROM_XMC1_lEvalBlockStatus>
10005f4c:	e01b      	b.n	10005f86 <E_EEPROM_XMC1_lUpdateCache+0xba>
    }
    else
    {
      /* If previous read block of the block had correct block number then mark the block as inconsistent */
      if ( data_ptr->updated_cache_index != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND )
10005f4e:	687a      	ldr	r2, [r7, #4]
10005f50:	23c2      	movs	r3, #194	; 0xc2
10005f52:	005b      	lsls	r3, r3, #1
10005f54:	58d3      	ldr	r3, [r2, r3]
10005f56:	2bff      	cmp	r3, #255	; 0xff
10005f58:	d00d      	beq.n	10005f76 <E_EEPROM_XMC1_lUpdateCache+0xaa>
      {
        /* Goto the cache table entry for the given block */
        cache_ptr = data_ptr->block_info;
10005f5a:	687b      	ldr	r3, [r7, #4]
10005f5c:	603b      	str	r3, [r7, #0]
        cache_ptr = cache_ptr + data_ptr->updated_cache_index;
10005f5e:	687a      	ldr	r2, [r7, #4]
10005f60:	23c2      	movs	r3, #194	; 0xc2
10005f62:	005b      	lsls	r3, r3, #1
10005f64:	58d3      	ldr	r3, [r2, r3]
10005f66:	00db      	lsls	r3, r3, #3
10005f68:	683a      	ldr	r2, [r7, #0]
10005f6a:	18d3      	adds	r3, r2, r3
10005f6c:	603b      	str	r3, [r7, #0]
        /* Since CacheUpdateIndex contains valid block the  previous read block must belong to this block */
        cache_ptr->address = E_EEPROM_XMC1_ALL_ONES;
10005f6e:	683b      	ldr	r3, [r7, #0]
10005f70:	2201      	movs	r2, #1
10005f72:	4252      	negs	r2, r2
10005f74:	601a      	str	r2, [r3, #0]
      }
      /* Prepare for the next block */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005f76:	687a      	ldr	r2, [r7, #4]
10005f78:	23c2      	movs	r3, #194	; 0xc2
10005f7a:	005b      	lsls	r3, r3, #1
10005f7c:	21ff      	movs	r1, #255	; 0xff
10005f7e:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
10005f80:	687b      	ldr	r3, [r7, #4]
10005f82:	2200      	movs	r2, #0
10005f84:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Check if all blocks have been read */
    if ( data_ptr->curr_bank_src_addr == end_addr )
10005f86:	687b      	ldr	r3, [r7, #4]
10005f88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005f8a:	68fb      	ldr	r3, [r7, #12]
10005f8c:	429a      	cmp	r2, r3
10005f8e:	d105      	bne.n	10005f9c <E_EEPROM_XMC1_lUpdateCache+0xd0>
    {
      /* Goto the next state */
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005f90:	687a      	ldr	r2, [r7, #4]
10005f92:	23c0      	movs	r3, #192	; 0xc0
10005f94:	005b      	lsls	r3, r3, #1
10005f96:	2104      	movs	r1, #4
10005f98:	50d1      	str	r1, [r2, r3]
10005f9a:	e003      	b.n	10005fa4 <E_EEPROM_XMC1_lUpdateCache+0xd8>
    }
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
10005f9c:	f000 f90c 	bl	100061b8 <E_EEPROM_XMC1_lUpdateCacheBlockRead>
10005fa0:	1c03      	adds	r3, r0, #0
10005fa2:	60bb      	str	r3, [r7, #8]
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005fa4:	687a      	ldr	r2, [r7, #4]
10005fa6:	23c0      	movs	r3, #192	; 0xc0
10005fa8:	005b      	lsls	r3, r3, #1
10005faa:	58d3      	ldr	r3, [r2, r3]
10005fac:	2b04      	cmp	r3, #4
10005fae:	d1c7      	bne.n	10005f40 <E_EEPROM_XMC1_lUpdateCache+0x74>
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
    }
  }
}
10005fb0:	46bd      	mov	sp, r7
10005fb2:	b004      	add	sp, #16
10005fb4:	bd80      	pop	{r7, pc}
10005fb6:	46c0      	nop			; (mov r8, r8)
10005fb8:	20000718 	.word	0x20000718
10005fbc:	10010b00 	.word	0x10010b00
10005fc0:	10010e00 	.word	0x10010e00

10005fc4 <E_EEPROM_XMC1_lCacheEmptyBlkEval>:
 *
 * Description     : This utility function  will search through the FLASH from the bottom of the bank until a
 *                   readable data block is found.
 */
static uint32_t E_EEPROM_XMC1_lCacheEmptyBlkEval(uint32_t end_addr)
{
10005fc4:	b580      	push	{r7, lr}
10005fc6:	b086      	sub	sp, #24
10005fc8:	af00      	add	r7, sp, #0
10005fca:	6078      	str	r0, [r7, #4]
  uint32_t status;
  uint32_t *read_word_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005fcc:	4b2b      	ldr	r3, [pc, #172]	; (1000607c <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xb8>)
10005fce:	685b      	ldr	r3, [r3, #4]
10005fd0:	617b      	str	r3, [r7, #20]
  
  XMC_FLASH_ClearStatus();
10005fd2:	f7fc fb81 	bl	100026d8 <XMC_FLASH_ClearStatus>
  
  /* Read the complete block */
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
10005fd6:	697b      	ldr	r3, [r7, #20]
10005fd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005fda:	697b      	ldr	r3, [r7, #20]
10005fdc:	335c      	adds	r3, #92	; 0x5c
10005fde:	1c10      	adds	r0, r2, #0
10005fe0:	1c19      	adds	r1, r3, #0
10005fe2:	f000 fdf7 	bl	10006bd4 <E_EEPROM_XMC1_lReadSingleBlock>
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
10005fe6:	f000 fe1f 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
10005fea:	1c03      	adds	r3, r0, #0
10005fec:	613b      	str	r3, [r7, #16]
  
  /* If ECC error exists because of any previous interruptions or power failures during Flash operation in progress*/
  if (status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR)
10005fee:	693b      	ldr	r3, [r7, #16]
10005ff0:	2220      	movs	r2, #32
10005ff2:	4013      	ands	r3, r2
10005ff4:	d01b      	beq.n	1000602e <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x6a>
  {
    /* Update the free block location of the valid bank once and for ever until new write happens*/
    if (data_ptr->next_free_block_addr == 0U)
10005ff6:	697b      	ldr	r3, [r7, #20]
10005ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005ffa:	2b00      	cmp	r3, #0
10005ffc:	d105      	bne.n	1000600a <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x46>
    {
      data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
10005ffe:	697b      	ldr	r3, [r7, #20]
10006000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10006002:	3310      	adds	r3, #16
10006004:	1c1a      	adds	r2, r3, #0
10006006:	697b      	ldr	r3, [r7, #20]
10006008:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* Check if all blocks have been read? If yes go to cache update complete state else move to the next block */
    if ( data_ptr->curr_bank_src_addr == end_addr )
1000600a:	697b      	ldr	r3, [r7, #20]
1000600c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1000600e:	687b      	ldr	r3, [r7, #4]
10006010:	429a      	cmp	r2, r3
10006012:	d105      	bne.n	10006020 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x5c>
    {
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10006014:	697a      	ldr	r2, [r7, #20]
10006016:	23c0      	movs	r3, #192	; 0xc0
10006018:	005b      	lsls	r3, r3, #1
1000601a:	2104      	movs	r1, #4
1000601c:	50d1      	str	r1, [r2, r3]
1000601e:	e028      	b.n	10006072 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10006020:	697b      	ldr	r3, [r7, #20]
10006022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10006024:	3b10      	subs	r3, #16
10006026:	1c1a      	adds	r2, r3, #0
10006028:	697b      	ldr	r3, [r7, #20]
1000602a:	651a      	str	r2, [r3, #80]	; 0x50
1000602c:	e021      	b.n	10006072 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
  }
  /* No ECC Error */
  else
  {
    read_word_ptr = ((uint32_t*)(void*)data_ptr->read_write_buffer);
1000602e:	697b      	ldr	r3, [r7, #20]
10006030:	335c      	adds	r3, #92	; 0x5c
10006032:	60fb      	str	r3, [r7, #12]
    /* Check if the first word of the block is having some data written on it */
    if (*read_word_ptr != E_EEPROM_XMC1_ALL_ONES)
10006034:	68fb      	ldr	r3, [r7, #12]
10006036:	681b      	ldr	r3, [r3, #0]
10006038:	3301      	adds	r3, #1
1000603a:	d00a      	beq.n	10006052 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x8e>
    {
      /* Increment the data block count and go to the next block read state */
      data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
1000603c:	697b      	ldr	r3, [r7, #20]
1000603e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006040:	1c5a      	adds	r2, r3, #1
10006042:	697b      	ldr	r3, [r7, #20]
10006044:	659a      	str	r2, [r3, #88]	; 0x58
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_NEXT_BLK;
10006046:	697a      	ldr	r2, [r7, #20]
10006048:	23c0      	movs	r3, #192	; 0xc0
1000604a:	005b      	lsls	r3, r3, #1
1000604c:	2102      	movs	r1, #2
1000604e:	50d1      	str	r1, [r2, r3]
10006050:	e00f      	b.n	10006072 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      /* Check if all blocks have been read? If yes go to cache update complete state else move to next block */
      if ( data_ptr->curr_bank_src_addr == end_addr )
10006052:	697b      	ldr	r3, [r7, #20]
10006054:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10006056:	687b      	ldr	r3, [r7, #4]
10006058:	429a      	cmp	r2, r3
1000605a:	d104      	bne.n	10006066 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xa2>
      {
        data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
1000605c:	697a      	ldr	r2, [r7, #20]
1000605e:	23c0      	movs	r3, #192	; 0xc0
10006060:	005b      	lsls	r3, r3, #1
10006062:	2104      	movs	r1, #4
10006064:	50d1      	str	r1, [r2, r3]
      }
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10006066:	697b      	ldr	r3, [r7, #20]
10006068:	6d1b      	ldr	r3, [r3, #80]	; 0x50
1000606a:	3b10      	subs	r3, #16
1000606c:	1c1a      	adds	r2, r3, #0
1000606e:	697b      	ldr	r3, [r7, #20]
10006070:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  return (status);
10006072:	693b      	ldr	r3, [r7, #16]
}
10006074:	1c18      	adds	r0, r3, #0
10006076:	46bd      	mov	sp, r7
10006078:	b006      	add	sp, #24
1000607a:	bd80      	pop	{r7, pc}
1000607c:	20000718 	.word	0x20000718

10006080 <E_EEPROM_XMC1_lEvalBlockStatus>:
 *                    2) cache updated: inconsistent           
 *                    3) cache already updated (no actions done)   
 *                    4) cannot evaluate - requires more blocks to be read          
 */
static void E_EEPROM_XMC1_lEvalBlockStatus(void)
{
10006080:	b580      	push	{r7, lr}
10006082:	b088      	sub	sp, #32
10006084:	af00      	add	r7, sp, #0
  uint32_t physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;
  E_EEPROM_XMC1_BLOCK_HEADER_t *Ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006086:	4b4b      	ldr	r3, [pc, #300]	; (100061b4 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
10006088:	685b      	ldr	r3, [r3, #4]
1000608a:	61fb      	str	r3, [r7, #28]
  Ptr = (E_EEPROM_XMC1_BLOCK_HEADER_t *)(void *)data_ptr->read_write_buffer;
1000608c:	69fb      	ldr	r3, [r7, #28]
1000608e:	335c      	adds	r3, #92	; 0x5c
10006090:	61bb      	str	r3, [r7, #24]
  block_number = Ptr->block_number;
10006092:	2317      	movs	r3, #23
10006094:	18fb      	adds	r3, r7, r3
10006096:	69ba      	ldr	r2, [r7, #24]
10006098:	7812      	ldrb	r2, [r2, #0]
1000609a:	701a      	strb	r2, [r3, #0]
  status_byte = Ptr->status;
1000609c:	69bb      	ldr	r3, [r7, #24]
1000609e:	785b      	ldrb	r3, [r3, #1]
100060a0:	613b      	str	r3, [r7, #16]
  
  cache_ptr = data_ptr->block_info;
100060a2:	69fb      	ldr	r3, [r7, #28]
100060a4:	60fb      	str	r3, [r7, #12]
  
  /* Get the Index of the read block from the user configuration */
  indx = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
100060a6:	2317      	movs	r3, #23
100060a8:	18fb      	adds	r3, r7, r3
100060aa:	781b      	ldrb	r3, [r3, #0]
100060ac:	1c18      	adds	r0, r3, #0
100060ae:	f000 f8a7 	bl	10006200 <E_EEPROM_XMC1_lGetUsrBlockIndex>
100060b2:	1c03      	adds	r3, r0, #0
100060b4:	60bb      	str	r3, [r7, #8]
  
  /* If the block is found */
  if ( (indx != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND) )
100060b6:	68bb      	ldr	r3, [r7, #8]
100060b8:	2bff      	cmp	r3, #255	; 0xff
100060ba:	d100      	bne.n	100060be <E_EEPROM_XMC1_lEvalBlockStatus+0x3e>
100060bc:	e06f      	b.n	1000619e <E_EEPROM_XMC1_lEvalBlockStatus+0x11e>
  {
    /* Point to the cache table entry for the block to be evaluated */
    cache_ptr = cache_ptr + indx;
100060be:	68bb      	ldr	r3, [r7, #8]
100060c0:	00db      	lsls	r3, r3, #3
100060c2:	68fa      	ldr	r2, [r7, #12]
100060c4:	18d3      	adds	r3, r2, r3
100060c6:	60fb      	str	r3, [r7, #12]
    
    /* Store Index of current block */
    data_ptr->updated_cache_index = indx;
100060c8:	69fa      	ldr	r2, [r7, #28]
100060ca:	23c2      	movs	r3, #194	; 0xc2
100060cc:	005b      	lsls	r3, r3, #1
100060ce:	68b9      	ldr	r1, [r7, #8]
100060d0:	50d1      	str	r1, [r2, r3]
    
    /* Check if cache table is updated for the given block : address = 0U => cache table not yet updated */
    if (cache_ptr->address == 0U)
100060d2:	68fb      	ldr	r3, [r7, #12]
100060d4:	681b      	ldr	r3, [r3, #0]
100060d6:	2b00      	cmp	r3, #0
100060d8:	d158      	bne.n	1000618c <E_EEPROM_XMC1_lEvalBlockStatus+0x10c>
    {
      /* If the starting block of the block found */
      if ((status_byte & E_EEPROM_XMC1_START_BIT ) != 0U)
100060da:	693b      	ldr	r3, [r7, #16]
100060dc:	2280      	movs	r2, #128	; 0x80
100060de:	4013      	ands	r3, r2
100060e0:	d065      	beq.n	100061ae <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
      {
        /* Update the cache with block address */
        cache_ptr->address = data_ptr->curr_bank_src_addr;
100060e2:	69fb      	ldr	r3, [r7, #28]
100060e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
100060e6:	68fb      	ldr	r3, [r7, #12]
100060e8:	601a      	str	r2, [r3, #0]
        
        /* if the Valid bit for the logical block is set */
        if ((status_byte & (E_EEPROM_XMC1_VALID_BIT) ) != 0U)
100060ea:	693b      	ldr	r3, [r7, #16]
100060ec:	2240      	movs	r2, #64	; 0x40
100060ee:	4013      	ands	r3, r2
100060f0:	d014      	beq.n	1000611c <E_EEPROM_XMC1_lEvalBlockStatus+0x9c>
        {
          cache_ptr->status.valid = 1U;
100060f2:	68fb      	ldr	r3, [r7, #12]
100060f4:	791a      	ldrb	r2, [r3, #4]
100060f6:	2101      	movs	r1, #1
100060f8:	430a      	orrs	r2, r1
100060fa:	711a      	strb	r2, [r3, #4]
          
          /* if the CRC bit for the logical block is set */
          if ((status_byte & (E_EEPROM_XMC1_CRC_BIT) ) != 0U)
100060fc:	693b      	ldr	r3, [r7, #16]
100060fe:	2210      	movs	r2, #16
10006100:	4013      	ands	r3, r2
10006102:	d005      	beq.n	10006110 <E_EEPROM_XMC1_lEvalBlockStatus+0x90>
          {
            cache_ptr->status.crc = 1U;
10006104:	68fb      	ldr	r3, [r7, #12]
10006106:	791a      	ldrb	r2, [r3, #4]
10006108:	2108      	movs	r1, #8
1000610a:	430a      	orrs	r2, r1
1000610c:	711a      	strb	r2, [r3, #4]
1000610e:	e00a      	b.n	10006126 <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
          else
          {
            cache_ptr->status.crc = 0U;
10006110:	68fb      	ldr	r3, [r7, #12]
10006112:	791a      	ldrb	r2, [r3, #4]
10006114:	2108      	movs	r1, #8
10006116:	438a      	bics	r2, r1
10006118:	711a      	strb	r2, [r3, #4]
1000611a:	e004      	b.n	10006126 <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
        }
        else
        {
          cache_ptr->status.valid = 0U;
1000611c:	68fb      	ldr	r3, [r7, #12]
1000611e:	791a      	ldrb	r2, [r3, #4]
10006120:	2101      	movs	r1, #1
10006122:	438a      	bics	r2, r1
10006124:	711a      	strb	r2, [r3, #4]
        }
        
        /* Check If number of Flash blocks used for this data block is same in size */
        size = (uint32_t)(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx].size);
10006126:	4b23      	ldr	r3, [pc, #140]	; (100061b4 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
10006128:	681a      	ldr	r2, [r3, #0]
1000612a:	68bb      	ldr	r3, [r7, #8]
1000612c:	00db      	lsls	r3, r3, #3
1000612e:	18d3      	adds	r3, r2, r3
10006130:	685b      	ldr	r3, [r3, #4]
10006132:	607b      	str	r3, [r7, #4]
        physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
10006134:	687b      	ldr	r3, [r7, #4]
10006136:	1c18      	adds	r0, r3, #0
10006138:	f000 f892 	bl	10006260 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
1000613c:	1c03      	adds	r3, r0, #0
1000613e:	603b      	str	r3, [r7, #0]
        
        if ( data_ptr->written_block_counter == physical_blocks)
10006140:	69fb      	ldr	r3, [r7, #28]
10006142:	6d9a      	ldr	r2, [r3, #88]	; 0x58
10006144:	683b      	ldr	r3, [r7, #0]
10006146:	429a      	cmp	r2, r3
10006148:	d105      	bne.n	10006156 <E_EEPROM_XMC1_lEvalBlockStatus+0xd6>
        {
          cache_ptr->status.consistent = 1U;  /* EVALUATION RESULT : BLOCK CONSISTENT*/
1000614a:	68fb      	ldr	r3, [r7, #12]
1000614c:	791a      	ldrb	r2, [r3, #4]
1000614e:	2102      	movs	r1, #2
10006150:	430a      	orrs	r2, r1
10006152:	711a      	strb	r2, [r3, #4]
10006154:	e011      	b.n	1000617a <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
        }
        else
        {
          if (cache_ptr->status.valid == 1U)
10006156:	68fb      	ldr	r3, [r7, #12]
10006158:	791b      	ldrb	r3, [r3, #4]
1000615a:	2201      	movs	r2, #1
1000615c:	4013      	ands	r3, r2
1000615e:	b2db      	uxtb	r3, r3
10006160:	2b00      	cmp	r3, #0
10006162:	d005      	beq.n	10006170 <E_EEPROM_XMC1_lEvalBlockStatus+0xf0>
          {
            cache_ptr->status.consistent = 0U;  /* EVALUATION RESULT : BLOCK INCONSISTENT */
10006164:	68fb      	ldr	r3, [r7, #12]
10006166:	791a      	ldrb	r2, [r3, #4]
10006168:	2102      	movs	r1, #2
1000616a:	438a      	bics	r2, r1
1000616c:	711a      	strb	r2, [r3, #4]
1000616e:	e004      	b.n	1000617a <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
          }
          else
          {
            cache_ptr->status.consistent = 1U; /* If the block is invalid, then mark : BLOCK INCONSISTENT */
10006170:	68fb      	ldr	r3, [r7, #12]
10006172:	791a      	ldrb	r2, [r3, #4]
10006174:	2102      	movs	r1, #2
10006176:	430a      	orrs	r2, r1
10006178:	711a      	strb	r2, [r3, #4]
          }
        }
        /* Initialize the Index, block block count for the next read */
        data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000617a:	69fa      	ldr	r2, [r7, #28]
1000617c:	23c2      	movs	r3, #194	; 0xc2
1000617e:	005b      	lsls	r3, r3, #1
10006180:	21ff      	movs	r1, #255	; 0xff
10006182:	50d1      	str	r1, [r2, r3]
        data_ptr->written_block_counter = 0U;
10006184:	69fb      	ldr	r3, [r7, #28]
10006186:	2200      	movs	r2, #0
10006188:	659a      	str	r2, [r3, #88]	; 0x58
1000618a:	e010      	b.n	100061ae <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    {
      /*
       * EVALUATION RESULT : CACHE ALREADY UPDATED
       * If cache table is already updated for the block, no need to evaluate the block
       */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000618c:	69fa      	ldr	r2, [r7, #28]
1000618e:	23c2      	movs	r3, #194	; 0xc2
10006190:	005b      	lsls	r3, r3, #1
10006192:	21ff      	movs	r1, #255	; 0xff
10006194:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
10006196:	69fb      	ldr	r3, [r7, #28]
10006198:	2200      	movs	r2, #0
1000619a:	659a      	str	r2, [r3, #88]	; 0x58
1000619c:	e007      	b.n	100061ae <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    }
  }
  else
  {    
    data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000619e:	69fa      	ldr	r2, [r7, #28]
100061a0:	23c2      	movs	r3, #194	; 0xc2
100061a2:	005b      	lsls	r3, r3, #1
100061a4:	21ff      	movs	r1, #255	; 0xff
100061a6:	50d1      	str	r1, [r2, r3]
    data_ptr->written_block_counter = 0U;
100061a8:	69fb      	ldr	r3, [r7, #28]
100061aa:	2200      	movs	r2, #0
100061ac:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
100061ae:	46bd      	mov	sp, r7
100061b0:	b008      	add	sp, #32
100061b2:	bd80      	pop	{r7, pc}
100061b4:	20000718 	.word	0x20000718

100061b8 <E_EEPROM_XMC1_lUpdateCacheBlockRead>:
 * Return value   : uint32_t
 *
 * Description    : Utility function to read data block from flash for cache update function.
 */
static uint32_t E_EEPROM_XMC1_lUpdateCacheBlockRead(void)
{
100061b8:	b580      	push	{r7, lr}
100061ba:	b082      	sub	sp, #8
100061bc:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100061be:	4b0f      	ldr	r3, [pc, #60]	; (100061fc <E_EEPROM_XMC1_lUpdateCacheBlockRead+0x44>)
100061c0:	685b      	ldr	r3, [r3, #4]
100061c2:	607b      	str	r3, [r7, #4]
  
  /* Set the Write Source pointer to the next block */
  data_ptr->curr_bank_src_addr = data_ptr->curr_bank_src_addr -  E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
100061c4:	687b      	ldr	r3, [r7, #4]
100061c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
100061c8:	3b10      	subs	r3, #16
100061ca:	1c1a      	adds	r2, r3, #0
100061cc:	687b      	ldr	r3, [r7, #4]
100061ce:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100061d0:	f7fc fa82 	bl	100026d8 <XMC_FLASH_ClearStatus>
  
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr,  (uint32_t*)(void*)data_ptr->read_write_buffer);
100061d4:	687b      	ldr	r3, [r7, #4]
100061d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
100061d8:	687b      	ldr	r3, [r7, #4]
100061da:	335c      	adds	r3, #92	; 0x5c
100061dc:	1c10      	adds	r0, r2, #0
100061de:	1c19      	adds	r1, r3, #0
100061e0:	f000 fcf8 	bl	10006bd4 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Increment number of read block counter  */
  data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
100061e4:	687b      	ldr	r3, [r7, #4]
100061e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
100061e8:	1c5a      	adds	r2, r3, #1
100061ea:	687b      	ldr	r3, [r7, #4]
100061ec:	659a      	str	r2, [r3, #88]	; 0x58
  
  return (E_EEPROM_XMC1_lGetFlashStatus());
100061ee:	f000 fd1b 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
100061f2:	1c03      	adds	r3, r0, #0
}
100061f4:	1c18      	adds	r0, r3, #0
100061f6:	46bd      	mov	sp, r7
100061f8:	b002      	add	sp, #8
100061fa:	bd80      	pop	{r7, pc}
100061fc:	20000718 	.word	0x20000718

10006200 <E_EEPROM_XMC1_lGetUsrBlockIndex>:
 * Return value   : uint32_t : returns array index pointer of block configuration
 *
 * Description    : This utility function will return the Index (location) of the block in the user configuration.
 */
static uint32_t E_EEPROM_XMC1_lGetUsrBlockIndex(uint8_t block_number)
{
10006200:	b580      	push	{r7, lr}
10006202:	b084      	sub	sp, #16
10006204:	af00      	add	r7, sp, #0
10006206:	1c02      	adds	r2, r0, #0
10006208:	1dfb      	adds	r3, r7, #7
1000620a:	701a      	strb	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_BLOCK_t  *block_ptr;
  
  indx = 0U;
1000620c:	2300      	movs	r3, #0
1000620e:	60fb      	str	r3, [r7, #12]
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
10006210:	4b12      	ldr	r3, [pc, #72]	; (1000625c <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
10006212:	681a      	ldr	r2, [r3, #0]
10006214:	68fb      	ldr	r3, [r7, #12]
10006216:	00db      	lsls	r3, r3, #3
10006218:	18d3      	adds	r3, r2, r3
1000621a:	60bb      	str	r3, [r7, #8]
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
1000621c:	e005      	b.n	1000622a <E_EEPROM_XMC1_lGetUsrBlockIndex+0x2a>
  {
    indx++;
1000621e:	68fb      	ldr	r3, [r7, #12]
10006220:	3301      	adds	r3, #1
10006222:	60fb      	str	r3, [r7, #12]
    block_ptr++;
10006224:	68bb      	ldr	r3, [r7, #8]
10006226:	3308      	adds	r3, #8
10006228:	60bb      	str	r3, [r7, #8]
  
  indx = 0U;
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
1000622a:	4b0c      	ldr	r3, [pc, #48]	; (1000625c <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
1000622c:	7a5b      	ldrb	r3, [r3, #9]
1000622e:	1e1a      	subs	r2, r3, #0
10006230:	68fb      	ldr	r3, [r7, #12]
10006232:	429a      	cmp	r2, r3
10006234:	d905      	bls.n	10006242 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x42>
10006236:	68bb      	ldr	r3, [r7, #8]
10006238:	781b      	ldrb	r3, [r3, #0]
1000623a:	1dfa      	adds	r2, r7, #7
1000623c:	7812      	ldrb	r2, [r2, #0]
1000623e:	429a      	cmp	r2, r3
10006240:	d1ed      	bne.n	1000621e <E_EEPROM_XMC1_lGetUsrBlockIndex+0x1e>
  {
    indx++;
    block_ptr++;
  }
  
  if ( indx == E_EEPROM_XMC1_HANDLE_PTR->block_count )
10006242:	4b06      	ldr	r3, [pc, #24]	; (1000625c <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
10006244:	7a5b      	ldrb	r3, [r3, #9]
10006246:	1e1a      	subs	r2, r3, #0
10006248:	68fb      	ldr	r3, [r7, #12]
1000624a:	429a      	cmp	r2, r3
1000624c:	d101      	bne.n	10006252 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x52>
  {
    indx = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000624e:	23ff      	movs	r3, #255	; 0xff
10006250:	60fb      	str	r3, [r7, #12]
  }
  return (indx);
10006252:	68fb      	ldr	r3, [r7, #12]
}
10006254:	1c18      	adds	r0, r3, #0
10006256:	46bd      	mov	sp, r7
10006258:	b004      	add	sp, #16
1000625a:	bd80      	pop	{r7, pc}
1000625c:	20000718 	.word	0x20000718

10006260 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>:
 * Return value   : uint32_t - returns maximum physical flash blocks required to store the data.
 *
 * Description    : Calculates and return the number of FLASH blocks required for a user data block size.
 */
static uint32_t E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(uint32_t size)
{
10006260:	b580      	push	{r7, lr}
10006262:	b084      	sub	sp, #16
10006264:	af00      	add	r7, sp, #0
10006266:	6078      	str	r0, [r7, #4]
  uint32_t physical_blocks;

  physical_blocks = 1U;
10006268:	2301      	movs	r3, #1
1000626a:	60fb      	str	r3, [r7, #12]
  /* If size is greater than the  */
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
1000626c:	687b      	ldr	r3, [r7, #4]
1000626e:	2b0c      	cmp	r3, #12
10006270:	d90f      	bls.n	10006292 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x32>
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
10006272:	687b      	ldr	r3, [r7, #4]
10006274:	3b0c      	subs	r3, #12
10006276:	607b      	str	r3, [r7, #4]
    physical_blocks++;
10006278:	68fb      	ldr	r3, [r7, #12]
1000627a:	3301      	adds	r3, #1
1000627c:	60fb      	str	r3, [r7, #12]
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
1000627e:	e005      	b.n	1000628c <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x2c>
    {
      physical_blocks++;
10006280:	68fb      	ldr	r3, [r7, #12]
10006282:	3301      	adds	r3, #1
10006284:	60fb      	str	r3, [r7, #12]
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
10006286:	687b      	ldr	r3, [r7, #4]
10006288:	3b0e      	subs	r3, #14
1000628a:	607b      	str	r3, [r7, #4]
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
    physical_blocks++;
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
1000628c:	687b      	ldr	r3, [r7, #4]
1000628e:	2b0e      	cmp	r3, #14
10006290:	d8f6      	bhi.n	10006280 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x20>
    {
      physical_blocks++;
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
    }
  }
  return(physical_blocks);
10006292:	68fb      	ldr	r3, [r7, #12]
}
10006294:	1c18      	adds	r0, r3, #0
10006296:	46bd      	mov	sp, r7
10006298:	b004      	add	sp, #16
1000629a:	bd80      	pop	{r7, pc}

1000629c <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>:
 * Return value    : uint32_t : Number of physical blocks left in the bank for writing data.
 *
 * Description     : This routine will calculate the number of empty DFLASH blocks remaining in the bank.
 */
static uint32_t E_EEPROM_XMC1_lGetFreeDFLASHBlocks(void)
{
1000629c:	b580      	push	{r7, lr}
1000629e:	b084      	sub	sp, #16
100062a0:	af00      	add	r7, sp, #0
  uint32_t base_addr;
  uint32_t free_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100062a2:	4b0d      	ldr	r3, [pc, #52]	; (100062d8 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x3c>)
100062a4:	685b      	ldr	r3, [r3, #4]
100062a6:	60bb      	str	r3, [r7, #8]
  
  if (data_ptr->current_bank == 0U)
100062a8:	68bb      	ldr	r3, [r7, #8]
100062aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100062ac:	2b00      	cmp	r3, #0
100062ae:	d102      	bne.n	100062b6 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1a>
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062b0:	4b0a      	ldr	r3, [pc, #40]	; (100062dc <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x40>)
100062b2:	60fb      	str	r3, [r7, #12]
100062b4:	e001      	b.n	100062ba <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1e>
  }
  else
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100062b6:	4b0a      	ldr	r3, [pc, #40]	; (100062e0 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x44>)
100062b8:	60fb      	str	r3, [r7, #12]
  }
  free_blocks = (uint32_t)( ( (base_addr + E_EEPROM_XMC1_FLASH_BANK_SIZE) - (data_ptr->next_free_block_addr)  )
100062ba:	68bb      	ldr	r3, [r7, #8]
100062bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
100062be:	68fa      	ldr	r2, [r7, #12]
100062c0:	1ad3      	subs	r3, r2, r3
100062c2:	22c0      	movs	r2, #192	; 0xc0
100062c4:	0092      	lsls	r2, r2, #2
100062c6:	4694      	mov	ip, r2
100062c8:	4463      	add	r3, ip
100062ca:	091b      	lsrs	r3, r3, #4
100062cc:	607b      	str	r3, [r7, #4]
                /  E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
  return (free_blocks);
100062ce:	687b      	ldr	r3, [r7, #4]
}
100062d0:	1c18      	adds	r0, r3, #0
100062d2:	46bd      	mov	sp, r7
100062d4:	b004      	add	sp, #16
100062d6:	bd80      	pop	{r7, pc}
100062d8:	20000718 	.word	0x20000718
100062dc:	10010a00 	.word	0x10010a00
100062e0:	10010d00 	.word	0x10010d00

100062e4 <E_EEPROM_XMC1_lUpdateCurrBankInfo>:
 * Return value    : void
 *
 * Description     : Updates global addresses to keep track of writing and reading operations respectively.
 */
static void E_EEPROM_XMC1_lUpdateCurrBankInfo(void)
{
100062e4:	b580      	push	{r7, lr}
100062e6:	b082      	sub	sp, #8
100062e8:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100062ea:	4b14      	ldr	r3, [pc, #80]	; (1000633c <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x58>)
100062ec:	685b      	ldr	r3, [r3, #4]
100062ee:	607b      	str	r3, [r7, #4]
  
  if (data_ptr->current_bank == 0U)
100062f0:	687b      	ldr	r3, [r7, #4]
100062f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100062f4:	2b00      	cmp	r3, #0
100062f6:	d10f      	bne.n	10006318 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x34>
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062f8:	687b      	ldr	r3, [r7, #4]
100062fa:	4a11      	ldr	r2, [pc, #68]	; (10006340 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
100062fc:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062fe:	687b      	ldr	r3, [r7, #4]
10006300:	4a0f      	ldr	r2, [pc, #60]	; (10006340 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
10006302:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
10006304:	687b      	ldr	r3, [r7, #4]
10006306:	4a0f      	ldr	r2, [pc, #60]	; (10006344 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
10006308:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
1000630a:	687b      	ldr	r3, [r7, #4]
1000630c:	4a0e      	ldr	r2, [pc, #56]	; (10006348 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
1000630e:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
10006310:	687b      	ldr	r3, [r7, #4]
10006312:	4a0e      	ldr	r2, [pc, #56]	; (1000634c <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
10006314:	649a      	str	r2, [r3, #72]	; 0x48
10006316:	e00e      	b.n	10006336 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x52>
  }
  else
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
10006318:	687b      	ldr	r3, [r7, #4]
1000631a:	4a0a      	ldr	r2, [pc, #40]	; (10006344 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
1000631c:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
1000631e:	687b      	ldr	r3, [r7, #4]
10006320:	4a08      	ldr	r2, [pc, #32]	; (10006344 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
10006322:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
10006324:	687b      	ldr	r3, [r7, #4]
10006326:	4a06      	ldr	r2, [pc, #24]	; (10006340 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
10006328:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
1000632a:	687b      	ldr	r3, [r7, #4]
1000632c:	4a07      	ldr	r2, [pc, #28]	; (1000634c <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
1000632e:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
10006330:	687b      	ldr	r3, [r7, #4]
10006332:	4a05      	ldr	r2, [pc, #20]	; (10006348 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
10006334:	649a      	str	r2, [r3, #72]	; 0x48
  }
}
10006336:	46bd      	mov	sp, r7
10006338:	b002      	add	sp, #8
1000633a:	bd80      	pop	{r7, pc}
1000633c:	20000718 	.word	0x20000718
10006340:	10010a00 	.word	0x10010a00
10006344:	10010d00 	.word	0x10010d00
10006348:	10010cff 	.word	0x10010cff
1000634c:	10010fff 	.word	0x10010fff

10006350 <E_EEPROM_XMC1_lReadMarkerBlocks>:
 * Return value    : uint32_t : marker_dirty_state
 *
 * Description     : This function will read the Block marker contents
 */
static uint32_t E_EEPROM_XMC1_lReadMarkerBlocks(void)
{
10006350:	b580      	push	{r7, lr}
10006352:	b088      	sub	sp, #32
10006354:	af00      	add	r7, sp, #0
  uint32_t state_marker_cnt;
  uint32_t temp_state_marker;
  uint32_t marker_dirty_state;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006356:	4b20      	ldr	r3, [pc, #128]	; (100063d8 <E_EEPROM_XMC1_lReadMarkerBlocks+0x88>)
10006358:	685b      	ldr	r3, [r3, #4]
1000635a:	613b      	str	r3, [r7, #16]
  
  /* Initialize Local variables */
  temp_bank_state = 0U;
1000635c:	2300      	movs	r3, #0
1000635e:	61fb      	str	r3, [r7, #28]
  marker_dirty_state = 0U;
10006360:	2300      	movs	r3, #0
10006362:	617b      	str	r3, [r7, #20]
  state_marker_cnt = 0U;
10006364:	2300      	movs	r3, #0
10006366:	61bb      	str	r3, [r7, #24]
  do
  {
    /* Prepare the variables for state block update */
    temp_bank_state = (uint32_t)((uint32_t)temp_bank_state << (uint32_t)1U);
10006368:	69fb      	ldr	r3, [r7, #28]
1000636a:	005b      	lsls	r3, r3, #1
1000636c:	61fb      	str	r3, [r7, #28]
    
    bank  = (uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS;
1000636e:	69bb      	ldr	r3, [r7, #24]
10006370:	089b      	lsrs	r3, r3, #2
10006372:	60fb      	str	r3, [r7, #12]
    block = (uint32_t)state_marker_cnt - ((uint32_t)bank << E_EEPROM_XMC1_TWO_BIT_POS);
10006374:	68fb      	ldr	r3, [r7, #12]
10006376:	009b      	lsls	r3, r3, #2
10006378:	69ba      	ldr	r2, [r7, #24]
1000637a:	1ad3      	subs	r3, r2, r3
1000637c:	60bb      	str	r3, [r7, #8]
    
    /* Read the state block of bank*/
    temp_state_marker = E_EEPROM_XMC1_lReadVerifyMarker(bank , block);
1000637e:	68fa      	ldr	r2, [r7, #12]
10006380:	68bb      	ldr	r3, [r7, #8]
10006382:	1c10      	adds	r0, r2, #0
10006384:	1c19      	adds	r1, r3, #0
10006386:	f000 f829 	bl	100063dc <E_EEPROM_XMC1_lReadVerifyMarker>
1000638a:	1c03      	adds	r3, r0, #0
1000638c:	607b      	str	r3, [r7, #4]
    
    if (temp_state_marker == E_EEPROM_XMC1_ALL_ONES)
1000638e:	687b      	ldr	r3, [r7, #4]
10006390:	3301      	adds	r3, #1
10006392:	d104      	bne.n	1000639e <E_EEPROM_XMC1_lReadMarkerBlocks+0x4e>
    {
     temp_bank_state |= 1U;
10006394:	69fb      	ldr	r3, [r7, #28]
10006396:	2201      	movs	r2, #1
10006398:	4313      	orrs	r3, r2
1000639a:	61fb      	str	r3, [r7, #28]
1000639c:	e00c      	b.n	100063b8 <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    }
    else if (temp_state_marker == E_EEPROM_XMC1_ALL_ZEROS)
1000639e:	687b      	ldr	r3, [r7, #4]
100063a0:	2b00      	cmp	r3, #0
100063a2:	d009      	beq.n	100063b8 <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    {
     temp_bank_state |= 0U;
    }
    else
    {
     indx = (uint32_t)((uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS);
100063a4:	69bb      	ldr	r3, [r7, #24]
100063a6:	089b      	lsrs	r3, r3, #2
100063a8:	603b      	str	r3, [r7, #0]
     marker_dirty_state |= (uint32_t)((uint32_t)1U << (uint32_t)indx);
100063aa:	683b      	ldr	r3, [r7, #0]
100063ac:	2201      	movs	r2, #1
100063ae:	409a      	lsls	r2, r3
100063b0:	1c13      	adds	r3, r2, #0
100063b2:	697a      	ldr	r2, [r7, #20]
100063b4:	4313      	orrs	r3, r2
100063b6:	617b      	str	r3, [r7, #20]
    }
    /* Update the counter "StateBlockCnt" */
    state_marker_cnt++;
100063b8:	69bb      	ldr	r3, [r7, #24]
100063ba:	3301      	adds	r3, #1
100063bc:	61bb      	str	r3, [r7, #24]
  } while (state_marker_cnt < E_EEPROM_XMC1_EIGHT_BYTES);
100063be:	69bb      	ldr	r3, [r7, #24]
100063c0:	2b07      	cmp	r3, #7
100063c2:	d9d1      	bls.n	10006368 <E_EEPROM_XMC1_lReadMarkerBlocks+0x18>
  
  /* Update Global variables */
  data_ptr->init_gc_state = temp_bank_state;
100063c4:	693a      	ldr	r2, [r7, #16]
100063c6:	23bc      	movs	r3, #188	; 0xbc
100063c8:	005b      	lsls	r3, r3, #1
100063ca:	69f9      	ldr	r1, [r7, #28]
100063cc:	50d1      	str	r1, [r2, r3]
  
  return (marker_dirty_state);
100063ce:	697b      	ldr	r3, [r7, #20]
}
100063d0:	1c18      	adds	r0, r3, #0
100063d2:	46bd      	mov	sp, r7
100063d4:	b008      	add	sp, #32
100063d6:	bd80      	pop	{r7, pc}
100063d8:	20000718 	.word	0x20000718

100063dc <E_EEPROM_XMC1_lReadVerifyMarker>:
 *                    E_EEPROM_XMC1_MB_DIRTY
 *
 * Description    : This function will verify the marker contents read out from state page.
 */
static uint32_t E_EEPROM_XMC1_lReadVerifyMarker(uint32_t bank, uint32_t block)
{
100063dc:	b580      	push	{r7, lr}
100063de:	b08a      	sub	sp, #40	; 0x28
100063e0:	af00      	add	r7, sp, #0
100063e2:	6078      	str	r0, [r7, #4]
100063e4:	6039      	str	r1, [r7, #0]
  uint32_t zeros_counter;
  uint32_t marker_block_addr;
  uint32_t *marker_array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100063e6:	4b2b      	ldr	r3, [pc, #172]	; (10006494 <E_EEPROM_XMC1_lReadVerifyMarker+0xb8>)
100063e8:	685b      	ldr	r3, [r3, #4]
100063ea:	617b      	str	r3, [r7, #20]
  
  ones_counter = 0U;
100063ec:	2300      	movs	r3, #0
100063ee:	61fb      	str	r3, [r7, #28]
  zeros_counter = 0U;
100063f0:	2300      	movs	r3, #0
100063f2:	61bb      	str	r3, [r7, #24]
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
100063f4:	697b      	ldr	r3, [r7, #20]
100063f6:	335c      	adds	r3, #92	; 0x5c
100063f8:	613b      	str	r3, [r7, #16]
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
100063fa:	687a      	ldr	r2, [r7, #4]
100063fc:	1c13      	adds	r3, r2, #0
100063fe:	005b      	lsls	r3, r3, #1
10006400:	189b      	adds	r3, r3, r2
10006402:	011b      	lsls	r3, r3, #4
10006404:	1c1a      	adds	r2, r3, #0
10006406:	683b      	ldr	r3, [r7, #0]
10006408:	18d3      	adds	r3, r2, r3
1000640a:	4a23      	ldr	r2, [pc, #140]	; (10006498 <E_EEPROM_XMC1_lReadVerifyMarker+0xbc>)
1000640c:	4694      	mov	ip, r2
1000640e:	4463      	add	r3, ip
  ones_counter = 0U;
  zeros_counter = 0U;
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
10006410:	011b      	lsls	r3, r3, #4
10006412:	60fb      	str	r3, [r7, #12]
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
                      ((uint32_t)block * (uint32_t)E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
10006414:	f7fc f960 	bl	100026d8 <XMC_FLASH_ClearStatus>
  
  /* Read one complete block of data (4 Words = 128 bit) from the targeted Marker Block */
  E_EEPROM_XMC1_lReadSingleBlock(marker_block_addr, (uint32_t*)(void*)marker_array_ptr);
10006418:	68fa      	ldr	r2, [r7, #12]
1000641a:	693b      	ldr	r3, [r7, #16]
1000641c:	1c10      	adds	r0, r2, #0
1000641e:	1c19      	adds	r1, r3, #0
10006420:	f000 fbd8 	bl	10006bd4 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Check for any flash hardware errors*/
  if (E_EEPROM_XMC1_lGetFlashStatus())
10006424:	f000 fc00 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
10006428:	1e03      	subs	r3, r0, #0
1000642a:	d002      	beq.n	10006432 <E_EEPROM_XMC1_lReadVerifyMarker+0x56>
  {
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
1000642c:	23dd      	movs	r3, #221	; 0xdd
1000642e:	623b      	str	r3, [r7, #32]
10006430:	e02b      	b.n	1000648a <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
10006432:	2300      	movs	r3, #0
10006434:	627b      	str	r3, [r7, #36]	; 0x24
10006436:	e016      	b.n	10006466 <E_EEPROM_XMC1_lReadVerifyMarker+0x8a>
    {
      /* Check for the Marker field and verify Marker either 0 or 1*/
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ZEROS)
10006438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000643a:	009b      	lsls	r3, r3, #2
1000643c:	693a      	ldr	r2, [r7, #16]
1000643e:	18d3      	adds	r3, r2, r3
10006440:	681b      	ldr	r3, [r3, #0]
10006442:	2b00      	cmp	r3, #0
10006444:	d102      	bne.n	1000644c <E_EEPROM_XMC1_lReadVerifyMarker+0x70>
      {
        zeros_counter++;
10006446:	69bb      	ldr	r3, [r7, #24]
10006448:	3301      	adds	r3, #1
1000644a:	61bb      	str	r3, [r7, #24]
      }
      
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
1000644c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000644e:	009b      	lsls	r3, r3, #2
10006450:	693a      	ldr	r2, [r7, #16]
10006452:	18d3      	adds	r3, r2, r3
10006454:	681b      	ldr	r3, [r3, #0]
10006456:	3301      	adds	r3, #1
10006458:	d102      	bne.n	10006460 <E_EEPROM_XMC1_lReadVerifyMarker+0x84>
      {
        ones_counter++;
1000645a:	69fb      	ldr	r3, [r7, #28]
1000645c:	3301      	adds	r3, #1
1000645e:	61fb      	str	r3, [r7, #28]
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
10006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006462:	3301      	adds	r3, #1
10006464:	627b      	str	r3, [r7, #36]	; 0x24
10006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006468:	2b03      	cmp	r3, #3
1000646a:	d9e5      	bls.n	10006438 <E_EEPROM_XMC1_lReadVerifyMarker+0x5c>
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
      {
        ones_counter++;
      }
    }
    if (ones_counter == E_EEPROM_XMC1_FOUR_BYTES)
1000646c:	69fb      	ldr	r3, [r7, #28]
1000646e:	2b04      	cmp	r3, #4
10006470:	d103      	bne.n	1000647a <E_EEPROM_XMC1_lReadVerifyMarker+0x9e>
    {
      return_val = E_EEPROM_XMC1_ALL_ONES;
10006472:	2301      	movs	r3, #1
10006474:	425b      	negs	r3, r3
10006476:	623b      	str	r3, [r7, #32]
10006478:	e007      	b.n	1000648a <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else if (zeros_counter == E_EEPROM_XMC1_FOUR_BYTES)
1000647a:	69bb      	ldr	r3, [r7, #24]
1000647c:	2b04      	cmp	r3, #4
1000647e:	d102      	bne.n	10006486 <E_EEPROM_XMC1_lReadVerifyMarker+0xaa>
    {
      return_val = E_EEPROM_XMC1_ALL_ZEROS;
10006480:	2300      	movs	r3, #0
10006482:	623b      	str	r3, [r7, #32]
10006484:	e001      	b.n	1000648a <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else
    {
      return_val = E_EEPROM_XMC1_MB_DIRTY;
10006486:	23dd      	movs	r3, #221	; 0xdd
10006488:	623b      	str	r3, [r7, #32]
    }
  }
  return (return_val);
1000648a:	6a3b      	ldr	r3, [r7, #32]
}
1000648c:	1c18      	adds	r0, r3, #0
1000648e:	46bd      	mov	sp, r7
10006490:	b00a      	add	sp, #40	; 0x28
10006492:	bd80      	pop	{r7, pc}
10006494:	20000718 	.word	0x20000718
10006498:	010010a0 	.word	0x010010a0

1000649c <E_EEPROM_XMC1_lSetMarkerBlockBuffer>:
 * Return value    : void
 *
 * Description     : This function will update the write buffer for a particular bank marker state
 */
static void E_EEPROM_XMC1_lSetMarkerBlockBuffer(void)
{
1000649c:	b580      	push	{r7, lr}
1000649e:	b084      	sub	sp, #16
100064a0:	af00      	add	r7, sp, #0
  uint32_t *array_ptr;
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100064a2:	4b0c      	ldr	r3, [pc, #48]	; (100064d4 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x38>)
100064a4:	685b      	ldr	r3, [r3, #4]
100064a6:	60bb      	str	r3, [r7, #8]
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
100064a8:	68bb      	ldr	r3, [r7, #8]
100064aa:	335c      	adds	r3, #92	; 0x5c
100064ac:	607b      	str	r3, [r7, #4]
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
100064ae:	2300      	movs	r3, #0
100064b0:	60fb      	str	r3, [r7, #12]
100064b2:	e008      	b.n	100064c6 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x2a>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
100064b4:	68fb      	ldr	r3, [r7, #12]
100064b6:	009b      	lsls	r3, r3, #2
100064b8:	687a      	ldr	r2, [r7, #4]
100064ba:	18d3      	adds	r3, r2, r3
100064bc:	2200      	movs	r2, #0
100064be:	601a      	str	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
100064c0:	68fb      	ldr	r3, [r7, #12]
100064c2:	3301      	adds	r3, #1
100064c4:	60fb      	str	r3, [r7, #12]
100064c6:	68fb      	ldr	r3, [r7, #12]
100064c8:	2b03      	cmp	r3, #3
100064ca:	d9f3      	bls.n	100064b4 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x18>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
  }

}
100064cc:	46bd      	mov	sp, r7
100064ce:	b004      	add	sp, #16
100064d0:	bd80      	pop	{r7, pc}
100064d2:	46c0      	nop			; (mov r8, r8)
100064d4:	20000718 	.word	0x20000718

100064d8 <E_EEPROM_XMC1_lSetMarkerPageBuffer>:
 *                     ----------------------------------------------------------------------
 *                     ----------------------------------------------------------------------
 *                     BLOCK16-  (0xFFFFFFFF)  (0xFFFFFFFF)   (0xFFFFFFFF)   (0xFFFFFFFF)
 */
static void E_EEPROM_XMC1_lSetMarkerPageBuffer(uint32_t state)
{
100064d8:	b580      	push	{r7, lr}
100064da:	b088      	sub	sp, #32
100064dc:	af00      	add	r7, sp, #0
100064de:	6078      	str	r0, [r7, #4]
  uint32_t bit_mask;
  uint32_t word_data;
  uint32_t *array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100064e0:	4b1e      	ldr	r3, [pc, #120]	; (1000655c <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x84>)
100064e2:	685b      	ldr	r3, [r3, #4]
100064e4:	60fb      	str	r3, [r7, #12]
  
  array_ptr = (uint32_t*)(void*)data_ptr->page_write_buffer;
100064e6:	68fb      	ldr	r3, [r7, #12]
100064e8:	3370      	adds	r3, #112	; 0x70
100064ea:	613b      	str	r3, [r7, #16]
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
100064ec:	2300      	movs	r3, #0
100064ee:	61bb      	str	r3, [r7, #24]
100064f0:	e01e      	b.n	10006530 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x58>
  {
    if ( (state & (E_EEPROM_XMC1_MARKER_POSITION >> bit_mask )) == 0U )
100064f2:	69bb      	ldr	r3, [r7, #24]
100064f4:	2280      	movs	r2, #128	; 0x80
100064f6:	40da      	lsrs	r2, r3
100064f8:	1c13      	adds	r3, r2, #0
100064fa:	687a      	ldr	r2, [r7, #4]
100064fc:	4013      	ands	r3, r2
100064fe:	d102      	bne.n	10006506 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x2e>
    {
       word_data = E_EEPROM_XMC1_ALL_ZEROS;
10006500:	2300      	movs	r3, #0
10006502:	617b      	str	r3, [r7, #20]
10006504:	e002      	b.n	1000650c <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x34>
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
10006506:	2301      	movs	r3, #1
10006508:	425b      	negs	r3, r3
1000650a:	617b      	str	r3, [r7, #20]
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
1000650c:	2300      	movs	r3, #0
1000650e:	61fb      	str	r3, [r7, #28]
10006510:	e008      	b.n	10006524 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x4c>
    {
       *array_ptr = word_data;
10006512:	693b      	ldr	r3, [r7, #16]
10006514:	697a      	ldr	r2, [r7, #20]
10006516:	601a      	str	r2, [r3, #0]
       array_ptr++;
10006518:	693b      	ldr	r3, [r7, #16]
1000651a:	3304      	adds	r3, #4
1000651c:	613b      	str	r3, [r7, #16]
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
1000651e:	69fb      	ldr	r3, [r7, #28]
10006520:	3301      	adds	r3, #1
10006522:	61fb      	str	r3, [r7, #28]
10006524:	69fb      	ldr	r3, [r7, #28]
10006526:	2b03      	cmp	r3, #3
10006528:	d9f3      	bls.n	10006512 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x3a>
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
1000652a:	69bb      	ldr	r3, [r7, #24]
1000652c:	3301      	adds	r3, #1
1000652e:	61bb      	str	r3, [r7, #24]
10006530:	69bb      	ldr	r3, [r7, #24]
10006532:	2b03      	cmp	r3, #3
10006534:	d9dd      	bls.n	100064f2 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x1a>
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
10006536:	2300      	movs	r3, #0
10006538:	61fb      	str	r3, [r7, #28]
1000653a:	e009      	b.n	10006550 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x78>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
1000653c:	693b      	ldr	r3, [r7, #16]
1000653e:	2201      	movs	r2, #1
10006540:	4252      	negs	r2, r2
10006542:	601a      	str	r2, [r3, #0]
    array_ptr++;
10006544:	693b      	ldr	r3, [r7, #16]
10006546:	3304      	adds	r3, #4
10006548:	613b      	str	r3, [r7, #16]
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
1000654a:	69fb      	ldr	r3, [r7, #28]
1000654c:	3301      	adds	r3, #1
1000654e:	61fb      	str	r3, [r7, #28]
10006550:	69fb      	ldr	r3, [r7, #28]
10006552:	2b2f      	cmp	r3, #47	; 0x2f
10006554:	d9f2      	bls.n	1000653c <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x64>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
    array_ptr++;
  }

}
10006556:	46bd      	mov	sp, r7
10006558:	b008      	add	sp, #32
1000655a:	bd80      	pop	{r7, pc}
1000655c:	20000718 	.word	0x20000718

10006560 <E_EEPROM_XMC1_lEraseBank>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Erases the particular bank
 */
static uint32_t E_EEPROM_XMC1_lEraseBank(uint32_t page_address)
{
10006560:	b580      	push	{r7, lr}
10006562:	b084      	sub	sp, #16
10006564:	af00      	add	r7, sp, #0
10006566:	6078      	str	r0, [r7, #4]
  uint32_t indx;
  uint32_t status;
  /* Clear all error status flags before flash operation*/
  page_address = ((page_address) - E_EEPROM_XMC1_FLASH_PAGE_SIZE );
10006568:	687b      	ldr	r3, [r7, #4]
1000656a:	3b01      	subs	r3, #1
1000656c:	3bff      	subs	r3, #255	; 0xff
1000656e:	607b      	str	r3, [r7, #4]
  page_address += 1U;
10006570:	687b      	ldr	r3, [r7, #4]
10006572:	3301      	adds	r3, #1
10006574:	607b      	str	r3, [r7, #4]
  indx = 0U;
10006576:	2300      	movs	r3, #0
10006578:	60fb      	str	r3, [r7, #12]
  
  do
  {
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
1000657a:	f7fc f8ad 	bl	100026d8 <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lEraseSinglePage(page_address);
1000657e:	687b      	ldr	r3, [r7, #4]
10006580:	1c18      	adds	r0, r3, #0
10006582:	f000 fb45 	bl	10006c10 <E_EEPROM_XMC1_lEraseSinglePage>
    
    status = E_EEPROM_XMC1_lGetFlashStatus();
10006586:	f000 fb4f 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
1000658a:	1c03      	adds	r3, r0, #0
1000658c:	60bb      	str	r3, [r7, #8]
    
    page_address = page_address - (E_EEPROM_XMC1_FLASH_PAGE_SIZE );
1000658e:	687b      	ldr	r3, [r7, #4]
10006590:	3b01      	subs	r3, #1
10006592:	3bff      	subs	r3, #255	; 0xff
10006594:	607b      	str	r3, [r7, #4]
    indx++;
10006596:	68fb      	ldr	r3, [r7, #12]
10006598:	3301      	adds	r3, #1
1000659a:	60fb      	str	r3, [r7, #12]
  } while ((indx <E_EEPROM_XMC1_BANK_PAGES) && (status == 0U));
1000659c:	68fb      	ldr	r3, [r7, #12]
1000659e:	2b02      	cmp	r3, #2
100065a0:	d802      	bhi.n	100065a8 <E_EEPROM_XMC1_lEraseBank+0x48>
100065a2:	68bb      	ldr	r3, [r7, #8]
100065a4:	2b00      	cmp	r3, #0
100065a6:	d0e8      	beq.n	1000657a <E_EEPROM_XMC1_lEraseBank+0x1a>
  
  return (status);
100065a8:	68bb      	ldr	r3, [r7, #8]
}
100065aa:	1c18      	adds	r0, r3, #0
100065ac:	46bd      	mov	sp, r7
100065ae:	b004      	add	sp, #16
100065b0:	bd80      	pop	{r7, pc}
100065b2:	46c0      	nop			; (mov r8, r8)

100065b4 <E_EEPROM_XMC1_lGCWrite>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Local function to write data into specified location during GC operation
 */
static uint32_t E_EEPROM_XMC1_lGCWrite(uint32_t block_address)
{
100065b4:	b580      	push	{r7, lr}
100065b6:	b084      	sub	sp, #16
100065b8:	af00      	add	r7, sp, #0
100065ba:	6078      	str	r0, [r7, #4]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100065bc:	4b0a      	ldr	r3, [pc, #40]	; (100065e8 <E_EEPROM_XMC1_lGCWrite+0x34>)
100065be:	685b      	ldr	r3, [r3, #4]
100065c0:	60fb      	str	r3, [r7, #12]
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100065c2:	f7fc f889 	bl	100026d8 <XMC_FLASH_ClearStatus>
  
  /* Write a single block into flash*/
  E_EEPROM_XMC1_lWriteSingleBlock(block_address, (uint32_t*)(void*)data_ptr->read_write_buffer);
100065c6:	68fb      	ldr	r3, [r7, #12]
100065c8:	335c      	adds	r3, #92	; 0x5c
100065ca:	687a      	ldr	r2, [r7, #4]
100065cc:	1c10      	adds	r0, r2, #0
100065ce:	1c19      	adds	r1, r3, #0
100065d0:	f000 faf0 	bl	10006bb4 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
100065d4:	f000 fb28 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
100065d8:	1c03      	adds	r3, r0, #0
100065da:	60bb      	str	r3, [r7, #8]
  return (status);
100065dc:	68bb      	ldr	r3, [r7, #8]
}
100065de:	1c18      	adds	r0, r3, #0
100065e0:	46bd      	mov	sp, r7
100065e2:	b004      	add	sp, #16
100065e4:	bd80      	pop	{r7, pc}
100065e6:	46c0      	nop			; (mov r8, r8)
100065e8:	20000718 	.word	0x20000718

100065ec <E_EEPROM_XMC1_lLocalWrite>:
 * Description     : Common local write function to do write block function or invalidate block.
 */
static uint32_t E_EEPROM_XMC1_lLocalWrite( uint8_t block_number,
                                           uint8_t* data_buffer_ptr,
                                           uint32_t invalidate)
{
100065ec:	b580      	push	{r7, lr}
100065ee:	b08c      	sub	sp, #48	; 0x30
100065f0:	af00      	add	r7, sp, #0
100065f2:	60b9      	str	r1, [r7, #8]
100065f4:	607a      	str	r2, [r7, #4]
100065f6:	230f      	movs	r3, #15
100065f8:	18fb      	adds	r3, r7, r3
100065fa:	1c02      	adds	r2, r0, #0
100065fc:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t remaining_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100065fe:	4b3b      	ldr	r3, [pc, #236]	; (100066ec <E_EEPROM_XMC1_lLocalWrite+0x100>)
10006600:	685b      	ldr	r3, [r3, #4]
10006602:	627b      	str	r3, [r7, #36]	; 0x24

  status = 0U;
10006604:	2300      	movs	r3, #0
10006606:	62fb      	str	r3, [r7, #44]	; 0x2c
  perform_write = 0U;
10006608:	2300      	movs	r3, #0
1000660a:	62bb      	str	r3, [r7, #40]	; 0x28
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
1000660c:	230f      	movs	r3, #15
1000660e:	18fb      	adds	r3, r7, r3
10006610:	781b      	ldrb	r3, [r3, #0]
10006612:	1c18      	adds	r0, r3, #0
10006614:	f7ff fdf4 	bl	10006200 <E_EEPROM_XMC1_lGetUsrBlockIndex>
10006618:	1c03      	adds	r3, r0, #0
1000661a:	623b      	str	r3, [r7, #32]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
1000661c:	4b33      	ldr	r3, [pc, #204]	; (100066ec <E_EEPROM_XMC1_lLocalWrite+0x100>)
1000661e:	681a      	ldr	r2, [r3, #0]
10006620:	6a3b      	ldr	r3, [r7, #32]
10006622:	00db      	lsls	r3, r3, #3
10006624:	18d3      	adds	r3, r2, r3
10006626:	61fb      	str	r3, [r7, #28]
  
  flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
10006628:	69fb      	ldr	r3, [r7, #28]
1000662a:	685b      	ldr	r3, [r3, #4]
1000662c:	1c18      	adds	r0, r3, #0
1000662e:	f7ff fe17 	bl	10006260 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10006632:	1c03      	adds	r3, r0, #0
10006634:	61bb      	str	r3, [r7, #24]
  remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
10006636:	f7ff fe31 	bl	1000629c <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
1000663a:	1c03      	adds	r3, r0, #0
1000663c:	617b      	str	r3, [r7, #20]
  
  if (remaining_blocks < flash_blocks)
1000663e:	697a      	ldr	r2, [r7, #20]
10006640:	69bb      	ldr	r3, [r7, #24]
10006642:	429a      	cmp	r2, r3
10006644:	d228      	bcs.n	10006698 <E_EEPROM_XMC1_lLocalWrite+0xac>
  {
    /* Doesn't do Garbage collection if, GUI option garbage collection is disabled*/
    if (E_EEPROM_XMC1_HANDLE_PTR->garbage_collection == 1U)
10006646:	4b29      	ldr	r3, [pc, #164]	; (100066ec <E_EEPROM_XMC1_lLocalWrite+0x100>)
10006648:	7b1b      	ldrb	r3, [r3, #12]
1000664a:	2b01      	cmp	r3, #1
1000664c:	d121      	bne.n	10006692 <E_EEPROM_XMC1_lLocalWrite+0xa6>
    {
      /* Request for Garbage Collection and continue */
      data_ptr->gc_state = E_EEPROM_XMC1_GC_REQUESTED;
1000664e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10006650:	23ba      	movs	r3, #186	; 0xba
10006652:	005b      	lsls	r3, r3, #1
10006654:	2104      	movs	r1, #4
10006656:	50d1      	str	r1, [r2, r3]
      E_EEPROM_XMC1_lGarbageCollection();
10006658:	f7ff f9da 	bl	10005a10 <E_EEPROM_XMC1_lGarbageCollection>
      
      /*Check the size of the GC requested block to check if space is available in the new bank or not.*/
      flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
1000665c:	69fb      	ldr	r3, [r7, #28]
1000665e:	685b      	ldr	r3, [r3, #4]
10006660:	1c18      	adds	r0, r3, #0
10006662:	f7ff fdfd 	bl	10006260 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10006666:	1c03      	adds	r3, r0, #0
10006668:	61bb      	str	r3, [r7, #24]
      remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
1000666a:	f7ff fe17 	bl	1000629c <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
1000666e:	1c03      	adds	r3, r0, #0
10006670:	617b      	str	r3, [r7, #20]
      
      /* Check for GC overflows the complete space in the new bank, hence cant write the GC triggered block*/
      if ((remaining_blocks >= flash_blocks)&&(data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE))
10006672:	697a      	ldr	r2, [r7, #20]
10006674:	69bb      	ldr	r3, [r7, #24]
10006676:	429a      	cmp	r2, r3
10006678:	d308      	bcc.n	1000668c <E_EEPROM_XMC1_lLocalWrite+0xa0>
1000667a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1000667c:	23ba      	movs	r3, #186	; 0xba
1000667e:	005b      	lsls	r3, r3, #1
10006680:	58d3      	ldr	r3, [r2, r3]
10006682:	2b0a      	cmp	r3, #10
10006684:	d102      	bne.n	1000668c <E_EEPROM_XMC1_lLocalWrite+0xa0>
      {
        perform_write = 1U;
10006686:	2301      	movs	r3, #1
10006688:	62bb      	str	r3, [r7, #40]	; 0x28
1000668a:	e007      	b.n	1000669c <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
      else
      {
        status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
1000668c:	2305      	movs	r3, #5
1000668e:	62fb      	str	r3, [r7, #44]	; 0x2c
10006690:	e004      	b.n	1000669c <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
    }
    else
    {
      status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_MEMORY_BANK_FULL;
10006692:	2306      	movs	r3, #6
10006694:	62fb      	str	r3, [r7, #44]	; 0x2c
10006696:	e001      	b.n	1000669c <E_EEPROM_XMC1_lLocalWrite+0xb0>
    }
  }
  else
  {
    perform_write = 1U;
10006698:	2301      	movs	r3, #1
1000669a:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  /* Write operation Starts */
  if (perform_write == 1U)
1000669c:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000669e:	2b01      	cmp	r3, #1
100066a0:	d11f      	bne.n	100066e2 <E_EEPROM_XMC1_lLocalWrite+0xf6>
  {
    data_ptr->written_block_counter = 0U;
100066a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100066a4:	2200      	movs	r2, #0
100066a6:	659a      	str	r2, [r3, #88]	; 0x58
    if (invalidate == 1U)
100066a8:	687b      	ldr	r3, [r7, #4]
100066aa:	2b01      	cmp	r3, #1
100066ac:	d10a      	bne.n	100066c4 <E_EEPROM_XMC1_lLocalWrite+0xd8>
    {
      status = E_EEPROM_XMC1_lHandleInvalidReq(block_number, user_block_index);
100066ae:	230f      	movs	r3, #15
100066b0:	18fb      	adds	r3, r7, r3
100066b2:	781a      	ldrb	r2, [r3, #0]
100066b4:	6a3b      	ldr	r3, [r7, #32]
100066b6:	1c10      	adds	r0, r2, #0
100066b8:	1c19      	adds	r1, r3, #0
100066ba:	f000 f8c9 	bl	10006850 <E_EEPROM_XMC1_lHandleInvalidReq>
100066be:	1c03      	adds	r3, r0, #0
100066c0:	62fb      	str	r3, [r7, #44]	; 0x2c
100066c2:	e009      	b.n	100066d8 <E_EEPROM_XMC1_lLocalWrite+0xec>
    }
    else
    {
      status = E_EEPROM_XMC1_lHandleWriteReq(block_number, data_buffer_ptr);
100066c4:	230f      	movs	r3, #15
100066c6:	18fb      	adds	r3, r7, r3
100066c8:	781a      	ldrb	r2, [r3, #0]
100066ca:	68bb      	ldr	r3, [r7, #8]
100066cc:	1c10      	adds	r0, r2, #0
100066ce:	1c19      	adds	r1, r3, #0
100066d0:	f000 f80e 	bl	100066f0 <E_EEPROM_XMC1_lHandleWriteReq>
100066d4:	1c03      	adds	r3, r0, #0
100066d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    if (status != 0U)
100066d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100066da:	2b00      	cmp	r3, #0
100066dc:	d001      	beq.n	100066e2 <E_EEPROM_XMC1_lLocalWrite+0xf6>
    {
       status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
100066de:	2301      	movs	r3, #1
100066e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  return (status);
100066e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
100066e4:	1c18      	adds	r0, r3, #0
100066e6:	46bd      	mov	sp, r7
100066e8:	b00c      	add	sp, #48	; 0x30
100066ea:	bd80      	pop	{r7, pc}
100066ec:	20000718 	.word	0x20000718

100066f0 <E_EEPROM_XMC1_lHandleWriteReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Handle function to write one complete data block into flash.
 */
static uint32_t E_EEPROM_XMC1_lHandleWriteReq(uint8_t block_number, uint8_t* data_buffer_ptr)
{
100066f0:	b580      	push	{r7, lr}
100066f2:	b088      	sub	sp, #32
100066f4:	af00      	add	r7, sp, #0
100066f6:	1c02      	adds	r2, r0, #0
100066f8:	6039      	str	r1, [r7, #0]
100066fa:	1dfb      	adds	r3, r7, #7
100066fc:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100066fe:	4b53      	ldr	r3, [pc, #332]	; (1000684c <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
10006700:	685b      	ldr	r3, [r3, #4]
10006702:	61bb      	str	r3, [r7, #24]
  

  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
10006704:	1dfb      	adds	r3, r7, #7
10006706:	781b      	ldrb	r3, [r3, #0]
10006708:	1c18      	adds	r0, r3, #0
1000670a:	f7ff fd79 	bl	10006200 <E_EEPROM_XMC1_lGetUsrBlockIndex>
1000670e:	1c03      	adds	r3, r0, #0
10006710:	617b      	str	r3, [r7, #20]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
10006712:	4b4e      	ldr	r3, [pc, #312]	; (1000684c <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
10006714:	681a      	ldr	r2, [r3, #0]
10006716:	697b      	ldr	r3, [r7, #20]
10006718:	00db      	lsls	r3, r3, #3
1000671a:	18d3      	adds	r3, r2, r3
1000671c:	613b      	str	r3, [r7, #16]
  block_size = block_ptr->size;
1000671e:	693b      	ldr	r3, [r7, #16]
10006720:	685b      	ldr	r3, [r3, #4]
10006722:	60fb      	str	r3, [r7, #12]
  data_ptr->user_write_bytes_count = 0U;
10006724:	69ba      	ldr	r2, [r7, #24]
10006726:	23b8      	movs	r3, #184	; 0xb8
10006728:	005b      	lsls	r3, r3, #1
1000672a:	2100      	movs	r1, #0
1000672c:	50d1      	str	r1, [r2, r3]
  data_ptr->user_write_state = E_EEPROM_XMC1_FIRST_BLOCK_WRITE;
1000672e:	69ba      	ldr	r2, [r7, #24]
10006730:	23c4      	movs	r3, #196	; 0xc4
10006732:	005b      	lsls	r3, r3, #1
10006734:	2101      	movs	r1, #1
10006736:	50d1      	str	r1, [r2, r3]
  status = 0U;
10006738:	2300      	movs	r3, #0
1000673a:	61fb      	str	r3, [r7, #28]
  do
  {
    switch (data_ptr->user_write_state)
1000673c:	69ba      	ldr	r2, [r7, #24]
1000673e:	23c4      	movs	r3, #196	; 0xc4
10006740:	005b      	lsls	r3, r3, #1
10006742:	58d3      	ldr	r3, [r2, r3]
10006744:	2b02      	cmp	r3, #2
10006746:	d002      	beq.n	1000674e <E_EEPROM_XMC1_lHandleWriteReq+0x5e>
10006748:	2b03      	cmp	r3, #3
1000674a:	d012      	beq.n	10006772 <E_EEPROM_XMC1_lHandleWriteReq+0x82>
1000674c:	e04a      	b.n	100067e4 <E_EEPROM_XMC1_lHandleWriteReq+0xf4>
    {
      case E_EEPROM_XMC1_NEXT_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
1000674e:	f000 f98f 	bl	10006a70 <E_EEPROM_XMC1_lWriteDataBlock>
10006752:	1c03      	adds	r3, r0, #0
10006754:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
10006756:	69fb      	ldr	r3, [r7, #28]
10006758:	2b00      	cmp	r3, #0
1000675a:	d109      	bne.n	10006770 <E_EEPROM_XMC1_lHandleWriteReq+0x80>
      {
        E_EEPROM_XMC1_lPopulateNextBlock(block_number,data_buffer_ptr,block_size);
1000675c:	1dfb      	adds	r3, r7, #7
1000675e:	7819      	ldrb	r1, [r3, #0]
10006760:	683a      	ldr	r2, [r7, #0]
10006762:	68fb      	ldr	r3, [r7, #12]
10006764:	1c08      	adds	r0, r1, #0
10006766:	1c11      	adds	r1, r2, #0
10006768:	1c1a      	adds	r2, r3, #0
1000676a:	f000 f929 	bl	100069c0 <E_EEPROM_XMC1_lPopulateNextBlock>
      }
      break;
1000676e:	e043      	b.n	100067f8 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
10006770:	e042      	b.n	100067f8 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      case E_EEPROM_XMC1_LAST_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
10006772:	f000 f97d 	bl	10006a70 <E_EEPROM_XMC1_lWriteDataBlock>
10006776:	1c03      	adds	r3, r0, #0
10006778:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
1000677a:	69fb      	ldr	r3, [r7, #28]
1000677c:	2b00      	cmp	r3, #0
1000677e:	d130      	bne.n	100067e2 <E_EEPROM_XMC1_lHandleWriteReq+0xf2>
      {
        /* Mark the block as inconsistent */
        data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
10006780:	69bb      	ldr	r3, [r7, #24]
10006782:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
10006784:	69bb      	ldr	r3, [r7, #24]
10006786:	697a      	ldr	r2, [r7, #20]
10006788:	00d2      	lsls	r2, r2, #3
1000678a:	50d1      	str	r1, [r2, r3]
        data_ptr->block_info[user_block_index].status.valid = 1U;
1000678c:	69ba      	ldr	r2, [r7, #24]
1000678e:	697b      	ldr	r3, [r7, #20]
10006790:	00db      	lsls	r3, r3, #3
10006792:	18d3      	adds	r3, r2, r3
10006794:	791a      	ldrb	r2, [r3, #4]
10006796:	2101      	movs	r1, #1
10006798:	430a      	orrs	r2, r1
1000679a:	711a      	strb	r2, [r3, #4]
        data_ptr->block_info[user_block_index].status.consistent = 1U;
1000679c:	69ba      	ldr	r2, [r7, #24]
1000679e:	697b      	ldr	r3, [r7, #20]
100067a0:	00db      	lsls	r3, r3, #3
100067a2:	18d3      	adds	r3, r2, r3
100067a4:	791a      	ldrb	r2, [r3, #4]
100067a6:	2102      	movs	r1, #2
100067a8:	430a      	orrs	r2, r1
100067aa:	711a      	strb	r2, [r3, #4]
        if (E_EEPROM_XMC1_HANDLE_PTR->data_block_crc ==1U)
100067ac:	4b27      	ldr	r3, [pc, #156]	; (1000684c <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
100067ae:	7adb      	ldrb	r3, [r3, #11]
100067b0:	2b01      	cmp	r3, #1
100067b2:	d108      	bne.n	100067c6 <E_EEPROM_XMC1_lHandleWriteReq+0xd6>
        {
          /* Updated Cache table Block Header status as CRC enabled block*/
          data_ptr->block_info[user_block_index].status.crc = 1U;
100067b4:	69ba      	ldr	r2, [r7, #24]
100067b6:	697b      	ldr	r3, [r7, #20]
100067b8:	00db      	lsls	r3, r3, #3
100067ba:	18d3      	adds	r3, r2, r3
100067bc:	791a      	ldrb	r2, [r3, #4]
100067be:	2108      	movs	r1, #8
100067c0:	430a      	orrs	r2, r1
100067c2:	711a      	strb	r2, [r3, #4]
100067c4:	e007      	b.n	100067d6 <E_EEPROM_XMC1_lHandleWriteReq+0xe6>
        }
        else
        {
          /* Updated Cache table Block Header status as CRC disabled block*/
          data_ptr->block_info[user_block_index].status.crc = 0U;
100067c6:	69ba      	ldr	r2, [r7, #24]
100067c8:	697b      	ldr	r3, [r7, #20]
100067ca:	00db      	lsls	r3, r3, #3
100067cc:	18d3      	adds	r3, r2, r3
100067ce:	791a      	ldrb	r2, [r3, #4]
100067d0:	2108      	movs	r1, #8
100067d2:	438a      	bics	r2, r1
100067d4:	711a      	strb	r2, [r3, #4]
        }
        
        data_ptr->user_write_state = E_EEPROM_XMC1_BLOCK_WRITE_IDLE;
100067d6:	69ba      	ldr	r2, [r7, #24]
100067d8:	23c4      	movs	r3, #196	; 0xc4
100067da:	005b      	lsls	r3, r3, #1
100067dc:	2100      	movs	r1, #0
100067de:	50d1      	str	r1, [r2, r3]
      }
      break;
100067e0:	e00a      	b.n	100067f8 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
100067e2:	e009      	b.n	100067f8 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      default:
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
100067e4:	1dfb      	adds	r3, r7, #7
100067e6:	7819      	ldrb	r1, [r3, #0]
100067e8:	683a      	ldr	r2, [r7, #0]
100067ea:	68fb      	ldr	r3, [r7, #12]
100067ec:	1c08      	adds	r0, r1, #0
100067ee:	1c11      	adds	r1, r2, #0
100067f0:	1c1a      	adds	r2, r3, #0
100067f2:	f000 f883 	bl	100068fc <E_EEPROM_XMC1_lPopulateFirstBlock>
      break;
100067f6:	46c0      	nop			; (mov r8, r8)
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
100067f8:	69fb      	ldr	r3, [r7, #28]
100067fa:	2b00      	cmp	r3, #0
100067fc:	d105      	bne.n	1000680a <E_EEPROM_XMC1_lHandleWriteReq+0x11a>
100067fe:	69ba      	ldr	r2, [r7, #24]
10006800:	23c4      	movs	r3, #196	; 0xc4
10006802:	005b      	lsls	r3, r3, #1
10006804:	58d3      	ldr	r3, [r2, r3]
10006806:	2b00      	cmp	r3, #0
10006808:	d198      	bne.n	1000673c <E_EEPROM_XMC1_lHandleWriteReq+0x4c>
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
1000680a:	69bb      	ldr	r3, [r7, #24]
1000680c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
1000680e:	69bb      	ldr	r3, [r7, #24]
10006810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006812:	011b      	lsls	r3, r3, #4
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
      break;
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006814:	18d2      	adds	r2, r2, r3
10006816:	69bb      	ldr	r3, [r7, #24]
10006818:	64da      	str	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  if (status != 0U)
1000681a:	69fb      	ldr	r3, [r7, #28]
1000681c:	2b00      	cmp	r3, #0
1000681e:	d00f      	beq.n	10006840 <E_EEPROM_XMC1_lHandleWriteReq+0x150>
  {
    data_ptr->block_info[user_block_index].status.valid = 1U;
10006820:	69ba      	ldr	r2, [r7, #24]
10006822:	697b      	ldr	r3, [r7, #20]
10006824:	00db      	lsls	r3, r3, #3
10006826:	18d3      	adds	r3, r2, r3
10006828:	791a      	ldrb	r2, [r3, #4]
1000682a:	2101      	movs	r1, #1
1000682c:	430a      	orrs	r2, r1
1000682e:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].status.consistent = 0U;
10006830:	69ba      	ldr	r2, [r7, #24]
10006832:	697b      	ldr	r3, [r7, #20]
10006834:	00db      	lsls	r3, r3, #3
10006836:	18d3      	adds	r3, r2, r3
10006838:	791a      	ldrb	r2, [r3, #4]
1000683a:	2102      	movs	r1, #2
1000683c:	438a      	bics	r2, r1
1000683e:	711a      	strb	r2, [r3, #4]
  }
  return (status);
10006840:	69fb      	ldr	r3, [r7, #28]
}
10006842:	1c18      	adds	r0, r3, #0
10006844:	46bd      	mov	sp, r7
10006846:	b008      	add	sp, #32
10006848:	bd80      	pop	{r7, pc}
1000684a:	46c0      	nop			; (mov r8, r8)
1000684c:	20000718 	.word	0x20000718

10006850 <E_EEPROM_XMC1_lHandleInvalidReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Write one block with all data element as 0xFF to invalidate a block.
 */
static uint32_t E_EEPROM_XMC1_lHandleInvalidReq(uint8_t block_number, uint32_t  user_block_index)
{
10006850:	b580      	push	{r7, lr}
10006852:	b086      	sub	sp, #24
10006854:	af00      	add	r7, sp, #0
10006856:	1c02      	adds	r2, r0, #0
10006858:	6039      	str	r1, [r7, #0]
1000685a:	1dfb      	adds	r3, r7, #7
1000685c:	701a      	strb	r2, [r3, #0]
  uint32_t status;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000685e:	4b26      	ldr	r3, [pc, #152]	; (100068f8 <E_EEPROM_XMC1_lHandleInvalidReq+0xa8>)
10006860:	685b      	ldr	r3, [r3, #4]
10006862:	613b      	str	r3, [r7, #16]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
10006864:	693b      	ldr	r3, [r7, #16]
10006866:	335c      	adds	r3, #92	; 0x5c
10006868:	60fb      	str	r3, [r7, #12]
  *read_write_buffer_ptr = block_number;
1000686a:	68fb      	ldr	r3, [r7, #12]
1000686c:	1dfa      	adds	r2, r7, #7
1000686e:	7812      	ldrb	r2, [r2, #0]
10006870:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
10006872:	68fb      	ldr	r3, [r7, #12]
10006874:	3301      	adds	r3, #1
10006876:	2280      	movs	r2, #128	; 0x80
10006878:	701a      	strb	r2, [r3, #0]
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
1000687a:	2302      	movs	r3, #2
1000687c:	617b      	str	r3, [r7, #20]
1000687e:	e007      	b.n	10006890 <E_EEPROM_XMC1_lHandleInvalidReq+0x40>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
10006880:	68fa      	ldr	r2, [r7, #12]
10006882:	697b      	ldr	r3, [r7, #20]
10006884:	18d3      	adds	r3, r2, r3
10006886:	22ff      	movs	r2, #255	; 0xff
10006888:	701a      	strb	r2, [r3, #0]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
  *read_write_buffer_ptr = block_number;
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
1000688a:	697b      	ldr	r3, [r7, #20]
1000688c:	3301      	adds	r3, #1
1000688e:	617b      	str	r3, [r7, #20]
10006890:	697b      	ldr	r3, [r7, #20]
10006892:	2b0f      	cmp	r3, #15
10006894:	d9f4      	bls.n	10006880 <E_EEPROM_XMC1_lHandleInvalidReq+0x30>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
  }
  
  status = E_EEPROM_XMC1_lWriteDataBlock();
10006896:	f000 f8eb 	bl	10006a70 <E_EEPROM_XMC1_lWriteDataBlock>
1000689a:	1c03      	adds	r3, r0, #0
1000689c:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
1000689e:	68bb      	ldr	r3, [r7, #8]
100068a0:	2b00      	cmp	r3, #0
100068a2:	d10e      	bne.n	100068c2 <E_EEPROM_XMC1_lHandleInvalidReq+0x72>
  {
    data_ptr->block_info[user_block_index].status.consistent = 1U;
100068a4:	693a      	ldr	r2, [r7, #16]
100068a6:	683b      	ldr	r3, [r7, #0]
100068a8:	00db      	lsls	r3, r3, #3
100068aa:	18d3      	adds	r3, r2, r3
100068ac:	791a      	ldrb	r2, [r3, #4]
100068ae:	2102      	movs	r1, #2
100068b0:	430a      	orrs	r2, r1
100068b2:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
100068b4:	693b      	ldr	r3, [r7, #16]
100068b6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
100068b8:	693b      	ldr	r3, [r7, #16]
100068ba:	683a      	ldr	r2, [r7, #0]
100068bc:	00d2      	lsls	r2, r2, #3
100068be:	50d1      	str	r1, [r2, r3]
100068c0:	e007      	b.n	100068d2 <E_EEPROM_XMC1_lHandleInvalidReq+0x82>
  }
  else
  {
    data_ptr->block_info[user_block_index].status.consistent = 0U;
100068c2:	693a      	ldr	r2, [r7, #16]
100068c4:	683b      	ldr	r3, [r7, #0]
100068c6:	00db      	lsls	r3, r3, #3
100068c8:	18d3      	adds	r3, r2, r3
100068ca:	791a      	ldrb	r2, [r3, #4]
100068cc:	2102      	movs	r1, #2
100068ce:	438a      	bics	r2, r1
100068d0:	711a      	strb	r2, [r3, #4]
  }
  
  data_ptr->block_info[user_block_index].status.valid = 0U;
100068d2:	693a      	ldr	r2, [r7, #16]
100068d4:	683b      	ldr	r3, [r7, #0]
100068d6:	00db      	lsls	r3, r3, #3
100068d8:	18d3      	adds	r3, r2, r3
100068da:	791a      	ldrb	r2, [r3, #4]
100068dc:	2101      	movs	r1, #1
100068de:	438a      	bics	r2, r1
100068e0:	711a      	strb	r2, [r3, #4]
  data_ptr->next_free_block_addr = (E_EEPROM_XMC1_FLASH_BLOCK_SIZE + (uint32_t)(data_ptr->next_free_block_addr));
100068e2:	693b      	ldr	r3, [r7, #16]
100068e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
100068e6:	3310      	adds	r3, #16
100068e8:	1c1a      	adds	r2, r3, #0
100068ea:	693b      	ldr	r3, [r7, #16]
100068ec:	64da      	str	r2, [r3, #76]	; 0x4c
  
  return (status);
100068ee:	68bb      	ldr	r3, [r7, #8]
}
100068f0:	1c18      	adds	r0, r3, #0
100068f2:	46bd      	mov	sp, r7
100068f4:	b006      	add	sp, #24
100068f6:	bd80      	pop	{r7, pc}
100068f8:	20000718 	.word	0x20000718

100068fc <E_EEPROM_XMC1_lPopulateFirstBlock>:
 * Description    : Populates the first block with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateFirstBlock(uint8_t block_number,
                                              uint8_t* user_data_buffer_ptr,
                                              uint32_t block_size)
{
100068fc:	b580      	push	{r7, lr}
100068fe:	b08a      	sub	sp, #40	; 0x28
10006900:	af00      	add	r7, sp, #0
10006902:	60b9      	str	r1, [r7, #8]
10006904:	607a      	str	r2, [r7, #4]
10006906:	230f      	movs	r3, #15
10006908:	18fb      	adds	r3, r7, r3
1000690a:	1c02      	adds	r2, r0, #0
1000690c:	701a      	strb	r2, [r3, #0]
  uint32_t crc_buffer;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000690e:	4b2a      	ldr	r3, [pc, #168]	; (100069b8 <E_EEPROM_XMC1_lPopulateFirstBlock+0xbc>)
10006910:	685b      	ldr	r3, [r3, #4]
10006912:	623b      	str	r3, [r7, #32]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
10006914:	6a3b      	ldr	r3, [r7, #32]
10006916:	335c      	adds	r3, #92	; 0x5c
10006918:	61fb      	str	r3, [r7, #28]
  data_ptr->user_write_state = E_EEPROM_XMC1_NEXT_BLOCK_WRITE;
1000691a:	6a3a      	ldr	r2, [r7, #32]
1000691c:	23c4      	movs	r3, #196	; 0xc4
1000691e:	005b      	lsls	r3, r3, #1
10006920:	2102      	movs	r1, #2
10006922:	50d1      	str	r1, [r2, r3]
    /* IF Block CRC is enabled then update the block Header with 16 bit CRC calculated from the data buffer*/
    CRC_SW_CalculateCRC(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr,user_data_buffer_ptr,block_size);
    crc_buffer = CRC_SW_GetCRCResult(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr);
    crc_bit = E_EEPROM_XMC1_CRC_BIT;
  #else
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
10006924:	4b25      	ldr	r3, [pc, #148]	; (100069bc <E_EEPROM_XMC1_lPopulateFirstBlock+0xc0>)
10006926:	61bb      	str	r3, [r7, #24]
    crc_bit = 0U;
10006928:	2300      	movs	r3, #0
1000692a:	617b      	str	r3, [r7, #20]
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
1000692c:	230f      	movs	r3, #15
1000692e:	18fb      	adds	r3, r7, r3
10006930:	781a      	ldrb	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
10006932:	697b      	ldr	r3, [r7, #20]
10006934:	21c0      	movs	r1, #192	; 0xc0
10006936:	430b      	orrs	r3, r1
10006938:	021b      	lsls	r3, r3, #8
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
1000693a:	431a      	orrs	r2, r3
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
1000693c:	69bb      	ldr	r3, [r7, #24]
1000693e:	041b      	lsls	r3, r3, #16
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
10006940:	431a      	orrs	r2, r3
10006942:	69fb      	ldr	r3, [r7, #28]
10006944:	601a      	str	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
  data_byte_count = E_EEPROM_XMC1_FOUR_BYTES;
10006946:	2304      	movs	r3, #4
10006948:	627b      	str	r3, [r7, #36]	; 0x24
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size  )
1000694a:	6a3a      	ldr	r2, [r7, #32]
1000694c:	23b8      	movs	r3, #184	; 0xb8
1000694e:	005b      	lsls	r3, r3, #1
10006950:	58d2      	ldr	r2, [r2, r3]
10006952:	687b      	ldr	r3, [r7, #4]
10006954:	429a      	cmp	r2, r3
10006956:	d214      	bcs.n	10006982 <E_EEPROM_XMC1_lPopulateFirstBlock+0x86>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
10006958:	69fa      	ldr	r2, [r7, #28]
1000695a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000695c:	18d3      	adds	r3, r2, r3
1000695e:	6a39      	ldr	r1, [r7, #32]
10006960:	22b8      	movs	r2, #184	; 0xb8
10006962:	0052      	lsls	r2, r2, #1
10006964:	588a      	ldr	r2, [r1, r2]
10006966:	68b9      	ldr	r1, [r7, #8]
10006968:	188a      	adds	r2, r1, r2
1000696a:	7812      	ldrb	r2, [r2, #0]
1000696c:	701a      	strb	r2, [r3, #0]
       (data_ptr->user_write_bytes_count)++;
1000696e:	6a3a      	ldr	r2, [r7, #32]
10006970:	23b8      	movs	r3, #184	; 0xb8
10006972:	005b      	lsls	r3, r3, #1
10006974:	58d3      	ldr	r3, [r2, r3]
10006976:	1c59      	adds	r1, r3, #1
10006978:	6a3a      	ldr	r2, [r7, #32]
1000697a:	23b8      	movs	r3, #184	; 0xb8
1000697c:	005b      	lsls	r3, r3, #1
1000697e:	50d1      	str	r1, [r2, r3]
10006980:	e004      	b.n	1000698c <E_EEPROM_XMC1_lPopulateFirstBlock+0x90>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
10006982:	69fa      	ldr	r2, [r7, #28]
10006984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006986:	18d3      	adds	r3, r2, r3
10006988:	22ff      	movs	r2, #255	; 0xff
1000698a:	701a      	strb	r2, [r3, #0]
    }
    data_byte_count++;
1000698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000698e:	3301      	adds	r3, #1
10006990:	627b      	str	r3, [r7, #36]	; 0x24
    
  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE); /* Check for block size overflow*/
10006992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006994:	2b10      	cmp	r3, #16
10006996:	d1d8      	bne.n	1000694a <E_EEPROM_XMC1_lPopulateFirstBlock+0x4e>

  if (data_ptr->user_write_bytes_count >= block_size)
10006998:	6a3a      	ldr	r2, [r7, #32]
1000699a:	23b8      	movs	r3, #184	; 0xb8
1000699c:	005b      	lsls	r3, r3, #1
1000699e:	58d2      	ldr	r2, [r2, r3]
100069a0:	687b      	ldr	r3, [r7, #4]
100069a2:	429a      	cmp	r2, r3
100069a4:	d304      	bcc.n	100069b0 <E_EEPROM_XMC1_lPopulateFirstBlock+0xb4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
100069a6:	6a3a      	ldr	r2, [r7, #32]
100069a8:	23c4      	movs	r3, #196	; 0xc4
100069aa:	005b      	lsls	r3, r3, #1
100069ac:	2103      	movs	r1, #3
100069ae:	50d1      	str	r1, [r2, r3]
  }
}
100069b0:	46bd      	mov	sp, r7
100069b2:	b00a      	add	sp, #40	; 0x28
100069b4:	bd80      	pop	{r7, pc}
100069b6:	46c0      	nop			; (mov r8, r8)
100069b8:	20000718 	.word	0x20000718
100069bc:	a5a50000 	.word	0xa5a50000

100069c0 <E_EEPROM_XMC1_lPopulateNextBlock>:
 * Description    : Populates the successive blocks with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateNextBlock( uint8_t block_number ,
                                              uint8_t*  const user_data_buffer_ptr ,
                                              uint32_t block_size)
{
100069c0:	b580      	push	{r7, lr}
100069c2:	b088      	sub	sp, #32
100069c4:	af00      	add	r7, sp, #0
100069c6:	60b9      	str	r1, [r7, #8]
100069c8:	607a      	str	r2, [r7, #4]
100069ca:	230f      	movs	r3, #15
100069cc:	18fb      	adds	r3, r7, r3
100069ce:	1c02      	adds	r2, r0, #0
100069d0:	701a      	strb	r2, [r3, #0]
  uint32_t  data_byte_count;
  uint8_t*  read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100069d2:	4b26      	ldr	r3, [pc, #152]	; (10006a6c <E_EEPROM_XMC1_lPopulateNextBlock+0xac>)
100069d4:	685b      	ldr	r3, [r3, #4]
100069d6:	61bb      	str	r3, [r7, #24]
  
  read_write_buffer_ptr = data_ptr->read_write_buffer;
100069d8:	69bb      	ldr	r3, [r7, #24]
100069da:	335c      	adds	r3, #92	; 0x5c
100069dc:	617b      	str	r3, [r7, #20]
  *(read_write_buffer_ptr) = block_number;
100069de:	697b      	ldr	r3, [r7, #20]
100069e0:	220f      	movs	r2, #15
100069e2:	18ba      	adds	r2, r7, r2
100069e4:	7812      	ldrb	r2, [r2, #0]
100069e6:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = E_EEPROM_XMC1_VALID_BIT;
100069e8:	697b      	ldr	r3, [r7, #20]
100069ea:	3301      	adds	r3, #1
100069ec:	2240      	movs	r2, #64	; 0x40
100069ee:	701a      	strb	r2, [r3, #0]
  data_byte_count = E_EEPROM_XMC1_TWO_BYTES;
100069f0:	2302      	movs	r3, #2
100069f2:	61fb      	str	r3, [r7, #28]
  
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size )
100069f4:	69ba      	ldr	r2, [r7, #24]
100069f6:	23b8      	movs	r3, #184	; 0xb8
100069f8:	005b      	lsls	r3, r3, #1
100069fa:	58d2      	ldr	r2, [r2, r3]
100069fc:	687b      	ldr	r3, [r7, #4]
100069fe:	429a      	cmp	r2, r3
10006a00:	d214      	bcs.n	10006a2c <E_EEPROM_XMC1_lPopulateNextBlock+0x6c>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
10006a02:	697a      	ldr	r2, [r7, #20]
10006a04:	69fb      	ldr	r3, [r7, #28]
10006a06:	18d3      	adds	r3, r2, r3
10006a08:	69b9      	ldr	r1, [r7, #24]
10006a0a:	22b8      	movs	r2, #184	; 0xb8
10006a0c:	0052      	lsls	r2, r2, #1
10006a0e:	588a      	ldr	r2, [r1, r2]
10006a10:	68b9      	ldr	r1, [r7, #8]
10006a12:	188a      	adds	r2, r1, r2
10006a14:	7812      	ldrb	r2, [r2, #0]
10006a16:	701a      	strb	r2, [r3, #0]
      (data_ptr->user_write_bytes_count)++;
10006a18:	69ba      	ldr	r2, [r7, #24]
10006a1a:	23b8      	movs	r3, #184	; 0xb8
10006a1c:	005b      	lsls	r3, r3, #1
10006a1e:	58d3      	ldr	r3, [r2, r3]
10006a20:	1c59      	adds	r1, r3, #1
10006a22:	69ba      	ldr	r2, [r7, #24]
10006a24:	23b8      	movs	r3, #184	; 0xb8
10006a26:	005b      	lsls	r3, r3, #1
10006a28:	50d1      	str	r1, [r2, r3]
10006a2a:	e009      	b.n	10006a40 <E_EEPROM_XMC1_lPopulateNextBlock+0x80>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
10006a2c:	697a      	ldr	r2, [r7, #20]
10006a2e:	69fb      	ldr	r3, [r7, #28]
10006a30:	18d3      	adds	r3, r2, r3
10006a32:	22ff      	movs	r2, #255	; 0xff
10006a34:	701a      	strb	r2, [r3, #0]
      data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
10006a36:	69ba      	ldr	r2, [r7, #24]
10006a38:	23c4      	movs	r3, #196	; 0xc4
10006a3a:	005b      	lsls	r3, r3, #1
10006a3c:	2103      	movs	r1, #3
10006a3e:	50d1      	str	r1, [r2, r3]
    }
    data_byte_count++;
10006a40:	69fb      	ldr	r3, [r7, #28]
10006a42:	3301      	adds	r3, #1
10006a44:	61fb      	str	r3, [r7, #28]

  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10006a46:	69fb      	ldr	r3, [r7, #28]
10006a48:	2b10      	cmp	r3, #16
10006a4a:	d1d3      	bne.n	100069f4 <E_EEPROM_XMC1_lPopulateNextBlock+0x34>

  if (data_ptr->user_write_bytes_count >= block_size)
10006a4c:	69ba      	ldr	r2, [r7, #24]
10006a4e:	23b8      	movs	r3, #184	; 0xb8
10006a50:	005b      	lsls	r3, r3, #1
10006a52:	58d2      	ldr	r2, [r2, r3]
10006a54:	687b      	ldr	r3, [r7, #4]
10006a56:	429a      	cmp	r2, r3
10006a58:	d304      	bcc.n	10006a64 <E_EEPROM_XMC1_lPopulateNextBlock+0xa4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
10006a5a:	69ba      	ldr	r2, [r7, #24]
10006a5c:	23c4      	movs	r3, #196	; 0xc4
10006a5e:	005b      	lsls	r3, r3, #1
10006a60:	2103      	movs	r1, #3
10006a62:	50d1      	str	r1, [r2, r3]
  }
}
10006a64:	46bd      	mov	sp, r7
10006a66:	b008      	add	sp, #32
10006a68:	bd80      	pop	{r7, pc}
10006a6a:	46c0      	nop			; (mov r8, r8)
10006a6c:	20000718 	.word	0x20000718

10006a70 <E_EEPROM_XMC1_lWriteDataBlock>:
 * Return value   : uint32_t - NVM_STATUS register value after read operation
 *
 * Description    : Writes single data block into flash
 */
static uint32_t E_EEPROM_XMC1_lWriteDataBlock(void)
{
10006a70:	b580      	push	{r7, lr}
10006a72:	b084      	sub	sp, #16
10006a74:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006a76:	4b10      	ldr	r3, [pc, #64]	; (10006ab8 <E_EEPROM_XMC1_lWriteDataBlock+0x48>)
10006a78:	685b      	ldr	r3, [r3, #4]
10006a7a:	60fb      	str	r3, [r7, #12]
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006a7c:	68fb      	ldr	r3, [r7, #12]
10006a7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
10006a80:	68fb      	ldr	r3, [r7, #12]
10006a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006a84:	011b      	lsls	r3, r3, #4
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006a86:	18d3      	adds	r3, r2, r3
10006a88:	60bb      	str	r3, [r7, #8]
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  (data_ptr->written_block_counter)++;
10006a8a:	68fb      	ldr	r3, [r7, #12]
10006a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006a8e:	1c5a      	adds	r2, r3, #1
10006a90:	68fb      	ldr	r3, [r7, #12]
10006a92:	659a      	str	r2, [r3, #88]	; 0x58

  XMC_FLASH_ClearStatus();
10006a94:	f7fb fe20 	bl	100026d8 <XMC_FLASH_ClearStatus>
  E_EEPROM_XMC1_lWriteSingleBlock(src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
10006a98:	68fb      	ldr	r3, [r7, #12]
10006a9a:	335c      	adds	r3, #92	; 0x5c
10006a9c:	68ba      	ldr	r2, [r7, #8]
10006a9e:	1c10      	adds	r0, r2, #0
10006aa0:	1c19      	adds	r1, r3, #0
10006aa2:	f000 f887 	bl	10006bb4 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
10006aa6:	f000 f8bf 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
10006aaa:	1c03      	adds	r3, r0, #0
10006aac:	607b      	str	r3, [r7, #4]
  
  return (status);
10006aae:	687b      	ldr	r3, [r7, #4]
}
10006ab0:	1c18      	adds	r0, r3, #0
10006ab2:	46bd      	mov	sp, r7
10006ab4:	b004      	add	sp, #16
10006ab6:	bd80      	pop	{r7, pc}
10006ab8:	20000718 	.word	0x20000718

10006abc <E_EEPROM_XMC1_lReadBlockContents>:
 *
 * Description     : Read data bytes starting from specified address (data_buffer_ptr + offset).
 *                   Read number of bytes as specified in the length parameter.
 */
static uint32_t E_EEPROM_XMC1_lReadBlockContents(uint8_t *const data_buffer_ptr, uint32_t length, uint32_t offset)
{
10006abc:	b580      	push	{r7, lr}
10006abe:	b08c      	sub	sp, #48	; 0x30
10006ac0:	af00      	add	r7, sp, #0
10006ac2:	60f8      	str	r0, [r7, #12]
10006ac4:	60b9      	str	r1, [r7, #8]
10006ac6:	607a      	str	r2, [r7, #4]
  uint32_t flash_address;
  uint32_t block_start_address;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  uint32_t remaining_bytes_in_curr_block;
  
  indx = 0U;
10006ac8:	2300      	movs	r3, #0
10006aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  status = 0U;
10006acc:	2300      	movs	r3, #0
10006ace:	623b      	str	r3, [r7, #32]
  block_count = 0U;
10006ad0:	2300      	movs	r3, #0
10006ad2:	62bb      	str	r3, [r7, #40]	; 0x28

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006ad4:	4b36      	ldr	r3, [pc, #216]	; (10006bb0 <E_EEPROM_XMC1_lReadBlockContents+0xf4>)
10006ad6:	685b      	ldr	r3, [r3, #4]
10006ad8:	61fb      	str	r3, [r7, #28]
  block_start_address = data_ptr->read_start_address;
10006ada:	69fa      	ldr	r2, [r7, #28]
10006adc:	23c6      	movs	r3, #198	; 0xc6
10006ade:	005b      	lsls	r3, r3, #1
10006ae0:	58d3      	ldr	r3, [r2, r3]
10006ae2:	61bb      	str	r3, [r7, #24]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
10006ae4:	687b      	ldr	r3, [r7, #4]
10006ae6:	2b0b      	cmp	r3, #11
10006ae8:	d913      	bls.n	10006b12 <E_EEPROM_XMC1_lReadBlockContents+0x56>
  {
    block_count++;                        /* If not then increment block counter*/
10006aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006aec:	3301      	adds	r3, #1
10006aee:	62bb      	str	r3, [r7, #40]	; 0x28
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
10006af0:	687b      	ldr	r3, [r7, #4]
10006af2:	3b0c      	subs	r3, #12
10006af4:	607b      	str	r3, [r7, #4]
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006af6:	e005      	b.n	10006b04 <E_EEPROM_XMC1_lReadBlockContents+0x48>
    {
      block_count++;                        /* If not then increment block counter*/
10006af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006afa:	3301      	adds	r3, #1
10006afc:	62bb      	str	r3, [r7, #40]	; 0x28
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
10006afe:	687b      	ldr	r3, [r7, #4]
10006b00:	3b0e      	subs	r3, #14
10006b02:	607b      	str	r3, [r7, #4]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
  {
    block_count++;                        /* If not then increment block counter*/
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006b04:	687b      	ldr	r3, [r7, #4]
10006b06:	2b0d      	cmp	r3, #13
10006b08:	d8f6      	bhi.n	10006af8 <E_EEPROM_XMC1_lReadBlockContents+0x3c>
    {
      block_count++;                        /* If not then increment block counter*/
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
    }
    offset += E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;
10006b0a:	687b      	ldr	r3, [r7, #4]
10006b0c:	3302      	adds	r3, #2
10006b0e:	607b      	str	r3, [r7, #4]
10006b10:	e002      	b.n	10006b18 <E_EEPROM_XMC1_lReadBlockContents+0x5c>
  }
  else
  {
    offset += E_EEPROM_XMC1_BLOCK1_DATA_OFFSET;
10006b12:	687b      	ldr	r3, [r7, #4]
10006b14:	3304      	adds	r3, #4
10006b16:	607b      	str	r3, [r7, #4]
  }
  /* Remaining bytes in the block where Read offset is pointing*/
  remaining_bytes_in_curr_block = E_EEPROM_XMC1_FLASH_BLOCK_SIZE - offset;
10006b18:	687b      	ldr	r3, [r7, #4]
10006b1a:	2210      	movs	r2, #16
10006b1c:	1ad3      	subs	r3, r2, r3
10006b1e:	627b      	str	r3, [r7, #36]	; 0x24
  
  do
  {
    /* Calculate the Flash address of the block to be read*/
    flash_address = block_start_address + ((uint32_t)block_count * E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10006b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006b22:	011a      	lsls	r2, r3, #4
10006b24:	69bb      	ldr	r3, [r7, #24]
10006b26:	18d3      	adds	r3, r2, r3
10006b28:	617b      	str	r3, [r7, #20]

    XMC_FLASH_ClearStatus();
10006b2a:	f7fb fdd5 	bl	100026d8 <XMC_FLASH_ClearStatus>
    E_EEPROM_XMC1_lReadSingleBlock(flash_address,(uint32_t*)(void*)data_ptr->read_write_buffer);
10006b2e:	69fb      	ldr	r3, [r7, #28]
10006b30:	335c      	adds	r3, #92	; 0x5c
10006b32:	697a      	ldr	r2, [r7, #20]
10006b34:	1c10      	adds	r0, r2, #0
10006b36:	1c19      	adds	r1, r3, #0
10006b38:	f000 f84c 	bl	10006bd4 <E_EEPROM_XMC1_lReadSingleBlock>
    status = E_EEPROM_XMC1_lGetFlashStatus();
10006b3c:	f000 f874 	bl	10006c28 <E_EEPROM_XMC1_lGetFlashStatus>
10006b40:	1c03      	adds	r3, r0, #0
10006b42:	623b      	str	r3, [r7, #32]
    
    if (status != 0U)
10006b44:	6a3b      	ldr	r3, [r7, #32]
10006b46:	2b00      	cmp	r3, #0
10006b48:	d000      	beq.n	10006b4c <E_EEPROM_XMC1_lReadBlockContents+0x90>
    {
      break;
10006b4a:	e02b      	b.n	10006ba4 <E_EEPROM_XMC1_lReadBlockContents+0xe8>
    }
    /* Extract the data read from flash byte by byte and load into the user buffer*/
    do{
      
      *(data_buffer_ptr + indx) = *(data_ptr->read_write_buffer + offset);
10006b4c:	68fa      	ldr	r2, [r7, #12]
10006b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006b50:	18d3      	adds	r3, r2, r3
10006b52:	69f9      	ldr	r1, [r7, #28]
10006b54:	2058      	movs	r0, #88	; 0x58
10006b56:	687a      	ldr	r2, [r7, #4]
10006b58:	188a      	adds	r2, r1, r2
10006b5a:	1812      	adds	r2, r2, r0
10006b5c:	7912      	ldrb	r2, [r2, #4]
10006b5e:	701a      	strb	r2, [r3, #0]
      indx++;
10006b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006b62:	3301      	adds	r3, #1
10006b64:	62fb      	str	r3, [r7, #44]	; 0x2c
      offset++;
10006b66:	687b      	ldr	r3, [r7, #4]
10006b68:	3301      	adds	r3, #1
10006b6a:	607b      	str	r3, [r7, #4]
      length--;
10006b6c:	68bb      	ldr	r3, [r7, #8]
10006b6e:	3b01      	subs	r3, #1
10006b70:	60bb      	str	r3, [r7, #8]
      remaining_bytes_in_curr_block--;
10006b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006b74:	3b01      	subs	r3, #1
10006b76:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* check any of the length parameters reaches 0 */
    } while ( (remaining_bytes_in_curr_block) && (length) );
10006b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006b7a:	2b00      	cmp	r3, #0
10006b7c:	d002      	beq.n	10006b84 <E_EEPROM_XMC1_lReadBlockContents+0xc8>
10006b7e:	68bb      	ldr	r3, [r7, #8]
10006b80:	2b00      	cmp	r3, #0
10006b82:	d1e3      	bne.n	10006b4c <E_EEPROM_XMC1_lReadBlockContents+0x90>
    
    /* Check if the length of bytes pending to be read is within the range of available bytes in the block */
    if (length <= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
10006b84:	68bb      	ldr	r3, [r7, #8]
10006b86:	2b0e      	cmp	r3, #14
10006b88:	d802      	bhi.n	10006b90 <E_EEPROM_XMC1_lReadBlockContents+0xd4>
    {
      /* Force remaining bytes in current block to length remaining */
      remaining_bytes_in_curr_block = length;
10006b8a:	68bb      	ldr	r3, [r7, #8]
10006b8c:	627b      	str	r3, [r7, #36]	; 0x24
10006b8e:	e001      	b.n	10006b94 <E_EEPROM_XMC1_lReadBlockContents+0xd8>
    }
    else
    {
      /* Force remaining bytes to next block size(14)*/
      remaining_bytes_in_curr_block = E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
10006b90:	230e      	movs	r3, #14
10006b92:	627b      	str	r3, [r7, #36]	; 0x24
    }
    
    offset = E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;     /* Shift offset by 2 counts to avoid next block header */
10006b94:	2302      	movs	r3, #2
10006b96:	607b      	str	r3, [r7, #4]
    block_count++;                        /* Increment the block count to read next block */
10006b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006b9a:	3301      	adds	r3, #1
10006b9c:	62bb      	str	r3, [r7, #40]	; 0x28
    
  } while (length != 0U);
10006b9e:	68bb      	ldr	r3, [r7, #8]
10006ba0:	2b00      	cmp	r3, #0
10006ba2:	d1bd      	bne.n	10006b20 <E_EEPROM_XMC1_lReadBlockContents+0x64>
  
  return (status);
10006ba4:	6a3b      	ldr	r3, [r7, #32]
}
10006ba6:	1c18      	adds	r0, r3, #0
10006ba8:	46bd      	mov	sp, r7
10006baa:	b00c      	add	sp, #48	; 0x30
10006bac:	bd80      	pop	{r7, pc}
10006bae:	46c0      	nop			; (mov r8, r8)
10006bb0:	20000718 	.word	0x20000718

10006bb4 <E_EEPROM_XMC1_lWriteSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSingleBlock(uint32_t const address, const uint32_t *const data)
{
10006bb4:	b580      	push	{r7, lr}
10006bb6:	b082      	sub	sp, #8
10006bb8:	af00      	add	r7, sp, #0
10006bba:	6078      	str	r0, [r7, #4]
10006bbc:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_WriteBlocks( (uint32_t*)address, (uint32_t*)data , 1U , 1U);
10006bbe:	687a      	ldr	r2, [r7, #4]
10006bc0:	683b      	ldr	r3, [r7, #0]
10006bc2:	1c10      	adds	r0, r2, #0
10006bc4:	1c19      	adds	r1, r3, #0
10006bc6:	2201      	movs	r2, #1
10006bc8:	2301      	movs	r3, #1
10006bca:	f7fb fdaf 	bl	1000272c <XMC_FLASH_WriteBlocks>
  }
}
10006bce:	46bd      	mov	sp, r7
10006bd0:	b002      	add	sp, #8
10006bd2:	bd80      	pop	{r7, pc}

10006bd4 <E_EEPROM_XMC1_lReadSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) read operation
 */
static void E_EEPROM_XMC1_lReadSingleBlock(uint32_t const address, uint32_t *const data)
{
10006bd4:	b580      	push	{r7, lr}
10006bd6:	b082      	sub	sp, #8
10006bd8:	af00      	add	r7, sp, #0
10006bda:	6078      	str	r0, [r7, #4]
10006bdc:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_ReadSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ReadBlocks( (uint32_t*)address , (uint32_t*)data , 1U);
10006bde:	687a      	ldr	r2, [r7, #4]
10006be0:	683b      	ldr	r3, [r7, #0]
10006be2:	1c10      	adds	r0, r2, #0
10006be4:	1c19      	adds	r1, r3, #0
10006be6:	2201      	movs	r2, #1
10006be8:	f7fb fe20 	bl	1000282c <XMC_FLASH_ReadBlocks>
  }
}
10006bec:	46bd      	mov	sp, r7
10006bee:	b002      	add	sp, #8
10006bf0:	bd80      	pop	{r7, pc}
10006bf2:	46c0      	nop			; (mov r8, r8)

10006bf4 <E_EEPROM_XMC1_lWriteSinglePage>:
 * Return value    : void
 *
 * Description     : Performs single flash page(256 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSinglePage(uint32_t const address, const uint32_t *const data)
{
10006bf4:	b580      	push	{r7, lr}
10006bf6:	b082      	sub	sp, #8
10006bf8:	af00      	add	r7, sp, #0
10006bfa:	6078      	str	r0, [r7, #4]
10006bfc:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSinglePage(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ProgramPage( (uint32_t*)address , (uint32_t*)data);
10006bfe:	687a      	ldr	r2, [r7, #4]
10006c00:	683b      	ldr	r3, [r7, #0]
10006c02:	1c10      	adds	r0, r2, #0
10006c04:	1c19      	adds	r1, r3, #0
10006c06:	f7fb fe37 	bl	10002878 <XMC_FLASH_ProgramPage>
  }
}
10006c0a:	46bd      	mov	sp, r7
10006c0c:	b002      	add	sp, #8
10006c0e:	bd80      	pop	{r7, pc}

10006c10 <E_EEPROM_XMC1_lEraseSinglePage>:
 * Return value    : void
 *
 * Description     : Erases single flash page(256 bytes)
 */
static void E_EEPROM_XMC1_lEraseSinglePage(uint32_t const address)
{
10006c10:	b580      	push	{r7, lr}
10006c12:	b082      	sub	sp, #8
10006c14:	af00      	add	r7, sp, #0
10006c16:	6078      	str	r0, [r7, #4]
    E_EEPROM_XMC1_TEST_HOOK_EraseSinglePage(address);
  }
  else
  #endif
  {
    XMC_FLASH_ErasePages( (uint32_t*)address , 1U);
10006c18:	687b      	ldr	r3, [r7, #4]
10006c1a:	1c18      	adds	r0, r3, #0
10006c1c:	2101      	movs	r1, #1
10006c1e:	f7fb fde3 	bl	100027e8 <XMC_FLASH_ErasePages>
  }
}
10006c22:	46bd      	mov	sp, r7
10006c24:	b002      	add	sp, #8
10006c26:	bd80      	pop	{r7, pc}

10006c28 <E_EEPROM_XMC1_lGetFlashStatus>:
 * Return value    : uint32_t  - Flash NVM_STATUS register value
 *
 * Description     : Reads the flash status from hardware to check whether any error exist or not.
 */
static uint32_t E_EEPROM_XMC1_lGetFlashStatus(void)
{
10006c28:	b580      	push	{r7, lr}
10006c2a:	b082      	sub	sp, #8
10006c2c:	af00      	add	r7, sp, #0
    status = E_EEPROM_XMC1_TEST_HOOK_GetFlashStatus();
  }
  else
  #endif
  {
    status = XMC_FLASH_GetStatus();
10006c2e:	f7fb fd63 	bl	100026f8 <XMC_FLASH_GetStatus>
10006c32:	1c03      	adds	r3, r0, #0
10006c34:	607b      	str	r3, [r7, #4]
  }
  return (status);
10006c36:	687b      	ldr	r3, [r7, #4]
}
10006c38:	1c18      	adds	r0, r3, #0
10006c3a:	46bd      	mov	sp, r7
10006c3c:	b002      	add	sp, #8
10006c3e:	bd80      	pop	{r7, pc}

10006c40 <XMC_BCCU_EnableDimmingEngine>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableDimmingEngine(), XMC_BCCU_ConcurrentEnableDimmingEngine()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableDimmingEngine (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006c40:	b580      	push	{r7, lr}
10006c42:	b082      	sub	sp, #8
10006c44:	af00      	add	r7, sp, #0
10006c46:	6078      	str	r0, [r7, #4]
10006c48:	6039      	str	r1, [r7, #0]
	  bccu->DEEN |= (uint32_t)(BCCU_DEEN_EDE0_Msk << dim_no);
10006c4a:	687b      	ldr	r3, [r7, #4]
10006c4c:	6a1a      	ldr	r2, [r3, #32]
10006c4e:	683b      	ldr	r3, [r7, #0]
10006c50:	2101      	movs	r1, #1
10006c52:	4099      	lsls	r1, r3
10006c54:	1c0b      	adds	r3, r1, #0
10006c56:	431a      	orrs	r2, r3
10006c58:	687b      	ldr	r3, [r7, #4]
10006c5a:	621a      	str	r2, [r3, #32]
}
10006c5c:	46bd      	mov	sp, r7
10006c5e:	b002      	add	sp, #8
10006c60:	bd80      	pop	{r7, pc}
10006c62:	46c0      	nop			; (mov r8, r8)

10006c64 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006c64:	b580      	push	{r7, lr}
10006c66:	b082      	sub	sp, #8
10006c68:	af00      	add	r7, sp, #0
10006c6a:	6078      	str	r0, [r7, #4]
10006c6c:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10006c6e:	683b      	ldr	r3, [r7, #0]
10006c70:	2201      	movs	r2, #1
10006c72:	409a      	lsls	r2, r3
10006c74:	687b      	ldr	r3, [r7, #4]
10006c76:	625a      	str	r2, [r3, #36]	; 0x24
}
10006c78:	46bd      	mov	sp, r7
10006c7a:	b002      	add	sp, #8
10006c7c:	bd80      	pop	{r7, pc}
10006c7e:	46c0      	nop			; (mov r8, r8)

10006c80 <DIM_BCCU_Init>:
/**
 * @brief   This function Initializes a DIM_BCCU APP instances based on
 *          user configuration.
 */
DIM_BCCU_STATUS_t DIM_BCCU_Init(DIM_BCCU_t *handle)
{
10006c80:	b590      	push	{r4, r7, lr}
10006c82:	b085      	sub	sp, #20
10006c84:	af00      	add	r7, sp, #0
10006c86:	6078      	str	r0, [r7, #4]
      		(handle->bccu_de_regs != NULL)) &&((handle->config != NULL) && (handle->global_bccu_handleptr != NULL) &&
      	    (handle->enable_at_start <= 1) && (handle->dim_engine_num <= 2) && (handle->dim_lvl <= 4095U))));

  /* Checking for initialization state of the instance */
  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (DIM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10006c88:	687b      	ldr	r3, [r7, #4]
10006c8a:	689b      	ldr	r3, [r3, #8]
10006c8c:	220f      	movs	r2, #15
10006c8e:	18bc      	adds	r4, r7, r2
10006c90:	1c18      	adds	r0, r3, #0
10006c92:	f7fe f9f1 	bl	10005078 <GLOBAL_BCCU_Init>
10006c96:	1c03      	adds	r3, r0, #0
10006c98:	7023      	strb	r3, [r4, #0]
  if (status != DIM_BCCU_STATUS_FAILURE)
10006c9a:	230f      	movs	r3, #15
10006c9c:	18fb      	adds	r3, r7, r3
10006c9e:	781b      	ldrb	r3, [r3, #0]
10006ca0:	2b01      	cmp	r3, #1
10006ca2:	d029      	beq.n	10006cf8 <DIM_BCCU_Init+0x78>
  {
    /* DIM_BCCU APP Initialization for XMC1000 devices */
    XMC_BCCU_DIM_Init(handle->bccu_de_regs, handle->config);
10006ca4:	687b      	ldr	r3, [r7, #4]
10006ca6:	681a      	ldr	r2, [r3, #0]
10006ca8:	687b      	ldr	r3, [r7, #4]
10006caa:	685b      	ldr	r3, [r3, #4]
10006cac:	1c10      	adds	r0, r2, #0
10006cae:	1c19      	adds	r1, r3, #0
10006cb0:	f7fc f8fa 	bl	10002ea8 <XMC_BCCU_DIM_Init>
    /* Initial Dimming Level configuration */
    XMC_BCCU_DIM_SetTargetDimmingLevel(handle->bccu_de_regs, handle->dim_lvl);
10006cb4:	687b      	ldr	r3, [r7, #4]
10006cb6:	681a      	ldr	r2, [r3, #0]
10006cb8:	687b      	ldr	r3, [r7, #4]
10006cba:	691b      	ldr	r3, [r3, #16]
10006cbc:	1c10      	adds	r0, r2, #0
10006cbe:	1c19      	adds	r1, r3, #0
10006cc0:	f7fc f8fe 	bl	10002ec0 <XMC_BCCU_DIM_SetTargetDimmingLevel>
    if (DIM_BCCU_ENABLE_AT_INIT_TRUE == handle->enable_at_start)
10006cc4:	687b      	ldr	r3, [r7, #4]
10006cc6:	7b1b      	ldrb	r3, [r3, #12]
10006cc8:	2b01      	cmp	r3, #1
10006cca:	d111      	bne.n	10006cf0 <DIM_BCCU_Init+0x70>
    {
      /* Dimming Engine Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableDimmingEngine(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006ccc:	687b      	ldr	r3, [r7, #4]
10006cce:	689b      	ldr	r3, [r3, #8]
10006cd0:	681a      	ldr	r2, [r3, #0]
10006cd2:	687b      	ldr	r3, [r7, #4]
10006cd4:	7b5b      	ldrb	r3, [r3, #13]
10006cd6:	1c10      	adds	r0, r2, #0
10006cd8:	1c19      	adds	r1, r3, #0
10006cda:	f7ff ffb1 	bl	10006c40 <XMC_BCCU_EnableDimmingEngine>

      /* Start Dimming Engine at Initialization for XMC1000 devices */
      XMC_BCCU_StartDimming(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006cde:	687b      	ldr	r3, [r7, #4]
10006ce0:	689b      	ldr	r3, [r3, #8]
10006ce2:	681a      	ldr	r2, [r3, #0]
10006ce4:	687b      	ldr	r3, [r7, #4]
10006ce6:	7b5b      	ldrb	r3, [r3, #13]
10006ce8:	1c10      	adds	r0, r2, #0
10006cea:	1c19      	adds	r1, r3, #0
10006cec:	f7ff ffba 	bl	10006c64 <XMC_BCCU_StartDimming>
    }
    /* Return status after initialization */
    status = DIM_BCCU_STATUS_SUCCESS;
10006cf0:	230f      	movs	r3, #15
10006cf2:	18fb      	adds	r3, r7, r3
10006cf4:	2200      	movs	r2, #0
10006cf6:	701a      	strb	r2, [r3, #0]
   }
  return (status);
10006cf8:	230f      	movs	r3, #15
10006cfa:	18fb      	adds	r3, r7, r3
10006cfc:	781b      	ldrb	r3, [r3, #0]
}
10006cfe:	1c18      	adds	r0, r3, #0
10006d00:	46bd      	mov	sp, r7
10006d02:	b005      	add	sp, #20
10006d04:	bd90      	pop	{r4, r7, pc}
10006d06:	46c0      	nop			; (mov r8, r8)

10006d08 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
10006d08:	b580      	push	{r7, lr}
10006d0a:	b082      	sub	sp, #8
10006d0c:	af00      	add	r7, sp, #0
10006d0e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
10006d10:	687b      	ldr	r3, [r7, #4]
10006d12:	6819      	ldr	r1, [r3, #0]
10006d14:	687b      	ldr	r3, [r7, #4]
10006d16:	7b1a      	ldrb	r2, [r3, #12]
10006d18:	687b      	ldr	r3, [r7, #4]
10006d1a:	3304      	adds	r3, #4
10006d1c:	1c08      	adds	r0, r1, #0
10006d1e:	1c11      	adds	r1, r2, #0
10006d20:	1c1a      	adds	r2, r3, #0
10006d22:	f7fb fdb7 	bl	10002894 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
10006d26:	687b      	ldr	r3, [r7, #4]
10006d28:	6819      	ldr	r1, [r3, #0]
10006d2a:	687b      	ldr	r3, [r7, #4]
10006d2c:	7b1a      	ldrb	r2, [r3, #12]
10006d2e:	687b      	ldr	r3, [r7, #4]
10006d30:	7b5b      	ldrb	r3, [r3, #13]
10006d32:	1c08      	adds	r0, r1, #0
10006d34:	1c11      	adds	r1, r2, #0
10006d36:	1c1a      	adds	r2, r3, #0
10006d38:	f7fc f8e2 	bl	10002f00 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
10006d3c:	2300      	movs	r3, #0
}
10006d3e:	1c18      	adds	r0, r3, #0
10006d40:	46bd      	mov	sp, r7
10006d42:	b002      	add	sp, #8
10006d44:	bd80      	pop	{r7, pc}
10006d46:	46c0      	nop			; (mov r8, r8)

10006d48 <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
10006d48:	b580      	push	{r7, lr}
10006d4a:	af00      	add	r7, sp, #0

}
10006d4c:	46bd      	mov	sp, r7
10006d4e:	bd80      	pop	{r7, pc}

10006d50 <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
10006d50:	b580      	push	{r7, lr}
10006d52:	b084      	sub	sp, #16
10006d54:	af00      	add	r7, sp, #0
10006d56:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
10006d58:	230f      	movs	r3, #15
10006d5a:	18fb      	adds	r3, r7, r3
10006d5c:	2200      	movs	r2, #0
10006d5e:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d60:	230e      	movs	r3, #14
10006d62:	18fb      	adds	r3, r7, r3
10006d64:	2200      	movs	r2, #0
10006d66:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d68:	230d      	movs	r3, #13
10006d6a:	18fb      	adds	r3, r7, r3
10006d6c:	2200      	movs	r2, #0
10006d6e:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d70:	230c      	movs	r3, #12
10006d72:	18fb      	adds	r3, r7, r3
10006d74:	2200      	movs	r2, #0
10006d76:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d78:	230b      	movs	r3, #11
10006d7a:	18fb      	adds	r3, r7, r3
10006d7c:	2200      	movs	r2, #0
10006d7e:	701a      	strb	r2, [r3, #0]
  if (handle->init_status == false)
10006d80:	687b      	ldr	r3, [r7, #4]
10006d82:	781b      	ldrb	r3, [r3, #0]
10006d84:	2201      	movs	r2, #1
10006d86:	4053      	eors	r3, r2
10006d88:	b2db      	uxtb	r3, r3
10006d8a:	2b00      	cmp	r3, #0
10006d8c:	d01b      	beq.n	10006dc6 <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
10006d8e:	230e      	movs	r3, #14
10006d90:	18fa      	adds	r2, r7, r3
10006d92:	230d      	movs	r3, #13
10006d94:	18fb      	adds	r3, r7, r3
10006d96:	7812      	ldrb	r2, [r2, #0]
10006d98:	781b      	ldrb	r3, [r3, #0]
10006d9a:	4313      	orrs	r3, r2
10006d9c:	b2da      	uxtb	r2, r3
10006d9e:	230c      	movs	r3, #12
10006da0:	18fb      	adds	r3, r7, r3
10006da2:	781b      	ldrb	r3, [r3, #0]
10006da4:	4313      	orrs	r3, r2
10006da6:	b2d9      	uxtb	r1, r3
10006da8:	230f      	movs	r3, #15
10006daa:	18fb      	adds	r3, r7, r3
10006dac:	220b      	movs	r2, #11
10006dae:	18ba      	adds	r2, r7, r2
10006db0:	7812      	ldrb	r2, [r2, #0]
10006db2:	430a      	orrs	r2, r1
10006db4:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
10006db6:	230f      	movs	r3, #15
10006db8:	18fb      	adds	r3, r7, r3
10006dba:	781b      	ldrb	r3, [r3, #0]
10006dbc:	2b00      	cmp	r3, #0
10006dbe:	d102      	bne.n	10006dc6 <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
10006dc0:	687b      	ldr	r3, [r7, #4]
10006dc2:	2201      	movs	r2, #1
10006dc4:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
10006dc6:	230f      	movs	r3, #15
10006dc8:	18fb      	adds	r3, r7, r3
10006dca:	781b      	ldrb	r3, [r3, #0]
}
10006dcc:	1c18      	adds	r0, r3, #0
10006dce:	46bd      	mov	sp, r7
10006dd0:	b004      	add	sp, #16
10006dd2:	bd80      	pop	{r7, pc}

10006dd4 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
10006dd4:	b590      	push	{r4, r7, lr}
10006dd6:	b085      	sub	sp, #20
10006dd8:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
10006dda:	1d3b      	adds	r3, r7, #4
10006ddc:	4a04      	ldr	r2, [pc, #16]	; (10006df0 <SystemCoreClockSetup+0x1c>)
10006dde:	ca13      	ldmia	r2!, {r0, r1, r4}
10006de0:	c313      	stmia	r3!, {r0, r1, r4}
  .idiv = 1U,  /**< 8 Bit integer divider */

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
10006de2:	1d3b      	adds	r3, r7, #4
10006de4:	1c18      	adds	r0, r3, #0
10006de6:	f7fb fe27 	bl	10002a38 <XMC_SCU_CLOCK_Init>
}
10006dea:	46bd      	mov	sp, r7
10006dec:	b005      	add	sp, #20
10006dee:	bd90      	pop	{r4, r7, pc}
10006df0:	10009778 	.word	0x10009778

10006df4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10006df4:	b580      	push	{r7, lr}
10006df6:	b082      	sub	sp, #8
10006df8:	af00      	add	r7, sp, #0
10006dfa:	1c02      	adds	r2, r0, #0
10006dfc:	1dfb      	adds	r3, r7, #7
10006dfe:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10006e00:	4b06      	ldr	r3, [pc, #24]	; (10006e1c <NVIC_EnableIRQ+0x28>)
10006e02:	1dfa      	adds	r2, r7, #7
10006e04:	7812      	ldrb	r2, [r2, #0]
10006e06:	1c11      	adds	r1, r2, #0
10006e08:	221f      	movs	r2, #31
10006e0a:	400a      	ands	r2, r1
10006e0c:	2101      	movs	r1, #1
10006e0e:	4091      	lsls	r1, r2
10006e10:	1c0a      	adds	r2, r1, #0
10006e12:	601a      	str	r2, [r3, #0]
}
10006e14:	46bd      	mov	sp, r7
10006e16:	b002      	add	sp, #8
10006e18:	bd80      	pop	{r7, pc}
10006e1a:	46c0      	nop			; (mov r8, r8)
10006e1c:	e000e100 	.word	0xe000e100

10006e20 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10006e20:	b5b0      	push	{r4, r5, r7, lr}
10006e22:	b082      	sub	sp, #8
10006e24:	af00      	add	r7, sp, #0
10006e26:	1c02      	adds	r2, r0, #0
10006e28:	6039      	str	r1, [r7, #0]
10006e2a:	1dfb      	adds	r3, r7, #7
10006e2c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10006e2e:	1dfb      	adds	r3, r7, #7
10006e30:	781b      	ldrb	r3, [r3, #0]
10006e32:	2b7f      	cmp	r3, #127	; 0x7f
10006e34:	d92f      	bls.n	10006e96 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e36:	4c2d      	ldr	r4, [pc, #180]	; (10006eec <NVIC_SetPriority+0xcc>)
10006e38:	1dfb      	adds	r3, r7, #7
10006e3a:	781b      	ldrb	r3, [r3, #0]
10006e3c:	1c1a      	adds	r2, r3, #0
10006e3e:	230f      	movs	r3, #15
10006e40:	4013      	ands	r3, r2
10006e42:	3b08      	subs	r3, #8
10006e44:	0899      	lsrs	r1, r3, #2
10006e46:	4a29      	ldr	r2, [pc, #164]	; (10006eec <NVIC_SetPriority+0xcc>)
10006e48:	1dfb      	adds	r3, r7, #7
10006e4a:	781b      	ldrb	r3, [r3, #0]
10006e4c:	1c18      	adds	r0, r3, #0
10006e4e:	230f      	movs	r3, #15
10006e50:	4003      	ands	r3, r0
10006e52:	3b08      	subs	r3, #8
10006e54:	089b      	lsrs	r3, r3, #2
10006e56:	3306      	adds	r3, #6
10006e58:	009b      	lsls	r3, r3, #2
10006e5a:	18d3      	adds	r3, r2, r3
10006e5c:	685b      	ldr	r3, [r3, #4]
10006e5e:	1dfa      	adds	r2, r7, #7
10006e60:	7812      	ldrb	r2, [r2, #0]
10006e62:	1c10      	adds	r0, r2, #0
10006e64:	2203      	movs	r2, #3
10006e66:	4002      	ands	r2, r0
10006e68:	00d2      	lsls	r2, r2, #3
10006e6a:	1c10      	adds	r0, r2, #0
10006e6c:	22ff      	movs	r2, #255	; 0xff
10006e6e:	4082      	lsls	r2, r0
10006e70:	43d2      	mvns	r2, r2
10006e72:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006e74:	683b      	ldr	r3, [r7, #0]
10006e76:	019b      	lsls	r3, r3, #6
10006e78:	20ff      	movs	r0, #255	; 0xff
10006e7a:	4003      	ands	r3, r0
10006e7c:	1df8      	adds	r0, r7, #7
10006e7e:	7800      	ldrb	r0, [r0, #0]
10006e80:	1c05      	adds	r5, r0, #0
10006e82:	2003      	movs	r0, #3
10006e84:	4028      	ands	r0, r5
10006e86:	00c0      	lsls	r0, r0, #3
10006e88:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e8a:	431a      	orrs	r2, r3
10006e8c:	1d8b      	adds	r3, r1, #6
10006e8e:	009b      	lsls	r3, r3, #2
10006e90:	18e3      	adds	r3, r4, r3
10006e92:	605a      	str	r2, [r3, #4]
10006e94:	e026      	b.n	10006ee4 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e96:	4c16      	ldr	r4, [pc, #88]	; (10006ef0 <NVIC_SetPriority+0xd0>)
10006e98:	1dfb      	adds	r3, r7, #7
10006e9a:	781b      	ldrb	r3, [r3, #0]
10006e9c:	b25b      	sxtb	r3, r3
10006e9e:	089b      	lsrs	r3, r3, #2
10006ea0:	4913      	ldr	r1, [pc, #76]	; (10006ef0 <NVIC_SetPriority+0xd0>)
10006ea2:	1dfa      	adds	r2, r7, #7
10006ea4:	7812      	ldrb	r2, [r2, #0]
10006ea6:	b252      	sxtb	r2, r2
10006ea8:	0892      	lsrs	r2, r2, #2
10006eaa:	32c0      	adds	r2, #192	; 0xc0
10006eac:	0092      	lsls	r2, r2, #2
10006eae:	5852      	ldr	r2, [r2, r1]
10006eb0:	1df9      	adds	r1, r7, #7
10006eb2:	7809      	ldrb	r1, [r1, #0]
10006eb4:	1c08      	adds	r0, r1, #0
10006eb6:	2103      	movs	r1, #3
10006eb8:	4001      	ands	r1, r0
10006eba:	00c9      	lsls	r1, r1, #3
10006ebc:	1c08      	adds	r0, r1, #0
10006ebe:	21ff      	movs	r1, #255	; 0xff
10006ec0:	4081      	lsls	r1, r0
10006ec2:	43c9      	mvns	r1, r1
10006ec4:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006ec6:	683a      	ldr	r2, [r7, #0]
10006ec8:	0192      	lsls	r2, r2, #6
10006eca:	20ff      	movs	r0, #255	; 0xff
10006ecc:	4002      	ands	r2, r0
10006ece:	1df8      	adds	r0, r7, #7
10006ed0:	7800      	ldrb	r0, [r0, #0]
10006ed2:	1c05      	adds	r5, r0, #0
10006ed4:	2003      	movs	r0, #3
10006ed6:	4028      	ands	r0, r5
10006ed8:	00c0      	lsls	r0, r0, #3
10006eda:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006edc:	430a      	orrs	r2, r1
10006ede:	33c0      	adds	r3, #192	; 0xc0
10006ee0:	009b      	lsls	r3, r3, #2
10006ee2:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10006ee4:	46bd      	mov	sp, r7
10006ee6:	b002      	add	sp, #8
10006ee8:	bdb0      	pop	{r4, r5, r7, pc}
10006eea:	46c0      	nop			; (mov r8, r8)
10006eec:	e000ed00 	.word	0xe000ed00
10006ef0:	e000e100 	.word	0xe000e100

10006ef4 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006ef4:	b580      	push	{r7, lr}
10006ef6:	b082      	sub	sp, #8
10006ef8:	af00      	add	r7, sp, #0
10006efa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
10006efc:	687b      	ldr	r3, [r7, #4]
10006efe:	2284      	movs	r2, #132	; 0x84
10006f00:	589b      	ldr	r3, [r3, r2]
10006f02:	2280      	movs	r2, #128	; 0x80
10006f04:	0452      	lsls	r2, r2, #17
10006f06:	431a      	orrs	r2, r3
10006f08:	687b      	ldr	r3, [r7, #4]
10006f0a:	2184      	movs	r1, #132	; 0x84
10006f0c:	505a      	str	r2, [r3, r1]
}
10006f0e:	46bd      	mov	sp, r7
10006f10:	b002      	add	sp, #8
10006f12:	bd80      	pop	{r7, pc}

10006f14 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006f14:	b580      	push	{r7, lr}
10006f16:	b082      	sub	sp, #8
10006f18:	af00      	add	r7, sp, #0
10006f1a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
10006f1c:	687b      	ldr	r3, [r7, #4]
10006f1e:	2284      	movs	r2, #132	; 0x84
10006f20:	589b      	ldr	r3, [r3, r2]
10006f22:	4a04      	ldr	r2, [pc, #16]	; (10006f34 <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
10006f24:	401a      	ands	r2, r3
10006f26:	687b      	ldr	r3, [r7, #4]
10006f28:	2184      	movs	r1, #132	; 0x84
10006f2a:	505a      	str	r2, [r3, r1]
}
10006f2c:	46bd      	mov	sp, r7
10006f2e:	b002      	add	sp, #8
10006f30:	bd80      	pop	{r7, pc}
10006f32:	46c0      	nop			; (mov r8, r8)
10006f34:	feffffff 	.word	0xfeffffff

10006f38 <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot(),<BR>  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE bool XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(XMC_VADC_GROUP_t *const group_ptr)
{
10006f38:	b580      	push	{r7, lr}
10006f3a:	b082      	sub	sp, #8
10006f3c:	af00      	add	r7, sp, #0
10006f3e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  return ((group_ptr->ARBPR & (uint32_t)VADC_G_ARBPR_ASEN0_Msk) >> VADC_G_ARBPR_ASEN0_Pos);
10006f40:	687b      	ldr	r3, [r7, #4]
10006f42:	2284      	movs	r2, #132	; 0x84
10006f44:	589a      	ldr	r2, [r3, r2]
10006f46:	2380      	movs	r3, #128	; 0x80
10006f48:	045b      	lsls	r3, r3, #17
10006f4a:	4013      	ands	r3, r2
10006f4c:	0e1b      	lsrs	r3, r3, #24
10006f4e:	1e5a      	subs	r2, r3, #1
10006f50:	4193      	sbcs	r3, r2
10006f52:	b2db      	uxtb	r3, r3
}
10006f54:	1c18      	adds	r0, r3, #0
10006f56:	46bd      	mov	sp, r7
10006f58:	b002      	add	sp, #8
10006f5a:	bd80      	pop	{r7, pc}

10006f5c <XMC_VADC_GROUP_QueueSetGatingMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_VADC_GROUP_QueueSelectGating();
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueSetGatingMode(XMC_VADC_GROUP_t *const group_ptr, XMC_VADC_GATEMODE_t mode_sel)
{
10006f5c:	b580      	push	{r7, lr}
10006f5e:	b082      	sub	sp, #8
10006f60:	af00      	add	r7, sp, #0
10006f62:	6078      	str	r0, [r7, #4]
10006f64:	1c0a      	adds	r2, r1, #0
10006f66:	1cfb      	adds	r3, r7, #3
10006f68:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong mode selected", (mode_sel <= XMC_VADC_GATEMODE_ACTIVELOW))

  /* Clear the existing gate configuration */
  group_ptr->QMR0 &= (uint32_t)(~((uint32_t) VADC_G_QMR0_ENGT_Msk));
10006f6a:	687a      	ldr	r2, [r7, #4]
10006f6c:	2382      	movs	r3, #130	; 0x82
10006f6e:	005b      	lsls	r3, r3, #1
10006f70:	58d3      	ldr	r3, [r2, r3]
10006f72:	2203      	movs	r2, #3
10006f74:	4393      	bics	r3, r2
10006f76:	1c19      	adds	r1, r3, #0
10006f78:	687a      	ldr	r2, [r7, #4]
10006f7a:	2382      	movs	r3, #130	; 0x82
10006f7c:	005b      	lsls	r3, r3, #1
10006f7e:	50d1      	str	r1, [r2, r3]
  /* Set the new gating mode */
  group_ptr->QMR0 |= (uint32_t)((uint32_t)mode_sel << VADC_G_QMR0_ENGT_Pos);
10006f80:	687a      	ldr	r2, [r7, #4]
10006f82:	2382      	movs	r3, #130	; 0x82
10006f84:	005b      	lsls	r3, r3, #1
10006f86:	58d2      	ldr	r2, [r2, r3]
10006f88:	1cfb      	adds	r3, r7, #3
10006f8a:	781b      	ldrb	r3, [r3, #0]
10006f8c:	431a      	orrs	r2, r3
10006f8e:	1c11      	adds	r1, r2, #0
10006f90:	687a      	ldr	r2, [r7, #4]
10006f92:	2382      	movs	r3, #130	; 0x82
10006f94:	005b      	lsls	r3, r3, #1
10006f96:	50d1      	str	r1, [r2, r3]
}
10006f98:	46bd      	mov	sp, r7
10006f9a:	b002      	add	sp, #8
10006f9c:	bd80      	pop	{r7, pc}
10006f9e:	46c0      	nop			; (mov r8, r8)

10006fa0 <XMC_VADC_GROUP_QueueTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueInsertChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueTriggerConversion(XMC_VADC_GROUP_t *const group_ptr)
{
10006fa0:	b580      	push	{r7, lr}
10006fa2:	b082      	sub	sp, #8
10006fa4:	af00      	add	r7, sp, #0
10006fa6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueTriggerConversion:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_TREV_Pos);
10006fa8:	687a      	ldr	r2, [r7, #4]
10006faa:	2382      	movs	r3, #130	; 0x82
10006fac:	005b      	lsls	r3, r3, #1
10006fae:	58d3      	ldr	r3, [r2, r3]
10006fb0:	2280      	movs	r2, #128	; 0x80
10006fb2:	0092      	lsls	r2, r2, #2
10006fb4:	431a      	orrs	r2, r3
10006fb6:	1c11      	adds	r1, r2, #0
10006fb8:	687a      	ldr	r2, [r7, #4]
10006fba:	2382      	movs	r3, #130	; 0x82
10006fbc:	005b      	lsls	r3, r3, #1
10006fbe:	50d1      	str	r1, [r2, r3]
}
10006fc0:	46bd      	mov	sp, r7
10006fc2:	b002      	add	sp, #8
10006fc4:	bd80      	pop	{r7, pc}
10006fc6:	46c0      	nop			; (mov r8, r8)

10006fc8 <XMC_VADC_GROUP_QueueInsertChannel>:
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueRemoveChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueInsertChannel(XMC_VADC_GROUP_t *const group_ptr,
                                                       const XMC_VADC_QUEUE_ENTRY_t entry)
{
10006fc8:	b580      	push	{r7, lr}
10006fca:	b082      	sub	sp, #8
10006fcc:	af00      	add	r7, sp, #0
10006fce:	6078      	str	r0, [r7, #4]
10006fd0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueInsertChannel:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  /* Insert the channel physically and get the length of the queue*/
  group_ptr->QINR0 = entry.qinr0;
10006fd2:	6839      	ldr	r1, [r7, #0]
10006fd4:	687a      	ldr	r2, [r7, #4]
10006fd6:	2388      	movs	r3, #136	; 0x88
10006fd8:	005b      	lsls	r3, r3, #1
10006fda:	50d1      	str	r1, [r2, r3]
}
10006fdc:	46bd      	mov	sp, r7
10006fde:	b002      	add	sp, #8
10006fe0:	bd80      	pop	{r7, pc}
10006fe2:	46c0      	nop			; (mov r8, r8)

10006fe4 <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
                                               const uint32_t res_reg_num,
                                               const XMC_VADC_RESULT_CONFIG_t *config)
{
10006fe4:	b580      	push	{r7, lr}
10006fe6:	b084      	sub	sp, #16
10006fe8:	af00      	add	r7, sp, #0
10006fea:	60f8      	str	r0, [r7, #12]
10006fec:	60b9      	str	r1, [r7, #8]
10006fee:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
10006ff0:	687b      	ldr	r3, [r7, #4]
10006ff2:	6819      	ldr	r1, [r3, #0]
10006ff4:	68fb      	ldr	r3, [r7, #12]
10006ff6:	68ba      	ldr	r2, [r7, #8]
10006ff8:	32a0      	adds	r2, #160	; 0xa0
10006ffa:	0092      	lsls	r2, r2, #2
10006ffc:	50d1      	str	r1, [r2, r3]

}
10006ffe:	46bd      	mov	sp, r7
10007000:	b004      	add	sp, #16
10007002:	bd80      	pop	{r7, pc}

10007004 <ADC_MEASUREMENT_ADV_lQueueInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lQueueInit(ADC_MEASUREMENT_ADV_QUEUE_t *const handle_ptr,
                                                           uint8_t group_index)
{
10007004:	b590      	push	{r4, r7, lr}
10007006:	b085      	sub	sp, #20
10007008:	af00      	add	r7, sp, #0
1000700a:	6078      	str	r0, [r7, #4]
1000700c:	1c0a      	adds	r2, r1, #0
1000700e:	1cfb      	adds	r3, r7, #3
10007010:	701a      	strb	r2, [r3, #0]
  ADC_MEASUREMENT_ADV_STATUS_t status;

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);
10007012:	230f      	movs	r3, #15
10007014:	18fc      	adds	r4, r7, r3
10007016:	4b26      	ldr	r3, [pc, #152]	; (100070b0 <ADC_MEASUREMENT_ADV_lQueueInit+0xac>)
10007018:	1c18      	adds	r0, r3, #0
1000701a:	f7fe f883 	bl	10005124 <GLOBAL_ADC_Init>
1000701e:	1c03      	adds	r3, r0, #0
10007020:	7023      	strb	r3, [r4, #0]

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10007022:	1cfb      	adds	r3, r7, #3
10007024:	781a      	ldrb	r2, [r3, #0]
10007026:	4b23      	ldr	r3, [pc, #140]	; (100070b4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10007028:	0092      	lsls	r2, r2, #2
1000702a:	58d2      	ldr	r2, [r2, r3]
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);
1000702c:	687b      	ldr	r3, [r7, #4]
1000702e:	7d9b      	ldrb	r3, [r3, #22]

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10007030:	1c1c      	adds	r4, r3, #0
10007032:	687b      	ldr	r3, [r7, #4]
10007034:	68db      	ldr	r3, [r3, #12]
10007036:	1c10      	adds	r0, r2, #0
10007038:	1c19      	adds	r1, r3, #0
1000703a:	2200      	movs	r2, #0
1000703c:	1c23      	adds	r3, r4, #0
1000703e:	f7fc fb19 	bl	10003674 <XMC_VADC_GROUP_InputClassInit>
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);

  /* Initialize the Queue hardware */
  XMC_VADC_GROUP_QueueInit(group_ptrs[group_index],handle_ptr->queue_config_handle);
10007042:	1cfb      	adds	r3, r7, #3
10007044:	781a      	ldrb	r2, [r3, #0]
10007046:	4b1b      	ldr	r3, [pc, #108]	; (100070b4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10007048:	0092      	lsls	r2, r2, #2
1000704a:	58d2      	ldr	r2, [r2, r3]
1000704c:	687b      	ldr	r3, [r7, #4]
1000704e:	691b      	ldr	r3, [r3, #16]
10007050:	1c10      	adds	r0, r2, #0
10007052:	1c19      	adds	r1, r3, #0
10007054:	f7fc fbfc 	bl	10003850 <XMC_VADC_GROUP_QueueInit>

  /* Configure the gating mode for queue*/
  XMC_VADC_GROUP_QueueSetGatingMode(group_ptrs[group_index], handle_ptr->gating_mode);
10007058:	1cfb      	adds	r3, r7, #3
1000705a:	781a      	ldrb	r2, [r3, #0]
1000705c:	4b15      	ldr	r3, [pc, #84]	; (100070b4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
1000705e:	0092      	lsls	r2, r2, #2
10007060:	58d2      	ldr	r2, [r2, r3]
10007062:	687b      	ldr	r3, [r7, #4]
10007064:	7d1b      	ldrb	r3, [r3, #20]
10007066:	1c10      	adds	r0, r2, #0
10007068:	1c19      	adds	r1, r3, #0
1000706a:	f7ff ff77 	bl	10006f5c <XMC_VADC_GROUP_QueueSetGatingMode>

  /*Interrupt Configuration*/
  if ((bool)true == handle_ptr->rs_intr_handle.interrupt_enable)
1000706e:	687b      	ldr	r3, [r7, #4]
10007070:	7a1b      	ldrb	r3, [r3, #8]
10007072:	2b00      	cmp	r3, #0
10007074:	d014      	beq.n	100070a0 <ADC_MEASUREMENT_ADV_lQueueInit+0x9c>
  {
#if (UC_FAMILY == XMC1)
    NVIC_SetPriority((IRQn_Type)handle_ptr->rs_intr_handle.node_id, handle_ptr->rs_intr_handle.priority);
10007076:	687b      	ldr	r3, [r7, #4]
10007078:	681b      	ldr	r3, [r3, #0]
1000707a:	b2da      	uxtb	r2, r3
1000707c:	687b      	ldr	r3, [r7, #4]
1000707e:	685b      	ldr	r3, [r3, #4]
10007080:	b252      	sxtb	r2, r2
10007082:	1c10      	adds	r0, r2, #0
10007084:	1c19      	adds	r1, r3, #0
10007086:	f7ff fecb 	bl	10006e20 <NVIC_SetPriority>
    XMC_SCU_SetInterruptControl(handle_ptr->rs_intr_handle.node_id,
                                ((handle_ptr->rs_intr_handle.node_id << 8) | handle_ptr->rs_intr_handle.irqctrl));
#endif

    /* Connect RS Events to NVIC nodes */
    XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(group_ptrs[group_index], (XMC_VADC_SR_t)handle_ptr->srv_req_node);
1000708a:	1cfb      	adds	r3, r7, #3
1000708c:	781a      	ldrb	r2, [r3, #0]
1000708e:	4b09      	ldr	r3, [pc, #36]	; (100070b4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10007090:	0092      	lsls	r2, r2, #2
10007092:	58d2      	ldr	r2, [r2, r3]
10007094:	687b      	ldr	r3, [r7, #4]
10007096:	7d5b      	ldrb	r3, [r3, #21]
10007098:	1c10      	adds	r0, r2, #0
1000709a:	1c19      	adds	r1, r3, #0
1000709c:	f7fc fc30 	bl	10003900 <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>
  }

  return (status);
100070a0:	230f      	movs	r3, #15
100070a2:	18fb      	adds	r3, r7, r3
100070a4:	781b      	ldrb	r3, [r3, #0]
}
100070a6:	1c18      	adds	r0, r3, #0
100070a8:	46bd      	mov	sp, r7
100070aa:	b005      	add	sp, #20
100070ac:	bd90      	pop	{r4, r7, pc}
100070ae:	46c0      	nop			; (mov r8, r8)
100070b0:	20000700 	.word	0x20000700
100070b4:	10009784 	.word	0x10009784

100070b8 <ADC_MEASUREMENT_ADV_lRequestSrcInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Local function to do the request source initialization.*/
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lRequestSrcInit(const ADC_MEASUREMENT_ADV_t
                                                                                 *const handle_ptr)
{
100070b8:	b590      	push	{r4, r7, lr}
100070ba:	b085      	sub	sp, #20
100070bc:	af00      	add	r7, sp, #0
100070be:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        status = ADC_MEASUREMENT_ADV_lQueueInit(handle_ptr->local_queue_handle,handle_ptr->group_index);
100070c0:	687b      	ldr	r3, [r7, #4]
100070c2:	68da      	ldr	r2, [r3, #12]
100070c4:	687b      	ldr	r3, [r7, #4]
100070c6:	7d5b      	ldrb	r3, [r3, #21]
100070c8:	210f      	movs	r1, #15
100070ca:	187c      	adds	r4, r7, r1
100070cc:	1c10      	adds	r0, r2, #0
100070ce:	1c19      	adds	r1, r3, #0
100070d0:	f7ff ff98 	bl	10007004 <ADC_MEASUREMENT_ADV_lQueueInit>
100070d4:	1c03      	adds	r3, r0, #0
100070d6:	7023      	strb	r3, [r4, #0]
        status = (ADC_MEASUREMENT_ADV_STATUS_t) ADC_QUEUE_Init(handle_ptr->queue_handle);
      }
#endif
    }
#endif
    return (status);
100070d8:	230f      	movs	r3, #15
100070da:	18fb      	adds	r3, r7, r3
100070dc:	781b      	ldrb	r3, [r3, #0]
}
100070de:	1c18      	adds	r0, r3, #0
100070e0:	46bd      	mov	sp, r7
100070e2:	b005      	add	sp, #20
100070e4:	bd90      	pop	{r4, r7, pc}
100070e6:	46c0      	nop			; (mov r8, r8)

100070e8 <ADC_MEASUREMENT_ADV_lQueueInsertEntries>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
/* Local function to insert the queue entries into the hardware.*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lQueueInsertEntries(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100070e8:	b580      	push	{r7, lr}
100070ea:	b086      	sub	sp, #24
100070ec:	af00      	add	r7, sp, #0
100070ee:	6078      	str	r0, [r7, #4]
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
100070f0:	687b      	ldr	r3, [r7, #4]
100070f2:	7d5b      	ldrb	r3, [r3, #21]
100070f4:	1c1a      	adds	r2, r3, #0
100070f6:	4b10      	ldr	r3, [pc, #64]	; (10007138 <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x50>)
100070f8:	0092      	lsls	r2, r2, #2
100070fa:	58d3      	ldr	r3, [r2, r3]
100070fc:	613b      	str	r3, [r7, #16]
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;
100070fe:	687b      	ldr	r3, [r7, #4]
10007100:	685b      	ldr	r3, [r3, #4]
10007102:	60fb      	str	r3, [r7, #12]

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
10007104:	2300      	movs	r3, #0
10007106:	617b      	str	r3, [r7, #20]
10007108:	e00d      	b.n	10007126 <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x3e>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
1000710a:	697b      	ldr	r3, [r7, #20]
1000710c:	009b      	lsls	r3, r3, #2
1000710e:	68fa      	ldr	r2, [r7, #12]
10007110:	18d3      	adds	r3, r2, r3
10007112:	681b      	ldr	r3, [r3, #0]
10007114:	693a      	ldr	r2, [r7, #16]
10007116:	681b      	ldr	r3, [r3, #0]
10007118:	1c10      	adds	r0, r2, #0
1000711a:	1c19      	adds	r1, r3, #0
1000711c:	f7ff ff54 	bl	10006fc8 <XMC_VADC_GROUP_QueueInsertChannel>
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
10007120:	697b      	ldr	r3, [r7, #20]
10007122:	3301      	adds	r3, #1
10007124:	617b      	str	r3, [r7, #20]
10007126:	687b      	ldr	r3, [r7, #4]
10007128:	7d9b      	ldrb	r3, [r3, #22]
1000712a:	1e1a      	subs	r2, r3, #0
1000712c:	697b      	ldr	r3, [r7, #20]
1000712e:	429a      	cmp	r2, r3
10007130:	d8eb      	bhi.n	1000710a <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x22>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
  }
}
10007132:	46bd      	mov	sp, r7
10007134:	b006      	add	sp, #24
10007136:	bd80      	pop	{r7, pc}
10007138:	10009784 	.word	0x10009784

1000713c <ADC_MEASUREMENT_ADV_lArbitrationStatus>:
#endif

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE bool ADC_MEASUREMENT_ADV_lArbitrationStatus(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
1000713c:	b590      	push	{r4, r7, lr}
1000713e:	b085      	sub	sp, #20
10007140:	af00      	add	r7, sp, #0
10007142:	6078      	str	r0, [r7, #4]
  bool arbitration_status;

#if !defined(CLOCK_GATING_SUPPORTED) || !defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = (bool)false;
#endif
  arbitration_status = (bool)false;
10007144:	230f      	movs	r3, #15
10007146:	18fb      	adds	r3, r7, r3
10007148:	2200      	movs	r2, #0
1000714a:	701a      	strb	r2, [r3, #0]

  /* To check if the arbiter is already enabled. Before checking this ensure that clock and reset states are correct */
#if defined(CLOCK_GATING_SUPPORTED) && defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_VADC);
1000714c:	2001      	movs	r0, #1
1000714e:	f7fb fcb5 	bl	10002abc <XMC_SCU_CLOCK_IsPeripheralClockGated>
10007152:	1c03      	adds	r3, r0, #0
10007154:	1e5a      	subs	r2, r3, #1
10007156:	4193      	sbcs	r3, r2
10007158:	b2db      	uxtb	r3, r3
1000715a:	2201      	movs	r2, #1
1000715c:	4053      	eors	r3, r2
1000715e:	b2db      	uxtb	r3, r3
10007160:	1c1a      	adds	r2, r3, #0
10007162:	230e      	movs	r3, #14
10007164:	18fb      	adds	r3, r7, r3
10007166:	701a      	strb	r2, [r3, #0]
10007168:	781a      	ldrb	r2, [r3, #0]
1000716a:	2101      	movs	r1, #1
1000716c:	400a      	ands	r2, r1
1000716e:	701a      	strb	r2, [r3, #0]
#endif
#ifdef PERIPHERAL_RESET_SUPPORTED
  clock_reset_check |= !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_VADC);
#endif
  if(clock_reset_check != (bool)false)
10007170:	230e      	movs	r3, #14
10007172:	18fb      	adds	r3, r7, r3
10007174:	781b      	ldrb	r3, [r3, #0]
10007176:	2b00      	cmp	r3, #0
10007178:	d00c      	beq.n	10007194 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x58>
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        arbitration_status = XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(group_ptrs[handle_ptr->group_index]);
1000717a:	687b      	ldr	r3, [r7, #4]
1000717c:	7d5b      	ldrb	r3, [r3, #21]
1000717e:	1c1a      	adds	r2, r3, #0
10007180:	4b08      	ldr	r3, [pc, #32]	; (100071a4 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x68>)
10007182:	0092      	lsls	r2, r2, #2
10007184:	58d3      	ldr	r3, [r2, r3]
10007186:	220f      	movs	r2, #15
10007188:	18bc      	adds	r4, r7, r2
1000718a:	1c18      	adds	r0, r3, #0
1000718c:	f7ff fed4 	bl	10006f38 <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>
10007190:	1c03      	adds	r3, r0, #0
10007192:	7023      	strb	r3, [r4, #0]
      }
#endif
  }
  return (arbitration_status);
10007194:	230f      	movs	r3, #15
10007196:	18fb      	adds	r3, r7, r3
10007198:	781b      	ldrb	r3, [r3, #0]
}
1000719a:	1c18      	adds	r0, r3, #0
1000719c:	46bd      	mov	sp, r7
1000719e:	b005      	add	sp, #20
100071a0:	bd90      	pop	{r4, r7, pc}
100071a2:	46c0      	nop			; (mov r8, r8)
100071a4:	10009784 	.word	0x10009784

100071a8 <ADC_MEASUREMENT_ADV_lDisableArbitration>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lDisableArbitration(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100071a8:	b580      	push	{r7, lr}
100071aa:	b082      	sub	sp, #8
100071ac:	af00      	add	r7, sp, #0
100071ae:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
100071b0:	687b      	ldr	r3, [r7, #4]
100071b2:	7d5b      	ldrb	r3, [r3, #21]
100071b4:	1c1a      	adds	r2, r3, #0
100071b6:	4b04      	ldr	r3, [pc, #16]	; (100071c8 <ADC_MEASUREMENT_ADV_lDisableArbitration+0x20>)
100071b8:	0092      	lsls	r2, r2, #2
100071ba:	58d3      	ldr	r3, [r2, r3]
100071bc:	1c18      	adds	r0, r3, #0
100071be:	f7ff fea9 	bl	10006f14 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
      }
#endif
}
100071c2:	46bd      	mov	sp, r7
100071c4:	b002      	add	sp, #8
100071c6:	bd80      	pop	{r7, pc}
100071c8:	10009784 	.word	0x10009784

100071cc <ADC_MEASUREMENT_ADV_lInsertChannels>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Insert channels into the hardware*/
void ADC_MEASUREMENT_ADV_lInsertChannels(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100071cc:	b580      	push	{r7, lr}
100071ce:	b082      	sub	sp, #8
100071d0:	af00      	add	r7, sp, #0
100071d2:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        ADC_MEASUREMENT_ADV_lQueueInsertEntries(handle_ptr);
100071d4:	687b      	ldr	r3, [r7, #4]
100071d6:	1c18      	adds	r0, r3, #0
100071d8:	f7ff ff86 	bl	100070e8 <ADC_MEASUREMENT_ADV_lQueueInsertEntries>
        ADC_QUEUE_AllEntriesInserted(handle_ptr->queue_handle);
      }
#endif
    }
#endif
}
100071dc:	46bd      	mov	sp, r7
100071de:	b002      	add	sp, #8
100071e0:	bd80      	pop	{r7, pc}
100071e2:	46c0      	nop			; (mov r8, r8)

100071e4 <ADC_MEASUREMENT_ADV_lSyncADCClocks>:
}
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifndef ADC_MEASUREMENT_ADV_SYNC_USED
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
100071e4:	b580      	push	{r7, lr}
100071e6:	b082      	sub	sp, #8
100071e8:	af00      	add	r7, sp, #0
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
100071ea:	2301      	movs	r3, #1
100071ec:	607b      	str	r3, [r7, #4]
100071ee:	e00a      	b.n	10007206 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x22>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
100071f0:	4b19      	ldr	r3, [pc, #100]	; (10007258 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
100071f2:	687a      	ldr	r2, [r7, #4]
100071f4:	0092      	lsls	r2, r2, #2
100071f6:	58d3      	ldr	r3, [r2, r3]
100071f8:	1c18      	adds	r0, r3, #0
100071fa:	2100      	movs	r1, #0
100071fc:	f7fc faa4 	bl	10003748 <XMC_VADC_GROUP_SetPowerMode>
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
10007200:	687b      	ldr	r3, [r7, #4]
10007202:	3b01      	subs	r3, #1
10007204:	607b      	str	r3, [r7, #4]
10007206:	687b      	ldr	r3, [r7, #4]
10007208:	2b00      	cmp	r3, #0
1000720a:	daf1      	bge.n	100071f0 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0xc>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
1000720c:	2301      	movs	r3, #1
1000720e:	607b      	str	r3, [r7, #4]
10007210:	e012      	b.n	10007238 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x54>
  {
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);
10007212:	4b11      	ldr	r3, [pc, #68]	; (10007258 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
10007214:	687a      	ldr	r2, [r7, #4]
10007216:	0092      	lsls	r2, r2, #2
10007218:	58d2      	ldr	r2, [r2, r3]
1000721a:	687b      	ldr	r3, [r7, #4]
1000721c:	1c10      	adds	r0, r2, #0
1000721e:	2100      	movs	r1, #0
10007220:	1c1a      	adds	r2, r3, #0
10007222:	f7fc faad 	bl	10003780 <XMC_VADC_GROUP_SetSyncSlave>

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
10007226:	4a0d      	ldr	r2, [pc, #52]	; (1000725c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
10007228:	687b      	ldr	r3, [r7, #4]
1000722a:	1c10      	adds	r0, r2, #0
1000722c:	1c19      	adds	r1, r3, #0
1000722e:	f7fc fadb 	bl	100037e8 <XMC_VADC_GROUP_CheckSlaveReadiness>
  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
10007232:	687b      	ldr	r3, [r7, #4]
10007234:	3b01      	subs	r3, #1
10007236:	607b      	str	r3, [r7, #4]
10007238:	687b      	ldr	r3, [r7, #4]
1000723a:	2b00      	cmp	r3, #0
1000723c:	dce9      	bgt.n	10007212 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x2e>
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
  }

  XMC_VADC_GROUP_SetSyncMaster(group_ptrs[0U]);
1000723e:	4b07      	ldr	r3, [pc, #28]	; (1000725c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
10007240:	1c18      	adds	r0, r3, #0
10007242:	f7fc fabd 	bl	100037c0 <XMC_VADC_GROUP_SetSyncMaster>

  XMC_VADC_GROUP_SetPowerMode(group_ptrs[0U],XMC_VADC_GROUP_POWERMODE_NORMAL);
10007246:	4b05      	ldr	r3, [pc, #20]	; (1000725c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
10007248:	1c18      	adds	r0, r3, #0
1000724a:	2103      	movs	r1, #3
1000724c:	f7fc fa7c 	bl	10003748 <XMC_VADC_GROUP_SetPowerMode>
}
10007250:	46bd      	mov	sp, r7
10007252:	b002      	add	sp, #8
10007254:	bd80      	pop	{r7, pc}
10007256:	46c0      	nop			; (mov r8, r8)
10007258:	10009784 	.word	0x10009784
1000725c:	48030400 	.word	0x48030400

10007260 <ADC_MEASUREMENT_ADV_StartADC>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the arbiter of the selected request source*/
void ADC_MEASUREMENT_ADV_StartADC(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007260:	b580      	push	{r7, lr}
10007262:	b082      	sub	sp, #8
10007264:	af00      	add	r7, sp, #0
10007266:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
10007268:	687b      	ldr	r3, [r7, #4]
1000726a:	7d5b      	ldrb	r3, [r3, #21]
1000726c:	1c1a      	adds	r2, r3, #0
1000726e:	4b04      	ldr	r3, [pc, #16]	; (10007280 <ADC_MEASUREMENT_ADV_StartADC+0x20>)
10007270:	0092      	lsls	r2, r2, #2
10007272:	58d3      	ldr	r3, [r2, r3]
10007274:	1c18      	adds	r0, r3, #0
10007276:	f7ff fe3d 	bl	10006ef4 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>
      }
#endif
}
1000727a:	46bd      	mov	sp, r7
1000727c:	b002      	add	sp, #8
1000727e:	bd80      	pop	{r7, pc}
10007280:	10009784 	.word	0x10009784

10007284 <ADC_MEASUREMENT_ADV_SoftwareTrigger>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Starts the ADC conversions by causing a software start of conversion*/
void ADC_MEASUREMENT_ADV_SoftwareTrigger(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007284:	b580      	push	{r7, lr}
10007286:	b082      	sub	sp, #8
10007288:	af00      	add	r7, sp, #0
1000728a:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
    else
  #endif
    {
      XMC_VADC_GROUP_QueueTriggerConversion(group_ptrs[handle_ptr->group_index]);
1000728c:	687b      	ldr	r3, [r7, #4]
1000728e:	7d5b      	ldrb	r3, [r3, #21]
10007290:	1c1a      	adds	r2, r3, #0
10007292:	4b04      	ldr	r3, [pc, #16]	; (100072a4 <ADC_MEASUREMENT_ADV_SoftwareTrigger+0x20>)
10007294:	0092      	lsls	r2, r2, #2
10007296:	58d3      	ldr	r3, [r2, r3]
10007298:	1c18      	adds	r0, r3, #0
1000729a:	f7ff fe81 	bl	10006fa0 <XMC_VADC_GROUP_QueueTriggerConversion>
    }
#endif
}
1000729e:	46bd      	mov	sp, r7
100072a0:	b002      	add	sp, #8
100072a2:	bd80      	pop	{r7, pc}
100072a4:	10009784 	.word	0x10009784

100072a8 <ADC_MEASUREMENT_ADC_lNvicEnable>:


/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the NVIC(if needed) when scan/queue request source is consumed internally in the APP. */
void ADC_MEASUREMENT_ADC_lNvicEnable(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100072a8:	b580      	push	{r7, lr}
100072aa:	b082      	sub	sp, #8
100072ac:	af00      	add	r7, sp, #0
100072ae:	6078      	str	r0, [r7, #4]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
100072b0:	687b      	ldr	r3, [r7, #4]
100072b2:	68db      	ldr	r3, [r3, #12]
100072b4:	7a1b      	ldrb	r3, [r3, #8]
100072b6:	2b00      	cmp	r3, #0
100072b8:	d00b      	beq.n	100072d2 <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
100072ba:	687b      	ldr	r3, [r7, #4]
100072bc:	7d1b      	ldrb	r3, [r3, #20]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
100072be:	2b03      	cmp	r3, #3
100072c0:	d107      	bne.n	100072d2 <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_queue_handle->rs_intr_handle.node_id);
100072c2:	687b      	ldr	r3, [r7, #4]
100072c4:	68db      	ldr	r3, [r3, #12]
100072c6:	681b      	ldr	r3, [r3, #0]
100072c8:	b2db      	uxtb	r3, r3
100072ca:	b25b      	sxtb	r3, r3
100072cc:	1c18      	adds	r0, r3, #0
100072ce:	f7ff fd91 	bl	10006df4 <NVIC_EnableIRQ>
    }
#endif
}
100072d2:	46bd      	mov	sp, r7
100072d4:	b002      	add	sp, #8
100072d6:	bd80      	pop	{r7, pc}

100072d8 <ADC_MEASUREMENT_ADV_Init>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_Init(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100072d8:	b590      	push	{r4, r7, lr}
100072da:	b085      	sub	sp, #20
100072dc:	af00      	add	r7, sp, #0
100072de:	6078      	str	r0, [r7, #4]
  uint8_t fifo_head;
#endif
#ifdef ADC_MEASUREMENT_ADV_SHS_GAIN_NON_DEFAULT
  uint8_t channel_number;
#endif
  bool arbitration_status = (bool)false;
100072e0:	230e      	movs	r3, #14
100072e2:	18fb      	adds	r3, r7, r3
100072e4:	2200      	movs	r2, #0
100072e6:	701a      	strb	r2, [r3, #0]

  if (ADC_MEASUREMENT_ADV_STATUS_UNINITIALIZED == *handle_ptr->init_state)
100072e8:	687b      	ldr	r3, [r7, #4]
100072ea:	691b      	ldr	r3, [r3, #16]
100072ec:	781b      	ldrb	r3, [r3, #0]
100072ee:	2b02      	cmp	r3, #2
100072f0:	d176      	bne.n	100073e0 <ADC_MEASUREMENT_ADV_Init+0x108>
  {

    arbitration_status = ADC_MEASUREMENT_ADV_lArbitrationStatus(handle_ptr);
100072f2:	230e      	movs	r3, #14
100072f4:	18fc      	adds	r4, r7, r3
100072f6:	687b      	ldr	r3, [r7, #4]
100072f8:	1c18      	adds	r0, r3, #0
100072fa:	f7ff ff1f 	bl	1000713c <ADC_MEASUREMENT_ADV_lArbitrationStatus>
100072fe:	1c03      	adds	r3, r0, #0
10007300:	7023      	strb	r3, [r4, #0]

   /* Initialize the scan/queue request source.*/
   status = ADC_MEASUREMENT_ADV_lRequestSrcInit(handle_ptr);
10007302:	230d      	movs	r3, #13
10007304:	18fc      	adds	r4, r7, r3
10007306:	687b      	ldr	r3, [r7, #4]
10007308:	1c18      	adds	r0, r3, #0
1000730a:	f7ff fed5 	bl	100070b8 <ADC_MEASUREMENT_ADV_lRequestSrcInit>
1000730e:	1c03      	adds	r3, r0, #0
10007310:	7023      	strb	r3, [r4, #0]

   if(arbitration_status == (bool)false)
10007312:	230e      	movs	r3, #14
10007314:	18fb      	adds	r3, r7, r3
10007316:	781b      	ldrb	r3, [r3, #0]
10007318:	2201      	movs	r2, #1
1000731a:	4053      	eors	r3, r2
1000731c:	b2db      	uxtb	r3, r3
1000731e:	2b00      	cmp	r3, #0
10007320:	d003      	beq.n	1000732a <ADC_MEASUREMENT_ADV_Init+0x52>
   {
     ADC_MEASUREMENT_ADV_lDisableArbitration(handle_ptr);
10007322:	687b      	ldr	r3, [r7, #4]
10007324:	1c18      	adds	r0, r3, #0
10007326:	f7ff ff3f 	bl	100071a8 <ADC_MEASUREMENT_ADV_lDisableArbitration>
    {
      /*  Configure the Sync conversion operation */
      ADC_MEASUREMENT_ADV_lSyncInit(handle_ptr);
    }
#else
   ADC_MEASUREMENT_ADV_lSyncADCClocks();
1000732a:	f7ff ff5b 	bl	100071e4 <ADC_MEASUREMENT_ADV_lSyncADCClocks>
#ifdef ADC_MEASUREMENT_ADV_MUX_USED
  #ifdef ADC_MEASUREMENT_ADV_MUX_NOT_ALL_USED
    if (handle_ptr->event_config != NULL)
  #endif
    {
      (handle_ptr->event_config)();
1000732e:	687b      	ldr	r3, [r7, #4]
10007330:	689b      	ldr	r3, [r3, #8]
10007332:	4798      	blx	r3
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
10007334:	230c      	movs	r3, #12
10007336:	18fb      	adds	r3, r7, r3
10007338:	687a      	ldr	r2, [r7, #4]
1000733a:	7dd2      	ldrb	r2, [r2, #23]
1000733c:	701a      	strb	r2, [r3, #0]
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
1000733e:	230f      	movs	r3, #15
10007340:	18fb      	adds	r3, r7, r3
10007342:	2200      	movs	r2, #0
10007344:	701a      	strb	r2, [r3, #0]
10007346:	e031      	b.n	100073ac <ADC_MEASUREMENT_ADV_Init+0xd4>
    {
      indexed = handle_ptr->channel_array[ch_num];
10007348:	687b      	ldr	r3, [r7, #4]
1000734a:	681a      	ldr	r2, [r3, #0]
1000734c:	230f      	movs	r3, #15
1000734e:	18fb      	adds	r3, r7, r3
10007350:	781b      	ldrb	r3, [r3, #0]
10007352:	009b      	lsls	r3, r3, #2
10007354:	18d3      	adds	r3, r2, r3
10007356:	681b      	ldr	r3, [r3, #0]
10007358:	60bb      	str	r3, [r7, #8]

      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(group_ptrs[indexed->group_index],(uint32_t)indexed->ch_num, indexed->ch_handle);
1000735a:	68bb      	ldr	r3, [r7, #8]
1000735c:	7a1b      	ldrb	r3, [r3, #8]
1000735e:	1c1a      	adds	r2, r3, #0
10007360:	4b23      	ldr	r3, [pc, #140]	; (100073f0 <ADC_MEASUREMENT_ADV_Init+0x118>)
10007362:	0092      	lsls	r2, r2, #2
10007364:	58d2      	ldr	r2, [r2, r3]
10007366:	68bb      	ldr	r3, [r7, #8]
10007368:	7a5b      	ldrb	r3, [r3, #9]
1000736a:	1c19      	adds	r1, r3, #0
1000736c:	68bb      	ldr	r3, [r7, #8]
1000736e:	681b      	ldr	r3, [r3, #0]
10007370:	1c10      	adds	r0, r2, #0
10007372:	1c1a      	adds	r2, r3, #0
10007374:	f7fc fae2 	bl	1000393c <XMC_VADC_GROUP_ChannelInit>
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
10007378:	68bb      	ldr	r3, [r7, #8]
1000737a:	7a1b      	ldrb	r3, [r3, #8]
1000737c:	1c1a      	adds	r2, r3, #0
1000737e:	4b1c      	ldr	r3, [pc, #112]	; (100073f0 <ADC_MEASUREMENT_ADV_Init+0x118>)
10007380:	0092      	lsls	r2, r2, #2
10007382:	58d2      	ldr	r2, [r2, r3]
10007384:	68bb      	ldr	r3, [r7, #8]
10007386:	681b      	ldr	r3, [r3, #0]
10007388:	789b      	ldrb	r3, [r3, #2]
1000738a:	071b      	lsls	r3, r3, #28
1000738c:	0f1b      	lsrs	r3, r3, #28
1000738e:	b2db      	uxtb	r3, r3
10007390:	1c19      	adds	r1, r3, #0
                                indexed->res_handle[ADC_MEASUREMENT_ADV_HEAD_RESULT_REG_CONFIG]);
10007392:	68bb      	ldr	r3, [r7, #8]
10007394:	685b      	ldr	r3, [r3, #4]
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
10007396:	1c10      	adds	r0, r2, #0
10007398:	1c1a      	adds	r2, r3, #0
1000739a:	f7ff fe23 	bl	10006fe4 <XMC_VADC_GROUP_ResultInit>
      (handle_ptr->event_config)();
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
1000739e:	230f      	movs	r3, #15
100073a0:	18fb      	adds	r3, r7, r3
100073a2:	781a      	ldrb	r2, [r3, #0]
100073a4:	230f      	movs	r3, #15
100073a6:	18fb      	adds	r3, r7, r3
100073a8:	3201      	adds	r2, #1
100073aa:	701a      	strb	r2, [r3, #0]
100073ac:	230f      	movs	r3, #15
100073ae:	18fa      	adds	r2, r7, r3
100073b0:	230c      	movs	r3, #12
100073b2:	18fb      	adds	r3, r7, r3
100073b4:	7812      	ldrb	r2, [r2, #0]
100073b6:	781b      	ldrb	r3, [r3, #0]
100073b8:	429a      	cmp	r2, r3
100073ba:	d3c5      	bcc.n	10007348 <ADC_MEASUREMENT_ADV_Init+0x70>
      }
    }
#endif

    /* Enables the NVIC node if NVIC node is consumed inside the APP*/
    ADC_MEASUREMENT_ADC_lNvicEnable(handle_ptr);
100073bc:	687b      	ldr	r3, [r7, #4]
100073be:	1c18      	adds	r0, r3, #0
100073c0:	f7ff ff72 	bl	100072a8 <ADC_MEASUREMENT_ADC_lNvicEnable>

    /* Load the queue/scan entries into the hardware */
    ADC_MEASUREMENT_ADV_lInsertChannels(handle_ptr);
100073c4:	687b      	ldr	r3, [r7, #4]
100073c6:	1c18      	adds	r0, r3, #0
100073c8:	f7ff ff00 	bl	100071cc <ADC_MEASUREMENT_ADV_lInsertChannels>
#ifdef ADC_MEASUREMENT_ADV_START_ADC
  #ifdef ADC_MEASUREMENT_ADV_NOT_ALL_REQ_START
    if ((bool)false  != handle_ptr->start_at_initialization)
  #endif
    {
      ADC_MEASUREMENT_ADV_StartADC(handle_ptr);
100073cc:	687b      	ldr	r3, [r7, #4]
100073ce:	1c18      	adds	r0, r3, #0
100073d0:	f7ff ff46 	bl	10007260 <ADC_MEASUREMENT_ADV_StartADC>
    }
#endif

    *handle_ptr->init_state = status;
100073d4:	687b      	ldr	r3, [r7, #4]
100073d6:	691b      	ldr	r3, [r3, #16]
100073d8:	220d      	movs	r2, #13
100073da:	18ba      	adds	r2, r7, r2
100073dc:	7812      	ldrb	r2, [r2, #0]
100073de:	701a      	strb	r2, [r3, #0]
  }
  return (*handle_ptr->init_state);
100073e0:	687b      	ldr	r3, [r7, #4]
100073e2:	691b      	ldr	r3, [r3, #16]
100073e4:	781b      	ldrb	r3, [r3, #0]
}
100073e6:	1c18      	adds	r0, r3, #0
100073e8:	46bd      	mov	sp, r7
100073ea:	b005      	add	sp, #20
100073ec:	bd90      	pop	{r4, r7, pc}
100073ee:	46c0      	nop			; (mov r8, r8)
100073f0:	10009784 	.word	0x10009784

100073f4 <ADC_MEASUREMENT_ADV_0_event_config>:

/* This function would be called in the ADC_MEASUREMENT_Init() to initialize the SR lines of the
 * Result event/channel event.
 */
static void ADC_MEASUREMENT_ADV_0_event_config(void)
{
100073f4:	b580      	push	{r7, lr}
100073f6:	af00      	add	r7, sp, #0

	/* Result Event Node Mux Configuration for xmc_I_cw (Group-0 channel-4 Result_Register-10)*/
	XMC_VADC_GROUP_SetResultInterruptNode(VADC_G0, 10U, XMC_VADC_SR_SHARED_SR0);
100073f8:	4b03      	ldr	r3, [pc, #12]	; (10007408 <ADC_MEASUREMENT_ADV_0_event_config+0x14>)
100073fa:	1c18      	adds	r0, r3, #0
100073fc:	210a      	movs	r1, #10
100073fe:	2204      	movs	r2, #4
10007400:	f7fc fb0a 	bl	10003a18 <XMC_VADC_GROUP_SetResultInterruptNode>

}
10007404:	46bd      	mov	sp, r7
10007406:	bd80      	pop	{r7, pc}
10007408:	48030400 	.word	0x48030400

1000740c <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
DAVE_STATUS_t DAVE_Init(void)
{
1000740c:	b590      	push	{r4, r7, lr}
1000740e:	b083      	sub	sp, #12
10007410:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
10007412:	1dfb      	adds	r3, r7, #7
10007414:	2200      	movs	r2, #0
10007416:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
10007418:	1dfc      	adds	r4, r7, #7
1000741a:	4b4d      	ldr	r3, [pc, #308]	; (10007550 <DAVE_Init+0x144>)
1000741c:	1c18      	adds	r0, r3, #0
1000741e:	f7ff fc97 	bl	10006d50 <CLOCK_XMC1_Init>
10007422:	1c03      	adds	r3, r0, #0
10007424:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
10007426:	1dfb      	adds	r3, r7, #7
10007428:	781b      	ldrb	r3, [r3, #0]
1000742a:	2b00      	cmp	r3, #0
1000742c:	d106      	bne.n	1000743c <DAVE_Init+0x30>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_tcs */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_tcs); 
1000742e:	1dfc      	adds	r4, r7, #7
10007430:	4b48      	ldr	r3, [pc, #288]	; (10007554 <DAVE_Init+0x148>)
10007432:	1c18      	adds	r0, r3, #0
10007434:	f7ff fc68 	bl	10006d08 <DIGITAL_IO_Init>
10007438:	1c03      	adds	r3, r0, #0
1000743a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000743c:	1dfb      	adds	r3, r7, #7
1000743e:	781b      	ldrb	r3, [r3, #0]
10007440:	2b00      	cmp	r3, #0
10007442:	d106      	bne.n	10007452 <DAVE_Init+0x46>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_bmc */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_bmc); 
10007444:	1dfc      	adds	r4, r7, #7
10007446:	4b44      	ldr	r3, [pc, #272]	; (10007558 <DAVE_Init+0x14c>)
10007448:	1c18      	adds	r0, r3, #0
1000744a:	f7ff fc5d 	bl	10006d08 <DIGITAL_IO_Init>
1000744e:	1c03      	adds	r3, r0, #0
10007450:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007452:	1dfb      	adds	r3, r7, #7
10007454:	781b      	ldrb	r3, [r3, #0]
10007456:	2b00      	cmp	r3, #0
10007458:	d106      	bne.n	10007468 <DAVE_Init+0x5c>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_lin_en */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_lin_en); 
1000745a:	1dfc      	adds	r4, r7, #7
1000745c:	4b3f      	ldr	r3, [pc, #252]	; (1000755c <DAVE_Init+0x150>)
1000745e:	1c18      	adds	r0, r3, #0
10007460:	f7ff fc52 	bl	10006d08 <DIGITAL_IO_Init>
10007464:	1c03      	adds	r3, r0, #0
10007466:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007468:	1dfb      	adds	r3, r7, #7
1000746a:	781b      	ldrb	r3, [r3, #0]
1000746c:	2b00      	cmp	r3, #0
1000746e:	d106      	bne.n	1000747e <DAVE_Init+0x72>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_sel_gain */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_sel_gain); 
10007470:	1dfc      	adds	r4, r7, #7
10007472:	4b3b      	ldr	r3, [pc, #236]	; (10007560 <DAVE_Init+0x154>)
10007474:	1c18      	adds	r0, r3, #0
10007476:	f7ff fc47 	bl	10006d08 <DIGITAL_IO_Init>
1000747a:	1c03      	adds	r3, r0, #0
1000747c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000747e:	1dfb      	adds	r3, r7, #7
10007480:	781b      	ldrb	r3, [r3, #0]
10007482:	2b00      	cmp	r3, #0
10007484:	d106      	bne.n	10007494 <DAVE_Init+0x88>
  {
	 /**  Initialization of DIGITAL_IO APP instance VCC_LED_shtdwn */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VCC_LED_shtdwn); 
10007486:	1dfc      	adds	r4, r7, #7
10007488:	4b36      	ldr	r3, [pc, #216]	; (10007564 <DAVE_Init+0x158>)
1000748a:	1c18      	adds	r0, r3, #0
1000748c:	f7ff fc3c 	bl	10006d08 <DIGITAL_IO_Init>
10007490:	1c03      	adds	r3, r0, #0
10007492:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007494:	1dfb      	adds	r3, r7, #7
10007496:	781b      	ldrb	r3, [r3, #0]
10007498:	2b00      	cmp	r3, #0
1000749a:	d106      	bne.n	100074aa <DAVE_Init+0x9e>
  {
	 /**  Initialization of UART APP instance UART_0 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_0); 
1000749c:	1dfc      	adds	r4, r7, #7
1000749e:	4b32      	ldr	r3, [pc, #200]	; (10007568 <DAVE_Init+0x15c>)
100074a0:	1c18      	adds	r0, r3, #0
100074a2:	f7fc fbe5 	bl	10003c70 <UART_Init>
100074a6:	1c03      	adds	r3, r0, #0
100074a8:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074aa:	1dfb      	adds	r3, r7, #7
100074ac:	781b      	ldrb	r3, [r3, #0]
100074ae:	2b00      	cmp	r3, #0
100074b0:	d106      	bne.n	100074c0 <DAVE_Init+0xb4>
  {
	 /**  Initialization of UART APP instance UART_1 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_1); 
100074b2:	1dfc      	adds	r4, r7, #7
100074b4:	4b2d      	ldr	r3, [pc, #180]	; (1000756c <DAVE_Init+0x160>)
100074b6:	1c18      	adds	r0, r3, #0
100074b8:	f7fc fbda 	bl	10003c70 <UART_Init>
100074bc:	1c03      	adds	r3, r0, #0
100074be:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074c0:	1dfb      	adds	r3, r7, #7
100074c2:	781b      	ldrb	r3, [r3, #0]
100074c4:	2b00      	cmp	r3, #0
100074c6:	d106      	bne.n	100074d6 <DAVE_Init+0xca>
  {
	 /**  Initialization of SYSTIMER APP instance SYSTIMER_0 */
	 init_status = (DAVE_STATUS_t)SYSTIMER_Init(&SYSTIMER_0); 
100074c8:	1dfc      	adds	r4, r7, #7
100074ca:	4b29      	ldr	r3, [pc, #164]	; (10007570 <DAVE_Init+0x164>)
100074cc:	1c18      	adds	r0, r3, #0
100074ce:	f7fd fa67 	bl	100049a0 <SYSTIMER_Init>
100074d2:	1c03      	adds	r3, r0, #0
100074d4:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074d6:	1dfb      	adds	r3, r7, #7
100074d8:	781b      	ldrb	r3, [r3, #0]
100074da:	2b00      	cmp	r3, #0
100074dc:	d106      	bne.n	100074ec <DAVE_Init+0xe0>
  {
	 /**  Initialization of E_EEPROM_XMC1 APP instance E_EEPROM_XMC1_0 */
	 init_status = (DAVE_STATUS_t)E_EEPROM_XMC1_Init(&E_EEPROM_XMC1_0); 
100074de:	1dfc      	adds	r4, r7, #7
100074e0:	4b24      	ldr	r3, [pc, #144]	; (10007574 <DAVE_Init+0x168>)
100074e2:	1c18      	adds	r0, r3, #0
100074e4:	f7fd fea0 	bl	10005228 <E_EEPROM_XMC1_Init>
100074e8:	1c03      	adds	r3, r0, #0
100074ea:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074ec:	1dfb      	adds	r3, r7, #7
100074ee:	781b      	ldrb	r3, [r3, #0]
100074f0:	2b00      	cmp	r3, #0
100074f2:	d106      	bne.n	10007502 <DAVE_Init+0xf6>
  {
	 /**  Initialization of ADC_MEASUREMENT_ADV APP instance ADC_MEASUREMENT_ADV_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_ADV_Init(&ADC_MEASUREMENT_ADV_0); 
100074f4:	1dfc      	adds	r4, r7, #7
100074f6:	4b20      	ldr	r3, [pc, #128]	; (10007578 <DAVE_Init+0x16c>)
100074f8:	1c18      	adds	r0, r3, #0
100074fa:	f7ff feed 	bl	100072d8 <ADC_MEASUREMENT_ADV_Init>
100074fe:	1c03      	adds	r3, r0, #0
10007500:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007502:	1dfb      	adds	r3, r7, #7
10007504:	781b      	ldrb	r3, [r3, #0]
10007506:	2b00      	cmp	r3, #0
10007508:	d106      	bne.n	10007518 <DAVE_Init+0x10c>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_0); 
1000750a:	1dfc      	adds	r4, r7, #7
1000750c:	4b1b      	ldr	r3, [pc, #108]	; (1000757c <DAVE_Init+0x170>)
1000750e:	1c18      	adds	r0, r3, #0
10007510:	f7fd fd8a 	bl	10005028 <INTERRUPT_Init>
10007514:	1c03      	adds	r3, r0, #0
10007516:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007518:	1dfb      	adds	r3, r7, #7
1000751a:	781b      	ldrb	r3, [r3, #0]
1000751c:	2b00      	cmp	r3, #0
1000751e:	d106      	bne.n	1000752e <DAVE_Init+0x122>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_1 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_1); 
10007520:	1dfc      	adds	r4, r7, #7
10007522:	4b17      	ldr	r3, [pc, #92]	; (10007580 <DAVE_Init+0x174>)
10007524:	1c18      	adds	r0, r3, #0
10007526:	f7fd fd7f 	bl	10005028 <INTERRUPT_Init>
1000752a:	1c03      	adds	r3, r0, #0
1000752c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000752e:	1dfb      	adds	r3, r7, #7
10007530:	781b      	ldrb	r3, [r3, #0]
10007532:	2b00      	cmp	r3, #0
10007534:	d106      	bne.n	10007544 <DAVE_Init+0x138>
  {
	 /**  Initialization of PDM_DIMMED_LED_LAMP APP instance PDM_DIMMED_LED_LAMP_0 */
	 init_status = (DAVE_STATUS_t)PDM_DIMMED_LED_LAMP_Init(&PDM_DIMMED_LED_LAMP_0); 
10007536:	1dfc      	adds	r4, r7, #7
10007538:	4b12      	ldr	r3, [pc, #72]	; (10007584 <DAVE_Init+0x178>)
1000753a:	1c18      	adds	r0, r3, #0
1000753c:	f7fd fb60 	bl	10004c00 <PDM_DIMMED_LED_LAMP_Init>
10007540:	1c03      	adds	r3, r0, #0
10007542:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
10007544:	1dfb      	adds	r3, r7, #7
10007546:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
10007548:	1c18      	adds	r0, r3, #0
1000754a:	46bd      	mov	sp, r7
1000754c:	b003      	add	sp, #12
1000754e:	bd90      	pop	{r4, r7, pc}
10007550:	200007c0 	.word	0x200007c0
10007554:	10009728 	.word	0x10009728
10007558:	10009738 	.word	0x10009738
1000755c:	10009748 	.word	0x10009748
10007560:	10009758 	.word	0x10009758
10007564:	10009768 	.word	0x10009768
10007568:	20000554 	.word	0x20000554
1000756c:	20000560 	.word	0x20000560
10007570:	200007bc 	.word	0x200007bc
10007574:	20000718 	.word	0x20000718
10007578:	10009840 	.word	0x10009840
1000757c:	1000968c 	.word	0x1000968c
10007580:	10009690 	.word	0x10009690
10007584:	20000580 	.word	0x20000580

10007588 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10007588:	b580      	push	{r7, lr}
1000758a:	b082      	sub	sp, #8
1000758c:	af00      	add	r7, sp, #0
1000758e:	6078      	str	r0, [r7, #4]
10007590:	1c0a      	adds	r2, r1, #0
10007592:	1cfb      	adds	r3, r7, #3
10007594:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
10007596:	1cfb      	adds	r3, r7, #3
10007598:	781b      	ldrb	r3, [r3, #0]
1000759a:	2201      	movs	r2, #1
1000759c:	409a      	lsls	r2, r3
1000759e:	687b      	ldr	r3, [r7, #4]
100075a0:	605a      	str	r2, [r3, #4]
}
100075a2:	46bd      	mov	sp, r7
100075a4:	b002      	add	sp, #8
100075a6:	bd80      	pop	{r7, pc}

100075a8 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100075a8:	b580      	push	{r7, lr}
100075aa:	b082      	sub	sp, #8
100075ac:	af00      	add	r7, sp, #0
100075ae:	6078      	str	r0, [r7, #4]
100075b0:	1c0a      	adds	r2, r1, #0
100075b2:	1cfb      	adds	r3, r7, #3
100075b4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100075b6:	1cfb      	adds	r3, r7, #3
100075b8:	781b      	ldrb	r3, [r3, #0]
100075ba:	2280      	movs	r2, #128	; 0x80
100075bc:	0252      	lsls	r2, r2, #9
100075be:	409a      	lsls	r2, r3
100075c0:	687b      	ldr	r3, [r7, #4]
100075c2:	605a      	str	r2, [r3, #4]
}
100075c4:	46bd      	mov	sp, r7
100075c6:	b002      	add	sp, #8
100075c8:	bd80      	pop	{r7, pc}
100075ca:	46c0      	nop			; (mov r8, r8)

100075cc <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100075cc:	b580      	push	{r7, lr}
100075ce:	b082      	sub	sp, #8
100075d0:	af00      	add	r7, sp, #0
100075d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100075d4:	687b      	ldr	r3, [r7, #4]
100075d6:	681a      	ldr	r2, [r3, #0]
100075d8:	687b      	ldr	r3, [r7, #4]
100075da:	7b1b      	ldrb	r3, [r3, #12]
100075dc:	1c10      	adds	r0, r2, #0
100075de:	1c19      	adds	r1, r3, #0
100075e0:	f7ff ffd2 	bl	10007588 <XMC_GPIO_SetOutputHigh>
}
100075e4:	46bd      	mov	sp, r7
100075e6:	b002      	add	sp, #8
100075e8:	bd80      	pop	{r7, pc}
100075ea:	46c0      	nop			; (mov r8, r8)

100075ec <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
100075ec:	b580      	push	{r7, lr}
100075ee:	b082      	sub	sp, #8
100075f0:	af00      	add	r7, sp, #0
100075f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
100075f4:	687b      	ldr	r3, [r7, #4]
100075f6:	681a      	ldr	r2, [r3, #0]
100075f8:	687b      	ldr	r3, [r7, #4]
100075fa:	7b1b      	ldrb	r3, [r3, #12]
100075fc:	1c10      	adds	r0, r2, #0
100075fe:	1c19      	adds	r1, r3, #0
10007600:	f7ff ffd2 	bl	100075a8 <XMC_GPIO_SetOutputLow>
}
10007604:	46bd      	mov	sp, r7
10007606:	b002      	add	sp, #8
10007608:	bd80      	pop	{r7, pc}
1000760a:	46c0      	nop			; (mov r8, r8)

1000760c <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr, 
                                                                const uint32_t res_reg)
{
1000760c:	b580      	push	{r7, lr}
1000760e:	b082      	sub	sp, #8
10007610:	af00      	add	r7, sp, #0
10007612:	6078      	str	r0, [r7, #4]
10007614:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
10007616:	687b      	ldr	r3, [r7, #4]
10007618:	683a      	ldr	r2, [r7, #0]
1000761a:	32c0      	adds	r2, #192	; 0xc0
1000761c:	0092      	lsls	r2, r2, #2
1000761e:	58d3      	ldr	r3, [r2, r3]
10007620:	b29b      	uxth	r3, r3
}
10007622:	1c18      	adds	r0, r3, #0
10007624:	46bd      	mov	sp, r7
10007626:	b002      	add	sp, #8
10007628:	bd80      	pop	{r7, pc}
1000762a:	46c0      	nop			; (mov r8, r8)

1000762c <ADC_MEASUREMENT_ADV_GetResult>:
  }
}
 * @endcode
 */
__STATIC_INLINE uint16_t ADC_MEASUREMENT_ADV_GetResult(const ADC_MEASUREMENT_ADV_CHANNEL_t *const handle_ptr)
{
1000762c:	b590      	push	{r4, r7, lr}
1000762e:	b085      	sub	sp, #20
10007630:	af00      	add	r7, sp, #0
10007632:	6078      	str	r0, [r7, #4]
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
10007634:	687b      	ldr	r3, [r7, #4]
10007636:	7a1b      	ldrb	r3, [r3, #8]
10007638:	1c1a      	adds	r2, r3, #0
1000763a:	4b0c      	ldr	r3, [pc, #48]	; (1000766c <ADC_MEASUREMENT_ADV_GetResult+0x40>)
1000763c:	0092      	lsls	r2, r2, #2
1000763e:	58d2      	ldr	r2, [r2, r3]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
10007640:	687b      	ldr	r3, [r7, #4]
10007642:	681b      	ldr	r3, [r3, #0]
10007644:	789b      	ldrb	r3, [r3, #2]
10007646:	071b      	lsls	r3, r3, #28
10007648:	0f1b      	lsrs	r3, r3, #28
1000764a:	b2db      	uxtb	r3, r3
{
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
1000764c:	210e      	movs	r1, #14
1000764e:	187c      	adds	r4, r7, r1
10007650:	1c10      	adds	r0, r2, #0
10007652:	1c19      	adds	r1, r3, #0
10007654:	f7ff ffda 	bl	1000760c <XMC_VADC_GROUP_GetResult>
10007658:	1c03      	adds	r3, r0, #0
1000765a:	8023      	strh	r3, [r4, #0]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
  return(result);
1000765c:	230e      	movs	r3, #14
1000765e:	18fb      	adds	r3, r7, r3
10007660:	881b      	ldrh	r3, [r3, #0]
}
10007662:	1c18      	adds	r0, r3, #0
10007664:	46bd      	mov	sp, r7
10007666:	b005      	add	sp, #20
10007668:	bd90      	pop	{r4, r7, pc}
1000766a:	46c0      	nop			; (mov r8, r8)
1000766c:	10009784 	.word	0x10009784

10007670 <main>:

	 DAVE_STATUS_t Dstatus;


int main(void)
{
10007670:	b590      	push	{r4, r7, lr}
10007672:	b087      	sub	sp, #28
10007674:	af00      	add	r7, sp, #0
	uint32_t TimerId,status;
	uint32_t Timer1M,status1M;
	uint32_t Timer20M,status20M;

   Dstatus = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_Init()
10007676:	f7ff fec9 	bl	1000740c <DAVE_Init>
1000767a:	1c03      	adds	r3, r0, #0
1000767c:	1c1a      	adds	r2, r3, #0
1000767e:	4bf3      	ldr	r3, [pc, #972]	; (10007a4c <main+0x3dc>)
10007680:	701a      	strb	r2, [r3, #0]
   if(Dstatus == DAVE_STATUS_SUCCESS)
10007682:	4bf2      	ldr	r3, [pc, #968]	; (10007a4c <main+0x3dc>)
10007684:	781b      	ldrb	r3, [r3, #0]
10007686:	2b00      	cmp	r3, #0
10007688:	d000      	beq.n	1000768c <main+0x1c>
   else
   {
    XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", Dstatus));
    while(1U)
    {
    }
1000768a:	e7fe      	b.n	1000768a <main+0x1a>
   }
   // Initialisierung
   // Übergabe werte
	sysiniValueB1();
1000768c:	f7fa fbf4 	bl	10001e78 <sysiniValueB1>
	sysiniValueB2();
10007690:	f7fa fc32 	bl	10001ef8 <sysiniValueB2>
	sysiniValueB4();
10007694:	f7fa fc6e 	bl	10001f74 <sysiniValueB4>
sysiniValueB5();
10007698:	f7fa fce0 	bl	1000205c <sysiniValueB5>
	//  tester4 = writeOff_light_B5_EEprom();
	  tester = readSerNrEEprom();
1000769c:	f7fa fa3e 	bl	10001b1c <readSerNrEEprom>
100076a0:	1c03      	adds	r3, r0, #0
100076a2:	1c1a      	adds	r2, r3, #0
100076a4:	4bea      	ldr	r3, [pc, #936]	; (10007a50 <main+0x3e0>)
100076a6:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
100076a8:	4be9      	ldr	r3, [pc, #932]	; (10007a50 <main+0x3e0>)
100076aa:	681b      	ldr	r3, [r3, #0]
100076ac:	2b03      	cmp	r3, #3
100076ae:	d166      	bne.n	1000777e <main+0x10e>
	{
	Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
100076b0:	4be8      	ldr	r3, [pc, #928]	; (10007a54 <main+0x3e4>)
100076b2:	781b      	ldrb	r3, [r3, #0]
100076b4:	b29b      	uxth	r3, r3
100076b6:	021b      	lsls	r3, r3, #8
100076b8:	b29a      	uxth	r2, r3
100076ba:	4be6      	ldr	r3, [pc, #920]	; (10007a54 <main+0x3e4>)
100076bc:	785b      	ldrb	r3, [r3, #1]
100076be:	b29b      	uxth	r3, r3
100076c0:	18d3      	adds	r3, r2, r3
100076c2:	b29a      	uxth	r2, r3
100076c4:	4be4      	ldr	r3, [pc, #912]	; (10007a58 <main+0x3e8>)
100076c6:	801a      	strh	r2, [r3, #0]
	Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
100076c8:	4be2      	ldr	r3, [pc, #904]	; (10007a54 <main+0x3e4>)
100076ca:	789b      	ldrb	r3, [r3, #2]
100076cc:	b29b      	uxth	r3, r3
100076ce:	021b      	lsls	r3, r3, #8
100076d0:	b29a      	uxth	r2, r3
100076d2:	4be0      	ldr	r3, [pc, #896]	; (10007a54 <main+0x3e4>)
100076d4:	78db      	ldrb	r3, [r3, #3]
100076d6:	b29b      	uxth	r3, r3
100076d8:	18d3      	adds	r3, r2, r3
100076da:	b29a      	uxth	r2, r3
100076dc:	4bdf      	ldr	r3, [pc, #892]	; (10007a5c <main+0x3ec>)
100076de:	801a      	strh	r2, [r3, #0]
  Hard_Vers = ReadBuffer1[4] * 0x100 + ReadBuffer1[5];
100076e0:	4bdc      	ldr	r3, [pc, #880]	; (10007a54 <main+0x3e4>)
100076e2:	791b      	ldrb	r3, [r3, #4]
100076e4:	b29b      	uxth	r3, r3
100076e6:	021b      	lsls	r3, r3, #8
100076e8:	b29a      	uxth	r2, r3
100076ea:	4bda      	ldr	r3, [pc, #872]	; (10007a54 <main+0x3e4>)
100076ec:	795b      	ldrb	r3, [r3, #5]
100076ee:	b29b      	uxth	r3, r3
100076f0:	18d3      	adds	r3, r2, r3
100076f2:	b29a      	uxth	r2, r3
100076f4:	4bda      	ldr	r3, [pc, #872]	; (10007a60 <main+0x3f0>)
100076f6:	801a      	strh	r2, [r3, #0]
  Soft_Vers = ReadBuffer1[6] * 0x100 + ReadBuffer1[7];
100076f8:	4bd6      	ldr	r3, [pc, #856]	; (10007a54 <main+0x3e4>)
100076fa:	799b      	ldrb	r3, [r3, #6]
100076fc:	b29b      	uxth	r3, r3
100076fe:	021b      	lsls	r3, r3, #8
10007700:	b29a      	uxth	r2, r3
10007702:	4bd4      	ldr	r3, [pc, #848]	; (10007a54 <main+0x3e4>)
10007704:	79db      	ldrb	r3, [r3, #7]
10007706:	b29b      	uxth	r3, r3
10007708:	18d3      	adds	r3, r2, r3
1000770a:	b29a      	uxth	r2, r3
1000770c:	4bd5      	ldr	r3, [pc, #852]	; (10007a64 <main+0x3f4>)
1000770e:	801a      	strh	r2, [r3, #0]
  GEH_Vers = ReadBuffer1[8] * 0x100 + ReadBuffer1[9];
10007710:	4bd0      	ldr	r3, [pc, #832]	; (10007a54 <main+0x3e4>)
10007712:	7a1b      	ldrb	r3, [r3, #8]
10007714:	b29b      	uxth	r3, r3
10007716:	021b      	lsls	r3, r3, #8
10007718:	b29a      	uxth	r2, r3
1000771a:	4bce      	ldr	r3, [pc, #824]	; (10007a54 <main+0x3e4>)
1000771c:	7a5b      	ldrb	r3, [r3, #9]
1000771e:	b29b      	uxth	r3, r3
10007720:	18d3      	adds	r3, r2, r3
10007722:	b29a      	uxth	r2, r3
10007724:	4bd0      	ldr	r3, [pc, #832]	; (10007a68 <main+0x3f8>)
10007726:	801a      	strh	r2, [r3, #0]
  Mon_Vers = ReadBuffer1[10] * 0x100 + ReadBuffer1[11];
10007728:	4bca      	ldr	r3, [pc, #808]	; (10007a54 <main+0x3e4>)
1000772a:	7a9b      	ldrb	r3, [r3, #10]
1000772c:	b29b      	uxth	r3, r3
1000772e:	021b      	lsls	r3, r3, #8
10007730:	b29a      	uxth	r2, r3
10007732:	4bc8      	ldr	r3, [pc, #800]	; (10007a54 <main+0x3e4>)
10007734:	7adb      	ldrb	r3, [r3, #11]
10007736:	b29b      	uxth	r3, r3
10007738:	18d3      	adds	r3, r2, r3
1000773a:	b29a      	uxth	r2, r3
1000773c:	4bcb      	ldr	r3, [pc, #812]	; (10007a6c <main+0x3fc>)
1000773e:	801a      	strh	r2, [r3, #0]
  LED_WW_Vers = ReadBuffer1[12] * 0x100 + ReadBuffer1[13];
10007740:	4bc4      	ldr	r3, [pc, #784]	; (10007a54 <main+0x3e4>)
10007742:	7b1b      	ldrb	r3, [r3, #12]
10007744:	b29b      	uxth	r3, r3
10007746:	021b      	lsls	r3, r3, #8
10007748:	b29a      	uxth	r2, r3
1000774a:	4bc2      	ldr	r3, [pc, #776]	; (10007a54 <main+0x3e4>)
1000774c:	7b5b      	ldrb	r3, [r3, #13]
1000774e:	b29b      	uxth	r3, r3
10007750:	18d3      	adds	r3, r2, r3
10007752:	b29a      	uxth	r2, r3
10007754:	4bc6      	ldr	r3, [pc, #792]	; (10007a70 <main+0x400>)
10007756:	801a      	strh	r2, [r3, #0]
  LED_CW_Vers = ReadBuffer1[14] * 0x100 + ReadBuffer1[15];
10007758:	4bbe      	ldr	r3, [pc, #760]	; (10007a54 <main+0x3e4>)
1000775a:	7b9b      	ldrb	r3, [r3, #14]
1000775c:	b29b      	uxth	r3, r3
1000775e:	021b      	lsls	r3, r3, #8
10007760:	b29a      	uxth	r2, r3
10007762:	4bbc      	ldr	r3, [pc, #752]	; (10007a54 <main+0x3e4>)
10007764:	7bdb      	ldrb	r3, [r3, #15]
10007766:	b29b      	uxth	r3, r3
10007768:	18d3      	adds	r3, r2, r3
1000776a:	b29a      	uxth	r2, r3
1000776c:	4bc1      	ldr	r3, [pc, #772]	; (10007a74 <main+0x404>)
1000776e:	801a      	strh	r2, [r3, #0]

  neu_Ser_NrH = 0 ;
10007770:	4bc1      	ldr	r3, [pc, #772]	; (10007a78 <main+0x408>)
10007772:	2200      	movs	r2, #0
10007774:	801a      	strh	r2, [r3, #0]
  neu_Ser_NrL = 0 ;
10007776:	4bc1      	ldr	r3, [pc, #772]	; (10007a7c <main+0x40c>)
10007778:	2200      	movs	r2, #0
1000777a:	801a      	strh	r2, [r3, #0]
1000777c:	e001      	b.n	10007782 <main+0x112>

	}
	else
	{
	sysiniValueB1();
1000777e:	f7fa fb7b 	bl	10001e78 <sysiniValueB1>
	}

tester = readNodeIdEEprom();
10007782:	f7fa f9f3 	bl	10001b6c <readNodeIdEEprom>
10007786:	1c03      	adds	r3, r0, #0
10007788:	1c1a      	adds	r2, r3, #0
1000778a:	4bb1      	ldr	r3, [pc, #708]	; (10007a50 <main+0x3e0>)
1000778c:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
1000778e:	4bb0      	ldr	r3, [pc, #704]	; (10007a50 <main+0x3e0>)
10007790:	681b      	ldr	r3, [r3, #0]
10007792:	2b03      	cmp	r3, #3
10007794:	d15f      	bne.n	10007856 <main+0x1e6>
	{
		node_id_alt = ReadBuffer2[0] ;
10007796:	4bba      	ldr	r3, [pc, #744]	; (10007a80 <main+0x410>)
10007798:	781a      	ldrb	r2, [r3, #0]
1000779a:	4bba      	ldr	r3, [pc, #744]	; (10007a84 <main+0x414>)
1000779c:	701a      	strb	r2, [r3, #0]
		node_id = ReadBuffer2[1];
1000779e:	4bb8      	ldr	r3, [pc, #736]	; (10007a80 <main+0x410>)
100077a0:	785a      	ldrb	r2, [r3, #1]
100077a2:	4bb9      	ldr	r3, [pc, #740]	; (10007a88 <main+0x418>)
100077a4:	701a      	strb	r2, [r3, #0]
		node_id_16bit = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
100077a6:	4bb6      	ldr	r3, [pc, #728]	; (10007a80 <main+0x410>)
100077a8:	789b      	ldrb	r3, [r3, #2]
100077aa:	b29b      	uxth	r3, r3
100077ac:	021b      	lsls	r3, r3, #8
100077ae:	b29a      	uxth	r2, r3
100077b0:	4bb3      	ldr	r3, [pc, #716]	; (10007a80 <main+0x410>)
100077b2:	78db      	ldrb	r3, [r3, #3]
100077b4:	b29b      	uxth	r3, r3
100077b6:	18d3      	adds	r3, r2, r3
100077b8:	b29a      	uxth	r2, r3
100077ba:	4bb4      	ldr	r3, [pc, #720]	; (10007a8c <main+0x41c>)
100077bc:	801a      	strh	r2, [r3, #0]
		val_Pow_Nom = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
100077be:	4bb0      	ldr	r3, [pc, #704]	; (10007a80 <main+0x410>)
100077c0:	791b      	ldrb	r3, [r3, #4]
100077c2:	b29b      	uxth	r3, r3
100077c4:	021b      	lsls	r3, r3, #8
100077c6:	b29a      	uxth	r2, r3
100077c8:	4bad      	ldr	r3, [pc, #692]	; (10007a80 <main+0x410>)
100077ca:	795b      	ldrb	r3, [r3, #5]
100077cc:	b29b      	uxth	r3, r3
100077ce:	18d3      	adds	r3, r2, r3
100077d0:	b29a      	uxth	r2, r3
100077d2:	4baf      	ldr	r3, [pc, #700]	; (10007a90 <main+0x420>)
100077d4:	801a      	strh	r2, [r3, #0]
		val_Pow_max = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
100077d6:	4baa      	ldr	r3, [pc, #680]	; (10007a80 <main+0x410>)
100077d8:	799b      	ldrb	r3, [r3, #6]
100077da:	b29b      	uxth	r3, r3
100077dc:	021b      	lsls	r3, r3, #8
100077de:	b29a      	uxth	r2, r3
100077e0:	4ba7      	ldr	r3, [pc, #668]	; (10007a80 <main+0x410>)
100077e2:	79db      	ldrb	r3, [r3, #7]
100077e4:	b29b      	uxth	r3, r3
100077e6:	18d3      	adds	r3, r2, r3
100077e8:	b29a      	uxth	r2, r3
100077ea:	4baa      	ldr	r3, [pc, #680]	; (10007a94 <main+0x424>)
100077ec:	801a      	strh	r2, [r3, #0]
		val_Spannung_min = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
100077ee:	4ba4      	ldr	r3, [pc, #656]	; (10007a80 <main+0x410>)
100077f0:	7a1b      	ldrb	r3, [r3, #8]
100077f2:	b29b      	uxth	r3, r3
100077f4:	021b      	lsls	r3, r3, #8
100077f6:	b29a      	uxth	r2, r3
100077f8:	4ba1      	ldr	r3, [pc, #644]	; (10007a80 <main+0x410>)
100077fa:	7a5b      	ldrb	r3, [r3, #9]
100077fc:	b29b      	uxth	r3, r3
100077fe:	18d3      	adds	r3, r2, r3
10007800:	b29a      	uxth	r2, r3
10007802:	4ba5      	ldr	r3, [pc, #660]	; (10007a98 <main+0x428>)
10007804:	801a      	strh	r2, [r3, #0]
		val_Spannung_max = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
10007806:	4b9e      	ldr	r3, [pc, #632]	; (10007a80 <main+0x410>)
10007808:	7a9b      	ldrb	r3, [r3, #10]
1000780a:	b29b      	uxth	r3, r3
1000780c:	021b      	lsls	r3, r3, #8
1000780e:	b29a      	uxth	r2, r3
10007810:	4b9b      	ldr	r3, [pc, #620]	; (10007a80 <main+0x410>)
10007812:	7adb      	ldrb	r3, [r3, #11]
10007814:	b29b      	uxth	r3, r3
10007816:	18d3      	adds	r3, r2, r3
10007818:	b29a      	uxth	r2, r3
1000781a:	4ba0      	ldr	r3, [pc, #640]	; (10007a9c <main+0x42c>)
1000781c:	801a      	strh	r2, [r3, #0]
		led_grupp = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
1000781e:	4b98      	ldr	r3, [pc, #608]	; (10007a80 <main+0x410>)
10007820:	7b1b      	ldrb	r3, [r3, #12]
10007822:	b29b      	uxth	r3, r3
10007824:	021b      	lsls	r3, r3, #8
10007826:	b29a      	uxth	r2, r3
10007828:	4b95      	ldr	r3, [pc, #596]	; (10007a80 <main+0x410>)
1000782a:	7b5b      	ldrb	r3, [r3, #13]
1000782c:	b29b      	uxth	r3, r3
1000782e:	18d3      	adds	r3, r2, r3
10007830:	b29a      	uxth	r2, r3
10007832:	4b9b      	ldr	r3, [pc, #620]	; (10007aa0 <main+0x430>)
10007834:	801a      	strh	r2, [r3, #0]
		led_Strom = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
10007836:	4b92      	ldr	r3, [pc, #584]	; (10007a80 <main+0x410>)
10007838:	7b9b      	ldrb	r3, [r3, #14]
1000783a:	b29b      	uxth	r3, r3
1000783c:	021b      	lsls	r3, r3, #8
1000783e:	b29a      	uxth	r2, r3
10007840:	4b8f      	ldr	r3, [pc, #572]	; (10007a80 <main+0x410>)
10007842:	7bdb      	ldrb	r3, [r3, #15]
10007844:	b29b      	uxth	r3, r3
10007846:	18d3      	adds	r3, r2, r3
10007848:	b29a      	uxth	r2, r3
1000784a:	4b96      	ldr	r3, [pc, #600]	; (10007aa4 <main+0x434>)
1000784c:	801a      	strh	r2, [r3, #0]

  	   node_id_neu = 1;
1000784e:	4b96      	ldr	r3, [pc, #600]	; (10007aa8 <main+0x438>)
10007850:	2201      	movs	r2, #1
10007852:	701a      	strb	r2, [r3, #0]
10007854:	e001      	b.n	1000785a <main+0x1ea>
	}
	else
	{
   sysiniValueB2();
10007856:	f7fa fb4f 	bl	10001ef8 <sysiniValueB2>
	}

tester = read_akt_light_EEprom();
1000785a:	f7fa f9af 	bl	10001bbc <read_akt_light_EEprom>
1000785e:	1c03      	adds	r3, r0, #0
10007860:	1c1a      	adds	r2, r3, #0
10007862:	4b7b      	ldr	r3, [pc, #492]	; (10007a50 <main+0x3e0>)
10007864:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
10007866:	4b7a      	ldr	r3, [pc, #488]	; (10007a50 <main+0x3e0>)
10007868:	681b      	ldr	r3, [r3, #0]
1000786a:	2b03      	cmp	r3, #3
1000786c:	d000      	beq.n	10007870 <main+0x200>
1000786e:	e082      	b.n	10007976 <main+0x306>
	{

		Dimm_Gamma = ReadBuffer2[0] ;
10007870:	4b83      	ldr	r3, [pc, #524]	; (10007a80 <main+0x410>)
10007872:	781a      	ldrb	r2, [r3, #0]
10007874:	4b8d      	ldr	r3, [pc, #564]	; (10007aac <main+0x43c>)
10007876:	701a      	strb	r2, [r3, #0]
		Dimm_Stufen = ReadBuffer2[1];
10007878:	4b81      	ldr	r3, [pc, #516]	; (10007a80 <main+0x410>)
1000787a:	785a      	ldrb	r2, [r3, #1]
1000787c:	4b8c      	ldr	r3, [pc, #560]	; (10007ab0 <main+0x440>)
1000787e:	701a      	strb	r2, [r3, #0]
		Dimm_StufenGR = ReadBuffer2[2] ;
10007880:	4b7f      	ldr	r3, [pc, #508]	; (10007a80 <main+0x410>)
10007882:	789a      	ldrb	r2, [r3, #2]
10007884:	4b8b      	ldr	r3, [pc, #556]	; (10007ab4 <main+0x444>)
10007886:	701a      	strb	r2, [r3, #0]
		Dimm_Valu = ReadBuffer2[3];
10007888:	4b7d      	ldr	r3, [pc, #500]	; (10007a80 <main+0x410>)
1000788a:	78da      	ldrb	r2, [r3, #3]
1000788c:	4b8a      	ldr	r3, [pc, #552]	; (10007ab8 <main+0x448>)
1000788e:	701a      	strb	r2, [r3, #0]
		Smooth_Value = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
10007890:	4b7b      	ldr	r3, [pc, #492]	; (10007a80 <main+0x410>)
10007892:	791b      	ldrb	r3, [r3, #4]
10007894:	b29b      	uxth	r3, r3
10007896:	021b      	lsls	r3, r3, #8
10007898:	b29a      	uxth	r2, r3
1000789a:	4b79      	ldr	r3, [pc, #484]	; (10007a80 <main+0x410>)
1000789c:	795b      	ldrb	r3, [r3, #5]
1000789e:	b29b      	uxth	r3, r3
100078a0:	18d3      	adds	r3, r2, r3
100078a2:	b29a      	uxth	r2, r3
100078a4:	4b85      	ldr	r3, [pc, #532]	; (10007abc <main+0x44c>)
100078a6:	801a      	strh	r2, [r3, #0]
		linearwalk_gen = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
100078a8:	4b75      	ldr	r3, [pc, #468]	; (10007a80 <main+0x410>)
100078aa:	799b      	ldrb	r3, [r3, #6]
100078ac:	b29b      	uxth	r3, r3
100078ae:	021b      	lsls	r3, r3, #8
100078b0:	b29a      	uxth	r2, r3
100078b2:	4b73      	ldr	r3, [pc, #460]	; (10007a80 <main+0x410>)
100078b4:	79db      	ldrb	r3, [r3, #7]
100078b6:	b29b      	uxth	r3, r3
100078b8:	18d3      	adds	r3, r2, r3
100078ba:	b29a      	uxth	r2, r3
100078bc:	4b80      	ldr	r3, [pc, #512]	; (10007ac0 <main+0x450>)
100078be:	801a      	strh	r2, [r3, #0]
		Farbe_wwcw_Quot_gen = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
100078c0:	4b6f      	ldr	r3, [pc, #444]	; (10007a80 <main+0x410>)
100078c2:	7a1b      	ldrb	r3, [r3, #8]
100078c4:	b29b      	uxth	r3, r3
100078c6:	021b      	lsls	r3, r3, #8
100078c8:	b29a      	uxth	r2, r3
100078ca:	4b6d      	ldr	r3, [pc, #436]	; (10007a80 <main+0x410>)
100078cc:	7a5b      	ldrb	r3, [r3, #9]
100078ce:	b29b      	uxth	r3, r3
100078d0:	18d3      	adds	r3, r2, r3
100078d2:	b29a      	uxth	r2, r3
100078d4:	4b7b      	ldr	r3, [pc, #492]	; (10007ac4 <main+0x454>)
100078d6:	801a      	strh	r2, [r3, #0]
		Reserve_1 = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
100078d8:	4b69      	ldr	r3, [pc, #420]	; (10007a80 <main+0x410>)
100078da:	7a9b      	ldrb	r3, [r3, #10]
100078dc:	b29b      	uxth	r3, r3
100078de:	021b      	lsls	r3, r3, #8
100078e0:	b29a      	uxth	r2, r3
100078e2:	4b67      	ldr	r3, [pc, #412]	; (10007a80 <main+0x410>)
100078e4:	7adb      	ldrb	r3, [r3, #11]
100078e6:	b29b      	uxth	r3, r3
100078e8:	18d3      	adds	r3, r2, r3
100078ea:	b29a      	uxth	r2, r3
100078ec:	4b76      	ldr	r3, [pc, #472]	; (10007ac8 <main+0x458>)
100078ee:	801a      	strh	r2, [r3, #0]
		Dimm_Max_WW = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
100078f0:	4b63      	ldr	r3, [pc, #396]	; (10007a80 <main+0x410>)
100078f2:	7b1b      	ldrb	r3, [r3, #12]
100078f4:	b29b      	uxth	r3, r3
100078f6:	021b      	lsls	r3, r3, #8
100078f8:	b29a      	uxth	r2, r3
100078fa:	4b61      	ldr	r3, [pc, #388]	; (10007a80 <main+0x410>)
100078fc:	7b5b      	ldrb	r3, [r3, #13]
100078fe:	b29b      	uxth	r3, r3
10007900:	18d3      	adds	r3, r2, r3
10007902:	b29a      	uxth	r2, r3
10007904:	4b71      	ldr	r3, [pc, #452]	; (10007acc <main+0x45c>)
10007906:	801a      	strh	r2, [r3, #0]
		Dimm_Max_CW = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
10007908:	4b5d      	ldr	r3, [pc, #372]	; (10007a80 <main+0x410>)
1000790a:	7b9b      	ldrb	r3, [r3, #14]
1000790c:	b29b      	uxth	r3, r3
1000790e:	021b      	lsls	r3, r3, #8
10007910:	b29a      	uxth	r2, r3
10007912:	4b5b      	ldr	r3, [pc, #364]	; (10007a80 <main+0x410>)
10007914:	7bdb      	ldrb	r3, [r3, #15]
10007916:	b29b      	uxth	r3, r3
10007918:	18d3      	adds	r3, r2, r3
1000791a:	b29a      	uxth	r2, r3
1000791c:	4b6c      	ldr	r3, [pc, #432]	; (10007ad0 <main+0x460>)
1000791e:	801a      	strh	r2, [r3, #0]

	      linearwalk_ww1 = linearwalk_gen;
10007920:	4b67      	ldr	r3, [pc, #412]	; (10007ac0 <main+0x450>)
10007922:	881a      	ldrh	r2, [r3, #0]
10007924:	4b6b      	ldr	r3, [pc, #428]	; (10007ad4 <main+0x464>)
10007926:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;
10007928:	4b65      	ldr	r3, [pc, #404]	; (10007ac0 <main+0x450>)
1000792a:	881a      	ldrh	r2, [r3, #0]
1000792c:	4b6a      	ldr	r3, [pc, #424]	; (10007ad8 <main+0x468>)
1000792e:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;
10007930:	4b63      	ldr	r3, [pc, #396]	; (10007ac0 <main+0x450>)
10007932:	881a      	ldrh	r2, [r3, #0]
10007934:	4b69      	ldr	r3, [pc, #420]	; (10007adc <main+0x46c>)
10007936:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;
10007938:	4b61      	ldr	r3, [pc, #388]	; (10007ac0 <main+0x450>)
1000793a:	881a      	ldrh	r2, [r3, #0]
1000793c:	4b68      	ldr	r3, [pc, #416]	; (10007ae0 <main+0x470>)
1000793e:	801a      	strh	r2, [r3, #0]

	      Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10007940:	4b60      	ldr	r3, [pc, #384]	; (10007ac4 <main+0x454>)
10007942:	881b      	ldrh	r3, [r3, #0]
10007944:	0a1b      	lsrs	r3, r3, #8
10007946:	b29a      	uxth	r2, r3
10007948:	4b66      	ldr	r3, [pc, #408]	; (10007ae4 <main+0x474>)
1000794a:	801a      	strh	r2, [r3, #0]
	      Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
1000794c:	4b5d      	ldr	r3, [pc, #372]	; (10007ac4 <main+0x454>)
1000794e:	881b      	ldrh	r3, [r3, #0]
10007950:	0a1b      	lsrs	r3, r3, #8
10007952:	b29a      	uxth	r2, r3
10007954:	4b64      	ldr	r3, [pc, #400]	; (10007ae8 <main+0x478>)
10007956:	801a      	strh	r2, [r3, #0]
	      Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10007958:	4b5a      	ldr	r3, [pc, #360]	; (10007ac4 <main+0x454>)
1000795a:	881b      	ldrh	r3, [r3, #0]
1000795c:	22ff      	movs	r2, #255	; 0xff
1000795e:	4013      	ands	r3, r2
10007960:	b29a      	uxth	r2, r3
10007962:	4b62      	ldr	r3, [pc, #392]	; (10007aec <main+0x47c>)
10007964:	801a      	strh	r2, [r3, #0]
	      Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10007966:	4b57      	ldr	r3, [pc, #348]	; (10007ac4 <main+0x454>)
10007968:	881b      	ldrh	r3, [r3, #0]
1000796a:	22ff      	movs	r2, #255	; 0xff
1000796c:	4013      	ands	r3, r2
1000796e:	b29a      	uxth	r2, r3
10007970:	4b5f      	ldr	r3, [pc, #380]	; (10007af0 <main+0x480>)
10007972:	801a      	strh	r2, [r3, #0]
10007974:	e001      	b.n	1000797a <main+0x30a>

	}
	else
	{
	sysiniValueB4();
10007976:	f7fa fafd 	bl	10001f74 <sysiniValueB4>
	}

tester = read_off_light_EEprom();
1000797a:	f7fa f947 	bl	10001c0c <read_off_light_EEprom>
1000797e:	1c03      	adds	r3, r0, #0
10007980:	1c1a      	adds	r2, r3, #0
10007982:	4b33      	ldr	r3, [pc, #204]	; (10007a50 <main+0x3e0>)
10007984:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
10007986:	4b32      	ldr	r3, [pc, #200]	; (10007a50 <main+0x3e0>)
10007988:	681b      	ldr	r3, [r3, #0]
1000798a:	2b03      	cmp	r3, #3
1000798c:	d000      	beq.n	10007990 <main+0x320>
1000798e:	e0c3      	b.n	10007b18 <main+0x4a8>
	{

		RegOnOff = ReadBuffer2[0] ;
10007990:	4b3b      	ldr	r3, [pc, #236]	; (10007a80 <main+0x410>)
10007992:	781a      	ldrb	r2, [r3, #0]
10007994:	4b57      	ldr	r3, [pc, #348]	; (10007af4 <main+0x484>)
10007996:	701a      	strb	r2, [r3, #0]
		RegOnOff2 = ReadBuffer2[1];
10007998:	4b39      	ldr	r3, [pc, #228]	; (10007a80 <main+0x410>)
1000799a:	785a      	ldrb	r2, [r3, #1]
1000799c:	4b56      	ldr	r3, [pc, #344]	; (10007af8 <main+0x488>)
1000799e:	701a      	strb	r2, [r3, #0]
		Reserve_2  = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
100079a0:	4b37      	ldr	r3, [pc, #220]	; (10007a80 <main+0x410>)
100079a2:	789b      	ldrb	r3, [r3, #2]
100079a4:	b29b      	uxth	r3, r3
100079a6:	021b      	lsls	r3, r3, #8
100079a8:	b29a      	uxth	r2, r3
100079aa:	4b35      	ldr	r3, [pc, #212]	; (10007a80 <main+0x410>)
100079ac:	78db      	ldrb	r3, [r3, #3]
100079ae:	b29b      	uxth	r3, r3
100079b0:	18d3      	adds	r3, r2, r3
100079b2:	b29a      	uxth	r2, r3
100079b4:	4b51      	ldr	r3, [pc, #324]	; (10007afc <main+0x48c>)
100079b6:	801a      	strh	r2, [r3, #0]
		dimOff_Ww = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
100079b8:	4b31      	ldr	r3, [pc, #196]	; (10007a80 <main+0x410>)
100079ba:	791b      	ldrb	r3, [r3, #4]
100079bc:	b29b      	uxth	r3, r3
100079be:	021b      	lsls	r3, r3, #8
100079c0:	b29a      	uxth	r2, r3
100079c2:	4b2f      	ldr	r3, [pc, #188]	; (10007a80 <main+0x410>)
100079c4:	795b      	ldrb	r3, [r3, #5]
100079c6:	b29b      	uxth	r3, r3
100079c8:	18d3      	adds	r3, r2, r3
100079ca:	b29a      	uxth	r2, r3
100079cc:	4b4c      	ldr	r3, [pc, #304]	; (10007b00 <main+0x490>)
100079ce:	801a      	strh	r2, [r3, #0]
		dimOff_Cw = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
100079d0:	4b2b      	ldr	r3, [pc, #172]	; (10007a80 <main+0x410>)
100079d2:	799b      	ldrb	r3, [r3, #6]
100079d4:	b29b      	uxth	r3, r3
100079d6:	021b      	lsls	r3, r3, #8
100079d8:	b29a      	uxth	r2, r3
100079da:	4b29      	ldr	r3, [pc, #164]	; (10007a80 <main+0x410>)
100079dc:	79db      	ldrb	r3, [r3, #7]
100079de:	b29b      	uxth	r3, r3
100079e0:	18d3      	adds	r3, r2, r3
100079e2:	b29a      	uxth	r2, r3
100079e4:	4b47      	ldr	r3, [pc, #284]	; (10007b04 <main+0x494>)
100079e6:	801a      	strh	r2, [r3, #0]
		dimNorm1_Ww  = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
100079e8:	4b25      	ldr	r3, [pc, #148]	; (10007a80 <main+0x410>)
100079ea:	7a1b      	ldrb	r3, [r3, #8]
100079ec:	b29b      	uxth	r3, r3
100079ee:	021b      	lsls	r3, r3, #8
100079f0:	b29a      	uxth	r2, r3
100079f2:	4b23      	ldr	r3, [pc, #140]	; (10007a80 <main+0x410>)
100079f4:	7a5b      	ldrb	r3, [r3, #9]
100079f6:	b29b      	uxth	r3, r3
100079f8:	18d3      	adds	r3, r2, r3
100079fa:	b29a      	uxth	r2, r3
100079fc:	4b42      	ldr	r3, [pc, #264]	; (10007b08 <main+0x498>)
100079fe:	801a      	strh	r2, [r3, #0]
		dimNorm1_Cw = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
10007a00:	4b1f      	ldr	r3, [pc, #124]	; (10007a80 <main+0x410>)
10007a02:	7a9b      	ldrb	r3, [r3, #10]
10007a04:	b29b      	uxth	r3, r3
10007a06:	021b      	lsls	r3, r3, #8
10007a08:	b29a      	uxth	r2, r3
10007a0a:	4b1d      	ldr	r3, [pc, #116]	; (10007a80 <main+0x410>)
10007a0c:	7adb      	ldrb	r3, [r3, #11]
10007a0e:	b29b      	uxth	r3, r3
10007a10:	18d3      	adds	r3, r2, r3
10007a12:	b29a      	uxth	r2, r3
10007a14:	4b3d      	ldr	r3, [pc, #244]	; (10007b0c <main+0x49c>)
10007a16:	801a      	strh	r2, [r3, #0]
		dimNorm2_Ww = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
10007a18:	4b19      	ldr	r3, [pc, #100]	; (10007a80 <main+0x410>)
10007a1a:	7b1b      	ldrb	r3, [r3, #12]
10007a1c:	b29b      	uxth	r3, r3
10007a1e:	021b      	lsls	r3, r3, #8
10007a20:	b29a      	uxth	r2, r3
10007a22:	4b17      	ldr	r3, [pc, #92]	; (10007a80 <main+0x410>)
10007a24:	7b5b      	ldrb	r3, [r3, #13]
10007a26:	b29b      	uxth	r3, r3
10007a28:	18d3      	adds	r3, r2, r3
10007a2a:	b29a      	uxth	r2, r3
10007a2c:	4b38      	ldr	r3, [pc, #224]	; (10007b10 <main+0x4a0>)
10007a2e:	801a      	strh	r2, [r3, #0]
		dimNorm2_Cw = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
10007a30:	4b13      	ldr	r3, [pc, #76]	; (10007a80 <main+0x410>)
10007a32:	7b9b      	ldrb	r3, [r3, #14]
10007a34:	b29b      	uxth	r3, r3
10007a36:	021b      	lsls	r3, r3, #8
10007a38:	b29a      	uxth	r2, r3
10007a3a:	4b11      	ldr	r3, [pc, #68]	; (10007a80 <main+0x410>)
10007a3c:	7bdb      	ldrb	r3, [r3, #15]
10007a3e:	b29b      	uxth	r3, r3
10007a40:	18d3      	adds	r3, r2, r3
10007a42:	b29a      	uxth	r2, r3
10007a44:	4b33      	ldr	r3, [pc, #204]	; (10007b14 <main+0x4a4>)
10007a46:	801a      	strh	r2, [r3, #0]
10007a48:	e068      	b.n	10007b1c <main+0x4ac>
10007a4a:	46c0      	nop			; (mov r8, r8)
10007a4c:	20000c2c 	.word	0x20000c2c
10007a50:	20000c28 	.word	0x20000c28
10007a54:	20000890 	.word	0x20000890
10007a58:	20000830 	.word	0x20000830
10007a5c:	200008a8 	.word	0x200008a8
10007a60:	200007f0 	.word	0x200007f0
10007a64:	200008b4 	.word	0x200008b4
10007a68:	2000083c 	.word	0x2000083c
10007a6c:	200007fc 	.word	0x200007fc
10007a70:	200007f2 	.word	0x200007f2
10007a74:	2000082e 	.word	0x2000082e
10007a78:	20000816 	.word	0x20000816
10007a7c:	20000904 	.word	0x20000904
10007a80:	20000848 	.word	0x20000848
10007a84:	20000844 	.word	0x20000844
10007a88:	20000836 	.word	0x20000836
10007a8c:	20000860 	.word	0x20000860
10007a90:	2000085c 	.word	0x2000085c
10007a94:	200008f6 	.word	0x200008f6
10007a98:	2000083a 	.word	0x2000083a
10007a9c:	200008be 	.word	0x200008be
10007aa0:	20000834 	.word	0x20000834
10007aa4:	20000858 	.word	0x20000858
10007aa8:	200007ca 	.word	0x200007ca
10007aac:	20000862 	.word	0x20000862
10007ab0:	20000840 	.word	0x20000840
10007ab4:	2000088a 	.word	0x2000088a
10007ab8:	20000814 	.word	0x20000814
10007abc:	200008aa 	.word	0x200008aa
10007ac0:	2000054a 	.word	0x2000054a
10007ac4:	200008a0 	.word	0x200008a0
10007ac8:	200008b8 	.word	0x200008b8
10007acc:	20000838 	.word	0x20000838
10007ad0:	2000088c 	.word	0x2000088c
10007ad4:	200007ec 	.word	0x200007ec
10007ad8:	20000842 	.word	0x20000842
10007adc:	20000908 	.word	0x20000908
10007ae0:	2000083e 	.word	0x2000083e
10007ae4:	20000832 	.word	0x20000832
10007ae8:	200008f4 	.word	0x200008f4
10007aec:	2000081c 	.word	0x2000081c
10007af0:	200008a6 	.word	0x200008a6
10007af4:	2000085a 	.word	0x2000085a
10007af8:	20000818 	.word	0x20000818
10007afc:	200007f4 	.word	0x200007f4
10007b00:	20000900 	.word	0x20000900
10007b04:	20000864 	.word	0x20000864
10007b08:	200008a4 	.word	0x200008a4
10007b0c:	200008b2 	.word	0x200008b2
10007b10:	200007c8 	.word	0x200007c8
10007b14:	20000970 	.word	0x20000970


	}
	else
	{
	sysiniValueB5();
10007b18:	f7fa faa0 	bl	1000205c <sysiniValueB5>
	}



		// Übergabe Variablen
	    new_data_fill();
10007b1c:	f7f9 fbf8 	bl	10001310 <new_data_fill>

		// Start Farbberechnungen

		  bcuInit();
10007b20:	f7fa fad4 	bl	100020cc <bcuInit>
		  linearwalk_gen = 100;
10007b24:	4bce      	ldr	r3, [pc, #824]	; (10007e60 <main+0x7f0>)
10007b26:	2264      	movs	r2, #100	; 0x64
10007b28:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww1 = linearwalk_gen;//n+l
10007b2a:	4bcd      	ldr	r3, [pc, #820]	; (10007e60 <main+0x7f0>)
10007b2c:	881a      	ldrh	r2, [r3, #0]
10007b2e:	4bcd      	ldr	r3, [pc, #820]	; (10007e64 <main+0x7f4>)
10007b30:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;//n+l
10007b32:	4bcb      	ldr	r3, [pc, #812]	; (10007e60 <main+0x7f0>)
10007b34:	881a      	ldrh	r2, [r3, #0]
10007b36:	4bcc      	ldr	r3, [pc, #816]	; (10007e68 <main+0x7f8>)
10007b38:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;//n+l
10007b3a:	4bc9      	ldr	r3, [pc, #804]	; (10007e60 <main+0x7f0>)
10007b3c:	881a      	ldrh	r2, [r3, #0]
10007b3e:	4bcb      	ldr	r3, [pc, #812]	; (10007e6c <main+0x7fc>)
10007b40:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;  //n+l
10007b42:	4bc7      	ldr	r3, [pc, #796]	; (10007e60 <main+0x7f0>)
10007b44:	881a      	ldrh	r2, [r3, #0]
10007b46:	4bca      	ldr	r3, [pc, #808]	; (10007e70 <main+0x800>)
10007b48:	801a      	strh	r2, [r3, #0]

			 dimAkt_Ww =  0x07ff;//n+l
10007b4a:	4bca      	ldr	r3, [pc, #808]	; (10007e74 <main+0x804>)
10007b4c:	4aca      	ldr	r2, [pc, #808]	; (10007e78 <main+0x808>)
10007b4e:	801a      	strh	r2, [r3, #0]
			 dimAkt_Cw =  0x07ff;//n+l
10007b50:	4bca      	ldr	r3, [pc, #808]	; (10007e7c <main+0x80c>)
10007b52:	4ac9      	ldr	r2, [pc, #804]	; (10007e78 <main+0x808>)
10007b54:	801a      	strh	r2, [r3, #0]
	//	  bcudirAktBerechnung();//n+l
	//	  bcuUebergabe();


   //Placeholder for user application code. The while loop below can be replaced with user application code.
   TimerId = SYSTIMER_CreateTimer(ONESEC,SYSTIMER_MODE_PERIODIC,(void*)LED_Toggle_EverySec,NULL);
10007b56:	4aca      	ldr	r2, [pc, #808]	; (10007e80 <main+0x810>)
10007b58:	4bca      	ldr	r3, [pc, #808]	; (10007e84 <main+0x814>)
10007b5a:	1c10      	adds	r0, r2, #0
10007b5c:	2101      	movs	r1, #1
10007b5e:	1c1a      	adds	r2, r3, #0
10007b60:	2300      	movs	r3, #0
10007b62:	f7fc ff59 	bl	10004a18 <SYSTIMER_CreateTimer>
10007b66:	1c03      	adds	r3, r0, #0
10007b68:	617b      	str	r3, [r7, #20]
    if(TimerId != 0U)
10007b6a:	697b      	ldr	r3, [r7, #20]
10007b6c:	2b00      	cmp	r3, #0
10007b6e:	d005      	beq.n	10007b7c <main+0x50c>
    {
      status = SYSTIMER_StartTimer(TimerId);
10007b70:	697b      	ldr	r3, [r7, #20]
10007b72:	1c18      	adds	r0, r3, #0
10007b74:	f7fc fff0 	bl	10004b58 <SYSTIMER_StartTimer>
10007b78:	1c03      	adds	r3, r0, #0
10007b7a:	613b      	str	r3, [r7, #16]
    {
      // Timer ID Can not be zero
    }
    //____________________________________________

    Timer1M = SYSTIMER_CreateTimer(T1milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time1msec,NULL);
10007b7c:	23fa      	movs	r3, #250	; 0xfa
10007b7e:	009a      	lsls	r2, r3, #2
10007b80:	4bc1      	ldr	r3, [pc, #772]	; (10007e88 <main+0x818>)
10007b82:	1c10      	adds	r0, r2, #0
10007b84:	2101      	movs	r1, #1
10007b86:	1c1a      	adds	r2, r3, #0
10007b88:	2300      	movs	r3, #0
10007b8a:	f7fc ff45 	bl	10004a18 <SYSTIMER_CreateTimer>
10007b8e:	1c03      	adds	r3, r0, #0
10007b90:	60fb      	str	r3, [r7, #12]
     if(Timer1M != 0U)
10007b92:	68fb      	ldr	r3, [r7, #12]
10007b94:	2b00      	cmp	r3, #0
10007b96:	d005      	beq.n	10007ba4 <main+0x534>
     {
       status1M = SYSTIMER_StartTimer(Timer1M);
10007b98:	68fb      	ldr	r3, [r7, #12]
10007b9a:	1c18      	adds	r0, r3, #0
10007b9c:	f7fc ffdc 	bl	10004b58 <SYSTIMER_StartTimer>
10007ba0:	1c03      	adds	r3, r0, #0
10007ba2:	60bb      	str	r3, [r7, #8]
     else
     {
     }
    //____________________________________________

     Timer20M = SYSTIMER_CreateTimer(T20milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time20msec,NULL);
10007ba4:	4ab9      	ldr	r2, [pc, #740]	; (10007e8c <main+0x81c>)
10007ba6:	4bba      	ldr	r3, [pc, #744]	; (10007e90 <main+0x820>)
10007ba8:	1c10      	adds	r0, r2, #0
10007baa:	2101      	movs	r1, #1
10007bac:	1c1a      	adds	r2, r3, #0
10007bae:	2300      	movs	r3, #0
10007bb0:	f7fc ff32 	bl	10004a18 <SYSTIMER_CreateTimer>
10007bb4:	1c03      	adds	r3, r0, #0
10007bb6:	607b      	str	r3, [r7, #4]
      if(Timer20M != 0U)
10007bb8:	687b      	ldr	r3, [r7, #4]
10007bba:	2b00      	cmp	r3, #0
10007bbc:	d005      	beq.n	10007bca <main+0x55a>
      {
        status20M = SYSTIMER_StartTimer(Timer20M);
10007bbe:	687b      	ldr	r3, [r7, #4]
10007bc0:	1c18      	adds	r0, r3, #0
10007bc2:	f7fc ffc9 	bl	10004b58 <SYSTIMER_StartTimer>
10007bc6:	1c03      	adds	r3, r0, #0
10007bc8:	603b      	str	r3, [r7, #0]
      }

	//START hardware ###################################################################################


    DIGITAL_IO_SetOutputHigh(&xmc_lin_en);
10007bca:	4bb2      	ldr	r3, [pc, #712]	; (10007e94 <main+0x824>)
10007bcc:	1c18      	adds	r0, r3, #0
10007bce:	f7ff fcfd 	bl	100075cc <DIGITAL_IO_SetOutputHigh>
	DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007bd2:	4bb1      	ldr	r3, [pc, #708]	; (10007e98 <main+0x828>)
10007bd4:	1c18      	adds	r0, r3, #0
10007bd6:	f7ff fcf9 	bl	100075cc <DIGITAL_IO_SetOutputHigh>
   // analog_start () ;
    ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
10007bda:	4bb0      	ldr	r3, [pc, #704]	; (10007e9c <main+0x82c>)
10007bdc:	1c18      	adds	r0, r3, #0
10007bde:	f7ff fb51 	bl	10007284 <ADC_MEASUREMENT_ADV_SoftwareTrigger>
	//#############################################

	while(1U)
	{

		if(   UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
10007be2:	4aaf      	ldr	r2, [pc, #700]	; (10007ea0 <main+0x830>)
10007be4:	4baf      	ldr	r3, [pc, #700]	; (10007ea4 <main+0x834>)
10007be6:	1c10      	adds	r0, r2, #0
10007be8:	1c19      	adds	r1, r3, #0
10007bea:	2201      	movs	r2, #1
10007bec:	f7fc f87e 	bl	10003cec <UART_Receive>
10007bf0:	1e03      	subs	r3, r0, #0
10007bf2:	d001      	beq.n	10007bf8 <main+0x588>
10007bf4:	f001 fc05 	bl	10009402 <main+0x1d92>
		{
			while(UART_1.runtime->rx_busy)
10007bf8:	46c0      	nop			; (mov r8, r8)
10007bfa:	4ba9      	ldr	r3, [pc, #676]	; (10007ea0 <main+0x830>)
10007bfc:	689b      	ldr	r3, [r3, #8]
10007bfe:	7e5b      	ldrb	r3, [r3, #25]
10007c00:	b2db      	uxtb	r3, r3
10007c02:	2b00      	cmp	r3, #0
10007c04:	d1f9      	bne.n	10007bfa <main+0x58a>
		 	}



			 //START UART ###################################################################################
			 if ( charcount == 0 && synclevel == 0 && ReadData[0] == 0x4C )
10007c06:	4ba8      	ldr	r3, [pc, #672]	; (10007ea8 <main+0x838>)
10007c08:	781b      	ldrb	r3, [r3, #0]
10007c0a:	2b00      	cmp	r3, #0
10007c0c:	d10e      	bne.n	10007c2c <main+0x5bc>
10007c0e:	4ba7      	ldr	r3, [pc, #668]	; (10007eac <main+0x83c>)
10007c10:	781b      	ldrb	r3, [r3, #0]
10007c12:	2b00      	cmp	r3, #0
10007c14:	d10a      	bne.n	10007c2c <main+0x5bc>
10007c16:	4ba3      	ldr	r3, [pc, #652]	; (10007ea4 <main+0x834>)
10007c18:	781b      	ldrb	r3, [r3, #0]
10007c1a:	2b4c      	cmp	r3, #76	; 0x4c
10007c1c:	d106      	bne.n	10007c2c <main+0x5bc>
			 {
			 	charcount = 1;
10007c1e:	4ba2      	ldr	r3, [pc, #648]	; (10007ea8 <main+0x838>)
10007c20:	2201      	movs	r2, #1
10007c22:	701a      	strb	r2, [r3, #0]
			 	synclevel = 1;
10007c24:	4ba1      	ldr	r3, [pc, #644]	; (10007eac <main+0x83c>)
10007c26:	2201      	movs	r2, #1
10007c28:	701a      	strb	r2, [r3, #0]
10007c2a:	e0b4      	b.n	10007d96 <main+0x726>
			 }
			 else if (  charcount == 1 && synclevel == 1 && ReadData[0] == 0x49 )
10007c2c:	4b9e      	ldr	r3, [pc, #632]	; (10007ea8 <main+0x838>)
10007c2e:	781b      	ldrb	r3, [r3, #0]
10007c30:	2b01      	cmp	r3, #1
10007c32:	d10e      	bne.n	10007c52 <main+0x5e2>
10007c34:	4b9d      	ldr	r3, [pc, #628]	; (10007eac <main+0x83c>)
10007c36:	781b      	ldrb	r3, [r3, #0]
10007c38:	2b01      	cmp	r3, #1
10007c3a:	d10a      	bne.n	10007c52 <main+0x5e2>
10007c3c:	4b99      	ldr	r3, [pc, #612]	; (10007ea4 <main+0x834>)
10007c3e:	781b      	ldrb	r3, [r3, #0]
10007c40:	2b49      	cmp	r3, #73	; 0x49
10007c42:	d106      	bne.n	10007c52 <main+0x5e2>
			 {
			 	charcount = 2;
10007c44:	4b98      	ldr	r3, [pc, #608]	; (10007ea8 <main+0x838>)
10007c46:	2202      	movs	r2, #2
10007c48:	701a      	strb	r2, [r3, #0]
			 	synclevel = 2;
10007c4a:	4b98      	ldr	r3, [pc, #608]	; (10007eac <main+0x83c>)
10007c4c:	2202      	movs	r2, #2
10007c4e:	701a      	strb	r2, [r3, #0]
10007c50:	e0a1      	b.n	10007d96 <main+0x726>
			 }
			 else if (  charcount ==2 && synclevel == 2 && ReadData[0] == 0x4E )
10007c52:	4b95      	ldr	r3, [pc, #596]	; (10007ea8 <main+0x838>)
10007c54:	781b      	ldrb	r3, [r3, #0]
10007c56:	2b02      	cmp	r3, #2
10007c58:	d10e      	bne.n	10007c78 <main+0x608>
10007c5a:	4b94      	ldr	r3, [pc, #592]	; (10007eac <main+0x83c>)
10007c5c:	781b      	ldrb	r3, [r3, #0]
10007c5e:	2b02      	cmp	r3, #2
10007c60:	d10a      	bne.n	10007c78 <main+0x608>
10007c62:	4b90      	ldr	r3, [pc, #576]	; (10007ea4 <main+0x834>)
10007c64:	781b      	ldrb	r3, [r3, #0]
10007c66:	2b4e      	cmp	r3, #78	; 0x4e
10007c68:	d106      	bne.n	10007c78 <main+0x608>
			 {
			 	charcount = 3;
10007c6a:	4b8f      	ldr	r3, [pc, #572]	; (10007ea8 <main+0x838>)
10007c6c:	2203      	movs	r2, #3
10007c6e:	701a      	strb	r2, [r3, #0]
			 	synclevel = 3;
10007c70:	4b8e      	ldr	r3, [pc, #568]	; (10007eac <main+0x83c>)
10007c72:	2203      	movs	r2, #3
10007c74:	701a      	strb	r2, [r3, #0]
10007c76:	e08e      	b.n	10007d96 <main+0x726>
			 }
			 else if (  charcount == 3 && synclevel == 3 )
10007c78:	4b8b      	ldr	r3, [pc, #556]	; (10007ea8 <main+0x838>)
10007c7a:	781b      	ldrb	r3, [r3, #0]
10007c7c:	2b03      	cmp	r3, #3
10007c7e:	d10b      	bne.n	10007c98 <main+0x628>
10007c80:	4b8a      	ldr	r3, [pc, #552]	; (10007eac <main+0x83c>)
10007c82:	781b      	ldrb	r3, [r3, #0]
10007c84:	2b03      	cmp	r3, #3
10007c86:	d107      	bne.n	10007c98 <main+0x628>
			 {
			 	charcount = 4;
10007c88:	4b87      	ldr	r3, [pc, #540]	; (10007ea8 <main+0x838>)
10007c8a:	2204      	movs	r2, #4
10007c8c:	701a      	strb	r2, [r3, #0]
			 	node_id_resi = ReadData[0];
10007c8e:	4b85      	ldr	r3, [pc, #532]	; (10007ea4 <main+0x834>)
10007c90:	781a      	ldrb	r2, [r3, #0]
10007c92:	4b87      	ldr	r3, [pc, #540]	; (10007eb0 <main+0x840>)
10007c94:	701a      	strb	r2, [r3, #0]
10007c96:	e07e      	b.n	10007d96 <main+0x726>
			 }
			 else if (  charcount == 4 && synclevel == 3 )
10007c98:	4b83      	ldr	r3, [pc, #524]	; (10007ea8 <main+0x838>)
10007c9a:	781b      	ldrb	r3, [r3, #0]
10007c9c:	2b04      	cmp	r3, #4
10007c9e:	d10b      	bne.n	10007cb8 <main+0x648>
10007ca0:	4b82      	ldr	r3, [pc, #520]	; (10007eac <main+0x83c>)
10007ca2:	781b      	ldrb	r3, [r3, #0]
10007ca4:	2b03      	cmp	r3, #3
10007ca6:	d107      	bne.n	10007cb8 <main+0x648>
			 {
			 	charcount = 5;
10007ca8:	4b7f      	ldr	r3, [pc, #508]	; (10007ea8 <main+0x838>)
10007caa:	2205      	movs	r2, #5
10007cac:	701a      	strb	r2, [r3, #0]
			 	framelength = ReadData[0];
10007cae:	4b7d      	ldr	r3, [pc, #500]	; (10007ea4 <main+0x834>)
10007cb0:	781a      	ldrb	r2, [r3, #0]
10007cb2:	4b80      	ldr	r3, [pc, #512]	; (10007eb4 <main+0x844>)
10007cb4:	701a      	strb	r2, [r3, #0]
10007cb6:	e06e      	b.n	10007d96 <main+0x726>
			 }
			 else if ( charcount == 5 && synclevel == 3 )
10007cb8:	4b7b      	ldr	r3, [pc, #492]	; (10007ea8 <main+0x838>)
10007cba:	781b      	ldrb	r3, [r3, #0]
10007cbc:	2b05      	cmp	r3, #5
10007cbe:	d10b      	bne.n	10007cd8 <main+0x668>
10007cc0:	4b7a      	ldr	r3, [pc, #488]	; (10007eac <main+0x83c>)
10007cc2:	781b      	ldrb	r3, [r3, #0]
10007cc4:	2b03      	cmp	r3, #3
10007cc6:	d107      	bne.n	10007cd8 <main+0x668>
			 {
			 	charcount = 6;
10007cc8:	4b77      	ldr	r3, [pc, #476]	; (10007ea8 <main+0x838>)
10007cca:	2206      	movs	r2, #6
10007ccc:	701a      	strb	r2, [r3, #0]
		 		command = ReadData[0];
10007cce:	4b75      	ldr	r3, [pc, #468]	; (10007ea4 <main+0x834>)
10007cd0:	781a      	ldrb	r2, [r3, #0]
10007cd2:	4b79      	ldr	r3, [pc, #484]	; (10007eb8 <main+0x848>)
10007cd4:	701a      	strb	r2, [r3, #0]
10007cd6:	e05e      	b.n	10007d96 <main+0x726>
			 }
			 else if ( charcount == 6 && synclevel == 3 )
10007cd8:	4b73      	ldr	r3, [pc, #460]	; (10007ea8 <main+0x838>)
10007cda:	781b      	ldrb	r3, [r3, #0]
10007cdc:	2b06      	cmp	r3, #6
10007cde:	d10b      	bne.n	10007cf8 <main+0x688>
10007ce0:	4b72      	ldr	r3, [pc, #456]	; (10007eac <main+0x83c>)
10007ce2:	781b      	ldrb	r3, [r3, #0]
10007ce4:	2b03      	cmp	r3, #3
10007ce6:	d107      	bne.n	10007cf8 <main+0x688>
			 {
			 	charcount = 7;
10007ce8:	4b6f      	ldr	r3, [pc, #444]	; (10007ea8 <main+0x838>)
10007cea:	2207      	movs	r2, #7
10007cec:	701a      	strb	r2, [r3, #0]
			 	ReadData[1] = ReadData[0];
10007cee:	4b6d      	ldr	r3, [pc, #436]	; (10007ea4 <main+0x834>)
10007cf0:	781a      	ldrb	r2, [r3, #0]
10007cf2:	4b6c      	ldr	r3, [pc, #432]	; (10007ea4 <main+0x834>)
10007cf4:	705a      	strb	r2, [r3, #1]
10007cf6:	e04e      	b.n	10007d96 <main+0x726>
			 }
			 else if ( charcount == 7 && synclevel == 3 )
10007cf8:	4b6b      	ldr	r3, [pc, #428]	; (10007ea8 <main+0x838>)
10007cfa:	781b      	ldrb	r3, [r3, #0]
10007cfc:	2b07      	cmp	r3, #7
10007cfe:	d10b      	bne.n	10007d18 <main+0x6a8>
10007d00:	4b6a      	ldr	r3, [pc, #424]	; (10007eac <main+0x83c>)
10007d02:	781b      	ldrb	r3, [r3, #0]
10007d04:	2b03      	cmp	r3, #3
10007d06:	d107      	bne.n	10007d18 <main+0x6a8>
			 {
			 	charcount = 8;
10007d08:	4b67      	ldr	r3, [pc, #412]	; (10007ea8 <main+0x838>)
10007d0a:	2208      	movs	r2, #8
10007d0c:	701a      	strb	r2, [r3, #0]
			 	ReadData[2] = ReadData[0];
10007d0e:	4b65      	ldr	r3, [pc, #404]	; (10007ea4 <main+0x834>)
10007d10:	781a      	ldrb	r2, [r3, #0]
10007d12:	4b64      	ldr	r3, [pc, #400]	; (10007ea4 <main+0x834>)
10007d14:	709a      	strb	r2, [r3, #2]
10007d16:	e03e      	b.n	10007d96 <main+0x726>
			 }
			 else if ( charcount == 8 && synclevel == 3 )
10007d18:	4b63      	ldr	r3, [pc, #396]	; (10007ea8 <main+0x838>)
10007d1a:	781b      	ldrb	r3, [r3, #0]
10007d1c:	2b08      	cmp	r3, #8
10007d1e:	d10b      	bne.n	10007d38 <main+0x6c8>
10007d20:	4b62      	ldr	r3, [pc, #392]	; (10007eac <main+0x83c>)
10007d22:	781b      	ldrb	r3, [r3, #0]
10007d24:	2b03      	cmp	r3, #3
10007d26:	d107      	bne.n	10007d38 <main+0x6c8>
			 {
			 	charcount = 9;
10007d28:	4b5f      	ldr	r3, [pc, #380]	; (10007ea8 <main+0x838>)
10007d2a:	2209      	movs	r2, #9
10007d2c:	701a      	strb	r2, [r3, #0]
			 	ReadData[3] = ReadData[0];
10007d2e:	4b5d      	ldr	r3, [pc, #372]	; (10007ea4 <main+0x834>)
10007d30:	781a      	ldrb	r2, [r3, #0]
10007d32:	4b5c      	ldr	r3, [pc, #368]	; (10007ea4 <main+0x834>)
10007d34:	70da      	strb	r2, [r3, #3]
10007d36:	e02e      	b.n	10007d96 <main+0x726>
			 }
			 else if ( charcount == 9 && synclevel == 3 )
10007d38:	4b5b      	ldr	r3, [pc, #364]	; (10007ea8 <main+0x838>)
10007d3a:	781b      	ldrb	r3, [r3, #0]
10007d3c:	2b09      	cmp	r3, #9
10007d3e:	d10b      	bne.n	10007d58 <main+0x6e8>
10007d40:	4b5a      	ldr	r3, [pc, #360]	; (10007eac <main+0x83c>)
10007d42:	781b      	ldrb	r3, [r3, #0]
10007d44:	2b03      	cmp	r3, #3
10007d46:	d107      	bne.n	10007d58 <main+0x6e8>
			 {
			 	charcount = 10;
10007d48:	4b57      	ldr	r3, [pc, #348]	; (10007ea8 <main+0x838>)
10007d4a:	220a      	movs	r2, #10
10007d4c:	701a      	strb	r2, [r3, #0]
			 	ReadData[4] = ReadData[0];
10007d4e:	4b55      	ldr	r3, [pc, #340]	; (10007ea4 <main+0x834>)
10007d50:	781a      	ldrb	r2, [r3, #0]
10007d52:	4b54      	ldr	r3, [pc, #336]	; (10007ea4 <main+0x834>)
10007d54:	711a      	strb	r2, [r3, #4]
10007d56:	e01e      	b.n	10007d96 <main+0x726>
			 }
			 else if ( charcount == 10 && synclevel == 3 && ReadData[0] == 0xFF )
10007d58:	4b53      	ldr	r3, [pc, #332]	; (10007ea8 <main+0x838>)
10007d5a:	781b      	ldrb	r3, [r3, #0]
10007d5c:	2b0a      	cmp	r3, #10
10007d5e:	d111      	bne.n	10007d84 <main+0x714>
10007d60:	4b52      	ldr	r3, [pc, #328]	; (10007eac <main+0x83c>)
10007d62:	781b      	ldrb	r3, [r3, #0]
10007d64:	2b03      	cmp	r3, #3
10007d66:	d10d      	bne.n	10007d84 <main+0x714>
10007d68:	4b4e      	ldr	r3, [pc, #312]	; (10007ea4 <main+0x834>)
10007d6a:	781b      	ldrb	r3, [r3, #0]
10007d6c:	2bff      	cmp	r3, #255	; 0xff
10007d6e:	d109      	bne.n	10007d84 <main+0x714>
			 {
			 	charcount = 0;
10007d70:	4b4d      	ldr	r3, [pc, #308]	; (10007ea8 <main+0x838>)
10007d72:	2200      	movs	r2, #0
10007d74:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007d76:	4b4d      	ldr	r3, [pc, #308]	; (10007eac <main+0x83c>)
10007d78:	2200      	movs	r2, #0
10007d7a:	701a      	strb	r2, [r3, #0]
			 	execute = 1;
10007d7c:	4b4f      	ldr	r3, [pc, #316]	; (10007ebc <main+0x84c>)
10007d7e:	2201      	movs	r2, #1
10007d80:	701a      	strb	r2, [r3, #0]
10007d82:	e008      	b.n	10007d96 <main+0x726>
			 }
			 else
			 {
			 	charcount = 0;
10007d84:	4b48      	ldr	r3, [pc, #288]	; (10007ea8 <main+0x838>)
10007d86:	2200      	movs	r2, #0
10007d88:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007d8a:	4b48      	ldr	r3, [pc, #288]	; (10007eac <main+0x83c>)
10007d8c:	2200      	movs	r2, #0
10007d8e:	701a      	strb	r2, [r3, #0]
			 	execute = 0;
10007d90:	4b4a      	ldr	r3, [pc, #296]	; (10007ebc <main+0x84c>)
10007d92:	2200      	movs	r2, #0
10007d94:	701a      	strb	r2, [r3, #0]
			 }
			 // END UART ###################################################################################
			 if ( execute == 1 )
10007d96:	4b49      	ldr	r3, [pc, #292]	; (10007ebc <main+0x84c>)
10007d98:	781b      	ldrb	r3, [r3, #0]
10007d9a:	2b01      	cmp	r3, #1
10007d9c:	d001      	beq.n	10007da2 <main+0x732>
10007d9e:	f001 fb30 	bl	10009402 <main+0x1d92>
		{
			 	if (node_id_resi != node_id)
10007da2:	4b43      	ldr	r3, [pc, #268]	; (10007eb0 <main+0x840>)
10007da4:	781a      	ldrb	r2, [r3, #0]
10007da6:	4b46      	ldr	r3, [pc, #280]	; (10007ec0 <main+0x850>)
10007da8:	781b      	ldrb	r3, [r3, #0]
10007daa:	429a      	cmp	r2, r3
10007dac:	d100      	bne.n	10007db0 <main+0x740>
10007dae:	e0da      	b.n	10007f66 <main+0x8f6>
			 {
				// ohne Node übereinstimmung
				switch  (command) {
10007db0:	4b41      	ldr	r3, [pc, #260]	; (10007eb8 <main+0x848>)
10007db2:	781b      	ldrb	r3, [r3, #0]
10007db4:	2b54      	cmp	r3, #84	; 0x54
10007db6:	d012      	beq.n	10007dde <main+0x76e>
10007db8:	2b55      	cmp	r3, #85	; 0x55
10007dba:	d100      	bne.n	10007dbe <main+0x74e>
10007dbc:	e08d      	b.n	10007eda <main+0x86a>
10007dbe:	2b4f      	cmp	r3, #79	; 0x4f
10007dc0:	d000      	beq.n	10007dc4 <main+0x754>
10007dc2:	e0ca      	b.n	10007f5a <main+0x8ea>
				case command_BroadcastResi : 	new_data_BroadcastBack();
10007dc4:	f7f9 fad0 	bl	10001368 <new_data_BroadcastBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007dc8:	4b3e      	ldr	r3, [pc, #248]	; (10007ec4 <main+0x854>)
10007dca:	781b      	ldrb	r3, [r3, #0]
10007dcc:	1c1c      	adds	r4, r3, #0
10007dce:	4a34      	ldr	r2, [pc, #208]	; (10007ea0 <main+0x830>)
10007dd0:	4b3d      	ldr	r3, [pc, #244]	; (10007ec8 <main+0x858>)
10007dd2:	1c10      	adds	r0, r2, #0
10007dd4:	1c19      	adds	r1, r3, #0
10007dd6:	1c22      	adds	r2, r4, #0
10007dd8:	f7fb ff62 	bl	10003ca0 <UART_Transmit>
											break;
10007ddc:	e0c1      	b.n	10007f62 <main+0x8f2>
				case command_all_ledOff_Resi :
											if (ReadData[1] == 5 && ReadData[2] == 5 &&   ReadData[3] ==  secure_all_ledOffH_Resi  &&  ReadData[4] == secure_all_ledOffL_Resi )
10007dde:	4b31      	ldr	r3, [pc, #196]	; (10007ea4 <main+0x834>)
10007de0:	785b      	ldrb	r3, [r3, #1]
10007de2:	2b05      	cmp	r3, #5
10007de4:	d000      	beq.n	10007de8 <main+0x778>
10007de6:	e077      	b.n	10007ed8 <main+0x868>
10007de8:	4b2e      	ldr	r3, [pc, #184]	; (10007ea4 <main+0x834>)
10007dea:	789b      	ldrb	r3, [r3, #2]
10007dec:	2b05      	cmp	r3, #5
10007dee:	d173      	bne.n	10007ed8 <main+0x868>
10007df0:	4b2c      	ldr	r3, [pc, #176]	; (10007ea4 <main+0x834>)
10007df2:	78db      	ldrb	r3, [r3, #3]
10007df4:	2b34      	cmp	r3, #52	; 0x34
10007df6:	d16f      	bne.n	10007ed8 <main+0x868>
10007df8:	4b2a      	ldr	r3, [pc, #168]	; (10007ea4 <main+0x834>)
10007dfa:	791b      	ldrb	r3, [r3, #4]
10007dfc:	2b78      	cmp	r3, #120	; 0x78
10007dfe:	d16b      	bne.n	10007ed8 <main+0x868>
												{new_data_HalloBack();
10007e00:	f7f9 fc7e 	bl	10001700 <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
10007e04:	4b31      	ldr	r3, [pc, #196]	; (10007ecc <main+0x85c>)
10007e06:	2201      	movs	r2, #1
10007e08:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10007e0a:	4b23      	ldr	r3, [pc, #140]	; (10007e98 <main+0x828>)
10007e0c:	1c18      	adds	r0, r3, #0
10007e0e:	f7ff fbed 	bl	100075ec <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_all_ledOffBack ;
10007e12:	4b2d      	ldr	r3, [pc, #180]	; (10007ec8 <main+0x858>)
10007e14:	2274      	movs	r2, #116	; 0x74
10007e16:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007e18:	4b2d      	ldr	r3, [pc, #180]	; (10007ed0 <main+0x860>)
10007e1a:	881b      	ldrh	r3, [r3, #0]
10007e1c:	0a1b      	lsrs	r3, r3, #8
10007e1e:	b29b      	uxth	r3, r3
10007e20:	b2da      	uxtb	r2, r3
10007e22:	4b29      	ldr	r3, [pc, #164]	; (10007ec8 <main+0x858>)
10007e24:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007e26:	4b2a      	ldr	r3, [pc, #168]	; (10007ed0 <main+0x860>)
10007e28:	881b      	ldrh	r3, [r3, #0]
10007e2a:	b2da      	uxtb	r2, r3
10007e2c:	4b26      	ldr	r3, [pc, #152]	; (10007ec8 <main+0x858>)
10007e2e:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007e30:	4b28      	ldr	r3, [pc, #160]	; (10007ed4 <main+0x864>)
10007e32:	881b      	ldrh	r3, [r3, #0]
10007e34:	0a1b      	lsrs	r3, r3, #8
10007e36:	b29b      	uxth	r3, r3
10007e38:	b2da      	uxtb	r2, r3
10007e3a:	4b23      	ldr	r3, [pc, #140]	; (10007ec8 <main+0x858>)
10007e3c:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007e3e:	4b25      	ldr	r3, [pc, #148]	; (10007ed4 <main+0x864>)
10007e40:	881b      	ldrh	r3, [r3, #0]
10007e42:	b2da      	uxtb	r2, r3
10007e44:	4b20      	ldr	r3, [pc, #128]	; (10007ec8 <main+0x858>)
10007e46:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007e48:	4b1e      	ldr	r3, [pc, #120]	; (10007ec4 <main+0x854>)
10007e4a:	781b      	ldrb	r3, [r3, #0]
10007e4c:	1c1c      	adds	r4, r3, #0
10007e4e:	4a14      	ldr	r2, [pc, #80]	; (10007ea0 <main+0x830>)
10007e50:	4b1d      	ldr	r3, [pc, #116]	; (10007ec8 <main+0x858>)
10007e52:	1c10      	adds	r0, r2, #0
10007e54:	1c19      	adds	r1, r3, #0
10007e56:	1c22      	adds	r2, r4, #0
10007e58:	f7fb ff22 	bl	10003ca0 <UART_Transmit>
												}
											break;
10007e5c:	e081      	b.n	10007f62 <main+0x8f2>
10007e5e:	46c0      	nop			; (mov r8, r8)
10007e60:	2000054a 	.word	0x2000054a
10007e64:	200007ec 	.word	0x200007ec
10007e68:	20000842 	.word	0x20000842
10007e6c:	20000908 	.word	0x20000908
10007e70:	2000083e 	.word	0x2000083e
10007e74:	200008ac 	.word	0x200008ac
10007e78:	000007ff 	.word	0x000007ff
10007e7c:	200008c0 	.word	0x200008c0
10007e80:	000f4240 	.word	0x000f4240
10007e84:	10001121 	.word	0x10001121
10007e88:	100024a5 	.word	0x100024a5
10007e8c:	00004e20 	.word	0x00004e20
10007e90:	100024b9 	.word	0x100024b9
10007e94:	10009748 	.word	0x10009748
10007e98:	10009768 	.word	0x10009768
10007e9c:	10009840 	.word	0x10009840
10007ea0:	20000560 	.word	0x20000560
10007ea4:	20000824 	.word	0x20000824
10007ea8:	200007c6 	.word	0x200007c6
10007eac:	2000081e 	.word	0x2000081e
10007eb0:	200008f8 	.word	0x200008f8
10007eb4:	20000815 	.word	0x20000815
10007eb8:	2000082c 	.word	0x2000082c
10007ebc:	200008b0 	.word	0x200008b0
10007ec0:	20000836 	.word	0x20000836
10007ec4:	20000550 	.word	0x20000550
10007ec8:	20000804 	.word	0x20000804
10007ecc:	2000076d 	.word	0x2000076d
10007ed0:	20000830 	.word	0x20000830
10007ed4:	200008a8 	.word	0x200008a8
10007ed8:	e043      	b.n	10007f62 <main+0x8f2>
				case command_all_ledOn_Resi :
											if (ReadData[1] == 3 && ReadData[2] == 3 &&   ReadData[3] ==  secure_all_ledOnH_Resi  &&  ReadData[4] == secure_all_ledOnL_Resi )
10007eda:	4bed      	ldr	r3, [pc, #948]	; (10008290 <main+0xc20>)
10007edc:	785b      	ldrb	r3, [r3, #1]
10007ede:	2b03      	cmp	r3, #3
10007ee0:	d13a      	bne.n	10007f58 <main+0x8e8>
10007ee2:	4beb      	ldr	r3, [pc, #940]	; (10008290 <main+0xc20>)
10007ee4:	789b      	ldrb	r3, [r3, #2]
10007ee6:	2b03      	cmp	r3, #3
10007ee8:	d136      	bne.n	10007f58 <main+0x8e8>
10007eea:	4be9      	ldr	r3, [pc, #932]	; (10008290 <main+0xc20>)
10007eec:	78db      	ldrb	r3, [r3, #3]
10007eee:	2bf5      	cmp	r3, #245	; 0xf5
10007ef0:	d132      	bne.n	10007f58 <main+0x8e8>
10007ef2:	4be7      	ldr	r3, [pc, #924]	; (10008290 <main+0xc20>)
10007ef4:	791b      	ldrb	r3, [r3, #4]
10007ef6:	2bc5      	cmp	r3, #197	; 0xc5
10007ef8:	d12e      	bne.n	10007f58 <main+0x8e8>
												{new_data_HalloBack();
10007efa:	f7f9 fc01 	bl	10001700 <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
10007efe:	4be5      	ldr	r3, [pc, #916]	; (10008294 <main+0xc24>)
10007f00:	2200      	movs	r2, #0
10007f02:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007f04:	4be4      	ldr	r3, [pc, #912]	; (10008298 <main+0xc28>)
10007f06:	1c18      	adds	r0, r3, #0
10007f08:	f7ff fb60 	bl	100075cc <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_all_ledOnBack ;
10007f0c:	4be3      	ldr	r3, [pc, #908]	; (1000829c <main+0xc2c>)
10007f0e:	2275      	movs	r2, #117	; 0x75
10007f10:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007f12:	4be3      	ldr	r3, [pc, #908]	; (100082a0 <main+0xc30>)
10007f14:	881b      	ldrh	r3, [r3, #0]
10007f16:	0a1b      	lsrs	r3, r3, #8
10007f18:	b29b      	uxth	r3, r3
10007f1a:	b2da      	uxtb	r2, r3
10007f1c:	4bdf      	ldr	r3, [pc, #892]	; (1000829c <main+0xc2c>)
10007f1e:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007f20:	4bdf      	ldr	r3, [pc, #892]	; (100082a0 <main+0xc30>)
10007f22:	881b      	ldrh	r3, [r3, #0]
10007f24:	b2da      	uxtb	r2, r3
10007f26:	4bdd      	ldr	r3, [pc, #884]	; (1000829c <main+0xc2c>)
10007f28:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007f2a:	4bde      	ldr	r3, [pc, #888]	; (100082a4 <main+0xc34>)
10007f2c:	881b      	ldrh	r3, [r3, #0]
10007f2e:	0a1b      	lsrs	r3, r3, #8
10007f30:	b29b      	uxth	r3, r3
10007f32:	b2da      	uxtb	r2, r3
10007f34:	4bd9      	ldr	r3, [pc, #868]	; (1000829c <main+0xc2c>)
10007f36:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007f38:	4bda      	ldr	r3, [pc, #872]	; (100082a4 <main+0xc34>)
10007f3a:	881b      	ldrh	r3, [r3, #0]
10007f3c:	b2da      	uxtb	r2, r3
10007f3e:	4bd7      	ldr	r3, [pc, #860]	; (1000829c <main+0xc2c>)
10007f40:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f42:	4bd9      	ldr	r3, [pc, #868]	; (100082a8 <main+0xc38>)
10007f44:	781b      	ldrb	r3, [r3, #0]
10007f46:	1c1c      	adds	r4, r3, #0
10007f48:	4ad8      	ldr	r2, [pc, #864]	; (100082ac <main+0xc3c>)
10007f4a:	4bd4      	ldr	r3, [pc, #848]	; (1000829c <main+0xc2c>)
10007f4c:	1c10      	adds	r0, r2, #0
10007f4e:	1c19      	adds	r1, r3, #0
10007f50:	1c22      	adds	r2, r4, #0
10007f52:	f7fb fea5 	bl	10003ca0 <UART_Transmit>
												}
											break;
10007f56:	e004      	b.n	10007f62 <main+0x8f2>
10007f58:	e003      	b.n	10007f62 <main+0x8f2>


				default: 						execute = 0;
10007f5a:	4bd5      	ldr	r3, [pc, #852]	; (100082b0 <main+0xc40>)
10007f5c:	2200      	movs	r2, #0
10007f5e:	701a      	strb	r2, [r3, #0]
				break;
10007f60:	46c0      	nop			; (mov r8, r8)
10007f62:	f001 fa4b 	bl	100093fc <main+0x1d8c>
				}
			 }
			 	else //node_id_resi = node_id)
			 {

				switch  (command) {
10007f66:	4bd3      	ldr	r3, [pc, #844]	; (100082b4 <main+0xc44>)
10007f68:	781b      	ldrb	r3, [r3, #0]
10007f6a:	3b33      	subs	r3, #51	; 0x33
10007f6c:	2b20      	cmp	r3, #32
10007f6e:	d901      	bls.n	10007f74 <main+0x904>
10007f70:	f001 fa43 	bl	100093fa <main+0x1d8a>
10007f74:	009a      	lsls	r2, r3, #2
10007f76:	4bd0      	ldr	r3, [pc, #832]	; (100082b8 <main+0xc48>)
10007f78:	18d3      	adds	r3, r2, r3
10007f7a:	681b      	ldr	r3, [r3, #0]
10007f7c:	469f      	mov	pc, r3

				case command_BroadcastResi : 	new_data_BroadcastBack();
10007f7e:	f7f9 f9f3 	bl	10001368 <new_data_BroadcastBack>
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f82:	4bc9      	ldr	r3, [pc, #804]	; (100082a8 <main+0xc38>)
10007f84:	781b      	ldrb	r3, [r3, #0]
10007f86:	1c1c      	adds	r4, r3, #0
10007f88:	4ac8      	ldr	r2, [pc, #800]	; (100082ac <main+0xc3c>)
10007f8a:	4bc4      	ldr	r3, [pc, #784]	; (1000829c <main+0xc2c>)
10007f8c:	1c10      	adds	r0, r2, #0
10007f8e:	1c19      	adds	r1, r3, #0
10007f90:	1c22      	adds	r2, r4, #0
10007f92:	f7fb fe85 	bl	10003ca0 <UART_Transmit>
											break;
10007f96:	f001 fa31 	bl	100093fc <main+0x1d8c>
				case command_ana1Resi  :
												new_data_analog1Back();
10007f9a:	f7f9 fa25 	bl	100013e8 <new_data_analog1Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f9e:	4bc2      	ldr	r3, [pc, #776]	; (100082a8 <main+0xc38>)
10007fa0:	781b      	ldrb	r3, [r3, #0]
10007fa2:	1c1c      	adds	r4, r3, #0
10007fa4:	4ac1      	ldr	r2, [pc, #772]	; (100082ac <main+0xc3c>)
10007fa6:	4bbd      	ldr	r3, [pc, #756]	; (1000829c <main+0xc2c>)
10007fa8:	1c10      	adds	r0, r2, #0
10007faa:	1c19      	adds	r1, r3, #0
10007fac:	1c22      	adds	r2, r4, #0
10007fae:	f7fb fe77 	bl	10003ca0 <UART_Transmit>
											break;
10007fb2:	f001 fa23 	bl	100093fc <main+0x1d8c>
				case command_ana2Resi  :
												new_data_analog2Back();
10007fb6:	f7f9 fa57 	bl	10001468 <new_data_analog2Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007fba:	4bbb      	ldr	r3, [pc, #748]	; (100082a8 <main+0xc38>)
10007fbc:	781b      	ldrb	r3, [r3, #0]
10007fbe:	1c1c      	adds	r4, r3, #0
10007fc0:	4aba      	ldr	r2, [pc, #744]	; (100082ac <main+0xc3c>)
10007fc2:	4bb6      	ldr	r3, [pc, #728]	; (1000829c <main+0xc2c>)
10007fc4:	1c10      	adds	r0, r2, #0
10007fc6:	1c19      	adds	r1, r3, #0
10007fc8:	1c22      	adds	r2, r4, #0
10007fca:	f7fb fe69 	bl	10003ca0 <UART_Transmit>
											break;
10007fce:	f001 fa15 	bl	100093fc <main+0x1d8c>
				case command_aktLichtResi : 	dimAkt_Ww=ReadData[1]*0x100+ReadData[2];
10007fd2:	4baf      	ldr	r3, [pc, #700]	; (10008290 <main+0xc20>)
10007fd4:	785b      	ldrb	r3, [r3, #1]
10007fd6:	b29b      	uxth	r3, r3
10007fd8:	021b      	lsls	r3, r3, #8
10007fda:	b29a      	uxth	r2, r3
10007fdc:	4bac      	ldr	r3, [pc, #688]	; (10008290 <main+0xc20>)
10007fde:	789b      	ldrb	r3, [r3, #2]
10007fe0:	b29b      	uxth	r3, r3
10007fe2:	18d3      	adds	r3, r2, r3
10007fe4:	b29a      	uxth	r2, r3
10007fe6:	4bb5      	ldr	r3, [pc, #724]	; (100082bc <main+0xc4c>)
10007fe8:	801a      	strh	r2, [r3, #0]
												dimAkt_Cw=ReadData[3]*0x100+ReadData[4];
10007fea:	4ba9      	ldr	r3, [pc, #676]	; (10008290 <main+0xc20>)
10007fec:	78db      	ldrb	r3, [r3, #3]
10007fee:	b29b      	uxth	r3, r3
10007ff0:	021b      	lsls	r3, r3, #8
10007ff2:	b29a      	uxth	r2, r3
10007ff4:	4ba6      	ldr	r3, [pc, #664]	; (10008290 <main+0xc20>)
10007ff6:	791b      	ldrb	r3, [r3, #4]
10007ff8:	b29b      	uxth	r3, r3
10007ffa:	18d3      	adds	r3, r2, r3
10007ffc:	b29a      	uxth	r2, r3
10007ffe:	4bb0      	ldr	r3, [pc, #704]	; (100082c0 <main+0xc50>)
10008000:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
10008002:	f7fa f90b 	bl	1000221c <bcuAktBerechnung>
											    bcuUebergabe();
10008006:	f7fa f8ad 	bl	10002164 <bcuUebergabe>

												new_data_aktLichtBack();
1000800a:	f7f9 fa6d 	bl	100014e8 <new_data_aktLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000800e:	4ba6      	ldr	r3, [pc, #664]	; (100082a8 <main+0xc38>)
10008010:	781b      	ldrb	r3, [r3, #0]
10008012:	1c1c      	adds	r4, r3, #0
10008014:	4aa5      	ldr	r2, [pc, #660]	; (100082ac <main+0xc3c>)
10008016:	4ba1      	ldr	r3, [pc, #644]	; (1000829c <main+0xc2c>)
10008018:	1c10      	adds	r0, r2, #0
1000801a:	1c19      	adds	r1, r3, #0
1000801c:	1c22      	adds	r2, r4, #0
1000801e:	f7fb fe3f 	bl	10003ca0 <UART_Transmit>
											break;
10008022:	f001 f9eb 	bl	100093fc <main+0x1d8c>
				case command_offLichtResi :
											dimOff_Ww=ReadData[1]*0x100+ReadData[2];
10008026:	4b9a      	ldr	r3, [pc, #616]	; (10008290 <main+0xc20>)
10008028:	785b      	ldrb	r3, [r3, #1]
1000802a:	b29b      	uxth	r3, r3
1000802c:	021b      	lsls	r3, r3, #8
1000802e:	b29a      	uxth	r2, r3
10008030:	4b97      	ldr	r3, [pc, #604]	; (10008290 <main+0xc20>)
10008032:	789b      	ldrb	r3, [r3, #2]
10008034:	b29b      	uxth	r3, r3
10008036:	18d3      	adds	r3, r2, r3
10008038:	b29a      	uxth	r2, r3
1000803a:	4ba2      	ldr	r3, [pc, #648]	; (100082c4 <main+0xc54>)
1000803c:	801a      	strh	r2, [r3, #0]
											dimOff_Cw=ReadData[3]*0x100+ReadData[4];
1000803e:	4b94      	ldr	r3, [pc, #592]	; (10008290 <main+0xc20>)
10008040:	78db      	ldrb	r3, [r3, #3]
10008042:	b29b      	uxth	r3, r3
10008044:	021b      	lsls	r3, r3, #8
10008046:	b29a      	uxth	r2, r3
10008048:	4b91      	ldr	r3, [pc, #580]	; (10008290 <main+0xc20>)
1000804a:	791b      	ldrb	r3, [r3, #4]
1000804c:	b29b      	uxth	r3, r3
1000804e:	18d3      	adds	r3, r2, r3
10008050:	b29a      	uxth	r2, r3
10008052:	4b9d      	ldr	r3, [pc, #628]	; (100082c8 <main+0xc58>)
10008054:	801a      	strh	r2, [r3, #0]

												new_data_offLichtBack();
10008056:	f7f9 fa87 	bl	10001568 <new_data_offLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000805a:	4b93      	ldr	r3, [pc, #588]	; (100082a8 <main+0xc38>)
1000805c:	781b      	ldrb	r3, [r3, #0]
1000805e:	1c1c      	adds	r4, r3, #0
10008060:	4a92      	ldr	r2, [pc, #584]	; (100082ac <main+0xc3c>)
10008062:	4b8e      	ldr	r3, [pc, #568]	; (1000829c <main+0xc2c>)
10008064:	1c10      	adds	r0, r2, #0
10008066:	1c19      	adds	r1, r3, #0
10008068:	1c22      	adds	r2, r4, #0
1000806a:	f7fb fe19 	bl	10003ca0 <UART_Transmit>
											break;
1000806e:	f001 f9c5 	bl	100093fc <main+0x1d8c>
				case command_HalloResi : 		new_data_HalloBack();
10008072:	f7f9 fb45 	bl	10001700 <new_data_HalloBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008076:	4b8c      	ldr	r3, [pc, #560]	; (100082a8 <main+0xc38>)
10008078:	781b      	ldrb	r3, [r3, #0]
1000807a:	1c1c      	adds	r4, r3, #0
1000807c:	4a8b      	ldr	r2, [pc, #556]	; (100082ac <main+0xc3c>)
1000807e:	4b87      	ldr	r3, [pc, #540]	; (1000829c <main+0xc2c>)
10008080:	1c10      	adds	r0, r2, #0
10008082:	1c19      	adds	r1, r3, #0
10008084:	1c22      	adds	r2, r4, #0
10008086:	f7fb fe0b 	bl	10003ca0 <UART_Transmit>
											break;
1000808a:	f001 f9b7 	bl	100093fc <main+0x1d8c>
				case command_nextledOff_Resi : 		new_data_HalloBack();
1000808e:	f7f9 fb37 	bl	10001700 <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
10008092:	4b80      	ldr	r3, [pc, #512]	; (10008294 <main+0xc24>)
10008094:	2201      	movs	r2, #1
10008096:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10008098:	4b7f      	ldr	r3, [pc, #508]	; (10008298 <main+0xc28>)
1000809a:	1c18      	adds	r0, r3, #0
1000809c:	f7ff faa6 	bl	100075ec <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_nextledOffBack ;
100080a0:	4b7e      	ldr	r3, [pc, #504]	; (1000829c <main+0xc2c>)
100080a2:	2272      	movs	r2, #114	; 0x72
100080a4:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
100080a6:	4b7e      	ldr	r3, [pc, #504]	; (100082a0 <main+0xc30>)
100080a8:	881b      	ldrh	r3, [r3, #0]
100080aa:	0a1b      	lsrs	r3, r3, #8
100080ac:	b29b      	uxth	r3, r3
100080ae:	b2da      	uxtb	r2, r3
100080b0:	4b7a      	ldr	r3, [pc, #488]	; (1000829c <main+0xc2c>)
100080b2:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
100080b4:	4b7a      	ldr	r3, [pc, #488]	; (100082a0 <main+0xc30>)
100080b6:	881b      	ldrh	r3, [r3, #0]
100080b8:	b2da      	uxtb	r2, r3
100080ba:	4b78      	ldr	r3, [pc, #480]	; (1000829c <main+0xc2c>)
100080bc:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
100080be:	4b79      	ldr	r3, [pc, #484]	; (100082a4 <main+0xc34>)
100080c0:	881b      	ldrh	r3, [r3, #0]
100080c2:	0a1b      	lsrs	r3, r3, #8
100080c4:	b29b      	uxth	r3, r3
100080c6:	b2da      	uxtb	r2, r3
100080c8:	4b74      	ldr	r3, [pc, #464]	; (1000829c <main+0xc2c>)
100080ca:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
100080cc:	4b75      	ldr	r3, [pc, #468]	; (100082a4 <main+0xc34>)
100080ce:	881b      	ldrh	r3, [r3, #0]
100080d0:	b2da      	uxtb	r2, r3
100080d2:	4b72      	ldr	r3, [pc, #456]	; (1000829c <main+0xc2c>)
100080d4:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100080d6:	4b74      	ldr	r3, [pc, #464]	; (100082a8 <main+0xc38>)
100080d8:	781b      	ldrb	r3, [r3, #0]
100080da:	1c1c      	adds	r4, r3, #0
100080dc:	4a73      	ldr	r2, [pc, #460]	; (100082ac <main+0xc3c>)
100080de:	4b6f      	ldr	r3, [pc, #444]	; (1000829c <main+0xc2c>)
100080e0:	1c10      	adds	r0, r2, #0
100080e2:	1c19      	adds	r1, r3, #0
100080e4:	1c22      	adds	r2, r4, #0
100080e6:	f7fb fddb 	bl	10003ca0 <UART_Transmit>
											break;
100080ea:	f001 f987 	bl	100093fc <main+0x1d8c>
				case command_nextledOn_Resi : 		new_data_HalloBack();
100080ee:	f7f9 fb07 	bl	10001700 <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
100080f2:	4b68      	ldr	r3, [pc, #416]	; (10008294 <main+0xc24>)
100080f4:	2200      	movs	r2, #0
100080f6:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
100080f8:	4b67      	ldr	r3, [pc, #412]	; (10008298 <main+0xc28>)
100080fa:	1c18      	adds	r0, r3, #0
100080fc:	f7ff fa66 	bl	100075cc <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_nextledOnBack ;
10008100:	4b66      	ldr	r3, [pc, #408]	; (1000829c <main+0xc2c>)
10008102:	2273      	movs	r2, #115	; 0x73
10008104:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10008106:	4b66      	ldr	r3, [pc, #408]	; (100082a0 <main+0xc30>)
10008108:	881b      	ldrh	r3, [r3, #0]
1000810a:	0a1b      	lsrs	r3, r3, #8
1000810c:	b29b      	uxth	r3, r3
1000810e:	b2da      	uxtb	r2, r3
10008110:	4b62      	ldr	r3, [pc, #392]	; (1000829c <main+0xc2c>)
10008112:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10008114:	4b62      	ldr	r3, [pc, #392]	; (100082a0 <main+0xc30>)
10008116:	881b      	ldrh	r3, [r3, #0]
10008118:	b2da      	uxtb	r2, r3
1000811a:	4b60      	ldr	r3, [pc, #384]	; (1000829c <main+0xc2c>)
1000811c:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
1000811e:	4b61      	ldr	r3, [pc, #388]	; (100082a4 <main+0xc34>)
10008120:	881b      	ldrh	r3, [r3, #0]
10008122:	0a1b      	lsrs	r3, r3, #8
10008124:	b29b      	uxth	r3, r3
10008126:	b2da      	uxtb	r2, r3
10008128:	4b5c      	ldr	r3, [pc, #368]	; (1000829c <main+0xc2c>)
1000812a:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
1000812c:	4b5d      	ldr	r3, [pc, #372]	; (100082a4 <main+0xc34>)
1000812e:	881b      	ldrh	r3, [r3, #0]
10008130:	b2da      	uxtb	r2, r3
10008132:	4b5a      	ldr	r3, [pc, #360]	; (1000829c <main+0xc2c>)
10008134:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008136:	4b5c      	ldr	r3, [pc, #368]	; (100082a8 <main+0xc38>)
10008138:	781b      	ldrb	r3, [r3, #0]
1000813a:	1c1c      	adds	r4, r3, #0
1000813c:	4a5b      	ldr	r2, [pc, #364]	; (100082ac <main+0xc3c>)
1000813e:	4b57      	ldr	r3, [pc, #348]	; (1000829c <main+0xc2c>)
10008140:	1c10      	adds	r0, r2, #0
10008142:	1c19      	adds	r1, r3, #0
10008144:	1c22      	adds	r2, r4, #0
10008146:	f7fb fdab 	bl	10003ca0 <UART_Transmit>
											break;
1000814a:	f001 f957 	bl	100093fc <main+0x1d8c>

				case command_Bright_Color_Resi :	Brightness_Gen=ReadData[1]*0x100+ReadData[2];
1000814e:	4b50      	ldr	r3, [pc, #320]	; (10008290 <main+0xc20>)
10008150:	785b      	ldrb	r3, [r3, #1]
10008152:	b29b      	uxth	r3, r3
10008154:	021b      	lsls	r3, r3, #8
10008156:	b29a      	uxth	r2, r3
10008158:	4b4d      	ldr	r3, [pc, #308]	; (10008290 <main+0xc20>)
1000815a:	789b      	ldrb	r3, [r3, #2]
1000815c:	b29b      	uxth	r3, r3
1000815e:	18d3      	adds	r3, r2, r3
10008160:	b29a      	uxth	r2, r3
10008162:	4b5a      	ldr	r3, [pc, #360]	; (100082cc <main+0xc5c>)
10008164:	801a      	strh	r2, [r3, #0]
													ColorQuot_Gen=ReadData[3]*0x100+ReadData[4];
10008166:	4b4a      	ldr	r3, [pc, #296]	; (10008290 <main+0xc20>)
10008168:	78db      	ldrb	r3, [r3, #3]
1000816a:	b29b      	uxth	r3, r3
1000816c:	021b      	lsls	r3, r3, #8
1000816e:	b29a      	uxth	r2, r3
10008170:	4b47      	ldr	r3, [pc, #284]	; (10008290 <main+0xc20>)
10008172:	791b      	ldrb	r3, [r3, #4]
10008174:	b29b      	uxth	r3, r3
10008176:	18d3      	adds	r3, r2, r3
10008178:	b29a      	uxth	r2, r3
1000817a:	4b55      	ldr	r3, [pc, #340]	; (100082d0 <main+0xc60>)
1000817c:	801a      	strh	r2, [r3, #0]


													bcuColorBerechnung();
1000817e:	f7fa f8b7 	bl	100022f0 <bcuColorBerechnung>
													bcuAktBerechnung();
10008182:	f7fa f84b 	bl	1000221c <bcuAktBerechnung>
													  bcuUebergabe();
10008186:	f7f9 ffed 	bl	10002164 <bcuUebergabe>
													  //DimmUebergabe();

													new_data_Bright_Color_Back();
1000818a:	f7f9 fa39 	bl	10001600 <new_data_Bright_Color_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000818e:	4b46      	ldr	r3, [pc, #280]	; (100082a8 <main+0xc38>)
10008190:	781b      	ldrb	r3, [r3, #0]
10008192:	1c1c      	adds	r4, r3, #0
10008194:	4a45      	ldr	r2, [pc, #276]	; (100082ac <main+0xc3c>)
10008196:	4b41      	ldr	r3, [pc, #260]	; (1000829c <main+0xc2c>)
10008198:	1c10      	adds	r0, r2, #0
1000819a:	1c19      	adds	r1, r3, #0
1000819c:	1c22      	adds	r2, r4, #0
1000819e:	f7fb fd7f 	bl	10003ca0 <UART_Transmit>
											break;
100081a2:	f001 f92b 	bl	100093fc <main+0x1d8c>

				case command_Quot_Walk_Resi :	linearwalk_gen = ReadData[1]*0x100+ReadData[2];
100081a6:	4b3a      	ldr	r3, [pc, #232]	; (10008290 <main+0xc20>)
100081a8:	785b      	ldrb	r3, [r3, #1]
100081aa:	b29b      	uxth	r3, r3
100081ac:	021b      	lsls	r3, r3, #8
100081ae:	b29a      	uxth	r2, r3
100081b0:	4b37      	ldr	r3, [pc, #220]	; (10008290 <main+0xc20>)
100081b2:	789b      	ldrb	r3, [r3, #2]
100081b4:	b29b      	uxth	r3, r3
100081b6:	18d3      	adds	r3, r2, r3
100081b8:	b29a      	uxth	r2, r3
100081ba:	4b46      	ldr	r3, [pc, #280]	; (100082d4 <main+0xc64>)
100081bc:	801a      	strh	r2, [r3, #0]
												linearwalk_ww1 = linearwalk_gen;
100081be:	4b45      	ldr	r3, [pc, #276]	; (100082d4 <main+0xc64>)
100081c0:	881a      	ldrh	r2, [r3, #0]
100081c2:	4b45      	ldr	r3, [pc, #276]	; (100082d8 <main+0xc68>)
100081c4:	801a      	strh	r2, [r3, #0]
												linearwalk_ww2 = linearwalk_gen;
100081c6:	4b43      	ldr	r3, [pc, #268]	; (100082d4 <main+0xc64>)
100081c8:	881a      	ldrh	r2, [r3, #0]
100081ca:	4b44      	ldr	r3, [pc, #272]	; (100082dc <main+0xc6c>)
100081cc:	801a      	strh	r2, [r3, #0]
												linearwalk_cw1 = linearwalk_gen;
100081ce:	4b41      	ldr	r3, [pc, #260]	; (100082d4 <main+0xc64>)
100081d0:	881a      	ldrh	r2, [r3, #0]
100081d2:	4b43      	ldr	r3, [pc, #268]	; (100082e0 <main+0xc70>)
100081d4:	801a      	strh	r2, [r3, #0]
												linearwalk_cw2 = linearwalk_gen;
100081d6:	4b3f      	ldr	r3, [pc, #252]	; (100082d4 <main+0xc64>)
100081d8:	881a      	ldrh	r2, [r3, #0]
100081da:	4b42      	ldr	r3, [pc, #264]	; (100082e4 <main+0xc74>)
100081dc:	801a      	strh	r2, [r3, #0]

												Farbe_wwcw_Quot_gen=ReadData[3]*0x100+ReadData[4];
100081de:	4b2c      	ldr	r3, [pc, #176]	; (10008290 <main+0xc20>)
100081e0:	78db      	ldrb	r3, [r3, #3]
100081e2:	b29b      	uxth	r3, r3
100081e4:	021b      	lsls	r3, r3, #8
100081e6:	b29a      	uxth	r2, r3
100081e8:	4b29      	ldr	r3, [pc, #164]	; (10008290 <main+0xc20>)
100081ea:	791b      	ldrb	r3, [r3, #4]
100081ec:	b29b      	uxth	r3, r3
100081ee:	18d3      	adds	r3, r2, r3
100081f0:	b29a      	uxth	r2, r3
100081f2:	4b3d      	ldr	r3, [pc, #244]	; (100082e8 <main+0xc78>)
100081f4:	801a      	strh	r2, [r3, #0]
												Farbe_ww1_Quot = ReadData[3];
100081f6:	4b26      	ldr	r3, [pc, #152]	; (10008290 <main+0xc20>)
100081f8:	78db      	ldrb	r3, [r3, #3]
100081fa:	b29a      	uxth	r2, r3
100081fc:	4b3b      	ldr	r3, [pc, #236]	; (100082ec <main+0xc7c>)
100081fe:	801a      	strh	r2, [r3, #0]
												Farbe_cw1_Quot = ReadData[3];
10008200:	4b23      	ldr	r3, [pc, #140]	; (10008290 <main+0xc20>)
10008202:	78db      	ldrb	r3, [r3, #3]
10008204:	b29a      	uxth	r2, r3
10008206:	4b3a      	ldr	r3, [pc, #232]	; (100082f0 <main+0xc80>)
10008208:	801a      	strh	r2, [r3, #0]
												Farbe_ww2_Quot = ReadData[4];
1000820a:	4b21      	ldr	r3, [pc, #132]	; (10008290 <main+0xc20>)
1000820c:	791b      	ldrb	r3, [r3, #4]
1000820e:	b29a      	uxth	r2, r3
10008210:	4b38      	ldr	r3, [pc, #224]	; (100082f4 <main+0xc84>)
10008212:	801a      	strh	r2, [r3, #0]
												Farbe_cw2_Quot = ReadData[4];
10008214:	4b1e      	ldr	r3, [pc, #120]	; (10008290 <main+0xc20>)
10008216:	791b      	ldrb	r3, [r3, #4]
10008218:	b29a      	uxth	r2, r3
1000821a:	4b37      	ldr	r3, [pc, #220]	; (100082f8 <main+0xc88>)
1000821c:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
1000821e:	f7f9 fffd 	bl	1000221c <bcuAktBerechnung>
												  bcuUebergabe();
10008222:	f7f9 ff9f 	bl	10002164 <bcuUebergabe>
												 // DimmUebergabe();

													new_data_Quot_Walk_Back();
10008226:	f7f9 fa2b 	bl	10001680 <new_data_Quot_Walk_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000822a:	4b1f      	ldr	r3, [pc, #124]	; (100082a8 <main+0xc38>)
1000822c:	781b      	ldrb	r3, [r3, #0]
1000822e:	1c1c      	adds	r4, r3, #0
10008230:	4a1e      	ldr	r2, [pc, #120]	; (100082ac <main+0xc3c>)
10008232:	4b1a      	ldr	r3, [pc, #104]	; (1000829c <main+0xc2c>)
10008234:	1c10      	adds	r0, r2, #0
10008236:	1c19      	adds	r1, r3, #0
10008238:	1c22      	adds	r2, r4, #0
1000823a:	f7fb fd31 	bl	10003ca0 <UART_Transmit>
											break;
1000823e:	f001 f8dd 	bl	100093fc <main+0x1d8c>





				case command_neuNodeIdResi :	if (ReadData[1] == ReadData[2] &&  Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]))
10008242:	4b13      	ldr	r3, [pc, #76]	; (10008290 <main+0xc20>)
10008244:	785a      	ldrb	r2, [r3, #1]
10008246:	4b12      	ldr	r3, [pc, #72]	; (10008290 <main+0xc20>)
10008248:	789b      	ldrb	r3, [r3, #2]
1000824a:	429a      	cmp	r2, r3
1000824c:	d15a      	bne.n	10008304 <main+0xc94>
1000824e:	4b15      	ldr	r3, [pc, #84]	; (100082a4 <main+0xc34>)
10008250:	881b      	ldrh	r3, [r3, #0]
10008252:	1c19      	adds	r1, r3, #0
10008254:	4b0e      	ldr	r3, [pc, #56]	; (10008290 <main+0xc20>)
10008256:	78db      	ldrb	r3, [r3, #3]
10008258:	021b      	lsls	r3, r3, #8
1000825a:	4a0d      	ldr	r2, [pc, #52]	; (10008290 <main+0xc20>)
1000825c:	7912      	ldrb	r2, [r2, #4]
1000825e:	189b      	adds	r3, r3, r2
10008260:	4299      	cmp	r1, r3
10008262:	d14f      	bne.n	10008304 <main+0xc94>
												{
												node_id_neu = ReadData[1];
10008264:	4b0a      	ldr	r3, [pc, #40]	; (10008290 <main+0xc20>)
10008266:	785a      	ldrb	r2, [r3, #1]
10008268:	4b24      	ldr	r3, [pc, #144]	; (100082fc <main+0xc8c>)
1000826a:	701a      	strb	r2, [r3, #0]
												command_nr=0x30;
1000826c:	4b24      	ldr	r3, [pc, #144]	; (10008300 <main+0xc90>)
1000826e:	2230      	movs	r2, #48	; 0x30
10008270:	801a      	strh	r2, [r3, #0]
												new_data_neuNodeIdBack();
10008272:	f7f9 fa75 	bl	10001760 <new_data_neuNodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008276:	4b0c      	ldr	r3, [pc, #48]	; (100082a8 <main+0xc38>)
10008278:	781b      	ldrb	r3, [r3, #0]
1000827a:	1c1c      	adds	r4, r3, #0
1000827c:	4a0b      	ldr	r2, [pc, #44]	; (100082ac <main+0xc3c>)
1000827e:	4b07      	ldr	r3, [pc, #28]	; (1000829c <main+0xc2c>)
10008280:	1c10      	adds	r0, r2, #0
10008282:	1c19      	adds	r1, r3, #0
10008284:	1c22      	adds	r2, r4, #0
10008286:	f7fb fd0b 	bl	10003ca0 <UART_Transmit>
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
1000828a:	f001 f8b7 	bl	100093fc <main+0x1d8c>
1000828e:	46c0      	nop			; (mov r8, r8)
10008290:	20000824 	.word	0x20000824
10008294:	2000076d 	.word	0x2000076d
10008298:	10009768 	.word	0x10009768
1000829c:	20000804 	.word	0x20000804
100082a0:	20000830 	.word	0x20000830
100082a4:	200008a8 	.word	0x200008a8
100082a8:	20000550 	.word	0x20000550
100082ac:	20000560 	.word	0x20000560
100082b0:	200008b0 	.word	0x200008b0
100082b4:	2000082c 	.word	0x2000082c
100082b8:	1000985c 	.word	0x1000985c
100082bc:	200008ac 	.word	0x200008ac
100082c0:	200008c0 	.word	0x200008c0
100082c4:	20000900 	.word	0x20000900
100082c8:	20000864 	.word	0x20000864
100082cc:	2000054c 	.word	0x2000054c
100082d0:	2000054e 	.word	0x2000054e
100082d4:	2000054a 	.word	0x2000054a
100082d8:	200007ec 	.word	0x200007ec
100082dc:	20000842 	.word	0x20000842
100082e0:	20000908 	.word	0x20000908
100082e4:	2000083e 	.word	0x2000083e
100082e8:	200008a0 	.word	0x200008a0
100082ec:	20000832 	.word	0x20000832
100082f0:	200008f4 	.word	0x200008f4
100082f4:	2000081c 	.word	0x2000081c
100082f8:	200008a6 	.word	0x200008a6
100082fc:	200007ca 	.word	0x200007ca
10008300:	20000c2e 	.word	0x20000c2e
												command_nr=0x30;
												new_data_neuNodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else {
												node_id_neu = node_id;
10008304:	4bf0      	ldr	r3, [pc, #960]	; (100086c8 <main+0x1058>)
10008306:	781a      	ldrb	r2, [r3, #0]
10008308:	4bf0      	ldr	r3, [pc, #960]	; (100086cc <main+0x105c>)
1000830a:	701a      	strb	r2, [r3, #0]
												command_nr=0x0;
1000830c:	4bf0      	ldr	r3, [pc, #960]	; (100086d0 <main+0x1060>)
1000830e:	2200      	movs	r2, #0
10008310:	801a      	strh	r2, [r3, #0]
												 new_data_HalloBack();
10008312:	f7f9 f9f5 	bl	10001700 <new_data_HalloBack>
												 new_data[6]='e';
10008316:	4bef      	ldr	r3, [pc, #956]	; (100086d4 <main+0x1064>)
10008318:	2265      	movs	r2, #101	; 0x65
1000831a:	719a      	strb	r2, [r3, #6]
												 new_data[7]= 4;
1000831c:	4bed      	ldr	r3, [pc, #948]	; (100086d4 <main+0x1064>)
1000831e:	2204      	movs	r2, #4
10008320:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008322:	4bed      	ldr	r3, [pc, #948]	; (100086d8 <main+0x1068>)
10008324:	881b      	ldrh	r3, [r3, #0]
10008326:	0a1b      	lsrs	r3, r3, #8
10008328:	b29b      	uxth	r3, r3
1000832a:	b2da      	uxtb	r2, r3
1000832c:	4be9      	ldr	r3, [pc, #932]	; (100086d4 <main+0x1064>)
1000832e:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008330:	4be9      	ldr	r3, [pc, #932]	; (100086d8 <main+0x1068>)
10008332:	881b      	ldrh	r3, [r3, #0]
10008334:	b2da      	uxtb	r2, r3
10008336:	4be7      	ldr	r3, [pc, #924]	; (100086d4 <main+0x1064>)
10008338:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000833a:	4be8      	ldr	r3, [pc, #928]	; (100086dc <main+0x106c>)
1000833c:	781b      	ldrb	r3, [r3, #0]
1000833e:	1c1c      	adds	r4, r3, #0
10008340:	4ae7      	ldr	r2, [pc, #924]	; (100086e0 <main+0x1070>)
10008342:	4be4      	ldr	r3, [pc, #912]	; (100086d4 <main+0x1064>)
10008344:	1c10      	adds	r0, r2, #0
10008346:	1c19      	adds	r1, r3, #0
10008348:	1c22      	adds	r2, r4, #0
1000834a:	f7fb fca9 	bl	10003ca0 <UART_Transmit>
												}

											break;
1000834e:	f001 f855 	bl	100093fc <main+0x1d8c>

				case command_neuSerNrResi :
												command_nr = 0x45;
10008352:	4bdf      	ldr	r3, [pc, #892]	; (100086d0 <main+0x1060>)
10008354:	2245      	movs	r2, #69	; 0x45
10008356:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrH  = ReadData[1] * 0x100 + ReadData[2];
10008358:	4be2      	ldr	r3, [pc, #904]	; (100086e4 <main+0x1074>)
1000835a:	785b      	ldrb	r3, [r3, #1]
1000835c:	b29b      	uxth	r3, r3
1000835e:	021b      	lsls	r3, r3, #8
10008360:	b29a      	uxth	r2, r3
10008362:	4be0      	ldr	r3, [pc, #896]	; (100086e4 <main+0x1074>)
10008364:	789b      	ldrb	r3, [r3, #2]
10008366:	b29b      	uxth	r3, r3
10008368:	18d3      	adds	r3, r2, r3
1000836a:	b29a      	uxth	r2, r3
1000836c:	4bde      	ldr	r3, [pc, #888]	; (100086e8 <main+0x1078>)
1000836e:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrL  = ReadData[3] * 0x100 + ReadData[4];
10008370:	4bdc      	ldr	r3, [pc, #880]	; (100086e4 <main+0x1074>)
10008372:	78db      	ldrb	r3, [r3, #3]
10008374:	b29b      	uxth	r3, r3
10008376:	021b      	lsls	r3, r3, #8
10008378:	b29a      	uxth	r2, r3
1000837a:	4bda      	ldr	r3, [pc, #872]	; (100086e4 <main+0x1074>)
1000837c:	791b      	ldrb	r3, [r3, #4]
1000837e:	b29b      	uxth	r3, r3
10008380:	18d3      	adds	r3, r2, r3
10008382:	b29a      	uxth	r2, r3
10008384:	4bd9      	ldr	r3, [pc, #868]	; (100086ec <main+0x107c>)
10008386:	801a      	strh	r2, [r3, #0]
												new_data_neuSerNrBack();
10008388:	f7f9 fa30 	bl	100017ec <new_data_neuSerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000838c:	4bd3      	ldr	r3, [pc, #844]	; (100086dc <main+0x106c>)
1000838e:	781b      	ldrb	r3, [r3, #0]
10008390:	1c1c      	adds	r4, r3, #0
10008392:	4ad3      	ldr	r2, [pc, #844]	; (100086e0 <main+0x1070>)
10008394:	4bcf      	ldr	r3, [pc, #828]	; (100086d4 <main+0x1064>)
10008396:	1c10      	adds	r0, r2, #0
10008398:	1c19      	adds	r1, r3, #0
1000839a:	1c22      	adds	r2, r4, #0
1000839c:	f7fb fc80 	bl	10003ca0 <UART_Transmit>
											break;
100083a0:	f001 f82c 	bl	100093fc <main+0x1d8c>
				case command_SerNrResi :		tester = readSerNrEEprom();
100083a4:	f7f9 fbba 	bl	10001b1c <readSerNrEEprom>
100083a8:	1c03      	adds	r3, r0, #0
100083aa:	1c1a      	adds	r2, r3, #0
100083ac:	4bd0      	ldr	r3, [pc, #832]	; (100086f0 <main+0x1080>)
100083ae:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100083b0:	4bcf      	ldr	r3, [pc, #828]	; (100086f0 <main+0x1080>)
100083b2:	681b      	ldr	r3, [r3, #0]
100083b4:	2b03      	cmp	r3, #3
100083b6:	d125      	bne.n	10008404 <main+0xd94>
												{
												Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
100083b8:	4bce      	ldr	r3, [pc, #824]	; (100086f4 <main+0x1084>)
100083ba:	781b      	ldrb	r3, [r3, #0]
100083bc:	b29b      	uxth	r3, r3
100083be:	021b      	lsls	r3, r3, #8
100083c0:	b29a      	uxth	r2, r3
100083c2:	4bcc      	ldr	r3, [pc, #816]	; (100086f4 <main+0x1084>)
100083c4:	785b      	ldrb	r3, [r3, #1]
100083c6:	b29b      	uxth	r3, r3
100083c8:	18d3      	adds	r3, r2, r3
100083ca:	b29a      	uxth	r2, r3
100083cc:	4bca      	ldr	r3, [pc, #808]	; (100086f8 <main+0x1088>)
100083ce:	801a      	strh	r2, [r3, #0]
												Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
100083d0:	4bc8      	ldr	r3, [pc, #800]	; (100086f4 <main+0x1084>)
100083d2:	789b      	ldrb	r3, [r3, #2]
100083d4:	b29b      	uxth	r3, r3
100083d6:	021b      	lsls	r3, r3, #8
100083d8:	b29a      	uxth	r2, r3
100083da:	4bc6      	ldr	r3, [pc, #792]	; (100086f4 <main+0x1084>)
100083dc:	78db      	ldrb	r3, [r3, #3]
100083de:	b29b      	uxth	r3, r3
100083e0:	18d3      	adds	r3, r2, r3
100083e2:	b29a      	uxth	r2, r3
100083e4:	4bbc      	ldr	r3, [pc, #752]	; (100086d8 <main+0x1068>)
100083e6:	801a      	strh	r2, [r3, #0]
												new_data_SerNrBack();
100083e8:	f7f9 faa6 	bl	10001938 <new_data_SerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100083ec:	4bbb      	ldr	r3, [pc, #748]	; (100086dc <main+0x106c>)
100083ee:	781b      	ldrb	r3, [r3, #0]
100083f0:	1c1c      	adds	r4, r3, #0
100083f2:	4abb      	ldr	r2, [pc, #748]	; (100086e0 <main+0x1070>)
100083f4:	4bb7      	ldr	r3, [pc, #732]	; (100086d4 <main+0x1064>)
100083f6:	1c10      	adds	r0, r2, #0
100083f8:	1c19      	adds	r1, r3, #0
100083fa:	1c22      	adds	r2, r4, #0
100083fc:	f7fb fc50 	bl	10003ca0 <UART_Transmit>
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
10008400:	f000 fffc 	bl	100093fc <main+0x1d8c>
												new_data_SerNrBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008404:	f7f9 f97c 	bl	10001700 <new_data_HalloBack>
												new_data[6]='e';
10008408:	4bb2      	ldr	r3, [pc, #712]	; (100086d4 <main+0x1064>)
1000840a:	2265      	movs	r2, #101	; 0x65
1000840c:	719a      	strb	r2, [r3, #6]
												new_data[7]=10;
1000840e:	4bb1      	ldr	r3, [pc, #708]	; (100086d4 <main+0x1064>)
10008410:	220a      	movs	r2, #10
10008412:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008414:	4bb6      	ldr	r3, [pc, #728]	; (100086f0 <main+0x1080>)
10008416:	681b      	ldr	r3, [r3, #0]
10008418:	b2da      	uxtb	r2, r3
1000841a:	4bae      	ldr	r3, [pc, #696]	; (100086d4 <main+0x1064>)
1000841c:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
1000841e:	4bad      	ldr	r3, [pc, #692]	; (100086d4 <main+0x1064>)
10008420:	2200      	movs	r2, #0
10008422:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008424:	4bad      	ldr	r3, [pc, #692]	; (100086dc <main+0x106c>)
10008426:	781b      	ldrb	r3, [r3, #0]
10008428:	1c1c      	adds	r4, r3, #0
1000842a:	4aad      	ldr	r2, [pc, #692]	; (100086e0 <main+0x1070>)
1000842c:	4ba9      	ldr	r3, [pc, #676]	; (100086d4 <main+0x1064>)
1000842e:	1c10      	adds	r0, r2, #0
10008430:	1c19      	adds	r1, r3, #0
10008432:	1c22      	adds	r2, r4, #0
10008434:	f7fb fc34 	bl	10003ca0 <UART_Transmit>
												}

											break;
10008438:	f000 ffe0 	bl	100093fc <main+0x1d8c>
				case command_NodeIdResi :		tester = readNodeIdEEprom();
1000843c:	f7f9 fb96 	bl	10001b6c <readNodeIdEEprom>
10008440:	1c03      	adds	r3, r0, #0
10008442:	1c1a      	adds	r2, r3, #0
10008444:	4baa      	ldr	r3, [pc, #680]	; (100086f0 <main+0x1080>)
10008446:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
10008448:	4ba9      	ldr	r3, [pc, #676]	; (100086f0 <main+0x1080>)
1000844a:	681b      	ldr	r3, [r3, #0]
1000844c:	2b03      	cmp	r3, #3
1000844e:	d123      	bne.n	10008498 <main+0xe28>
												{
												node_id_alt = ReadBuffer2[0];
10008450:	4baa      	ldr	r3, [pc, #680]	; (100086fc <main+0x108c>)
10008452:	781a      	ldrb	r2, [r3, #0]
10008454:	4baa      	ldr	r3, [pc, #680]	; (10008700 <main+0x1090>)
10008456:	701a      	strb	r2, [r3, #0]
												node_id  = ReadBuffer2[1];
10008458:	4ba8      	ldr	r3, [pc, #672]	; (100086fc <main+0x108c>)
1000845a:	785a      	ldrb	r2, [r3, #1]
1000845c:	4b9a      	ldr	r3, [pc, #616]	; (100086c8 <main+0x1058>)
1000845e:	701a      	strb	r2, [r3, #0]
												node_id_16bit = ReadBuffer2[2] * 0xFF + ReadBuffer2[3];
10008460:	4ba6      	ldr	r3, [pc, #664]	; (100086fc <main+0x108c>)
10008462:	789b      	ldrb	r3, [r3, #2]
10008464:	b29b      	uxth	r3, r3
10008466:	1c1a      	adds	r2, r3, #0
10008468:	0212      	lsls	r2, r2, #8
1000846a:	1ad3      	subs	r3, r2, r3
1000846c:	b29a      	uxth	r2, r3
1000846e:	4ba3      	ldr	r3, [pc, #652]	; (100086fc <main+0x108c>)
10008470:	78db      	ldrb	r3, [r3, #3]
10008472:	b29b      	uxth	r3, r3
10008474:	18d3      	adds	r3, r2, r3
10008476:	b29a      	uxth	r2, r3
10008478:	4ba2      	ldr	r3, [pc, #648]	; (10008704 <main+0x1094>)
1000847a:	801a      	strh	r2, [r3, #0]
												new_data_NodeIdBack();
1000847c:	f7f9 fa12 	bl	100018a4 <new_data_NodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008480:	4b96      	ldr	r3, [pc, #600]	; (100086dc <main+0x106c>)
10008482:	781b      	ldrb	r3, [r3, #0]
10008484:	1c1c      	adds	r4, r3, #0
10008486:	4a96      	ldr	r2, [pc, #600]	; (100086e0 <main+0x1070>)
10008488:	4b92      	ldr	r3, [pc, #584]	; (100086d4 <main+0x1064>)
1000848a:	1c10      	adds	r0, r2, #0
1000848c:	1c19      	adds	r1, r3, #0
1000848e:	1c22      	adds	r2, r4, #0
10008490:	f7fb fc06 	bl	10003ca0 <UART_Transmit>
												new_data[7]=11;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008494:	f000 ffb2 	bl	100093fc <main+0x1d8c>
												new_data_NodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008498:	f7f9 f932 	bl	10001700 <new_data_HalloBack>
												new_data[6]='e';
1000849c:	4b8d      	ldr	r3, [pc, #564]	; (100086d4 <main+0x1064>)
1000849e:	2265      	movs	r2, #101	; 0x65
100084a0:	719a      	strb	r2, [r3, #6]
												new_data[7]=11;
100084a2:	4b8c      	ldr	r3, [pc, #560]	; (100086d4 <main+0x1064>)
100084a4:	220b      	movs	r2, #11
100084a6:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100084a8:	4b91      	ldr	r3, [pc, #580]	; (100086f0 <main+0x1080>)
100084aa:	681b      	ldr	r3, [r3, #0]
100084ac:	b2da      	uxtb	r2, r3
100084ae:	4b89      	ldr	r3, [pc, #548]	; (100086d4 <main+0x1064>)
100084b0:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
100084b2:	4b88      	ldr	r3, [pc, #544]	; (100086d4 <main+0x1064>)
100084b4:	2200      	movs	r2, #0
100084b6:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100084b8:	4b88      	ldr	r3, [pc, #544]	; (100086dc <main+0x106c>)
100084ba:	781b      	ldrb	r3, [r3, #0]
100084bc:	1c1c      	adds	r4, r3, #0
100084be:	4a88      	ldr	r2, [pc, #544]	; (100086e0 <main+0x1070>)
100084c0:	4b84      	ldr	r3, [pc, #528]	; (100086d4 <main+0x1064>)
100084c2:	1c10      	adds	r0, r2, #0
100084c4:	1c19      	adds	r1, r3, #0
100084c6:	1c22      	adds	r2, r4, #0
100084c8:	f7fb fbea 	bl	10003ca0 <UART_Transmit>
												}
											break;
100084cc:	f000 ff96 	bl	100093fc <main+0x1d8c>

				case command_akt_lightEEResi :		tester = read_akt_light_EEprom();
100084d0:	f7f9 fb74 	bl	10001bbc <read_akt_light_EEprom>
100084d4:	1c03      	adds	r3, r0, #0
100084d6:	1c1a      	adds	r2, r3, #0
100084d8:	4b85      	ldr	r3, [pc, #532]	; (100086f0 <main+0x1080>)
100084da:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100084dc:	4b84      	ldr	r3, [pc, #528]	; (100086f0 <main+0x1080>)
100084de:	681b      	ldr	r3, [r3, #0]
100084e0:	2b03      	cmp	r3, #3
100084e2:	d110      	bne.n	10008506 <main+0xe96>
												{
													new_data_readbuff2Back();
100084e4:	f7f9 fa68 	bl	100019b8 <new_data_readbuff2Back>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
100084e8:	4b7a      	ldr	r3, [pc, #488]	; (100086d4 <main+0x1064>)
100084ea:	2204      	movs	r2, #4
100084ec:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100084ee:	4b7b      	ldr	r3, [pc, #492]	; (100086dc <main+0x106c>)
100084f0:	781b      	ldrb	r3, [r3, #0]
100084f2:	1c1c      	adds	r4, r3, #0
100084f4:	4a7a      	ldr	r2, [pc, #488]	; (100086e0 <main+0x1070>)
100084f6:	4b77      	ldr	r3, [pc, #476]	; (100086d4 <main+0x1064>)
100084f8:	1c10      	adds	r0, r2, #0
100084fa:	1c19      	adds	r1, r3, #0
100084fc:	1c22      	adds	r2, r4, #0
100084fe:	f7fb fbcf 	bl	10003ca0 <UART_Transmit>
												new_data[7]=45;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008502:	f000 ff7b 	bl	100093fc <main+0x1d8c>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008506:	f7f9 f8fb 	bl	10001700 <new_data_HalloBack>
												new_data[6]='e';
1000850a:	4b72      	ldr	r3, [pc, #456]	; (100086d4 <main+0x1064>)
1000850c:	2265      	movs	r2, #101	; 0x65
1000850e:	719a      	strb	r2, [r3, #6]
												new_data[7]=45;
10008510:	4b70      	ldr	r3, [pc, #448]	; (100086d4 <main+0x1064>)
10008512:	222d      	movs	r2, #45	; 0x2d
10008514:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008516:	4b76      	ldr	r3, [pc, #472]	; (100086f0 <main+0x1080>)
10008518:	681b      	ldr	r3, [r3, #0]
1000851a:	b2da      	uxtb	r2, r3
1000851c:	4b6d      	ldr	r3, [pc, #436]	; (100086d4 <main+0x1064>)
1000851e:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
10008520:	4b6c      	ldr	r3, [pc, #432]	; (100086d4 <main+0x1064>)
10008522:	2200      	movs	r2, #0
10008524:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008526:	4b6d      	ldr	r3, [pc, #436]	; (100086dc <main+0x106c>)
10008528:	781b      	ldrb	r3, [r3, #0]
1000852a:	1c1c      	adds	r4, r3, #0
1000852c:	4a6c      	ldr	r2, [pc, #432]	; (100086e0 <main+0x1070>)
1000852e:	4b69      	ldr	r3, [pc, #420]	; (100086d4 <main+0x1064>)
10008530:	1c10      	adds	r0, r2, #0
10008532:	1c19      	adds	r1, r3, #0
10008534:	1c22      	adds	r2, r4, #0
10008536:	f7fb fbb3 	bl	10003ca0 <UART_Transmit>
												}
											break;
1000853a:	f000 ff5f 	bl	100093fc <main+0x1d8c>
				case command_offlightEEResi :		tester = read_off_light_EEprom();
1000853e:	f7f9 fb65 	bl	10001c0c <read_off_light_EEprom>
10008542:	1c03      	adds	r3, r0, #0
10008544:	1c1a      	adds	r2, r3, #0
10008546:	4b6a      	ldr	r3, [pc, #424]	; (100086f0 <main+0x1080>)
10008548:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
1000854a:	4b69      	ldr	r3, [pc, #420]	; (100086f0 <main+0x1080>)
1000854c:	681b      	ldr	r3, [r3, #0]
1000854e:	2b03      	cmp	r3, #3
10008550:	d110      	bne.n	10008574 <main+0xf04>
												{
													new_data_readbuff2Back();
10008552:	f7f9 fa31 	bl	100019b8 <new_data_readbuff2Back>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
10008556:	4b5f      	ldr	r3, [pc, #380]	; (100086d4 <main+0x1064>)
10008558:	2205      	movs	r2, #5
1000855a:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000855c:	4b5f      	ldr	r3, [pc, #380]	; (100086dc <main+0x106c>)
1000855e:	781b      	ldrb	r3, [r3, #0]
10008560:	1c1c      	adds	r4, r3, #0
10008562:	4a5f      	ldr	r2, [pc, #380]	; (100086e0 <main+0x1070>)
10008564:	4b5b      	ldr	r3, [pc, #364]	; (100086d4 <main+0x1064>)
10008566:	1c10      	adds	r0, r2, #0
10008568:	1c19      	adds	r1, r3, #0
1000856a:	1c22      	adds	r2, r4, #0
1000856c:	f7fb fb98 	bl	10003ca0 <UART_Transmit>
												new_data[7]=21;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008570:	f000 ff44 	bl	100093fc <main+0x1d8c>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008574:	f7f9 f8c4 	bl	10001700 <new_data_HalloBack>
												new_data[6]='e';
10008578:	4b56      	ldr	r3, [pc, #344]	; (100086d4 <main+0x1064>)
1000857a:	2265      	movs	r2, #101	; 0x65
1000857c:	719a      	strb	r2, [r3, #6]
												new_data[7]=21;
1000857e:	4b55      	ldr	r3, [pc, #340]	; (100086d4 <main+0x1064>)
10008580:	2215      	movs	r2, #21
10008582:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008584:	4b5a      	ldr	r3, [pc, #360]	; (100086f0 <main+0x1080>)
10008586:	681b      	ldr	r3, [r3, #0]
10008588:	b2da      	uxtb	r2, r3
1000858a:	4b52      	ldr	r3, [pc, #328]	; (100086d4 <main+0x1064>)
1000858c:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
1000858e:	4b51      	ldr	r3, [pc, #324]	; (100086d4 <main+0x1064>)
10008590:	2200      	movs	r2, #0
10008592:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008594:	4b51      	ldr	r3, [pc, #324]	; (100086dc <main+0x106c>)
10008596:	781b      	ldrb	r3, [r3, #0]
10008598:	1c1c      	adds	r4, r3, #0
1000859a:	4a51      	ldr	r2, [pc, #324]	; (100086e0 <main+0x1070>)
1000859c:	4b4d      	ldr	r3, [pc, #308]	; (100086d4 <main+0x1064>)
1000859e:	1c10      	adds	r0, r2, #0
100085a0:	1c19      	adds	r1, r3, #0
100085a2:	1c22      	adds	r2, r4, #0
100085a4:	f7fb fb7c 	bl	10003ca0 <UART_Transmit>
												}
											break;
100085a8:	f000 ff28 	bl	100093fc <main+0x1d8c>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
100085ac:	4b48      	ldr	r3, [pc, #288]	; (100086d0 <main+0x1060>)
100085ae:	881b      	ldrh	r3, [r3, #0]
100085b0:	2b47      	cmp	r3, #71	; 0x47
100085b2:	d000      	beq.n	100085b6 <main+0xf46>
100085b4:	e0aa      	b.n	1000870c <main+0x109c>
100085b6:	4b50      	ldr	r3, [pc, #320]	; (100086f8 <main+0x1088>)
100085b8:	881b      	ldrh	r3, [r3, #0]
100085ba:	1c19      	adds	r1, r3, #0
100085bc:	4b49      	ldr	r3, [pc, #292]	; (100086e4 <main+0x1074>)
100085be:	785b      	ldrb	r3, [r3, #1]
100085c0:	021b      	lsls	r3, r3, #8
100085c2:	4a48      	ldr	r2, [pc, #288]	; (100086e4 <main+0x1074>)
100085c4:	7892      	ldrb	r2, [r2, #2]
100085c6:	189b      	adds	r3, r3, r2
100085c8:	4299      	cmp	r1, r3
100085ca:	d000      	beq.n	100085ce <main+0xf5e>
100085cc:	e09e      	b.n	1000870c <main+0x109c>
100085ce:	4b42      	ldr	r3, [pc, #264]	; (100086d8 <main+0x1068>)
100085d0:	881b      	ldrh	r3, [r3, #0]
100085d2:	1c19      	adds	r1, r3, #0
100085d4:	4b43      	ldr	r3, [pc, #268]	; (100086e4 <main+0x1074>)
100085d6:	78db      	ldrb	r3, [r3, #3]
100085d8:	021b      	lsls	r3, r3, #8
100085da:	4a42      	ldr	r2, [pc, #264]	; (100086e4 <main+0x1074>)
100085dc:	7912      	ldrb	r2, [r2, #4]
100085de:	189b      	adds	r3, r3, r2
100085e0:	4299      	cmp	r1, r3
100085e2:	d000      	beq.n	100085e6 <main+0xf76>
100085e4:	e092      	b.n	1000870c <main+0x109c>
												{
												tester = readNodeIdEEprom();
100085e6:	f7f9 fac1 	bl	10001b6c <readNodeIdEEprom>
100085ea:	1c03      	adds	r3, r0, #0
100085ec:	1c1a      	adds	r2, r3, #0
100085ee:	4b40      	ldr	r3, [pc, #256]	; (100086f0 <main+0x1080>)
100085f0:	601a      	str	r2, [r3, #0]
												  if (tester == 0x03)
100085f2:	4b3f      	ldr	r3, [pc, #252]	; (100086f0 <main+0x1080>)
100085f4:	681b      	ldr	r3, [r3, #0]
100085f6:	2b03      	cmp	r3, #3
100085f8:	d14b      	bne.n	10008692 <main+0x1022>
											      {
												  ReadBuffer2[0]= 	node_id; //highbyte
100085fa:	4b33      	ldr	r3, [pc, #204]	; (100086c8 <main+0x1058>)
100085fc:	781a      	ldrb	r2, [r3, #0]
100085fe:	4b3f      	ldr	r3, [pc, #252]	; (100086fc <main+0x108c>)
10008600:	701a      	strb	r2, [r3, #0]
												  ReadBuffer2[1]= 	node_id_neu; //lowbyte
10008602:	4b32      	ldr	r3, [pc, #200]	; (100086cc <main+0x105c>)
10008604:	781a      	ldrb	r2, [r3, #0]
10008606:	4b3d      	ldr	r3, [pc, #244]	; (100086fc <main+0x108c>)
10008608:	705a      	strb	r2, [r3, #1]
												  tester2 = writeNodeid_B2_EEprom();
1000860a:	f7f9 fb5d 	bl	10001cc8 <writeNodeid_B2_EEprom>
1000860e:	1c03      	adds	r3, r0, #0
10008610:	b29a      	uxth	r2, r3
10008612:	4b3d      	ldr	r3, [pc, #244]	; (10008708 <main+0x1098>)
10008614:	801a      	strh	r2, [r3, #0]
												    if( tester2  == 0x03 )
10008616:	4b3c      	ldr	r3, [pc, #240]	; (10008708 <main+0x1098>)
10008618:	881b      	ldrh	r3, [r3, #0]
1000861a:	2b03      	cmp	r3, #3
1000861c:	d11c      	bne.n	10008658 <main+0xfe8>
											        {
														new_data_HalloBack();
1000861e:	f7f9 f86f 	bl	10001700 <new_data_HalloBack>
														 new_data[6]='i';
10008622:	4b2c      	ldr	r3, [pc, #176]	; (100086d4 <main+0x1064>)
10008624:	2269      	movs	r2, #105	; 0x69
10008626:	719a      	strb	r2, [r3, #6]
														 new_data[7]='n';
10008628:	4b2a      	ldr	r3, [pc, #168]	; (100086d4 <main+0x1064>)
1000862a:	226e      	movs	r2, #110	; 0x6e
1000862c:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
1000862e:	4b30      	ldr	r3, [pc, #192]	; (100086f0 <main+0x1080>)
10008630:	681b      	ldr	r3, [r3, #0]
10008632:	b2da      	uxtb	r2, r3
10008634:	4b27      	ldr	r3, [pc, #156]	; (100086d4 <main+0x1064>)
10008636:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
10008638:	4b33      	ldr	r3, [pc, #204]	; (10008708 <main+0x1098>)
1000863a:	881b      	ldrh	r3, [r3, #0]
1000863c:	b2da      	uxtb	r2, r3
1000863e:	4b25      	ldr	r3, [pc, #148]	; (100086d4 <main+0x1064>)
10008640:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008642:	4b26      	ldr	r3, [pc, #152]	; (100086dc <main+0x106c>)
10008644:	781b      	ldrb	r3, [r3, #0]
10008646:	1c1c      	adds	r4, r3, #0
10008648:	4a25      	ldr	r2, [pc, #148]	; (100086e0 <main+0x1070>)
1000864a:	4b22      	ldr	r3, [pc, #136]	; (100086d4 <main+0x1064>)
1000864c:	1c10      	adds	r0, r2, #0
1000864e:	1c19      	adds	r1, r3, #0
10008650:	1c22      	adds	r2, r4, #0
10008652:	f7fb fb25 	bl	10003ca0 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
10008656:	e075      	b.n	10008744 <main+0x10d4>
														 new_data[9]=tester2;
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
											        }
												    else
												    {
													new_data_HalloBack();
10008658:	f7f9 f852 	bl	10001700 <new_data_HalloBack>
														 new_data[6]='e';
1000865c:	4b1d      	ldr	r3, [pc, #116]	; (100086d4 <main+0x1064>)
1000865e:	2265      	movs	r2, #101	; 0x65
10008660:	719a      	strb	r2, [r3, #6]
														 new_data[7]=7;
10008662:	4b1c      	ldr	r3, [pc, #112]	; (100086d4 <main+0x1064>)
10008664:	2207      	movs	r2, #7
10008666:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
10008668:	4b21      	ldr	r3, [pc, #132]	; (100086f0 <main+0x1080>)
1000866a:	681b      	ldr	r3, [r3, #0]
1000866c:	b2da      	uxtb	r2, r3
1000866e:	4b19      	ldr	r3, [pc, #100]	; (100086d4 <main+0x1064>)
10008670:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
10008672:	4b25      	ldr	r3, [pc, #148]	; (10008708 <main+0x1098>)
10008674:	881b      	ldrh	r3, [r3, #0]
10008676:	b2da      	uxtb	r2, r3
10008678:	4b16      	ldr	r3, [pc, #88]	; (100086d4 <main+0x1064>)
1000867a:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000867c:	4b17      	ldr	r3, [pc, #92]	; (100086dc <main+0x106c>)
1000867e:	781b      	ldrb	r3, [r3, #0]
10008680:	1c1c      	adds	r4, r3, #0
10008682:	4a17      	ldr	r2, [pc, #92]	; (100086e0 <main+0x1070>)
10008684:	4b13      	ldr	r3, [pc, #76]	; (100086d4 <main+0x1064>)
10008686:	1c10      	adds	r0, r2, #0
10008688:	1c19      	adds	r1, r3, #0
1000868a:	1c22      	adds	r2, r4, #0
1000868c:	f7fb fb08 	bl	10003ca0 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
10008690:	e058      	b.n	10008744 <main+0x10d4>
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
											      }
												    else
												  {
												  new_data_HalloBack();
10008692:	f7f9 f835 	bl	10001700 <new_data_HalloBack>
												  new_data[6]='e';
10008696:	4b0f      	ldr	r3, [pc, #60]	; (100086d4 <main+0x1064>)
10008698:	2265      	movs	r2, #101	; 0x65
1000869a:	719a      	strb	r2, [r3, #6]
												  new_data[7]=8;
1000869c:	4b0d      	ldr	r3, [pc, #52]	; (100086d4 <main+0x1064>)
1000869e:	2208      	movs	r2, #8
100086a0:	71da      	strb	r2, [r3, #7]
												  new_data[8]=tester;
100086a2:	4b13      	ldr	r3, [pc, #76]	; (100086f0 <main+0x1080>)
100086a4:	681b      	ldr	r3, [r3, #0]
100086a6:	b2da      	uxtb	r2, r3
100086a8:	4b0a      	ldr	r3, [pc, #40]	; (100086d4 <main+0x1064>)
100086aa:	721a      	strb	r2, [r3, #8]
												  new_data[9]=0;
100086ac:	4b09      	ldr	r3, [pc, #36]	; (100086d4 <main+0x1064>)
100086ae:	2200      	movs	r2, #0
100086b0:	725a      	strb	r2, [r3, #9]
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
100086b2:	4b0a      	ldr	r3, [pc, #40]	; (100086dc <main+0x106c>)
100086b4:	781b      	ldrb	r3, [r3, #0]
100086b6:	1c1c      	adds	r4, r3, #0
100086b8:	4a09      	ldr	r2, [pc, #36]	; (100086e0 <main+0x1070>)
100086ba:	4b06      	ldr	r3, [pc, #24]	; (100086d4 <main+0x1064>)
100086bc:	1c10      	adds	r0, r2, #0
100086be:	1c19      	adds	r1, r3, #0
100086c0:	1c22      	adds	r2, r4, #0
100086c2:	f7fb faed 	bl	10003ca0 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
100086c6:	e03d      	b.n	10008744 <main+0x10d4>
100086c8:	20000836 	.word	0x20000836
100086cc:	200007ca 	.word	0x200007ca
100086d0:	20000c2e 	.word	0x20000c2e
100086d4:	20000804 	.word	0x20000804
100086d8:	200008a8 	.word	0x200008a8
100086dc:	20000550 	.word	0x20000550
100086e0:	20000560 	.word	0x20000560
100086e4:	20000824 	.word	0x20000824
100086e8:	20000816 	.word	0x20000816
100086ec:	20000904 	.word	0x20000904
100086f0:	20000c28 	.word	0x20000c28
100086f4:	20000890 	.word	0x20000890
100086f8:	20000830 	.word	0x20000830
100086fc:	20000848 	.word	0x20000848
10008700:	20000844 	.word	0x20000844
10008704:	20000860 	.word	0x20000860
10008708:	20000c34 	.word	0x20000c34
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
												}
										        else
										        {
										         new_data_HalloBack();
1000870c:	f7f8 fff8 	bl	10001700 <new_data_HalloBack>
										         new_data[6]='e';
10008710:	4bc5      	ldr	r3, [pc, #788]	; (10008a28 <main+0x13b8>)
10008712:	2265      	movs	r2, #101	; 0x65
10008714:	719a      	strb	r2, [r3, #6]
										         new_data[7]=9;
10008716:	4bc4      	ldr	r3, [pc, #784]	; (10008a28 <main+0x13b8>)
10008718:	2209      	movs	r2, #9
1000871a:	71da      	strb	r2, [r3, #7]
										         new_data[8]=command_nr;
1000871c:	4bc3      	ldr	r3, [pc, #780]	; (10008a2c <main+0x13bc>)
1000871e:	881b      	ldrh	r3, [r3, #0]
10008720:	b2da      	uxtb	r2, r3
10008722:	4bc1      	ldr	r3, [pc, #772]	; (10008a28 <main+0x13b8>)
10008724:	721a      	strb	r2, [r3, #8]
										         new_data[9]=0;
10008726:	4bc0      	ldr	r3, [pc, #768]	; (10008a28 <main+0x13b8>)
10008728:	2200      	movs	r2, #0
1000872a:	725a      	strb	r2, [r3, #9]
										         UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000872c:	4bc0      	ldr	r3, [pc, #768]	; (10008a30 <main+0x13c0>)
1000872e:	781b      	ldrb	r3, [r3, #0]
10008730:	1c1c      	adds	r4, r3, #0
10008732:	4ac0      	ldr	r2, [pc, #768]	; (10008a34 <main+0x13c4>)
10008734:	4bbc      	ldr	r3, [pc, #752]	; (10008a28 <main+0x13b8>)
10008736:	1c10      	adds	r0, r2, #0
10008738:	1c19      	adds	r1, r3, #0
1000873a:	1c22      	adds	r2, r4, #0
1000873c:	f7fb fab0 	bl	10003ca0 <UART_Transmit>
										         }

											break;
10008740:	f000 fe5c 	bl	100093fc <main+0x1d8c>
10008744:	f000 fe5a 	bl	100093fc <main+0x1d8c>

				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008748:	4bb8      	ldr	r3, [pc, #736]	; (10008a2c <main+0x13bc>)
1000874a:	881b      	ldrh	r3, [r3, #0]
1000874c:	2b66      	cmp	r3, #102	; 0x66
1000874e:	d000      	beq.n	10008752 <main+0x10e2>
10008750:	e07a      	b.n	10008848 <main+0x11d8>
10008752:	4bb9      	ldr	r3, [pc, #740]	; (10008a38 <main+0x13c8>)
10008754:	881b      	ldrh	r3, [r3, #0]
10008756:	1c19      	adds	r1, r3, #0
10008758:	4bb8      	ldr	r3, [pc, #736]	; (10008a3c <main+0x13cc>)
1000875a:	785b      	ldrb	r3, [r3, #1]
1000875c:	021b      	lsls	r3, r3, #8
1000875e:	4ab7      	ldr	r2, [pc, #732]	; (10008a3c <main+0x13cc>)
10008760:	7892      	ldrb	r2, [r2, #2]
10008762:	189b      	adds	r3, r3, r2
10008764:	4299      	cmp	r1, r3
10008766:	d16f      	bne.n	10008848 <main+0x11d8>
10008768:	4bb5      	ldr	r3, [pc, #724]	; (10008a40 <main+0x13d0>)
1000876a:	881b      	ldrh	r3, [r3, #0]
1000876c:	1c19      	adds	r1, r3, #0
1000876e:	4bb3      	ldr	r3, [pc, #716]	; (10008a3c <main+0x13cc>)
10008770:	78db      	ldrb	r3, [r3, #3]
10008772:	021b      	lsls	r3, r3, #8
10008774:	4ab1      	ldr	r2, [pc, #708]	; (10008a3c <main+0x13cc>)
10008776:	7912      	ldrb	r2, [r2, #4]
10008778:	189b      	adds	r3, r3, r2
1000877a:	4299      	cmp	r1, r3
1000877c:	d164      	bne.n	10008848 <main+0x11d8>
											{
												tester2=0xff;
1000877e:	4bb1      	ldr	r3, [pc, #708]	; (10008a44 <main+0x13d4>)
10008780:	22ff      	movs	r2, #255	; 0xff
10008782:	801a      	strh	r2, [r3, #0]
												tester = readSerNrEEprom();
10008784:	f7f9 f9ca 	bl	10001b1c <readSerNrEEprom>
10008788:	1c03      	adds	r3, r0, #0
1000878a:	1c1a      	adds	r2, r3, #0
1000878c:	4bae      	ldr	r3, [pc, #696]	; (10008a48 <main+0x13d8>)
1000878e:	601a      	str	r2, [r3, #0]
											    if( tester  == 0x03 )
10008790:	4bad      	ldr	r3, [pc, #692]	; (10008a48 <main+0x13d8>)
10008792:	681b      	ldr	r3, [r3, #0]
10008794:	2b03      	cmp	r3, #3
10008796:	d13a      	bne.n	1000880e <main+0x119e>

											    {
												 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
10008798:	4ba7      	ldr	r3, [pc, #668]	; (10008a38 <main+0x13c8>)
1000879a:	881b      	ldrh	r3, [r3, #0]
1000879c:	0a1b      	lsrs	r3, r3, #8
1000879e:	b29b      	uxth	r3, r3
100087a0:	b2da      	uxtb	r2, r3
100087a2:	4baa      	ldr	r3, [pc, #680]	; (10008a4c <main+0x13dc>)
100087a4:	701a      	strb	r2, [r3, #0]
												 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
100087a6:	4ba4      	ldr	r3, [pc, #656]	; (10008a38 <main+0x13c8>)
100087a8:	881b      	ldrh	r3, [r3, #0]
100087aa:	b2da      	uxtb	r2, r3
100087ac:	4ba7      	ldr	r3, [pc, #668]	; (10008a4c <main+0x13dc>)
100087ae:	705a      	strb	r2, [r3, #1]
												 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
100087b0:	4ba3      	ldr	r3, [pc, #652]	; (10008a40 <main+0x13d0>)
100087b2:	881b      	ldrh	r3, [r3, #0]
100087b4:	0a1b      	lsrs	r3, r3, #8
100087b6:	b29b      	uxth	r3, r3
100087b8:	b2da      	uxtb	r2, r3
100087ba:	4ba4      	ldr	r3, [pc, #656]	; (10008a4c <main+0x13dc>)
100087bc:	709a      	strb	r2, [r3, #2]
												 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
100087be:	4ba0      	ldr	r3, [pc, #640]	; (10008a40 <main+0x13d0>)
100087c0:	881b      	ldrh	r3, [r3, #0]
100087c2:	b2da      	uxtb	r2, r3
100087c4:	4ba1      	ldr	r3, [pc, #644]	; (10008a4c <main+0x13dc>)
100087c6:	70da      	strb	r2, [r3, #3]
												 tester2 = writeSernr_B1_EEprom() ;
100087c8:	f7f9 fa48 	bl	10001c5c <writeSernr_B1_EEprom>
100087cc:	1c03      	adds	r3, r0, #0
100087ce:	b29a      	uxth	r2, r3
100087d0:	4b9c      	ldr	r3, [pc, #624]	; (10008a44 <main+0x13d4>)
100087d2:	801a      	strh	r2, [r3, #0]
												new_data_HalloBack();
100087d4:	f7f8 ff94 	bl	10001700 <new_data_HalloBack>
												new_data[6]='i';
100087d8:	4b93      	ldr	r3, [pc, #588]	; (10008a28 <main+0x13b8>)
100087da:	2269      	movs	r2, #105	; 0x69
100087dc:	719a      	strb	r2, [r3, #6]
												new_data[7]='n';
100087de:	4b92      	ldr	r3, [pc, #584]	; (10008a28 <main+0x13b8>)
100087e0:	226e      	movs	r2, #110	; 0x6e
100087e2:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100087e4:	4b98      	ldr	r3, [pc, #608]	; (10008a48 <main+0x13d8>)
100087e6:	681b      	ldr	r3, [r3, #0]
100087e8:	b2da      	uxtb	r2, r3
100087ea:	4b8f      	ldr	r3, [pc, #572]	; (10008a28 <main+0x13b8>)
100087ec:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
100087ee:	4b95      	ldr	r3, [pc, #596]	; (10008a44 <main+0x13d4>)
100087f0:	881b      	ldrh	r3, [r3, #0]
100087f2:	b2da      	uxtb	r2, r3
100087f4:	4b8c      	ldr	r3, [pc, #560]	; (10008a28 <main+0x13b8>)
100087f6:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100087f8:	4b8d      	ldr	r3, [pc, #564]	; (10008a30 <main+0x13c0>)
100087fa:	781b      	ldrb	r3, [r3, #0]
100087fc:	1c1c      	adds	r4, r3, #0
100087fe:	4a8d      	ldr	r2, [pc, #564]	; (10008a34 <main+0x13c4>)
10008800:	4b89      	ldr	r3, [pc, #548]	; (10008a28 <main+0x13b8>)
10008802:	1c10      	adds	r0, r2, #0
10008804:	1c19      	adds	r1, r3, #0
10008806:	1c22      	adds	r2, r4, #0
10008808:	f7fb fa4a 	bl	10003ca0 <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
1000880c:	e03a      	b.n	10008884 <main+0x1214>
												new_data[8]=tester;
												new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											    else {
												new_data_HalloBack();
1000880e:	f7f8 ff77 	bl	10001700 <new_data_HalloBack>
												 new_data[6]='e';
10008812:	4b85      	ldr	r3, [pc, #532]	; (10008a28 <main+0x13b8>)
10008814:	2265      	movs	r2, #101	; 0x65
10008816:	719a      	strb	r2, [r3, #6]
												 new_data[7]=17;
10008818:	4b83      	ldr	r3, [pc, #524]	; (10008a28 <main+0x13b8>)
1000881a:	2211      	movs	r2, #17
1000881c:	71da      	strb	r2, [r3, #7]
												 new_data[8]=tester;
1000881e:	4b8a      	ldr	r3, [pc, #552]	; (10008a48 <main+0x13d8>)
10008820:	681b      	ldr	r3, [r3, #0]
10008822:	b2da      	uxtb	r2, r3
10008824:	4b80      	ldr	r3, [pc, #512]	; (10008a28 <main+0x13b8>)
10008826:	721a      	strb	r2, [r3, #8]
												 new_data[9]=tester2;
10008828:	4b86      	ldr	r3, [pc, #536]	; (10008a44 <main+0x13d4>)
1000882a:	881b      	ldrh	r3, [r3, #0]
1000882c:	b2da      	uxtb	r2, r3
1000882e:	4b7e      	ldr	r3, [pc, #504]	; (10008a28 <main+0x13b8>)
10008830:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008832:	4b7f      	ldr	r3, [pc, #508]	; (10008a30 <main+0x13c0>)
10008834:	781b      	ldrb	r3, [r3, #0]
10008836:	1c1c      	adds	r4, r3, #0
10008838:	4a7e      	ldr	r2, [pc, #504]	; (10008a34 <main+0x13c4>)
1000883a:	4b7b      	ldr	r3, [pc, #492]	; (10008a28 <main+0x13b8>)
1000883c:	1c10      	adds	r0, r2, #0
1000883e:	1c19      	adds	r1, r3, #0
10008840:	1c22      	adds	r2, r4, #0
10008842:	f7fb fa2d 	bl	10003ca0 <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
10008846:	e01d      	b.n	10008884 <main+0x1214>
												 new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											}
											 else {
											new_data_HalloBack();
10008848:	f7f8 ff5a 	bl	10001700 <new_data_HalloBack>
											new_data[6]='e';
1000884c:	4b76      	ldr	r3, [pc, #472]	; (10008a28 <main+0x13b8>)
1000884e:	2265      	movs	r2, #101	; 0x65
10008850:	719a      	strb	r2, [r3, #6]
											new_data[7]=18;
10008852:	4b75      	ldr	r3, [pc, #468]	; (10008a28 <main+0x13b8>)
10008854:	2212      	movs	r2, #18
10008856:	71da      	strb	r2, [r3, #7]
											new_data[8]=tester;
10008858:	4b7b      	ldr	r3, [pc, #492]	; (10008a48 <main+0x13d8>)
1000885a:	681b      	ldr	r3, [r3, #0]
1000885c:	b2da      	uxtb	r2, r3
1000885e:	4b72      	ldr	r3, [pc, #456]	; (10008a28 <main+0x13b8>)
10008860:	721a      	strb	r2, [r3, #8]
											new_data[9]=tester2;
10008862:	4b78      	ldr	r3, [pc, #480]	; (10008a44 <main+0x13d4>)
10008864:	881b      	ldrh	r3, [r3, #0]
10008866:	b2da      	uxtb	r2, r3
10008868:	4b6f      	ldr	r3, [pc, #444]	; (10008a28 <main+0x13b8>)
1000886a:	725a      	strb	r2, [r3, #9]
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000886c:	4b70      	ldr	r3, [pc, #448]	; (10008a30 <main+0x13c0>)
1000886e:	781b      	ldrb	r3, [r3, #0]
10008870:	1c1c      	adds	r4, r3, #0
10008872:	4a70      	ldr	r2, [pc, #448]	; (10008a34 <main+0x13c4>)
10008874:	4b6c      	ldr	r3, [pc, #432]	; (10008a28 <main+0x13b8>)
10008876:	1c10      	adds	r0, r2, #0
10008878:	1c19      	adds	r1, r3, #0
1000887a:	1c22      	adds	r2, r4, #0
1000887c:	f7fb fa10 	bl	10003ca0 <UART_Transmit>
											 }
											break;
10008880:	f000 fdbc 	bl	100093fc <main+0x1d8c>
10008884:	f000 fdba 	bl	100093fc <main+0x1d8c>
				case command_neuakt_lightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008888:	4b6b      	ldr	r3, [pc, #428]	; (10008a38 <main+0x13c8>)
1000888a:	881b      	ldrh	r3, [r3, #0]
1000888c:	1c19      	adds	r1, r3, #0
1000888e:	4b6b      	ldr	r3, [pc, #428]	; (10008a3c <main+0x13cc>)
10008890:	785b      	ldrb	r3, [r3, #1]
10008892:	021b      	lsls	r3, r3, #8
10008894:	4a69      	ldr	r2, [pc, #420]	; (10008a3c <main+0x13cc>)
10008896:	7892      	ldrb	r2, [r2, #2]
10008898:	189b      	adds	r3, r3, r2
1000889a:	4299      	cmp	r1, r3
1000889c:	d000      	beq.n	100088a0 <main+0x1230>
1000889e:	e0a5      	b.n	100089ec <main+0x137c>
100088a0:	4b67      	ldr	r3, [pc, #412]	; (10008a40 <main+0x13d0>)
100088a2:	881b      	ldrh	r3, [r3, #0]
100088a4:	1c19      	adds	r1, r3, #0
100088a6:	4b65      	ldr	r3, [pc, #404]	; (10008a3c <main+0x13cc>)
100088a8:	78db      	ldrb	r3, [r3, #3]
100088aa:	021b      	lsls	r3, r3, #8
100088ac:	4a63      	ldr	r2, [pc, #396]	; (10008a3c <main+0x13cc>)
100088ae:	7912      	ldrb	r2, [r2, #4]
100088b0:	189b      	adds	r3, r3, r2
100088b2:	4299      	cmp	r1, r3
100088b4:	d000      	beq.n	100088b8 <main+0x1248>
100088b6:	e099      	b.n	100089ec <main+0x137c>
												{
													    ReadBuffer2[0]=Dimm_Gamma;
100088b8:	4b65      	ldr	r3, [pc, #404]	; (10008a50 <main+0x13e0>)
100088ba:	781a      	ldrb	r2, [r3, #0]
100088bc:	4b65      	ldr	r3, [pc, #404]	; (10008a54 <main+0x13e4>)
100088be:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=Dimm_Stufen;
100088c0:	4b65      	ldr	r3, [pc, #404]	; (10008a58 <main+0x13e8>)
100088c2:	781a      	ldrb	r2, [r3, #0]
100088c4:	4b63      	ldr	r3, [pc, #396]	; (10008a54 <main+0x13e4>)
100088c6:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Dimm_StufenGR;
100088c8:	4b64      	ldr	r3, [pc, #400]	; (10008a5c <main+0x13ec>)
100088ca:	781a      	ldrb	r2, [r3, #0]
100088cc:	4b61      	ldr	r3, [pc, #388]	; (10008a54 <main+0x13e4>)
100088ce:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Dimm_Valu;
100088d0:	4b63      	ldr	r3, [pc, #396]	; (10008a60 <main+0x13f0>)
100088d2:	781a      	ldrb	r2, [r3, #0]
100088d4:	4b5f      	ldr	r3, [pc, #380]	; (10008a54 <main+0x13e4>)
100088d6:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = Smooth_Value / 0x100;
100088d8:	4b62      	ldr	r3, [pc, #392]	; (10008a64 <main+0x13f4>)
100088da:	881b      	ldrh	r3, [r3, #0]
100088dc:	0a1b      	lsrs	r3, r3, #8
100088de:	b29b      	uxth	r3, r3
100088e0:	b2da      	uxtb	r2, r3
100088e2:	4b5c      	ldr	r3, [pc, #368]	; (10008a54 <main+0x13e4>)
100088e4:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = Smooth_Value & 0xff;
100088e6:	4b5f      	ldr	r3, [pc, #380]	; (10008a64 <main+0x13f4>)
100088e8:	881b      	ldrh	r3, [r3, #0]
100088ea:	b2da      	uxtb	r2, r3
100088ec:	4b59      	ldr	r3, [pc, #356]	; (10008a54 <main+0x13e4>)
100088ee:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = linearwalk_gen /0x100;
100088f0:	4b5d      	ldr	r3, [pc, #372]	; (10008a68 <main+0x13f8>)
100088f2:	881b      	ldrh	r3, [r3, #0]
100088f4:	0a1b      	lsrs	r3, r3, #8
100088f6:	b29b      	uxth	r3, r3
100088f8:	b2da      	uxtb	r2, r3
100088fa:	4b56      	ldr	r3, [pc, #344]	; (10008a54 <main+0x13e4>)
100088fc:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = linearwalk_gen & 0xff;
100088fe:	4b5a      	ldr	r3, [pc, #360]	; (10008a68 <main+0x13f8>)
10008900:	881b      	ldrh	r3, [r3, #0]
10008902:	b2da      	uxtb	r2, r3
10008904:	4b53      	ldr	r3, [pc, #332]	; (10008a54 <main+0x13e4>)
10008906:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = Farbe_wwcw_Quot_gen / 0x100;
10008908:	4b58      	ldr	r3, [pc, #352]	; (10008a6c <main+0x13fc>)
1000890a:	881b      	ldrh	r3, [r3, #0]
1000890c:	0a1b      	lsrs	r3, r3, #8
1000890e:	b29b      	uxth	r3, r3
10008910:	b2da      	uxtb	r2, r3
10008912:	4b50      	ldr	r3, [pc, #320]	; (10008a54 <main+0x13e4>)
10008914:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = Farbe_wwcw_Quot_gen & 0xff;
10008916:	4b55      	ldr	r3, [pc, #340]	; (10008a6c <main+0x13fc>)
10008918:	881b      	ldrh	r3, [r3, #0]
1000891a:	b2da      	uxtb	r2, r3
1000891c:	4b4d      	ldr	r3, [pc, #308]	; (10008a54 <main+0x13e4>)
1000891e:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = Reserve_1 /0x100;
10008920:	4b53      	ldr	r3, [pc, #332]	; (10008a70 <main+0x1400>)
10008922:	881b      	ldrh	r3, [r3, #0]
10008924:	0a1b      	lsrs	r3, r3, #8
10008926:	b29b      	uxth	r3, r3
10008928:	b2da      	uxtb	r2, r3
1000892a:	4b4a      	ldr	r3, [pc, #296]	; (10008a54 <main+0x13e4>)
1000892c:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = Reserve_1 & 0xff;
1000892e:	4b50      	ldr	r3, [pc, #320]	; (10008a70 <main+0x1400>)
10008930:	881b      	ldrh	r3, [r3, #0]
10008932:	b2da      	uxtb	r2, r3
10008934:	4b47      	ldr	r3, [pc, #284]	; (10008a54 <main+0x13e4>)
10008936:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
10008938:	4b4e      	ldr	r3, [pc, #312]	; (10008a74 <main+0x1404>)
1000893a:	881b      	ldrh	r3, [r3, #0]
1000893c:	0a1b      	lsrs	r3, r3, #8
1000893e:	b29b      	uxth	r3, r3
10008940:	b2da      	uxtb	r2, r3
10008942:	4b44      	ldr	r3, [pc, #272]	; (10008a54 <main+0x13e4>)
10008944:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
10008946:	4b4b      	ldr	r3, [pc, #300]	; (10008a74 <main+0x1404>)
10008948:	881b      	ldrh	r3, [r3, #0]
1000894a:	b2da      	uxtb	r2, r3
1000894c:	4b41      	ldr	r3, [pc, #260]	; (10008a54 <main+0x13e4>)
1000894e:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
10008950:	4b49      	ldr	r3, [pc, #292]	; (10008a78 <main+0x1408>)
10008952:	881b      	ldrh	r3, [r3, #0]
10008954:	0a1b      	lsrs	r3, r3, #8
10008956:	b29b      	uxth	r3, r3
10008958:	b2da      	uxtb	r2, r3
1000895a:	4b3e      	ldr	r3, [pc, #248]	; (10008a54 <main+0x13e4>)
1000895c:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;
1000895e:	4b46      	ldr	r3, [pc, #280]	; (10008a78 <main+0x1408>)
10008960:	881b      	ldrh	r3, [r3, #0]
10008962:	b2da      	uxtb	r2, r3
10008964:	4b3b      	ldr	r3, [pc, #236]	; (10008a54 <main+0x13e4>)
10008966:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
10008968:	4b44      	ldr	r3, [pc, #272]	; (10008a7c <main+0x140c>)
1000896a:	881a      	ldrh	r2, [r3, #0]
1000896c:	23ba      	movs	r3, #186	; 0xba
1000896e:	011b      	lsls	r3, r3, #4
10008970:	429a      	cmp	r2, r3
10008972:	d920      	bls.n	100089b6 <main+0x1346>
												   {
											        tester2 = writeakt_light_data_B4_EEprom();
10008974:	f7f9 fa14 	bl	10001da0 <writeakt_light_data_B4_EEprom>
10008978:	1c03      	adds	r3, r0, #0
1000897a:	b29a      	uxth	r2, r3
1000897c:	4b31      	ldr	r3, [pc, #196]	; (10008a44 <main+0x13d4>)
1000897e:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
10008980:	f7f8 febe 	bl	10001700 <new_data_HalloBack>
													new_data[6]='i';
10008984:	4b28      	ldr	r3, [pc, #160]	; (10008a28 <main+0x13b8>)
10008986:	2269      	movs	r2, #105	; 0x69
10008988:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
1000898a:	4b27      	ldr	r3, [pc, #156]	; (10008a28 <main+0x13b8>)
1000898c:	226e      	movs	r2, #110	; 0x6e
1000898e:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
10008990:	4b25      	ldr	r3, [pc, #148]	; (10008a28 <main+0x13b8>)
10008992:	2200      	movs	r2, #0
10008994:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
10008996:	4b2b      	ldr	r3, [pc, #172]	; (10008a44 <main+0x13d4>)
10008998:	881b      	ldrh	r3, [r3, #0]
1000899a:	b2da      	uxtb	r2, r3
1000899c:	4b22      	ldr	r3, [pc, #136]	; (10008a28 <main+0x13b8>)
1000899e:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
100089a0:	4b23      	ldr	r3, [pc, #140]	; (10008a30 <main+0x13c0>)
100089a2:	781b      	ldrb	r3, [r3, #0]
100089a4:	1c1c      	adds	r4, r3, #0
100089a6:	4a23      	ldr	r2, [pc, #140]	; (10008a34 <main+0x13c4>)
100089a8:	4b1f      	ldr	r3, [pc, #124]	; (10008a28 <main+0x13b8>)
100089aa:	1c10      	adds	r0, r2, #0
100089ac:	1c19      	adds	r1, r3, #0
100089ae:	1c22      	adds	r2, r4, #0
100089b0:	f7fb f976 	bl	10003ca0 <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
100089b4:	e036      	b.n	10008a24 <main+0x13b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
100089b6:	f7f8 fea3 	bl	10001700 <new_data_HalloBack>
													 new_data[6]='e';
100089ba:	4b1b      	ldr	r3, [pc, #108]	; (10008a28 <main+0x13b8>)
100089bc:	2265      	movs	r2, #101	; 0x65
100089be:	719a      	strb	r2, [r3, #6]
													 new_data[7]=75;
100089c0:	4b19      	ldr	r3, [pc, #100]	; (10008a28 <main+0x13b8>)
100089c2:	224b      	movs	r2, #75	; 0x4b
100089c4:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
100089c6:	4b18      	ldr	r3, [pc, #96]	; (10008a28 <main+0x13b8>)
100089c8:	2200      	movs	r2, #0
100089ca:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
100089cc:	4b1d      	ldr	r3, [pc, #116]	; (10008a44 <main+0x13d4>)
100089ce:	881b      	ldrh	r3, [r3, #0]
100089d0:	b2da      	uxtb	r2, r3
100089d2:	4b15      	ldr	r3, [pc, #84]	; (10008a28 <main+0x13b8>)
100089d4:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
100089d6:	4b16      	ldr	r3, [pc, #88]	; (10008a30 <main+0x13c0>)
100089d8:	781b      	ldrb	r3, [r3, #0]
100089da:	1c1c      	adds	r4, r3, #0
100089dc:	4a15      	ldr	r2, [pc, #84]	; (10008a34 <main+0x13c4>)
100089de:	4b12      	ldr	r3, [pc, #72]	; (10008a28 <main+0x13b8>)
100089e0:	1c10      	adds	r0, r2, #0
100089e2:	1c19      	adds	r1, r3, #0
100089e4:	1c22      	adds	r2, r4, #0
100089e6:	f7fb f95b 	bl	10003ca0 <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
100089ea:	e01b      	b.n	10008a24 <main+0x13b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
100089ec:	f7f8 fe88 	bl	10001700 <new_data_HalloBack>
												new_data[6]='e';
100089f0:	4b0d      	ldr	r3, [pc, #52]	; (10008a28 <main+0x13b8>)
100089f2:	2265      	movs	r2, #101	; 0x65
100089f4:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
100089f6:	4b0c      	ldr	r3, [pc, #48]	; (10008a28 <main+0x13b8>)
100089f8:	221c      	movs	r2, #28
100089fa:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
100089fc:	4b0a      	ldr	r3, [pc, #40]	; (10008a28 <main+0x13b8>)
100089fe:	2200      	movs	r2, #0
10008a00:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
10008a02:	4b10      	ldr	r3, [pc, #64]	; (10008a44 <main+0x13d4>)
10008a04:	881b      	ldrh	r3, [r3, #0]
10008a06:	b2da      	uxtb	r2, r3
10008a08:	4b07      	ldr	r3, [pc, #28]	; (10008a28 <main+0x13b8>)
10008a0a:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008a0c:	4b08      	ldr	r3, [pc, #32]	; (10008a30 <main+0x13c0>)
10008a0e:	781b      	ldrb	r3, [r3, #0]
10008a10:	1c1c      	adds	r4, r3, #0
10008a12:	4a08      	ldr	r2, [pc, #32]	; (10008a34 <main+0x13c4>)
10008a14:	4b04      	ldr	r3, [pc, #16]	; (10008a28 <main+0x13b8>)
10008a16:	1c10      	adds	r0, r2, #0
10008a18:	1c19      	adds	r1, r3, #0
10008a1a:	1c22      	adds	r2, r4, #0
10008a1c:	f7fb f940 	bl	10003ca0 <UART_Transmit>
												 }
												break;
10008a20:	f000 fcec 	bl	100093fc <main+0x1d8c>
10008a24:	f000 fcea 	bl	100093fc <main+0x1d8c>
10008a28:	20000804 	.word	0x20000804
10008a2c:	20000c2e 	.word	0x20000c2e
10008a30:	20000550 	.word	0x20000550
10008a34:	20000560 	.word	0x20000560
10008a38:	20000830 	.word	0x20000830
10008a3c:	20000824 	.word	0x20000824
10008a40:	200008a8 	.word	0x200008a8
10008a44:	20000c34 	.word	0x20000c34
10008a48:	20000c28 	.word	0x20000c28
10008a4c:	20000890 	.word	0x20000890
10008a50:	20000862 	.word	0x20000862
10008a54:	20000848 	.word	0x20000848
10008a58:	20000840 	.word	0x20000840
10008a5c:	2000088a 	.word	0x2000088a
10008a60:	20000814 	.word	0x20000814
10008a64:	200008aa 	.word	0x200008aa
10008a68:	2000054a 	.word	0x2000054a
10008a6c:	200008a0 	.word	0x200008a0
10008a70:	200008b8 	.word	0x200008b8
10008a74:	20000838 	.word	0x20000838
10008a78:	2000088c 	.word	0x2000088c
10008a7c:	200007fe 	.word	0x200007fe
				case command_neuofflightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008a80:	4bd2      	ldr	r3, [pc, #840]	; (10008dcc <main+0x175c>)
10008a82:	881b      	ldrh	r3, [r3, #0]
10008a84:	1c19      	adds	r1, r3, #0
10008a86:	4bd2      	ldr	r3, [pc, #840]	; (10008dd0 <main+0x1760>)
10008a88:	785b      	ldrb	r3, [r3, #1]
10008a8a:	021b      	lsls	r3, r3, #8
10008a8c:	4ad0      	ldr	r2, [pc, #832]	; (10008dd0 <main+0x1760>)
10008a8e:	7892      	ldrb	r2, [r2, #2]
10008a90:	189b      	adds	r3, r3, r2
10008a92:	4299      	cmp	r1, r3
10008a94:	d000      	beq.n	10008a98 <main+0x1428>
10008a96:	e0a9      	b.n	10008bec <main+0x157c>
10008a98:	4bce      	ldr	r3, [pc, #824]	; (10008dd4 <main+0x1764>)
10008a9a:	881b      	ldrh	r3, [r3, #0]
10008a9c:	1c19      	adds	r1, r3, #0
10008a9e:	4bcc      	ldr	r3, [pc, #816]	; (10008dd0 <main+0x1760>)
10008aa0:	78db      	ldrb	r3, [r3, #3]
10008aa2:	021b      	lsls	r3, r3, #8
10008aa4:	4aca      	ldr	r2, [pc, #808]	; (10008dd0 <main+0x1760>)
10008aa6:	7912      	ldrb	r2, [r2, #4]
10008aa8:	189b      	adds	r3, r3, r2
10008aaa:	4299      	cmp	r1, r3
10008aac:	d000      	beq.n	10008ab0 <main+0x1440>
10008aae:	e09d      	b.n	10008bec <main+0x157c>
												{
													    ReadBuffer2[0]=RegOnOff;
10008ab0:	4bc9      	ldr	r3, [pc, #804]	; (10008dd8 <main+0x1768>)
10008ab2:	781a      	ldrb	r2, [r3, #0]
10008ab4:	4bc9      	ldr	r3, [pc, #804]	; (10008ddc <main+0x176c>)
10008ab6:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
10008ab8:	4bc9      	ldr	r3, [pc, #804]	; (10008de0 <main+0x1770>)
10008aba:	781a      	ldrb	r2, [r3, #0]
10008abc:	4bc7      	ldr	r3, [pc, #796]	; (10008ddc <main+0x176c>)
10008abe:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
10008ac0:	4bc8      	ldr	r3, [pc, #800]	; (10008de4 <main+0x1774>)
10008ac2:	881b      	ldrh	r3, [r3, #0]
10008ac4:	0a1b      	lsrs	r3, r3, #8
10008ac6:	b29b      	uxth	r3, r3
10008ac8:	b2da      	uxtb	r2, r3
10008aca:	4bc4      	ldr	r3, [pc, #784]	; (10008ddc <main+0x176c>)
10008acc:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
10008ace:	4bc5      	ldr	r3, [pc, #788]	; (10008de4 <main+0x1774>)
10008ad0:	881b      	ldrh	r3, [r3, #0]
10008ad2:	b2da      	uxtb	r2, r3
10008ad4:	4bc1      	ldr	r3, [pc, #772]	; (10008ddc <main+0x176c>)
10008ad6:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
10008ad8:	4bc3      	ldr	r3, [pc, #780]	; (10008de8 <main+0x1778>)
10008ada:	881b      	ldrh	r3, [r3, #0]
10008adc:	0a1b      	lsrs	r3, r3, #8
10008ade:	b29b      	uxth	r3, r3
10008ae0:	b2da      	uxtb	r2, r3
10008ae2:	4bbe      	ldr	r3, [pc, #760]	; (10008ddc <main+0x176c>)
10008ae4:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
10008ae6:	4bc0      	ldr	r3, [pc, #768]	; (10008de8 <main+0x1778>)
10008ae8:	881b      	ldrh	r3, [r3, #0]
10008aea:	b2da      	uxtb	r2, r3
10008aec:	4bbb      	ldr	r3, [pc, #748]	; (10008ddc <main+0x176c>)
10008aee:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
10008af0:	4bbe      	ldr	r3, [pc, #760]	; (10008dec <main+0x177c>)
10008af2:	881b      	ldrh	r3, [r3, #0]
10008af4:	0a1b      	lsrs	r3, r3, #8
10008af6:	b29b      	uxth	r3, r3
10008af8:	b2da      	uxtb	r2, r3
10008afa:	4bb8      	ldr	r3, [pc, #736]	; (10008ddc <main+0x176c>)
10008afc:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Cw & 0xff;
10008afe:	4bbb      	ldr	r3, [pc, #748]	; (10008dec <main+0x177c>)
10008b00:	881b      	ldrh	r3, [r3, #0]
10008b02:	b2da      	uxtb	r2, r3
10008b04:	4bb5      	ldr	r3, [pc, #724]	; (10008ddc <main+0x176c>)
10008b06:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww / 0x100;
10008b08:	4bb9      	ldr	r3, [pc, #740]	; (10008df0 <main+0x1780>)
10008b0a:	881b      	ldrh	r3, [r3, #0]
10008b0c:	0a1b      	lsrs	r3, r3, #8
10008b0e:	b29b      	uxth	r3, r3
10008b10:	b2da      	uxtb	r2, r3
10008b12:	4bb2      	ldr	r3, [pc, #712]	; (10008ddc <main+0x176c>)
10008b14:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
10008b16:	4bb6      	ldr	r3, [pc, #728]	; (10008df0 <main+0x1780>)
10008b18:	881b      	ldrh	r3, [r3, #0]
10008b1a:	b2da      	uxtb	r2, r3
10008b1c:	4baf      	ldr	r3, [pc, #700]	; (10008ddc <main+0x176c>)
10008b1e:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw / 0x100;
10008b20:	4bb4      	ldr	r3, [pc, #720]	; (10008df4 <main+0x1784>)
10008b22:	881b      	ldrh	r3, [r3, #0]
10008b24:	0a1b      	lsrs	r3, r3, #8
10008b26:	b29b      	uxth	r3, r3
10008b28:	b2da      	uxtb	r2, r3
10008b2a:	4bac      	ldr	r3, [pc, #688]	; (10008ddc <main+0x176c>)
10008b2c:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
10008b2e:	4bb1      	ldr	r3, [pc, #708]	; (10008df4 <main+0x1784>)
10008b30:	881b      	ldrh	r3, [r3, #0]
10008b32:	b2da      	uxtb	r2, r3
10008b34:	4ba9      	ldr	r3, [pc, #676]	; (10008ddc <main+0x176c>)
10008b36:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
10008b38:	4baf      	ldr	r3, [pc, #700]	; (10008df8 <main+0x1788>)
10008b3a:	881b      	ldrh	r3, [r3, #0]
10008b3c:	0a1b      	lsrs	r3, r3, #8
10008b3e:	b29b      	uxth	r3, r3
10008b40:	b2da      	uxtb	r2, r3
10008b42:	4ba6      	ldr	r3, [pc, #664]	; (10008ddc <main+0x176c>)
10008b44:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10008b46:	4bac      	ldr	r3, [pc, #688]	; (10008df8 <main+0x1788>)
10008b48:	881b      	ldrh	r3, [r3, #0]
10008b4a:	b2da      	uxtb	r2, r3
10008b4c:	4ba3      	ldr	r3, [pc, #652]	; (10008ddc <main+0x176c>)
10008b4e:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
10008b50:	4baa      	ldr	r3, [pc, #680]	; (10008dfc <main+0x178c>)
10008b52:	881b      	ldrh	r3, [r3, #0]
10008b54:	0a1b      	lsrs	r3, r3, #8
10008b56:	b29b      	uxth	r3, r3
10008b58:	b2da      	uxtb	r2, r3
10008b5a:	4ba0      	ldr	r3, [pc, #640]	; (10008ddc <main+0x176c>)
10008b5c:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
10008b5e:	4ba7      	ldr	r3, [pc, #668]	; (10008dfc <main+0x178c>)
10008b60:	881b      	ldrh	r3, [r3, #0]
10008b62:	b2da      	uxtb	r2, r3
10008b64:	4b9d      	ldr	r3, [pc, #628]	; (10008ddc <main+0x176c>)
10008b66:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b68:	4ba5      	ldr	r3, [pc, #660]	; (10008e00 <main+0x1790>)
10008b6a:	881a      	ldrh	r2, [r3, #0]
10008b6c:	23ba      	movs	r3, #186	; 0xba
10008b6e:	011b      	lsls	r3, r3, #4
10008b70:	429a      	cmp	r2, r3
10008b72:	d920      	bls.n	10008bb6 <main+0x1546>
												   {
											        tester2 = writeOff_light_B5_EEprom();
10008b74:	f7f9 f94a 	bl	10001e0c <writeOff_light_B5_EEprom>
10008b78:	1c03      	adds	r3, r0, #0
10008b7a:	b29a      	uxth	r2, r3
10008b7c:	4ba1      	ldr	r3, [pc, #644]	; (10008e04 <main+0x1794>)
10008b7e:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
10008b80:	f7f8 fdbe 	bl	10001700 <new_data_HalloBack>
													new_data[6]='i';
10008b84:	4ba0      	ldr	r3, [pc, #640]	; (10008e08 <main+0x1798>)
10008b86:	2269      	movs	r2, #105	; 0x69
10008b88:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
10008b8a:	4b9f      	ldr	r3, [pc, #636]	; (10008e08 <main+0x1798>)
10008b8c:	226e      	movs	r2, #110	; 0x6e
10008b8e:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
10008b90:	4b9d      	ldr	r3, [pc, #628]	; (10008e08 <main+0x1798>)
10008b92:	2200      	movs	r2, #0
10008b94:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
10008b96:	4b9b      	ldr	r3, [pc, #620]	; (10008e04 <main+0x1794>)
10008b98:	881b      	ldrh	r3, [r3, #0]
10008b9a:	b2da      	uxtb	r2, r3
10008b9c:	4b9a      	ldr	r3, [pc, #616]	; (10008e08 <main+0x1798>)
10008b9e:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008ba0:	4b9a      	ldr	r3, [pc, #616]	; (10008e0c <main+0x179c>)
10008ba2:	781b      	ldrb	r3, [r3, #0]
10008ba4:	1c1c      	adds	r4, r3, #0
10008ba6:	4a9a      	ldr	r2, [pc, #616]	; (10008e10 <main+0x17a0>)
10008ba8:	4b97      	ldr	r3, [pc, #604]	; (10008e08 <main+0x1798>)
10008baa:	1c10      	adds	r0, r2, #0
10008bac:	1c19      	adds	r1, r3, #0
10008bae:	1c22      	adds	r2, r4, #0
10008bb0:	f7fb f876 	bl	10003ca0 <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008bb4:	e036      	b.n	10008c24 <main+0x15b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
10008bb6:	f7f8 fda3 	bl	10001700 <new_data_HalloBack>
													 new_data[6]='e';
10008bba:	4b93      	ldr	r3, [pc, #588]	; (10008e08 <main+0x1798>)
10008bbc:	2265      	movs	r2, #101	; 0x65
10008bbe:	719a      	strb	r2, [r3, #6]
													 new_data[7]=27;
10008bc0:	4b91      	ldr	r3, [pc, #580]	; (10008e08 <main+0x1798>)
10008bc2:	221b      	movs	r2, #27
10008bc4:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
10008bc6:	4b90      	ldr	r3, [pc, #576]	; (10008e08 <main+0x1798>)
10008bc8:	2200      	movs	r2, #0
10008bca:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10008bcc:	4b8d      	ldr	r3, [pc, #564]	; (10008e04 <main+0x1794>)
10008bce:	881b      	ldrh	r3, [r3, #0]
10008bd0:	b2da      	uxtb	r2, r3
10008bd2:	4b8d      	ldr	r3, [pc, #564]	; (10008e08 <main+0x1798>)
10008bd4:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008bd6:	4b8d      	ldr	r3, [pc, #564]	; (10008e0c <main+0x179c>)
10008bd8:	781b      	ldrb	r3, [r3, #0]
10008bda:	1c1c      	adds	r4, r3, #0
10008bdc:	4a8c      	ldr	r2, [pc, #560]	; (10008e10 <main+0x17a0>)
10008bde:	4b8a      	ldr	r3, [pc, #552]	; (10008e08 <main+0x1798>)
10008be0:	1c10      	adds	r0, r2, #0
10008be2:	1c19      	adds	r1, r3, #0
10008be4:	1c22      	adds	r2, r4, #0
10008be6:	f7fb f85b 	bl	10003ca0 <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008bea:	e01b      	b.n	10008c24 <main+0x15b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
10008bec:	f7f8 fd88 	bl	10001700 <new_data_HalloBack>
												new_data[6]='e';
10008bf0:	4b85      	ldr	r3, [pc, #532]	; (10008e08 <main+0x1798>)
10008bf2:	2265      	movs	r2, #101	; 0x65
10008bf4:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
10008bf6:	4b84      	ldr	r3, [pc, #528]	; (10008e08 <main+0x1798>)
10008bf8:	221c      	movs	r2, #28
10008bfa:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
10008bfc:	4b82      	ldr	r3, [pc, #520]	; (10008e08 <main+0x1798>)
10008bfe:	2200      	movs	r2, #0
10008c00:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
10008c02:	4b80      	ldr	r3, [pc, #512]	; (10008e04 <main+0x1794>)
10008c04:	881b      	ldrh	r3, [r3, #0]
10008c06:	b2da      	uxtb	r2, r3
10008c08:	4b7f      	ldr	r3, [pc, #508]	; (10008e08 <main+0x1798>)
10008c0a:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c0c:	4b7f      	ldr	r3, [pc, #508]	; (10008e0c <main+0x179c>)
10008c0e:	781b      	ldrb	r3, [r3, #0]
10008c10:	1c1c      	adds	r4, r3, #0
10008c12:	4a7f      	ldr	r2, [pc, #508]	; (10008e10 <main+0x17a0>)
10008c14:	4b7c      	ldr	r3, [pc, #496]	; (10008e08 <main+0x1798>)
10008c16:	1c10      	adds	r0, r2, #0
10008c18:	1c19      	adds	r1, r3, #0
10008c1a:	1c22      	adds	r2, r4, #0
10008c1c:	f7fb f840 	bl	10003ca0 <UART_Transmit>
												 }
												break;
10008c20:	f000 fbec 	bl	100093fc <main+0x1d8c>
10008c24:	f000 fbea 	bl	100093fc <main+0x1d8c>


				case command_neuNodeConResi:
												if (command_nr == 0x30 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008c28:	4b7a      	ldr	r3, [pc, #488]	; (10008e14 <main+0x17a4>)
10008c2a:	881b      	ldrh	r3, [r3, #0]
10008c2c:	2b30      	cmp	r3, #48	; 0x30
10008c2e:	d141      	bne.n	10008cb4 <main+0x1644>
10008c30:	4b66      	ldr	r3, [pc, #408]	; (10008dcc <main+0x175c>)
10008c32:	881b      	ldrh	r3, [r3, #0]
10008c34:	1c19      	adds	r1, r3, #0
10008c36:	4b66      	ldr	r3, [pc, #408]	; (10008dd0 <main+0x1760>)
10008c38:	785b      	ldrb	r3, [r3, #1]
10008c3a:	021b      	lsls	r3, r3, #8
10008c3c:	4a64      	ldr	r2, [pc, #400]	; (10008dd0 <main+0x1760>)
10008c3e:	7892      	ldrb	r2, [r2, #2]
10008c40:	189b      	adds	r3, r3, r2
10008c42:	4299      	cmp	r1, r3
10008c44:	d136      	bne.n	10008cb4 <main+0x1644>
10008c46:	4b63      	ldr	r3, [pc, #396]	; (10008dd4 <main+0x1764>)
10008c48:	881b      	ldrh	r3, [r3, #0]
10008c4a:	1c19      	adds	r1, r3, #0
10008c4c:	4b60      	ldr	r3, [pc, #384]	; (10008dd0 <main+0x1760>)
10008c4e:	78db      	ldrb	r3, [r3, #3]
10008c50:	021b      	lsls	r3, r3, #8
10008c52:	4a5f      	ldr	r2, [pc, #380]	; (10008dd0 <main+0x1760>)
10008c54:	7912      	ldrb	r2, [r2, #4]
10008c56:	189b      	adds	r3, r3, r2
10008c58:	4299      	cmp	r1, r3
10008c5a:	d12b      	bne.n	10008cb4 <main+0x1644>
				                                { command_nr = command_nr + 0x17;
10008c5c:	4b6d      	ldr	r3, [pc, #436]	; (10008e14 <main+0x17a4>)
10008c5e:	881b      	ldrh	r3, [r3, #0]
10008c60:	3317      	adds	r3, #23
10008c62:	b29a      	uxth	r2, r3
10008c64:	4b6b      	ldr	r3, [pc, #428]	; (10008e14 <main+0x17a4>)
10008c66:	801a      	strh	r2, [r3, #0]
				                                node_id = node_id_neu;
10008c68:	4b6b      	ldr	r3, [pc, #428]	; (10008e18 <main+0x17a8>)
10008c6a:	781a      	ldrb	r2, [r3, #0]
10008c6c:	4b6b      	ldr	r3, [pc, #428]	; (10008e1c <main+0x17ac>)
10008c6e:	701a      	strb	r2, [r3, #0]

												new_data_HalloBack();
10008c70:	f7f8 fd46 	bl	10001700 <new_data_HalloBack>
												 new_data[6]='i';
10008c74:	4b64      	ldr	r3, [pc, #400]	; (10008e08 <main+0x1798>)
10008c76:	2269      	movs	r2, #105	; 0x69
10008c78:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008c7a:	4b66      	ldr	r3, [pc, #408]	; (10008e14 <main+0x17a4>)
10008c7c:	881b      	ldrh	r3, [r3, #0]
10008c7e:	b2da      	uxtb	r2, r3
10008c80:	4b61      	ldr	r3, [pc, #388]	; (10008e08 <main+0x1798>)
10008c82:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008c84:	4b53      	ldr	r3, [pc, #332]	; (10008dd4 <main+0x1764>)
10008c86:	881b      	ldrh	r3, [r3, #0]
10008c88:	0a1b      	lsrs	r3, r3, #8
10008c8a:	b29b      	uxth	r3, r3
10008c8c:	b2da      	uxtb	r2, r3
10008c8e:	4b5e      	ldr	r3, [pc, #376]	; (10008e08 <main+0x1798>)
10008c90:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008c92:	4b50      	ldr	r3, [pc, #320]	; (10008dd4 <main+0x1764>)
10008c94:	881b      	ldrh	r3, [r3, #0]
10008c96:	b2da      	uxtb	r2, r3
10008c98:	4b5b      	ldr	r3, [pc, #364]	; (10008e08 <main+0x1798>)
10008c9a:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c9c:	4b5b      	ldr	r3, [pc, #364]	; (10008e0c <main+0x179c>)
10008c9e:	781b      	ldrb	r3, [r3, #0]
10008ca0:	1c1c      	adds	r4, r3, #0
10008ca2:	4a5b      	ldr	r2, [pc, #364]	; (10008e10 <main+0x17a0>)
10008ca4:	4b58      	ldr	r3, [pc, #352]	; (10008e08 <main+0x1798>)
10008ca6:	1c10      	adds	r0, r2, #0
10008ca8:	1c19      	adds	r1, r3, #0
10008caa:	1c22      	adds	r2, r4, #0
10008cac:	f7fa fff8 	bl	10003ca0 <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008cb0:	f000 fba4 	bl	100093fc <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008cb4:	f7f8 fd24 	bl	10001700 <new_data_HalloBack>
												 new_data[6]='e';
10008cb8:	4b53      	ldr	r3, [pc, #332]	; (10008e08 <main+0x1798>)
10008cba:	2265      	movs	r2, #101	; 0x65
10008cbc:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008cbe:	4b55      	ldr	r3, [pc, #340]	; (10008e14 <main+0x17a4>)
10008cc0:	881b      	ldrh	r3, [r3, #0]
10008cc2:	b2da      	uxtb	r2, r3
10008cc4:	4b50      	ldr	r3, [pc, #320]	; (10008e08 <main+0x1798>)
10008cc6:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008cc8:	4b42      	ldr	r3, [pc, #264]	; (10008dd4 <main+0x1764>)
10008cca:	881b      	ldrh	r3, [r3, #0]
10008ccc:	0a1b      	lsrs	r3, r3, #8
10008cce:	b29b      	uxth	r3, r3
10008cd0:	b2da      	uxtb	r2, r3
10008cd2:	4b4d      	ldr	r3, [pc, #308]	; (10008e08 <main+0x1798>)
10008cd4:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008cd6:	4b3f      	ldr	r3, [pc, #252]	; (10008dd4 <main+0x1764>)
10008cd8:	881b      	ldrh	r3, [r3, #0]
10008cda:	b2da      	uxtb	r2, r3
10008cdc:	4b4a      	ldr	r3, [pc, #296]	; (10008e08 <main+0x1798>)
10008cde:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008ce0:	4b4a      	ldr	r3, [pc, #296]	; (10008e0c <main+0x179c>)
10008ce2:	781b      	ldrb	r3, [r3, #0]
10008ce4:	1c1c      	adds	r4, r3, #0
10008ce6:	4a4a      	ldr	r2, [pc, #296]	; (10008e10 <main+0x17a0>)
10008ce8:	4b47      	ldr	r3, [pc, #284]	; (10008e08 <main+0x1798>)
10008cea:	1c10      	adds	r0, r2, #0
10008cec:	1c19      	adds	r1, r3, #0
10008cee:	1c22      	adds	r2, r4, #0
10008cf0:	f7fa ffd6 	bl	10003ca0 <UART_Transmit>
												}
											break;
10008cf4:	e382      	b.n	100093fc <main+0x1d8c>
				case command_neuSerNrConResi:
												if (command_nr == 0x45 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008cf6:	4b47      	ldr	r3, [pc, #284]	; (10008e14 <main+0x17a4>)
10008cf8:	881b      	ldrh	r3, [r3, #0]
10008cfa:	2b45      	cmp	r3, #69	; 0x45
10008cfc:	d144      	bne.n	10008d88 <main+0x1718>
10008cfe:	4b33      	ldr	r3, [pc, #204]	; (10008dcc <main+0x175c>)
10008d00:	881b      	ldrh	r3, [r3, #0]
10008d02:	1c19      	adds	r1, r3, #0
10008d04:	4b32      	ldr	r3, [pc, #200]	; (10008dd0 <main+0x1760>)
10008d06:	785b      	ldrb	r3, [r3, #1]
10008d08:	021b      	lsls	r3, r3, #8
10008d0a:	4a31      	ldr	r2, [pc, #196]	; (10008dd0 <main+0x1760>)
10008d0c:	7892      	ldrb	r2, [r2, #2]
10008d0e:	189b      	adds	r3, r3, r2
10008d10:	4299      	cmp	r1, r3
10008d12:	d139      	bne.n	10008d88 <main+0x1718>
10008d14:	4b2f      	ldr	r3, [pc, #188]	; (10008dd4 <main+0x1764>)
10008d16:	881b      	ldrh	r3, [r3, #0]
10008d18:	1c19      	adds	r1, r3, #0
10008d1a:	4b2d      	ldr	r3, [pc, #180]	; (10008dd0 <main+0x1760>)
10008d1c:	78db      	ldrb	r3, [r3, #3]
10008d1e:	021b      	lsls	r3, r3, #8
10008d20:	4a2b      	ldr	r2, [pc, #172]	; (10008dd0 <main+0x1760>)
10008d22:	7912      	ldrb	r2, [r2, #4]
10008d24:	189b      	adds	r3, r3, r2
10008d26:	4299      	cmp	r1, r3
10008d28:	d12e      	bne.n	10008d88 <main+0x1718>
				                                { command_nr = command_nr + 0x21;
10008d2a:	4b3a      	ldr	r3, [pc, #232]	; (10008e14 <main+0x17a4>)
10008d2c:	881b      	ldrh	r3, [r3, #0]
10008d2e:	3321      	adds	r3, #33	; 0x21
10008d30:	b29a      	uxth	r2, r3
10008d32:	4b38      	ldr	r3, [pc, #224]	; (10008e14 <main+0x17a4>)
10008d34:	801a      	strh	r2, [r3, #0]
				                                Ser_NrH=neu_Ser_NrH;
10008d36:	4b3a      	ldr	r3, [pc, #232]	; (10008e20 <main+0x17b0>)
10008d38:	881a      	ldrh	r2, [r3, #0]
10008d3a:	4b24      	ldr	r3, [pc, #144]	; (10008dcc <main+0x175c>)
10008d3c:	801a      	strh	r2, [r3, #0]
				                                Ser_NrL=neu_Ser_NrL;
10008d3e:	4b39      	ldr	r3, [pc, #228]	; (10008e24 <main+0x17b4>)
10008d40:	881a      	ldrh	r2, [r3, #0]
10008d42:	4b24      	ldr	r3, [pc, #144]	; (10008dd4 <main+0x1764>)
10008d44:	801a      	strh	r2, [r3, #0]

												new_data_HalloBack();
10008d46:	f7f8 fcdb 	bl	10001700 <new_data_HalloBack>
												 new_data[6]='i';
10008d4a:	4b2f      	ldr	r3, [pc, #188]	; (10008e08 <main+0x1798>)
10008d4c:	2269      	movs	r2, #105	; 0x69
10008d4e:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008d50:	4b30      	ldr	r3, [pc, #192]	; (10008e14 <main+0x17a4>)
10008d52:	881b      	ldrh	r3, [r3, #0]
10008d54:	b2da      	uxtb	r2, r3
10008d56:	4b2c      	ldr	r3, [pc, #176]	; (10008e08 <main+0x1798>)
10008d58:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008d5a:	4b1e      	ldr	r3, [pc, #120]	; (10008dd4 <main+0x1764>)
10008d5c:	881b      	ldrh	r3, [r3, #0]
10008d5e:	0a1b      	lsrs	r3, r3, #8
10008d60:	b29b      	uxth	r3, r3
10008d62:	b2da      	uxtb	r2, r3
10008d64:	4b28      	ldr	r3, [pc, #160]	; (10008e08 <main+0x1798>)
10008d66:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008d68:	4b1a      	ldr	r3, [pc, #104]	; (10008dd4 <main+0x1764>)
10008d6a:	881b      	ldrh	r3, [r3, #0]
10008d6c:	b2da      	uxtb	r2, r3
10008d6e:	4b26      	ldr	r3, [pc, #152]	; (10008e08 <main+0x1798>)
10008d70:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008d72:	4b26      	ldr	r3, [pc, #152]	; (10008e0c <main+0x179c>)
10008d74:	781b      	ldrb	r3, [r3, #0]
10008d76:	1c1c      	adds	r4, r3, #0
10008d78:	4a25      	ldr	r2, [pc, #148]	; (10008e10 <main+0x17a0>)
10008d7a:	4b23      	ldr	r3, [pc, #140]	; (10008e08 <main+0x1798>)
10008d7c:	1c10      	adds	r0, r2, #0
10008d7e:	1c19      	adds	r1, r3, #0
10008d80:	1c22      	adds	r2, r4, #0
10008d82:	f7fa ff8d 	bl	10003ca0 <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008d86:	e339      	b.n	100093fc <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008d88:	f7f8 fcba 	bl	10001700 <new_data_HalloBack>
												 new_data[6]='e';
10008d8c:	4b1e      	ldr	r3, [pc, #120]	; (10008e08 <main+0x1798>)
10008d8e:	2265      	movs	r2, #101	; 0x65
10008d90:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008d92:	4b20      	ldr	r3, [pc, #128]	; (10008e14 <main+0x17a4>)
10008d94:	881b      	ldrh	r3, [r3, #0]
10008d96:	b2da      	uxtb	r2, r3
10008d98:	4b1b      	ldr	r3, [pc, #108]	; (10008e08 <main+0x1798>)
10008d9a:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008d9c:	4b0d      	ldr	r3, [pc, #52]	; (10008dd4 <main+0x1764>)
10008d9e:	881b      	ldrh	r3, [r3, #0]
10008da0:	0a1b      	lsrs	r3, r3, #8
10008da2:	b29b      	uxth	r3, r3
10008da4:	b2da      	uxtb	r2, r3
10008da6:	4b18      	ldr	r3, [pc, #96]	; (10008e08 <main+0x1798>)
10008da8:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008daa:	4b0a      	ldr	r3, [pc, #40]	; (10008dd4 <main+0x1764>)
10008dac:	881b      	ldrh	r3, [r3, #0]
10008dae:	b2da      	uxtb	r2, r3
10008db0:	4b15      	ldr	r3, [pc, #84]	; (10008e08 <main+0x1798>)
10008db2:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008db4:	4b15      	ldr	r3, [pc, #84]	; (10008e0c <main+0x179c>)
10008db6:	781b      	ldrb	r3, [r3, #0]
10008db8:	1c1c      	adds	r4, r3, #0
10008dba:	4a15      	ldr	r2, [pc, #84]	; (10008e10 <main+0x17a0>)
10008dbc:	4b12      	ldr	r3, [pc, #72]	; (10008e08 <main+0x1798>)
10008dbe:	1c10      	adds	r0, r2, #0
10008dc0:	1c19      	adds	r1, r3, #0
10008dc2:	1c22      	adds	r2, r4, #0
10008dc4:	f7fa ff6c 	bl	10003ca0 <UART_Transmit>
												}
											break;
10008dc8:	e318      	b.n	100093fc <main+0x1d8c>
10008dca:	46c0      	nop			; (mov r8, r8)
10008dcc:	20000830 	.word	0x20000830
10008dd0:	20000824 	.word	0x20000824
10008dd4:	200008a8 	.word	0x200008a8
10008dd8:	2000085a 	.word	0x2000085a
10008ddc:	20000848 	.word	0x20000848
10008de0:	20000818 	.word	0x20000818
10008de4:	200007f4 	.word	0x200007f4
10008de8:	20000900 	.word	0x20000900
10008dec:	20000864 	.word	0x20000864
10008df0:	200008a4 	.word	0x200008a4
10008df4:	200008b2 	.word	0x200008b2
10008df8:	200007c8 	.word	0x200007c8
10008dfc:	20000970 	.word	0x20000970
10008e00:	200007fe 	.word	0x200007fe
10008e04:	20000c34 	.word	0x20000c34
10008e08:	20000804 	.word	0x20000804
10008e0c:	20000550 	.word	0x20000550
10008e10:	20000560 	.word	0x20000560
10008e14:	20000c2e 	.word	0x20000c2e
10008e18:	200007ca 	.word	0x200007ca
10008e1c:	20000836 	.word	0x20000836
10008e20:	20000816 	.word	0x20000816
10008e24:	20000904 	.word	0x20000904
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008e28:	4bda      	ldr	r3, [pc, #872]	; (10009194 <main+0x1b24>)
10008e2a:	781b      	ldrb	r3, [r3, #0]
10008e2c:	2bfe      	cmp	r3, #254	; 0xfe
10008e2e:	d000      	beq.n	10008e32 <main+0x17c2>
10008e30:	e2c9      	b.n	100093c6 <main+0x1d56>
10008e32:	4bd9      	ldr	r3, [pc, #868]	; (10009198 <main+0x1b28>)
10008e34:	881b      	ldrh	r3, [r3, #0]
10008e36:	4ad9      	ldr	r2, [pc, #868]	; (1000919c <main+0x1b2c>)
10008e38:	4293      	cmp	r3, r2
10008e3a:	d000      	beq.n	10008e3e <main+0x17ce>
10008e3c:	e2c3      	b.n	100093c6 <main+0x1d56>
10008e3e:	4bd6      	ldr	r3, [pc, #856]	; (10009198 <main+0x1b28>)
10008e40:	881b      	ldrh	r3, [r3, #0]
10008e42:	1c19      	adds	r1, r3, #0
10008e44:	4bd6      	ldr	r3, [pc, #856]	; (100091a0 <main+0x1b30>)
10008e46:	785b      	ldrb	r3, [r3, #1]
10008e48:	021b      	lsls	r3, r3, #8
10008e4a:	4ad5      	ldr	r2, [pc, #852]	; (100091a0 <main+0x1b30>)
10008e4c:	7892      	ldrb	r2, [r2, #2]
10008e4e:	189b      	adds	r3, r3, r2
10008e50:	4299      	cmp	r1, r3
10008e52:	d000      	beq.n	10008e56 <main+0x17e6>
10008e54:	e2b7      	b.n	100093c6 <main+0x1d56>
10008e56:	4bd3      	ldr	r3, [pc, #844]	; (100091a4 <main+0x1b34>)
10008e58:	881b      	ldrh	r3, [r3, #0]
10008e5a:	4ad3      	ldr	r2, [pc, #844]	; (100091a8 <main+0x1b38>)
10008e5c:	4293      	cmp	r3, r2
10008e5e:	d000      	beq.n	10008e62 <main+0x17f2>
10008e60:	e2b1      	b.n	100093c6 <main+0x1d56>
10008e62:	4bd0      	ldr	r3, [pc, #832]	; (100091a4 <main+0x1b34>)
10008e64:	881b      	ldrh	r3, [r3, #0]
10008e66:	1c19      	adds	r1, r3, #0
10008e68:	4bcd      	ldr	r3, [pc, #820]	; (100091a0 <main+0x1b30>)
10008e6a:	78db      	ldrb	r3, [r3, #3]
10008e6c:	021b      	lsls	r3, r3, #8
10008e6e:	4acc      	ldr	r2, [pc, #816]	; (100091a0 <main+0x1b30>)
10008e70:	7912      	ldrb	r2, [r2, #4]
10008e72:	189b      	adds	r3, r3, r2
10008e74:	4299      	cmp	r1, r3
10008e76:	d000      	beq.n	10008e7a <main+0x180a>
10008e78:	e2a5      	b.n	100093c6 <main+0x1d56>
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
10008e7a:	4bcc      	ldr	r3, [pc, #816]	; (100091ac <main+0x1b3c>)
10008e7c:	781b      	ldrb	r3, [r3, #0]
10008e7e:	2b00      	cmp	r3, #0
10008e80:	d000      	beq.n	10008e84 <main+0x1814>
10008e82:	e286      	b.n	10009392 <main+0x1d22>
											 {
												 if (resultB2 > min_EEP_Voltage_Uin)
10008e84:	4bca      	ldr	r3, [pc, #808]	; (100091b0 <main+0x1b40>)
10008e86:	881a      	ldrh	r2, [r3, #0]
10008e88:	23ba      	movs	r3, #186	; 0xba
10008e8a:	011b      	lsls	r3, r3, #4
10008e8c:	429a      	cmp	r2, r3
10008e8e:	d800      	bhi.n	10008e92 <main+0x1822>
10008e90:	e266      	b.n	10009360 <main+0x1cf0>
												 {
											//    	XMC_FLASH_ErasePages( (uint32_t*)E_EEPROM_XMC1_FLASH_BANK0_BASE,16);
													clearEpromBuffer();
10008e92:	f7f8 fdfb 	bl	10001a8c <clearEpromBuffer>
													sysiniValueB1();
10008e96:	f7f8 ffef 	bl	10001e78 <sysiniValueB1>

													 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
10008e9a:	4bbf      	ldr	r3, [pc, #764]	; (10009198 <main+0x1b28>)
10008e9c:	881b      	ldrh	r3, [r3, #0]
10008e9e:	0a1b      	lsrs	r3, r3, #8
10008ea0:	b29b      	uxth	r3, r3
10008ea2:	b2da      	uxtb	r2, r3
10008ea4:	4bc3      	ldr	r3, [pc, #780]	; (100091b4 <main+0x1b44>)
10008ea6:	701a      	strb	r2, [r3, #0]
													 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
10008ea8:	4bbb      	ldr	r3, [pc, #748]	; (10009198 <main+0x1b28>)
10008eaa:	881b      	ldrh	r3, [r3, #0]
10008eac:	b2da      	uxtb	r2, r3
10008eae:	4bc1      	ldr	r3, [pc, #772]	; (100091b4 <main+0x1b44>)
10008eb0:	705a      	strb	r2, [r3, #1]
													 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
10008eb2:	4bbc      	ldr	r3, [pc, #752]	; (100091a4 <main+0x1b34>)
10008eb4:	881b      	ldrh	r3, [r3, #0]
10008eb6:	0a1b      	lsrs	r3, r3, #8
10008eb8:	b29b      	uxth	r3, r3
10008eba:	b2da      	uxtb	r2, r3
10008ebc:	4bbd      	ldr	r3, [pc, #756]	; (100091b4 <main+0x1b44>)
10008ebe:	709a      	strb	r2, [r3, #2]
													 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
10008ec0:	4bb8      	ldr	r3, [pc, #736]	; (100091a4 <main+0x1b34>)
10008ec2:	881b      	ldrh	r3, [r3, #0]
10008ec4:	b2da      	uxtb	r2, r3
10008ec6:	4bbb      	ldr	r3, [pc, #748]	; (100091b4 <main+0x1b44>)
10008ec8:	70da      	strb	r2, [r3, #3]
													 ReadBuffer1[4]= 	Hard_Vers  / 0x100; //highbyte
10008eca:	4bbb      	ldr	r3, [pc, #748]	; (100091b8 <main+0x1b48>)
10008ecc:	881b      	ldrh	r3, [r3, #0]
10008ece:	0a1b      	lsrs	r3, r3, #8
10008ed0:	b29b      	uxth	r3, r3
10008ed2:	b2da      	uxtb	r2, r3
10008ed4:	4bb7      	ldr	r3, [pc, #732]	; (100091b4 <main+0x1b44>)
10008ed6:	711a      	strb	r2, [r3, #4]
													 ReadBuffer1[5]= 	Hard_Vers  & 0xff; //lowbyte
10008ed8:	4bb7      	ldr	r3, [pc, #732]	; (100091b8 <main+0x1b48>)
10008eda:	881b      	ldrh	r3, [r3, #0]
10008edc:	b2da      	uxtb	r2, r3
10008ede:	4bb5      	ldr	r3, [pc, #724]	; (100091b4 <main+0x1b44>)
10008ee0:	715a      	strb	r2, [r3, #5]
													 ReadBuffer1[6]= 	Soft_Vers  / 0x100; //highbyte
10008ee2:	4bb6      	ldr	r3, [pc, #728]	; (100091bc <main+0x1b4c>)
10008ee4:	881b      	ldrh	r3, [r3, #0]
10008ee6:	0a1b      	lsrs	r3, r3, #8
10008ee8:	b29b      	uxth	r3, r3
10008eea:	b2da      	uxtb	r2, r3
10008eec:	4bb1      	ldr	r3, [pc, #708]	; (100091b4 <main+0x1b44>)
10008eee:	719a      	strb	r2, [r3, #6]
													 ReadBuffer1[7]= 	Soft_Vers  & 0xff; //lowbyte
10008ef0:	4bb2      	ldr	r3, [pc, #712]	; (100091bc <main+0x1b4c>)
10008ef2:	881b      	ldrh	r3, [r3, #0]
10008ef4:	b2da      	uxtb	r2, r3
10008ef6:	4baf      	ldr	r3, [pc, #700]	; (100091b4 <main+0x1b44>)
10008ef8:	71da      	strb	r2, [r3, #7]
													 ReadBuffer1[8]= 	GEH_Vers  / 0x100; //highbyte
10008efa:	4bb1      	ldr	r3, [pc, #708]	; (100091c0 <main+0x1b50>)
10008efc:	881b      	ldrh	r3, [r3, #0]
10008efe:	0a1b      	lsrs	r3, r3, #8
10008f00:	b29b      	uxth	r3, r3
10008f02:	b2da      	uxtb	r2, r3
10008f04:	4bab      	ldr	r3, [pc, #684]	; (100091b4 <main+0x1b44>)
10008f06:	721a      	strb	r2, [r3, #8]
													 ReadBuffer1[9]= 	GEH_Vers  & 0xff; //lowbyte
10008f08:	4bad      	ldr	r3, [pc, #692]	; (100091c0 <main+0x1b50>)
10008f0a:	881b      	ldrh	r3, [r3, #0]
10008f0c:	b2da      	uxtb	r2, r3
10008f0e:	4ba9      	ldr	r3, [pc, #676]	; (100091b4 <main+0x1b44>)
10008f10:	725a      	strb	r2, [r3, #9]
													 ReadBuffer1[10]= 	Mon_Vers  / 0x100; //highbyte
10008f12:	4bac      	ldr	r3, [pc, #688]	; (100091c4 <main+0x1b54>)
10008f14:	881b      	ldrh	r3, [r3, #0]
10008f16:	0a1b      	lsrs	r3, r3, #8
10008f18:	b29b      	uxth	r3, r3
10008f1a:	b2da      	uxtb	r2, r3
10008f1c:	4ba5      	ldr	r3, [pc, #660]	; (100091b4 <main+0x1b44>)
10008f1e:	729a      	strb	r2, [r3, #10]
													 ReadBuffer1[11]= 	Mon_Vers  & 0xff; //lowbyte
10008f20:	4ba8      	ldr	r3, [pc, #672]	; (100091c4 <main+0x1b54>)
10008f22:	881b      	ldrh	r3, [r3, #0]
10008f24:	b2da      	uxtb	r2, r3
10008f26:	4ba3      	ldr	r3, [pc, #652]	; (100091b4 <main+0x1b44>)
10008f28:	72da      	strb	r2, [r3, #11]
													 ReadBuffer1[12]= 	LED_WW_Vers  / 0x100; //highbyte
10008f2a:	4ba7      	ldr	r3, [pc, #668]	; (100091c8 <main+0x1b58>)
10008f2c:	881b      	ldrh	r3, [r3, #0]
10008f2e:	0a1b      	lsrs	r3, r3, #8
10008f30:	b29b      	uxth	r3, r3
10008f32:	b2da      	uxtb	r2, r3
10008f34:	4b9f      	ldr	r3, [pc, #636]	; (100091b4 <main+0x1b44>)
10008f36:	731a      	strb	r2, [r3, #12]
													 ReadBuffer1[13]= 	LED_WW_Vers  & 0xff; //lowbyte
10008f38:	4ba3      	ldr	r3, [pc, #652]	; (100091c8 <main+0x1b58>)
10008f3a:	881b      	ldrh	r3, [r3, #0]
10008f3c:	b2da      	uxtb	r2, r3
10008f3e:	4b9d      	ldr	r3, [pc, #628]	; (100091b4 <main+0x1b44>)
10008f40:	735a      	strb	r2, [r3, #13]
													 ReadBuffer1[14]= 	LED_CW_Vers  / 0x100; //highbyte
10008f42:	4ba2      	ldr	r3, [pc, #648]	; (100091cc <main+0x1b5c>)
10008f44:	881b      	ldrh	r3, [r3, #0]
10008f46:	0a1b      	lsrs	r3, r3, #8
10008f48:	b29b      	uxth	r3, r3
10008f4a:	b2da      	uxtb	r2, r3
10008f4c:	4b99      	ldr	r3, [pc, #612]	; (100091b4 <main+0x1b44>)
10008f4e:	739a      	strb	r2, [r3, #14]
													 ReadBuffer1[15]= 	LED_CW_Vers  & 0xff; //lowbyte
10008f50:	4b9e      	ldr	r3, [pc, #632]	; (100091cc <main+0x1b5c>)
10008f52:	881b      	ldrh	r3, [r3, #0]
10008f54:	b2da      	uxtb	r2, r3
10008f56:	4b97      	ldr	r3, [pc, #604]	; (100091b4 <main+0x1b44>)
10008f58:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
10008f5a:	4b95      	ldr	r3, [pc, #596]	; (100091b0 <main+0x1b40>)
10008f5c:	881a      	ldrh	r2, [r3, #0]
10008f5e:	23ba      	movs	r3, #186	; 0xba
10008f60:	011b      	lsls	r3, r3, #4
10008f62:	429a      	cmp	r2, r3
10008f64:	d905      	bls.n	10008f72 <main+0x1902>
													 {	tester1 = writeSernr_B1_EEprom();
10008f66:	f7f8 fe79 	bl	10001c5c <writeSernr_B1_EEprom>
10008f6a:	1c03      	adds	r3, r0, #0
10008f6c:	b29a      	uxth	r2, r3
10008f6e:	4b98      	ldr	r3, [pc, #608]	; (100091d0 <main+0x1b60>)
10008f70:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB2();
10008f72:	f7f8 ffc1 	bl	10001ef8 <sysiniValueB2>
													 ReadBuffer2[0]= 	node_id_alt; //highbyte
10008f76:	4b97      	ldr	r3, [pc, #604]	; (100091d4 <main+0x1b64>)
10008f78:	781a      	ldrb	r2, [r3, #0]
10008f7a:	4b97      	ldr	r3, [pc, #604]	; (100091d8 <main+0x1b68>)
10008f7c:	701a      	strb	r2, [r3, #0]
													 ReadBuffer2[1]= 	node_id; //lowbyte
10008f7e:	4b97      	ldr	r3, [pc, #604]	; (100091dc <main+0x1b6c>)
10008f80:	781a      	ldrb	r2, [r3, #0]
10008f82:	4b95      	ldr	r3, [pc, #596]	; (100091d8 <main+0x1b68>)
10008f84:	705a      	strb	r2, [r3, #1]
													 ReadBuffer2[2]= 	node_id_16bit  / 0x100; //highbyte
10008f86:	4b96      	ldr	r3, [pc, #600]	; (100091e0 <main+0x1b70>)
10008f88:	881b      	ldrh	r3, [r3, #0]
10008f8a:	0a1b      	lsrs	r3, r3, #8
10008f8c:	b29b      	uxth	r3, r3
10008f8e:	b2da      	uxtb	r2, r3
10008f90:	4b91      	ldr	r3, [pc, #580]	; (100091d8 <main+0x1b68>)
10008f92:	709a      	strb	r2, [r3, #2]
													 ReadBuffer2[3]= 	node_id_16bit   & 0xff; //highbyte
10008f94:	4b92      	ldr	r3, [pc, #584]	; (100091e0 <main+0x1b70>)
10008f96:	881b      	ldrh	r3, [r3, #0]
10008f98:	b2da      	uxtb	r2, r3
10008f9a:	4b8f      	ldr	r3, [pc, #572]	; (100091d8 <main+0x1b68>)
10008f9c:	70da      	strb	r2, [r3, #3]
													 ReadBuffer2[4]= 	val_Pow_Nom  / 0x100; //highbyte
10008f9e:	4b91      	ldr	r3, [pc, #580]	; (100091e4 <main+0x1b74>)
10008fa0:	881b      	ldrh	r3, [r3, #0]
10008fa2:	0a1b      	lsrs	r3, r3, #8
10008fa4:	b29b      	uxth	r3, r3
10008fa6:	b2da      	uxtb	r2, r3
10008fa8:	4b8b      	ldr	r3, [pc, #556]	; (100091d8 <main+0x1b68>)
10008faa:	711a      	strb	r2, [r3, #4]
													 ReadBuffer2[5]= 	val_Pow_Nom  & 0xff; //lowbyte
10008fac:	4b8d      	ldr	r3, [pc, #564]	; (100091e4 <main+0x1b74>)
10008fae:	881b      	ldrh	r3, [r3, #0]
10008fb0:	b2da      	uxtb	r2, r3
10008fb2:	4b89      	ldr	r3, [pc, #548]	; (100091d8 <main+0x1b68>)
10008fb4:	715a      	strb	r2, [r3, #5]
													 ReadBuffer2[6]= 	val_Pow_max  / 0x100; //highbyte
10008fb6:	4b8c      	ldr	r3, [pc, #560]	; (100091e8 <main+0x1b78>)
10008fb8:	881b      	ldrh	r3, [r3, #0]
10008fba:	0a1b      	lsrs	r3, r3, #8
10008fbc:	b29b      	uxth	r3, r3
10008fbe:	b2da      	uxtb	r2, r3
10008fc0:	4b85      	ldr	r3, [pc, #532]	; (100091d8 <main+0x1b68>)
10008fc2:	719a      	strb	r2, [r3, #6]
													 ReadBuffer2[7]= 	val_Pow_max  & 0xff; //lowbyte
10008fc4:	4b88      	ldr	r3, [pc, #544]	; (100091e8 <main+0x1b78>)
10008fc6:	881b      	ldrh	r3, [r3, #0]
10008fc8:	b2da      	uxtb	r2, r3
10008fca:	4b83      	ldr	r3, [pc, #524]	; (100091d8 <main+0x1b68>)
10008fcc:	71da      	strb	r2, [r3, #7]
													 ReadBuffer2[8]= 	val_Spannung_min / 0x100; //highbyte
10008fce:	4b87      	ldr	r3, [pc, #540]	; (100091ec <main+0x1b7c>)
10008fd0:	881b      	ldrh	r3, [r3, #0]
10008fd2:	0a1b      	lsrs	r3, r3, #8
10008fd4:	b29b      	uxth	r3, r3
10008fd6:	b2da      	uxtb	r2, r3
10008fd8:	4b7f      	ldr	r3, [pc, #508]	; (100091d8 <main+0x1b68>)
10008fda:	721a      	strb	r2, [r3, #8]
													 ReadBuffer2[9]= 	val_Spannung_min  & 0xff; //lowbyte
10008fdc:	4b83      	ldr	r3, [pc, #524]	; (100091ec <main+0x1b7c>)
10008fde:	881b      	ldrh	r3, [r3, #0]
10008fe0:	b2da      	uxtb	r2, r3
10008fe2:	4b7d      	ldr	r3, [pc, #500]	; (100091d8 <main+0x1b68>)
10008fe4:	725a      	strb	r2, [r3, #9]
													 ReadBuffer2[10]= 	val_Spannung_max  / 0x100; //highbyte
10008fe6:	4b82      	ldr	r3, [pc, #520]	; (100091f0 <main+0x1b80>)
10008fe8:	881b      	ldrh	r3, [r3, #0]
10008fea:	0a1b      	lsrs	r3, r3, #8
10008fec:	b29b      	uxth	r3, r3
10008fee:	b2da      	uxtb	r2, r3
10008ff0:	4b79      	ldr	r3, [pc, #484]	; (100091d8 <main+0x1b68>)
10008ff2:	729a      	strb	r2, [r3, #10]
													 ReadBuffer2[11]= 	val_Spannung_max  & 0xff; //lowbyte
10008ff4:	4b7e      	ldr	r3, [pc, #504]	; (100091f0 <main+0x1b80>)
10008ff6:	881b      	ldrh	r3, [r3, #0]
10008ff8:	b2da      	uxtb	r2, r3
10008ffa:	4b77      	ldr	r3, [pc, #476]	; (100091d8 <main+0x1b68>)
10008ffc:	72da      	strb	r2, [r3, #11]
													 ReadBuffer2[12]= 	led_grupp  / 0x100; //highbyte
10008ffe:	4b7d      	ldr	r3, [pc, #500]	; (100091f4 <main+0x1b84>)
10009000:	881b      	ldrh	r3, [r3, #0]
10009002:	0a1b      	lsrs	r3, r3, #8
10009004:	b29b      	uxth	r3, r3
10009006:	b2da      	uxtb	r2, r3
10009008:	4b73      	ldr	r3, [pc, #460]	; (100091d8 <main+0x1b68>)
1000900a:	731a      	strb	r2, [r3, #12]
													 ReadBuffer2[13]= 	led_grupp  & 0xff; //lowbyte
1000900c:	4b79      	ldr	r3, [pc, #484]	; (100091f4 <main+0x1b84>)
1000900e:	881b      	ldrh	r3, [r3, #0]
10009010:	b2da      	uxtb	r2, r3
10009012:	4b71      	ldr	r3, [pc, #452]	; (100091d8 <main+0x1b68>)
10009014:	735a      	strb	r2, [r3, #13]
													 ReadBuffer2[14]= 	led_Strom  / 0x100; //highbyte
10009016:	4b78      	ldr	r3, [pc, #480]	; (100091f8 <main+0x1b88>)
10009018:	881b      	ldrh	r3, [r3, #0]
1000901a:	0a1b      	lsrs	r3, r3, #8
1000901c:	b29b      	uxth	r3, r3
1000901e:	b2da      	uxtb	r2, r3
10009020:	4b6d      	ldr	r3, [pc, #436]	; (100091d8 <main+0x1b68>)
10009022:	739a      	strb	r2, [r3, #14]
													 ReadBuffer2[15]= 	led_Strom  & 0xff; //lowbyte
10009024:	4b74      	ldr	r3, [pc, #464]	; (100091f8 <main+0x1b88>)
10009026:	881b      	ldrh	r3, [r3, #0]
10009028:	b2da      	uxtb	r2, r3
1000902a:	4b6b      	ldr	r3, [pc, #428]	; (100091d8 <main+0x1b68>)
1000902c:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
1000902e:	4b60      	ldr	r3, [pc, #384]	; (100091b0 <main+0x1b40>)
10009030:	881a      	ldrh	r2, [r3, #0]
10009032:	23ba      	movs	r3, #186	; 0xba
10009034:	011b      	lsls	r3, r3, #4
10009036:	429a      	cmp	r2, r3
10009038:	d905      	bls.n	10009046 <main+0x19d6>
													 {
													 tester2 = writeNodeid_B2_EEprom();
1000903a:	f7f8 fe45 	bl	10001cc8 <writeNodeid_B2_EEprom>
1000903e:	1c03      	adds	r3, r0, #0
10009040:	b29a      	uxth	r2, r3
10009042:	4b6e      	ldr	r3, [pc, #440]	; (100091fc <main+0x1b8c>)
10009044:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB4();
10009046:	f7f8 ff95 	bl	10001f74 <sysiniValueB4>
													ReadBuffer2[0]= 	Dimm_Gamma; //highbyte
1000904a:	4b6d      	ldr	r3, [pc, #436]	; (10009200 <main+0x1b90>)
1000904c:	781a      	ldrb	r2, [r3, #0]
1000904e:	4b62      	ldr	r3, [pc, #392]	; (100091d8 <main+0x1b68>)
10009050:	701a      	strb	r2, [r3, #0]
													ReadBuffer2[1]= 	Dimm_Stufen; //lowbyte
10009052:	4b6c      	ldr	r3, [pc, #432]	; (10009204 <main+0x1b94>)
10009054:	781a      	ldrb	r2, [r3, #0]
10009056:	4b60      	ldr	r3, [pc, #384]	; (100091d8 <main+0x1b68>)
10009058:	705a      	strb	r2, [r3, #1]
													ReadBuffer2[2]= 	Dimm_StufenGR  ; //highbyte
1000905a:	4b6b      	ldr	r3, [pc, #428]	; (10009208 <main+0x1b98>)
1000905c:	781a      	ldrb	r2, [r3, #0]
1000905e:	4b5e      	ldr	r3, [pc, #376]	; (100091d8 <main+0x1b68>)
10009060:	709a      	strb	r2, [r3, #2]
													ReadBuffer2[3]= 	Dimm_Valu   ; //highbyte
10009062:	4b6a      	ldr	r3, [pc, #424]	; (1000920c <main+0x1b9c>)
10009064:	781a      	ldrb	r2, [r3, #0]
10009066:	4b5c      	ldr	r3, [pc, #368]	; (100091d8 <main+0x1b68>)
10009068:	70da      	strb	r2, [r3, #3]
													ReadBuffer2[4]= 	Smooth_Value  / 0x100; //highbyte
1000906a:	4b69      	ldr	r3, [pc, #420]	; (10009210 <main+0x1ba0>)
1000906c:	881b      	ldrh	r3, [r3, #0]
1000906e:	0a1b      	lsrs	r3, r3, #8
10009070:	b29b      	uxth	r3, r3
10009072:	b2da      	uxtb	r2, r3
10009074:	4b58      	ldr	r3, [pc, #352]	; (100091d8 <main+0x1b68>)
10009076:	711a      	strb	r2, [r3, #4]
													ReadBuffer2[5]= 	Smooth_Value  & 0xff; //lowbyte
10009078:	4b65      	ldr	r3, [pc, #404]	; (10009210 <main+0x1ba0>)
1000907a:	881b      	ldrh	r3, [r3, #0]
1000907c:	b2da      	uxtb	r2, r3
1000907e:	4b56      	ldr	r3, [pc, #344]	; (100091d8 <main+0x1b68>)
10009080:	715a      	strb	r2, [r3, #5]
													ReadBuffer2[6]= 	linearwalk_gen  / 0x100; //highbyte
10009082:	4b64      	ldr	r3, [pc, #400]	; (10009214 <main+0x1ba4>)
10009084:	881b      	ldrh	r3, [r3, #0]
10009086:	0a1b      	lsrs	r3, r3, #8
10009088:	b29b      	uxth	r3, r3
1000908a:	b2da      	uxtb	r2, r3
1000908c:	4b52      	ldr	r3, [pc, #328]	; (100091d8 <main+0x1b68>)
1000908e:	719a      	strb	r2, [r3, #6]
													ReadBuffer2[7]= 	linearwalk_gen  & 0xff; //lowbyte
10009090:	4b60      	ldr	r3, [pc, #384]	; (10009214 <main+0x1ba4>)
10009092:	881b      	ldrh	r3, [r3, #0]
10009094:	b2da      	uxtb	r2, r3
10009096:	4b50      	ldr	r3, [pc, #320]	; (100091d8 <main+0x1b68>)
10009098:	71da      	strb	r2, [r3, #7]
													ReadBuffer2[8]= 	Farbe_wwcw_Quot_gen / 0x100; //highbyte
1000909a:	4b5f      	ldr	r3, [pc, #380]	; (10009218 <main+0x1ba8>)
1000909c:	881b      	ldrh	r3, [r3, #0]
1000909e:	0a1b      	lsrs	r3, r3, #8
100090a0:	b29b      	uxth	r3, r3
100090a2:	b2da      	uxtb	r2, r3
100090a4:	4b4c      	ldr	r3, [pc, #304]	; (100091d8 <main+0x1b68>)
100090a6:	721a      	strb	r2, [r3, #8]
													ReadBuffer2[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
100090a8:	4b5b      	ldr	r3, [pc, #364]	; (10009218 <main+0x1ba8>)
100090aa:	881b      	ldrh	r3, [r3, #0]
100090ac:	b2da      	uxtb	r2, r3
100090ae:	4b4a      	ldr	r3, [pc, #296]	; (100091d8 <main+0x1b68>)
100090b0:	725a      	strb	r2, [r3, #9]
													ReadBuffer2[10]= 	Reserve_1  / 0x100; //highbyte
100090b2:	4b5a      	ldr	r3, [pc, #360]	; (1000921c <main+0x1bac>)
100090b4:	881b      	ldrh	r3, [r3, #0]
100090b6:	0a1b      	lsrs	r3, r3, #8
100090b8:	b29b      	uxth	r3, r3
100090ba:	b2da      	uxtb	r2, r3
100090bc:	4b46      	ldr	r3, [pc, #280]	; (100091d8 <main+0x1b68>)
100090be:	729a      	strb	r2, [r3, #10]
													ReadBuffer2[11]= 	Reserve_1  & 0xff; //lowbyte
100090c0:	4b56      	ldr	r3, [pc, #344]	; (1000921c <main+0x1bac>)
100090c2:	881b      	ldrh	r3, [r3, #0]
100090c4:	b2da      	uxtb	r2, r3
100090c6:	4b44      	ldr	r3, [pc, #272]	; (100091d8 <main+0x1b68>)
100090c8:	72da      	strb	r2, [r3, #11]
													ReadBuffer2[12]= 	Dimm_Max_WW  / 0x100; //highbyte
100090ca:	4b55      	ldr	r3, [pc, #340]	; (10009220 <main+0x1bb0>)
100090cc:	881b      	ldrh	r3, [r3, #0]
100090ce:	0a1b      	lsrs	r3, r3, #8
100090d0:	b29b      	uxth	r3, r3
100090d2:	b2da      	uxtb	r2, r3
100090d4:	4b40      	ldr	r3, [pc, #256]	; (100091d8 <main+0x1b68>)
100090d6:	731a      	strb	r2, [r3, #12]
													ReadBuffer2[13]= 	Dimm_Max_WW  & 0xff; //lowbyte
100090d8:	4b51      	ldr	r3, [pc, #324]	; (10009220 <main+0x1bb0>)
100090da:	881b      	ldrh	r3, [r3, #0]
100090dc:	b2da      	uxtb	r2, r3
100090de:	4b3e      	ldr	r3, [pc, #248]	; (100091d8 <main+0x1b68>)
100090e0:	735a      	strb	r2, [r3, #13]
													ReadBuffer2[14]= 	Dimm_Max_CW  / 0x100; //highbyte
100090e2:	4b50      	ldr	r3, [pc, #320]	; (10009224 <main+0x1bb4>)
100090e4:	881b      	ldrh	r3, [r3, #0]
100090e6:	0a1b      	lsrs	r3, r3, #8
100090e8:	b29b      	uxth	r3, r3
100090ea:	b2da      	uxtb	r2, r3
100090ec:	4b3a      	ldr	r3, [pc, #232]	; (100091d8 <main+0x1b68>)
100090ee:	739a      	strb	r2, [r3, #14]
													ReadBuffer2[15]= 	Dimm_Max_CW & 0xff; //lowbyte
100090f0:	4b4c      	ldr	r3, [pc, #304]	; (10009224 <main+0x1bb4>)
100090f2:	881b      	ldrh	r3, [r3, #0]
100090f4:	b2da      	uxtb	r2, r3
100090f6:	4b38      	ldr	r3, [pc, #224]	; (100091d8 <main+0x1b68>)
100090f8:	73da      	strb	r2, [r3, #15]

											       if (resultB2 > min_EEP_Voltage_Uin)
100090fa:	4b2d      	ldr	r3, [pc, #180]	; (100091b0 <main+0x1b40>)
100090fc:	881a      	ldrh	r2, [r3, #0]
100090fe:	23ba      	movs	r3, #186	; 0xba
10009100:	011b      	lsls	r3, r3, #4
10009102:	429a      	cmp	r2, r3
10009104:	d905      	bls.n	10009112 <main+0x1aa2>
													 {
													tester3 = writeakt_light_data_B4_EEprom();
10009106:	f7f8 fe4b 	bl	10001da0 <writeakt_light_data_B4_EEprom>
1000910a:	1c03      	adds	r3, r0, #0
1000910c:	b29a      	uxth	r2, r3
1000910e:	4b46      	ldr	r3, [pc, #280]	; (10009228 <main+0x1bb8>)
10009110:	801a      	strh	r2, [r3, #0]
													 }
													sysiniValueB5();
10009112:	f7f8 ffa3 	bl	1000205c <sysiniValueB5>
													    ReadBuffer2[0]=RegOnOff;
10009116:	4b45      	ldr	r3, [pc, #276]	; (1000922c <main+0x1bbc>)
10009118:	781a      	ldrb	r2, [r3, #0]
1000911a:	4b2f      	ldr	r3, [pc, #188]	; (100091d8 <main+0x1b68>)
1000911c:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
1000911e:	4b44      	ldr	r3, [pc, #272]	; (10009230 <main+0x1bc0>)
10009120:	781a      	ldrb	r2, [r3, #0]
10009122:	4b2d      	ldr	r3, [pc, #180]	; (100091d8 <main+0x1b68>)
10009124:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
10009126:	4b43      	ldr	r3, [pc, #268]	; (10009234 <main+0x1bc4>)
10009128:	881b      	ldrh	r3, [r3, #0]
1000912a:	0a1b      	lsrs	r3, r3, #8
1000912c:	b29b      	uxth	r3, r3
1000912e:	b2da      	uxtb	r2, r3
10009130:	4b29      	ldr	r3, [pc, #164]	; (100091d8 <main+0x1b68>)
10009132:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
10009134:	4b3f      	ldr	r3, [pc, #252]	; (10009234 <main+0x1bc4>)
10009136:	881b      	ldrh	r3, [r3, #0]
10009138:	b2da      	uxtb	r2, r3
1000913a:	4b27      	ldr	r3, [pc, #156]	; (100091d8 <main+0x1b68>)
1000913c:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
1000913e:	4b3e      	ldr	r3, [pc, #248]	; (10009238 <main+0x1bc8>)
10009140:	881b      	ldrh	r3, [r3, #0]
10009142:	0a1b      	lsrs	r3, r3, #8
10009144:	b29b      	uxth	r3, r3
10009146:	b2da      	uxtb	r2, r3
10009148:	4b23      	ldr	r3, [pc, #140]	; (100091d8 <main+0x1b68>)
1000914a:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
1000914c:	4b3a      	ldr	r3, [pc, #232]	; (10009238 <main+0x1bc8>)
1000914e:	881b      	ldrh	r3, [r3, #0]
10009150:	b2da      	uxtb	r2, r3
10009152:	4b21      	ldr	r3, [pc, #132]	; (100091d8 <main+0x1b68>)
10009154:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
10009156:	4b39      	ldr	r3, [pc, #228]	; (1000923c <main+0x1bcc>)
10009158:	881b      	ldrh	r3, [r3, #0]
1000915a:	0a1b      	lsrs	r3, r3, #8
1000915c:	b29b      	uxth	r3, r3
1000915e:	b2da      	uxtb	r2, r3
10009160:	4b1d      	ldr	r3, [pc, #116]	; (100091d8 <main+0x1b68>)
10009162:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Ww & 0xff;
10009164:	4b34      	ldr	r3, [pc, #208]	; (10009238 <main+0x1bc8>)
10009166:	881b      	ldrh	r3, [r3, #0]
10009168:	b2da      	uxtb	r2, r3
1000916a:	4b1b      	ldr	r3, [pc, #108]	; (100091d8 <main+0x1b68>)
1000916c:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww /0x100;
1000916e:	4b34      	ldr	r3, [pc, #208]	; (10009240 <main+0x1bd0>)
10009170:	881b      	ldrh	r3, [r3, #0]
10009172:	0a1b      	lsrs	r3, r3, #8
10009174:	b29b      	uxth	r3, r3
10009176:	b2da      	uxtb	r2, r3
10009178:	4b17      	ldr	r3, [pc, #92]	; (100091d8 <main+0x1b68>)
1000917a:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
1000917c:	4b30      	ldr	r3, [pc, #192]	; (10009240 <main+0x1bd0>)
1000917e:	881b      	ldrh	r3, [r3, #0]
10009180:	b2da      	uxtb	r2, r3
10009182:	4b15      	ldr	r3, [pc, #84]	; (100091d8 <main+0x1b68>)
10009184:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw /0x100;
10009186:	4b2f      	ldr	r3, [pc, #188]	; (10009244 <main+0x1bd4>)
10009188:	881b      	ldrh	r3, [r3, #0]
1000918a:	0a1b      	lsrs	r3, r3, #8
1000918c:	b29b      	uxth	r3, r3
1000918e:	b2da      	uxtb	r2, r3
10009190:	e05a      	b.n	10009248 <main+0x1bd8>
10009192:	46c0      	nop			; (mov r8, r8)
10009194:	200007ca 	.word	0x200007ca
10009198:	20000830 	.word	0x20000830
1000919c:	00007b7a 	.word	0x00007b7a
100091a0:	20000824 	.word	0x20000824
100091a4:	200008a8 	.word	0x200008a8
100091a8:	00005859 	.word	0x00005859
100091ac:	20000c2c 	.word	0x20000c2c
100091b0:	200007fe 	.word	0x200007fe
100091b4:	20000890 	.word	0x20000890
100091b8:	200007f0 	.word	0x200007f0
100091bc:	200008b4 	.word	0x200008b4
100091c0:	2000083c 	.word	0x2000083c
100091c4:	200007fc 	.word	0x200007fc
100091c8:	200007f2 	.word	0x200007f2
100091cc:	2000082e 	.word	0x2000082e
100091d0:	20000c36 	.word	0x20000c36
100091d4:	20000844 	.word	0x20000844
100091d8:	20000848 	.word	0x20000848
100091dc:	20000836 	.word	0x20000836
100091e0:	20000860 	.word	0x20000860
100091e4:	2000085c 	.word	0x2000085c
100091e8:	200008f6 	.word	0x200008f6
100091ec:	2000083a 	.word	0x2000083a
100091f0:	200008be 	.word	0x200008be
100091f4:	20000834 	.word	0x20000834
100091f8:	20000858 	.word	0x20000858
100091fc:	20000c34 	.word	0x20000c34
10009200:	20000862 	.word	0x20000862
10009204:	20000840 	.word	0x20000840
10009208:	2000088a 	.word	0x2000088a
1000920c:	20000814 	.word	0x20000814
10009210:	200008aa 	.word	0x200008aa
10009214:	2000054a 	.word	0x2000054a
10009218:	200008a0 	.word	0x200008a0
1000921c:	200008b8 	.word	0x200008b8
10009220:	20000838 	.word	0x20000838
10009224:	2000088c 	.word	0x2000088c
10009228:	20000c24 	.word	0x20000c24
1000922c:	2000085a 	.word	0x2000085a
10009230:	20000818 	.word	0x20000818
10009234:	200007f4 	.word	0x200007f4
10009238:	20000900 	.word	0x20000900
1000923c:	20000864 	.word	0x20000864
10009240:	200008a4 	.word	0x200008a4
10009244:	200008b2 	.word	0x200008b2
10009248:	4b6f      	ldr	r3, [pc, #444]	; (10009408 <main+0x1d98>)
1000924a:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
1000924c:	4b6f      	ldr	r3, [pc, #444]	; (1000940c <main+0x1d9c>)
1000924e:	881b      	ldrh	r3, [r3, #0]
10009250:	b2da      	uxtb	r2, r3
10009252:	4b6d      	ldr	r3, [pc, #436]	; (10009408 <main+0x1d98>)
10009254:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
10009256:	4b6e      	ldr	r3, [pc, #440]	; (10009410 <main+0x1da0>)
10009258:	881b      	ldrh	r3, [r3, #0]
1000925a:	0a1b      	lsrs	r3, r3, #8
1000925c:	b29b      	uxth	r3, r3
1000925e:	b2da      	uxtb	r2, r3
10009260:	4b69      	ldr	r3, [pc, #420]	; (10009408 <main+0x1d98>)
10009262:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10009264:	4b6a      	ldr	r3, [pc, #424]	; (10009410 <main+0x1da0>)
10009266:	881b      	ldrh	r3, [r3, #0]
10009268:	b2da      	uxtb	r2, r3
1000926a:	4b67      	ldr	r3, [pc, #412]	; (10009408 <main+0x1d98>)
1000926c:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw /0x100;
1000926e:	4b69      	ldr	r3, [pc, #420]	; (10009414 <main+0x1da4>)
10009270:	881b      	ldrh	r3, [r3, #0]
10009272:	0a1b      	lsrs	r3, r3, #8
10009274:	b29b      	uxth	r3, r3
10009276:	b2da      	uxtb	r2, r3
10009278:	4b63      	ldr	r3, [pc, #396]	; (10009408 <main+0x1d98>)
1000927a:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
1000927c:	4b65      	ldr	r3, [pc, #404]	; (10009414 <main+0x1da4>)
1000927e:	881b      	ldrh	r3, [r3, #0]
10009280:	b2da      	uxtb	r2, r3
10009282:	4b61      	ldr	r3, [pc, #388]	; (10009408 <main+0x1d98>)
10009284:	73da      	strb	r2, [r3, #15]

												 if (resultB2 > min_EEP_Voltage_Uin)
10009286:	4b64      	ldr	r3, [pc, #400]	; (10009418 <main+0x1da8>)
10009288:	881a      	ldrh	r2, [r3, #0]
1000928a:	23ba      	movs	r3, #186	; 0xba
1000928c:	011b      	lsls	r3, r3, #4
1000928e:	429a      	cmp	r2, r3
10009290:	d905      	bls.n	1000929e <main+0x1c2e>
												 {
											      tester4 = writeOff_light_B5_EEprom();
10009292:	f7f8 fdbb 	bl	10001e0c <writeOff_light_B5_EEprom>
10009296:	1c03      	adds	r3, r0, #0
10009298:	b29a      	uxth	r2, r3
1000929a:	4b60      	ldr	r3, [pc, #384]	; (1000941c <main+0x1dac>)
1000929c:	801a      	strh	r2, [r3, #0]
												 }
												 tester = writeLamp_data_B3_EEprom();
1000929e:	f7f8 fd49 	bl	10001d34 <writeLamp_data_B3_EEprom>
100092a2:	1c03      	adds	r3, r0, #0
100092a4:	1c1a      	adds	r2, r3, #0
100092a6:	4b5e      	ldr	r3, [pc, #376]	; (10009420 <main+0x1db0>)
100092a8:	601a      	str	r2, [r3, #0]
												 if (tester1==0x03)
100092aa:	4b5e      	ldr	r3, [pc, #376]	; (10009424 <main+0x1db4>)
100092ac:	881b      	ldrh	r3, [r3, #0]
100092ae:	2b03      	cmp	r3, #3
100092b0:	d129      	bne.n	10009306 <main+0x1c96>
											 	 {
													new_data_HalloBack();
100092b2:	f7f8 fa25 	bl	10001700 <new_data_HalloBack>
												  	 transmit_buf_size=12;
100092b6:	4b5c      	ldr	r3, [pc, #368]	; (10009428 <main+0x1db8>)
100092b8:	220c      	movs	r2, #12
100092ba:	701a      	strb	r2, [r3, #0]
													 new_data[6]='i';
100092bc:	4b5b      	ldr	r3, [pc, #364]	; (1000942c <main+0x1dbc>)
100092be:	2269      	movs	r2, #105	; 0x69
100092c0:	719a      	strb	r2, [r3, #6]
													 new_data[7]=tester1;
100092c2:	4b58      	ldr	r3, [pc, #352]	; (10009424 <main+0x1db4>)
100092c4:	881b      	ldrh	r3, [r3, #0]
100092c6:	b2da      	uxtb	r2, r3
100092c8:	4b58      	ldr	r3, [pc, #352]	; (1000942c <main+0x1dbc>)
100092ca:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester2;
100092cc:	4b58      	ldr	r3, [pc, #352]	; (10009430 <main+0x1dc0>)
100092ce:	881b      	ldrh	r3, [r3, #0]
100092d0:	b2da      	uxtb	r2, r3
100092d2:	4b56      	ldr	r3, [pc, #344]	; (1000942c <main+0x1dbc>)
100092d4:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester3;
100092d6:	4b57      	ldr	r3, [pc, #348]	; (10009434 <main+0x1dc4>)
100092d8:	881b      	ldrh	r3, [r3, #0]
100092da:	b2da      	uxtb	r2, r3
100092dc:	4b53      	ldr	r3, [pc, #332]	; (1000942c <main+0x1dbc>)
100092de:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester4;
100092e0:	4b4e      	ldr	r3, [pc, #312]	; (1000941c <main+0x1dac>)
100092e2:	881b      	ldrh	r3, [r3, #0]
100092e4:	b2da      	uxtb	r2, r3
100092e6:	4b51      	ldr	r3, [pc, #324]	; (1000942c <main+0x1dbc>)
100092e8:	729a      	strb	r2, [r3, #10]
													 new_data[11]=0xff;
100092ea:	4b50      	ldr	r3, [pc, #320]	; (1000942c <main+0x1dbc>)
100092ec:	22ff      	movs	r2, #255	; 0xff
100092ee:	72da      	strb	r2, [r3, #11]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
100092f0:	4b4d      	ldr	r3, [pc, #308]	; (10009428 <main+0x1db8>)
100092f2:	781b      	ldrb	r3, [r3, #0]
100092f4:	1c1c      	adds	r4, r3, #0
100092f6:	4a50      	ldr	r2, [pc, #320]	; (10009438 <main+0x1dc8>)
100092f8:	4b4c      	ldr	r3, [pc, #304]	; (1000942c <main+0x1dbc>)
100092fa:	1c10      	adds	r0, r2, #0
100092fc:	1c19      	adds	r1, r3, #0
100092fe:	1c22      	adds	r2, r4, #0
10009300:	f7fa fcce 	bl	10003ca0 <UART_Transmit>
10009304:	e05e      	b.n	100093c4 <main+0x1d54>
												  }
													else
													{new_data_HalloBack();
10009306:	f7f8 f9fb 	bl	10001700 <new_data_HalloBack>
												  	 transmit_buf_size=13;
1000930a:	4b47      	ldr	r3, [pc, #284]	; (10009428 <main+0x1db8>)
1000930c:	220d      	movs	r2, #13
1000930e:	701a      	strb	r2, [r3, #0]
													 new_data[6]='e';
10009310:	4b46      	ldr	r3, [pc, #280]	; (1000942c <main+0x1dbc>)
10009312:	2265      	movs	r2, #101	; 0x65
10009314:	719a      	strb	r2, [r3, #6]
													 new_data[7]=15;
10009316:	4b45      	ldr	r3, [pc, #276]	; (1000942c <main+0x1dbc>)
10009318:	220f      	movs	r2, #15
1000931a:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester1;
1000931c:	4b41      	ldr	r3, [pc, #260]	; (10009424 <main+0x1db4>)
1000931e:	881b      	ldrh	r3, [r3, #0]
10009320:	b2da      	uxtb	r2, r3
10009322:	4b42      	ldr	r3, [pc, #264]	; (1000942c <main+0x1dbc>)
10009324:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10009326:	4b42      	ldr	r3, [pc, #264]	; (10009430 <main+0x1dc0>)
10009328:	881b      	ldrh	r3, [r3, #0]
1000932a:	b2da      	uxtb	r2, r3
1000932c:	4b3f      	ldr	r3, [pc, #252]	; (1000942c <main+0x1dbc>)
1000932e:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester3;
10009330:	4b40      	ldr	r3, [pc, #256]	; (10009434 <main+0x1dc4>)
10009332:	881b      	ldrh	r3, [r3, #0]
10009334:	b2da      	uxtb	r2, r3
10009336:	4b3d      	ldr	r3, [pc, #244]	; (1000942c <main+0x1dbc>)
10009338:	729a      	strb	r2, [r3, #10]
													 new_data[11]=tester4;
1000933a:	4b38      	ldr	r3, [pc, #224]	; (1000941c <main+0x1dac>)
1000933c:	881b      	ldrh	r3, [r3, #0]
1000933e:	b2da      	uxtb	r2, r3
10009340:	4b3a      	ldr	r3, [pc, #232]	; (1000942c <main+0x1dbc>)
10009342:	72da      	strb	r2, [r3, #11]
													 new_data[12]=0xff;
10009344:	4b39      	ldr	r3, [pc, #228]	; (1000942c <main+0x1dbc>)
10009346:	22ff      	movs	r2, #255	; 0xff
10009348:	731a      	strb	r2, [r3, #12]
													 UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000934a:	4b37      	ldr	r3, [pc, #220]	; (10009428 <main+0x1db8>)
1000934c:	781b      	ldrb	r3, [r3, #0]
1000934e:	1c1c      	adds	r4, r3, #0
10009350:	4a39      	ldr	r2, [pc, #228]	; (10009438 <main+0x1dc8>)
10009352:	4b36      	ldr	r3, [pc, #216]	; (1000942c <main+0x1dbc>)
10009354:	1c10      	adds	r0, r2, #0
10009356:	1c19      	adds	r1, r3, #0
10009358:	1c22      	adds	r2, r4, #0
1000935a:	f7fa fca1 	bl	10003ca0 <UART_Transmit>
1000935e:	e031      	b.n	100093c4 <main+0x1d54>
													}
											 } //if result

												 else{
													new_data_HalloBack();
10009360:	f7f8 f9ce 	bl	10001700 <new_data_HalloBack>
													 new_data[6]='e';
10009364:	4b31      	ldr	r3, [pc, #196]	; (1000942c <main+0x1dbc>)
10009366:	2265      	movs	r2, #101	; 0x65
10009368:	719a      	strb	r2, [r3, #6]
													 new_data[7]='r';
1000936a:	4b30      	ldr	r3, [pc, #192]	; (1000942c <main+0x1dbc>)
1000936c:	2272      	movs	r2, #114	; 0x72
1000936e:	71da      	strb	r2, [r3, #7]
													 new_data[8]='0';
10009370:	4b2e      	ldr	r3, [pc, #184]	; (1000942c <main+0x1dbc>)
10009372:	2230      	movs	r2, #48	; 0x30
10009374:	721a      	strb	r2, [r3, #8]
													 new_data[9]='3';
10009376:	4b2d      	ldr	r3, [pc, #180]	; (1000942c <main+0x1dbc>)
10009378:	2233      	movs	r2, #51	; 0x33
1000937a:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000937c:	4b2a      	ldr	r3, [pc, #168]	; (10009428 <main+0x1db8>)
1000937e:	781b      	ldrb	r3, [r3, #0]
10009380:	1c1c      	adds	r4, r3, #0
10009382:	4a2d      	ldr	r2, [pc, #180]	; (10009438 <main+0x1dc8>)
10009384:	4b29      	ldr	r3, [pc, #164]	; (1000942c <main+0x1dbc>)
10009386:	1c10      	adds	r0, r2, #0
10009388:	1c19      	adds	r1, r3, #0
1000938a:	1c22      	adds	r2, r4, #0
1000938c:	f7fa fc88 	bl	10003ca0 <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
10009390:	e032      	b.n	100093f8 <main+0x1d88>
													 new_data[9]='3';
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
										 }//if status
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
10009392:	f7f8 f9b5 	bl	10001700 <new_data_HalloBack>
											 new_data[6]='e';
10009396:	4b25      	ldr	r3, [pc, #148]	; (1000942c <main+0x1dbc>)
10009398:	2265      	movs	r2, #101	; 0x65
1000939a:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
1000939c:	4b23      	ldr	r3, [pc, #140]	; (1000942c <main+0x1dbc>)
1000939e:	2272      	movs	r2, #114	; 0x72
100093a0:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
100093a2:	4b22      	ldr	r3, [pc, #136]	; (1000942c <main+0x1dbc>)
100093a4:	2230      	movs	r2, #48	; 0x30
100093a6:	721a      	strb	r2, [r3, #8]
											 new_data[9]='2';
100093a8:	4b20      	ldr	r3, [pc, #128]	; (1000942c <main+0x1dbc>)
100093aa:	2232      	movs	r2, #50	; 0x32
100093ac:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
100093ae:	4b1e      	ldr	r3, [pc, #120]	; (10009428 <main+0x1db8>)
100093b0:	781b      	ldrb	r3, [r3, #0]
100093b2:	1c1c      	adds	r4, r3, #0
100093b4:	4a20      	ldr	r2, [pc, #128]	; (10009438 <main+0x1dc8>)
100093b6:	4b1d      	ldr	r3, [pc, #116]	; (1000942c <main+0x1dbc>)
100093b8:	1c10      	adds	r0, r2, #0
100093ba:	1c19      	adds	r1, r3, #0
100093bc:	1c22      	adds	r2, r4, #0
100093be:	f7fa fc6f 	bl	10003ca0 <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
100093c2:	e019      	b.n	100093f8 <main+0x1d88>
100093c4:	e018      	b.n	100093f8 <main+0x1d88>
											 new_data[9]='2';
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
											}
									 }//if sernr
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
100093c6:	f7f8 f99b 	bl	10001700 <new_data_HalloBack>
											 new_data[6]='e';
100093ca:	4b18      	ldr	r3, [pc, #96]	; (1000942c <main+0x1dbc>)
100093cc:	2265      	movs	r2, #101	; 0x65
100093ce:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
100093d0:	4b16      	ldr	r3, [pc, #88]	; (1000942c <main+0x1dbc>)
100093d2:	2272      	movs	r2, #114	; 0x72
100093d4:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
100093d6:	4b15      	ldr	r3, [pc, #84]	; (1000942c <main+0x1dbc>)
100093d8:	2230      	movs	r2, #48	; 0x30
100093da:	721a      	strb	r2, [r3, #8]
											 new_data[9]='1';
100093dc:	4b13      	ldr	r3, [pc, #76]	; (1000942c <main+0x1dbc>)
100093de:	2231      	movs	r2, #49	; 0x31
100093e0:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
100093e2:	4b11      	ldr	r3, [pc, #68]	; (10009428 <main+0x1db8>)
100093e4:	781b      	ldrb	r3, [r3, #0]
100093e6:	1c1c      	adds	r4, r3, #0
100093e8:	4a13      	ldr	r2, [pc, #76]	; (10009438 <main+0x1dc8>)
100093ea:	4b10      	ldr	r3, [pc, #64]	; (1000942c <main+0x1dbc>)
100093ec:	1c10      	adds	r0, r2, #0
100093ee:	1c19      	adds	r1, r3, #0
100093f0:	1c22      	adds	r2, r4, #0
100093f2:	f7fa fc55 	bl	10003ca0 <UART_Transmit>
											}
											break;
100093f6:	e001      	b.n	100093fc <main+0x1d8c>
100093f8:	e000      	b.n	100093fc <main+0x1d8c>

				default:
				break;
100093fa:	46c0      	nop			; (mov r8, r8)
				}//switch
			  } // else node id == ok

				//############
				execute = 0;
100093fc:	4b0f      	ldr	r3, [pc, #60]	; (1000943c <main+0x1dcc>)
100093fe:	2200      	movs	r2, #0
10009400:	701a      	strb	r2, [r3, #0]
			} // if ( execute == 1 )
		} // if(UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
	}
10009402:	f7fe fbee 	bl	10007be2 <main+0x572>
10009406:	46c0      	nop			; (mov r8, r8)
10009408:	20000848 	.word	0x20000848
1000940c:	200008b2 	.word	0x200008b2
10009410:	200007c8 	.word	0x200007c8
10009414:	20000970 	.word	0x20000970
10009418:	200007fe 	.word	0x200007fe
1000941c:	20000c32 	.word	0x20000c32
10009420:	20000c28 	.word	0x20000c28
10009424:	20000c36 	.word	0x20000c36
10009428:	20000550 	.word	0x20000550
1000942c:	20000804 	.word	0x20000804
10009430:	20000c34 	.word	0x20000c34
10009434:	20000c24 	.word	0x20000c24
10009438:	20000560 	.word	0x20000560
1000943c:	200008b0 	.word	0x200008b0

10009440 <endofTransmitU1>:
   return (1U);
 }

//----------------------------------------------------------------------------------------
void endofTransmitU1()//Callback functin for "End of transmit" event.
 {
10009440:	b580      	push	{r7, lr}
10009442:	af00      	add	r7, sp, #0
 // UART_Receive(&UART_0, rec_data, sizeof(rec_data));
	  // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
 }
10009444:	46bd      	mov	sp, r7
10009446:	bd80      	pop	{r7, pc}

10009448 <endofReceiveU1>:
//----------------------------------------------------------------------------------------
 void endofReceiveU1()//Callback function for "End of receive" event.
 {
10009448:	b580      	push	{r7, lr}
1000944a:	af00      	add	r7, sp, #0
	//   DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	//UART_Transmit(&UART_0, rec_data, sizeof(rec_data));
 }
1000944c:	46bd      	mov	sp, r7
1000944e:	bd80      	pop	{r7, pc}

10009450 <endofTransmitU0>:
 //----------------------------------------------------------------------------------------
 void endofTransmitU0()//Callback functin for "End of transmit" event.
  {
10009450:	b580      	push	{r7, lr}
10009452:	af00      	add	r7, sp, #0
 //a  UART_Receive(&UART_1, rec_data, sizeof(rec_data));
	 //a	  DIGITAL_IO_ToggleOutput(&DO_LED_Shtdwn);
  }
10009454:	46bd      	mov	sp, r7
10009456:	bd80      	pop	{r7, pc}

10009458 <endofReceiveU0>:
 //----------------------------------------------------------------------------------------
  void endofReceiveU0()//Callback function for "End of receive" event.
  {
10009458:	b580      	push	{r7, lr}
1000945a:	af00      	add	r7, sp, #0
 	  // DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	  //a UART_Transmit(&UART_1, rec_data, sizeof(rec_data));
  }
1000945c:	46bd      	mov	sp, r7
1000945e:	bd80      	pop	{r7, pc}

10009460 <VADC0_C0_0_IRQHandler>:
 //----------------------------------------------------------------------------------------
  void adcIRQHandler(void)
  {
10009460:	b580      	push	{r7, lr}
10009462:	af00      	add	r7, sp, #0
        // read the results of the conversion
        resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
10009464:	4b35      	ldr	r3, [pc, #212]	; (1000953c <VADC0_C0_0_IRQHandler+0xdc>)
10009466:	1c18      	adds	r0, r3, #0
10009468:	f7fe f8e0 	bl	1000762c <ADC_MEASUREMENT_ADV_GetResult>
1000946c:	1c03      	adds	r3, r0, #0
1000946e:	1c1a      	adds	r2, r3, #0
10009470:	4b33      	ldr	r3, [pc, #204]	; (10009540 <VADC0_C0_0_IRQHandler+0xe0>)
10009472:	801a      	strh	r2, [r3, #0]
        resultAalt = (resultA + 3*resultAalt)/4;
10009474:	4b32      	ldr	r3, [pc, #200]	; (10009540 <VADC0_C0_0_IRQHandler+0xe0>)
10009476:	881b      	ldrh	r3, [r3, #0]
10009478:	1c19      	adds	r1, r3, #0
1000947a:	4b32      	ldr	r3, [pc, #200]	; (10009544 <VADC0_C0_0_IRQHandler+0xe4>)
1000947c:	881b      	ldrh	r3, [r3, #0]
1000947e:	1c1a      	adds	r2, r3, #0
10009480:	1c13      	adds	r3, r2, #0
10009482:	005b      	lsls	r3, r3, #1
10009484:	189b      	adds	r3, r3, r2
10009486:	18cb      	adds	r3, r1, r3
10009488:	2b00      	cmp	r3, #0
1000948a:	da00      	bge.n	1000948e <VADC0_C0_0_IRQHandler+0x2e>
1000948c:	3303      	adds	r3, #3
1000948e:	109b      	asrs	r3, r3, #2
10009490:	b29a      	uxth	r2, r3
10009492:	4b2c      	ldr	r3, [pc, #176]	; (10009544 <VADC0_C0_0_IRQHandler+0xe4>)
10009494:	801a      	strh	r2, [r3, #0]
        resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
10009496:	4b2c      	ldr	r3, [pc, #176]	; (10009548 <VADC0_C0_0_IRQHandler+0xe8>)
10009498:	1c18      	adds	r0, r3, #0
1000949a:	f7fe f8c7 	bl	1000762c <ADC_MEASUREMENT_ADV_GetResult>
1000949e:	1c03      	adds	r3, r0, #0
100094a0:	1c1a      	adds	r2, r3, #0
100094a2:	4b2a      	ldr	r3, [pc, #168]	; (1000954c <VADC0_C0_0_IRQHandler+0xec>)
100094a4:	801a      	strh	r2, [r3, #0]
        resultBalt = (resultB + 3*resultBalt)/4;
100094a6:	4b29      	ldr	r3, [pc, #164]	; (1000954c <VADC0_C0_0_IRQHandler+0xec>)
100094a8:	881b      	ldrh	r3, [r3, #0]
100094aa:	1c19      	adds	r1, r3, #0
100094ac:	4b28      	ldr	r3, [pc, #160]	; (10009550 <VADC0_C0_0_IRQHandler+0xf0>)
100094ae:	881b      	ldrh	r3, [r3, #0]
100094b0:	1c1a      	adds	r2, r3, #0
100094b2:	1c13      	adds	r3, r2, #0
100094b4:	005b      	lsls	r3, r3, #1
100094b6:	189b      	adds	r3, r3, r2
100094b8:	18cb      	adds	r3, r1, r3
100094ba:	2b00      	cmp	r3, #0
100094bc:	da00      	bge.n	100094c0 <VADC0_C0_0_IRQHandler+0x60>
100094be:	3303      	adds	r3, #3
100094c0:	109b      	asrs	r3, r3, #2
100094c2:	b29a      	uxth	r2, r3
100094c4:	4b22      	ldr	r3, [pc, #136]	; (10009550 <VADC0_C0_0_IRQHandler+0xf0>)
100094c6:	801a      	strh	r2, [r3, #0]
        resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
100094c8:	4b22      	ldr	r3, [pc, #136]	; (10009554 <VADC0_C0_0_IRQHandler+0xf4>)
100094ca:	1c18      	adds	r0, r3, #0
100094cc:	f7fe f8ae 	bl	1000762c <ADC_MEASUREMENT_ADV_GetResult>
100094d0:	1c03      	adds	r3, r0, #0
100094d2:	1c1a      	adds	r2, r3, #0
100094d4:	4b20      	ldr	r3, [pc, #128]	; (10009558 <VADC0_C0_0_IRQHandler+0xf8>)
100094d6:	801a      	strh	r2, [r3, #0]
        resultCalt = (resultC + 3*resultCalt)/4;
100094d8:	4b1f      	ldr	r3, [pc, #124]	; (10009558 <VADC0_C0_0_IRQHandler+0xf8>)
100094da:	881b      	ldrh	r3, [r3, #0]
100094dc:	1c19      	adds	r1, r3, #0
100094de:	4b1f      	ldr	r3, [pc, #124]	; (1000955c <VADC0_C0_0_IRQHandler+0xfc>)
100094e0:	881b      	ldrh	r3, [r3, #0]
100094e2:	1c1a      	adds	r2, r3, #0
100094e4:	1c13      	adds	r3, r2, #0
100094e6:	005b      	lsls	r3, r3, #1
100094e8:	189b      	adds	r3, r3, r2
100094ea:	18cb      	adds	r3, r1, r3
100094ec:	2b00      	cmp	r3, #0
100094ee:	da00      	bge.n	100094f2 <VADC0_C0_0_IRQHandler+0x92>
100094f0:	3303      	adds	r3, #3
100094f2:	109b      	asrs	r3, r3, #2
100094f4:	b29a      	uxth	r2, r3
100094f6:	4b19      	ldr	r3, [pc, #100]	; (1000955c <VADC0_C0_0_IRQHandler+0xfc>)
100094f8:	801a      	strh	r2, [r3, #0]
        resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
100094fa:	4b19      	ldr	r3, [pc, #100]	; (10009560 <VADC0_C0_0_IRQHandler+0x100>)
100094fc:	1c18      	adds	r0, r3, #0
100094fe:	f7fe f895 	bl	1000762c <ADC_MEASUREMENT_ADV_GetResult>
10009502:	1c03      	adds	r3, r0, #0
10009504:	1c1a      	adds	r2, r3, #0
10009506:	4b17      	ldr	r3, [pc, #92]	; (10009564 <VADC0_C0_0_IRQHandler+0x104>)
10009508:	801a      	strh	r2, [r3, #0]
        resultDalt = (resultD + 3*resultDalt)/4;
1000950a:	4b16      	ldr	r3, [pc, #88]	; (10009564 <VADC0_C0_0_IRQHandler+0x104>)
1000950c:	881b      	ldrh	r3, [r3, #0]
1000950e:	1c19      	adds	r1, r3, #0
10009510:	4b15      	ldr	r3, [pc, #84]	; (10009568 <VADC0_C0_0_IRQHandler+0x108>)
10009512:	881b      	ldrh	r3, [r3, #0]
10009514:	1c1a      	adds	r2, r3, #0
10009516:	1c13      	adds	r3, r2, #0
10009518:	005b      	lsls	r3, r3, #1
1000951a:	189b      	adds	r3, r3, r2
1000951c:	18cb      	adds	r3, r1, r3
1000951e:	2b00      	cmp	r3, #0
10009520:	da00      	bge.n	10009524 <VADC0_C0_0_IRQHandler+0xc4>
10009522:	3303      	adds	r3, #3
10009524:	109b      	asrs	r3, r3, #2
10009526:	b29a      	uxth	r2, r3
10009528:	4b0f      	ldr	r3, [pc, #60]	; (10009568 <VADC0_C0_0_IRQHandler+0x108>)
1000952a:	801a      	strh	r2, [r3, #0]
        adc_ready=adc_ready + 1;
1000952c:	4b0f      	ldr	r3, [pc, #60]	; (1000956c <VADC0_C0_0_IRQHandler+0x10c>)
1000952e:	881b      	ldrh	r3, [r3, #0]
10009530:	3301      	adds	r3, #1
10009532:	b29a      	uxth	r2, r3
10009534:	4b0d      	ldr	r3, [pc, #52]	; (1000956c <VADC0_C0_0_IRQHandler+0x10c>)
10009536:	801a      	strh	r2, [r3, #0]
        //Start the next round of conversion
      //  ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
  }
10009538:	46bd      	mov	sp, r7
1000953a:	bd80      	pop	{r7, pc}
1000953c:	100097e0 	.word	0x100097e0
10009540:	200008b6 	.word	0x200008b6
10009544:	200007c4 	.word	0x200007c4
10009548:	100097a0 	.word	0x100097a0
1000954c:	20000548 	.word	0x20000548
10009550:	200008a2 	.word	0x200008a2
10009554:	100097c0 	.word	0x100097c0
10009558:	2000085e 	.word	0x2000085e
1000955c:	20000906 	.word	0x20000906
10009560:	10009800 	.word	0x10009800
10009564:	200008bc 	.word	0x200008bc
10009568:	20000766 	.word	0x20000766
1000956c:	200008fa 	.word	0x200008fa

10009570 <__libc_init_array>:
10009570:	4b0e      	ldr	r3, [pc, #56]	; (100095ac <__libc_init_array+0x3c>)
10009572:	b570      	push	{r4, r5, r6, lr}
10009574:	2500      	movs	r5, #0
10009576:	1c1e      	adds	r6, r3, #0
10009578:	4c0d      	ldr	r4, [pc, #52]	; (100095b0 <__libc_init_array+0x40>)
1000957a:	1ae4      	subs	r4, r4, r3
1000957c:	10a4      	asrs	r4, r4, #2
1000957e:	42a5      	cmp	r5, r4
10009580:	d004      	beq.n	1000958c <__libc_init_array+0x1c>
10009582:	00ab      	lsls	r3, r5, #2
10009584:	58f3      	ldr	r3, [r6, r3]
10009586:	4798      	blx	r3
10009588:	3501      	adds	r5, #1
1000958a:	e7f8      	b.n	1000957e <__libc_init_array+0xe>
1000958c:	f7fa fa90 	bl	10003ab0 <_init>
10009590:	4b08      	ldr	r3, [pc, #32]	; (100095b4 <__libc_init_array+0x44>)
10009592:	2500      	movs	r5, #0
10009594:	1c1e      	adds	r6, r3, #0
10009596:	4c08      	ldr	r4, [pc, #32]	; (100095b8 <__libc_init_array+0x48>)
10009598:	1ae4      	subs	r4, r4, r3
1000959a:	10a4      	asrs	r4, r4, #2
1000959c:	42a5      	cmp	r5, r4
1000959e:	d004      	beq.n	100095aa <__libc_init_array+0x3a>
100095a0:	00ab      	lsls	r3, r5, #2
100095a2:	58f3      	ldr	r3, [r6, r3]
100095a4:	4798      	blx	r3
100095a6:	3501      	adds	r5, #1
100095a8:	e7f8      	b.n	1000959c <__libc_init_array+0x2c>
100095aa:	bd70      	pop	{r4, r5, r6, pc}
100095ac:	20000764 	.word	0x20000764
100095b0:	20000764 	.word	0x20000764
100095b4:	20000764 	.word	0x20000764
100095b8:	20000764 	.word	0x20000764
100095bc:	10002132 	.word	0x10002132
100095c0:	100020e2 	.word	0x100020e2
100095c4:	100020f0 	.word	0x100020f0
100095c8:	100020fe 	.word	0x100020fe
100095cc:	1000210e 	.word	0x1000210e
100095d0:	10002120 	.word	0x10002120

100095d4 <g_xmc_vadc_group_array>:
100095d4:	48030400 48030800                       ...H...H

100095dc <UART_0_channel_config>:
100095dc:	00004b00 10010808 00000000              .K..........

100095e8 <UART_0_tx_pin_config>:
100095e8:	000000b0 00000001                       ........

100095f0 <UART_0_tx_pin>:
100095f0:	40040100 00000001 100095e8              ...@........

100095fc <UART_0_config>:
100095fc:	100095dc 100042c5 10009451 10009459     .....B..Q...Y...
	...
10009620:	100095f0 04000000 00000304              ............

1000962c <UART_0_rx_pin_config>:
1000962c:	00000000 00000001                       ........

10009634 <UART_1_channel_config>:
10009634:	00004b00 10010808 00000000              .K..........

10009640 <UART_1_tx_pin_config>:
10009640:	000000b8 00000001                       ........

10009648 <UART_1_tx_pin>:
10009648:	40040000 00000006 10009640              ...@....@...

10009654 <UART_1_config>:
10009654:	10009634 100043ed 10009441 10009449     4....C..A...I...
	...
10009678:	10009648 04000000 00000404              H...........

10009684 <UART_1_rx_pin_config>:
10009684:	00000000 00000001                       ........

1000968c <INTERRUPT_0>:
1000968c:	0001030f                                ....

10009690 <INTERRUPT_1>:
10009690:	00000300                                ....

10009694 <group_init_handle0>:
	...

100096a8 <group_init_handle1>:
	...

100096bc <global_config>:
	...
100096d4:	10005a82 10005a32 10005a3e 10005a6e     .Z..2Z..>Z..nZ..
100096e4:	10005a82 10005a38 10005a5e 10005a64     .Z..8Z..^Z..dZ..
100096f4:	10005a78                                xZ..

100096f8 <E_EEPROM_XMC1_block_Config>:
100096f8:	00000001 00000010 00000002 00000010     ................
10009708:	00000003 00000020 00000004 00000010     .... ...........
10009718:	00000005 00000010 00000006 00000010     ................

10009728 <xmc_int_tcs>:
10009728:	40040200 00000000 00000000 00000002     ...@............

10009738 <xmc_int_bmc>:
10009738:	40040200 00000000 00000000 00000007     ...@............

10009748 <xmc_lin_en>:
10009748:	40040000 00000080 00010000 00000000     ...@............

10009758 <xmc_sel_gain>:
10009758:	40040000 00000080 00010000 0000000c     ...@............

10009768 <VCC_LED_shtdwn>:
10009768:	40040000 00000000 00000000 0000000d     ...@............
10009778:	00000100 00010000 00000000              ............

10009784 <group_ptrs>:
10009784:	48030400 48030800                       ...H...H

1000978c <ADC_MEASUREMENT_ADV_0_xmc_ntc_ch_config>:
1000978c:	002b0000 00000000 00000000 0000ff01     ..+.............

1000979c <ADC_MEASUREMENT_ADV_0_xmc_ntc_res_config>:
1000979c:	00000000                                ....

100097a0 <ADC_MEASUREMENT_ADV_0_xmc_ntc_handle>:
100097a0:	1000978c 1000979c 00000000              ............

100097ac <ADC_MEASUREMENT_ADV_0_xmc_I_ww_ch_config>:
100097ac:	002c0000 00000000 00000000 00000201     ..,.............

100097bc <ADC_MEASUREMENT_ADV_0_xmc_I_ww_res_config>:
100097bc:	00000000                                ....

100097c0 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_handle>:
100097c0:	100097ac 100097bc 00000100              ............

100097cc <ADC_MEASUREMENT_ADV_0_xmc_U_in_ch_config>:
100097cc:	002d0000 00000000 00000000 0000ff01     ..-.............

100097dc <ADC_MEASUREMENT_ADV_0_xmc_U_in_res_config>:
100097dc:	00000000                                ....

100097e0 <ADC_MEASUREMENT_ADV_0_xmc_U_in_handle>:
100097e0:	100097cc 100097dc 00000300              ............

100097ec <ADC_MEASUREMENT_ADV_0_xmc_I_cw_ch_config>:
100097ec:	002a0000 00000000 00000000 0000ff01     ..*.............

100097fc <ADC_MEASUREMENT_ADV_0_xmc_I_cw_res_config>:
100097fc:	80000000                                ....

10009800 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_handle>:
10009800:	100097ec 100097fc 00000400              ............

1000980c <ADC_MEASUREMENT_ADV_0_queue_config>:
	...

10009818 <ADC_MEASUREMENT_ADV_0_queue_handle>:
	...
10009824:	00000015 1000980c 00000001              ............

10009830 <ADC_MEASUREMENT_ADV_0_xmc_ntc_queue_entry_0>:
10009830:	000000a0                                ....

10009834 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_queue_entry_1>:
10009834:	00000021                                !...

10009838 <ADC_MEASUREMENT_ADV_0_xmc_U_in_queue_entry_2>:
10009838:	00000023                                #...

1000983c <ADC_MEASUREMENT_ADV_0_xmc_I_cw_queue_entry_3>:
1000983c:	00000024                                $...

10009840 <ADC_MEASUREMENT_ADV_0>:
10009840:	20000750 20000740 100073f5 10009818     P.. @.. .s......
10009850:	20000760 04040003 00000001 10008e28     `.. ........(...
10009860:	100085ac 10008748 100093fa 10008c28     ....H.......(...
10009870:	10008cf6 10008a80 100093fa 100093fa     ................
10009880:	10008888 100093fa 100093fa 100093fa     ................
10009890:	100093fa 10007f9a 10007fb6 100093fa     ................
100098a0:	100093fa 100093fa 10007fd2 10008026     ............&...
100098b0:	1000814e 100081a6 10008072 10008242     N.......r...B...
100098c0:	10008352 1000843c 100083a4 10007f7e     R...<.......~...
100098d0:	100084d0 1000853e 1000808e 100080ee     ....>...........

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <BCCU0_0_Veneer+0x4>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <BCCU0_0_Veneer+0x8>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <BCCU0_0_Veneer+0xc>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <BCCU0_0_Veneer+0x10>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <BCCU0_0_Veneer+0x14>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <BCCU0_0_Veneer+0x18>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <BCCU0_0_Veneer+0x1c>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <BCCU0_0_Veneer+0x20>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <BCCU0_0_Veneer+0x24>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <BCCU0_0_Veneer+0x28>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <BCCU0_0_Veneer+0x2c>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0

2000005c <MATH_Veneer>:
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <BCCU0_0_Veneer+0x30>)
    MOV PC,R0
2000005e:	4687      	mov	pc, r0
20000060:	00000000 	.word	0x00000000

20000064 <USIC0_0_Veneer>:
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4822      	ldr	r0, [pc, #136]	; (200000f0 <BCCU0_0_Veneer+0x34>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4822      	ldr	r0, [pc, #136]	; (200000f4 <BCCU0_0_Veneer+0x38>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4822      	ldr	r0, [pc, #136]	; (200000f8 <BCCU0_0_Veneer+0x3c>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4822      	ldr	r0, [pc, #136]	; (200000fc <BCCU0_0_Veneer+0x40>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4822      	ldr	r0, [pc, #136]	; (20000100 <BCCU0_0_Veneer+0x44>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4822      	ldr	r0, [pc, #136]	; (20000104 <BCCU0_0_Veneer+0x48>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4822      	ldr	r0, [pc, #136]	; (20000108 <BCCU0_0_Veneer+0x4c>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4822      	ldr	r0, [pc, #136]	; (2000010c <BCCU0_0_Veneer+0x50>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0

20000084 <VADC0_G0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000084:	4822      	ldr	r0, [pc, #136]	; (20000110 <BCCU0_0_Veneer+0x54>)
    MOV PC,R0
20000086:	4687      	mov	pc, r0

20000088 <VADC0_G0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000088:	4822      	ldr	r0, [pc, #136]	; (20000114 <BCCU0_0_Veneer+0x58>)
    MOV PC,R0
2000008a:	4687      	mov	pc, r0

2000008c <VADC0_G1_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
2000008c:	4822      	ldr	r0, [pc, #136]	; (20000118 <BCCU0_0_Veneer+0x5c>)
    MOV PC,R0
2000008e:	4687      	mov	pc, r0

20000090 <VADC0_G1_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
20000090:	4822      	ldr	r0, [pc, #136]	; (2000011c <BCCU0_0_Veneer+0x60>)
    MOV PC,R0
20000092:	4687      	mov	pc, r0

20000094 <CCU40_0_Veneer>:
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	4822      	ldr	r0, [pc, #136]	; (20000120 <BCCU0_0_Veneer+0x64>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	4822      	ldr	r0, [pc, #136]	; (20000124 <BCCU0_0_Veneer+0x68>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	4822      	ldr	r0, [pc, #136]	; (20000128 <BCCU0_0_Veneer+0x6c>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	4822      	ldr	r0, [pc, #136]	; (2000012c <BCCU0_0_Veneer+0x70>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0

200000a4 <CCU80_0_Veneer>:
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
200000a4:	4822      	ldr	r0, [pc, #136]	; (20000130 <BCCU0_0_Veneer+0x74>)
    MOV PC,R0
200000a6:	4687      	mov	pc, r0

200000a8 <CCU80_1_Veneer>:
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
200000a8:	4822      	ldr	r0, [pc, #136]	; (20000134 <BCCU0_0_Veneer+0x78>)
    MOV PC,R0
200000aa:	4687      	mov	pc, r0

200000ac <POSIF0_0_Veneer>:
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
200000ac:	4822      	ldr	r0, [pc, #136]	; (20000138 <BCCU0_0_Veneer+0x7c>)
    MOV PC,R0
200000ae:	4687      	mov	pc, r0

200000b0 <POSIF0_1_Veneer>:
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
200000b0:	4822      	ldr	r0, [pc, #136]	; (2000013c <BCCU0_0_Veneer+0x80>)
    MOV PC,R0
200000b2:	4687      	mov	pc, r0
	...

200000bc <BCCU0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
200000bc:	4820      	ldr	r0, [pc, #128]	; (20000140 <BCCU0_0_Veneer+0x84>)
    MOV PC,R0
200000be:	4687      	mov	pc, r0
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	10004959 	.word	0x10004959
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	10001309 	.word	0x10001309
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
200000ec:	10001099 	.word	0x10001099
    MOV PC,R0
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000f0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f4:	100043d9 	.word	0x100043d9
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f8:	100044e9 	.word	0x100044e9
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000fc:	100043c5 	.word	0x100043c5
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000100:	100044d5 	.word	0x100044d5
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000104:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000108:	10009461 	.word	0x10009461
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
2000010c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000110:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000114:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
20000118:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
2000011c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000120:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000124:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000128:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
2000012c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
20000130:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
20000134:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
20000138:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
2000013c:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
20000140:	10001099 	.word	0x10001099
