14:05:24 **** Incremental Build of configuration Debug for project ledsystem_AXILite_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 52400 C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_ps7_cortexa9_0 C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite_system/Debug/system.bif
sdcard_gen --xpfm C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite_system/Debug/system.bif --bitstream C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit --elf C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/Debug/ledsystem_AXILite.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2021.1/bin/bootgen  -image C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/ledsystem_AXILite_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:05:32 Build Finished (took 7s.143ms)

