<stg><name>xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_index"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %p_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i11 0, i11 %col_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %col_index_1 = load i11 %col_index

]]></Node>
<StgValue><ssdm name="col_index_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:1 %icmp_ln110 = icmp_eq  i11 %col_index_1, i11 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %add_ln110 = add i11 %col_index_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln110 = br i1 %icmp_ln110, void %for.inc.split, void %for.end39.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:0 %zext_ln110 = zext i11 %col_index_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln112"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %offset_buffer_V_addr = getelementptr i9 %offset_buffer_V, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="offset_buffer_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="9" op_1_bw="11">
<![CDATA[
for.inc.split:5 %store_ln123 = store i9 0, i11 %offset_buffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %offset_buffer_V_1_addr = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="offset_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="9" op_1_bw="11">
<![CDATA[
for.inc.split:7 %store_ln123 = store i9 0, i11 %offset_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %offset_buffer_V_2_addr = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="offset_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="9" op_1_bw="11">
<![CDATA[
for.inc.split:9 %store_ln123 = store i9 0, i11 %offset_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln110 = store i11 %add_ln110, i11 %col_index

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln110 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.end39.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="32" name="offset_buffer_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="offset_buffer_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="offset_buffer_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="offset_buffer_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="offset_buffer_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="offset_buffer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="col_index" fromId="35" toId="4">
</dataflow>
<dataflow id="38" from="_ssdm_op_Read.ap_auto.i11" to="p_read" fromId="37" toId="5">
</dataflow>
<dataflow id="39" from="p_read1" to="p_read" fromId="31" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_40" to="store_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="col_index" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="43" from="col_index" to="col_index_1" fromId="4" toId="8">
</dataflow>
<dataflow id="44" from="col_index_1" to="icmp_ln110" fromId="8" toId="9">
</dataflow>
<dataflow id="45" from="p_read" to="icmp_ln110" fromId="5" toId="9">
</dataflow>
<dataflow id="46" from="col_index_1" to="add_ln110" fromId="8" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="add_ln110" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="icmp_ln110" to="br_ln110" fromId="9" toId="11">
</dataflow>
<dataflow id="50" from="col_index_1" to="zext_ln110" fromId="8" toId="12">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln113" fromId="51" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_35" to="specpipeline_ln113" fromId="35" toId="13">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln113" fromId="54" toId="13">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specpipeline_ln113" fromId="54" toId="13">
</dataflow>
<dataflow id="57" from="StgValue_54" to="specpipeline_ln113" fromId="54" toId="13">
</dataflow>
<dataflow id="59" from="empty_18" to="specpipeline_ln113" fromId="58" toId="13">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln112" fromId="60" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_62" to="speclooptripcount_ln112" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="StgValue_62" to="speclooptripcount_ln112" fromId="62" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_62" to="speclooptripcount_ln112" fromId="62" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopName" to="specloopname_ln110" fromId="66" toId="15">
</dataflow>
<dataflow id="69" from="empty_7" to="specloopname_ln110" fromId="68" toId="15">
</dataflow>
<dataflow id="70" from="offset_buffer_V" to="offset_buffer_V_addr" fromId="34" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_71" to="offset_buffer_V_addr" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="zext_ln110" to="offset_buffer_V_addr" fromId="12" toId="16">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln123" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="offset_buffer_V_addr" to="store_ln123" fromId="16" toId="17">
</dataflow>
<dataflow id="77" from="offset_buffer_V_1" to="offset_buffer_V_1_addr" fromId="33" toId="18">
</dataflow>
<dataflow id="78" from="StgValue_71" to="offset_buffer_V_1_addr" fromId="71" toId="18">
</dataflow>
<dataflow id="79" from="zext_ln110" to="offset_buffer_V_1_addr" fromId="12" toId="18">
</dataflow>
<dataflow id="80" from="StgValue_74" to="store_ln123" fromId="74" toId="19">
</dataflow>
<dataflow id="81" from="offset_buffer_V_1_addr" to="store_ln123" fromId="18" toId="19">
</dataflow>
<dataflow id="82" from="offset_buffer_V_2" to="offset_buffer_V_2_addr" fromId="32" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_71" to="offset_buffer_V_2_addr" fromId="71" toId="20">
</dataflow>
<dataflow id="84" from="zext_ln110" to="offset_buffer_V_2_addr" fromId="12" toId="20">
</dataflow>
<dataflow id="85" from="StgValue_74" to="store_ln123" fromId="74" toId="21">
</dataflow>
<dataflow id="86" from="offset_buffer_V_2_addr" to="store_ln123" fromId="20" toId="21">
</dataflow>
<dataflow id="87" from="add_ln110" to="store_ln110" fromId="10" toId="22">
</dataflow>
<dataflow id="88" from="col_index" to="store_ln110" fromId="4" toId="22">
</dataflow>
<dataflow id="89" from="icmp_ln110" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
