<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_dc1300E" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 11 04 16:21:21.609" version="5.7" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="fifo_dc1300E.lpc" type="lpc" modified="2015 11 04 16:21:16.961"/>
		<File name="fifo_dc1300E.vhd" type="top_level_vhdl" modified="2015 11 04 16:21:17.344"/>
		<File name="fifo_dc1300E_tmpl.vhd" type="template_vhdl" modified="2015 11 04 16:21:17.394"/>
		<File name="tb_fifo_dc1300E_tmpl.vhd" type="testbench_vhdl" modified="2015 11 04 16:21:17.731"/>
  </Package>
</DiamondModule>
