Analysis & Synthesis report for top
Sat Apr 08 22:34:14 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated
 16. Source assignments for lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated
 17. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: vga_timing:vga_timing_m0
 19. Parameter Settings for User Entity Instance: lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div6
 22. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div7
 23. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div5
 24. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div9
 25. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div10
 26. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult4
 27. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult2
 28. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult1
 30. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod3
 31. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod2
 32. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div13
 33. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod1
 34. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div12
 36. Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div11
 37. altpll Parameter Settings by Entity Instance
 38. altsyncram Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "lcd_display:lcd_display_m0"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 08 22:34:14 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,107                                       ;
;     Total combinational functions  ; 3,064                                       ;
;     Dedicated logic registers      ; 379                                         ;
; Total registers                    ; 379                                         ;
; Total pins                         ; 35                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 53,450                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processors 8-10        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; src/ip/ROM/number.v              ; yes             ; User Wizard-Generated File             ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/number.v          ;         ;
; src/ip/ROM/level.v               ; yes             ; User Wizard-Generated File             ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/level.v           ;         ;
; src/ip/video_pll/video_pll.v     ; yes             ; User Wizard-Generated File             ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/video_pll/video_pll.v ;         ;
; src/vga_timing.v                 ; yes             ; User Verilog HDL File                  ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/vga_timing.v             ;         ;
; src/top.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/top.v                    ;         ;
; src/lcd_display.v                ; yes             ; User Verilog HDL File                  ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v            ;         ;
; src/key.v                        ; yes             ; User Verilog HDL File                  ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/key.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/video_pll_altpll.v            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/video_pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_tra1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/altsyncram_tra1.tdf       ;         ;
; picture/level.mif                ; yes             ; Auto-Found Memory Initialization File  ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/picture/level.mif            ;         ;
; db/decode_f8a.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/decode_f8a.tdf            ;         ;
; db/mux_vmb.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/mux_vmb.tdf               ;         ;
; db/altsyncram_lva1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/altsyncram_lva1.tdf       ;         ;
; picture/number.mif               ; yes             ; Auto-Found Memory Initialization File  ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/picture/number.mif           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_3jm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_3jm.tdf        ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_rlh.tdf   ;         ;
; db/alt_u_div_37f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_37f.tdf         ;         ;
; db/add_sub_0pc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_0pc.tdf           ;         ;
; db/add_sub_1pc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_1pc.tdf           ;         ;
; db/lpm_divide_ajm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_ajm.tdf        ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_qlh.tdf   ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_87f.tdf         ;         ;
; db/add_sub_9pc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_9pc.tdf           ;         ;
; db/add_sub_apc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_apc.tdf           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_ngh.tdf           ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_rgh.tdf           ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_l9m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_l9m.tdf        ;         ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_ckh.tdf   ;         ;
; db/alt_u_div_94f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_94f.tdf         ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_m9m.tdf        ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_bkh.tdf   ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_a4f.tdf         ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_jhm.tdf        ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_k9m.tdf        ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_9kh.tdf   ;         ;
; db/alt_u_div_v3f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_v3f.tdf         ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_mhm.tdf        ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_ekh.tdf   ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_g4f.tdf         ;         ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_hhm.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,107                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 3064                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 1226                                                                                            ;
;     -- 3 input functions                    ; 867                                                                                             ;
;     -- <=2 input functions                  ; 971                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 2209                                                                                            ;
;     -- arithmetic mode                      ; 855                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 379                                                                                             ;
;     -- Dedicated logic registers            ; 379                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 35                                                                                              ;
; Total memory bits                           ; 53450                                                                                           ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 266                                                                                             ;
; Total fan-out                               ; 10624                                                                                           ;
; Average fan-out                             ; 3.02                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                              ; 3064 (1)            ; 379 (0)                   ; 53450       ; 0            ; 0       ; 0         ; 35   ; 0            ; |top                                                                                                                                                   ; top                 ; work         ;
;    |key:key_m0|                                   ; 76 (76)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|key:key_m0                                                                                                                                        ; key                 ; work         ;
;    |key:key_m1|                                   ; 76 (76)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|key:key_m1                                                                                                                                        ; key                 ; work         ;
;    |key:key_m2|                                   ; 76 (76)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|key:key_m2                                                                                                                                        ; key                 ; work         ;
;    |lcd_display:lcd_display_m0|                   ; 2764 (1729)         ; 229 (225)                 ; 53450       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0                                                                                                                        ; lcd_display         ; work         ;
;       |level:level_m0|                            ; 6 (0)               ; 2 (0)                     ; 25700       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|level:level_m0                                                                                                         ; level               ; work         ;
;          |altsyncram:altsyncram_component|        ; 6 (0)               ; 2 (0)                     ; 25700       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component                                                                         ; altsyncram          ; work         ;
;             |altsyncram_tra1:auto_generated|      ; 6 (0)               ; 2 (2)                     ; 25700       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated                                          ; altsyncram_tra1     ; work         ;
;                |decode_f8a:rden_decode|           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated|decode_f8a:rden_decode                   ; decode_f8a          ; work         ;
;                |mux_vmb:mux2|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated|mux_vmb:mux2                             ; mux_vmb             ; work         ;
;       |lpm_divide:Div10|                          ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div10                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|          ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div10|lpm_divide_3jm:auto_generated                                                                         ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider|         ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div10|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                             ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_37f:divider|            ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div10|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_37f:divider                       ; alt_u_div_37f       ; work         ;
;       |lpm_divide:Div11|                          ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div11                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|          ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div11|lpm_divide_hhm:auto_generated                                                                         ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider|         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div11|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                             ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_v3f:divider|            ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div11|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_v3f:divider                       ; alt_u_div_v3f       ; work         ;
;       |lpm_divide:Div12|                          ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div12                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_mhm:auto_generated|          ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div12|lpm_divide_mhm:auto_generated                                                                         ; lpm_divide_mhm      ; work         ;
;             |sign_div_unsign_ekh:divider|         ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div12|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                                             ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_g4f:divider|            ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div12|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider                       ; alt_u_div_g4f       ; work         ;
;       |lpm_divide:Div13|                          ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div13                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_jhm:auto_generated|          ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div13|lpm_divide_jhm:auto_generated                                                                         ; lpm_divide_jhm      ; work         ;
;             |sign_div_unsign_bkh:divider|         ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div13|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                             ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|            ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div13|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                       ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Div5|                           ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div5                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_ajm:auto_generated|          ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div5|lpm_divide_ajm:auto_generated                                                                          ; lpm_divide_ajm      ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div5|lpm_divide_ajm:auto_generated|sign_div_unsign_qlh:divider                                              ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|            ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div5|lpm_divide_ajm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                        ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Div6|                           ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div6                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|          ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div6|lpm_divide_3jm:auto_generated                                                                          ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider|         ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                              ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_37f:divider|            ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_37f:divider                        ; alt_u_div_37f       ; work         ;
;       |lpm_divide:Div7|                           ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div7                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_ajm:auto_generated|          ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div7|lpm_divide_ajm:auto_generated                                                                          ; lpm_divide_ajm      ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div7|lpm_divide_ajm:auto_generated|sign_div_unsign_qlh:divider                                              ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|            ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div7|lpm_divide_ajm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                        ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Div9|                           ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div9                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|          ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div9|lpm_divide_3jm:auto_generated                                                                          ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider|         ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div9|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                              ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_37f:divider|            ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Div9|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_37f:divider                        ; alt_u_div_37f       ; work         ;
;       |lpm_divide:Mod0|                           ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod0                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_k9m:auto_generated|          ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                                          ; lpm_divide_k9m      ; work         ;
;             |sign_div_unsign_9kh:divider|         ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                              ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_v3f:divider|            ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_v3f:divider                        ; alt_u_div_v3f       ; work         ;
;       |lpm_divide:Mod1|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod1                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                                          ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider|         ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                              ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|            ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                        ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod2|                           ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod2                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|          ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                                          ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider|         ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                              ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|            ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                        ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod3|                           ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod3                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_l9m:auto_generated|          ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod3|lpm_divide_l9m:auto_generated                                                                          ; lpm_divide_l9m      ; work         ;
;             |sign_div_unsign_ckh:divider|         ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod3|lpm_divide_l9m:auto_generated|sign_div_unsign_ckh:divider                                              ; sign_div_unsign_ckh ; work         ;
;                |alt_u_div_94f:divider|            ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_divide:Mod3|lpm_divide_l9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_94f:divider                        ; alt_u_div_94f       ; work         ;
;       |lpm_mult:Mult0|                            ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 47 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_rgh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh         ; work         ;
;       |lpm_mult:Mult1|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 48 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_rgh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh         ; work         ;
;       |lpm_mult:Mult2|                            ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 47 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_rgh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh         ; work         ;
;       |lpm_mult:Mult4|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 48 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_rgh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh         ; work         ;
;       |number:number_m0|                          ; 6 (0)               ; 2 (0)                     ; 27750       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|number:number_m0                                                                                                       ; number              ; work         ;
;          |altsyncram:altsyncram_component|        ; 6 (0)               ; 2 (0)                     ; 27750       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component                                                                       ; altsyncram          ; work         ;
;             |altsyncram_lva1:auto_generated|      ; 6 (0)               ; 2 (2)                     ; 27750       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated                                        ; altsyncram_lva1     ; work         ;
;                |decode_f8a:rden_decode|           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|decode_f8a:rden_decode                 ; decode_f8a          ; work         ;
;                |mux_vmb:mux2|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|mux_vmb:mux2                           ; mux_vmb             ; work         ;
;    |vga_timing:vga_timing_m0|                     ; 71 (71)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_timing:vga_timing_m0                                                                                                                          ; vga_timing          ; work         ;
;    |video_pll:video_pll_m0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0                                                                                                                            ; video_pll           ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                    ; altpll              ; work         ;
;          |video_pll_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                    ; video_pll_altpll    ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+
; lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 25700        ; 1            ; --           ; --           ; 25700 ; ./picture/level.mif  ;
; lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 27750        ; 1            ; --           ; --           ; 27750 ; ./picture/number.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+------------------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|lcd_display:lcd_display_m0|level:level_m0   ; src/ip/ROM/level.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|lcd_display:lcd_display_m0|number:number_m0 ; src/ip/ROM/number.v          ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|video_pll:video_pll_m0                      ; src/ip/video_pll/video_pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal              ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------+------------------------+
; lcd_display:lcd_display_m0|cube[6]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[4]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[5]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[7]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[2]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[0]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[1]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[3]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; lcd_display:lcd_display_m0|cube[8]                 ; lcd_display:lcd_display_m0|Mux83 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                  ;                        ;
+----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; lcd_display:lcd_display_m0|cube_new_count[3,4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2          ;                                        ;
+------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 379   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 89    ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 198   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; lcd_display:lcd_display_m0|cube_loc_x[1] ; 56      ;
; lcd_display:lcd_display_m0|cube_loc_y[1] ; 70      ;
; lcd_display:lcd_display_m0|cube_new      ; 4       ;
; Total number of inverted registers = 3   ;         ;
+------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|lcd_display:lcd_display_m0|time_cnt[6]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|key:key_m0|cnt[19]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|key:key_m2|cnt[1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|key:key_m1|cnt[30]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|lcd_display:lcd_display_m0|vs_cnt[3]     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|lcd_display:lcd_display_m0|speed[4]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|lcd_display:lcd_display_m0|level_mode[1] ;
; 17:1               ; 3 bits    ; 33 LEs        ; 3 LEs                ; 30 LEs                 ; Yes        ; |top|lcd_display:lcd_display_m0|cube_loc_y[3] ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |top|lcd_display:lcd_display_m0|score_scan[1] ;
; 18:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |top|lcd_display:lcd_display_m0|score[1]      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |top|lcd_display:lcd_display_m0|cube_loc_x[3] ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; Yes        ; |top|lcd_display:lcd_display_m0|num_add[8]    ;
; 24:1               ; 2 bits    ; 32 LEs        ; 14 LEs               ; 18 LEs                 ; Yes        ; |top|lcd_display:lcd_display_m0|ram_state[2]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux38         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|rgb_out       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux60         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux60         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux24         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux80         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux29         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux71         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |top|lcd_display:lcd_display_m0|Mux46         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Mux68         ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|lcd_display:lcd_display_m0|Add58         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 33                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 50                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_timing:vga_timing_m0 ;
+----------------+------------------+-----------------------------------+
; Parameter Name ; Value            ; Type                              ;
+----------------+------------------+-----------------------------------+
; H_ACTIVE       ; 0000001100100000 ; Unsigned Binary                   ;
; H_FP           ; 0000000000101000 ; Unsigned Binary                   ;
; H_SYNC         ; 0000000010000000 ; Unsigned Binary                   ;
; H_BP           ; 0000000001011000 ; Unsigned Binary                   ;
; V_ACTIVE       ; 0000000111100000 ; Unsigned Binary                   ;
; V_FP           ; 0000000000000001 ; Unsigned Binary                   ;
; V_SYNC         ; 0000000000000011 ; Unsigned Binary                   ;
; V_BP           ; 0000000000010101 ; Unsigned Binary                   ;
; HS_POL         ; 0                ; Unsigned Binary                   ;
; VS_POL         ; 0                ; Unsigned Binary                   ;
; H_TOTAL        ; 0000010000100000 ; Unsigned Binary                   ;
; V_TOTAL        ; 0000000111111001 ; Unsigned Binary                   ;
+----------------+------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 25700                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; ./picture/level.mif  ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_tra1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 27750                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; ./picture/number.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_lva1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div6 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div7 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_ajm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_ajm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div9 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div10 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 15           ; Untyped                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                    ;
; LPM_WIDTHP                                     ; 25           ; Untyped                    ;
; LPM_WIDTHR                                     ; 25           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 15           ; Untyped                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                    ;
; LPM_WIDTHP                                     ; 25           ; Untyped                    ;
; LPM_WIDTHR                                     ; 25           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 15           ; Untyped                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                    ;
; LPM_WIDTHP                                     ; 25           ; Untyped                    ;
; LPM_WIDTHR                                     ; 25           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 15           ; Untyped                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                    ;
; LPM_WIDTHP                                     ; 25           ; Untyped                    ;
; LPM_WIDTHR                                     ; 25           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div13 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div12 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 7              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_display:lcd_display_m0|lpm_divide:Div11 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                           ;
; Entity Instance                           ; lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 1                                                                           ;
;     -- NUMWORDS_A                         ; 25700                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 1                                                                           ;
;     -- NUMWORDS_A                         ; 27750                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 4                                         ;
; Entity Instance                       ; lcd_display:lcd_display_m0|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 15                                        ;
;     -- LPM_WIDTHB                     ; 10                                        ;
;     -- LPM_WIDTHP                     ; 25                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; lcd_display:lcd_display_m0|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 15                                        ;
;     -- LPM_WIDTHB                     ; 10                                        ;
;     -- LPM_WIDTHP                     ; 25                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; lcd_display:lcd_display_m0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                        ;
;     -- LPM_WIDTHB                     ; 10                                        ;
;     -- LPM_WIDTHP                     ; 25                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; lcd_display:lcd_display_m0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 15                                        ;
;     -- LPM_WIDTHB                     ; 10                                        ;
;     -- LPM_WIDTHP                     ; 25                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:lcd_display_m0"                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; x_in[15..10] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; y_in[15..10] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ram_state    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 379                         ;
;     CLR               ; 19                          ;
;     ENA               ; 66                          ;
;     ENA CLR           ; 12                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 88                          ;
;     SCLR              ; 8                           ;
;     SLD               ; 1                           ;
;     plain             ; 153                         ;
; cycloneiii_lcell_comb ; 3064                        ;
;     arith             ; 855                         ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 350                         ;
;         3 data inputs ; 483                         ;
;     normal            ; 2209                        ;
;         0 data inputs ; 83                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 493                         ;
;         3 data inputs ; 384                         ;
;         4 data inputs ; 1226                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 29.90                       ;
; Average LUT depth     ; 13.93                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr 08 22:34:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/ip/rom/number.v
    Info (12023): Found entity 1: number File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/number.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip/rom/level.v
    Info (12023): Found entity 1: level File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/level.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip/video_pll/video_pll.v
    Info (12023): Found entity 1: video_pll File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/video_pll/video_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_timing.v
    Info (12023): Found entity 1: vga_timing File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/vga_timing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/lcd_display.v
    Info (12023): Found entity 1: lcd_display File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/key.v
    Info (12023): Found entity 1: key File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/key.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "key" for hierarchy "key:key_m0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/top.v Line: 37
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/top.v Line: 56
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/video_pll/video_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/video_pll/video_pll.v Line: 91
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/video_pll/video_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/video_pll_altpll.v Line: 30
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_timing" for hierarchy "vga_timing:vga_timing_m0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/top.v Line: 67
Warning (10230): Verilog HDL assignment warning at vga_timing.v(79): truncated value with size 12 to match size of target (10) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/vga_timing.v Line: 79
Warning (10230): Verilog HDL assignment warning at vga_timing.v(86): truncated value with size 12 to match size of target (10) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/vga_timing.v Line: 86
Info (12128): Elaborating entity "lcd_display" for hierarchy "lcd_display:lcd_display_m0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/top.v Line: 88
Warning (10230): Verilog HDL assignment warning at lcd_display.v(46): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 46
Warning (10230): Verilog HDL assignment warning at lcd_display.v(49): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 49
Warning (10230): Verilog HDL assignment warning at lcd_display.v(71): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 71
Warning (10230): Verilog HDL assignment warning at lcd_display.v(95): truncated value with size 16 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 95
Warning (10230): Verilog HDL assignment warning at lcd_display.v(126): truncated value with size 16 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 126
Warning (10230): Verilog HDL assignment warning at lcd_display.v(131): truncated value with size 16 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 131
Warning (10230): Verilog HDL assignment warning at lcd_display.v(136): truncated value with size 16 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 136
Warning (10230): Verilog HDL assignment warning at lcd_display.v(143): truncated value with size 16 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 143
Warning (10230): Verilog HDL assignment warning at lcd_display.v(148): truncated value with size 16 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 148
Warning (10230): Verilog HDL assignment warning at lcd_display.v(153): truncated value with size 32 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 153
Warning (10230): Verilog HDL assignment warning at lcd_display.v(158): truncated value with size 16 to match size of target (15) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 158
Warning (10230): Verilog HDL assignment warning at lcd_display.v(199): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 199
Warning (10230): Verilog HDL assignment warning at lcd_display.v(203): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 203
Warning (10230): Verilog HDL assignment warning at lcd_display.v(214): truncated value with size 32 to match size of target (5) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 214
Warning (10230): Verilog HDL assignment warning at lcd_display.v(245): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 245
Warning (10230): Verilog HDL assignment warning at lcd_display.v(249): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 249
Warning (10230): Verilog HDL assignment warning at lcd_display.v(253): truncated value with size 5 to match size of target (3) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 253
Warning (10230): Verilog HDL assignment warning at lcd_display.v(264): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 264
Warning (10230): Verilog HDL assignment warning at lcd_display.v(268): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 268
Warning (10230): Verilog HDL assignment warning at lcd_display.v(277): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 277
Warning (10230): Verilog HDL assignment warning at lcd_display.v(281): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 281
Warning (10230): Verilog HDL assignment warning at lcd_display.v(320): truncated value with size 32 to match size of target (6) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 320
Warning (10230): Verilog HDL assignment warning at lcd_display.v(336): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 336
Warning (10270): Verilog HDL Case Statement warning at lcd_display.v(353): incomplete case statement has no default case item File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Warning (10240): Verilog HDL Always Construct warning at lcd_display.v(353): inferring latch(es) for variable "cube", which holds its previous value in one or more paths through the always construct File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Warning (10030): Net "cube_code[5]" at lcd_display.v(183) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 183
Info (10041): Inferred latch for "cube[0]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[1]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[2]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[3]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[4]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[5]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[6]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[7]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (10041): Inferred latch for "cube[8]" at lcd_display.v(353) File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
Info (12128): Elaborating entity "level" for hierarchy "lcd_display:lcd_display_m0|level:level_m0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 403
Info (12128): Elaborating entity "altsyncram" for hierarchy "lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/level.v Line: 82
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/level.v Line: 82
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/level.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./picture/level.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "25700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tra1.tdf
    Info (12023): Found entity 1: altsyncram_tra1 File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/altsyncram_tra1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_tra1" for hierarchy "lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated|decode_f8a:rden_decode" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/altsyncram_tra1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf
    Info (12023): Found entity 1: mux_vmb File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/mux_vmb.tdf Line: 23
Info (12128): Elaborating entity "mux_vmb" for hierarchy "lcd_display:lcd_display_m0|level:level_m0|altsyncram:altsyncram_component|altsyncram_tra1:auto_generated|mux_vmb:mux2" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/altsyncram_tra1.tdf Line: 41
Info (12128): Elaborating entity "number" for hierarchy "lcd_display:lcd_display_m0|number:number_m0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 411
Info (12128): Elaborating entity "altsyncram" for hierarchy "lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/number.v Line: 82
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/number.v Line: 82
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/ip/ROM/number.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./picture/number.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "27750"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf
    Info (12023): Found entity 1: altsyncram_lva1 File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/altsyncram_lva1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_lva1" for hierarchy "lcd_display:lcd_display_m0|number:number_m0|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div6" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div7" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div5" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div9" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 120
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div10" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 120
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lcd_display:lcd_display_m0|Mult4" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 158
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lcd_display:lcd_display_m0|Mult2" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lcd_display:lcd_display_m0|Mult0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 126
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lcd_display:lcd_display_m0|Mult1" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Mod3" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 214
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Mod2" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 158
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div13" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 153
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Mod1" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 153
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Mod0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div12" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 148
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lcd_display:lcd_display_m0|Div11" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 131
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Div6" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 117
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Div6" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 117
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf
    Info (12023): Found entity 1: alt_u_div_37f File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_37f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf
    Info (12023): Found entity 1: add_sub_0pc File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_0pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf
    Info (12023): Found entity 1: add_sub_1pc File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_1pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Div7" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 117
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Div7" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 117
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ajm.tdf
    Info (12023): Found entity 1: lpm_divide_ajm File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_ajm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_87f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9pc.tdf
    Info (12023): Found entity 1: add_sub_9pc File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_9pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_apc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Div10" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 120
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Div10" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 120
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 158
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_mult:Mult4" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 158
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult4" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_mult:Mult2" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 143
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_mult:Mult2" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 143
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Mod3" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 214
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Mod3" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 214
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_l9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf
    Info (12023): Found entity 1: alt_u_div_94f File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_94f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Mod2" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 158
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Mod2" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 158
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Div13" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 153
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Div13" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 153
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_jhm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Mod0" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 136
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Mod0" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 136
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_k9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v3f.tdf
    Info (12023): Found entity 1: alt_u_div_v3f File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_v3f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Div12" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 148
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Div12" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 148
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_mhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/alt_u_div_g4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lcd_display:lcd_display_m0|lpm_divide:Div11" File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 131
Info (12133): Instantiated megafunction "lcd_display:lcd_display_m0|lpm_divide:Div11" with the following parameter: File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/db/lpm_divide_hhm.tdf Line: 25
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch lcd_display:lcd_display_m0|cube[6] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[4] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[4] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[3] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[5] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[3] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[7] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[2] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[2] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[3] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[0] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[2] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[1] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[4] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[3] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[3] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13012): Latch lcd_display:lcd_display_m0|cube[8] has unsafe behavior File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 353
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lcd_display:lcd_display_m0|cube_code[4] File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/lcd_display.v Line: 217
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_pwm" is stuck at GND File: E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/src/top.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3158 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 3114 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Sat Apr 08 22:34:14 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA_work/CYCLONE_IV/Code_VGA_HDMI/Game_Tetris/output_files/top.map.smsg.


