Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Oct 26 11:33:18 2024
| Host             : DESKTOP-GBLEEBE running 64-bit major release  (build 9200)
| Command          : report_power -file openc906_top_power_routed.rpt -pb openc906_top_power_summary_routed.pb -rpx openc906_top_power_routed.rpx
| Design           : openc906_top
| Device           : xc7k325tfbg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.885        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.692        |
| Device Static (W)        | 0.193        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.084 |       38 |       --- |             --- |
| Slice Logic              |     0.050 |   129244 |       --- |             --- |
|   LUT as Logic           |     0.047 |    75128 |    203800 |           36.86 |
|   CARRY4                 |     0.002 |     2488 |     50950 |            4.88 |
|   Register               |    <0.001 |    34314 |    407600 |            8.42 |
|   F7/F8 Muxes            |    <0.001 |     4574 |    203800 |            2.24 |
|   LUT as Distributed RAM |    <0.001 |      406 |     64000 |            0.63 |
|   LUT as Shift Register  |    <0.001 |      518 |     64000 |            0.81 |
|   Others                 |     0.000 |     2871 |       --- |             --- |
| Signals                  |     0.077 |   100027 |       --- |             --- |
| Block RAM                |     0.382 |    416.5 |       445 |           93.60 |
| PLL                      |     0.099 |        1 |        10 |           10.00 |
| I/O                      |    <0.001 |        3 |       500 |            0.60 |
| Static Power             |     0.193 |          |           |                 |
| Total                    |     0.885 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.656 |       0.569 |      0.087 |
| Vccaux    |       1.800 |     0.079 |       0.050 |      0.029 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.049 |       0.033 |      0.016 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_in                                                                                     | clk_25m                                                              |            40.0 |
| clk_in                                                                                     | clk_in                                                               |            40.0 |
| clk_out1_clk_wiz_0                                                                         | sysclk/inst/clk_out1_clk_wiz_0                                       |            20.0 |
| clkfbout_clk_wiz_0                                                                         | sysclk/inst/clkfbout_clk_wiz_0                                       |            40.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[12]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[12]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[13]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[13]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[14]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[14]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[15]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[15]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[16]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[16]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[17]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[17]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[18]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[18]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[19]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[19]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[20]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[20]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[21]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[21]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[22]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[22]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[23]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[23]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[24]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[24]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[25]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[25]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[26]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[26]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[27]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[27]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[28]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[28]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[29]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[29]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[30]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[30]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[31]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[31]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[32]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[32]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[33]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[33]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[34]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[34]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[35]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[35]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[36]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[36]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[37]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[37]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[38]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[38]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[39]                                         | x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg_n_0_[39]                   |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_psel                                                       | x_soc/x_apb/x_apb_bridge/apb_xx_psel                                 |            20.0 |
| x_soc/x_apb/x_apb_bridge/apb_xx_pwrite                                                     | x_soc/x_apb/x_apb_bridge/apb_xx_pwrite                               |            20.0 |
| x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk                                      | x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk                |            20.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| openc906_top                                                                       |     0.692 |
|   dbg_hub                                                                          |     0.002 |
|     inst                                                                           |     0.002 |
|       BSCANID.u_xsdbm_id                                                           |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|           U_ICON_INTERFACE                                                         |     0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   sysclk                                                                           |     0.099 |
|     inst                                                                           |     0.099 |
|   u_ila_0                                                                          |     0.011 |
|     inst                                                                           |     0.011 |
|       ila_core_inst                                                                |     0.011 |
|         ADV_TRIG.u_adv_trig                                                        |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                          |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                          |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                   |    <0.001 |
|         COUNTER.u_count                                                            |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                   |    <0.001 |
|         ila_trace_memory_inst                                                      |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |    <0.001 |
|             inst_blk_mem_gen                                                       |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |    <0.001 |
|                 valid.cstr                                                         |    <0.001 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |    <0.001 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |    <0.001 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.006 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                               |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                               |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                               |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                               |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                     |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                              |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |    <0.001 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88f                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_892                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |    <0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.002 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |    <0.001 |
|   x_soc                                                                            |     0.579 |
|     x_ahb                                                                          |    <0.001 |
|     x_apb                                                                          |     0.019 |
|       x_ahb2apb                                                                    |    <0.001 |
|       x_apb_bridge                                                                 |     0.011 |
|       x_bus_delay                                                                  |    <0.001 |
|       x_fpga_clk_gen                                                               |    <0.001 |
|       x_gpio                                                                       |    <0.001 |
|         x_gpio_apbif                                                               |    <0.001 |
|         x_gpio_ctrl                                                                |    <0.001 |
|       x_stimer                                                                     |     0.003 |
|         timer_1                                                                    |    <0.001 |
|         timer_2                                                                    |    <0.001 |
|         timer_3                                                                    |    <0.001 |
|         timer_4                                                                    |    <0.001 |
|       x_timer                                                                      |     0.003 |
|         timer_1                                                                    |    <0.001 |
|         timer_2                                                                    |    <0.001 |
|         timer_3                                                                    |    <0.001 |
|         timer_4                                                                    |    <0.001 |
|       x_uart                                                                       |     0.001 |
|         x_uart_apb_reg                                                             |    <0.001 |
|         x_uart_baud_gen                                                            |    <0.001 |
|         x_uart_ctrl                                                                |    <0.001 |
|         x_uart_receive                                                             |    <0.001 |
|         x_uart_trans                                                               |    <0.001 |
|     x_axi2ahb                                                                      |     0.005 |
|     x_axi_err                                                                      |    <0.001 |
|     x_axi_err1                                                                     |    <0.001 |
|     x_axi_fifo                                                                     |     0.005 |
|       x_axi_fifo_entry0                                                            |    <0.001 |
|       x_axi_fifo_entry1                                                            |    <0.001 |
|       x_axi_fifo_entry2                                                            |    <0.001 |
|       x_axi_fifo_entry3                                                            |    <0.001 |
|       x_axi_fifo_entry4                                                            |    <0.001 |
|       x_axi_fifo_entry5                                                            |    <0.001 |
|       x_axi_fifo_entry6                                                            |    <0.001 |
|       x_axi_fifo_entry7                                                            |    <0.001 |
|       x_counter_entry0                                                             |    <0.001 |
|       x_counter_entry1                                                             |    <0.001 |
|       x_counter_entry2                                                             |    <0.001 |
|       x_counter_entry3                                                             |    <0.001 |
|       x_counter_entry4                                                             |    <0.001 |
|       x_counter_entry5                                                             |    <0.001 |
|       x_counter_entry6                                                             |    <0.001 |
|       x_counter_entry7                                                             |    <0.001 |
|     x_axi_interconnect                                                             |    <0.001 |
|     x_axi_slave128                                                                 |     0.246 |
|       x_f_spsram_32768x128_H                                                       |     0.122 |
|         ram0                                                                       |     0.008 |
|         ram1                                                                       |     0.008 |
|         ram10                                                                      |     0.008 |
|         ram11                                                                      |     0.008 |
|         ram12                                                                      |     0.008 |
|         ram13                                                                      |     0.007 |
|         ram14                                                                      |     0.008 |
|         ram15                                                                      |     0.008 |
|         ram2                                                                       |     0.008 |
|         ram3                                                                       |     0.007 |
|         ram4                                                                       |     0.008 |
|         ram5                                                                       |     0.008 |
|         ram6                                                                       |     0.008 |
|         ram7                                                                       |     0.008 |
|         ram8                                                                       |     0.007 |
|         ram9                                                                       |     0.008 |
|       x_f_spsram_32768x128_L                                                       |     0.123 |
|         ram0                                                                       |     0.008 |
|         ram1                                                                       |     0.008 |
|         ram10                                                                      |     0.008 |
|         ram11                                                                      |     0.008 |
|         ram12                                                                      |     0.008 |
|         ram13                                                                      |     0.007 |
|         ram14                                                                      |     0.008 |
|         ram15                                                                      |     0.008 |
|         ram2                                                                       |     0.008 |
|         ram3                                                                       |     0.007 |
|         ram4                                                                       |     0.008 |
|         ram5                                                                       |     0.008 |
|         ram6                                                                       |     0.008 |
|         ram7                                                                       |     0.008 |
|         ram8                                                                       |     0.007 |
|         ram9                                                                       |     0.008 |
|     x_cpu_sub_system_axi                                                           |     0.292 |
|       x_c906_wrapper                                                               |     0.292 |
|         x_c906_dtm_top                                                             |    <0.001 |
|           x_tdt_dmi                                                                |    <0.001 |
|             x_tdt_apb_master                                                       |    <0.001 |
|           x_tdt_dmi_rst_top                                                        |    <0.001 |
|         x_cpu_top                                                                  |     0.291 |
|           x_aq_biu_top                                                             |     0.002 |
|             x_aq_biu_apbif                                                         |    <0.001 |
|             x_aq_biu_read_channel                                                  |    <0.001 |
|             x_aq_biu_req_arbiter                                                   |    <0.001 |
|             x_aq_biu_write_channel                                                 |     0.001 |
|               x_aq_biu_wt_entry_0                                                  |    <0.001 |
|               x_aq_biu_wt_entry_1                                                  |    <0.001 |
|               x_aq_biu_wt_entry_10                                                 |    <0.001 |
|               x_aq_biu_wt_entry_11                                                 |    <0.001 |
|               x_aq_biu_wt_entry_12                                                 |    <0.001 |
|               x_aq_biu_wt_entry_13                                                 |    <0.001 |
|               x_aq_biu_wt_entry_14                                                 |    <0.001 |
|               x_aq_biu_wt_entry_15                                                 |    <0.001 |
|               x_aq_biu_wt_entry_2                                                  |    <0.001 |
|               x_aq_biu_wt_entry_3                                                  |    <0.001 |
|               x_aq_biu_wt_entry_4                                                  |    <0.001 |
|               x_aq_biu_wt_entry_5                                                  |    <0.001 |
|               x_aq_biu_wt_entry_6                                                  |    <0.001 |
|               x_aq_biu_wt_entry_7                                                  |    <0.001 |
|               x_aq_biu_wt_entry_8                                                  |    <0.001 |
|               x_aq_biu_wt_entry_9                                                  |    <0.001 |
|           x_aq_mp_clk_top                                                          |    <0.001 |
|             apb_clk_buf                                                            |    <0.001 |
|           x_aq_mp_rst_top                                                          |    <0.001 |
|           x_aq_plic_top                                                            |     0.017 |
|             HART_ARB[0].x_plic_hart_arb                                            |     0.006 |
|               x_plic_32to1_arb                                                     |     0.005 |
|               x_plic_arb_ctrl                                                      |     0.002 |
|             x_csky_apb_1tox_matrix                                                 |    <0.001 |
|             x_plic_ctrl                                                            |    <0.001 |
|             x_plic_hreg_busif                                                      |     0.003 |
|               HART_ICT_REG[0].x_hart_mth_ff                                        |    <0.001 |
|               HART_ICT_REG[0].x_hart_sth_ff                                        |    <0.001 |
|               HART_IE[0].HART_IE_32[0].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[0].x_hart_sie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[1].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[1].x_hart_sie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[2].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[2].x_hart_sie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[3].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[3].x_hart_sie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[4].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[4].x_hart_sie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[5].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[5].x_hart_sie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[6].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[6].x_hart_sie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[7].x_hart_mie_ff                               |    <0.001 |
|               HART_IE[0].HART_IE_32[7].x_hart_sie_ff                               |    <0.001 |
|               HART_IE_RW[0].x_hart_ie_rdata_ff                                     |    <0.001 |
|               HART_IE_RW[0].x_hart_ie_ready_ff                                     |    <0.001 |
|               HART_IE_RW[0].x_hart_ie_slverr_ff                                    |    <0.001 |
|               x_hart_ict_rdata_ff                                                  |    <0.001 |
|               x_hart_ict_ready_ff                                                  |    <0.001 |
|               x_hart_ict_slverr_ff                                                 |    <0.001 |
|               x_prio_1tox_matrix                                                   |    <0.001 |
|             x_plic_kid_busif                                                       |     0.007 |
|               APB_SEL_EN[0].x_prio_split_rdata_ff                                  |    <0.001 |
|               APB_SEL_EN[0].x_prio_split_ready_ff                                  |    <0.001 |
|               APB_SEL_EN[1].x_prio_split_rdata_ff                                  |    <0.001 |
|               APB_SEL_EN[1].x_prio_split_ready_ff                                  |    <0.001 |
|               INT_KID[100].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[101].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[102].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[103].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[104].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[105].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[106].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[107].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[108].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[109].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[10].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[110].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[111].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[112].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[113].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[114].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[115].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[116].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[117].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[118].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[119].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[11].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[120].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[121].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[122].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[123].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[124].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[125].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[126].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[127].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[128].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[129].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[12].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[130].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[131].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[132].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[133].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[134].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[135].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[136].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[137].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[138].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[139].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[13].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[140].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[141].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[142].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[143].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[144].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[145].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[146].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[147].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[148].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[149].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[14].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[150].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[151].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[152].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[153].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[154].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[155].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[156].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[157].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[158].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[159].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[15].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[160].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[161].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[162].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[163].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[164].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[165].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[166].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[167].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[168].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[169].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[16].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[170].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[171].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[172].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[173].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[174].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[175].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[176].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[177].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[178].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[179].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[17].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[180].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[181].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[182].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[183].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[184].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[185].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[186].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[187].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[188].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[189].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[18].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[190].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[191].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[192].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[193].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[194].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[195].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[196].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[197].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[198].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[199].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[19].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[1].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[200].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[201].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[202].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[203].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[204].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[205].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[206].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[207].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[208].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[209].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[20].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[210].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[211].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[212].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[213].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[214].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[215].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[216].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[217].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[218].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[219].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[21].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[220].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[221].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[222].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[223].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[224].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[225].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[226].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[227].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[228].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[229].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[22].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[230].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[231].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[232].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[233].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[234].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[235].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[236].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[237].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[238].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[239].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[23].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[240].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[241].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[242].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[243].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[244].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[245].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[246].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[247].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[248].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[249].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[24].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[250].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[251].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[252].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[253].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[254].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[255].x_plic_int_kid                                          |    <0.001 |
|               INT_KID[25].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[26].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[27].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[28].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[29].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[2].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[30].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[31].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[32].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[33].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[34].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[35].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[36].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[37].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[38].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[39].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[3].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[40].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[41].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[42].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[43].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[44].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[45].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[46].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[47].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[48].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[49].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[4].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[50].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[51].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[52].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[53].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[54].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[55].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[56].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[57].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[58].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[59].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[5].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[60].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[61].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[62].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[63].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[64].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[65].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[66].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[67].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[68].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[69].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[6].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[70].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[71].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[72].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[73].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[74].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[75].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[76].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[77].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[78].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[79].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[7].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[80].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[81].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[82].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[83].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[84].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[85].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[86].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[87].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[88].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[89].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[8].x_plic_int_kid                                            |    <0.001 |
|               INT_KID[90].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[91].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[92].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[93].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[94].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[95].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[96].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[97].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[98].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[99].x_plic_int_kid                                           |    <0.001 |
|               INT_KID[9].x_plic_int_kid                                            |    <0.001 |
|               x_plic_int_sync                                                      |    <0.001 |
|               x_prio_1tox_matrix                                                   |    <0.001 |
|           x_aq_sysio_top                                                           |    <0.001 |
|             x_aq_sysio_core0                                                       |    <0.001 |
|           x_aq_top_0                                                               |     0.269 |
|             x_aq_core                                                              |     0.244 |
|               x_aq_cp0_top                                                         |     0.002 |
|                 x_aq_cp0_iui                                                       |    <0.001 |
|                 x_aq_cp0_regs                                                      |     0.002 |
|                   x_aq_cp0_ext_csr                                                 |    <0.001 |
|                   x_aq_cp0_float_csr                                               |    <0.001 |
|                   x_aq_cp0_hpcp_csr                                                |    <0.001 |
|                   x_aq_cp0_info_csr                                                |    <0.001 |
|                   x_aq_cp0_prtc_csr                                                |    <0.001 |
|                   x_aq_cp0_trap_csr                                                |     0.001 |
|                 x_aq_cp0_special                                                   |    <0.001 |
|                   x_aq_cp0_fence_inst                                              |    <0.001 |
|                   x_aq_cp0_lpmd                                                    |    <0.001 |
|                   x_aq_cp0_rst_ctrl                                                |    <0.001 |
|               x_aq_idu_top                                                         |     0.011 |
|                 x_aq_idu_id_ctrl                                                   |     0.002 |
|                 x_aq_idu_id_dp                                                     |     0.003 |
|                 x_aq_idu_id_gpr                                                    |     0.004 |
|                   x_aq_idu_id_gpr_gated_reg_1                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_10                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_11                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_12                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_13                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_14                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_15                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_16                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_17                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_18                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_19                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_2                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_20                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_21                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_22                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_23                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_24                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_25                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_26                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_27                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_28                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_29                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_3                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_30                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_31                                     |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_4                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_5                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_6                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_7                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_8                                      |    <0.001 |
|                   x_aq_idu_id_gpr_gated_reg_9                                      |    <0.001 |
|                 x_aq_idu_id_split                                                  |    <0.001 |
|                 x_aq_idu_id_wbt                                                    |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_1                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_10                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_11                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_12                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_13                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_14                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_15                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_16                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_17                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_18                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_19                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_2                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_20                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_21                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_22                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_23                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_24                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_25                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_26                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_27                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_28                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_29                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_3                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_30                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_31                                     |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_4                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_5                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_6                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_7                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_8                                      |    <0.001 |
|                   x_aq_idu_id_wbt_entry_reg_9                                      |    <0.001 |
|               x_aq_ifu_top                                                         |     0.029 |
|                 x_aq_ifu_btb                                                       |     0.001 |
|                   x_aq_ifu_btb_entry0                                              |    <0.001 |
|                   x_aq_ifu_btb_entry1                                              |    <0.001 |
|                   x_aq_ifu_btb_entry10                                             |    <0.001 |
|                   x_aq_ifu_btb_entry11                                             |    <0.001 |
|                   x_aq_ifu_btb_entry12                                             |    <0.001 |
|                   x_aq_ifu_btb_entry13                                             |    <0.001 |
|                   x_aq_ifu_btb_entry14                                             |    <0.001 |
|                   x_aq_ifu_btb_entry15                                             |    <0.001 |
|                   x_aq_ifu_btb_entry2                                              |    <0.001 |
|                   x_aq_ifu_btb_entry3                                              |    <0.001 |
|                   x_aq_ifu_btb_entry4                                              |    <0.001 |
|                   x_aq_ifu_btb_entry5                                              |    <0.001 |
|                   x_aq_ifu_btb_entry6                                              |    <0.001 |
|                   x_aq_ifu_btb_entry7                                              |    <0.001 |
|                   x_aq_ifu_btb_entry8                                              |    <0.001 |
|                   x_aq_ifu_btb_entry9                                              |    <0.001 |
|                 x_aq_ifu_ibuf                                                      |     0.003 |
|                   x_aq_ifu_ibuf_entry0                                             |    <0.001 |
|                   x_aq_ifu_ibuf_entry1                                             |    <0.001 |
|                   x_aq_ifu_ibuf_entry2                                             |    <0.001 |
|                   x_aq_ifu_ibuf_entry3                                             |    <0.001 |
|                   x_aq_ifu_ibuf_entry4                                             |    <0.001 |
|                   x_aq_ifu_ibuf_entry5                                             |    <0.001 |
|                   x_aq_ifu_ibuf_pop_entry0                                         |     0.002 |
|                   x_aq_ifu_ibuf_pop_entry1                                         |    <0.001 |
|                 x_aq_ifu_icache                                                    |     0.014 |
|                   x_aq_ifu_icache_data_array                                       |     0.010 |
|                     x_aq_spsram_2048x32_0                                          |     0.002 |
|                       x_aq_f_spsram_2048x32                                        |     0.002 |
|                         ram0                                                       |    <0.001 |
|                         ram1                                                       |    <0.001 |
|                         ram2                                                       |    <0.001 |
|                         ram3                                                       |    <0.001 |
|                     x_aq_spsram_2048x32_1                                          |     0.003 |
|                       x_aq_f_spsram_2048x32                                        |     0.003 |
|                         ram0                                                       |    <0.001 |
|                         ram1                                                       |    <0.001 |
|                         ram2                                                       |    <0.001 |
|                         ram3                                                       |    <0.001 |
|                     x_aq_spsram_2048x32_2                                          |     0.002 |
|                       x_aq_f_spsram_2048x32                                        |     0.002 |
|                         ram0                                                       |    <0.001 |
|                         ram1                                                       |    <0.001 |
|                         ram2                                                       |    <0.001 |
|                         ram3                                                       |    <0.001 |
|                     x_aq_spsram_2048x32_3                                          |     0.003 |
|                       x_aq_f_spsram_2048x32                                        |     0.003 |
|                         ram0                                                       |    <0.001 |
|                         ram1                                                       |    <0.001 |
|                         ram2                                                       |    <0.001 |
|                         ram3                                                       |    <0.001 |
|                   x_aq_ifu_icache_tag_array                                        |     0.004 |
|                     x_aq_spsram_256x59                                             |     0.004 |
|                       x_aq_f_spsram_256x59                                         |     0.004 |
|                         ram0                                                       |    <0.001 |
|                           mem_reg_0_255_0_0                                        |    <0.001 |
|                         ram1                                                       |     0.002 |
|                         ram2                                                       |     0.002 |
|                 x_aq_ifu_ipack                                                     |     0.002 |
|                   x_aq_ifu_ipack_entry0                                            |    <0.001 |
|                   x_aq_ifu_ipack_entry1                                            |    <0.001 |
|                   x_aq_ifu_ipack_entry2                                            |    <0.001 |
|                 x_aq_ifu_pcgen                                                     |    <0.001 |
|                 x_aq_ifu_pred                                                      |     0.009 |
|                   x_aq_ifu_bht                                                     |     0.008 |
|                     x_aq_ifu_bht_array                                             |     0.008 |
|                       x_aq_spsram_1024x16                                          |     0.008 |
|                         x_aq_f_spsram_1024x16                                      |     0.008 |
|                           RAM_DIN_VEC[0].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[10].ram_instance                             |    <0.001 |
|                           RAM_DIN_VEC[11].ram_instance                             |    <0.001 |
|                           RAM_DIN_VEC[12].ram_instance                             |    <0.001 |
|                           RAM_DIN_VEC[13].ram_instance                             |    <0.001 |
|                           RAM_DIN_VEC[14].ram_instance                             |    <0.001 |
|                           RAM_DIN_VEC[15].ram_instance                             |    <0.001 |
|                           RAM_DIN_VEC[1].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[2].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[3].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[4].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[5].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[6].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[7].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[8].ram_instance                              |    <0.001 |
|                           RAM_DIN_VEC[9].ram_instance                              |    <0.001 |
|                   x_aq_ifu_ras                                                     |    <0.001 |
|                     x_aq_ifu_ras_entry0                                            |    <0.001 |
|                     x_aq_ifu_ras_entry1                                            |    <0.001 |
|                     x_aq_ifu_ras_entry2                                            |    <0.001 |
|                     x_aq_ifu_ras_entry3                                            |    <0.001 |
|                 x_aq_ifu_vec                                                       |    <0.001 |
|               x_aq_iu_top                                                          |     0.009 |
|                 x_aq_iu_addr_gen                                                   |    <0.001 |
|                 x_aq_iu_alu                                                        |     0.000 |
|                 x_aq_iu_bju                                                        |     0.002 |
|                 x_aq_iu_div                                                        |     0.006 |
|                   x_aq_iu_div_kernel                                               |     0.002 |
|                 x_aq_iu_mul                                                        |    <0.001 |
|               x_aq_lsu_top                                                         |     0.161 |
|                 x_aq_dcache_top                                                    |     0.124 |
|                   x_aq_dcache_data_array_bank0                                     |     0.030 |
|                     x_aq_spsram_1024x64                                            |     0.030 |
|                       x_aq_f_spsram_1024x64                                        |     0.030 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[58].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[59].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[60].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[61].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[62].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[63].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                   x_aq_dcache_data_array_bank1                                     |     0.030 |
|                     x_aq_spsram_1024x64                                            |     0.030 |
|                       x_aq_f_spsram_1024x64                                        |     0.030 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[58].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[59].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[60].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[61].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[62].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[63].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                   x_aq_dcache_data_array_bank2                                     |     0.031 |
|                     x_aq_spsram_1024x64                                            |     0.031 |
|                       x_aq_f_spsram_1024x64                                        |     0.031 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[58].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[59].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[60].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[61].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[62].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[63].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                   x_aq_dcache_data_array_bank3                                     |     0.031 |
|                     x_aq_spsram_1024x64                                            |     0.031 |
|                       x_aq_f_spsram_1024x64                                        |     0.031 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[58].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[59].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[60].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[61].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[62].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[63].ram_instance                               |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                   x_aq_dcache_dirty_array                                          |    <0.001 |
|                     x_aq_spsram_128x8                                              |    <0.001 |
|                       x_aq_f_spsram_128x8                                          |    <0.001 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                           mem_reg_0_127_0_0                                        |    <0.001 |
|                   x_aq_dcache_tag_array_bank0                                      |    <0.001 |
|                     x_aq_spsram_64x58_bank0                                        |    <0.001 |
|                       x_aq_f_spsram_64x58                                          |    <0.001 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                     x_aq_spsram_64x58_bank1                                        |    <0.001 |
|                       x_aq_f_spsram_64x58                                          |    <0.001 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                   x_aq_dcache_tag_array_bank1                                      |    <0.001 |
|                     x_aq_spsram_64x58_bank0                                        |    <0.001 |
|                       x_aq_f_spsram_64x58                                          |    <0.001 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                     x_aq_spsram_64x58_bank1                                        |    <0.001 |
|                       x_aq_f_spsram_64x58                                          |    <0.001 |
|                         RAM_DIN_VEC[0].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[10].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[11].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[12].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[13].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[14].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[15].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[16].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[17].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[18].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[19].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[1].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[20].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[21].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[22].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[23].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[24].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[25].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[26].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[27].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[28].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[29].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[2].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[30].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[31].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[32].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[33].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[34].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[35].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[36].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[37].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[38].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[39].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[3].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[40].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[41].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[42].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[43].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[44].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[45].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[46].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[47].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[48].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[49].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[4].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[50].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[51].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[52].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[53].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[54].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[55].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[56].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[57].ram_instance                               |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[5].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[6].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[7].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[8].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                         RAM_DIN_VEC[9].ram_instance                                |    <0.001 |
|                           mem_reg_0_63_0_0                                         |    <0.001 |
|                 x_aq_lsu_ag                                                        |     0.001 |
|                 x_aq_lsu_amo_alu                                                   |    <0.001 |
|                 x_aq_lsu_amr                                                       |    <0.001 |
|                 x_aq_lsu_arb                                                       |     0.001 |
|                 x_aq_lsu_dc                                                        |     0.006 |
|                 x_aq_lsu_dtif                                                      |     0.001 |
|                 x_aq_lsu_icc                                                       |    <0.001 |
|                 x_aq_lsu_lfb                                                       |     0.012 |
|                   x_aq_lsu_lfb_entry_0                                             |    <0.001 |
|                   x_aq_lsu_lfb_entry_1                                             |    <0.001 |
|                   x_aq_lsu_lfb_entry_2                                             |    <0.001 |
|                   x_aq_lsu_lfb_entry_3                                             |     0.009 |
|                   x_aq_lsu_lfb_entry_4                                             |    <0.001 |
|                   x_aq_lsu_lfb_entry_5                                             |    <0.001 |
|                   x_aq_lsu_lfb_entry_6                                             |    <0.001 |
|                   x_aq_lsu_lfb_entry_7                                             |    <0.001 |
|                 x_aq_lsu_lm                                                        |    <0.001 |
|                 x_aq_lsu_mcic                                                      |    <0.001 |
|                 x_aq_lsu_pfb_top                                                   |     0.003 |
|                   x_aq_lsu_gpfb                                                    |    <0.001 |
|                   x_aq_lsu_pfb_prio                                                |    <0.001 |
|                   x_aq_lsu_ppfb_0                                                  |    <0.001 |
|                   x_aq_lsu_ppfb_1                                                  |    <0.001 |
|                   x_aq_lsu_ppfb_2                                                  |    <0.001 |
|                   x_aq_lsu_ppfb_3                                                  |    <0.001 |
|                 x_aq_lsu_rdl                                                       |     0.001 |
|                 x_aq_lsu_stb                                                       |     0.005 |
|                   x_aq_lsu_stb_entry_0                                             |    <0.001 |
|                   x_aq_lsu_stb_entry_1                                             |    <0.001 |
|                   x_aq_lsu_stb_entry_2                                             |    <0.001 |
|                   x_aq_lsu_stb_entry_3                                             |     0.002 |
|                 x_aq_lsu_vb                                                        |     0.004 |
|               x_aq_rtu_top                                                         |     0.002 |
|                 x_aq_rtu_ctrl                                                      |    <0.001 |
|                 x_aq_rtu_dp                                                        |     0.002 |
|                 x_aq_rtu_retire                                                    |    <0.001 |
|                 x_aq_rtu_wb                                                        |    <0.001 |
|               x_aq_vidu_top                                                        |     0.007 |
|                 x_aq_vidu_vid_gpr_fp                                               |     0.005 |
|                   x_aq_vidu_vid_gpr_reg_fp_0                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_1                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_10                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_11                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_12                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_13                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_14                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_15                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_16                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_17                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_18                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_19                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_2                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_20                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_21                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_22                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_23                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_24                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_25                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_26                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_27                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_28                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_29                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_3                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_30                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_31                                      |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_4                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_5                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_6                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_7                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_8                                       |    <0.001 |
|                   x_aq_vidu_vid_gpr_reg_fp_9                                       |    <0.001 |
|                 x_aq_vidu_vid_split_fp                                             |    <0.001 |
|                 x_aq_vidu_vid_wbt_fp                                               |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_0                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_1                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_10                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_11                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_12                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_13                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_14                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_15                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_16                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_17                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_18                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_19                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_2                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_20                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_21                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_22                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_23                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_24                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_25                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_26                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_27                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_28                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_29                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_3                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_30                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_31                                   |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_4                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_5                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_6                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_7                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_8                                    |    <0.001 |
|                   x_aq_vidu_vid_wbt_entry_reg_9                                    |    <0.001 |
|               x_aq_vpu_top                                                         |     0.022 |
|                 x_aq_falu_top                                                      |    <0.001 |
|                   x_aq_fadd_double_top                                             |    <0.001 |
|                     x_aq_fadd_double_add                                           |    <0.001 |
|                       x_aq_fadd_shift_sub                                          |    <0.001 |
|                       x_aq_fadd_shift_sub_h                                        |    <0.001 |
|                     x_aq_fadd_double_dp                                            |    <0.001 |
|                   x_aq_fadd_scalar_dp                                              |    <0.001 |
|                 x_aq_fcnvt_top                                                     |    <0.001 |
|                   x_aq_fcnvt_double                                                |    <0.001 |
|                   x_aq_fcnvt_scalar_dp                                             |    <0.001 |
|                 x_aq_fdsu_top                                                      |     0.006 |
|                   x_aq_fdsu_double                                                 |     0.003 |
|                     x_aq_fdsu_double_dp                                            |     0.003 |
|                     x_aq_fdsu_round                                                |    <0.001 |
|                     x_aq_fdsu_srt                                                  |    <0.001 |
|                   x_aq_fdsu_scalar_ctrl                                            |    <0.001 |
|                   x_aq_fdsu_scalar_dp                                              |     0.002 |
|                 x_aq_fspu_top                                                      |    <0.001 |
|                 x_aq_vfmau_top                                                     |     0.006 |
|                   x_aq_vfmau_ctrl                                                  |    <0.001 |
|                   x_aq_vfmau_dp                                                    |     0.006 |
|                     x_aq_vfmau_mult                                                |     0.006 |
|                       x_aq_vfmau_frac_mult                                         |    <0.001 |
|                       x_aq_vfmau_mult_double                                       |     0.006 |
|                         x_aq_vfmau_special_judge_double                            |    <0.001 |
|                 x_aq_vlsu_top                                                      |     0.002 |
|                   x_aq_vlsu_lsu_if                                                 |     0.001 |
|                     x_aq_vlsu_ld_align_buffer                                      |    <0.001 |
|                     x_aq_vlsu_st_align_buffer                                      |    <0.001 |
|                   x_aq_vlsu_vtb                                                    |    <0.001 |
|                     x_aq_vlsu_vtb_entry_0                                          |    <0.001 |
|                     x_aq_vlsu_vtb_entry_1                                          |    <0.001 |
|                     x_aq_vlsu_vtb_entry_2                                          |    <0.001 |
|                     x_aq_vlsu_vtb_entry_3                                          |    <0.001 |
|                 x_aq_vpu_fwd_wb_rbus                                               |    <0.001 |
|                 x_aq_vpu_viq0_dp                                                   |     0.005 |
|             x_aq_dtu_top                                                           |     0.008 |
|               x_aq_dtu_cdc                                                         |     0.001 |
|                 x_aq_dtu_rtu_resume_req_cdc                                        |    <0.001 |
|                 x_aq_dtu_tdt_dm_halted_cdc                                         |    <0.001 |
|                 x_aq_dtu_tdt_dm_itr_done_cdc                                       |    <0.001 |
|                 x_aq_dtu_tdt_dm_retire_debug_expt_vld_cdc                          |    <0.001 |
|                 x_aq_dtu_tdt_dm_wr_ready_cdc                                       |    <0.001 |
|                 x_aq_tdt_dm_dtu_async_halt_req_cdc                                 |    <0.001 |
|                 x_aq_tdt_dm_dtu_halt_on_reset_cdc                                  |    <0.001 |
|                 x_aq_tdt_dm_dtu_halt_req_cdc                                       |    <0.001 |
|                 x_aq_tdt_dm_dtu_itr_vld_cdc                                        |    <0.001 |
|                 x_aq_tdt_dm_dtu_wr_vld_cdc                                         |    <0.001 |
|               x_aq_dtu_ctrl                                                        |     0.007 |
|                 x_aq_dtu_dbginfo                                                   |    <0.001 |
|                 x_aq_dtu_pcfifo                                                    |     0.001 |
|                 x_aq_dtu_trigger_module                                            |     0.005 |
|                   x_aq_dtu_m_iie_all                                               |     0.005 |
|                     x_aq_dtu_iie_trigger_0                                         |    <0.001 |
|                     x_aq_dtu_iie_trigger_1                                         |    <0.001 |
|                     x_aq_dtu_mcontrol_output_select                                |     0.004 |
|                       x_aq_dtu_mcontrol_0                                          |    <0.001 |
|                       x_aq_dtu_mcontrol_1                                          |    <0.001 |
|                       x_aq_dtu_mcontrol_2                                          |    <0.001 |
|                       x_aq_dtu_mcontrol_3                                          |    <0.001 |
|                       x_aq_dtu_mcontrol_4                                          |    <0.001 |
|                       x_aq_dtu_mcontrol_5                                          |    <0.001 |
|                       x_aq_dtu_mcontrol_6                                          |    <0.001 |
|                       x_aq_dtu_mcontrol_7                                          |    <0.001 |
|             x_aq_hpcp_top                                                          |     0.003 |
|               x_aq_hpcp_adder_sel_10                                               |    <0.001 |
|               x_aq_hpcp_adder_sel_3                                                |    <0.001 |
|               x_aq_hpcp_adder_sel_4                                                |    <0.001 |
|               x_aq_hpcp_adder_sel_5                                                |    <0.001 |
|               x_aq_hpcp_adder_sel_6                                                |    <0.001 |
|               x_aq_hpcp_adder_sel_7                                                |    <0.001 |
|               x_aq_hpcp_adder_sel_8                                                |    <0.001 |
|               x_aq_hpcp_adder_sel_9                                                |    <0.001 |
|               x_aq_hpcp_cntinten_0                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_10                                                |    <0.001 |
|               x_aq_hpcp_cntinten_11                                                |    <0.001 |
|               x_aq_hpcp_cntinten_12                                                |    <0.001 |
|               x_aq_hpcp_cntinten_13                                                |    <0.001 |
|               x_aq_hpcp_cntinten_14                                                |    <0.001 |
|               x_aq_hpcp_cntinten_15                                                |    <0.001 |
|               x_aq_hpcp_cntinten_16                                                |    <0.001 |
|               x_aq_hpcp_cntinten_17                                                |    <0.001 |
|               x_aq_hpcp_cntinten_18                                                |    <0.001 |
|               x_aq_hpcp_cntinten_19                                                |    <0.001 |
|               x_aq_hpcp_cntinten_2                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_20                                                |    <0.001 |
|               x_aq_hpcp_cntinten_21                                                |    <0.001 |
|               x_aq_hpcp_cntinten_22                                                |    <0.001 |
|               x_aq_hpcp_cntinten_23                                                |    <0.001 |
|               x_aq_hpcp_cntinten_24                                                |    <0.001 |
|               x_aq_hpcp_cntinten_25                                                |    <0.001 |
|               x_aq_hpcp_cntinten_26                                                |    <0.001 |
|               x_aq_hpcp_cntinten_27                                                |    <0.001 |
|               x_aq_hpcp_cntinten_28                                                |    <0.001 |
|               x_aq_hpcp_cntinten_29                                                |    <0.001 |
|               x_aq_hpcp_cntinten_3                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_30                                                |    <0.001 |
|               x_aq_hpcp_cntinten_31                                                |    <0.001 |
|               x_aq_hpcp_cntinten_4                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_5                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_6                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_7                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_8                                                 |    <0.001 |
|               x_aq_hpcp_cntinten_9                                                 |    <0.001 |
|               x_aq_hpcp_cntof_0                                                    |    <0.001 |
|               x_aq_hpcp_cntof_10                                                   |    <0.001 |
|               x_aq_hpcp_cntof_11                                                   |    <0.001 |
|               x_aq_hpcp_cntof_12                                                   |    <0.001 |
|               x_aq_hpcp_cntof_13                                                   |    <0.001 |
|               x_aq_hpcp_cntof_14                                                   |    <0.001 |
|               x_aq_hpcp_cntof_15                                                   |    <0.001 |
|               x_aq_hpcp_cntof_16                                                   |    <0.001 |
|               x_aq_hpcp_cntof_17                                                   |    <0.001 |
|               x_aq_hpcp_cntof_18                                                   |    <0.001 |
|               x_aq_hpcp_cntof_19                                                   |    <0.001 |
|               x_aq_hpcp_cntof_2                                                    |    <0.001 |
|               x_aq_hpcp_cntof_20                                                   |    <0.001 |
|               x_aq_hpcp_cntof_21                                                   |    <0.001 |
|               x_aq_hpcp_cntof_22                                                   |    <0.001 |
|               x_aq_hpcp_cntof_23                                                   |    <0.001 |
|               x_aq_hpcp_cntof_24                                                   |    <0.001 |
|               x_aq_hpcp_cntof_25                                                   |    <0.001 |
|               x_aq_hpcp_cntof_26                                                   |    <0.001 |
|               x_aq_hpcp_cntof_27                                                   |    <0.001 |
|               x_aq_hpcp_cntof_28                                                   |    <0.001 |
|               x_aq_hpcp_cntof_29                                                   |    <0.001 |
|               x_aq_hpcp_cntof_3                                                    |    <0.001 |
|               x_aq_hpcp_cntof_30                                                   |    <0.001 |
|               x_aq_hpcp_cntof_31                                                   |    <0.001 |
|               x_aq_hpcp_cntof_4                                                    |    <0.001 |
|               x_aq_hpcp_cntof_5                                                    |    <0.001 |
|               x_aq_hpcp_cntof_6                                                    |    <0.001 |
|               x_aq_hpcp_cntof_7                                                    |    <0.001 |
|               x_aq_hpcp_cntof_8                                                    |    <0.001 |
|               x_aq_hpcp_cntof_9                                                    |    <0.001 |
|               x_hpcp_mcycle                                                        |    <0.001 |
|               x_hpcp_mhpmcnt10                                                     |    <0.001 |
|               x_hpcp_mhpmcnt3                                                      |    <0.001 |
|               x_hpcp_mhpmcnt4                                                      |    <0.001 |
|               x_hpcp_mhpmcnt5                                                      |    <0.001 |
|               x_hpcp_mhpmcnt6                                                      |    <0.001 |
|               x_hpcp_mhpmcnt7                                                      |    <0.001 |
|               x_hpcp_mhpmcnt8                                                      |    <0.001 |
|               x_hpcp_mhpmcnt9                                                      |    <0.001 |
|               x_hpcp_mhpmevent10                                                   |    <0.001 |
|               x_hpcp_mhpmevent3                                                    |    <0.001 |
|               x_hpcp_mhpmevent4                                                    |    <0.001 |
|               x_hpcp_mhpmevent5                                                    |    <0.001 |
|               x_hpcp_mhpmevent6                                                    |    <0.001 |
|               x_hpcp_mhpmevent7                                                    |    <0.001 |
|               x_hpcp_mhpmevent8                                                    |    <0.001 |
|               x_hpcp_mhpmevent9                                                    |    <0.001 |
|               x_hpcp_minstret                                                      |    <0.001 |
|             x_aq_mmu_top                                                           |     0.014 |
|               x_aq_mmu_arb                                                         |    <0.001 |
|               x_aq_mmu_jtlb                                                        |     0.009 |
|                 x_aq_mmu_jtlb_data_array                                           |     0.003 |
|                   x_aq_spsram_64x88                                                |     0.003 |
|                     x_aq_f_spsram_64x88                                            |     0.003 |
|                       ram0                                                         |     0.002 |
|                       ram1                                                         |     0.002 |
|                 x_aq_mmu_jtlb_tag_array                                            |     0.004 |
|                   x_aq_spsram_64x98                                                |     0.004 |
|                     x_aq_f_spsram_64x98                                            |     0.004 |
|                       ram0                                                         |     0.002 |
|                       ram1                                                         |     0.002 |
|                       ram2                                                         |    <0.001 |
|                         mem_reg_0_63_0_0                                           |    <0.001 |
|                         mem_reg_0_63_1_1                                           |    <0.001 |
|               x_aq_mmu_ptw                                                         |     0.002 |
|               x_aq_mmu_regs                                                        |    <0.001 |
|               x_aq_mmu_tlboper                                                     |    <0.001 |
|               x_aq_mmu_utlb_top                                                    |     0.003 |
|                 x_aq_mmu_dutlb                                                     |     0.002 |
|                   x_aq_mmu_plru                                                    |    <0.001 |
|                   x_aq_mmu_utlb_entry0                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry1                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry2                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry3                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry4                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry5                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry6                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry7                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry8                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry9                                             |    <0.001 |
|                 x_aq_mmu_iutlb                                                     |     0.001 |
|                   x_aq_mmu_plru                                                    |    <0.001 |
|                   x_aq_mmu_utlb_entry0                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry1                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry2                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry3                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry4                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry5                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry6                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry7                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry8                                             |    <0.001 |
|                   x_aq_mmu_utlb_entry9                                             |    <0.001 |
|             x_aq_pmp_top                                                           |    <0.001 |
|               x_aq_pmp_acc                                                         |    <0.001 |
|                 x_aq_pmp_comp_hit_0                                                |    <0.001 |
|                 x_aq_pmp_comp_hit_1                                                |    <0.001 |
|                 x_aq_pmp_comp_hit_2                                                |    <0.001 |
|                 x_aq_pmp_comp_hit_3                                                |    <0.001 |
|                 x_aq_pmp_comp_hit_4                                                |    <0.001 |
|                 x_aq_pmp_comp_hit_5                                                |    <0.001 |
|                 x_aq_pmp_comp_hit_6                                                |    <0.001 |
|                 x_aq_pmp_comp_hit_7                                                |    <0.001 |
|               x_aq_pmp_regs                                                        |    <0.001 |
|           x_clint_top                                                              |    <0.001 |
|             x_clint_func                                                           |    <0.001 |
|           x_tdt_top                                                                |     0.001 |
|             x_tdt_dm_top                                                           |     0.001 |
|               x_tdt_dm                                                             |     0.001 |
|         x_wid_entry_0                                                              |    <0.001 |
|         x_wid_entry_1                                                              |    <0.001 |
|         x_wid_entry_10                                                             |    <0.001 |
|         x_wid_entry_11                                                             |    <0.001 |
|         x_wid_entry_12                                                             |    <0.001 |
|         x_wid_entry_13                                                             |    <0.001 |
|         x_wid_entry_14                                                             |    <0.001 |
|         x_wid_entry_15                                                             |    <0.001 |
|         x_wid_entry_16                                                             |    <0.001 |
|         x_wid_entry_17                                                             |    <0.001 |
|         x_wid_entry_18                                                             |    <0.001 |
|         x_wid_entry_19                                                             |    <0.001 |
|         x_wid_entry_2                                                              |    <0.001 |
|         x_wid_entry_20                                                             |    <0.001 |
|         x_wid_entry_21                                                             |    <0.001 |
|         x_wid_entry_22                                                             |    <0.001 |
|         x_wid_entry_23                                                             |    <0.001 |
|         x_wid_entry_24                                                             |    <0.001 |
|         x_wid_entry_25                                                             |    <0.001 |
|         x_wid_entry_26                                                             |    <0.001 |
|         x_wid_entry_27                                                             |    <0.001 |
|         x_wid_entry_28                                                             |    <0.001 |
|         x_wid_entry_29                                                             |    <0.001 |
|         x_wid_entry_3                                                              |    <0.001 |
|         x_wid_entry_30                                                             |    <0.001 |
|         x_wid_entry_31                                                             |    <0.001 |
|         x_wid_entry_4                                                              |    <0.001 |
|         x_wid_entry_5                                                              |    <0.001 |
|         x_wid_entry_6                                                              |    <0.001 |
|         x_wid_entry_7                                                              |    <0.001 |
|         x_wid_entry_8                                                              |    <0.001 |
|         x_wid_entry_9                                                              |    <0.001 |
|     x_err_gen                                                                      |    <0.001 |
|     x_mem_ctrl                                                                     |     0.011 |
|       ram0                                                                         |    <0.001 |
|       ram1                                                                         |    <0.001 |
|       ram10                                                                        |    <0.001 |
|       ram11                                                                        |    <0.001 |
|       ram12                                                                        |    <0.001 |
|       ram13                                                                        |    <0.001 |
|       ram14                                                                        |    <0.001 |
|       ram15                                                                        |    <0.001 |
|       ram2                                                                         |    <0.001 |
|       ram3                                                                         |    <0.001 |
|       ram4                                                                         |    <0.001 |
|       ram5                                                                         |    <0.001 |
|       ram6                                                                         |    <0.001 |
|       ram7                                                                         |    <0.001 |
|       ram8                                                                         |    <0.001 |
|       ram9                                                                         |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


