TimeQuest Timing Analyzer report for DE2_115_CAMERA
Mon Jan 17 13:06:15 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'AUD_BCLK'
 15. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 17. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 18. Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'AUD_BCLK'
 20. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 22. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 26. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 28. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 29. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 30. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Slow 1200mV 85C Model Metastability Summary
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'
 57. Slow 1200mV 0C Model Setup: 'AUD_BCLK'
 58. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 60. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 61. Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'AUD_BCLK'
 63. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 65. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 66. Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'
 67. Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 69. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 71. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 72. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 73. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. Slow 1200mV 0C Model Metastability Summary
 93. Fast 1200mV 0C Model Setup Summary
 94. Fast 1200mV 0C Model Hold Summary
 95. Fast 1200mV 0C Model Recovery Summary
 96. Fast 1200mV 0C Model Removal Summary
 97. Fast 1200mV 0C Model Minimum Pulse Width Summary
 98. Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'
 99. Fast 1200mV 0C Model Setup: 'AUD_BCLK'
100. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
102. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
103. Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
104. Fast 1200mV 0C Model Hold: 'AUD_BCLK'
105. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
107. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
108. Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'
109. Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
110. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
111. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
113. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
114. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
115. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Propagation Delay
129. Minimum Propagation Delay
130. Output Enable Times
131. Minimum Output Enable Times
132. Output Disable Times
133. Minimum Output Disable Times
134. Fast 1200mV 0C Model Metastability Summary
135. Multicorner Timing Analysis Summary
136. Setup Times
137. Hold Times
138. Clock to Output Times
139. Minimum Clock to Output Times
140. Propagation Delay
141. Minimum Propagation Delay
142. Board Trace Model Assignments
143. Input Transition Times
144. Signal Integrity Metrics (Slow 1200mv 0c Model)
145. Signal Integrity Metrics (Slow 1200mv 85c Model)
146. Signal Integrity Metrics (Fast 1200mv 0c Model)
147. Setup Transfers
148. Hold Transfers
149. Recovery Transfers
150. Removal Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.3%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; Voice/DE2_115.sdc   ; OK     ; Mon Jan 17 13:06:09 2022 ;
; DE2_115_D5M_VGA.SDC ; OK     ; Mon Jan 17 13:06:09 2022 ;
+---------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+-----------+-----------+-----------+--------+----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period    ; Frequency ; Rise   ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+-----------+-----------+--------+----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; AUD_BCLK                                       ; Base      ; 83.000    ; 12.05 MHz ; 0.000  ; 41.500   ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { AUD_BCLK }                                       ;
; CLOCK2_50                                      ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; Generated ; 10000.000 ; 0.1 MHz   ; 0.000  ; 5000.000 ; 50.00      ; 500       ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; pll0|altpll_0|sd1|pll7|inclk[0]                  ; { pll0|altpll_0|sd1|pll7|clk[0] }                  ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; Generated ; 83.333    ; 12.0 MHz  ; 0.000  ; 41.666   ; 50.00      ; 25        ; 6           ;        ;        ;           ;            ; false    ; CLOCK_50  ; pll0|altpll_0|sd1|pll7|inclk[0]                  ; { pll0|altpll_0|sd1|pll7|clk[1] }                  ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000    ; 100.0 MHz ; 0.000  ; 5.000    ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000    ; 100.0 MHz ; -2.916 ; 2.084    ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000    ; 25.0 MHz  ; 0.000  ; 20.000   ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000    ; 40.0 MHz  ; 0.000  ; 12.500   ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+-----------+-----------+--------+----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 12.62 MHz  ; 12.62 MHz       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;      ;
; 46.46 MHz  ; 46.46 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 85.17 MHz  ; 85.17 MHz       ; AUD_BCLK                                       ;      ;
; 140.39 MHz ; 140.39 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.18 MHz ; 159.18 MHz      ; pll0|altpll_0|sd1|pll7|clk[0]                  ;      ;
; 199.64 MHz ; 199.64 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; pll0|altpll_0|sd1|pll7|clk[1]                  ; -83.500  ; -1729.568     ;
; AUD_BCLK                                       ; -3.004   ; -131.125      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.140    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 3.475    ; 0.000         ;
; CLOCK2_50                                      ; 14.991   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 9993.718 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; AUD_BCLK                                       ; -3.488 ; -3.488        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.258  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.356  ; 0.000         ;
; CLOCK2_50                                      ; 0.402  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; 0.402  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.403  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -4.456 ; -4910.763     ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.972  ; 0.000         ;
; CLOCK2_50                                      ; 13.695 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.388 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.156 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.201 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.699    ; 0.000         ;
; CLOCK2_50                                      ; 9.686    ; 0.000         ;
; CLOCK_50                                       ; 9.819    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.002   ; 0.000         ;
; CLOCK3_50                                      ; 16.000   ; 0.000         ;
; AUD_BCLK                                       ; 41.054   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; 41.373   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 4999.709 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                          ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                              ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -83.500 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 79.407     ;
; -83.413 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 79.320     ;
; -83.373 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 79.280     ;
; -83.286 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 79.193     ;
; -83.174 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 79.084     ;
; -83.102 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 79.012     ;
; -83.087 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 78.997     ;
; -83.061 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 78.971     ;
; -83.015 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 78.925     ;
; -82.974 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 78.884     ;
; -82.934 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 78.844     ;
; -82.847 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.029     ; 78.757     ;
; -82.787 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.694     ;
; -82.700 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.607     ;
; -82.692 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.599     ;
; -82.605 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.512     ;
; -82.566 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.473     ;
; -82.479 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.386     ;
; -82.420 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[6]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.327     ;
; -82.402 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.309     ;
; -82.356 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.263     ;
; -82.333 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[6]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.240     ;
; -82.315 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.222     ;
; -82.287 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.194     ;
; -82.269 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.176     ;
; -82.200 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.107     ;
; -82.143 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 78.050     ;
; -82.056 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 77.963     ;
; -82.012 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 77.919     ;
; -81.925 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 77.832     ;
; -81.770 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 77.677     ;
; -81.683 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.032     ; 77.590     ;
; -14.141 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.027     ; 10.053     ;
; -14.103 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.026     ; 10.016     ;
; -13.943 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.027     ; 9.855      ;
; -13.303 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.027     ; 9.215      ;
; -13.265 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.026     ; 9.178      ;
; -13.105 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.027     ; 9.017      ;
; -12.219 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[13] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 8.120      ;
; -11.909 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[12] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 7.810      ;
; -11.842 ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 7.680      ;
; -11.812 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[9]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.036     ; 7.715      ;
; -11.800 ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.100     ; 7.639      ;
; -11.656 ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 7.494      ;
; -11.593 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[17] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.036     ; 7.496      ;
; -11.553 ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 7.369      ;
; -11.525 ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 7.341      ;
; -11.511 ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.122     ; 7.328      ;
; -11.487 ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.122     ; 7.304      ;
; -11.468 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[19] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 7.369      ;
; -11.381 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[13] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 7.282      ;
; -11.367 ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 7.183      ;
; -11.327 ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 7.143      ;
; -11.137 ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.975      ;
; -11.095 ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.100     ; 6.934      ;
; -11.071 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[12] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 6.972      ;
; -11.044 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[18] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 6.945      ;
; -10.974 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[9]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.036     ; 6.877      ;
; -10.951 ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.789      ;
; -10.948 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[16] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 6.849      ;
; -10.855 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[4]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.034     ; 6.760      ;
; -10.820 ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.658      ;
; -10.816 ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.654      ;
; -10.803 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[14] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.036     ; 6.706      ;
; -10.778 ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.100     ; 6.617      ;
; -10.774 ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.100     ; 6.613      ;
; -10.755 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[17] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.036     ; 6.658      ;
; -10.741 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[6]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.033     ; 6.647      ;
; -10.713 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[15] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.036     ; 6.616      ;
; -10.709 ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.062     ; 6.586      ;
; -10.696 ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.062     ; 6.573      ;
; -10.671 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[11] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.036     ; 6.574      ;
; -10.669 ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.507      ;
; -10.669 ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 6.485      ;
; -10.667 ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.061     ; 6.545      ;
; -10.654 ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.061     ; 6.532      ;
; -10.649 ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.487      ;
; -10.634 ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.472      ;
; -10.630 ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.468      ;
; -10.630 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[19] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.038     ; 6.531      ;
; -10.627 ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.100     ; 6.466      ;
; -10.627 ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.122     ; 6.444      ;
; -10.607 ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.100     ; 6.446      ;
; -10.523 ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.062     ; 6.400      ;
; -10.510 ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.062     ; 6.387      ;
; -10.493 ; Top:top0|end_addr_r[12]                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.062     ; 6.370      ;
; -10.483 ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.321      ;
; -10.483 ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 6.299      ;
; -10.463 ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.301      ;
; -10.451 ; Top:top0|end_addr_r[12]                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.061     ; 6.329      ;
; -10.449 ; Top:top0|AudRecorder:recorder0|address_r[17] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 6.265      ;
; -10.407 ; Top:top0|AudRecorder:recorder0|address_r[17] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.122     ; 6.224      ;
; -10.392 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[3]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.033     ; 6.298      ;
; -10.367 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[1]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.034     ; 6.272      ;
; -10.365 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[2]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.033     ; 6.271      ;
; -10.364 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[8]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.033     ; 6.270      ;
; -10.357 ; Top:top0|AudRecorder:recorder0|address_r[5]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.195      ;
; -10.335 ; Top:top0|AudRecorder:recorder0|address_r[10] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.123     ; 6.151      ;
; -10.315 ; Top:top0|AudRecorder:recorder0|address_r[5]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.100     ; 6.154      ;
; -10.309 ; Top:top0|AudRecorder:recorder0|address_r[8]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -4.101     ; 6.147      ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AUD_BCLK'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                   ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.004 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.396      ; 6.309      ;
; -2.982 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.396      ; 6.287      ;
; -2.969 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.390      ; 6.268      ;
; -2.949 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.390      ; 6.248      ;
; -2.947 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.390      ; 6.246      ;
; -2.889 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.388      ; 6.186      ;
; -2.889 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.388      ; 6.186      ;
; -2.868 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.394      ; 6.171      ;
; -2.868 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.394      ; 6.171      ;
; -2.806 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[2]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.137      ;
; -2.780 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[19]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.111      ;
; -2.772 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.390      ; 6.071      ;
; -2.763 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[8]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.094      ;
; -2.759 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[12]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.090      ;
; -2.751 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[4]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.082      ;
; -2.750 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.390      ; 6.049      ;
; -2.745 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[11]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.076      ;
; -2.743 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[6]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.074      ;
; -2.741 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.388      ; 6.038      ;
; -2.741 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.388      ; 6.038      ;
; -2.737 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[0]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.068      ;
; -2.714 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[13]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.045      ;
; -2.704 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[9]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 6.035      ;
; -2.697 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.396      ; 6.002      ;
; -2.666 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[5]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 5.997      ;
; -2.641 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[16]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.369      ; 5.919      ;
; -2.635 ; Top:top0|AudDSP:dsp0|dac_data_r[11] ; Top:top0|AudPlayer:player0|data_r[11]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.400      ; 5.944      ;
; -2.633 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[17]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.369      ; 5.911      ;
; -2.631 ; Top:top0|AudDSP:dsp0|dac_data_r[10] ; Top:top0|AudPlayer:player0|data_r[10]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.943      ;
; -2.626 ; Top:top0|AudDSP:dsp0|dac_data_r[13] ; Top:top0|AudPlayer:player0|data_r[13]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.400      ; 5.935      ;
; -2.626 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[15]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.369      ; 5.904      ;
; -2.626 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.390      ; 5.925      ;
; -2.621 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[7]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.369      ; 5.899      ;
; -2.620 ; Top:top0|AudDSP:dsp0|dac_data_r[9]  ; Top:top0|AudPlayer:player0|data_r[9]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.932      ;
; -2.591 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.467      ; 5.967      ;
; -2.591 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[3]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.467      ; 5.967      ;
; -2.591 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[2]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.467      ; 5.967      ;
; -2.591 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.467      ; 5.967      ;
; -2.585 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_PROC ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.454      ; 5.948      ;
; -2.582 ; Top:top0|AudDSP:dsp0|dac_data_r[1]  ; Top:top0|AudPlayer:player0|data_r[1]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.894      ;
; -2.581 ; Top:top0|AudDSP:dsp0|dac_data_r[5]  ; Top:top0|AudPlayer:player0|data_r[5]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.893      ;
; -2.579 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[1]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.333      ; 5.821      ;
; -2.573 ; Top:top0|AudDSP:dsp0|dac_data_r[15] ; Top:top0|AudPlayer:player0|data_r[15]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.400      ; 5.882      ;
; -2.573 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_LRC1 ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.454      ; 5.936      ;
; -2.557 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[14]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 5.888      ;
; -2.549 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[18]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.369      ; 5.827      ;
; -2.548 ; Top:top0|AudDSP:dsp0|dac_data_r[8]  ; Top:top0|AudPlayer:player0|data_r[8]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.486      ; 5.943      ;
; -2.540 ; Top:top0|AudDSP:dsp0|dac_data_r[3]  ; Top:top0|AudPlayer:player0|data_r[3]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.852      ;
; -2.536 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[2]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.873      ;
; -2.534 ; Top:top0|AudDSP:dsp0|dac_data_r[7]  ; Top:top0|AudPlayer:player0|data_r[7]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.846      ;
; -2.526 ; Top:top0|AudDSP:dsp0|dac_data_r[6]  ; Top:top0|AudPlayer:player0|data_r[6]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.838      ;
; -2.522 ; Top:top0|AudDSP:dsp0|dac_data_r[2]  ; Top:top0|AudPlayer:player0|data_r[2]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.403      ; 5.834      ;
; -2.511 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_LRC0 ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.437      ; 5.857      ;
; -2.511 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[10]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.333      ; 5.753      ;
; -2.510 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[19]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.847      ;
; -2.508 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[3]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.422      ; 5.839      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[3]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[15]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[11]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[7]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[2]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[14]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[10]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[6]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[1]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[13]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[5]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.504 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[9]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.404      ; 5.817      ;
; -2.502 ; Top:top0|AudDSP:dsp0|dac_data_r[14] ; Top:top0|AudPlayer:player0|data_r[14]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.400      ; 5.811      ;
; -2.494 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[8]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.831      ;
; -2.489 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[12]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.826      ;
; -2.488 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_IDLE ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.454      ; 5.851      ;
; -2.481 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[4]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.818      ;
; -2.475 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[11]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.812      ;
; -2.474 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[6]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.811      ;
; -2.466 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[0]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.803      ;
; -2.450 ; Top:top0|AudDSP:dsp0|dac_data_r[12] ; Top:top0|AudPlayer:player0|data_r[12]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.486      ; 5.845      ;
; -2.443 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[13]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.780      ;
; -2.435 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[9]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.772      ;
; -2.426 ; Top:top0|AudDSP:dsp0|dac_data_r[0]  ; Top:top0|AudPlayer:player0|data_r[0]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.486      ; 5.821      ;
; -2.397 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[5]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.734      ;
; -2.391 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[0]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.487      ; 5.787      ;
; -2.391 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[12]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.487      ; 5.787      ;
; -2.391 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[4]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.487      ; 5.787      ;
; -2.391 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[8]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.487      ; 5.787      ;
; -2.378 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[16]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.375      ; 5.662      ;
; -2.370 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[17]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.375      ; 5.654      ;
; -2.363 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[15]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.375      ; 5.647      ;
; -2.358 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[7]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.375      ; 5.642      ;
; -2.289 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[14]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.626      ;
; -2.286 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[18]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.375      ; 5.570      ;
; -2.276 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[1]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.339      ; 5.524      ;
; -2.238 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[3]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.428      ; 5.575      ;
; -2.232 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[10]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.339      ; 5.480      ;
; -1.809 ; Top:top0|I2CInitializer:init0|fin_r ; Top:top0|state_r.S_IDLE                   ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 1.000        ; 3.387      ; 6.104      ;
; -1.724 ; Top:top0|I2CInitializer:init0|fin_r ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 1.000        ; 3.387      ; 6.019      ;
; 2.255  ; Top:top0|AudDSP:dsp0|dac_data_r[4]  ; Top:top0|AudPlayer:player0|data_r[4]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.486      ; 1.140      ;
; 71.259 ; Top:top0|state_r.S_RECD_PAUSE       ; Top:top0|state_r.S_RECD                   ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.048     ; 11.711     ;
; 71.264 ; Top:top0|state_r.S_RECD_PAUSE       ; Top:top0|state_r.S_RECD_PAUSE             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.043     ; 11.711     ;
; 71.348 ; Top:top0|state_r.S_I2CED            ; Top:top0|state_r.S_RECD                   ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.118     ; 11.552     ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.140 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.575      ;
; 1.140 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.575      ;
; 1.140 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.575      ;
; 1.140 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.575      ;
; 1.193 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.526      ;
; 1.193 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.526      ;
; 1.193 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.526      ;
; 1.193 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.526      ;
; 1.217 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 5.493      ;
; 1.315 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.231     ; 5.402      ;
; 1.315 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.231     ; 5.402      ;
; 1.330 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.385      ;
; 1.330 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.385      ;
; 1.330 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.385      ;
; 1.378 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.337      ;
; 1.378 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.337      ;
; 1.378 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.233     ; 5.337      ;
; 1.466 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.231     ; 5.251      ;
; 1.476 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.235     ; 5.237      ;
; 1.510 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 5.196      ;
; 1.510 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 5.196      ;
; 1.510 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 5.196      ;
; 1.510 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 5.196      ;
; 2.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.016      ;
; 2.913 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.982      ;
; 3.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 6.832      ;
; 3.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.788      ;
; 3.132 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.787      ;
; 3.141 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.752      ;
; 3.177 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.718      ;
; 3.182 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.737      ;
; 3.186 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.707      ;
; 3.220 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 6.664      ;
; 3.222 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.673      ;
; 3.223 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 6.660      ;
; 3.226 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.659      ;
; 3.233 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.668      ;
; 3.250 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.636      ;
; 3.262 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.620      ;
; 3.269 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.634      ;
; 3.278 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 6.605      ;
; 3.278 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.615      ;
; 3.307 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[17] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.612      ;
; 3.319 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 6.565      ;
; 3.334 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[16] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.585      ;
; 3.341 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.554      ;
; 3.357 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.538      ;
; 3.358 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.561      ;
; 3.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.512      ;
; 3.389 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.530      ;
; 3.393 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.493      ;
; 3.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.494      ;
; 3.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.487      ;
; 3.408 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.511      ;
; 3.409 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.510      ;
; 3.411 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.508      ;
; 3.437 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.454      ;
; 3.437 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.454      ;
; 3.437 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.463      ;
; 3.441 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.441      ;
; 3.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.440      ;
; 3.446 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[22] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.473      ;
; 3.446 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.455      ;
; 3.450 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.469      ;
; 3.453 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.432      ;
; 3.468 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[19] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.451      ;
; 3.468 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 6.415      ;
; 3.473 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.429      ;
; 3.477 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.442      ;
; 3.478 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.417      ;
; 3.492 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.411      ;
; 3.492 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.394      ;
; 3.493 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.426      ;
; 3.508 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.411      ;
; 3.514 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.372      ;
; 3.522 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.379      ;
; 3.526 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.356      ;
; 3.531 ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.388      ;
; 3.534 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[17] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.385      ;
; 3.538 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.388      ;
; 3.539 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.362      ;
; 3.540 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.345      ;
; 3.542 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.382      ;
; 3.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.352      ;
; 3.556 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.329      ;
; 3.558 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.345      ;
; 3.559 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.327      ;
; 3.560 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[16] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.359      ;
; 3.568 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.351      ;
; 3.569 ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.350      ;
; 3.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.311      ;
; 3.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.311      ;
; 3.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.328      ;
; 3.581 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.308      ;
; 3.589 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.304      ;
; 3.589 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.293      ;
; 3.592 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.290      ;
; 3.592 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.301      ;
; 3.595 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.308      ;
; 3.601 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.299      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.475 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 21.413     ;
; 3.476 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 21.412     ;
; 3.476 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 21.412     ;
; 3.596 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 21.290     ;
; 3.597 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 21.289     ;
; 3.597 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 21.289     ;
; 3.840 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.132     ; 21.026     ;
; 3.841 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.132     ; 21.025     ;
; 3.841 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.132     ; 21.025     ;
; 3.879 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.438     ;
; 3.880 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.437     ;
; 3.880 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.437     ;
; 3.882 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.435     ;
; 3.883 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.434     ;
; 3.883 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.434     ;
; 3.886 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.132     ; 20.980     ;
; 3.887 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.132     ; 20.979     ;
; 3.887 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.132     ; 20.979     ;
; 3.980 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.337     ;
; 3.981 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.336     ;
; 3.981 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.336     ;
; 3.998 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.319     ;
; 3.999 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.318     ;
; 3.999 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.318     ;
; 4.009 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.308     ;
; 4.010 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.307     ;
; 4.010 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.307     ;
; 4.087 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.230     ;
; 4.088 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.229     ;
; 4.088 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.229     ;
; 4.110 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.207     ;
; 4.111 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.206     ;
; 4.111 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.206     ;
; 4.128 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.189     ;
; 4.129 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.188     ;
; 4.129 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.188     ;
; 4.206 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.111     ;
; 4.207 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.110     ;
; 4.207 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.110     ;
; 4.265 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.052     ;
; 4.266 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.051     ;
; 4.266 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.051     ;
; 4.266 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.051     ;
; 4.267 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.050     ;
; 4.267 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 21.050     ;
; 4.352 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.965     ;
; 4.353 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.964     ;
; 4.353 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.964     ;
; 4.372 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.945     ;
; 4.373 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.944     ;
; 4.373 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.944     ;
; 4.387 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.930     ;
; 4.388 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.929     ;
; 4.388 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.929     ;
; 4.422 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.875     ;
; 4.423 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.874     ;
; 4.423 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.874     ;
; 4.470 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.847     ;
; 4.471 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.846     ;
; 4.471 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.846     ;
; 4.476 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.821     ;
; 4.477 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.820     ;
; 4.477 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.820     ;
; 4.506 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.791     ;
; 4.507 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.790     ;
; 4.507 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.790     ;
; 4.526 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.791     ;
; 4.527 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.790     ;
; 4.527 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.319      ; 20.790     ;
; 4.596 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.701     ;
; 4.597 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.700     ;
; 4.597 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.700     ;
; 4.598 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.699     ;
; 4.599 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.698     ;
; 4.599 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.698     ;
; 4.635 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.662     ;
; 4.636 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.661     ;
; 4.636 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.661     ;
; 4.740 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.557     ;
; 4.741 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.556     ;
; 4.741 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.556     ;
; 4.771 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.526     ;
; 4.771 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.526     ;
; 4.772 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.525     ;
; 4.772 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.525     ;
; 4.772 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.525     ;
; 4.772 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.525     ;
; 4.881 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.416     ;
; 4.882 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.415     ;
; 4.882 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.415     ;
; 4.895 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.402     ;
; 4.896 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.401     ;
; 4.896 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.401     ;
; 4.903 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.394     ;
; 4.904 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.393     ;
; 4.904 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.393     ;
; 4.999 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.298     ;
; 5.000 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.297     ;
; 5.000 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.297     ;
; 5.025 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.299      ; 20.272     ;
+-------+---------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                               ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.942      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.942      ;
; 15.001 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.932      ;
; 15.001 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.932      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.043 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.891      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.053 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.881      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.826      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.826      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.775      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.697      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.697      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.697      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.687      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.687      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.687      ;
; 15.259 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.674      ;
; 15.259 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.674      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.290 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.644      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.581      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.581      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.581      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.412 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.504      ;
; 15.464 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.461      ;
; 15.464 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.461      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.448      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.448      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.410      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.419      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.419      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.419      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
; 15.519 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.396      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                  ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                           ; To Node                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 9993.718 ; Top:top0|I2CInitializer:init0|fin_r                                 ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.105     ; 6.175      ;
; 9996.331 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.586      ;
; 9996.332 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.585      ;
; 9996.445 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.472      ;
; 9996.446 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.471      ;
; 9996.568 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.349      ;
; 9996.592 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.325      ;
; 9996.593 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.324      ;
; 9996.601 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.087     ; 3.310      ;
; 9996.602 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.087     ; 3.309      ;
; 9996.635 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.282      ;
; 9996.636 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.281      ;
; 9996.682 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.235      ;
; 9996.717 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 3.201      ;
; 9996.728 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 3.190      ;
; 9996.748 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.169      ;
; 9996.749 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.168      ;
; 9996.790 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 3.128      ;
; 9996.812 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.105      ;
; 9996.821 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.087     ; 3.090      ;
; 9996.831 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 3.087      ;
; 9996.842 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 3.076      ;
; 9996.844 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 3.074      ;
; 9996.855 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.062      ;
; 9996.859 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.058      ;
; 9996.860 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.057      ;
; 9996.861 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 3.056      ;
; 9996.927 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.991      ;
; 9996.929 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.988      ;
; 9996.930 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.988      ;
; 9996.934 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.984      ;
; 9996.939 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.973      ;
; 9996.943 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.974      ;
; 9996.943 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.969      ;
; 9996.944 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.973      ;
; 9996.958 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.960      ;
; 9996.968 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.949      ;
; 9996.973 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.945      ;
; 9996.977 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.941      ;
; 9996.981 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.085     ; 2.932      ;
; 9997.022 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.895      ;
; 9997.045 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.874      ;
; 9997.086 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.832      ;
; 9997.090 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.828      ;
; 9997.097 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.821      ;
; 9997.097 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.821      ;
; 9997.097 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.821      ;
; 9997.097 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.821      ;
; 9997.097 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.820      ;
; 9997.111 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.807      ;
; 9997.112 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.805      ;
; 9997.114 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.804      ;
; 9997.152 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.766      ;
; 9997.163 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.754      ;
; 9997.165 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.752      ;
; 9997.165 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.752      ;
; 9997.165 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.753      ;
; 9997.189 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.085     ; 2.724      ;
; 9997.218 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.701      ;
; 9997.231 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.681      ;
; 9997.235 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.683      ;
; 9997.237 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.680      ;
; 9997.246 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.672      ;
; 9997.257 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.661      ;
; 9997.268 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.649      ;
; 9997.279 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.639      ;
; 9997.281 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.637      ;
; 9997.285 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.633      ;
; 9997.308 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.085     ; 2.605      ;
; 9997.328 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.589      ;
; 9997.329 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.588      ;
; 9997.335 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.583      ;
; 9997.366 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.553      ;
; 9997.374 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.543      ;
; 9997.375 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.542      ;
; 9997.378 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.541      ;
; 9997.405 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.513      ;
; 9997.405 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.513      ;
; 9997.405 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.513      ;
; 9997.405 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.513      ;
; 9997.418 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.499      ;
; 9997.419 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.498      ;
; 9997.435 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.483      ;
; 9997.446 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.472      ;
; 9997.447 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.471      ;
; 9997.473 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.445      ;
; 9997.485 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.427      ;
; 9997.485 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.427      ;
; 9997.485 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.427      ;
; 9997.485 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.427      ;
; 9997.489 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.428      ;
; 9997.490 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.427      ;
; 9997.491 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.427      ;
; 9997.518 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.399      ;
; 9997.539 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.380      ;
; 9997.545 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.373      ;
; 9997.552 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.086     ; 2.360      ;
; 9997.559 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.358      ;
; 9997.574 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.081     ; 2.343      ;
; 9997.574 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.080     ; 2.344      ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AUD_BCLK'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.488 ; Top:top0|AudDSP:dsp0|dac_data_r[4]            ; Top:top0|AudPlayer:player0|data_r[4]          ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 4.126      ; 0.904      ;
; 0.440  ; Top:top0|state_r.S_PLAY_PAUSE                 ; Top:top0|state_r.S_PLAY_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|state_r.S_PLAY                       ; Top:top0|state_r.S_PLAY                       ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|state_r.S_RECD_PAUSE                 ; Top:top0|state_r.S_RECD_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|state_r.S_RECD                       ; Top:top0|state_r.S_RECD                       ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|Volume:volume|state_r.S_PROC1        ; Top:top0|Volume:volume|state_r.S_PROC1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[0]      ; Top:top0|AudRecorder:recorder0|data_r[0]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|det_16_r[2]    ; Top:top0|AudRecorder:recorder0|det_16_r[2]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[4]      ; Top:top0|AudRecorder:recorder0|data_r[4]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[1]      ; Top:top0|AudRecorder:recorder0|data_r[1]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[7]      ; Top:top0|AudRecorder:recorder0|data_r[7]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[3]      ; Top:top0|AudRecorder:recorder0|data_r[3]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[9]      ; Top:top0|AudRecorder:recorder0|data_r[9]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[5]      ; Top:top0|AudRecorder:recorder0|data_r[5]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[6]      ; Top:top0|AudRecorder:recorder0|data_r[6]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[13]     ; Top:top0|AudRecorder:recorder0|data_r[13]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[12]     ; Top:top0|AudRecorder:recorder0|data_r[12]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[10]     ; Top:top0|AudRecorder:recorder0|data_r[10]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[14]     ; Top:top0|AudRecorder:recorder0|data_r[14]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudRecorder:recorder0|data_r[15]     ; Top:top0|AudRecorder:recorder0|data_r[15]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|Volume:volume|state_r.S_WAIT1        ; Top:top0|Volume:volume|state_r.S_WAIT1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|Volume:volume|state_r.S_WAIT0        ; Top:top0|Volume:volume|state_r.S_WAIT0        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|Volume:volume|volume_r               ; Top:top0|Volume:volume|volume_r               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudPlayer:player0|det_16_r[1]        ; Top:top0|AudPlayer:player0|det_16_r[1]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudPlayer:player0|det_16_r[2]        ; Top:top0|AudPlayer:player0|det_16_r[2]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Top:top0|AudPlayer:player0|det_16_r[3]        ; Top:top0|AudPlayer:player0|det_16_r[3]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; Top:top0|AudPlayer:player0|det_16_r[0]        ; Top:top0|AudPlayer:player0|det_16_r[0]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.674      ;
; 0.474  ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; Top:top0|AudRecorder:recorder0|state_r.S_LRC0 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.708      ;
; 0.484  ; Top:top0|AudRecorder:recorder0|data_r[13]     ; Top:top0|AudRecorder:recorder0|data_r[14]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.719      ;
; 0.523  ; Top:top0|state_r.S_PLAY                       ; Top:top0|state_r.S_PLAY_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.047      ; 0.756      ;
; 0.598  ; Top:top0|Volume:volume|state_r.S_PROC1        ; Top:top0|Volume:volume|state_r.S_PROC1_2      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.833      ;
; 0.607  ; Top:top0|Volume:volume|state_r.S_PROC0        ; Top:top0|Volume:volume|state_r.S_PROC0_2      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.842      ;
; 0.610  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|state_r.S_DATA ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.844      ;
; 0.614  ; Top:top0|Volume:volume|state_r.S_WAIT0        ; Top:top0|Volume:volume|state_r.S_PROC0        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.849      ;
; 0.619  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[0]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.088      ; 0.893      ;
; 0.625  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[2]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.088      ; 0.899      ;
; 0.627  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[3]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.088      ; 0.901      ;
; 0.655  ; Top:top0|Volume:volume|state_r.S_WAIT1        ; Top:top0|Volume:volume|state_r.S_PROC1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.890      ;
; 0.665  ; Top:top0|state_r.S_RECD                       ; Top:top0|state_r.S_RECD_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.899      ;
; 0.678  ; Top:top0|Volume:volume|cnt_r[6]               ; Top:top0|Volume:volume|cnt_r[6]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.907      ;
; 0.678  ; Top:top0|Volume:volume|cnt_r[7]               ; Top:top0|Volume:volume|cnt_r[7]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.907      ;
; 0.678  ; Top:top0|Volume:volume|cnt_r[8]               ; Top:top0|Volume:volume|cnt_r[8]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.907      ;
; 0.678  ; Top:top0|Volume:volume|count_r[6]             ; Top:top0|Volume:volume|count_r[6]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.907      ;
; 0.678  ; Top:top0|Volume:volume|count_r[7]             ; Top:top0|Volume:volume|count_r[7]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.907      ;
; 0.678  ; Top:top0|Volume:volume|count_r[8]             ; Top:top0|Volume:volume|count_r[8]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.907      ;
; 0.679  ; Top:top0|Volume:volume|cnt_r[3]               ; Top:top0|Volume:volume|cnt_r[3]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679  ; Top:top0|Volume:volume|cnt_r[4]               ; Top:top0|Volume:volume|cnt_r[4]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679  ; Top:top0|Volume:volume|cnt_r[5]               ; Top:top0|Volume:volume|cnt_r[5]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679  ; Top:top0|Volume:volume|cnt_r[41]              ; Top:top0|Volume:volume|cnt_r[41]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679  ; Top:top0|Volume:volume|count_r[4]             ; Top:top0|Volume:volume|count_r[4]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679  ; Top:top0|Volume:volume|count_r[5]             ; Top:top0|Volume:volume|count_r[5]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679  ; Top:top0|Volume:volume|count_r[41]            ; Top:top0|Volume:volume|count_r[41]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.908      ;
; 0.680  ; Top:top0|Volume:volume|cnt_r[43]              ; Top:top0|Volume:volume|cnt_r[43]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; Top:top0|Volume:volume|cnt_r[44]              ; Top:top0|Volume:volume|cnt_r[44]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; Top:top0|Volume:volume|cnt_r[47]              ; Top:top0|Volume:volume|cnt_r[47]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; Top:top0|Volume:volume|count_r[3]             ; Top:top0|Volume:volume|count_r[3]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; Top:top0|Volume:volume|count_r[47]            ; Top:top0|Volume:volume|count_r[47]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; Top:top0|Volume:volume|count_r[44]            ; Top:top0|Volume:volume|count_r[44]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; Top:top0|Volume:volume|count_r[43]            ; Top:top0|Volume:volume|count_r[43]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.681  ; Top:top0|Volume:volume|cnt_r[45]              ; Top:top0|Volume:volume|cnt_r[45]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.910      ;
; 0.681  ; Top:top0|Volume:volume|cnt_r[46]              ; Top:top0|Volume:volume|cnt_r[46]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.910      ;
; 0.681  ; Top:top0|Volume:volume|count_r[45]            ; Top:top0|Volume:volume|count_r[45]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.910      ;
; 0.681  ; Top:top0|Volume:volume|count_r[46]            ; Top:top0|Volume:volume|count_r[46]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.910      ;
; 0.682  ; Top:top0|Volume:volume|cnt_r[42]              ; Top:top0|Volume:volume|cnt_r[42]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.911      ;
; 0.683  ; Top:top0|Volume:volume|cnt_r[2]               ; Top:top0|Volume:volume|cnt_r[2]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.912      ;
; 0.683  ; Top:top0|Volume:volume|count_r[2]             ; Top:top0|Volume:volume|count_r[2]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.912      ;
; 0.683  ; Top:top0|Volume:volume|count_r[42]            ; Top:top0|Volume:volume|count_r[42]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.912      ;
; 0.684  ; Top:top0|Volume:volume|cnt_r[49]              ; Top:top0|Volume:volume|cnt_r[49]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.913      ;
; 0.684  ; Top:top0|Volume:volume|count_r[49]            ; Top:top0|Volume:volume|count_r[49]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.913      ;
; 0.686  ; Top:top0|Volume:volume|cnt_r[48]              ; Top:top0|Volume:volume|cnt_r[48]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.915      ;
; 0.686  ; Top:top0|Volume:volume|count_r[48]            ; Top:top0|Volume:volume|count_r[48]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.915      ;
; 0.689  ; Top:top0|Volume:volume|state_r.S_PROC0_2      ; Top:top0|Volume:volume|state_r.S_WAIT1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.924      ;
; 0.691  ; Top:top0|AudRecorder:recorder0|data_r[3]      ; Top:top0|AudRecorder:recorder0|data_r[4]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.926      ;
; 0.691  ; Top:top0|AudRecorder:recorder0|data_r[8]      ; Top:top0|AudRecorder:recorder0|data_r[9]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.925      ;
; 0.692  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.926      ;
; 0.692  ; Top:top0|Volume:volume|cnt_r[15]              ; Top:top0|Volume:volume|cnt_r[15]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692  ; Top:top0|Volume:volume|count_r[15]            ; Top:top0|Volume:volume|count_r[15]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692  ; Top:top0|AudRecorder:recorder0|address_r[7]   ; Top:top0|AudRecorder:recorder0|address_r[7]   ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.693  ; Top:top0|AudRecorder:recorder0|data_r[0]      ; Top:top0|AudRecorder:recorder0|data_r[1]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.928      ;
; 0.693  ; Top:top0|Volume:volume|cnt_r[9]               ; Top:top0|Volume:volume|cnt_r[9]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; Top:top0|Volume:volume|cnt_r[24]              ; Top:top0|Volume:volume|cnt_r[24]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; Top:top0|Volume:volume|cnt_r[31]              ; Top:top0|Volume:volume|cnt_r[31]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; Top:top0|Volume:volume|count_r[9]             ; Top:top0|Volume:volume|count_r[9]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; Top:top0|Volume:volume|count_r[24]            ; Top:top0|Volume:volume|count_r[24]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; Top:top0|Volume:volume|count_r[31]            ; Top:top0|Volume:volume|count_r[31]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; Top:top0|AudRecorder:recorder0|address_r[5]   ; Top:top0|AudRecorder:recorder0|address_r[5]   ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; Top:top0|Volume:volume|state_r.S_PROC1_2      ; Top:top0|Volume:volume|state_r.S_WAIT0        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.928      ;
; 0.694  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.928      ;
; 0.694  ; Top:top0|AudRecorder:recorder0|data_r[14]     ; Top:top0|AudRecorder:recorder0|data_r[15]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.929      ;
; 0.694  ; Top:top0|Volume:volume|cnt_r[11]              ; Top:top0|Volume:volume|cnt_r[11]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; Top:top0|Volume:volume|cnt_r[12]              ; Top:top0|Volume:volume|cnt_r[12]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; Top:top0|Volume:volume|cnt_r[13]              ; Top:top0|Volume:volume|cnt_r[13]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; Top:top0|Volume:volume|cnt_r[14]              ; Top:top0|Volume:volume|cnt_r[14]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; Top:top0|Volume:volume|cnt_r[20]              ; Top:top0|Volume:volume|cnt_r[20]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; Top:top0|Volume:volume|cnt_r[21]              ; Top:top0|Volume:volume|cnt_r[21]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.258 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.941      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 0.998      ;
; 0.375 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.046      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.054      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.429 ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; Sdram_Control:u7|SA[3]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; Sdram_Control:u7|SA[11]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.699      ;
; 0.435 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.148      ;
; 0.436 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.441 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.706      ;
; 0.441 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.707      ;
; 0.449 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.715      ;
; 0.450 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.452 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.356 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.062      ;
; 0.357 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.482      ; 1.061      ;
; 0.367 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.073      ;
; 0.368 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.482      ; 1.072      ;
; 0.369 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.074      ;
; 0.370 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.481      ; 1.073      ;
; 0.373 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.078      ;
; 0.374 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.481      ; 1.077      ;
; 0.383 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a9~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.454      ; 1.059      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.094      ;
; 0.389 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.482      ; 1.093      ;
; 0.392 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.097      ;
; 0.393 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.481      ; 1.096      ;
; 0.395 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.101      ;
; 0.396 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.482      ; 1.100      ;
; 0.401 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.106      ;
; 0.402 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.481      ; 1.105      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a9~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.456      ; 1.086      ;
; 0.410 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.116      ;
; 0.411 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.482      ; 1.115      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.696      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.697      ;
; 0.424 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[6]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|Row1_prev2[6]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.704      ;
; 0.425 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[4]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|Row1_prev2[4]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.705      ;
; 0.425 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.449      ; 1.096      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.015      ;
; 0.450 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.451      ; 1.123      ;
; 0.452 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.039      ;
; 0.459 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.724      ;
; 0.498 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.085      ;
; 0.537 ; RGB2YCbCr:dsp0|tCr_r[5]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[3]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.819      ;
; 0.537 ; RGB2YCbCr:dsp0|tCr_r[6]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[4]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.819      ;
; 0.537 ; RGB2YCbCr:dsp0|tCb_r[8]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cb[6]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.819      ;
; 0.537 ; RGB2YCbCr:dsp0|tCb_r[9]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cb[7]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.819      ;
; 0.538 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.125      ;
; 0.538 ; RGB2YCbCr:dsp0|tCr_r[3]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[1]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.820      ;
; 0.538 ; RGB2YCbCr:dsp0|tCb_r[4]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cb[2]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.820      ;
; 0.539 ; RGB2YCbCr:dsp0|tCr_r[4]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[2]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.821      ;
; 0.539 ; RGB2YCbCr:dsp0|tCr_r[9]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[7]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.821      ;
; 0.539 ; RGB2YCbCr:dsp0|tCr_r[8]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[6]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.821      ;
; 0.540 ; RGB2YCbCr:dsp0|tCr_r[7]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[5]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.822      ;
; 0.540 ; RGB2YCbCr:dsp0|tCb_r[5]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cb[3]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.822      ;
; 0.543 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.809      ;
; 0.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.810      ;
; 0.545 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.825      ;
; 0.547 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[7]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|odata[9]                                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.828      ;
; 0.573 ; RGB2YCbCr:dsp0|tCr_r[2]                                                                                                                                                              ; RGB2YCbCr:dsp0|Cr[0]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.855      ;
; 0.574 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.839      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.847      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.848      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[5]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|Row1_prev2[5]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.864      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.866      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.868      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.867      ;
; 0.585 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[5]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|odata[7]                                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.865      ;
; 0.585 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.866      ;
; 0.587 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.868      ;
; 0.588 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.869      ;
; 0.588 ; VGA_Controller:u1|Purify:purify0|Row0_prev1[3]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|Row0_prev2[3]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.869      ;
; 0.588 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.294      ;
; 0.589 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.482      ; 1.293      ;
; 0.594 ; VGA_Controller:u1|Purify:purify0|Row0_prev1[1]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|Row0_prev2[1]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.875      ;
; 0.595 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.875      ;
; 0.595 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[7]                                                                                                                                       ; VGA_Controller:u1|Purify:purify0|Row1_prev2[7]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.876      ;
; 0.604 ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[0]                                                                                                                                         ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[0]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.887      ;
; 0.605 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[0]                                                                                                                                         ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[0]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.888      ;
; 0.605 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[1]                                                                                                                                         ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[1]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.888      ;
; 0.605 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[7]                                                                                                                                         ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[7]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.888      ;
; 0.605 ; VGA_Controller:u1|Sobel:sobel0|Row0_prev1[5]                                                                                                                                         ; VGA_Controller:u1|Sobel:sobel0|Row0_prev2[5]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.887      ;
; 0.607 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.873      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.433 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.696      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.708      ;
; 0.603 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.866      ;
; 0.604 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.867      ;
; 0.636 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.901      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.907      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.908      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.908      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.909      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.910      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.911      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.911      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.912      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.912      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.913      ;
; 0.651 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.914      ;
; 0.654 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.926      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.666 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.929      ;
; 0.672 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.936      ;
; 0.672 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.953 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.218      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.224      ;
; 0.960 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.225      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.225      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.226      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.227      ;
; 0.965 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.228      ;
; 0.966 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.229      ;
; 0.966 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.231      ;
; 0.968 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.224      ;
; 0.969 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
; 0.971 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.236      ;
; 0.972 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.240      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.402 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb1|counter_r[2]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Top:top0|AudDSP:dsp0|origin_data_r[6] ; Top:top0|AudDSP:dsp0|origin_data_r[6] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.436 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.439 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.706      ;
; 0.441 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.711      ;
; 0.659 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.926      ;
; 0.663 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.930      ;
; 0.665 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.669 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.680 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.947      ;
; 0.697 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.964      ;
; 0.699 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.966      ;
; 0.700 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.967      ;
; 0.703 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.970      ;
; 0.704 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.971      ;
; 0.712 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.979      ;
; 0.712 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.979      ;
; 0.720 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.987      ;
; 0.871 ; Debounce:deb1|counter_r[2]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.138      ;
; 0.943 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.210      ;
; 0.964 ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.231      ;
; 1.004 ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.271      ;
; 1.018 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.285      ;
; 1.019 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.286      ;
; 1.022 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.289      ;
; 1.023 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.290      ;
; 1.034 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.301      ;
; 1.034 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.301      ;
; 1.050 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.317      ;
; 1.077 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.345      ;
; 1.126 ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.392      ;
; 1.129 ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.395      ;
; 1.133 ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.400      ;
; 1.153 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.420      ;
; 1.204 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.471      ;
; 1.214 ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.481      ;
; 1.231 ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.498      ;
; 1.235 ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.502      ;
; 1.242 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.509      ;
; 1.251 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.507      ;
; 1.251 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.507      ;
; 1.252 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.508      ;
; 1.252 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.508      ;
; 1.252 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.508      ;
; 1.258 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.526      ;
; 1.281 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[2]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.541      ;
; 1.281 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[7]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.541      ;
; 1.286 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[6]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.546      ;
; 1.288 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[3]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.548      ;
; 1.289 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[8]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.549      ;
; 1.300 ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.300 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.567      ;
; 1.315 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.580      ;
; 1.321 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[10]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.578      ;
; 1.322 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[11]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.579      ;
; 1.324 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[15]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.581      ;
; 1.326 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[14]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.583      ;
; 1.329 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[17]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.586      ;
; 1.335 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[9]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.592      ;
; 1.348 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.614      ;
; 1.371 ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
; 1.380 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.646      ;
; 1.394 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.661      ;
; 1.406 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.665      ;
; 1.409 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.676      ;
; 1.421 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.686      ;
; 1.427 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.696      ;
; 1.430 ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.697      ;
; 1.446 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 1.709      ;
; 1.463 ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.729      ;
; 1.505 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.764      ;
; 1.510 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.777      ;
; 1.522 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.541 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 1.804      ;
; 1.548 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.807      ;
; 1.548 ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.815      ;
; 1.566 ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.833      ;
; 1.568 ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.835      ;
; 1.571 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.840      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.471 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.737      ;
; 0.471 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.737      ;
; 0.473 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.739      ;
; 0.481 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.543 ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.624 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.891      ;
; 0.652 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.654 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.667 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.671 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.671 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.672 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.678 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.688 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.954      ;
; 0.689 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.955      ;
; 0.690 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.956      ;
; 0.693 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.959      ;
; 0.719 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.985      ;
; 0.724 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.749 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.015      ;
; 0.754 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.766 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.821 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 0.832 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.098      ;
; 0.837 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.861 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.127      ;
; 0.894 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.159      ;
; 0.910 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.176      ;
; 0.925 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.191      ;
; 0.927 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 1.199      ;
; 0.927 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 1.199      ;
; 0.930 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.196      ;
; 0.931 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.197      ;
; 0.933 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 1.205      ;
; 0.953 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.954 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.220      ;
; 0.963 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.230      ;
; 0.971 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.973 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.237      ;
; 0.989 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.253      ;
; 0.997 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.262      ;
; 1.003 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.267      ;
; 1.004 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.268      ;
; 1.007 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.271      ;
; 1.008 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.272      ;
; 1.009 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.273      ;
; 1.009 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.273      ;
; 1.016 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.280      ;
; 1.021 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.286      ;
; 1.022 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.288      ;
; 1.023 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.290      ;
; 1.030 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.296      ;
; 1.048 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.314      ;
; 1.049 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.315      ;
; 1.049 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.315      ;
; 1.065 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.065 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.066 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.332      ;
; 1.080 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.340      ;
; 1.085 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.352      ;
; 1.089 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.355      ;
; 1.100 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.367      ;
; 1.105 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.371      ;
; 1.110 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.375      ;
; 1.113 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.379      ;
; 1.120 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.134 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.135 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.137 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.142 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.144 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.154 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.161 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.162 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.177 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.192 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.459      ;
; 1.196 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.462      ;
; 1.217 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.484      ;
; 1.218 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.484      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.456 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.144     ; 3.538      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.141     ; 3.540      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.140     ; 3.541      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.139     ; 3.542      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.139     ; 3.542      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.139     ; 3.542      ;
; -4.455 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.139     ; 3.542      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 3.987      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.976      ;
; 3.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.907     ; 3.991      ;
; 3.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 3.981      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 3.516      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 3.500      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 3.500      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 3.515      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 3.500      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.242     ; 3.500      ;
; 3.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.240     ; 3.502      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 13.695 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.177     ; 6.126      ;
; 14.259 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.096      ; 5.835      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.522      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.428 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.512      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.534 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.406      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.244      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.891 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.041      ;
; 14.904 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.028      ;
; 14.904 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.028      ;
; 14.904 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.028      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.388 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.419      ; 1.993      ;
; 1.430 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.419      ; 2.035      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 1.989 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.272      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 2.314      ;
; 2.657 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.420      ; 3.263      ;
; 2.810 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.420      ; 3.416      ;
; 2.973 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.420      ; 3.579      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.237      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.235      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.237      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.025      ; 3.237      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.235      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.024      ; 3.236      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.038 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.018      ; 3.242      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 3.237      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 3.237      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 3.237      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 3.237      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.040 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.236      ;
; 3.095 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.420      ; 3.701      ;
; 3.153 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.420      ; 3.759      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.258 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 3.542      ;
; 3.262 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.420      ; 3.868      ;
; 3.276 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.420      ; 3.882      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.156 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.019     ; 2.323      ;
; 2.159 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.331      ;
; 2.159 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.331      ;
; 2.159 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.331      ;
; 2.159 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.331      ;
; 2.159 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.331      ;
; 2.159 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.331      ;
; 2.159 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.331      ;
; 2.451 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[1]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.021      ; 2.658      ;
; 2.451 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[2]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.021      ; 2.658      ;
; 2.451 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[3]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.021      ; 2.658      ;
; 2.451 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[4]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.021      ; 2.658      ;
; 2.451 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[5]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.021      ; 2.658      ;
; 2.451 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[6]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.021      ; 2.658      ;
; 2.451 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[7]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.021      ; 2.658      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[0]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[9]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[10]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[11]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[12]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[13]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[14]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 2.752 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[15]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.020      ; 2.958      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.230 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.209     ; 3.307      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                            ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.296      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.296      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.296      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.296      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.296      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.296      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.296      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.197     ; 3.321      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.197     ; 3.321      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.197     ; 3.321      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.197     ; 3.321      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.197     ; 3.321      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.197     ; 3.321      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.197     ; 3.321      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.232 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.202     ; 3.316      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.240     ; 3.314      ;
; 5.662 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.628     ; 3.320      ;
; 5.662 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.628     ; 3.320      ;
; 5.662 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.628     ; 3.320      ;
; 5.662 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.628     ; 3.320      ;
; 5.662 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.628     ; 3.320      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 3.315      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.635     ; 3.314      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.635     ; 3.314      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.635     ; 3.314      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                            ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.642     ; 3.307      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.644     ; 3.305      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.644     ; 3.305      ;
; 5.663 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.644     ; 3.305      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.305      ;
; 5.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.305      ;
; 5.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.305      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.168     ; 3.337      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.168     ; 3.337      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.168     ; 3.337      ;
; 5.220 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.320      ;
; 5.220 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.320      ;
; 5.251 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.237     ; 3.300      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.327      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.327      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.327      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.327      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.337      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.337      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.337      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.330      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.335      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.337      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.337      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.337      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.337      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.336      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.338      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.326      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.325      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.327      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.327      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.327      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.310      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.310      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[1]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[18]                                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Write                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[0]                                                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[10]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[14]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[8]                                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[9]                                                                                                                                                        ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                             ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                              ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10                         ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT1                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT10               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT11               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT12               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT13               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT14               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT15               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT2                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT3                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT4                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT5                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT6                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT7                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT8                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT9                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10                         ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT1                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT10               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT11               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT12               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT13               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT14               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT15               ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT2                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT3                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT4                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT5                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT6                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT7                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT8                ;
; 12.002 ; 12.353       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT9                ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT8                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT9                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10                                               ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT1                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT10                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT11                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT12                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT13                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT14                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT15                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT16                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT17                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT18                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT19                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT2                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT20                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT21                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT3                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT4                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT5                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT6                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT7                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT8                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT9                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT8                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT9                       ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10                                               ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT1                                      ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT10                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT11                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT12                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT13                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT14                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT15                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT16                                     ;
; 12.004 ; 12.355       ; 0.351          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT17                                     ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'                                                                           ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------+
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[0]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[1]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[2]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[3]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[4]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[5]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[6]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[7]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[8]  ;
; 41.054 ; 41.242       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[9]  ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[10] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[11] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[12] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[13] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[14] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[15] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[16] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[17] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[18] ;
; 41.055 ; 41.243       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[19] ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[10]        ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[11]        ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[13]        ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[14]        ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[15]        ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[1]         ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[2]         ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[3]         ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[5]         ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[6]         ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[7]         ;
; 41.061 ; 41.249       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[9]         ;
; 41.062 ; 41.250       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_I2CED                     ;
; 41.062 ; 41.250       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_IDLE                      ;
; 41.062 ; 41.250       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_PLAY                      ;
; 41.062 ; 41.250       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_PLAY_PAUSE                ;
; 41.065 ; 41.253       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_RECD                      ;
; 41.065 ; 41.253       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_RECD_PAUSE                ;
; 41.075 ; 41.263       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[15]                      ;
; 41.075 ; 41.263       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[16]                      ;
; 41.075 ; 41.263       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[17]                      ;
; 41.075 ; 41.263       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[18]                      ;
; 41.075 ; 41.263       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[7]                       ;
; 41.076 ; 41.264       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[10]                      ;
; 41.076 ; 41.264       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[1]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[0]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[11]                      ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[12]                      ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[13]                      ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[14]                      ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[19]                      ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[2]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[3]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[4]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[5]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[6]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[8]                       ;
; 41.081 ; 41.269       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[9]                       ;
; 41.084 ; 41.272       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_IDLE    ;
; 41.084 ; 41.272       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_LRC1    ;
; 41.084 ; 41.272       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_PROC    ;
; 41.086 ; 41.274       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[0]         ;
; 41.086 ; 41.274       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[12]        ;
; 41.086 ; 41.274       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[4]         ;
; 41.086 ; 41.274       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[8]         ;
; 41.100 ; 41.288       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[0]       ;
; 41.100 ; 41.288       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[1]       ;
; 41.100 ; 41.288       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[2]       ;
; 41.100 ; 41.288       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[3]       ;
; 41.105 ; 41.293       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_LRC0    ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[25]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[26]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[27]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[28]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[29]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[30]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[31]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[32]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[33]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[34]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[35]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[36]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[37]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[38]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[39]           ;
; 41.181 ; 41.369       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[40]           ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[41]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[42]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[43]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[44]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[45]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[46]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[47]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[48]             ;
; 41.191 ; 41.379       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[49]             ;
; 41.203 ; 41.391       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[11]    ;
; 41.203 ; 41.391       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[12]    ;
; 41.203 ; 41.391       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[2]     ;
; 41.203 ; 41.391       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[8]     ;
; 41.203 ; 41.391       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[9]     ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[0]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[10] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[12] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[2]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[4]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[0]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[1]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[2]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|neg_r                    ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|o_debounced_r            ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[0]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[1]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[2]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|neg_r                    ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|o_debounced_r            ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[0]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[1]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[2]             ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|neg_r                    ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|o_debounced_r            ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[0]        ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[1]        ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[2]        ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[11] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[14] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[15] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[1]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[3]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[6]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[7]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[8]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[9]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[12]   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[13]   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[16]   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[18]   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[19]   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_IDLE    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|play_finish_r     ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[0]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[10]   ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[11]   ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[14]   ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[15]   ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[17]   ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[1]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[2]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[3]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[4]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[5]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[6]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[7]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[8]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[9]    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_FAST    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_LRC0    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_LRC1    ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_REV     ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_SLOW    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|audplayer_en_r    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[0]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[10]    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[11]    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[12]    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[13]    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[14]    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[15]    ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[1]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[2]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[3]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[4]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[5]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[6]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[7]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[8]     ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[9]     ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[13] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[5]  ;
; 41.545 ; 41.733       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[13] ;
; 41.545 ; 41.733       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[5]  ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|audplayer_en_r    ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[0]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[10]    ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[11]    ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[12]    ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[13]    ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[14]    ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[15]    ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[1]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[2]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[3]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[4]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[5]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[6]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[7]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[8]     ;
; 41.547 ; 41.735       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[9]     ;
; 41.550 ; 41.738       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[0]             ;
; 41.550 ; 41.738       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[1]             ;
; 41.550 ; 41.738       ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[2]             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                     ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                              ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|fin_r                                 ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|start_r                               ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ;
; 4999.712 ; 4999.932     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_START                       ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|start_r                               ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_START                       ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|fin_r                                 ;
; 4999.964 ; 4999.964     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|fin_r|clk                                                ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|oen_r|clk                                            ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_REG_DATA_LOWER|clk                    ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_REG_DATA_UPPER|clk                    ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_RW|clk                                ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_ACK|clk                                    ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_ADDR|clk                                   ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_IDLE|clk                                   ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_REG_DATA_LOWER|clk                         ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_REG_DATA_UPPER|clk                         ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_RW|clk                                     ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_START|clk                                  ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_STOP|clk                                   ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[0]|clk                                        ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[10]|clk                                       ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[11]|clk                                       ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[12]|clk                                       ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[1]|clk                                        ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[2]|clk                                        ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[3]|clk                                        ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[4]|clk                                        ;
; 4999.966 ; 4999.966     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[9]|clk                                        ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[0]|clk                                         ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[1]|clk                                         ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[2]|clk                                         ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[0]|clk                                     ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[1]|clk                                     ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[2]|clk                                     ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[3]|clk                                     ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|fin_r|clk                                            ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; 2.505  ; 2.971  ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; 2.727  ; 3.147  ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; 5.744  ; 6.261  ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; 4.477  ; 5.003  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.477  ; 5.003  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.226  ; 3.659  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.226  ; 3.659  ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; 7.526  ; 8.135  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; 6.921  ; 7.535  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; 6.851  ; 7.424  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; 6.921  ; 7.535  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; 6.686  ; 7.281  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 84.337 ; 84.732 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 84.316 ; 84.716 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 84.051 ; 84.667 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 84.337 ; 84.732 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 84.081 ; 84.706 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 84.042 ; 84.431 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 84.024 ; 84.605 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 83.770 ; 84.167 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 83.598 ; 84.177 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 83.862 ; 84.144 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 83.243 ; 83.776 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 83.523 ; 83.790 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 83.609 ; 84.142 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 83.769 ; 84.037 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 83.933 ; 84.521 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 83.615 ; 84.009 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 83.004 ; 83.592 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; 76.604 ; 77.086 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; 76.604 ; 77.086 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; 75.646 ; 76.230 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; 75.793 ; 76.346 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; 10.805 ; 11.431 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; 10.479 ; 11.111 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; 9.228  ; 9.658  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.579  ; 6.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.477  ; 4.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.829  ; 4.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.868  ; 5.306  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.421  ; 4.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.801  ; 5.244  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.818  ; 4.238  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.851  ; 4.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.822  ; 4.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.827  ; 5.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.188  ; 5.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.863  ; 4.282  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.058  ; 5.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.819  ; 4.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.892  ; 5.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.804  ; 5.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.667  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.172  ; 5.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.794  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.830  ; 4.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.797  ; 4.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.579  ; 6.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.100  ; 5.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.308  ; 5.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.412  ; 4.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.375  ; 4.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.289  ; 4.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.845  ; 5.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.790  ; 4.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.771  ; 4.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.940  ; 5.394  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.941  ; 7.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.941  ; 7.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 13.778 ; 14.400 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; 12.840 ; 13.654 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; 13.778 ; 14.400 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; 12.699 ; 13.506 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; 13.185 ; 13.743 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; 12.589 ; 13.390 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; 12.563 ; 13.119 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; 12.376 ; 13.156 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; 12.315 ; 12.891 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; 10.085 ; 10.768 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; 10.266 ; 10.791 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; 9.885  ; 10.521 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; 7.030  ; 7.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; -2.032 ; -2.461 ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; -1.588 ; -1.996 ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; -4.253 ; -4.841 ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; -2.275 ; -2.762 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.275 ; -2.762 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.280 ; -1.726 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.280 ; -1.726 ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; -5.264 ; -5.811 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; -5.037 ; -5.579 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; -5.349 ; -5.910 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; -5.215 ; -5.782 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; -5.037 ; -5.579 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; -6.082 ; -6.639 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -7.067 ; -7.623 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -7.233 ; -7.706 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -7.196 ; -7.732 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -7.801 ; -8.273 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -7.117 ; -7.652 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -7.927 ; -8.345 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.082 ; -6.639 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -7.820 ; -8.277 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -7.117 ; -7.566 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -7.668 ; -8.020 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.356 ; -6.793 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.373 ; -6.859 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -7.120 ; -7.584 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -7.672 ; -8.180 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -7.213 ; -7.788 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -7.178 ; -7.730 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; -5.298 ; -5.837 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; -7.428 ; -7.965 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; -6.799 ; -7.324 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; -6.392 ; -6.941 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; -5.598 ; -6.129 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; -5.469 ; -5.999 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; -5.298 ; -5.837 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.979 ; -3.378 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -3.661 ; -4.035 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -3.037 ; -3.436 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.039 ; -4.453 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.608 ; -3.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.972 ; -4.392 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.026 ; -3.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.058 ; -3.455 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.029 ; -3.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.962 ; -4.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.345 ; -4.779 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.070 ; -3.466 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.234 ; -4.640 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.027 ; -3.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.060 ; -4.444 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.975 ; -4.340 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -3.840 ; -4.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -4.327 ; -4.774 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.002 ; -3.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.037 ; -3.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.005 ; -3.403 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.719 ; -5.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -4.258 ; -4.667 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -4.472 ; -4.926 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.595 ; -3.975 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.559 ; -3.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.477 ; -3.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -4.015 ; -4.435 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.997 ; -3.393 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.979 ; -3.378 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -4.107 ; -4.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.350 ; -5.940 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.350 ; -5.940 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -5.556 ; -6.193 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; -8.303 ; -8.985 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; -9.063 ; -9.818 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; -8.170 ; -8.842 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; -8.495 ; -9.194 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; -8.065 ; -8.731 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; -7.898 ; -8.589 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; -7.861 ; -8.507 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; -7.843 ; -8.490 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; -7.657 ; -8.360 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; -7.218 ; -7.832 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; -7.090 ; -7.678 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; -5.556 ; -6.193 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 17.276 ; 17.241 ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 7.738  ; 7.680  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 7.738  ; 7.680  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 15.145 ; 14.752 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 11.978 ; 11.969 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 15.145 ; 14.752 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 12.304 ; 12.399 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 12.706 ; 12.670 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 13.629 ; 13.390 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 14.313 ; 14.395 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 12.460 ; 12.634 ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 11.170 ; 11.089 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 10.071 ; 10.055 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 11.170 ; 11.089 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 10.803 ; 10.723 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 10.553 ; 10.493 ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 16.313 ; 15.997 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 12.726 ; 12.660 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 11.784 ; 11.727 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 12.625 ; 12.576 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 13.681 ; 13.444 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 14.247 ; 14.185 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 14.246 ; 14.165 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 14.099 ; 13.970 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 12.699 ; 12.511 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 11.075 ; 11.086 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 13.554 ; 13.212 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 13.701 ; 13.592 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 10.876 ; 10.803 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 16.313 ; 15.997 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 11.461 ; 11.314 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 12.964 ; 12.689 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 13.521 ; 13.045 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 10.787 ; 10.687 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 11.369 ; 11.313 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 13.614 ; 13.467 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 14.276 ; 13.737 ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 11.580 ; 11.454 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 8.032  ; 8.028  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 7.814  ; 7.838  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 8.622  ; 8.682  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 8.445  ; 8.430  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 8.468  ; 8.407  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 9.181  ; 9.115  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 9.161  ; 9.167  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 11.580 ; 11.454 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 9.151  ; 9.058  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 8.585  ; 8.537  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 7.549  ; 7.531  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 9.749  ; 9.603  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 10.558 ; 10.462 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 10.203 ; 10.046 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 7.941  ; 7.796  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 10.285 ; 10.139 ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 12.634 ; 12.621 ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 11.276 ; 11.272 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.904  ; 8.689  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 7.693  ; 7.678  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 11.345 ; 11.235 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 6.799  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 2.838  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.701 ; 10.487 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.766  ; 7.679  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.139  ; 7.106  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.369  ; 7.305  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.549  ; 8.346  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.956  ; 8.893  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.522 ; 10.487 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.260 ; 10.133 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.634  ; 8.495  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.600  ; 6.631  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.056  ; 8.744  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.822  ; 8.713  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.582  ; 6.551  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.701 ; 10.391 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.435  ; 7.278  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.673  ; 8.458  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.439  ; 9.003  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.451  ; 6.319  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.074  ; 7.073  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.111  ; 8.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.193 ; 9.680  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.720  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.408  ; 7.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.832  ; 4.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.705  ; 6.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.318  ; 5.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.038  ; 5.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.415  ; 6.309  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.147  ; 6.971  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 7.319  ; 7.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.408  ; 7.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 6.465  ; 6.458  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.615  ; 5.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.045  ; 4.974  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.887  ; 5.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.680  ; 6.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.680  ; 6.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.963  ; 4.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 7.065  ; 6.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.842  ; 6.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.486  ; 5.350  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.074 ; 10.034 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.012  ; 8.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.437  ; 7.442  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.985  ; 8.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.393  ; 8.246  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 9.016  ; 8.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.028  ; 7.845  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.925  ; 8.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.912  ; 8.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.443  ; 9.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.915  ; 8.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.443  ; 8.257  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.356  ; 9.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.895  ; 8.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.904  ; 8.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.291  ; 9.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.938  ; 7.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.407  ; 8.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.074 ; 9.923  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.366  ; 8.265  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.544  ; 9.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 9.001  ; 8.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 9.958  ; 10.034 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.067  ; 7.999  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.350  ; 8.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.824  ; 9.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.255  ; 8.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.902  ; 8.671  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 9.637  ; 9.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.187  ; 8.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.543  ; 9.196  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 9.749  ; 9.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.888  ; 8.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.630  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.406  ; 5.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.630  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.756  ; 5.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.450  ; 5.430  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.940  ; 5.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.780  ; 6.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 8.425  ; 8.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 8.425  ; 8.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 6.991  ; 7.017  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 7.345  ; 7.458  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 7.226  ; 7.275  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 11.362 ; 10.701 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 10.676 ; 10.640 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 10.402 ; 10.496 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 10.266 ; 10.117 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 9.058  ; 9.001  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 9.001  ; 8.896  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 11.362 ; 10.701 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 8.656  ; 8.609  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 10.428 ; 10.170 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 9.062  ; 9.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 8.826  ; 8.901  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 8.146  ; 8.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 10.428 ; 10.170 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.438  ; 6.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.243  ; 5.148  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.128  ; 5.021  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 6.438  ; 6.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.242  ; 5.127  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.833  ; 5.703  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.289  ; 5.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.751  ; 5.679  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.640  ; 5.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.622  ; 6.544  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.887  ; 7.887  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.789  ; 6.676  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.301  ; 6.233  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.875  ; 5.825  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.604  ; 5.540  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.887  ; 7.887  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.524  ; 6.430  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 7.302  ; 7.168  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 7.058  ; 6.967  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 6.415  ; 6.416  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.307  ; 6.251  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.364  ; 5.265  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.650  ; 5.539  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.541  ; 5.442  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.615  ; 5.580  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.307  ; 6.251  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.929  ; 4.846  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.043  ; 6.035  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.912  ; 5.858  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.328  ; 5.246  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 12.732 ; 12.772 ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 7.464  ; 7.404  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 7.464  ; 7.404  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 10.501 ; 10.510 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 10.501 ; 10.510 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 13.365 ; 13.095 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 10.912 ; 10.878 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 11.202 ; 11.184 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 11.875 ; 11.800 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 12.647 ; 12.638 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 11.546 ; 11.705 ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 9.704  ; 9.684  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 9.704  ; 9.684  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 10.761 ; 10.680 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 10.408 ; 10.327 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 10.168 ; 10.107 ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 9.287  ; 9.267  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 9.937  ; 9.882  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 9.424  ; 9.457  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 10.056 ; 10.071 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 11.666 ; 11.515 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 11.613 ; 11.616 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 12.729 ; 12.714 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 12.147 ; 12.076 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 11.091 ; 10.997 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 9.626  ; 9.632  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 11.732 ; 11.423 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 11.789 ; 11.750 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 9.287  ; 9.267  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 14.420 ; 14.116 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 9.428  ; 9.347  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 11.082 ; 10.899 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 12.422 ; 12.001 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 10.268 ; 10.123 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 9.730  ; 9.728  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 11.962 ; 11.850 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 13.329 ; 12.836 ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 7.285  ; 7.264  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 7.749  ; 7.740  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 7.538  ; 7.558  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 8.316  ; 8.369  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 8.145  ; 8.127  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 8.166  ; 8.103  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 8.851  ; 8.784  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 8.832  ; 8.833  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 11.154 ; 11.028 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 8.824  ; 8.731  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 8.280  ; 8.230  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 7.285  ; 7.264  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 9.398  ; 9.253  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 10.174 ; 10.078 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 9.833  ; 9.678  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 7.660  ; 7.517  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 9.911  ; 9.767  ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 12.046 ; 12.098 ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 10.865 ; 10.857 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.591  ; 8.380  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 6.848  ; 6.065  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 7.383  ; 7.183  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 6.096  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 2.293  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.750  ; 5.619  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.956  ; 6.855  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.393  ; 6.341  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.633  ; 6.567  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.764  ; 7.564  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.157  ; 8.091  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.639  ; 9.601  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.351  ; 9.211  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.831  ; 7.675  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.837  ; 5.849  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.313  ; 7.993  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.028  ; 7.919  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.862  ; 5.824  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.908  ; 9.595  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.639  ; 6.471  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.865  ; 7.654  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.682  ; 8.247  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.750  ; 5.619  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.332  ; 6.321  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 8.300  ; 8.179  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.402  ; 8.876  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.176  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.197  ; 4.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.197  ; 4.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.995  ; 5.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.657  ; 4.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.395  ; 4.367  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.717  ; 5.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.420  ; 6.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.578  ; 6.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.665  ; 6.634  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.764  ; 5.753  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.948  ; 4.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.396  ; 4.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.211  ; 5.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.322  ; 4.256  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.965  ; 5.810  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.322  ; 4.256  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.341  ; 6.157  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.128  ; 6.032  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.826  ; 4.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 6.134  ; 6.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.233  ; 6.164  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.243  ; 6.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.590  ; 7.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.755  ; 6.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.704  ; 7.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.522  ; 6.404  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.532  ; 7.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.150  ; 7.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.526  ; 7.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.103  ; 7.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.550  ; 6.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.542  ; 7.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.171  ; 6.943  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.059  ; 6.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.395  ; 7.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.134  ; 6.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.144  ; 6.053  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.764  ; 7.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.546  ; 6.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.254  ; 7.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.434  ; 7.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.527  ; 8.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.282  ; 6.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.655  ; 6.652  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.817  ; 7.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.667  ; 7.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.401  ; 7.200  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.615  ; 7.349  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.696  ; 6.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.551  ; 7.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.891  ; 7.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.881  ; 6.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.749  ; 4.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.749  ; 4.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.923  ; 5.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.085  ; 5.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.784  ; 4.761  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.260  ; 5.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.068  ; 5.906  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 6.265  ; 6.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 7.646  ; 7.697  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 6.265  ; 6.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 6.605  ; 6.717  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 6.495  ; 6.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 7.225  ; 7.115  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 9.175  ; 9.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 9.022  ; 9.023  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 8.815  ; 8.652  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 7.614  ; 7.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 7.614  ; 7.524  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 9.941  ; 9.392  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 7.225  ; 7.115  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 7.380  ; 7.435  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 8.253  ; 8.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 8.032  ; 8.101  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 7.380  ; 7.435  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 9.648  ; 9.384  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.484  ; 4.376  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.594  ; 4.498  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.484  ; 4.376  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.740  ; 5.637  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.592  ; 4.478  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.160  ; 5.031  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.636  ; 4.594  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.080  ; 5.006  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.974  ; 4.848  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.915  ; 5.837  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.937  ; 4.872  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.076  ; 5.963  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.607  ; 5.538  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.199  ; 5.146  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.937  ; 4.872  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.131  ; 7.127  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.823  ; 5.729  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.568  ; 6.435  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.336  ; 6.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.717  ; 5.713  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.290  ; 4.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.707  ; 4.608  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.983  ; 4.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.878  ; 4.779  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.948  ; 4.911  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.613  ; 5.555  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.290  ; 4.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.360  ; 5.348  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.234  ; 5.178  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.675  ; 4.592  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.996 ;    ;    ; 9.009 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.757 ;    ;    ; 8.761 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 11.480 ; 11.335 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 12.767 ; 12.614 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 12.081 ; 11.928 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 12.061 ; 11.908 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 12.061 ; 11.908 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 12.748 ; 12.595 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 12.726 ; 12.573 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 12.726 ; 12.573 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 12.692 ; 12.539 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 11.799 ; 11.654 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 11.480 ; 11.335 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 12.184 ; 12.039 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 12.010 ; 11.865 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 12.184 ; 12.039 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 12.545 ; 12.392 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 12.748 ; 12.595 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 12.545 ; 12.392 ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 7.076  ; 6.923  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.955  ; 4.810  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.686  ; 5.541  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.349  ; 5.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.134  ; 5.989  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.754  ; 5.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.134  ; 5.989  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.163  ; 6.018  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.163  ; 6.018  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.314  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.753  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.753  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.154  ; 6.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.396  ; 5.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.154  ; 6.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.759  ; 5.614  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.231  ; 5.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.753  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.695  ; 5.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.339  ; 5.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.314  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.689  ; 5.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.689  ; 5.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.651  ; 5.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.695  ; 5.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.683  ; 5.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.753  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.267  ; 5.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.267  ; 5.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.267  ; 5.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.314  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.955  ; 4.810  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.314  ; 5.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.315  ; 5.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 11.011 ; 10.866 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 12.212 ; 12.059 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 11.553 ; 11.400 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 11.535 ; 11.382 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 11.535 ; 11.382 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 12.194 ; 12.041 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 12.173 ; 12.020 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 12.173 ; 12.020 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 12.141 ; 11.988 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 11.317 ; 11.172 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 11.011 ; 10.866 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 11.687 ; 11.542 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 11.520 ; 11.375 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 11.686 ; 11.541 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 11.999 ; 11.846 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 12.194 ; 12.041 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 11.999 ; 11.846 ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 6.325  ; 6.172  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.324  ; 4.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.026  ; 4.881  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.702  ; 4.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.456  ; 5.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.090  ; 4.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.456  ; 5.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.484  ; 5.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.484  ; 5.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.668  ; 4.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.089  ; 4.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.089  ; 4.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.475  ; 5.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.747  ; 4.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.475  ; 5.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.096  ; 4.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.583  ; 4.445  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.089  ; 4.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.034  ; 4.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.692  ; 4.547  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.668  ; 4.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.029  ; 4.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.029  ; 4.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.992  ; 4.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.034  ; 4.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.022  ; 4.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.089  ; 4.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.623  ; 4.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.623  ; 4.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.623  ; 4.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.668  ; 4.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.324  ; 4.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.668  ; 4.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.669  ; 4.524  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 11.404    ; 11.549    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 12.640    ; 12.793    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 12.019    ; 12.172    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 11.994    ; 12.147    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 11.994    ; 12.147    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 12.627    ; 12.780    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 12.692    ; 12.845    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 12.692    ; 12.845    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 12.658    ; 12.811    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 11.695    ; 11.840    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 11.404    ; 11.549    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 12.141    ; 12.286    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 11.940    ; 12.085    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 12.142    ; 12.287    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 12.443    ; 12.596    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 12.627    ; 12.780    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 12.443    ; 12.596    ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 6.909     ; 7.062     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.846     ; 4.991     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.593     ; 5.738     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.262     ; 5.407     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.056     ; 6.201     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.675     ; 5.820     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.056     ; 6.201     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.092     ; 6.237     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.092     ; 6.237     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.198     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.674     ; 5.819     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.674     ; 5.819     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.082     ; 6.227     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.311     ; 5.456     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.082     ; 6.227     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.679     ; 5.824     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.162     ; 5.300     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.674     ; 5.819     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.596     ; 5.741     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.253     ; 5.398     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.224     ; 5.369     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.590     ; 5.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.590     ; 5.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.554     ; 5.699     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.596     ; 5.741     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.564     ; 5.709     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.674     ; 5.819     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.132     ; 5.277     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.132     ; 5.277     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.132     ; 5.277     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.198     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.846     ; 4.991     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.198     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.190     ; 5.335     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 10.872    ; 11.017    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 12.024    ; 12.177    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 11.427    ; 11.580    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 11.403    ; 11.556    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 11.403    ; 11.556    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 12.011    ; 12.164    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 12.074    ; 12.227    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 12.074    ; 12.227    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 12.041    ; 12.194    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 11.151    ; 11.296    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 10.872    ; 11.017    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 11.579    ; 11.724    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 11.386    ; 11.531    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 11.581    ; 11.726    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 11.835    ; 11.988    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 12.011    ; 12.164    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 11.835    ; 11.988    ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 6.158     ; 6.311     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.213     ; 4.358     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.931     ; 5.076     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.612     ; 4.757     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.375     ; 5.520     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.009     ; 5.154     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.375     ; 5.520     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.409     ; 5.554     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.409     ; 5.554     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.551     ; 4.696     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.008     ; 5.153     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.008     ; 5.153     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.400     ; 5.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.660     ; 4.805     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.400     ; 5.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.013     ; 5.158     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.511     ; 4.649     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.008     ; 5.153     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.933     ; 5.078     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.604     ; 4.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.576     ; 4.721     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.927     ; 5.072     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.927     ; 5.072     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.893     ; 5.038     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.933     ; 5.078     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.903     ; 5.048     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.008     ; 5.153     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.488     ; 4.633     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.488     ; 4.633     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.488     ; 4.633     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.551     ; 4.696     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.213     ; 4.358     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.551     ; 4.696     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.543     ; 4.688     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.442 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 13.95 MHz  ; 13.95 MHz       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;      ;
; 51.44 MHz  ; 51.44 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 92.89 MHz  ; 92.89 MHz       ; AUD_BCLK                                       ;      ;
; 154.06 MHz ; 154.06 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 170.36 MHz ; 170.36 MHz      ; pll0|altpll_0|sd1|pll7|clk[0]                  ;      ;
; 216.59 MHz ; 216.59 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; pll0|altpll_0|sd1|pll7|clk[1]                  ; -75.573  ; -1569.224     ;
; AUD_BCLK                                       ; -2.872   ; -125.551      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.030    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.559    ; 0.000         ;
; CLOCK2_50                                      ; 15.383   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 9994.130 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; AUD_BCLK                                       ; -3.176 ; -3.176        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.263  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.339  ; 0.000         ;
; CLOCK2_50                                      ; 0.353  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; 0.353  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.354  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.702 ; -4008.401     ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.749  ; 0.000         ;
; CLOCK2_50                                      ; 14.286 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.228 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 1.933 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.557 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.686    ; 0.000         ;
; CLOCK2_50                                      ; 9.691    ; 0.000         ;
; CLOCK_50                                       ; 9.799    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.029   ; 0.000         ;
; CLOCK3_50                                      ; 16.000   ; 0.000         ;
; AUD_BCLK                                       ; 41.173   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; 41.364   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 4999.709 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                           ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                              ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -75.573 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.846     ;
; -75.511 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.784     ;
; -75.455 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.728     ;
; -75.393 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.666     ;
; -75.249 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.525     ;
; -75.189 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.465     ;
; -75.187 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.463     ;
; -75.147 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.423     ;
; -75.127 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.403     ;
; -75.085 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.361     ;
; -75.035 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.311     ;
; -74.973 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.664     ; 71.249     ;
; -74.889 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.162     ;
; -74.871 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.144     ;
; -74.827 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.100     ;
; -74.809 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 71.082     ;
; -74.709 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.982     ;
; -74.647 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.920     ;
; -74.556 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.829     ;
; -74.556 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[6]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.829     ;
; -74.516 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.789     ;
; -74.494 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.767     ;
; -74.494 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[6]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.767     ;
; -74.454 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.727     ;
; -74.437 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.710     ;
; -74.375 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.648     ;
; -74.328 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.601     ;
; -74.266 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.539     ;
; -74.214 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.487     ;
; -74.152 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.425     ;
; -74.008 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.281     ;
; -73.946 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.667     ; 70.219     ;
; -12.895 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.663     ; 9.172      ;
; -12.883 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.662     ; 9.161      ;
; -12.728 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.663     ; 9.005      ;
; -12.139 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.663     ; 8.416      ;
; -12.127 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.662     ; 8.405      ;
; -11.972 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.663     ; 8.249      ;
; -11.240 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[13] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 7.507      ;
; -10.947 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[12] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 7.214      ;
; -10.838 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[9]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 7.106      ;
; -10.694 ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 6.904      ;
; -10.650 ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.729     ; 6.861      ;
; -10.635 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[17] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 6.903      ;
; -10.533 ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.753     ; 6.720      ;
; -10.531 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[19] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 6.798      ;
; -10.521 ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.752     ; 6.709      ;
; -10.521 ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 6.731      ;
; -10.484 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[13] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 6.751      ;
; -10.446 ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.753     ; 6.633      ;
; -10.402 ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.752     ; 6.590      ;
; -10.366 ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.753     ; 6.553      ;
; -10.273 ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.753     ; 6.460      ;
; -10.191 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[12] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 6.458      ;
; -10.135 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[18] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 6.402      ;
; -10.129 ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 6.339      ;
; -10.117 ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.729     ; 6.328      ;
; -10.082 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[9]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 6.350      ;
; -10.062 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[16] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 6.329      ;
; -9.975  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[4]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.670     ; 6.245      ;
; -9.962  ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 6.172      ;
; -9.909  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[14] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 6.177      ;
; -9.879  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[17] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 6.147      ;
; -9.826  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[6]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.669     ; 6.097      ;
; -9.778  ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.988      ;
; -9.775  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[19] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 6.042      ;
; -9.769  ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.979      ;
; -9.760  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[15] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 6.028      ;
; -9.750  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[11] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 6.018      ;
; -9.734  ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.729     ; 5.945      ;
; -9.725  ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.729     ; 5.936      ;
; -9.716  ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.685     ; 5.971      ;
; -9.704  ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.684     ; 5.960      ;
; -9.675  ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.685     ; 5.930      ;
; -9.655  ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.753     ; 5.842      ;
; -9.644  ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.854      ;
; -9.631  ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.684     ; 5.887      ;
; -9.627  ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.837      ;
; -9.611  ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.752     ; 5.799      ;
; -9.608  ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.729     ; 5.819      ;
; -9.605  ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.815      ;
; -9.600  ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.729     ; 5.811      ;
; -9.596  ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.806      ;
; -9.549  ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.685     ; 5.804      ;
; -9.502  ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.685     ; 5.757      ;
; -9.496  ; Top:top0|AudRecorder:recorder0|address_r[17] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.753     ; 5.683      ;
; -9.490  ; Top:top0|end_addr_r[12]                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.685     ; 5.745      ;
; -9.484  ; Top:top0|AudRecorder:recorder0|address_r[17] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.752     ; 5.672      ;
; -9.482  ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.753     ; 5.669      ;
; -9.471  ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.681      ;
; -9.465  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[3]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.669     ; 5.736      ;
; -9.454  ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.664      ;
; -9.446  ; Top:top0|end_addr_r[12]                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.684     ; 5.702      ;
; -9.441  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[10] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.672     ; 5.709      ;
; -9.431  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[8]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.669     ; 5.702      ;
; -9.418  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[2]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.669     ; 5.689      ;
; -9.413  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[7]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.669     ; 5.684      ;
; -9.413  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[1]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.670     ; 5.683      ;
; -9.379  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[18] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.673     ; 5.646      ;
; -9.369  ; Top:top0|AudRecorder:recorder0|address_r[5]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -3.730     ; 5.579      ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AUD_BCLK'                                                                                                                                          ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                   ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.872 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.096      ; 5.878      ;
; -2.855 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.096      ; 5.861      ;
; -2.825 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.090      ; 5.825      ;
; -2.808 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.090      ; 5.808      ;
; -2.807 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.090      ; 5.807      ;
; -2.756 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.092      ; 5.758      ;
; -2.756 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.092      ; 5.758      ;
; -2.740 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.098      ; 5.748      ;
; -2.740 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.098      ; 5.748      ;
; -2.686 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[2]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.710      ;
; -2.660 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[19]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.684      ;
; -2.646 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[8]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.670      ;
; -2.644 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[12]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.668      ;
; -2.636 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.090      ; 5.636      ;
; -2.633 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[4]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.657      ;
; -2.629 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[6]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.653      ;
; -2.629 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[11]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.653      ;
; -2.623 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[0]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.647      ;
; -2.619 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.090      ; 5.619      ;
; -2.603 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[13]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.627      ;
; -2.592 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[9]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.616      ;
; -2.576 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.096      ; 5.582      ;
; -2.559 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.092      ; 5.561      ;
; -2.559 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.092      ; 5.561      ;
; -2.545 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[5]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.569      ;
; -2.534 ; Top:top0|AudDSP:dsp0|dac_data_r[13] ; Top:top0|AudPlayer:player0|data_r[13]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.100      ; 5.544      ;
; -2.526 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[16]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.077      ; 5.513      ;
; -2.520 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[17]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.077      ; 5.507      ;
; -2.519 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[15]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.077      ; 5.506      ;
; -2.518 ; Top:top0|AudDSP:dsp0|dac_data_r[9]  ; Top:top0|AudPlayer:player0|data_r[9]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.531      ;
; -2.503 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[7]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.077      ; 5.490      ;
; -2.502 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.090      ; 5.502      ;
; -2.494 ; Top:top0|AudDSP:dsp0|dac_data_r[5]  ; Top:top0|AudPlayer:player0|data_r[5]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.507      ;
; -2.493 ; Top:top0|AudDSP:dsp0|dac_data_r[1]  ; Top:top0|AudPlayer:player0|data_r[1]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.506      ;
; -2.490 ; Top:top0|AudDSP:dsp0|dac_data_r[10] ; Top:top0|AudPlayer:player0|data_r[10]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.503      ;
; -2.487 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.162      ; 5.559      ;
; -2.487 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[3]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.162      ; 5.559      ;
; -2.487 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[2]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.162      ; 5.559      ;
; -2.487 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.162      ; 5.559      ;
; -2.481 ; Top:top0|AudDSP:dsp0|dac_data_r[15] ; Top:top0|AudPlayer:player0|data_r[15]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.100      ; 5.491      ;
; -2.468 ; Top:top0|AudDSP:dsp0|dac_data_r[11] ; Top:top0|AudPlayer:player0|data_r[11]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.100      ; 5.478      ;
; -2.455 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_LRC1 ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.155      ; 5.520      ;
; -2.452 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_PROC ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.155      ; 5.517      ;
; -2.447 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[18]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.077      ; 5.434      ;
; -2.446 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[14]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.470      ;
; -2.437 ; Top:top0|AudDSP:dsp0|dac_data_r[7]  ; Top:top0|AudPlayer:player0|data_r[7]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.450      ;
; -2.435 ; Top:top0|AudDSP:dsp0|dac_data_r[3]  ; Top:top0|AudPlayer:player0|data_r[3]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.448      ;
; -2.434 ; Top:top0|AudDSP:dsp0|dac_data_r[2]  ; Top:top0|AudPlayer:player0|data_r[2]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.447      ;
; -2.433 ; Top:top0|AudDSP:dsp0|dac_data_r[6]  ; Top:top0|AudPlayer:player0|data_r[6]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.103      ; 5.446      ;
; -2.431 ; Top:top0|AudDSP:dsp0|dac_data_r[8]  ; Top:top0|AudPlayer:player0|data_r[8]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.178      ; 5.519      ;
; -2.418 ; Top:top0|AudDSP:dsp0|dac_data_r[14] ; Top:top0|AudPlayer:player0|data_r[14]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.100      ; 5.428      ;
; -2.411 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[3]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.114      ; 5.435      ;
; -2.408 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_LRC0 ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.133      ; 5.451      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[3]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[15]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[11]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[7]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[2]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[14]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[10]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[6]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[1]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[13]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[5]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.405 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[9]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.104      ; 5.419      ;
; -2.400 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[10]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.041      ; 5.351      ;
; -2.398 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_IDLE ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.155      ; 5.463      ;
; -2.387 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[1]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.041      ; 5.338      ;
; -2.371 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[2]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.401      ;
; -2.365 ; Top:top0|AudDSP:dsp0|dac_data_r[12] ; Top:top0|AudPlayer:player0|data_r[12]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.178      ; 5.453      ;
; -2.348 ; Top:top0|AudDSP:dsp0|dac_data_r[0]  ; Top:top0|AudPlayer:player0|data_r[0]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.178      ; 5.436      ;
; -2.345 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[19]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.375      ;
; -2.331 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[8]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.361      ;
; -2.329 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[12]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.359      ;
; -2.318 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[4]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.348      ;
; -2.314 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[6]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.344      ;
; -2.314 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[11]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.344      ;
; -2.309 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[0]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.179      ; 5.398      ;
; -2.309 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[12]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.179      ; 5.398      ;
; -2.309 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[4]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.179      ; 5.398      ;
; -2.309 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[8]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.179      ; 5.398      ;
; -2.308 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[0]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.338      ;
; -2.288 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[13]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.318      ;
; -2.277 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[9]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.307      ;
; -2.230 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[5]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.260      ;
; -2.211 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[16]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.083      ; 5.204      ;
; -2.205 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[17]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.083      ; 5.198      ;
; -2.204 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[15]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.083      ; 5.197      ;
; -2.188 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[7]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.083      ; 5.181      ;
; -2.132 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[18]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.083      ; 5.125      ;
; -2.131 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[14]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.161      ;
; -2.096 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[3]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.120      ; 5.126      ;
; -2.096 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[1]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.047      ; 5.053      ;
; -2.085 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[10]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.047      ; 5.042      ;
; -1.707 ; Top:top0|I2CInitializer:init0|fin_r ; Top:top0|state_r.S_IDLE                   ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 1.000        ; 3.086      ; 5.702      ;
; -1.636 ; Top:top0|I2CInitializer:init0|fin_r ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 1.000        ; 3.086      ; 5.631      ;
; 2.065  ; Top:top0|AudDSP:dsp0|dac_data_r[4]  ; Top:top0|AudPlayer:player0|data_r[4]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 3.178      ; 1.023      ;
; 72.234 ; Top:top0|state_r.S_RECD_PAUSE       ; Top:top0|state_r.S_RECD                   ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.045     ; 10.740     ;
; 72.240 ; Top:top0|state_r.S_RECD_PAUSE       ; Top:top0|state_r.S_RECD_PAUSE             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.039     ; 10.740     ;
; 72.331 ; Top:top0|state_r.S_I2CED            ; Top:top0|state_r.S_RECD                   ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.105     ; 10.583     ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 5.087      ;
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 5.087      ;
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 5.087      ;
; 2.030 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 5.087      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 5.051      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 5.051      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 5.051      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 5.051      ;
; 2.089 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 5.022      ;
; 2.170 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 4.949      ;
; 2.170 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 4.949      ;
; 2.226 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.891      ;
; 2.226 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.891      ;
; 2.226 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.891      ;
; 2.262 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.855      ;
; 2.262 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.855      ;
; 2.262 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.855      ;
; 2.349 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.834     ; 4.766      ;
; 2.369 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 4.750      ;
; 2.378 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.841     ; 4.730      ;
; 2.378 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.841     ; 4.730      ;
; 2.378 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.841     ; 4.730      ;
; 2.378 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.841     ; 4.730      ;
; 3.509 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.393      ;
; 3.510 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.394      ;
; 3.660 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.231      ;
; 3.667 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.261      ;
; 3.695 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.204      ;
; 3.741 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.161      ;
; 3.742 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.162      ;
; 3.764 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.164      ;
; 3.773 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.136      ;
; 3.774 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.137      ;
; 3.780 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.122      ;
; 3.781 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.123      ;
; 3.801 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.092      ;
; 3.815 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.076      ;
; 3.836 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.065      ;
; 3.837 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.057      ;
; 3.840 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.052      ;
; 3.855 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[17] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.073      ;
; 3.860 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.031      ;
; 3.861 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.030      ;
; 3.862 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[16] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.066      ;
; 3.869 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.059      ;
; 3.915 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.013      ;
; 3.936 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.992      ;
; 3.939 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.989      ;
; 3.941 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.963      ;
; 3.952 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.952      ;
; 3.956 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.937      ;
; 3.959 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.941      ;
; 3.961 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.931      ;
; 3.966 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[22] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.962      ;
; 3.966 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.962      ;
; 3.966 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.962      ;
; 3.981 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.913      ;
; 3.984 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[19] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.944      ;
; 3.992 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.936      ;
; 3.997 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.931      ;
; 4.001 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.892      ;
; 4.005 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.903      ;
; 4.006 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.904      ;
; 4.007 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.921      ;
; 4.020 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.880      ;
; 4.022 ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.906      ;
; 4.030 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.879      ;
; 4.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 5.880      ;
; 4.049 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.842      ;
; 4.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.839      ;
; 4.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.844      ;
; 4.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.844      ;
; 4.057 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[17] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.871      ;
; 4.061 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.875      ;
; 4.064 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.870      ;
; 4.064 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[16] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.864      ;
; 4.067 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.842      ;
; 4.068 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 5.843      ;
; 4.069 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.825      ;
; 4.091 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.818      ;
; 4.092 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 5.819      ;
; 4.093 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.798      ;
; 4.094 ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.834      ;
; 4.097 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.797      ;
; 4.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 5.800      ;
; 4.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.790      ;
; 4.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.788      ;
; 4.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.788      ;
; 4.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.788      ;
; 4.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.788      ;
; 4.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.801      ;
; 4.108 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.786      ;
; 4.112 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.781      ;
; 4.117 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.811      ;
; 4.119 ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                           ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.809      ;
; 4.125 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.773      ;
; 4.126 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.767      ;
; 4.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.801      ;
; 4.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.801      ;
; 4.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 5.801      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                          ;
+-------+---------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.559 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.098     ; 19.342     ;
; 5.560 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.098     ; 19.341     ;
; 5.560 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.098     ; 19.341     ;
; 5.697 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.100     ; 19.202     ;
; 5.698 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.100     ; 19.201     ;
; 5.698 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.100     ; 19.201     ;
; 5.910 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 18.972     ;
; 5.911 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 18.971     ;
; 5.911 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 18.971     ;
; 5.949 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.329     ;
; 5.950 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.328     ;
; 5.950 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.328     ;
; 5.953 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 18.929     ;
; 5.954 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 18.928     ;
; 5.954 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 18.928     ;
; 5.990 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.288     ;
; 5.991 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.287     ;
; 5.991 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.287     ;
; 6.041 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.237     ;
; 6.042 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.236     ;
; 6.042 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][0]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.236     ;
; 6.060 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.218     ;
; 6.061 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.217     ;
; 6.061 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][2]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.217     ;
; 6.076 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.202     ;
; 6.077 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.201     ;
; 6.077 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.201     ;
; 6.128 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.150     ;
; 6.129 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.149     ;
; 6.129 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][1]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.149     ;
; 6.164 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.114     ;
; 6.165 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.113     ;
; 6.165 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.113     ;
; 6.189 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.089     ;
; 6.190 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.088     ;
; 6.190 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.088     ;
; 6.231 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.047     ;
; 6.232 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.046     ;
; 6.232 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][3]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.046     ;
; 6.276 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.002     ;
; 6.277 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.001     ;
; 6.277 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][4]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 19.001     ;
; 6.286 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.992     ;
; 6.287 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.991     ;
; 6.287 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.991     ;
; 6.361 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.917     ;
; 6.362 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.916     ;
; 6.362 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][5]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.916     ;
; 6.383 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.895     ;
; 6.384 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.894     ;
; 6.384 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][6]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.894     ;
; 6.419 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.842     ;
; 6.419 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.859     ;
; 6.420 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.841     ;
; 6.420 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.858     ;
; 6.420 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.841     ;
; 6.420 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.858     ;
; 6.464 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.814     ;
; 6.465 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.813     ;
; 6.465 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][7]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.813     ;
; 6.497 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.764     ;
; 6.498 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.763     ;
; 6.498 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.763     ;
; 6.505 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.773     ;
; 6.506 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.772     ;
; 6.506 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][8]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.279      ; 18.772     ;
; 6.512 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.749     ;
; 6.513 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.748     ;
; 6.513 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.748     ;
; 6.579 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.682     ;
; 6.580 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.681     ;
; 6.580 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][9]  ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.681     ;
; 6.601 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.660     ;
; 6.602 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.659     ;
; 6.602 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][10] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.659     ;
; 6.617 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.644     ;
; 6.618 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.643     ;
; 6.618 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][11] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.643     ;
; 6.721 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.540     ;
; 6.722 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.539     ;
; 6.722 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][12] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.539     ;
; 6.730 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.531     ;
; 6.731 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.530     ;
; 6.731 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.530     ;
; 6.744 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.517     ;
; 6.745 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.516     ;
; 6.745 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][13] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.516     ;
; 6.830 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.431     ;
; 6.831 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.430     ;
; 6.831 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][14] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.430     ;
; 6.846 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.415     ;
; 6.847 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.414     ;
; 6.847 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.414     ;
; 6.867 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.394     ;
; 6.868 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.393     ;
; 6.868 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.393     ;
; 6.929 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.332     ;
; 6.930 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.331     ;
; 6.930 ; VGA_Controller:u1|CalcHand:calc0|skincount[0][15] ; VGA_Controller:u1|CalcHand:calc0|oDirection[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.331     ;
; 6.944 ; VGA_Controller:u1|CalcHand:calc0|skincount[1][16] ; VGA_Controller:u1|CalcHand:calc0|oDirection[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.262      ; 18.317     ;
+-------+---------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.383 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.559      ;
; 15.383 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.559      ;
; 15.387 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.555      ;
; 15.387 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.555      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.528      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.418 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.524      ;
; 15.467 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.475      ;
; 15.467 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.475      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.498 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.444      ;
; 15.582 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.360      ;
; 15.582 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.360      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.613 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.329      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.307      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.307      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.307      ;
; 15.641 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.303      ;
; 15.641 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.303      ;
; 15.641 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.303      ;
; 15.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.223      ;
; 15.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.223      ;
; 15.721 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.223      ;
; 15.836 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.108      ;
; 15.836 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.108      ;
; 15.836 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.108      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.839 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.087      ;
; 15.864 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.073      ;
; 15.864 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.073      ;
; 15.867 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.070      ;
; 15.867 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.070      ;
; 15.889 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.048      ;
; 15.889 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.048      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.042      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.039      ;
; 15.920 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.017      ;
; 15.920 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.017      ;
; 15.920 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.017      ;
; 15.920 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.017      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                   ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                           ; To Node                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 9994.130 ; Top:top0|I2CInitializer:init0|fin_r                                 ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.094     ; 5.775      ;
; 9996.681 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.246      ;
; 9996.681 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.246      ;
; 9996.782 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.145      ;
; 9996.782 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.145      ;
; 9996.893 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.034      ;
; 9996.894 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.033      ;
; 9996.895 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 3.025      ;
; 9996.896 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 3.024      ;
; 9996.898 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.029      ;
; 9996.909 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.018      ;
; 9996.910 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 3.017      ;
; 9996.999 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.928      ;
; 9997.018 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.909      ;
; 9997.025 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.902      ;
; 9997.035 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.892      ;
; 9997.036 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.891      ;
; 9997.083 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.844      ;
; 9997.098 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.829      ;
; 9997.100 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.820      ;
; 9997.114 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.813      ;
; 9997.127 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.800      ;
; 9997.131 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.796      ;
; 9997.144 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.783      ;
; 9997.153 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.774      ;
; 9997.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.745      ;
; 9997.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.745      ;
; 9997.185 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.742      ;
; 9997.186 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.741      ;
; 9997.198 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.729      ;
; 9997.198 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.729      ;
; 9997.200 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.720      ;
; 9997.205 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.722      ;
; 9997.207 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.713      ;
; 9997.208 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.719      ;
; 9997.214 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.713      ;
; 9997.221 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.706      ;
; 9997.240 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.687      ;
; 9997.278 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.649      ;
; 9997.284 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.076     ; 2.639      ;
; 9997.319 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.608      ;
; 9997.338 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.590      ;
; 9997.338 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.590      ;
; 9997.338 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.590      ;
; 9997.338 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.590      ;
; 9997.340 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.587      ;
; 9997.347 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.580      ;
; 9997.351 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.577      ;
; 9997.361 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.566      ;
; 9997.390 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.537      ;
; 9997.392 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.535      ;
; 9997.393 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.534      ;
; 9997.413 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.514      ;
; 9997.413 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.514      ;
; 9997.420 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.507      ;
; 9997.425 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.076     ; 2.498      ;
; 9997.429 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.498      ;
; 9997.432 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.495      ;
; 9997.476 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.451      ;
; 9997.490 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.437      ;
; 9997.492 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.435      ;
; 9997.492 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.435      ;
; 9997.497 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.430      ;
; 9997.499 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.428      ;
; 9997.499 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.429      ;
; 9997.516 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.404      ;
; 9997.517 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.076     ; 2.406      ;
; 9997.534 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.394      ;
; 9997.536 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.391      ;
; 9997.557 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.370      ;
; 9997.596 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.331      ;
; 9997.596 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.331      ;
; 9997.614 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.314      ;
; 9997.614 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.314      ;
; 9997.614 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.314      ;
; 9997.614 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.314      ;
; 9997.621 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.306      ;
; 9997.621 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.306      ;
; 9997.630 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.298      ;
; 9997.647 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.281      ;
; 9997.670 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.257      ;
; 9997.670 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.257      ;
; 9997.677 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.251      ;
; 9997.678 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.250      ;
; 9997.682 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.078     ; 2.239      ;
; 9997.682 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.078     ; 2.239      ;
; 9997.682 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.078     ; 2.239      ;
; 9997.682 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.078     ; 2.239      ;
; 9997.686 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.241      ;
; 9997.687 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.240      ;
; 9997.699 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.228      ;
; 9997.708 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.219      ;
; 9997.749 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.178      ;
; 9997.760 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.167      ;
; 9997.762 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.165      ;
; 9997.770 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.157      ;
; 9997.778 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.150      ;
; 9997.795 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.079     ; 2.125      ;
; 9997.802 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.071     ; 2.126      ;
; 9997.813 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.072     ; 2.114      ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AUD_BCLK'                                                                                                                                                         ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.176 ; Top:top0|AudDSP:dsp0|dac_data_r[4]            ; Top:top0|AudPlayer:player0|data_r[4]          ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 3.750      ; 0.825      ;
; 0.387  ; Top:top0|state_r.S_PLAY_PAUSE                 ; Top:top0|state_r.S_PLAY_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|state_r.S_PLAY                       ; Top:top0|state_r.S_PLAY                       ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|state_r.S_RECD_PAUSE                 ; Top:top0|state_r.S_RECD_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|Volume:volume|state_r.S_PROC1        ; Top:top0|Volume:volume|state_r.S_PROC1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|state_r.S_RECD                       ; Top:top0|state_r.S_RECD                       ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|det_16_r[2]    ; Top:top0|AudRecorder:recorder0|det_16_r[2]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[3]      ; Top:top0|AudRecorder:recorder0|data_r[3]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[0]      ; Top:top0|AudRecorder:recorder0|data_r[0]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[1]      ; Top:top0|AudRecorder:recorder0|data_r[1]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[6]      ; Top:top0|AudRecorder:recorder0|data_r[6]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[7]      ; Top:top0|AudRecorder:recorder0|data_r[7]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[9]      ; Top:top0|AudRecorder:recorder0|data_r[9]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[10]     ; Top:top0|AudRecorder:recorder0|data_r[10]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[4]      ; Top:top0|AudRecorder:recorder0|data_r[4]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[5]      ; Top:top0|AudRecorder:recorder0|data_r[5]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[14]     ; Top:top0|AudRecorder:recorder0|data_r[14]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[13]     ; Top:top0|AudRecorder:recorder0|data_r[13]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[15]     ; Top:top0|AudRecorder:recorder0|data_r[15]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudRecorder:recorder0|data_r[12]     ; Top:top0|AudRecorder:recorder0|data_r[12]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|Volume:volume|state_r.S_WAIT1        ; Top:top0|Volume:volume|state_r.S_WAIT1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|Volume:volume|volume_r               ; Top:top0|Volume:volume|volume_r               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|Volume:volume|state_r.S_WAIT0        ; Top:top0|Volume:volume|state_r.S_WAIT0        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudPlayer:player0|det_16_r[1]        ; Top:top0|AudPlayer:player0|det_16_r[1]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudPlayer:player0|det_16_r[2]        ; Top:top0|AudPlayer:player0|det_16_r[2]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Top:top0|AudPlayer:player0|det_16_r[3]        ; Top:top0|AudPlayer:player0|det_16_r[3]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; Top:top0|AudPlayer:player0|det_16_r[0]        ; Top:top0|AudPlayer:player0|det_16_r[0]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.608      ;
; 0.427  ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; Top:top0|AudRecorder:recorder0|state_r.S_LRC0 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.641      ;
; 0.445  ; Top:top0|AudRecorder:recorder0|data_r[13]     ; Top:top0|AudRecorder:recorder0|data_r[14]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.660      ;
; 0.479  ; Top:top0|state_r.S_PLAY                       ; Top:top0|state_r.S_PLAY_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.042      ; 0.692      ;
; 0.550  ; Top:top0|Volume:volume|state_r.S_PROC1        ; Top:top0|Volume:volume|state_r.S_PROC1_2      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.764      ;
; 0.556  ; Top:top0|Volume:volume|state_r.S_PROC0        ; Top:top0|Volume:volume|state_r.S_PROC0_2      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.770      ;
; 0.558  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|state_r.S_DATA ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.772      ;
; 0.562  ; Top:top0|Volume:volume|state_r.S_WAIT0        ; Top:top0|Volume:volume|state_r.S_PROC0        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.776      ;
; 0.568  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[0]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.085      ; 0.824      ;
; 0.574  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[2]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.085      ; 0.830      ;
; 0.576  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[3]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.085      ; 0.832      ;
; 0.607  ; Top:top0|state_r.S_RECD                       ; Top:top0|state_r.S_RECD_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.823      ;
; 0.612  ; Top:top0|Volume:volume|state_r.S_WAIT1        ; Top:top0|Volume:volume|state_r.S_PROC1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.826      ;
; 0.617  ; Top:top0|Volume:volume|cnt_r[6]               ; Top:top0|Volume:volume|cnt_r[6]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.827      ;
; 0.617  ; Top:top0|Volume:volume|cnt_r[8]               ; Top:top0|Volume:volume|cnt_r[8]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.827      ;
; 0.617  ; Top:top0|Volume:volume|count_r[6]             ; Top:top0|Volume:volume|count_r[6]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.827      ;
; 0.617  ; Top:top0|Volume:volume|count_r[8]             ; Top:top0|Volume:volume|count_r[8]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.827      ;
; 0.619  ; Top:top0|Volume:volume|cnt_r[4]               ; Top:top0|Volume:volume|cnt_r[4]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.829      ;
; 0.619  ; Top:top0|Volume:volume|cnt_r[7]               ; Top:top0|Volume:volume|cnt_r[7]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.829      ;
; 0.619  ; Top:top0|Volume:volume|count_r[4]             ; Top:top0|Volume:volume|count_r[4]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.829      ;
; 0.619  ; Top:top0|Volume:volume|count_r[7]             ; Top:top0|Volume:volume|count_r[7]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.829      ;
; 0.620  ; Top:top0|Volume:volume|cnt_r[5]               ; Top:top0|Volume:volume|cnt_r[5]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|cnt_r[41]              ; Top:top0|Volume:volume|cnt_r[41]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|cnt_r[44]              ; Top:top0|Volume:volume|cnt_r[44]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|cnt_r[46]              ; Top:top0|Volume:volume|cnt_r[46]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|cnt_r[47]              ; Top:top0|Volume:volume|cnt_r[47]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|count_r[5]             ; Top:top0|Volume:volume|count_r[5]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|count_r[41]            ; Top:top0|Volume:volume|count_r[41]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|count_r[44]            ; Top:top0|Volume:volume|count_r[44]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620  ; Top:top0|Volume:volume|count_r[46]            ; Top:top0|Volume:volume|count_r[46]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.621  ; Top:top0|Volume:volume|cnt_r[3]               ; Top:top0|Volume:volume|cnt_r[3]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.831      ;
; 0.621  ; Top:top0|Volume:volume|cnt_r[43]              ; Top:top0|Volume:volume|cnt_r[43]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.831      ;
; 0.621  ; Top:top0|Volume:volume|count_r[3]             ; Top:top0|Volume:volume|count_r[3]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.831      ;
; 0.621  ; Top:top0|Volume:volume|count_r[43]            ; Top:top0|Volume:volume|count_r[43]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.831      ;
; 0.621  ; Top:top0|Volume:volume|count_r[47]            ; Top:top0|Volume:volume|count_r[47]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.831      ;
; 0.622  ; Top:top0|Volume:volume|cnt_r[42]              ; Top:top0|Volume:volume|cnt_r[42]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.832      ;
; 0.622  ; Top:top0|Volume:volume|cnt_r[45]              ; Top:top0|Volume:volume|cnt_r[45]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.832      ;
; 0.622  ; Top:top0|Volume:volume|count_r[45]            ; Top:top0|Volume:volume|count_r[45]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.832      ;
; 0.623  ; Top:top0|Volume:volume|cnt_r[2]               ; Top:top0|Volume:volume|cnt_r[2]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.833      ;
; 0.623  ; Top:top0|Volume:volume|count_r[2]             ; Top:top0|Volume:volume|count_r[2]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.833      ;
; 0.623  ; Top:top0|Volume:volume|count_r[42]            ; Top:top0|Volume:volume|count_r[42]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.833      ;
; 0.625  ; Top:top0|Volume:volume|cnt_r[49]              ; Top:top0|Volume:volume|cnt_r[49]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.835      ;
; 0.625  ; Top:top0|Volume:volume|count_r[49]            ; Top:top0|Volume:volume|count_r[49]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.835      ;
; 0.626  ; Top:top0|Volume:volume|cnt_r[48]              ; Top:top0|Volume:volume|cnt_r[48]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.836      ;
; 0.626  ; Top:top0|Volume:volume|count_r[48]            ; Top:top0|Volume:volume|count_r[48]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.836      ;
; 0.630  ; Top:top0|AudRecorder:recorder0|data_r[8]      ; Top:top0|AudRecorder:recorder0|data_r[9]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.844      ;
; 0.630  ; Top:top0|Volume:volume|state_r.S_PROC0_2      ; Top:top0|Volume:volume|state_r.S_WAIT1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.844      ;
; 0.631  ; Top:top0|Volume:volume|cnt_r[15]              ; Top:top0|Volume:volume|cnt_r[15]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; Top:top0|Volume:volume|cnt_r[24]              ; Top:top0|Volume:volume|cnt_r[24]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; Top:top0|Volume:volume|count_r[15]            ; Top:top0|Volume:volume|count_r[15]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; Top:top0|Volume:volume|count_r[24]            ; Top:top0|Volume:volume|count_r[24]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.632  ; Top:top0|AudRecorder:recorder0|data_r[3]      ; Top:top0|AudRecorder:recorder0|data_r[4]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.847      ;
; 0.632  ; Top:top0|Volume:volume|cnt_r[12]              ; Top:top0|Volume:volume|cnt_r[12]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|cnt_r[14]              ; Top:top0|Volume:volume|cnt_r[14]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|cnt_r[20]              ; Top:top0|Volume:volume|cnt_r[20]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|cnt_r[22]              ; Top:top0|Volume:volume|cnt_r[22]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|cnt_r[28]              ; Top:top0|Volume:volume|cnt_r[28]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|cnt_r[31]              ; Top:top0|Volume:volume|cnt_r[31]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|cnt_r[40]              ; Top:top0|Volume:volume|cnt_r[40]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|count_r[12]            ; Top:top0|Volume:volume|count_r[12]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|count_r[14]            ; Top:top0|Volume:volume|count_r[14]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|count_r[20]            ; Top:top0|Volume:volume|count_r[20]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|count_r[22]            ; Top:top0|Volume:volume|count_r[22]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|count_r[28]            ; Top:top0|Volume:volume|count_r[28]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|count_r[31]            ; Top:top0|Volume:volume|count_r[31]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|Volume:volume|count_r[40]            ; Top:top0|Volume:volume|count_r[40]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|AudRecorder:recorder0|address_r[5]   ; Top:top0|AudRecorder:recorder0|address_r[5]   ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; Top:top0|AudRecorder:recorder0|address_r[7]   ; Top:top0|AudRecorder:recorder0|address_r[7]   ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.633  ; Top:top0|AudRecorder:recorder0|data_r[0]      ; Top:top0|AudRecorder:recorder0|data_r[1]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.848      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.263 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.878      ;
; 0.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.351 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.939      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.976      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.984      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; Sdram_Control:u7|SA[3]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; Sdram_Control:u7|SA[11]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.052      ;
; 0.400 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.644      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.405 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.648      ;
; 0.407 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.651      ;
; 0.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.652      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.342 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                         ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.597      ;
; 0.351 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 0.986      ;
; 0.351 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 0.988      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.362 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 0.997      ;
; 0.362 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 0.999      ;
; 0.364 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 0.999      ;
; 0.364 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.001      ;
; 0.367 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.002      ;
; 0.367 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.004      ;
; 0.375 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a9~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.411      ; 0.987      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.017      ;
; 0.382 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.019      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.640      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.640      ;
; 0.389 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.024      ;
; 0.389 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.026      ;
; 0.391 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.026      ;
; 0.391 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.028      ;
; 0.392 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[4]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[4]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.647      ;
; 0.392 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[6]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[6]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.647      ;
; 0.397 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.032      ;
; 0.397 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.034      ;
; 0.399 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a9~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.413      ; 1.013      ;
; 0.407 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.042      ;
; 0.407 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.044      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.657      ;
; 0.417 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.405      ; 1.023      ;
; 0.433 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 0.953      ;
; 0.442 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.407      ; 1.050      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 0.976      ;
; 0.492 ; RGB2YCbCr:dsp0|tCr_r[5]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[3]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.749      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.735      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.735      ;
; 0.493 ; RGB2YCbCr:dsp0|tCr_r[3]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[1]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.750      ;
; 0.493 ; RGB2YCbCr:dsp0|tCr_r[6]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[4]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.750      ;
; 0.493 ; RGB2YCbCr:dsp0|tCb_r[8]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[6]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.750      ;
; 0.493 ; RGB2YCbCr:dsp0|tCb_r[9]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[7]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.750      ;
; 0.494 ; RGB2YCbCr:dsp0|tCr_r[4]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[2]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.751      ;
; 0.494 ; RGB2YCbCr:dsp0|tCb_r[4]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[2]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.750      ;
; 0.495 ; RGB2YCbCr:dsp0|tCr_r[7]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[5]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.752      ;
; 0.495 ; RGB2YCbCr:dsp0|tCr_r[9]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[7]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.752      ;
; 0.495 ; RGB2YCbCr:dsp0|tCr_r[8]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[6]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.752      ;
; 0.497 ; RGB2YCbCr:dsp0|tCb_r[5]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[3]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.753      ;
; 0.500 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                         ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.755      ;
; 0.501 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 1.021      ;
; 0.502 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[7]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|odata[9]                                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.758      ;
; 0.520 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.762      ;
; 0.528 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.770      ;
; 0.530 ; RGB2YCbCr:dsp0|tCr_r[2]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[0]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.787      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.790      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.791      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.792      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.792      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.791      ;
; 0.536 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.792      ;
; 0.537 ; VGA_Controller:u1|Purify:purify0|Row0_prev1[3]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row0_prev2[3]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.793      ;
; 0.538 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 1.058      ;
; 0.538 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.794      ;
; 0.538 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.780      ;
; 0.541 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[5]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[5]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.796      ;
; 0.541 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.796      ;
; 0.542 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[5]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|odata[7]                                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.797      ;
; 0.542 ; VGA_Controller:u1|Purify:purify0|Row0_prev1[1]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row0_prev2[1]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.798      ;
; 0.544 ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3|mac_out10~DATAOUT15                              ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[17]                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.359      ; 1.074      ;
; 0.544 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.799      ;
; 0.544 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[7]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[7]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.800      ;
; 0.546 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.183      ;
; 0.548 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8] ; VGA_Controller:u1|Purify:purify0|Row0_prev1[0]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.141      ; 0.860      ;
; 0.548 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.183      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.791      ;
; 0.553 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[0]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[0]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.811      ;
; 0.553 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[1]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[1]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.811      ;
; 0.553 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[7]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[7]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.811      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.356 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.399 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.639      ;
; 0.402 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.643      ;
; 0.551 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.791      ;
; 0.583 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.824      ;
; 0.585 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.827      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.827      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.828      ;
; 0.588 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.831      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.845      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.849      ;
; 0.615 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.855      ;
; 0.617 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.861      ;
; 0.870 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.111      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.113      ;
; 0.873 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.873 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.114      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.116      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.117      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 1.113      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.353 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Top:top0|AudDSP:dsp0|origin_data_r[6] ; Top:top0|AudDSP:dsp0|origin_data_r[6] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb1|counter_r[2]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.396 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.404 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.411 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.654      ;
; 0.602 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.850      ;
; 0.610 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.625 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.637 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.881      ;
; 0.637 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.880      ;
; 0.638 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.646 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.647 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.890      ;
; 0.654 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.897      ;
; 0.655 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.898      ;
; 0.661 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.905      ;
; 0.812 ; Debounce:deb1|counter_r[2]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.055      ;
; 0.857 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.100      ;
; 0.886 ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.129      ;
; 0.917 ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.160      ;
; 0.921 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.164      ;
; 0.933 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.177      ;
; 0.936 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.179      ;
; 0.937 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.180      ;
; 0.939 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.182      ;
; 0.940 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.183      ;
; 0.949 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.192      ;
; 0.970 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.214      ;
; 1.030 ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.273      ;
; 1.034 ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.277      ;
; 1.040 ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.283      ;
; 1.055 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.298      ;
; 1.081 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.324      ;
; 1.111 ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.354      ;
; 1.127 ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.370      ;
; 1.129 ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.372      ;
; 1.135 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.368      ;
; 1.135 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.368      ;
; 1.136 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.369      ;
; 1.136 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.369      ;
; 1.136 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.369      ;
; 1.137 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.380      ;
; 1.150 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.394      ;
; 1.173 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[7]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.410      ;
; 1.174 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[2]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.411      ;
; 1.179 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[6]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.416      ;
; 1.182 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[3]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.419      ;
; 1.182 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[8]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.419      ;
; 1.184 ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.427      ;
; 1.192 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.433      ;
; 1.192 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.435      ;
; 1.214 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[10]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.448      ;
; 1.215 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[11]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.449      ;
; 1.217 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[15]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.451      ;
; 1.220 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[14]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.454      ;
; 1.223 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[17]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.457      ;
; 1.230 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[9]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.464      ;
; 1.230 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.472      ;
; 1.254 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.496      ;
; 1.265 ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.508      ;
; 1.277 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.520      ;
; 1.285 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.528      ;
; 1.290 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.531      ;
; 1.291 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.536      ;
; 1.313 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 1.549      ;
; 1.314 ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.557      ;
; 1.334 ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.577      ;
; 1.348 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.587      ;
; 1.363 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.606      ;
; 1.383 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 1.619      ;
; 1.396 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.635      ;
; 1.400 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 1.636      ;
; 1.412 ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.655      ;
; 1.415 ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.658      ;
; 1.424 ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.667      ;
; 1.426 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 1.662      ;
; 1.463 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.708      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.354 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.425 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.668      ;
; 0.426 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.668      ;
; 0.428 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.670      ;
; 0.441 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.492 ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.574 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.817      ;
; 0.597 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.598 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.840      ;
; 0.611 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.615 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.858      ;
; 0.616 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.859      ;
; 0.618 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.620 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.630 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.872      ;
; 0.634 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.876      ;
; 0.636 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.879      ;
; 0.637 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.880      ;
; 0.660 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.666 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.684 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.691 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.700 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.943      ;
; 0.742 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.772 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.014      ;
; 0.776 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.019      ;
; 0.800 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.043      ;
; 0.832 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.074      ;
; 0.835 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.077      ;
; 0.840 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.083      ;
; 0.843 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.086      ;
; 0.850 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.093      ;
; 0.859 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.108      ;
; 0.860 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.102      ;
; 0.862 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.111      ;
; 0.862 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.111      ;
; 0.862 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.105      ;
; 0.885 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.904 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.144      ;
; 0.913 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.155      ;
; 0.926 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.166      ;
; 0.926 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.166      ;
; 0.927 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.167      ;
; 0.930 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.170      ;
; 0.931 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.171      ;
; 0.932 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.172      ;
; 0.933 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.173      ;
; 0.933 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.175      ;
; 0.938 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.181      ;
; 0.940 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.183      ;
; 0.941 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.184      ;
; 0.942 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.182      ;
; 0.961 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.204      ;
; 0.964 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.206      ;
; 0.967 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.210      ;
; 0.969 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.212      ;
; 0.978 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.220      ;
; 0.980 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.223      ;
; 0.987 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.993 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.235      ;
; 1.006 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.242      ;
; 1.009 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.252      ;
; 1.012 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.255      ;
; 1.013 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.255      ;
; 1.022 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.264      ;
; 1.025 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.267      ;
; 1.027 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.269      ;
; 1.029 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.049 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.050 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
; 1.056 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.066 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.308      ;
; 1.068 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.082 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.325      ;
; 1.096 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.338      ;
; 1.104 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 1.347      ;
; 1.108 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.350      ;
; 1.115 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.357      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                            ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.764     ; 3.179      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.702 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.763     ; 3.180      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.761     ; 3.181      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.760     ; 3.182      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.760     ; 3.182      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.760     ; 3.182      ;
; -3.701 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.760     ; 3.182      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.545     ; 3.587      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.555     ; 3.576      ;
; 3.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 3.587      ;
; 3.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.550     ; 3.576      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.172      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.840     ; 3.154      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.840     ; 3.154      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.170      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.840     ; 3.154      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.840     ; 3.154      ;
; 3.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.838     ; 3.156      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.286 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 5.548      ;
; 14.834 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.114      ; 5.279      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.989      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 14.964 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.985      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.044 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.905      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.159 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 4.790      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.513      ;
; 15.441 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.503      ;
; 15.441 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.503      ;
; 15.441 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 4.503      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.228 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.414      ; 1.813      ;
; 1.290 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.414      ; 1.875      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.058      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 1.860 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.120      ;
; 2.371 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.415      ; 2.957      ;
; 2.556 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.415      ; 3.142      ;
; 2.622 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.415      ; 3.208      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.013      ; 2.879      ;
; 2.696 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.881      ;
; 2.696 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.012      ; 2.879      ;
; 2.696 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.881      ;
; 2.696 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.014      ; 2.881      ;
; 2.696 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.012      ; 2.879      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.709 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.880      ;
; 2.710 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.881      ;
; 2.710 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.881      ;
; 2.710 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.881      ;
; 2.710 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.000      ; 2.881      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.713 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 2.889      ;
; 2.735 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.415      ; 3.321      ;
; 2.824 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.415      ; 3.410      ;
; 2.910 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.415      ; 3.496      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.941 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.090      ; 3.202      ;
; 2.965 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.415      ; 3.551      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.933 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.010     ; 2.091      ;
; 1.937 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.004     ; 2.101      ;
; 1.937 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.004     ; 2.101      ;
; 1.937 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.004     ; 2.101      ;
; 1.937 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.004     ; 2.101      ;
; 1.937 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.004     ; 2.101      ;
; 1.937 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.004     ; 2.101      ;
; 1.937 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.004     ; 2.101      ;
; 2.200 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[1]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.398      ;
; 2.200 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[2]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.398      ;
; 2.200 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[3]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.398      ;
; 2.200 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[4]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.398      ;
; 2.200 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[5]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.398      ;
; 2.200 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[6]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.398      ;
; 2.200 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[7]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.398      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[0]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[9]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[10]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[11]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[12]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[13]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[14]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 2.469 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[15]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 2.667      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.585 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.948      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.896     ; 2.962      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.896     ; 2.962      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.896     ; 2.962      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.896     ; 2.962      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.896     ; 2.962      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.896     ; 2.962      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.896     ; 2.962      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.587 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.902     ; 2.956      ;
; 4.589 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                            ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.937      ;
; 4.589 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.937      ;
; 4.589 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.937      ;
; 4.589 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.937      ;
; 4.589 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.937      ;
; 4.589 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.937      ;
; 4.589 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 2.937      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.623 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.940     ; 2.954      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.311     ; 2.943      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.293     ; 2.961      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.293     ; 2.961      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.293     ; 2.961      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.293     ; 2.961      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.311     ; 2.943      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.293     ; 2.961      ;
; 4.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.955      ;
; 4.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.301     ; 2.954      ;
; 4.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.301     ; 2.954      ;
; 4.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.301     ; 2.954      ;
; 4.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                            ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.307     ; 2.948      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 2.945      ;
; 4.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 2.945      ;
; 4.557 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 2.945      ;
; 4.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.960      ;
; 4.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.868     ; 2.978      ;
; 4.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.868     ; 2.978      ;
; 4.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.868     ; 2.978      ;
; 4.576 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.961      ;
; 4.608 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.938     ; 2.941      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.978      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.978      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.978      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.971      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.978      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.978      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.978      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.978      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.977      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.979      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.979      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.966      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.967      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.961      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.960      ;
; 4.971 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.962      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.970      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.971      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.971      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
; 4.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.977      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[8]                                                                                                                                                          ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Write                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RAS_N                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                           ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[11]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[1]                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[5]                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[7]                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.696 ; 9.882        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.696 ; 9.882        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.696 ; 9.882        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.696 ; 9.882        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT8                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT9                       ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10                                               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT1                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT10                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT11                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT12                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT13                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT14                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT15                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT16                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT17                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT18                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT19                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT2                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT20                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT21                                     ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT3                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT4                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT5                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT6                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT7                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT8                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT9                                      ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10                         ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT1                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT10               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT11               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT12               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT13               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT14               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT15               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT2                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT3                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT4                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT5                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT6                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT7                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT8                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT9                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10                         ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT1                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT10               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT11               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT12               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT13               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT14               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT15               ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT2                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT3                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT4                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT5                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT6                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT7                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT8                ;
; 12.029 ; 12.359       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_out10~DATAOUT9                ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT8                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT9                       ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10                                               ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT1                                      ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT10                                     ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT11                                     ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT12                                     ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT13                                     ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT14                                     ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT15                                     ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT16                                     ;
; 12.030 ; 12.360       ; 0.330          ; Low Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT17                                     ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[0]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[1]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[2]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[3]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[4]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[5]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[6]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[7]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[8]  ;
; 41.173 ; 41.359       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[9]  ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[10] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[11] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[12] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[13] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[14] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[15] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[16] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[17] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[18] ;
; 41.179 ; 41.365       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[19] ;
; 41.181 ; 41.367       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_I2CED                     ;
; 41.181 ; 41.367       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_IDLE                      ;
; 41.181 ; 41.367       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_PLAY                      ;
; 41.181 ; 41.367       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_PLAY_PAUSE                ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[10]        ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[11]        ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[13]        ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[14]        ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[15]        ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[1]         ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[2]         ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[3]         ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[5]         ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[6]         ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[7]         ;
; 41.187 ; 41.373       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[9]         ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[0]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[11]                      ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[12]                      ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[13]                      ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[14]                      ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[19]                      ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[2]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[3]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[4]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[5]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[6]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[8]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[9]                       ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_RECD                      ;
; 41.189 ; 41.375       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_RECD_PAUSE                ;
; 41.197 ; 41.383       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[10]                      ;
; 41.197 ; 41.383       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[1]                       ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[0]         ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[12]        ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[4]         ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[8]         ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[15]                      ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[16]                      ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[17]                      ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[18]                      ;
; 41.198 ; 41.384       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[7]                       ;
; 41.201 ; 41.387       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_IDLE    ;
; 41.201 ; 41.387       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_LRC1    ;
; 41.201 ; 41.387       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_PROC    ;
; 41.209 ; 41.395       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[0]       ;
; 41.209 ; 41.395       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[1]       ;
; 41.209 ; 41.395       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[2]       ;
; 41.209 ; 41.395       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[3]       ;
; 41.210 ; 41.396       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_LRC0    ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[25]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[26]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[27]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[28]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[29]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[30]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[31]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[32]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[33]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[34]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[35]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[36]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[37]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[38]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[39]           ;
; 41.239 ; 41.425       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[40]           ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[41]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[42]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[43]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[44]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[45]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[46]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[47]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[48]             ;
; 41.240 ; 41.426       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[49]             ;
; 41.249 ; 41.435       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|vol_r                 ;
; 41.249 ; 41.435       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|volume_r              ;
; 41.257 ; 41.475       ; 0.218          ; High Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[0]              ;
; 41.257 ; 41.475       ; 0.218          ; High Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[1]              ;
; 41.257 ; 41.475       ; 0.218          ; High Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[2]              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; 41.364 ; 41.582       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[13] ;
; 41.364 ; 41.582       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[5]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[0]             ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[1]             ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[2]             ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|o_debounced_r            ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[0]        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[1]        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[2]        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[0]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[10] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[11] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[12] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[14] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[15] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[1]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[2]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[3]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[4]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[6]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[7]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[8]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[9]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[10]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[11]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[12]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[13]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[14]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[15]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[16]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[17]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[18]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[19]   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[9]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|neg_r                    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[0]             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[1]             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[2]             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|neg_r                    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|o_debounced_r            ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[0]             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[1]             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[2]             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|neg_r                    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|o_debounced_r            ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[0]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[1]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[2]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[3]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[4]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[5]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[6]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[7]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[8]    ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_IDLE    ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|play_finish_r     ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_FAST    ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_LRC0    ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_LRC1    ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_REV     ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_SLOW    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|audplayer_en_r    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[0]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[10]    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[11]    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[12]    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[13]    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[14]    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[15]    ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[1]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[2]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[3]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[4]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[5]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[6]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[7]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[8]     ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[9]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|audplayer_en_r    ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[0]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[10]    ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[11]    ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[12]    ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[13]    ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[14]    ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[15]    ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[1]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[2]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[3]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[4]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[5]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[6]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[7]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[8]     ;
; 41.548 ; 41.734       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[9]     ;
; 41.549 ; 41.735       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[0]             ;
; 41.549 ; 41.735       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[1]             ;
; 41.549 ; 41.735       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[2]             ;
; 41.549 ; 41.735       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|o_debounced_r            ;
; 41.549 ; 41.735       ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[0]             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                      ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                              ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|fin_r                                 ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|start_r                               ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ;
; 4999.712 ; 4999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_START                       ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ;
; 4999.880 ; 5000.066     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|start_r                               ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_START                       ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|fin_r                                 ;
; 4999.967 ; 4999.967     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|fin_r|clk                                                ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|oen_r|clk                                            ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_REG_DATA_LOWER|clk                    ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_REG_DATA_UPPER|clk                    ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_RW|clk                                ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_ACK|clk                                    ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_ADDR|clk                                   ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_IDLE|clk                                   ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_REG_DATA_LOWER|clk                         ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_REG_DATA_UPPER|clk                         ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_RW|clk                                     ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_START|clk                                  ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_STOP|clk                                   ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[0]|clk                                         ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[1]|clk                                         ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[2]|clk                                         ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[0]|clk                                     ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[1]|clk                                     ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[2]|clk                                     ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[3]|clk                                     ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|fin_r|clk                                            ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[0]|clk                                        ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[10]|clk                                       ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[11]|clk                                       ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[12]|clk                                       ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[1]|clk                                        ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[2]|clk                                        ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[3]|clk                                        ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[4]|clk                                        ;
; 4999.970 ; 4999.970     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[9]|clk                                        ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; 2.136  ; 2.469  ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; 2.350  ; 2.619  ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; 5.171  ; 5.398  ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; 4.019  ; 4.452  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.019  ; 4.452  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 2.909  ; 3.160  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 2.909  ; 3.160  ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; 6.695  ; 7.145  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; 6.152  ; 6.573  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; 6.080  ; 6.476  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; 6.152  ; 6.573  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; 5.925  ; 6.342  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 76.204 ; 76.400 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 76.170 ; 76.385 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 75.941 ; 76.335 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 76.204 ; 76.400 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 75.976 ; 76.374 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 75.936 ; 76.129 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 75.931 ; 76.281 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 75.683 ; 75.898 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 75.532 ; 75.904 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 75.792 ; 75.873 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 75.220 ; 75.541 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 75.469 ; 75.562 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 75.568 ; 75.875 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 75.706 ; 75.785 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 75.869 ; 76.223 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 75.575 ; 75.766 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 75.047 ; 75.406 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; 69.214 ; 69.543 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; 69.214 ; 69.543 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; 68.329 ; 68.723 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; 68.465 ; 68.881 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; 9.677  ; 10.221 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; 9.367  ; 9.934  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; 8.317  ; 8.514  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.925  ; 5.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.897  ; 4.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.286  ; 3.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.264  ; 4.572  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.844  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.201  ; 4.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.274  ; 3.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.305  ; 3.641  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.276  ; 3.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.223  ; 4.543  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.564  ; 4.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.318  ; 3.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.423  ; 4.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.276  ; 3.614  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.280  ; 4.571  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.199  ; 4.471  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.070  ; 4.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.544  ; 4.870  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.252  ; 3.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.284  ; 3.619  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.252  ; 3.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.925  ; 5.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.472  ; 4.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.665  ; 4.999  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.829  ; 4.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.798  ; 4.092  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.714  ; 3.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.244  ; 4.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.245  ; 3.580  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.227  ; 3.567  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.329  ; 4.656  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.181  ; 6.564  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.181  ; 6.564  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 12.375 ; 13.002 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; 11.501 ; 12.331 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; 12.375 ; 13.002 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; 11.373 ; 12.197 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; 11.829 ; 12.406 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; 11.283 ; 12.094 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; 11.257 ; 11.859 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; 11.088 ; 11.879 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; 11.051 ; 11.649 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; 9.118  ; 9.569  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; 9.259  ; 9.613  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; 8.931  ; 9.340  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; 6.292  ; 6.724  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; -1.707 ; -2.016 ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; -1.323 ; -1.600 ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; -3.705 ; -4.201 ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; -2.035 ; -2.388 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.035 ; -2.388 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.106 ; -1.443 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.106 ; -1.443 ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; -4.657 ; -5.037 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; -4.444 ; -4.821 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; -4.729 ; -5.121 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; -4.612 ; -5.002 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; -4.444 ; -4.821 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; -5.421 ; -5.772 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.338 ; -6.663 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.505 ; -6.733 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.466 ; -6.759 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -7.039 ; -7.242 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.401 ; -6.687 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -7.159 ; -7.290 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -5.421 ; -5.772 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -7.034 ; -7.240 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.391 ; -6.607 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.916 ; -7.018 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -5.686 ; -5.920 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -5.687 ; -5.979 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.390 ; -6.621 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.891 ; -7.159 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -6.480 ; -6.817 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.447 ; -6.756 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; -4.702 ; -5.064 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; -6.621 ; -6.969 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; -6.035 ; -6.382 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; -5.723 ; -6.056 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; -4.971 ; -5.324 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; -4.853 ; -5.202 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; -4.702 ; -5.064 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.525 ; -2.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -3.174 ; -3.443 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -2.584 ; -2.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.526 ; -3.815 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.121 ; -3.397 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.464 ; -3.760 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.572 ; -2.891 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.603 ; -2.919 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.573 ; -2.890 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.452 ; -3.753 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.813 ; -4.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.615 ; -2.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.691 ; -4.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.574 ; -2.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.541 ; -3.814 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.462 ; -3.717 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -3.334 ; -3.606 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -3.793 ; -4.099 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.550 ; -2.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.582 ; -2.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.551 ; -2.870 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.158 ; -4.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.722 ; -4.001 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.922 ; -4.244 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.103 ; -3.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.072 ; -3.349 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.994 ; -3.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.505 ; -3.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.541 ; -2.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.525 ; -2.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.587 ; -3.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -4.745 ; -5.154 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.745 ; -5.154 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -4.954 ; -5.401 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; -7.377 ; -8.046 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; -8.095 ; -8.791 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; -7.255 ; -7.917 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; -7.572 ; -8.227 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; -7.170 ; -7.819 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; -7.024 ; -7.696 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; -6.984 ; -7.614 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; -6.983 ; -7.599 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; -6.875 ; -7.345 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; -6.453 ; -6.863 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; -6.331 ; -6.715 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; -4.954 ; -5.401 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 15.948 ; 15.596 ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 7.133  ; 6.965  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 7.133  ; 6.965  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 13.826 ; 13.317 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 10.892 ; 10.996 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 13.826 ; 13.317 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 11.391 ; 11.261 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 11.549 ; 11.655 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 12.532 ; 12.235 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 13.002 ; 13.252 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 11.325 ; 11.703 ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 10.367 ; 10.032 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 9.319  ; 9.101  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 10.367 ; 10.032 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 10.019 ; 9.698  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 9.780  ; 9.496  ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 15.038 ; 14.455 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 11.783 ; 11.587 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 10.934 ; 10.752 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 11.710 ; 11.486 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 12.723 ; 12.307 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 13.188 ; 12.870 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 13.232 ; 12.911 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 13.071 ; 12.667 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 11.671 ; 11.370 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 10.249 ; 10.121 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 12.446 ; 11.973 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 12.707 ; 12.337 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 10.036 ; 9.860  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 15.038 ; 14.455 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 10.603 ; 10.307 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 12.047 ; 11.535 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 12.409 ; 11.779 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 9.917  ; 9.735  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 10.547 ; 10.365 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 12.606 ; 12.305 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 13.162 ; 12.396 ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 10.725 ; 10.405 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 7.411  ; 7.315  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 7.208  ; 7.140  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 7.954  ; 7.905  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 7.808  ; 7.654  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 7.814  ; 7.644  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 8.504  ; 8.259  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 8.469  ; 8.322  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 10.725 ; 10.405 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 8.407  ; 8.210  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 7.875  ; 7.721  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 6.943  ; 6.790  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 8.978  ; 8.688  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 9.714  ; 9.479  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 9.443  ; 9.153  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 7.328  ; 7.097  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 9.519  ; 9.242  ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 11.472 ; 11.709 ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 10.358 ; 10.150 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.156  ; 7.857  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 7.171  ; 6.985  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 10.516 ; 10.185 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 6.339  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 2.599  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.885  ; 9.491  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.268  ; 6.961  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.660  ; 6.451  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.883  ; 6.632  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.008  ; 7.574  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.331  ; 7.996  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.837  ; 9.491  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.564  ; 9.103  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.017  ; 7.652  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.149  ; 6.032  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.322  ; 7.815  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.226  ; 7.835  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.093  ; 5.912  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.885  ; 9.296  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.913  ; 6.550  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.105  ; 7.604  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.693  ; 8.033  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.008  ; 5.765  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.601  ; 6.427  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 8.532  ; 8.146  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.442  ; 8.641  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.456  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.917  ; 6.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.474  ; 4.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.237  ; 5.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.973  ; 4.799  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.658  ; 4.518  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.954  ; 5.690  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.661  ; 6.278  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.858  ; 6.491  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.917  ; 6.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 6.005  ; 5.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.202  ; 5.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.705  ; 4.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.457  ; 5.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.259  ; 5.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.259  ; 5.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.577  ; 4.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.585  ; 6.189  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.381  ; 6.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.108  ; 4.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.268  ; 9.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.363  ; 7.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.821  ; 6.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.363  ; 7.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.744  ; 7.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.389  ; 7.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.371  ; 7.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.318  ; 7.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.285  ; 7.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.754  ; 8.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.215  ; 7.905  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.761  ; 7.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.649  ; 8.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.261  ; 7.809  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.212  ; 8.032  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.624  ; 8.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.352  ; 6.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.725  ; 7.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.268  ; 8.989  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.692  ; 7.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.788  ; 8.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.276  ; 8.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 9.211  ; 9.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.398  ; 7.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.730  ; 7.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.039  ; 8.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.583  ; 8.061  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.231  ; 7.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.923  ; 8.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.587  ; 7.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.836  ; 8.319  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.974  ; 8.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.281  ; 7.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.178  ; 5.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.992  ; 4.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.178  ; 5.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.351  ; 5.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.093  ; 4.948  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.504  ; 5.288  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.313  ; 5.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 7.848  ; 7.701  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 7.848  ; 7.701  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 6.343  ; 6.508  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 6.668  ; 6.935  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 6.692  ; 6.611  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 10.299 ; 9.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 9.765  ; 9.590  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 9.426  ; 9.402  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 9.382  ; 9.144  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 8.270  ; 8.144  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 8.223  ; 8.058  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 10.299 ; 9.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 7.899  ; 7.789  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 9.588  ; 9.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 8.443  ; 8.309  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 8.179  ; 8.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 7.542  ; 7.391  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 9.588  ; 9.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.982  ; 5.764  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.861  ; 4.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.755  ; 4.575  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.982  ; 5.764  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.853  ; 4.680  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.406  ; 5.203  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.891  ; 4.775  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.339  ; 5.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.222  ; 5.011  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.133  ; 5.956  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.340  ; 7.155  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.307  ; 6.067  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.834  ; 5.673  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.452  ; 5.291  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.186  ; 5.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.340  ; 7.155  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.063  ; 5.851  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.782  ; 6.499  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.539  ; 6.339  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.946  ; 5.825  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.849  ; 5.677  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.977  ; 4.788  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.247  ; 5.035  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.139  ; 4.955  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.192  ; 5.072  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.849  ; 5.677  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.557  ; 4.418  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.599  ; 5.490  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.481  ; 5.328  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.930  ; 4.782  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 11.761 ; 11.543 ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 6.866  ; 6.700  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 6.866  ; 6.700  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 9.541  ; 9.714  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 9.541  ; 9.714  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 12.248 ; 11.761 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 10.102 ; 9.881  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 10.173 ; 10.349 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 10.979 ; 10.714 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 11.464 ; 11.693 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 10.487 ; 10.824 ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 8.964  ; 8.751  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 8.964  ; 8.751  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 9.972  ; 9.647  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 9.637  ; 9.325  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 9.408  ; 9.132  ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 8.538  ; 8.386  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 9.208  ; 8.982  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 8.706  ; 8.606  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 9.296  ; 9.154  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 10.824 ; 10.455 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 10.715 ; 10.483 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 11.814 ; 11.531 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 11.238 ; 10.894 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 10.236 ; 9.939  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 8.892  ; 8.764  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 10.738 ; 10.252 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 10.899 ; 10.607 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 8.538  ; 8.386  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 13.269 ; 12.678 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 8.697  ; 8.457  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 10.266 ; 9.839  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 11.389 ; 10.772 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 9.474  ; 9.210  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 8.996  ; 8.846  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 11.111 ; 10.756 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 12.290 ; 11.519 ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 6.686  ; 6.534  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 7.133  ; 7.038  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 6.938  ; 6.869  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 7.655  ; 7.605  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 7.515  ; 7.364  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 7.520  ; 7.353  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 8.182  ; 7.944  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 8.149  ; 8.004  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 10.315 ; 10.003 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 8.092  ; 7.898  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 7.581  ; 7.428  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 6.686  ; 6.534  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 8.640  ; 8.357  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 9.345  ; 9.115  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 9.084  ; 8.802  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 7.054  ; 6.828  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 9.157  ; 8.887  ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 10.924 ; 11.223 ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 9.964  ; 9.761  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.853  ; 7.561  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 6.381  ; 5.524  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 6.904  ; 6.549  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 5.691  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 2.102  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.363  ; 5.126  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.521  ; 6.208  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.975  ; 5.753  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.204  ; 5.959  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.282  ; 6.861  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.594  ; 7.267  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.016  ; 8.685  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.726  ; 8.266  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.280  ; 6.907  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.448  ; 5.318  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.636  ; 7.133  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.494  ; 7.114  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.431  ; 5.252  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.156  ; 8.573  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.184  ; 5.815  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.355  ; 6.875  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.990  ; 7.344  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.363  ; 5.126  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.914  ; 5.742  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 7.781  ; 7.408  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.716  ; 7.914  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.960  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.892  ; 3.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.892  ; 3.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.584  ; 5.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.367  ; 4.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.070  ; 3.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.313  ; 5.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.991  ; 5.619  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.177  ; 5.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.234  ; 6.032  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.363  ; 5.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.592  ; 4.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.111  ; 3.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.836  ; 4.641  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.991  ; 3.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.602  ; 5.292  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.991  ; 3.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.919  ; 5.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.723  ; 5.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.502  ; 4.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.680  ; 5.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.775  ; 5.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.769  ; 5.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.108  ; 6.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.273  ; 5.940  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.204  ; 6.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.058  ; 5.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.041  ; 6.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.667  ; 6.285  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.042  ; 6.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.602  ; 6.292  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.083  ; 5.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.037  ; 6.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.701  ; 6.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.560  ; 6.244  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.926  ; 6.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.680  ; 5.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.704  ; 5.432  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.206  ; 6.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.069  ; 5.809  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.740  ; 6.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.893  ; 6.630  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.898  ; 7.666  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.810  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.165  ; 5.969  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.260  ; 6.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.180  ; 6.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.905  ; 6.454  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.129  ; 6.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.226  ; 5.873  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.071  ; 6.515  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.334  ; 7.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.427  ; 5.990  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.390  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.390  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.528  ; 5.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.735  ; 4.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.482  ; 4.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.881  ; 4.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.659  ; 5.306  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 5.681  ; 5.843  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 7.129  ; 6.985  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 5.681  ; 5.843  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 5.993  ; 6.253  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 6.020  ; 5.938  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 6.665  ; 6.491  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 8.523  ; 8.291  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 8.213  ; 8.121  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 8.062  ; 7.910  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 7.025  ; 6.835  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 7.082  ; 6.818  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 9.011  ; 8.490  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 6.665  ; 6.491  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 6.838  ; 6.688  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 7.699  ; 7.567  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 7.449  ; 7.285  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 6.838  ; 6.688  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 8.871  ; 8.391  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.164  ; 3.987  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.265  ; 4.100  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.164  ; 3.987  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.340  ; 5.127  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.257  ; 4.087  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.787  ; 4.589  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.293  ; 4.178  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.721  ; 4.543  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.609  ; 4.403  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.484  ; 5.310  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.575  ; 4.430  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.651  ; 5.417  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.197  ; 5.038  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.831  ; 4.673  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.575  ; 4.430  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.643  ; 6.462  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.419  ; 5.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.106  ; 5.831  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.874  ; 5.679  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.304  ; 5.184  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.972  ; 3.834  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.374  ; 4.189  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.634  ; 4.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.531  ; 4.350  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.580  ; 4.461  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.210  ; 5.041  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.972  ; 3.834  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.971  ; 4.863  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.857  ; 4.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.331  ; 4.185  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 7.986 ;    ;    ; 7.870 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 7.761 ;    ;    ; 7.637 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 10.575 ; 10.410 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 11.823 ; 11.678 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 11.184 ; 11.039 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 11.166 ; 11.021 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 11.166 ; 11.021 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 11.808 ; 11.663 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 11.788 ; 11.643 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 11.788 ; 11.643 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 11.756 ; 11.611 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 10.873 ; 10.708 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 10.575 ; 10.410 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 11.236 ; 11.071 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 11.084 ; 10.919 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 11.233 ; 11.068 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 11.615 ; 11.470 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 11.808 ; 11.663 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 11.615 ; 11.470 ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 6.589  ; 6.444  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.564  ; 4.399  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.255  ; 5.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.937  ; 4.772  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.658  ; 5.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.305  ; 5.140  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.658  ; 5.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.685  ; 5.520  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.685  ; 5.520  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.898  ; 4.733  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.304  ; 5.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.304  ; 5.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.676  ; 5.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.977  ; 4.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.676  ; 5.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.309  ; 5.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.856  ; 4.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.304  ; 5.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.255  ; 5.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.925  ; 4.760  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.902  ; 4.737  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.249  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.249  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.219  ; 5.054  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.255  ; 5.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.241  ; 5.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.304  ; 5.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.864  ; 4.699  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.864  ; 4.699  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.864  ; 4.699  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.898  ; 4.733  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.564  ; 4.399  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.898  ; 4.733  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.896  ; 4.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 10.156 ; 9.991  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 11.316 ; 11.171 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 10.703 ; 10.558 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 10.686 ; 10.541 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 10.686 ; 10.541 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 11.302 ; 11.157 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 11.283 ; 11.138 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 11.283 ; 11.138 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 11.252 ; 11.107 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 10.442 ; 10.277 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 10.156 ; 9.991  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 10.791 ; 10.626 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 10.645 ; 10.480 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 10.788 ; 10.623 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 11.117 ; 10.972 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 11.302 ; 11.157 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 11.117 ; 10.972 ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 5.906  ; 5.761  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.000  ; 3.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.663  ; 4.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.358  ; 4.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.050  ; 4.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.711  ; 4.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.050  ; 4.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.077  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.077  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.321  ; 4.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.710  ; 4.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.710  ; 4.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.068  ; 4.903  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.396  ; 4.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.068  ; 4.903  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.716  ; 4.551  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.276  ; 4.146  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.710  ; 4.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.663  ; 4.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.347  ; 4.182  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.324  ; 4.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.657  ; 4.492  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.657  ; 4.492  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.629  ; 4.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.663  ; 4.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.650  ; 4.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.710  ; 4.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.288  ; 4.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.288  ; 4.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.288  ; 4.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.321  ; 4.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.000  ; 3.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.321  ; 4.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.319  ; 4.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 10.287    ; 10.452    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 11.452    ; 11.597    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 10.900    ; 11.045    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 10.876    ; 11.021    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 10.876    ; 11.021    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 11.441    ; 11.586    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 11.499    ; 11.644    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 11.499    ; 11.644    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 11.471    ; 11.616    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 10.551    ; 10.716    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 10.287    ; 10.452    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 10.947    ; 11.112    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 10.764    ; 10.929    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 10.949    ; 11.114    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 11.279    ; 11.424    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 11.441    ; 11.586    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 11.279    ; 11.424    ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 6.274     ; 6.419     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.347     ; 4.512     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.017     ; 5.182     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.715     ; 4.880     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.439     ; 5.604     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.094     ; 5.259     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.439     ; 5.604     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.468     ; 5.633     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.468     ; 5.633     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.663     ; 4.828     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.093     ; 5.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.093     ; 5.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.459     ; 5.624     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.763     ; 4.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.459     ; 5.624     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.096     ; 5.261     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.692     ; 4.822     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.093     ; 5.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.022     ; 5.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.710     ; 4.875     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.684     ; 4.849     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.015     ; 5.180     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.015     ; 5.180     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.980     ; 5.145     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.022     ; 5.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.991     ; 5.156     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.093     ; 5.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.603     ; 4.768     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.603     ; 4.768     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.603     ; 4.768     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.663     ; 4.828     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.347     ; 4.512     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.663     ; 4.828     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.657     ; 4.822     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 9.806     ; 9.971     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 10.887    ; 11.032    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 10.358    ; 10.503    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 10.334    ; 10.479    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 10.334    ; 10.479    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 10.876    ; 11.021    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 10.932    ; 11.077    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 10.932    ; 11.077    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 10.906    ; 11.051    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 10.059    ; 10.224    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 9.806     ; 9.971     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 10.439    ; 10.604    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 10.264    ; 10.429    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 10.441    ; 10.606    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 10.721    ; 10.866    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 10.876    ; 11.021    ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 10.721    ; 10.866    ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 5.597     ; 5.742     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.785     ; 3.950     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.428     ; 4.593     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.139     ; 4.304     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.833     ; 4.998     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.502     ; 4.667     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.833     ; 4.998     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.862     ; 5.027     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.862     ; 5.027     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.089     ; 4.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.501     ; 4.666     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.501     ; 4.666     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.852     ; 5.017     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.184     ; 4.349     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.852     ; 5.017     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.505     ; 4.670     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.114     ; 4.244     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.501     ; 4.666     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.433     ; 4.598     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.133     ; 4.298     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.108     ; 4.273     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.427     ; 4.592     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.427     ; 4.592     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.393     ; 4.558     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.433     ; 4.598     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.403     ; 4.568     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.501     ; 4.666     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.031     ; 4.196     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.031     ; 4.196     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.031     ; 4.196     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.089     ; 4.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.785     ; 3.950     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.089     ; 4.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.083     ; 4.248     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.930 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; pll0|altpll_0|sd1|pll7|clk[1]                  ; -40.408  ; -845.930      ;
; AUD_BCLK                                       ; -1.703   ; -76.564       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.198    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 9.314    ; 0.000         ;
; CLOCK2_50                                      ; 17.455   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 9996.547 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; AUD_BCLK                                       ; -1.867 ; -1.867        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.080  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.155  ; 0.000         ;
; CLOCK2_50                                      ; 0.181  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; 0.181  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.182  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.239 ; -1249.400     ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.230  ; 0.000         ;
; CLOCK2_50                                      ; 16.623 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.575 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 1.073 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.770 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.757    ; 0.000         ;
; CLOCK2_50                                      ; 9.272    ; 0.000         ;
; CLOCK_50                                       ; 9.400    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.252   ; 0.000         ;
; CLOCK3_50                                      ; 16.000   ; 0.000         ;
; AUD_BCLK                                       ; 40.561   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; 41.446   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 4999.780 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                           ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                              ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -40.408 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 38.264     ;
; -40.351 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 38.207     ;
; -40.306 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 38.162     ;
; -40.249 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 38.105     ;
; -40.186 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 38.046     ;
; -40.177 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 38.037     ;
; -40.129 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 37.989     ;
; -40.123 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 37.983     ;
; -40.120 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 37.980     ;
; -40.066 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 37.926     ;
; -40.057 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 37.917     ;
; -40.012 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.868     ;
; -40.000 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.068     ; 37.860     ;
; -39.967 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.823     ;
; -39.955 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.811     ;
; -39.910 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.766     ;
; -39.884 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.740     ;
; -39.827 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.683     ;
; -39.822 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[6]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.678     ;
; -39.801 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.657     ;
; -39.798 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.654     ;
; -39.765 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[6]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.621     ;
; -39.752 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.608     ;
; -39.744 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.600     ;
; -39.741 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.597     ;
; -39.695 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.551     ;
; -39.664 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.520     ;
; -39.607 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.463     ;
; -39.597 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.453     ;
; -39.540 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.396     ;
; -39.520 ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|dac_data_r[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.376     ;
; -39.463 ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|dac_data_r[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 37.319     ;
; -7.152  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 5.008      ;
; -7.130  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.071     ; 4.987      ;
; -7.063  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 4.919      ;
; -6.699  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 4.555      ;
; -6.677  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.071     ; 4.534      ;
; -6.610  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.072     ; 4.466      ;
; -6.271  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[13] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 4.114      ;
; -6.112  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[12] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 3.955      ;
; -6.090  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[9]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.936      ;
; -6.047  ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.854      ;
; -6.025  ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.120     ; 3.833      ;
; -5.958  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[17] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.804      ;
; -5.958  ; Top:top0|AudRecorder:recorder0|address_r[4]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.765      ;
; -5.903  ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.696      ;
; -5.889  ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.682      ;
; -5.881  ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.134     ; 3.675      ;
; -5.874  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[19] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 3.717      ;
; -5.867  ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.134     ; 3.661      ;
; -5.818  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[13] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 3.661      ;
; -5.814  ; Top:top0|AudRecorder:recorder0|address_r[12] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.607      ;
; -5.800  ; Top:top0|AudRecorder:recorder0|address_r[13] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.593      ;
; -5.668  ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.475      ;
; -5.659  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[18] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 3.502      ;
; -5.658  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[12] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 3.501      ;
; -5.646  ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.120     ; 3.454      ;
; -5.636  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[9]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.482      ;
; -5.601  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[16] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 3.444      ;
; -5.579  ; Top:top0|AudRecorder:recorder0|address_r[9]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.386      ;
; -5.554  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[4]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.081     ; 3.401      ;
; -5.513  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[14] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.359      ;
; -5.503  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[6]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.078     ; 3.353      ;
; -5.496  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[17] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.342      ;
; -5.495  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[15] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.341      ;
; -5.465  ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.272      ;
; -5.455  ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.262      ;
; -5.453  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[11] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.299      ;
; -5.448  ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.099     ; 3.277      ;
; -5.443  ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.120     ; 3.251      ;
; -5.433  ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.099     ; 3.262      ;
; -5.433  ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.120     ; 3.241      ;
; -5.426  ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.098     ; 3.256      ;
; -5.421  ; Top:top0|state_r.S_RECD                      ; Top:top0|AudDSP:dsp0|sram_addr_r[19] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.085     ; 3.264      ;
; -5.411  ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.098     ; 3.241      ;
; -5.409  ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.202      ;
; -5.387  ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.134     ; 3.181      ;
; -5.385  ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.192      ;
; -5.376  ; Top:top0|AudRecorder:recorder0|address_r[6]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.183      ;
; -5.372  ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.179      ;
; -5.366  ; Top:top0|AudRecorder:recorder0|address_r[0]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.173      ;
; -5.363  ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.120     ; 3.171      ;
; -5.359  ; Top:top0|end_addr_r[13]                      ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.099     ; 3.188      ;
; -5.350  ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.120     ; 3.158      ;
; -5.344  ; Top:top0|end_addr_r[4]                       ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.099     ; 3.173      ;
; -5.331  ; Top:top0|end_addr_r[12]                      ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.099     ; 3.160      ;
; -5.320  ; Top:top0|AudRecorder:recorder0|address_r[14] ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.113      ;
; -5.316  ; Top:top0|AudRecorder:recorder0|address_r[17] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.109      ;
; -5.309  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[1]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.081     ; 3.156      ;
; -5.309  ; Top:top0|end_addr_r[12]                      ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.098     ; 3.139      ;
; -5.298  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[10] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.082     ; 3.144      ;
; -5.298  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[3]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.078     ; 3.148      ;
; -5.296  ; Top:top0|AudRecorder:recorder0|address_r[2]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.103      ;
; -5.294  ; Top:top0|AudRecorder:recorder0|address_r[17] ; Top:top0|AudDSP:dsp0|state_r.S_IDLE  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.134     ; 3.088      ;
; -5.285  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[2]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.078     ; 3.135      ;
; -5.283  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[8]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.078     ; 3.133      ;
; -5.283  ; Top:top0|AudRecorder:recorder0|address_r[3]  ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.121     ; 3.090      ;
; -5.260  ; Top:top0|state_r.S_RECD_PAUSE                ; Top:top0|AudDSP:dsp0|sram_addr_r[7]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.078     ; 3.110      ;
; -5.242  ; Top:top0|end_addr_r[12]                      ; Top:top0|AudDSP:dsp0|state_r.S_LRC1  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.099     ; 3.071      ;
; -5.241  ; Top:top0|AudRecorder:recorder0|address_r[10] ; Top:top0|AudDSP:dsp0|play_finish_r   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.001        ; -2.135     ; 3.034      ;
+---------+----------------------------------------------+--------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AUD_BCLK'                                                                                                                                          ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                   ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.703 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.740      ; 3.341      ;
; -1.686 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.740      ; 3.324      ;
; -1.677 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.308      ;
; -1.677 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.308      ;
; -1.669 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 3.301      ;
; -1.662 ; Top:top0|AudDSP:dsp0|dac_data_r[11] ; Top:top0|AudPlayer:player0|data_r[11]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.727      ; 3.287      ;
; -1.661 ; Top:top0|AudDSP:dsp0|dac_data_r[10] ; Top:top0|AudPlayer:player0|data_r[10]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.290      ;
; -1.650 ; Top:top0|AudDSP:dsp0|dac_data_r[13] ; Top:top0|AudPlayer:player0|data_r[13]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.727      ; 3.275      ;
; -1.639 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.270      ;
; -1.638 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.269      ;
; -1.630 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 3.262      ;
; -1.624 ; Top:top0|AudDSP:dsp0|dac_data_r[8]  ; Top:top0|AudPlayer:player0|data_r[8]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.780      ; 3.302      ;
; -1.624 ; Top:top0|AudDSP:dsp0|dac_data_r[9]  ; Top:top0|AudPlayer:player0|data_r[9]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.253      ;
; -1.613 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_PLAY_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 3.245      ;
; -1.605 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_RECD_PAUSE             ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.739      ; 3.242      ;
; -1.605 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_RECD                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.739      ; 3.242      ;
; -1.601 ; Top:top0|AudDSP:dsp0|dac_data_r[15] ; Top:top0|AudPlayer:player0|data_r[15]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.727      ; 3.226      ;
; -1.595 ; Top:top0|AudDSP:dsp0|dac_data_r[5]  ; Top:top0|AudPlayer:player0|data_r[5]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.224      ;
; -1.582 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_PLAY                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 3.214      ;
; -1.579 ; Top:top0|AudDSP:dsp0|dac_data_r[7]  ; Top:top0|AudPlayer:player0|data_r[7]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.208      ;
; -1.571 ; Top:top0|AudDSP:dsp0|dac_data_r[3]  ; Top:top0|AudPlayer:player0|data_r[3]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.200      ;
; -1.569 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_PROC ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.775      ; 3.242      ;
; -1.568 ; Top:top0|AudDSP:dsp0|dac_data_r[14] ; Top:top0|AudPlayer:player0|data_r[14]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.727      ; 3.193      ;
; -1.567 ; Debounce:deb0|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 3.199      ;
; -1.565 ; Top:top0|AudDSP:dsp0|dac_data_r[1]  ; Top:top0|AudPlayer:player0|data_r[1]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.194      ;
; -1.562 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_LRC1 ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.775      ; 3.235      ;
; -1.558 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[2]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.216      ;
; -1.551 ; Top:top0|AudDSP:dsp0|dac_data_r[6]  ; Top:top0|AudPlayer:player0|data_r[6]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.180      ;
; -1.546 ; Top:top0|AudDSP:dsp0|dac_data_r[2]  ; Top:top0|AudPlayer:player0|data_r[2]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.731      ; 3.175      ;
; -1.546 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[19]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.204      ;
; -1.542 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[12]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.200      ;
; -1.540 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.781      ; 3.219      ;
; -1.540 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[3]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.781      ; 3.219      ;
; -1.540 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[2]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.781      ; 3.219      ;
; -1.540 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|det_16_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.781      ; 3.219      ;
; -1.539 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[8]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.197      ;
; -1.536 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[11]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.194      ;
; -1.531 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[4]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.189      ;
; -1.529 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_IDLE ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.775      ; 3.202      ;
; -1.529 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[0]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.187      ;
; -1.517 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|state_r.S_LRC0 ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.767      ; 3.182      ;
; -1.515 ; Top:top0|AudDSP:dsp0|dac_data_r[12] ; Top:top0|AudPlayer:player0|data_r[12]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.780      ; 3.193      ;
; -1.514 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[13]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.172      ;
; -1.513 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[5]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.171      ;
; -1.511 ; Top:top0|AudDSP:dsp0|dac_data_r[0]  ; Top:top0|AudPlayer:player0|data_r[0]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.780      ; 3.189      ;
; -1.510 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[16]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.728      ; 3.136      ;
; -1.509 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[17]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.728      ; 3.135      ;
; -1.507 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[15]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.728      ; 3.133      ;
; -1.505 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[6]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.163      ;
; -1.496 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[9]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.154      ;
; -1.494 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[7]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.728      ; 3.120      ;
; -1.468 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[18]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.728      ; 3.094      ;
; -1.461 ; Debounce:deb1|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 3.093      ;
; -1.457 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[1]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.705      ; 3.060      ;
; -1.457 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[10]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.705      ; 3.060      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[3]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[15]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[11]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[7]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[2]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[14]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[10]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[6]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[1]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[13]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[5]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.425 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[9]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.733      ; 3.056      ;
; -1.422 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[3]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.080      ;
; -1.416 ; Debounce:deb0|neg_r                 ; Top:top0|end_addr_r[14]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.760      ; 3.074      ;
; -1.404 ; Debounce:deb2|neg_r                 ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.740      ; 3.042      ;
; -1.354 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[0]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.782      ; 3.034      ;
; -1.354 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[12]     ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.782      ; 3.034      ;
; -1.354 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[4]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.782      ; 3.034      ;
; -1.354 ; Top:top0|AudDSP:dsp0|audplayer_en_r ; Top:top0|AudPlayer:player0|data_r[8]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.782      ; 3.034      ;
; -1.241 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[2]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.905      ;
; -1.228 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[19]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.892      ;
; -1.225 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[12]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.889      ;
; -1.222 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[8]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.886      ;
; -1.220 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[11]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.884      ;
; -1.213 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[4]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.877      ;
; -1.211 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[0]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.875      ;
; -1.201 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[16]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 2.833      ;
; -1.200 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[17]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 2.832      ;
; -1.198 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[15]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 2.830      ;
; -1.197 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[5]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.861      ;
; -1.196 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[13]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.860      ;
; -1.188 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[6]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.852      ;
; -1.188 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[1]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.711      ; 2.797      ;
; -1.184 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[7]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 2.816      ;
; -1.179 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[9]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.843      ;
; -1.158 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[18]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.734      ; 2.790      ;
; -1.144 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[10]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.711      ; 2.753      ;
; -1.104 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[3]                    ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.768      ;
; -1.100 ; Debounce:deb2|neg_r                 ; Top:top0|end_addr_r[14]                   ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.766      ; 2.764      ;
; -0.691 ; Top:top0|I2CInitializer:init0|fin_r ; Top:top0|state_r.S_IDLE                   ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 1.000        ; 1.731      ; 3.319      ;
; -0.609 ; Top:top0|I2CInitializer:init0|fin_r ; Top:top0|state_r.S_I2CED                  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 1.000        ; 1.731      ; 3.237      ;
; 1.136  ; Top:top0|AudDSP:dsp0|dac_data_r[4]  ; Top:top0|AudPlayer:player0|data_r[4]      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.001        ; 1.780      ; 0.542      ;
; 77.001 ; Top:top0|state_r.S_RECD_PAUSE       ; Top:top0|state_r.S_RECD_PAUSE             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.022     ; 5.984      ;
; 77.001 ; Top:top0|state_r.S_RECD_PAUSE       ; Top:top0|state_r.S_RECD                   ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.022     ; 5.984      ;
; 77.071 ; Top:top0|state_r.S_I2CED            ; Top:top0|state_r.S_RECD                   ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.059     ; 5.877      ;
+--------+-------------------------------------+-------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.198 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.941      ;
; 5.198 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.941      ;
; 5.198 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.941      ;
; 5.198 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.941      ;
; 5.228 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.915      ;
; 5.228 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.915      ;
; 5.228 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.915      ;
; 5.228 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.915      ;
; 5.237 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 2.900      ;
; 5.301 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.840      ;
; 5.301 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.840      ;
; 5.325 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.814      ;
; 5.325 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.814      ;
; 5.325 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.814      ;
; 5.353 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.786      ;
; 5.353 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.786      ;
; 5.353 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.786      ;
; 5.367 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7]    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.774      ;
; 5.388 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 2.749      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 2.730      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 2.730      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 2.730      ;
; 5.404 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.803     ; 2.730      ;
; 6.273 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.648      ;
; 6.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.623      ;
; 6.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.510      ;
; 6.432 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.489      ;
; 6.438 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.485      ;
; 6.459 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.464      ;
; 6.500 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.417      ;
; 6.525 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.389      ;
; 6.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.381      ;
; 6.531 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.394      ;
; 6.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.374      ;
; 6.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.365      ;
; 6.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.360      ;
; 6.558 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.369      ;
; 6.563 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.360      ;
; 6.565 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.354      ;
; 6.565 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.382      ;
; 6.566 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.357      ;
; 6.574 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.351      ;
; 6.579 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.346      ;
; 6.583 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.328      ;
; 6.590 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.323      ;
; 6.597 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.316      ;
; 6.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.314      ;
; 6.600 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.347      ;
; 6.601 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.326      ;
; 6.606 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.321      ;
; 6.614 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.302      ;
; 6.616 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.295      ;
; 6.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.293      ;
; 6.637 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.288      ;
; 6.638 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.279      ;
; 6.643 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.276      ;
; 6.643 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.282      ;
; 6.643 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.270      ;
; 6.645 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.274      ;
; 6.659 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.268      ;
; 6.659 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.258      ;
; 6.659 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.252      ;
; 6.660 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.263      ;
; 6.663 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.251      ;
; 6.664 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.263      ;
; 6.667 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.247      ;
; 6.670 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.244      ;
; 6.670 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.257      ;
; 6.671 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.254      ;
; 6.672 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[17] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.275      ;
; 6.673 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.238      ;
; 6.673 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.274      ;
; 6.676 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.237      ;
; 6.677 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[16] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.270      ;
; 6.680 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.273      ;
; 6.681 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.274      ;
; 6.684 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.230      ;
; 6.687 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.222      ;
; 6.688 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.229      ;
; 6.692 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.227      ;
; 6.698 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.229      ;
; 6.698 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.227      ;
; 6.701 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.222      ;
; 6.703 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.216      ;
; 6.704 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.219      ;
; 6.708 ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.239      ;
; 6.710 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.237      ;
; 6.713 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.206      ;
; 6.716 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.231      ;
; 6.719 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.194      ;
; 6.720 ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                          ; Sdram_Control:u7|rWR2_ADDR[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.227      ;
; 6.722 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[17]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.201      ;
; 6.723 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.202      ;
; 6.724 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.195      ;
; 6.725 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.202      ;
; 6.725 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[16]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.198      ;
; 6.733 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.180      ;
; 6.734 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.217      ;
; 6.734 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.217      ;
; 6.734 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.217      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.314 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.899      ;
; 9.316 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.897      ;
; 9.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.019      ; 3.090      ;
; 9.429 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.784      ;
; 9.464 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.001      ; 3.024      ;
; 9.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.019      ; 3.041      ;
; 9.475 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.019      ; 3.031      ;
; 9.495 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.718      ;
; 9.528 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.019      ; 2.978      ;
; 9.532 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.673      ;
; 9.533 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.672      ;
; 9.535 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.670      ;
; 9.544 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.661      ;
; 9.547 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.666      ;
; 9.547 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.666      ;
; 9.547 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.666      ;
; 9.547 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.666      ;
; 9.547 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.666      ;
; 9.569 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.013      ; 2.931      ;
; 9.596 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.617      ;
; 9.618 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.022      ; 2.913      ;
; 9.622 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 2.793      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.643 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 2.679      ;
; 9.652 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.013      ; 2.848      ;
; 9.652 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.001      ; 2.836      ;
; 9.657 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.013      ; 2.843      ;
; 9.661 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.013      ; 2.839      ;
; 9.669 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.274     ; 2.544      ;
; 9.685 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.284     ; 2.518      ;
; 9.685 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.284     ; 2.518      ;
; 9.696 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.267     ; 2.524      ;
; 9.696 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.267     ; 2.524      ;
; 9.696 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.267     ; 2.524      ;
; 9.696 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.267     ; 2.524      ;
; 9.696 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.267     ; 2.524      ;
; 9.699 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.506      ;
; 9.699 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.506      ;
; 9.699 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.506      ;
; 9.699 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.506      ;
; 9.699 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.506      ;
; 9.707 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.013      ; 2.793      ;
; 9.711 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.001      ; 2.777      ;
; 9.716 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.489      ;
; 9.717 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.019      ; 2.789      ;
; 9.720 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.485      ;
; 9.731 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.275     ; 2.481      ;
; 9.731 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.275     ; 2.481      ;
; 9.731 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.275     ; 2.481      ;
; 9.735 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.097     ; 2.655      ;
; 9.735 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.097     ; 2.655      ;
; 9.735 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.097     ; 2.655      ;
; 9.735 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.097     ; 2.655      ;
; 9.735 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.097     ; 2.655      ;
; 9.735 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.097     ; 2.655      ;
; 9.735 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.097     ; 2.655      ;
; 9.740 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.546      ;
; 9.740 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.546      ;
; 9.748 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.001      ; 2.740      ;
; 9.760 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.001      ; 2.728      ;
; 9.803 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.092     ; 2.477      ;
; 9.803 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.092     ; 2.477      ;
; 9.810 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.095     ; 2.582      ;
; 9.812 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.095     ; 2.580      ;
; 9.812 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.013      ; 2.688      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.818 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.509      ;
; 9.836 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.019      ; 2.670      ;
; 9.840 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.128     ; 2.541      ;
; 9.872 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[5]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.072      ; 2.687      ;
; 9.903 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.005     ; 2.579      ;
; 9.903 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.016      ; 2.622      ;
; 9.907 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.282     ; 2.298      ;
; 9.911 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.375      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.455 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.504      ;
; 17.455 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.504      ;
; 17.458 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.501      ;
; 17.458 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.501      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.480 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.480      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.477      ;
; 17.520 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.439      ;
; 17.520 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.439      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.415      ;
; 17.590 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.372      ;
; 17.590 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.372      ;
; 17.590 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.372      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.367      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.367      ;
; 17.593 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.369      ;
; 17.593 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.369      ;
; 17.593 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.369      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.617 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.343      ;
; 17.655 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.307      ;
; 17.655 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.307      ;
; 17.655 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.307      ;
; 17.710 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.242      ;
; 17.710 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.242      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.238      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.238      ;
; 17.727 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.235      ;
; 17.727 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.235      ;
; 17.727 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.235      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.735 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.218      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.214      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.766 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.186      ;
; 17.766 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.186      ;
; 17.775 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.177      ;
; 17.775 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.177      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.175      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.175      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                   ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                           ; To Node                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 9996.547 ; Top:top0|I2CInitializer:init0|fin_r                                 ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.056     ; 3.384      ;
; 9998.224 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.720      ;
; 9998.225 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.719      ;
; 9998.290 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.654      ;
; 9998.291 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.653      ;
; 9998.332 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.612      ;
; 9998.363 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.582      ;
; 9998.364 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.581      ;
; 9998.372 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.049     ; 1.566      ;
; 9998.372 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.049     ; 1.566      ;
; 9998.389 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.555      ;
; 9998.389 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.555      ;
; 9998.398 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.546      ;
; 9998.406 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.538      ;
; 9998.407 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.538      ;
; 9998.408 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.537      ;
; 9998.451 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.494      ;
; 9998.461 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.483      ;
; 9998.461 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.483      ;
; 9998.463 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.482      ;
; 9998.463 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.049     ; 1.475      ;
; 9998.464 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.481      ;
; 9998.471 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.474      ;
; 9998.473 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.472      ;
; 9998.474 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.471      ;
; 9998.476 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.470      ;
; 9998.480 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.464      ;
; 9998.483 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.461      ;
; 9998.504 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.441      ;
; 9998.507 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.438      ;
; 9998.508 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.437      ;
; 9998.508 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.437      ;
; 9998.509 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.436      ;
; 9998.512 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.432      ;
; 9998.520 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.048     ; 1.419      ;
; 9998.534 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.048     ; 1.405      ;
; 9998.537 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.408      ;
; 9998.538 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.406      ;
; 9998.546 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.400      ;
; 9998.547 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.399      ;
; 9998.551 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.394      ;
; 9998.552 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.392      ;
; 9998.555 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.392      ;
; 9998.566 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|fin_r                                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.378      ;
; 9998.571 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.374      ;
; 9998.580 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.365      ;
; 9998.582 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.362      ;
; 9998.609 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.336      ;
; 9998.614 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.331      ;
; 9998.615 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.330      ;
; 9998.618 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.329      ;
; 9998.618 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.329      ;
; 9998.618 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.329      ;
; 9998.618 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.329      ;
; 9998.619 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.048     ; 1.320      ;
; 9998.623 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.322      ;
; 9998.628 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.316      ;
; 9998.628 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.316      ;
; 9998.632 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.314      ;
; 9998.639 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.307      ;
; 9998.645 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.302      ;
; 9998.646 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.300      ;
; 9998.647 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.299      ;
; 9998.654 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.290      ;
; 9998.665 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.280      ;
; 9998.667 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.278      ;
; 9998.671 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.274      ;
; 9998.680 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.266      ;
; 9998.683 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.261      ;
; 9998.684 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.260      ;
; 9998.690 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.256      ;
; 9998.691 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.255      ;
; 9998.716 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.231      ;
; 9998.718 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.229      ;
; 9998.727 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.217      ;
; 9998.728 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.216      ;
; 9998.736 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.209      ;
; 9998.736 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.047     ; 1.204      ;
; 9998.736 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.047     ; 1.204      ;
; 9998.736 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.047     ; 1.204      ;
; 9998.736 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.047     ; 1.204      ;
; 9998.737 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.208      ;
; 9998.743 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.202      ;
; 9998.759 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.187      ;
; 9998.760 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.186      ;
; 9998.762 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.185      ;
; 9998.762 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.185      ;
; 9998.762 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.185      ;
; 9998.762 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.185      ;
; 9998.776 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.170      ;
; 9998.782 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.048     ; 1.157      ;
; 9998.795 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.041     ; 1.151      ;
; 9998.799 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.145      ;
; 9998.800 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.144      ;
; 9998.806 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.139      ;
; 9998.807 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.138      ;
; 9998.808 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.042     ; 1.137      ;
; 9998.808 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.040     ; 1.139      ;
; 9998.810 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.035     ; 1.142      ;
; 9998.811 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 10000.000    ; -0.043     ; 1.133      ;
+----------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AUD_BCLK'                                                                                                                                                         ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.867 ; Top:top0|AudDSP:dsp0|dac_data_r[4]            ; Top:top0|AudPlayer:player0|data_r[4]          ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.117      ; 0.414      ;
; 0.201  ; Top:top0|state_r.S_PLAY_PAUSE                 ; Top:top0|state_r.S_PLAY_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|state_r.S_PLAY                       ; Top:top0|state_r.S_PLAY                       ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|state_r.S_RECD_PAUSE                 ; Top:top0|state_r.S_RECD_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|Volume:volume|state_r.S_PROC1        ; Top:top0|Volume:volume|state_r.S_PROC1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|state_r.S_RECD                       ; Top:top0|state_r.S_RECD                       ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|det_16_r[2]    ; Top:top0|AudRecorder:recorder0|det_16_r[2]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[1]      ; Top:top0|AudRecorder:recorder0|data_r[1]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[3]      ; Top:top0|AudRecorder:recorder0|data_r[3]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[5]      ; Top:top0|AudRecorder:recorder0|data_r[5]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[0]      ; Top:top0|AudRecorder:recorder0|data_r[0]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[4]      ; Top:top0|AudRecorder:recorder0|data_r[4]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[9]      ; Top:top0|AudRecorder:recorder0|data_r[9]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[6]      ; Top:top0|AudRecorder:recorder0|data_r[6]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[7]      ; Top:top0|AudRecorder:recorder0|data_r[7]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[13]     ; Top:top0|AudRecorder:recorder0|data_r[13]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[12]     ; Top:top0|AudRecorder:recorder0|data_r[12]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[10]     ; Top:top0|AudRecorder:recorder0|data_r[10]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[14]     ; Top:top0|AudRecorder:recorder0|data_r[14]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudRecorder:recorder0|data_r[15]     ; Top:top0|AudRecorder:recorder0|data_r[15]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|Volume:volume|state_r.S_WAIT1        ; Top:top0|Volume:volume|state_r.S_WAIT1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|Volume:volume|state_r.S_WAIT0        ; Top:top0|Volume:volume|state_r.S_WAIT0        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|Volume:volume|volume_r               ; Top:top0|Volume:volume|volume_r               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudPlayer:player0|det_16_r[3]        ; Top:top0|AudPlayer:player0|det_16_r[3]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudPlayer:player0|det_16_r[1]        ; Top:top0|AudPlayer:player0|det_16_r[1]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Top:top0|AudPlayer:player0|det_16_r[2]        ; Top:top0|AudPlayer:player0|det_16_r[2]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; Top:top0|AudPlayer:player0|det_16_r[0]        ; Top:top0|AudPlayer:player0|det_16_r[0]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.218  ; Top:top0|AudRecorder:recorder0|data_r[13]     ; Top:top0|AudRecorder:recorder0|data_r[14]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.326      ;
; 0.221  ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ; Top:top0|AudRecorder:recorder0|state_r.S_LRC0 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.329      ;
; 0.240  ; Top:top0|state_r.S_PLAY                       ; Top:top0|state_r.S_PLAY_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.347      ;
; 0.257  ; Debounce:deb2|neg_r                           ; Top:top0|end_addr_r[14]                       ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.101      ; 2.522      ;
; 0.267  ; Debounce:deb2|neg_r                           ; Top:top0|end_addr_r[10]                       ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.045      ; 2.476      ;
; 0.267  ; Debounce:deb2|neg_r                           ; Top:top0|state_r.S_I2CED                      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.075      ; 2.506      ;
; 0.269  ; Debounce:deb2|neg_r                           ; Top:top0|end_addr_r[3]                        ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.101      ; 2.534      ;
; 0.275  ; Top:top0|Volume:volume|state_r.S_PROC1        ; Top:top0|Volume:volume|state_r.S_PROC1_2      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.382      ;
; 0.279  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|state_r.S_DATA ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.387      ;
; 0.279  ; Top:top0|Volume:volume|state_r.S_PROC0        ; Top:top0|Volume:volume|state_r.S_PROC0_2      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.386      ;
; 0.282  ; Top:top0|Volume:volume|state_r.S_WAIT0        ; Top:top0|Volume:volume|state_r.S_PROC0        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.389      ;
; 0.282  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[0]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.040      ; 0.406      ;
; 0.282  ; Debounce:deb2|neg_r                           ; Top:top0|end_addr_r[5]                        ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.101      ; 2.547      ;
; 0.288  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[2]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.040      ; 0.412      ;
; 0.290  ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ; Top:top0|AudPlayer:player0|det_16_r[3]        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.040      ; 0.414      ;
; 0.291  ; Debounce:deb2|neg_r                           ; Top:top0|end_addr_r[18]                       ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.069      ; 2.524      ;
; 0.293  ; Top:top0|Volume:volume|state_r.S_WAIT1        ; Top:top0|Volume:volume|state_r.S_PROC1        ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.400      ;
; 0.294  ; Debounce:deb2|neg_r                           ; Top:top0|end_addr_r[1]                        ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.045      ; 2.503      ;
; 0.296  ; Top:top0|state_r.S_RECD                       ; Top:top0|state_r.S_RECD_PAUSE                 ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.402      ;
; 0.305  ; Debounce:deb1|neg_r                           ; Top:top0|state_r.S_I2CED                      ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.069      ; 2.538      ;
; 0.308  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.416      ;
; 0.310  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.418      ;
; 0.310  ; Top:top0|Volume:volume|cnt_r[7]               ; Top:top0|Volume:volume|cnt_r[7]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.416      ;
; 0.310  ; Top:top0|Volume:volume|cnt_r[8]               ; Top:top0|Volume:volume|cnt_r[8]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.416      ;
; 0.310  ; Top:top0|Volume:volume|count_r[7]             ; Top:top0|Volume:volume|count_r[7]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.416      ;
; 0.310  ; Top:top0|Volume:volume|count_r[8]             ; Top:top0|Volume:volume|count_r[8]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.416      ;
; 0.311  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.419      ;
; 0.311  ; Top:top0|Volume:volume|cnt_r[6]               ; Top:top0|Volume:volume|cnt_r[6]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; Top:top0|Volume:volume|cnt_r[41]              ; Top:top0|Volume:volume|cnt_r[41]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; Top:top0|Volume:volume|count_r[6]             ; Top:top0|Volume:volume|count_r[6]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; Top:top0|Volume:volume|count_r[41]            ; Top:top0|Volume:volume|count_r[41]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.417      ;
; 0.312  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|data_r[9]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.420      ;
; 0.312  ; Top:top0|AudRecorder:recorder0|state_r.S_PROC ; Top:top0|AudRecorder:recorder0|data_r[12]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.420      ;
; 0.312  ; Top:top0|Volume:volume|cnt_r[3]               ; Top:top0|Volume:volume|cnt_r[3]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Top:top0|Volume:volume|cnt_r[4]               ; Top:top0|Volume:volume|cnt_r[4]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Top:top0|Volume:volume|cnt_r[5]               ; Top:top0|Volume:volume|cnt_r[5]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Top:top0|Volume:volume|cnt_r[42]              ; Top:top0|Volume:volume|cnt_r[42]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Top:top0|Volume:volume|cnt_r[47]              ; Top:top0|Volume:volume|cnt_r[47]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Top:top0|Volume:volume|count_r[3]             ; Top:top0|Volume:volume|count_r[3]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Top:top0|Volume:volume|count_r[4]             ; Top:top0|Volume:volume|count_r[4]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Top:top0|Volume:volume|count_r[5]             ; Top:top0|Volume:volume|count_r[5]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.418      ;
; 0.313  ; Top:top0|Volume:volume|cnt_r[2]               ; Top:top0|Volume:volume|cnt_r[2]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|cnt_r[43]              ; Top:top0|Volume:volume|cnt_r[43]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|cnt_r[44]              ; Top:top0|Volume:volume|cnt_r[44]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|cnt_r[46]              ; Top:top0|Volume:volume|cnt_r[46]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|count_r[2]             ; Top:top0|Volume:volume|count_r[2]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|count_r[42]            ; Top:top0|Volume:volume|count_r[42]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|count_r[43]            ; Top:top0|Volume:volume|count_r[43]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|count_r[44]            ; Top:top0|Volume:volume|count_r[44]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|count_r[46]            ; Top:top0|Volume:volume|count_r[46]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Top:top0|Volume:volume|count_r[47]            ; Top:top0|Volume:volume|count_r[47]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.419      ;
; 0.314  ; Top:top0|Volume:volume|cnt_r[45]              ; Top:top0|Volume:volume|cnt_r[45]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314  ; Top:top0|Volume:volume|cnt_r[49]              ; Top:top0|Volume:volume|cnt_r[49]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314  ; Top:top0|Volume:volume|count_r[45]            ; Top:top0|Volume:volume|count_r[45]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314  ; Top:top0|Volume:volume|count_r[49]            ; Top:top0|Volume:volume|count_r[49]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314  ; Debounce:deb2|neg_r                           ; Top:top0|end_addr_r[7]                        ; pll0|altpll_0|sd1|pll7|clk[1] ; AUD_BCLK    ; 0.000        ; 2.069      ; 2.547      ;
; 0.315  ; Top:top0|Volume:volume|cnt_r[48]              ; Top:top0|Volume:volume|cnt_r[48]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.421      ;
; 0.315  ; Top:top0|Volume:volume|count_r[48]            ; Top:top0|Volume:volume|count_r[48]            ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.421      ;
; 0.316  ; Top:top0|AudRecorder:recorder0|data_r[10]     ; Top:top0|AudRecorder:recorder0|data_r[11]     ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.292      ; 0.692      ;
; 0.317  ; Top:top0|AudRecorder:recorder0|data_r[8]      ; Top:top0|AudRecorder:recorder0|data_r[9]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.425      ;
; 0.318  ; Top:top0|AudRecorder:recorder0|data_r[3]      ; Top:top0|AudRecorder:recorder0|data_r[4]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.426      ;
; 0.318  ; Top:top0|AudRecorder:recorder0|data_r[7]      ; Top:top0|AudRecorder:recorder0|data_r[8]      ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.292      ; 0.694      ;
; 0.318  ; Top:top0|Volume:volume|cnt_r[9]               ; Top:top0|Volume:volume|cnt_r[9]               ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; Top:top0|Volume:volume|cnt_r[15]              ; Top:top0|Volume:volume|cnt_r[15]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; Top:top0|Volume:volume|cnt_r[24]              ; Top:top0|Volume:volume|cnt_r[24]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; Top:top0|Volume:volume|cnt_r[25]              ; Top:top0|Volume:volume|cnt_r[25]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; Top:top0|Volume:volume|cnt_r[31]              ; Top:top0|Volume:volume|cnt_r[31]              ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; Top:top0|Volume:volume|count_r[9]             ; Top:top0|Volume:volume|count_r[9]             ; AUD_BCLK                      ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.080 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.429      ;
; 0.144 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.470      ;
; 0.151 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.492      ;
; 0.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.495      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; Sdram_Control:u7|SA[3]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; Sdram_Control:u7|SA[11]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.320      ;
; 0.200 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.203 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.492      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.155 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.499      ;
; 0.155 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.500      ;
; 0.160 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.504      ;
; 0.160 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.505      ;
; 0.165 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.238      ; 0.507      ;
; 0.165 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.239      ; 0.508      ;
; 0.167 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.238      ; 0.509      ;
; 0.167 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.239      ; 0.510      ;
; 0.168 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.512      ;
; 0.168 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.513      ;
; 0.171 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                         ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.515      ;
; 0.171 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.516      ;
; 0.173 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a9~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.494      ;
; 0.173 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.238      ; 0.515      ;
; 0.173 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.239      ; 0.516      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.179 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.238      ; 0.521      ;
; 0.179 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.239      ; 0.522      ;
; 0.180 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.524      ;
; 0.180 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.525      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a9~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[4]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[4]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.320      ;
; 0.185 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[6]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[6]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.320      ;
; 0.196 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.480      ;
; 0.199 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.212      ; 0.515      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.493      ;
; 0.210 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.334      ;
; 0.210 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.213      ; 0.527      ;
; 0.229 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.513      ;
; 0.235 ; RGB2YCbCr:dsp0|tCr_r[5]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[3]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.372      ;
; 0.236 ; RGB2YCbCr:dsp0|tCr_r[3]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[1]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.373      ;
; 0.236 ; RGB2YCbCr:dsp0|tCr_r[6]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[4]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.373      ;
; 0.236 ; RGB2YCbCr:dsp0|tCr_r[9]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[7]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.373      ;
; 0.236 ; RGB2YCbCr:dsp0|tCb_r[8]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[6]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.373      ;
; 0.236 ; RGB2YCbCr:dsp0|tCb_r[9]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[7]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.373      ;
; 0.236 ; RGB2YCbCr:dsp0|tCb_r[4]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[2]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.373      ;
; 0.237 ; RGB2YCbCr:dsp0|tCr_r[4]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[2]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.374      ;
; 0.237 ; RGB2YCbCr:dsp0|tCr_r[8]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[6]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.374      ;
; 0.239 ; RGB2YCbCr:dsp0|tCr_r[7]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[5]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.376      ;
; 0.239 ; RGB2YCbCr:dsp0|tCb_r[5]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cb[3]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.376      ;
; 0.240 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                         ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.376      ;
; 0.241 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[7]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|odata[9]                                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.377      ;
; 0.244 ; RGB2YCbCr:dsp0|tCr_r[2]                                                                                                                                                               ; RGB2YCbCr:dsp0|Cr[0]                                                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.381      ;
; 0.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.531      ;
; 0.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[5]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[5]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.385      ;
; 0.251 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[5]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|odata[7]                                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.386      ;
; 0.252 ; VGA_Controller:u1|Purify:purify0|Row0_prev1[3]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row0_prev2[3]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.389      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.386      ;
; 0.253 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.240      ; 0.597      ;
; 0.253 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]    ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|ram_block5a1~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.241      ; 0.598      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; VGA_Controller:u1|Purify:purify0|Row0_prev1[1]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row0_prev2[1]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.392      ;
; 0.256 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.391      ;
; 0.257 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.393      ;
; 0.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.390      ;
; 0.258 ; VGA_Controller:u1|Purify:purify0|Row1_prev1[7]                                                                                                                                        ; VGA_Controller:u1|Purify:purify0|Row1_prev2[7]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.394      ;
; 0.260 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8] ; VGA_Controller:u1|Purify:purify0|Row0_prev1[0]                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.109      ; 0.453      ;
; 0.260 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[1]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[1]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.398      ;
; 0.260 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[7]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[7]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.398      ;
; 0.260 ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[0]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[0]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.397      ;
; 0.261 ; VGA_Controller:u1|Sobel:sobel0|Row2_prev1[0]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row2_prev2[0]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.398      ;
; 0.262 ; VGA_Controller:u1|Sobel:sobel0|Row0_prev1[1]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row0_prev2[1]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.398      ;
; 0.262 ; VGA_Controller:u1|Sobel:sobel0|Row0_prev1[5]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row0_prev2[5]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.398      ;
; 0.263 ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[5]                                                                                                                                          ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[5]                                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.400      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.314      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.325      ;
; 0.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.388      ;
; 0.290 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.431      ;
; 0.308 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.431      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.556      ;
; 0.439 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.563      ;
; 0.441 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.566      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.566      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.566      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.181 ; Top:top0|AudDSP:dsp0|origin_data_r[6] ; Top:top0|AudDSP:dsp0|origin_data_r[6] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb1|counter_r[2]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.197 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.329      ;
; 0.302 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.428      ;
; 0.304 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[0]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.306 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.432      ;
; 0.311 ; Debounce:deb2|counter_r[0]            ; Debounce:deb2|counter_r[1]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.437      ;
; 0.320 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.446      ;
; 0.320 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.446      ;
; 0.321 ; Debounce:deb0|counter_r[1]            ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.447      ;
; 0.322 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.448      ;
; 0.322 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.448      ;
; 0.325 ; Debounce:deb2|counter_r[1]            ; Debounce:deb2|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.451      ;
; 0.326 ; Debounce:deb1|counter_r[1]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.452      ;
; 0.329 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.455      ;
; 0.395 ; Debounce:deb1|counter_r[2]            ; Debounce:deb1|o_debounced_r           ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.521      ;
; 0.438 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.564      ;
; 0.442 ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.568      ;
; 0.453 ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.578      ;
; 0.460 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.586      ;
; 0.463 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.589      ;
; 0.465 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.592      ;
; 0.468 ; Debounce:deb0|o_debounced_r           ; Debounce:deb0|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.594      ;
; 0.488 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.614      ;
; 0.501 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.627      ;
; 0.509 ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.635      ;
; 0.513 ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; Top:top0|AudDSP:dsp0|state_r.S_REV    ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.641      ;
; 0.518 ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.643      ;
; 0.527 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.653      ;
; 0.556 ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.681      ;
; 0.560 ; Top:top0|AudDSP:dsp0|play_finish_r    ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.687      ;
; 0.564 ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.689      ;
; 0.566 ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.691      ;
; 0.571 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|counter_r[2]            ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.697      ;
; 0.583 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.695      ;
; 0.583 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.695      ;
; 0.583 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.695      ;
; 0.584 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.696      ;
; 0.584 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.696      ;
; 0.585 ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.711      ;
; 0.594 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[7]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.713      ;
; 0.595 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[2]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.714      ;
; 0.595 ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.721      ;
; 0.597 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.723      ;
; 0.599 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[6]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.718      ;
; 0.602 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[3]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.721      ;
; 0.603 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[8]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.722      ;
; 0.619 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[10]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.734      ;
; 0.620 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[11]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.735      ;
; 0.622 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[15]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.737      ;
; 0.622 ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.748      ;
; 0.625 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[14]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.740      ;
; 0.627 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.752      ;
; 0.628 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[17]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.743      ;
; 0.629 ; Debounce:deb0|counter_r[0]            ; Debounce:deb0|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.752      ;
; 0.634 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[9]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.749      ;
; 0.646 ; Debounce:deb2|o_debounced_r           ; Debounce:deb2|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.768      ;
; 0.647 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.033      ; 0.764      ;
; 0.648 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|play_finish_r    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.773      ;
; 0.650 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.776      ;
; 0.652 ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; Top:top0|AudDSP:dsp0|state_r.S_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.778      ;
; 0.654 ; Top:top0|AudDSP:dsp0|state_r.S_FAST   ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.780      ;
; 0.670 ; Top:top0|AudDSP:dsp0|sram_addr_r[0]   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.796      ;
; 0.676 ; Debounce:deb0|counter_r[2]            ; Debounce:deb0|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.799      ;
; 0.689 ; Debounce:deb1|counter_r[0]            ; Debounce:deb1|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 0.817      ;
; 0.698 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[4]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.033      ; 0.815      ;
; 0.704 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[1]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.033      ; 0.821      ;
; 0.707 ; Debounce:deb1|o_debounced_r           ; Debounce:deb1|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 0.835      ;
; 0.717 ; Top:top0|AudDSP:dsp0|sram_addr_r[16]  ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.842      ;
; 0.720 ; Top:top0|AudDSP:dsp0|state_r.S_SLOW   ; Top:top0|AudDSP:dsp0|sram_addr_r[5]   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.033      ; 0.837      ;
; 0.724 ; Top:top0|AudDSP:dsp0|sram_addr_r[18]  ; Top:top0|AudDSP:dsp0|sram_addr_r[19]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; Top:top0|AudDSP:dsp0|sram_addr_r[12]  ; Top:top0|AudDSP:dsp0|sram_addr_r[13]  ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.849      ;
; 0.724 ; Top:top0|AudDSP:dsp0|state_r.S_LRC1   ; Top:top0|AudDSP:dsp0|state_r.S_LRC0   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.850      ;
; 0.730 ; Debounce:deb2|counter_r[2]            ; Debounce:deb2|neg_r                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.852      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.216 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.217 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.342      ;
; 0.218 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.343      ;
; 0.220 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.345      ;
; 0.247 ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.273 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.297 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.301 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.304 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.306 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.309 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.312 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.320 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.446      ;
; 0.331 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.456      ;
; 0.337 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.462      ;
; 0.345 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.470      ;
; 0.351 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.476      ;
; 0.355 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.480      ;
; 0.373 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.498      ;
; 0.379 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.506      ;
; 0.382 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.508      ;
; 0.392 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.517      ;
; 0.404 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.528      ;
; 0.410 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.535      ;
; 0.418 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.544      ;
; 0.423 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 0.554      ;
; 0.425 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.551      ;
; 0.426 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 0.557      ;
; 0.426 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.551      ;
; 0.430 ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 0.561      ;
; 0.436 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.561      ;
; 0.438 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.564      ;
; 0.451 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.453 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.456 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.582      ;
; 0.461 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.463 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.467 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.470 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.592      ;
; 0.470 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.595      ;
; 0.471 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.472 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.594      ;
; 0.473 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.598      ;
; 0.477 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.602      ;
; 0.478 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.603      ;
; 0.479 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.604      ;
; 0.482 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.608      ;
; 0.484 ; Top:top0|I2CInitializer:init0|state_r.S_START                       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.609      ;
; 0.487 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.612      ;
; 0.497 ; Top:top0|I2CInitializer:init0|start_r                               ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.615      ;
; 0.498 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.623      ;
; 0.508 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.633      ;
; 0.509 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.636      ;
; 0.510 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.635      ;
; 0.515 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.642      ;
; 0.516 ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; Top:top0|I2CInitializer:init0|start_r                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.523 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[0]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.529 ; Top:top0|I2CInitializer:init0|counter_r[1]                          ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ; Top:top0|I2CInitializer:init0|counter_r[2]                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.655      ;
; 0.534 ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.659      ;
; 0.536 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.662      ;
; 0.536 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.662      ;
; 0.537 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.662      ;
; 0.538 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.662      ;
; 0.538 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.663      ;
; 0.539 ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.664      ;
; 0.547 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.672      ;
; 0.551 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.677      ;
; 0.562 ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.688      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                            ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.239 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.697     ; 1.864      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT21               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT20               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT19               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT18               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT17               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT16               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT15               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT14               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT13               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT12               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT11               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT10               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT9                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT8                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT7                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT6                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT5                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT4                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT3                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT2                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10~DATAOUT1                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|mac_out10                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT9 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT8 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
; -1.238 ; Reset_Delay:u2|oRST_2 ; RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.698     ; 1.862      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.055      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.045      ;
; 6.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 2.073      ;
; 6.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.630     ; 2.063      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.847      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.802     ; 1.830      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.802     ; 1.830      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 1.845      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.802     ; 1.830      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.802     ; 1.830      ;
; 6.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.832      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.623 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 3.242      ;
; 16.968 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.071      ; 3.090      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.152 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.815      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.155 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.812      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.217 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.750      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.289 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.678      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.553      ;
; 17.411 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.575 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.282      ; 0.941      ;
; 0.586 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.282      ; 0.952      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.944 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.086      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 0.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 1.097      ;
; 1.180 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.547      ;
; 1.199 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.566      ;
; 1.288 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.655      ;
; 1.355 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.722      ;
; 1.363 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.730      ;
; 1.422 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.789      ;
; 1.435 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.276      ; 1.795      ;
; 1.436 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.803      ;
; 1.465 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.832      ;
; 1.466 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.283      ; 1.833      ;
; 1.494 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.276      ; 1.854      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.276      ; 1.856      ;
; 1.539 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.276      ; 1.899      ;
; 1.539 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.276      ; 1.899      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.549 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.692      ;
; 1.552 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.276      ; 1.912      ;
; 1.566 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.015     ; 1.635      ;
; 1.566 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.015     ; 1.635      ;
; 1.566 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.015     ; 1.635      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.019     ; 1.632      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.019     ; 1.632      ;
; 1.567 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.018     ; 1.633      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.711      ;
; 1.580 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.029     ; 1.635      ;
; 1.580 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.029     ; 1.635      ;
; 1.580 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.029     ; 1.635      ;
; 1.580 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.029     ; 1.635      ;
; 1.580 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.023     ; 1.641      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.073 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.137      ;
; 1.073 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.137      ;
; 1.073 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.137      ;
; 1.073 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.137      ;
; 1.073 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.137      ;
; 1.073 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.137      ;
; 1.073 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.137      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.075 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4 ; VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.031     ; 1.134      ;
; 1.210 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[1]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.008      ; 1.308      ;
; 1.210 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[2]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.008      ; 1.308      ;
; 1.210 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[3]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.008      ; 1.308      ;
; 1.210 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[4]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.008      ; 1.308      ;
; 1.210 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[5]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.008      ; 1.308      ;
; 1.210 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[6]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.008      ; 1.308      ;
; 1.210 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[7]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.008      ; 1.308      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[0]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[8]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[9]    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[10]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[11]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[12]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[13]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[14]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 1.363 ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|dffe4   ; VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2|q_b[15]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.006      ; 1.459      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.780 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.686      ;
; 2.781 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.700      ;
; 2.781 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.700      ;
; 2.781 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.700      ;
; 2.781 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.700      ;
; 2.781 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.700      ;
; 2.781 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.700      ;
; 2.781 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.700      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.271     ; 1.695      ;
; 2.783 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                            ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.676      ;
; 2.783 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.676      ;
; 2.783 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.676      ;
; 2.783 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.676      ;
; 2.783 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.676      ;
; 2.783 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.676      ;
; 2.783 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.676      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.798 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.289     ; 1.693      ;
; 2.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.468     ; 1.699      ;
; 2.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.468     ; 1.699      ;
; 2.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.468     ; 1.699      ;
; 2.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.468     ; 1.699      ;
; 2.983 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.468     ; 1.699      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                            ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.686      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                           ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.484     ; 1.684      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.686      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.486     ; 1.682      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.686      ;
; 2.984 ; Reset_Delay:u2|oRST_0                                                                                                                                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.486     ; 1.682      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.270     ; 1.684      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.270     ; 1.684      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.270     ; 1.684      ;
; 2.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.716      ;
; 2.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.716      ;
; 2.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.716      ;
; 2.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.702      ;
; 2.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.259     ; 1.699      ;
; 2.790 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.294     ; 1.680      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.712      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.706      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.706      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.706      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.706      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.702      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.713      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.716      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.718      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.705      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.702      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.706      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.706      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.702      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                 ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[0]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[1]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[2]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[3]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[4]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[5]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[6]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev1[7]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[0]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[1]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[2]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[3]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[4]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[5]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[6]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Row1_prev2[7]                                                                            ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[10] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[11] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[12] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[13] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[14] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[15] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[16] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[17] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[9]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[10] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[11] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[12] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[13] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[14] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[15] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[16] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[17] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[9]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[0]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[1]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[2]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[3]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[4]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[5]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[6]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[7]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[8]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[0]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[1]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[2]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[3]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[4]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[5]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[6]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[7]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|dffe8a[8]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[0]                                                                               ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[1]                                                                               ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[2]                                                                               ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[3]                                                                               ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[4]                                                                               ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[5]                                                                               ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[6]                                                                               ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|Sobel:sobel0|odata_r[7]                                                                               ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[0]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[1]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[2]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[3]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[4]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[5]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[6]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[7]                                                                           ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|EdgePixel[8]                                                                           ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][7]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][8]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][0]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][1]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][2]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][3]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][4]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][5]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][6]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][7]                                                                        ;
; 12.255 ; 12.471       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][8]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[0][11]                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[0][12]                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][0]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][1]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][2]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][3]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][4]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][5]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[2][6]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][0]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][1]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][2]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][3]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][4]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][5]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][6]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][7]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[3][8]                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][10]                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|CalcHand:calc0|skincount[4][11]                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                                                             ;
+--------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------+
; 40.561 ; 40.745       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[0]          ;
; 40.561 ; 40.745       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[12]         ;
; 40.561 ; 40.745       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[4]          ;
; 40.561 ; 40.745       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[8]          ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[10]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[11]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[12]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[13]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[14]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[15]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[16]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[17]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[18]  ;
; 40.566 ; 40.750       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[19]  ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[0]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[1]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[2]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[3]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[4]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[5]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[6]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[7]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[8]   ;
; 40.567 ; 40.751       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|address_r[9]   ;
; 40.569 ; 40.753       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_IDLE     ;
; 40.569 ; 40.753       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_LRC1     ;
; 40.569 ; 40.753       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_PROC     ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[10]         ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[11]         ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[13]         ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[14]         ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[15]         ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[1]          ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[2]          ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[3]          ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[5]          ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[6]          ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[7]          ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|data_r[9]          ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_I2CED                      ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_IDLE                       ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_PLAY                       ;
; 40.570 ; 40.754       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_PLAY_PAUSE                 ;
; 40.574 ; 40.758       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_RECD                       ;
; 40.574 ; 40.758       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|state_r.S_RECD_PAUSE                 ;
; 40.575 ; 40.759       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[0]        ;
; 40.575 ; 40.759       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[1]        ;
; 40.575 ; 40.759       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[2]        ;
; 40.575 ; 40.759       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|det_16_r[3]        ;
; 40.582 ; 40.766       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.S_LRC0     ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[0]                        ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[11]                       ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[12]                       ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[13]                       ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[14]                       ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[19]                       ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[2]                        ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[3]                        ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[4]                        ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[5]                        ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[6]                        ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[8]                        ;
; 40.583 ; 40.767       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[9]                        ;
; 40.584 ; 40.768       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[15]                       ;
; 40.584 ; 40.768       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[16]                       ;
; 40.584 ; 40.768       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[17]                       ;
; 40.584 ; 40.768       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[18]                       ;
; 40.584 ; 40.768       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[7]                        ;
; 40.588 ; 40.772       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[10]                       ;
; 40.588 ; 40.772       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|end_addr_r[1]                        ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[0]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[1]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[2]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[3]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[4]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[5]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[6]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[7]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|cnt_r[8]               ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[0]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[1]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[2]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[3]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[4]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[5]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[6]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[7]             ;
; 40.675 ; 40.859       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|Volume:volume|count_r[8]             ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[11]     ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[12]     ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[2]      ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[8]      ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|data_r[9]      ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|det_16_r[0]    ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|det_16_r[1]    ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|det_16_r[2]    ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|det_16_r[3]    ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|lrc_r          ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.S_DATA ;
; 40.679 ; 40.863       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.S_IDLE ;
+--------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|neg_r                    ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|neg_r                    ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|neg_r                    ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[2]    ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[3]    ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[6]    ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[7]    ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[8]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[0]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[1]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|counter_r[2]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|o_debounced_r            ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[0]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[1]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|counter_r[2]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|o_debounced_r            ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[0]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[1]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|counter_r[2]             ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb2|o_debounced_r            ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|audplayer_en_r    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[0]        ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[1]        ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|count_r[2]        ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[0]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[10]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[11]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[12]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[13]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[14]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[15]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[1]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[2]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[3]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[4]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[5]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[6]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[7]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[8]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|dac_data_r[9]     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[0]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[10] ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[11] ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[12] ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[14] ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[15] ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[1]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[2]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[3]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[4]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[6]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[7]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[8]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[9]  ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|play_finish_r     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[0]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[10]   ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[11]   ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[14]   ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[15]   ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[17]   ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[1]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[4]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[5]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[9]    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_FAST    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_IDLE    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_LRC0    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_LRC1    ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_REV     ;
; 41.447 ; 41.663       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|state_r.S_SLOW    ;
; 41.448 ; 41.664       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[12]   ;
; 41.448 ; 41.664       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[13]   ;
; 41.448 ; 41.664       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[16]   ;
; 41.448 ; 41.664       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[18]   ;
; 41.448 ; 41.664       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[19]   ;
; 41.457 ; 41.641       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[13] ;
; 41.457 ; 41.641       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[5]  ;
; 41.473 ; 41.689       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[13] ;
; 41.473 ; 41.689       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[5]  ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb0|neg_r                    ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Debounce:deb1|neg_r                    ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|audplayer_en_r    ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[11] ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[14] ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[15] ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[1]  ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[3]  ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[7]  ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[8]  ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|origin_data_r[9]  ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[10]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[11]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[12]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[13]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[14]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[15]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[16]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[17]   ;
; 41.483 ; 41.667       ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|AudDSP:dsp0|sram_addr_r[18]   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                      ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                              ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|fin_r                                 ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|start_r                               ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_START                       ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[0]                         ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[10]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[11]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[12]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[1]                         ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[2]                         ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[3]                         ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[4]                         ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|reg_data_r[9]                         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[0]                  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[1]                  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[2]                  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|counter_r[3]                  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|fin_r                         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|oen_r                         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_LOWER ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_REG_DATA_UPPER ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|prev_state_r.S_RW             ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ACK                 ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_ADDR                ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_IDLE                ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_LOWER      ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_REG_DATA_UPPER      ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_RW                  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_START               ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|I2C:i2c|state_r.S_STOP                ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[0]                          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[1]                          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|counter_r[2]                          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|fin_r                                 ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|start_r                               ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_FINISH                      ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_IDLE                        ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_SETTING                     ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|I2CInitializer:init0|state_r.S_START                       ;
; 4999.988 ; 4999.988     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; pll0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl|inclk[0]                 ;
; 4999.988 ; 4999.988     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; pll0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl|outclk                   ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[0]|clk                                        ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[10]|clk                                       ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[11]|clk                                       ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[12]|clk                                       ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[1]|clk                                        ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[2]|clk                                        ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[3]|clk                                        ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[4]|clk                                        ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|reg_data_r[9]|clk                                        ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[0]|clk                                         ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[1]|clk                                         ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|counter_r[2]|clk                                         ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|fin_r|clk                                                ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[0]|clk                                     ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[1]|clk                                     ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[2]|clk                                     ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|counter_r[3]|clk                                     ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|fin_r|clk                                            ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|oen_r|clk                                            ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_REG_DATA_LOWER|clk                    ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_REG_DATA_UPPER|clk                    ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|prev_state_r.S_RW|clk                                ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_ACK|clk                                    ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_ADDR|clk                                   ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_IDLE|clk                                   ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_REG_DATA_LOWER|clk                         ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_REG_DATA_UPPER|clk                         ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; top0|init0|i2c|state_r.S_RW|clk                                     ;
+----------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; 1.322  ; 2.148  ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; 1.391  ; 2.205  ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; 2.838  ; 3.937  ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; 2.261  ; 3.062  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.261  ; 3.062  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 1.531  ; 2.389  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 1.531  ; 2.389  ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; 3.867  ; 4.782  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; 3.575  ; 4.506  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; 3.528  ; 4.454  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; 3.575  ; 4.506  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; 3.442  ; 4.361  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 40.888 ; 41.780 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 40.883 ; 41.769 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 40.734 ; 41.729 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 40.888 ; 41.780 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 40.756 ; 41.768 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 40.735 ; 41.615 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 40.707 ; 41.700 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 40.599 ; 41.468 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 40.489 ; 41.479 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 40.615 ; 41.459 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 40.296 ; 41.235 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 40.437 ; 41.252 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 40.476 ; 41.453 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 40.552 ; 41.405 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 40.649 ; 41.686 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 40.521 ; 41.429 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 40.231 ; 41.211 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; 37.164 ; 38.050 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; 37.164 ; 38.050 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; 36.810 ; 37.742 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; 36.785 ; 37.622 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; 5.609  ; 6.382  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; 5.460  ; 6.207  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; 4.672  ; 5.642  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.914  ; 3.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.357  ; 3.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.041  ; 2.760  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.561  ; 3.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.327  ; 3.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.532  ; 3.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.034  ; 2.753  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.051  ; 2.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.022  ; 2.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.564  ; 3.394  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.720  ; 3.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.064  ; 2.785  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.646  ; 3.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.036  ; 2.755  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.597  ; 3.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.514  ; 3.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.416  ; 3.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.707  ; 3.536  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.010  ; 2.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.029  ; 2.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.012  ; 2.730  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.914  ; 3.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.663  ; 3.477  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.750  ; 3.571  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.293  ; 3.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.275  ; 3.032  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.228  ; 2.968  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.556  ; 3.357  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 1.990  ; 2.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.986  ; 2.705  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.621  ; 3.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 3.599  ; 4.542  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.599  ; 4.542  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 7.311  ; 8.003  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; 6.827  ; 7.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; 7.311  ; 8.003  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; 6.759  ; 7.490  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; 6.967  ; 7.601  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; 6.687  ; 7.423  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; 6.687  ; 7.291  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; 6.550  ; 7.281  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; 6.550  ; 7.196  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; 5.238  ; 6.296  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; 5.393  ; 6.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; 5.115  ; 6.156  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; 3.670  ; 4.684  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; -1.093 ; -1.889 ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; -0.842 ; -1.623 ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; -2.298 ; -3.051 ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; -1.130 ; -1.973 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.130 ; -1.973 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.642 ; -1.414 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.642 ; -1.414 ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; -2.758 ; -3.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; -2.619 ; -3.501 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; -2.767 ; -3.691 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; -2.718 ; -3.632 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; -2.619 ; -3.501 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.138 ; -4.077 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.575 ; -4.563 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.632 ; -4.599 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.627 ; -4.630 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.905 ; -4.922 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.593 ; -4.593 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.970 ; -4.990 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.138 ; -4.077 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.898 ; -4.915 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.569 ; -4.537 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.803 ; -4.781 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.235 ; -4.185 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.218 ; -4.141 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.609 ; -4.605 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.887 ; -4.948 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.691 ; -4.691 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.685 ; -4.702 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; -2.783 ; -3.679 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; -3.756 ; -4.701 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; -3.449 ; -4.348 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; -3.278 ; -4.226 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; -2.921 ; -3.826 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; -2.853 ; -3.756 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; -2.783 ; -3.679 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -1.942 ; -2.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.636 ; -2.344 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.138 ; -2.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.911 ; -2.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.109 ; -2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.628 ; -2.335 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.645 ; -2.355 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.616 ; -2.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.122 ; -2.935 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.291 ; -3.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.658 ; -2.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.222 ; -2.996 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.630 ; -2.337 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.173 ; -2.943 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.090 ; -2.856 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -1.994 ; -2.762 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.275 ; -3.088 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.604 ; -2.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.624 ; -2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.607 ; -2.314 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.475 ; -3.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.233 ; -3.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.320 ; -3.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.876 ; -2.624 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.858 ; -2.601 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.813 ; -2.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.132 ; -2.918 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.584 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.195 ; -2.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.814 ; -3.746 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.814 ; -3.746 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -2.925 ; -3.883 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; -4.434 ; -5.179 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; -4.829 ; -5.651 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; -4.368 ; -5.100 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; -4.497 ; -5.268 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; -4.298 ; -5.034 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; -4.229 ; -4.967 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; -4.166 ; -4.897 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; -4.178 ; -4.916 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; -3.923 ; -4.918 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; -3.682 ; -4.646 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; -3.591 ; -4.558 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; -2.925 ; -3.883 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 8.795  ; 9.165  ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 3.947  ; 4.073  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 3.947  ; 4.073  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 8.267  ; 8.193  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 6.335  ; 6.217  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 8.267  ; 8.193  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 6.212  ; 6.578  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 6.768  ; 6.594  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 7.011  ; 7.006  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 7.680  ; 7.391  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 6.673  ; 6.365  ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 5.673  ; 6.017  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 5.134  ; 5.418  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 5.673  ; 6.017  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 5.476  ; 5.794  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 5.373  ; 5.677  ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 8.802  ; 8.904  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 6.572  ; 6.665  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 6.095  ; 6.202  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 6.510  ; 6.688  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 7.008  ; 7.207  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 7.297  ; 7.571  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 7.333  ; 7.646  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 7.175  ; 7.468  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 6.536  ; 6.679  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 5.779  ; 5.902  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 7.433  ; 7.335  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 7.034  ; 7.282  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 5.660  ; 5.736  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 8.802  ; 8.904  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 5.942  ; 6.006  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 6.595  ; 6.761  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 7.398  ; 7.270  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 5.587  ; 5.667  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 5.865  ; 5.998  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 6.992  ; 7.200  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 7.741  ; 7.664  ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 5.893  ; 6.233  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 4.160  ; 4.296  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 4.048  ; 4.183  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 4.470  ; 4.642  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 4.330  ; 4.486  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 4.333  ; 4.485  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 4.662  ; 4.852  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 4.697  ; 4.908  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 5.893  ; 6.233  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 4.749  ; 4.895  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 4.435  ; 4.548  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 3.885  ; 3.965  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 5.006  ; 5.170  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 5.465  ; 5.699  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 5.246  ; 5.482  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 4.082  ; 4.138  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 5.297  ; 5.541  ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 6.765  ; 6.381  ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 5.889  ; 6.218  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.689  ; 4.725  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 3.919  ; 4.178  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 5.676  ; 5.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 3.529  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 1.558  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.850  ; 5.962  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.886  ; 4.122  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.585  ; 3.794  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.721  ; 3.946  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.282  ; 4.543  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.496  ; 4.818  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.283  ; 5.718  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.101  ; 5.477  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.328  ; 4.590  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.366  ; 3.555  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.994  ; 5.000  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.444  ; 4.733  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.352  ; 3.505  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.850  ; 5.962  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.722  ; 3.886  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.291  ; 4.543  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.160  ; 5.129  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.247  ; 3.384  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.559  ; 3.778  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.555  ; 4.868  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.511  ; 5.516  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.517  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.731  ; 4.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.434  ; 2.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.347  ; 3.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.671  ; 2.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.566  ; 2.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.238  ; 3.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.571  ; 3.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.646  ; 3.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.731  ; 4.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.233  ; 3.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.845  ; 2.955  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.528  ; 2.624  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.972  ; 3.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.330  ; 3.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.330  ; 3.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.499  ; 2.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.521  ; 3.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.430  ; 3.604  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.746  ; 2.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.181  ; 5.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.153  ; 4.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.878  ; 3.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.560  ; 4.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.334  ; 4.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.461  ; 4.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.164  ; 4.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.540  ; 4.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.539  ; 4.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.796  ; 4.870  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.586  ; 4.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.381  ; 4.404  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.763  ; 4.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.538  ; 4.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.606  ; 4.791  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.755  ; 4.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.981  ; 4.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.334  ; 4.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.181  ; 5.356  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.310  ; 4.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.911  ; 5.057  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.649  ; 4.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.124  ; 5.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.195  ; 4.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.320  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.063  ; 5.255  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 4.687  ; 4.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 4.548  ; 4.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 4.893  ; 4.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.215  ; 4.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.844  ; 4.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.039  ; 5.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.556  ; 4.693  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.331  ; 3.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.753  ; 2.831  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.331  ; 3.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.906  ; 3.005  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.748  ; 2.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.977  ; 3.107  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.392  ; 3.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 4.344  ; 4.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 4.344  ; 4.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 3.785  ; 3.586  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 4.012  ; 3.805  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 3.730  ; 3.978  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 6.407  ; 5.927  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 5.534  ; 5.743  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 5.646  ; 5.810  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 5.306  ; 5.455  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 4.799  ; 4.866  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 4.785  ; 4.835  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 6.407  ; 5.927  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 4.593  ; 4.641  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 5.775  ; 5.901  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 4.641  ; 5.057  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 4.526  ; 4.882  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 4.185  ; 4.496  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 5.775  ; 5.901  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.312  ; 3.444  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.723  ; 2.775  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.652  ; 2.694  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 3.312  ; 3.444  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.725  ; 2.770  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.015  ; 3.092  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.737  ; 2.806  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.933  ; 3.032  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.884  ; 2.951  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.393  ; 3.557  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.049  ; 4.328  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.476  ; 3.631  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.233  ; 3.381  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.010  ; 3.121  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.861  ; 2.959  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.049  ; 4.328  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.365  ; 3.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.680  ; 3.878  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.629  ; 3.814  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.293  ; 3.458  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.220  ; 3.369  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.748  ; 2.810  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.889  ; 2.970  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.866  ; 2.936  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.892  ; 2.994  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.220  ; 3.369  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.542  ; 2.584  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.124  ; 3.259  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.034  ; 3.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.757  ; 2.822  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 6.531  ; 6.890  ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 3.809  ; 3.928  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 3.809  ; 3.928  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 5.476  ; 5.353  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 5.476  ; 5.353  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 7.278  ; 7.337  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 5.539  ; 5.694  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 5.894  ; 5.717  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 6.037  ; 6.329  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 6.796  ; 6.418  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 6.190  ; 5.935  ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 4.949  ; 5.220  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 4.949  ; 5.220  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 5.468  ; 5.797  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 5.279  ; 5.582  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 5.181  ; 5.470  ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 4.785  ; 4.898  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 5.073  ; 5.245  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 4.831  ; 4.985  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 5.157  ; 5.336  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 5.906  ; 6.163  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 5.916  ; 6.187  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 6.479  ; 6.838  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 6.163  ; 6.464  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 5.643  ; 5.864  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 4.948  ; 5.118  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 6.412  ; 6.373  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 6.020  ; 6.286  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 4.785  ; 4.898  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 7.765  ; 7.892  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 4.848  ; 4.950  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 5.598  ; 5.787  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 6.748  ; 6.688  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 5.212  ; 5.283  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 4.965  ; 5.129  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 6.065  ; 6.356  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 7.151  ; 7.157  ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 3.757  ; 3.831  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 4.016  ; 4.146  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 3.909  ; 4.035  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 4.314  ; 4.477  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 4.180  ; 4.327  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 4.182  ; 4.326  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 4.499  ; 4.679  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 4.532  ; 4.732  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 5.680  ; 6.004  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 4.587  ; 4.724  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 4.284  ; 4.389  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 3.757  ; 3.831  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 4.833  ; 4.988  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 5.272  ; 5.494  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 5.059  ; 5.284  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 3.941  ; 3.993  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 5.108  ; 5.340  ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 6.473  ; 6.128  ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 5.677  ; 5.991  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.528  ; 4.560  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 3.496  ; 3.351  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 3.731  ; 3.931  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 3.162  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 1.274  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.886  ; 3.014  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.469  ; 3.689  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.201  ; 3.392  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.341  ; 3.554  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.876  ; 4.127  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.086  ; 4.392  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.832  ; 5.244  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.640  ; 4.994  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.919  ; 4.161  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.971  ; 3.147  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.617  ; 4.603  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.038  ; 4.315  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.984  ; 3.120  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.445  ; 5.543  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.317  ; 3.467  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.886  ; 4.121  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.775  ; 4.730  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.886  ; 3.014  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.177  ; 3.377  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.139  ; 4.437  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.111  ; 5.098  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.232  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.108  ; 2.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.108  ; 2.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.984  ; 3.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.333  ; 2.436  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.237  ; 2.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.881  ; 3.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.200  ; 3.361  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.270  ; 3.471  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.351  ; 3.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.876  ; 3.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.503  ; 2.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.196  ; 2.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.626  ; 2.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.170  ; 2.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.965  ; 3.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.170  ; 2.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.153  ; 3.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.065  ; 3.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.408  ; 2.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 3.079  ; 3.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.157  ; 3.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.174  ; 3.322  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.758  ; 3.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.390  ; 3.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.805  ; 3.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.307  ; 3.456  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.749  ; 3.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.581  ; 3.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.714  ; 3.866  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.561  ; 3.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.317  ; 3.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.748  ; 3.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.575  ; 3.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.554  ; 3.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.690  ; 3.921  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.094  ; 3.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.079  ; 3.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.905  ; 4.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.287  ; 3.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.637  ; 3.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.733  ; 3.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.319  ; 4.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.180  ; 3.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.352  ; 3.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.930  ; 4.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.781  ; 3.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.682  ; 3.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.764  ; 3.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.344  ; 3.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.729  ; 3.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.982  ; 4.242  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.454  ; 3.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.406  ; 2.488  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.416  ; 2.488  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.970  ; 3.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.562  ; 2.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.406  ; 2.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.630  ; 2.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.029  ; 3.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 3.346  ; 3.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 3.935  ; 4.262  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 3.396  ; 3.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 3.614  ; 3.417  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 3.346  ; 3.581  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 3.628  ; 3.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 4.532  ; 4.968  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 4.699  ; 4.832  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 4.535  ; 4.457  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 3.830  ; 3.873  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 3.836  ; 4.111  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 5.653  ; 5.233  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 3.628  ; 3.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 3.788  ; 4.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 4.221  ; 4.619  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 4.115  ; 4.454  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 3.788  ; 4.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 5.371  ; 5.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.314  ; 2.351  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.381  ; 2.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.314  ; 2.351  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.945  ; 3.070  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.383  ; 2.424  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.661  ; 2.733  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.394  ; 2.458  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.581  ; 2.674  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.535  ; 2.597  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.022  ; 3.177  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.511  ; 2.603  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.102  ; 3.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.868  ; 3.008  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.655  ; 2.760  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.511  ; 2.603  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.654  ; 3.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.998  ; 3.138  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.298  ; 3.486  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.251  ; 3.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.925  ; 3.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.205  ; 2.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.403  ; 2.461  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.539  ; 2.615  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.518  ; 2.583  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.541  ; 2.637  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.857  ; 2.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.205  ; 2.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.765  ; 2.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.678  ; 2.790  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.413  ; 2.474  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 5.160 ;    ;    ; 5.633 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.502 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 5.811 ; 5.718 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 6.414 ; 6.340 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 6.105 ; 6.031 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 6.092 ; 6.018 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 6.092 ; 6.018 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 6.415 ; 6.341 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 6.423 ; 6.349 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 6.423 ; 6.349 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 6.413 ; 6.339 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 5.964 ; 5.871 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 5.811 ; 5.718 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 6.155 ; 6.062 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 6.060 ; 5.967 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 6.172 ; 6.079 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 6.317 ; 6.243 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 6.415 ; 6.341 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 6.317 ; 6.243 ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 3.614 ; 3.540 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.517 ; 2.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.897 ; 2.804 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.717 ; 2.624 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.129 ; 3.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.932 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.129 ; 3.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.141 ; 3.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.141 ; 3.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.693 ; 2.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.931 ; 2.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.931 ; 2.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.132 ; 3.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.743 ; 2.650 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.132 ; 3.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.931 ; 2.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.656 ; 2.591 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.931 ; 2.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.894 ; 2.801 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.719 ; 2.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.705 ; 2.612 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.888 ; 2.795 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.888 ; 2.795 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.877 ; 2.784 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.894 ; 2.801 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.879 ; 2.786 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.931 ; 2.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.675 ; 2.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.675 ; 2.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.675 ; 2.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.693 ; 2.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.517 ; 2.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.693 ; 2.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.691 ; 2.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 5.590 ; 5.497 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 6.160 ; 6.086 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 5.863 ; 5.789 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 5.850 ; 5.776 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 5.850 ; 5.776 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 6.160 ; 6.086 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 6.169 ; 6.095 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 6.169 ; 6.095 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 6.159 ; 6.085 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 5.738 ; 5.645 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 5.590 ; 5.497 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 5.921 ; 5.828 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 5.830 ; 5.737 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 5.937 ; 5.844 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 6.067 ; 5.993 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 6.160 ; 6.086 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 6.067 ; 5.993 ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 3.236 ; 3.162 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.195 ; 2.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.559 ; 2.466 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.386 ; 2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.781 ; 2.688 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.593 ; 2.500 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.781 ; 2.688 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.793 ; 2.700 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.793 ; 2.700 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.363 ; 2.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.592 ; 2.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.592 ; 2.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.785 ; 2.692 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.411 ; 2.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.785 ; 2.692 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.591 ; 2.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.325 ; 2.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.592 ; 2.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.556 ; 2.463 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.389 ; 2.296 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.375 ; 2.282 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.550 ; 2.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.550 ; 2.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.540 ; 2.447 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.556 ; 2.463 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.542 ; 2.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.592 ; 2.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.346 ; 2.253 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.346 ; 2.253 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.346 ; 2.253 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.363 ; 2.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.195 ; 2.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.363 ; 2.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.361 ; 2.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 6.056     ; 6.149     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 6.756     ; 6.830     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 6.415     ; 6.489     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 6.397     ; 6.471     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 6.397     ; 6.471     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 6.755     ; 6.829     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 6.789     ; 6.863     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 6.789     ; 6.863     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 6.779     ; 6.853     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 6.217     ; 6.310     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 6.056     ; 6.149     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 6.466     ; 6.559     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 6.345     ; 6.438     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 6.479     ; 6.572     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 6.649     ; 6.723     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 6.755     ; 6.829     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 6.649     ; 6.723     ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 3.793     ; 3.867     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.556     ; 2.649     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.978     ; 3.071     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.778     ; 2.871     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.260     ; 3.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.036     ; 3.129     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.260     ; 3.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.277     ; 3.370     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.277     ; 3.370     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.757     ; 2.850     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.035     ; 3.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.035     ; 3.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.268     ; 3.361     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.815     ; 2.908     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.268     ; 3.361     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.032     ; 3.125     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.756     ; 2.821     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.035     ; 3.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.979     ; 3.072     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.782     ; 2.875     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.763     ; 2.856     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.973     ; 3.066     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.973     ; 3.066     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.954     ; 3.047     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.979     ; 3.072     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.954     ; 3.047     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.035     ; 3.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.719     ; 2.812     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.719     ; 2.812     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.719     ; 2.812     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.757     ; 2.850     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.556     ; 2.649     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.757     ; 2.850     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.750     ; 2.843     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 5.800     ; 5.893     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 6.463     ; 6.537     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 6.135     ; 6.209     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 6.118     ; 6.192     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 6.118     ; 6.192     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 6.462     ; 6.536     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 6.495     ; 6.569     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 6.495     ; 6.569     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 6.485     ; 6.559     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 5.954     ; 6.047     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 5.800     ; 5.893     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 6.194     ; 6.287     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 6.077     ; 6.170     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 6.206     ; 6.299     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 6.360     ; 6.434     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 6.462     ; 6.536     ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 6.360     ; 6.434     ; Rise       ; AUD_BCLK                                       ;
; I2C_SDAT     ; CLOCK_50   ; 3.405     ; 3.479     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.228     ; 2.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.633     ; 2.726     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.441     ; 2.534     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.904     ; 2.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.689     ; 2.782     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.904     ; 2.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.920     ; 3.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.920     ; 3.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.421     ; 2.514     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.688     ; 2.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.688     ; 2.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.911     ; 3.004     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.476     ; 2.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.911     ; 3.004     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.685     ; 2.778     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.418     ; 2.483     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.688     ; 2.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.634     ; 2.727     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.445     ; 2.538     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.427     ; 2.520     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.628     ; 2.721     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.628     ; 2.721     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.610     ; 2.703     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.634     ; 2.727     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.610     ; 2.703     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.688     ; 2.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.385     ; 2.478     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.385     ; 2.478     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.385     ; 2.478     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.421     ; 2.514     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.228     ; 2.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.421     ; 2.514     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.414     ; 2.507     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.275 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------+-----------+--------+-----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+--------+-----------+---------+---------------------+
; Worst-case Slack                                ; -83.500   ; -3.488 ; -4.456    ; 0.575   ; 4.686               ;
;  AUD_BCLK                                       ; -3.004    ; -3.488 ; N/A       ; N/A     ; 40.561              ;
;  CLOCK2_50                                      ; 14.991    ; 0.181  ; 13.695    ; 0.575   ; 9.272               ;
;  CLOCK3_50                                      ; N/A       ; N/A    ; N/A       ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A       ; N/A    ; N/A       ; N/A     ; 9.400               ;
;  pll0|altpll_0|sd1|pll7|clk[0]                  ; 9993.718  ; 0.182  ; N/A       ; N/A     ; 4999.709            ;
;  pll0|altpll_0|sd1|pll7|clk[1]                  ; -83.500   ; 0.181  ; N/A       ; N/A     ; 41.364              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.140     ; 0.080  ; 2.972     ; 2.770   ; 4.686               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 3.475     ; 0.155  ; -4.456    ; 1.073   ; 12.002              ;
; Design-wide TNS                                 ; -1860.693 ; -3.488 ; -4910.763 ; 0.0     ; 0.0                 ;
;  AUD_BCLK                                       ; -131.125  ; -3.488 ; N/A       ; N/A     ; 0.000               ;
;  CLOCK2_50                                      ; 0.000     ; 0.000  ; 0.000     ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A       ; N/A    ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A       ; N/A    ; N/A       ; N/A     ; 0.000               ;
;  pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.000     ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  pll0|altpll_0|sd1|pll7|clk[1]                  ; -1729.568 ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; 0.000     ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000     ; 0.000  ; -4910.763 ; 0.000   ; 0.000               ;
+-------------------------------------------------+-----------+--------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; 2.505  ; 2.971  ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; 2.727  ; 3.147  ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; 5.744  ; 6.261  ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; 4.477  ; 5.003  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.477  ; 5.003  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.226  ; 3.659  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.226  ; 3.659  ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; 7.526  ; 8.135  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; 6.921  ; 7.535  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; 6.851  ; 7.424  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; 6.921  ; 7.535  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; 6.686  ; 7.281  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 84.337 ; 84.732 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 84.316 ; 84.716 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 84.051 ; 84.667 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 84.337 ; 84.732 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 84.081 ; 84.706 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 84.042 ; 84.431 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 84.024 ; 84.605 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 83.770 ; 84.167 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 83.598 ; 84.177 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 83.862 ; 84.144 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 83.243 ; 83.776 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 83.523 ; 83.790 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 83.609 ; 84.142 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 83.769 ; 84.037 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 83.933 ; 84.521 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 83.615 ; 84.009 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 83.004 ; 83.592 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; 76.604 ; 77.086 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; 76.604 ; 77.086 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; 75.646 ; 76.230 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; 75.793 ; 76.346 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; 10.805 ; 11.431 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; 10.479 ; 11.111 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; 9.228  ; 9.658  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.579  ; 6.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.477  ; 4.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.829  ; 4.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.868  ; 5.306  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.421  ; 4.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.801  ; 5.244  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.818  ; 4.238  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.851  ; 4.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.822  ; 4.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.827  ; 5.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.188  ; 5.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.863  ; 4.282  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.058  ; 5.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.819  ; 4.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.892  ; 5.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.804  ; 5.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.667  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.172  ; 5.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.794  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.830  ; 4.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.797  ; 4.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.579  ; 6.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.100  ; 5.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.308  ; 5.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.412  ; 4.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.375  ; 4.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.289  ; 4.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.845  ; 5.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.790  ; 4.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.771  ; 4.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.940  ; 5.394  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.941  ; 7.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.941  ; 7.505  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 13.778 ; 14.400 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; 12.840 ; 13.654 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; 13.778 ; 14.400 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; 12.699 ; 13.506 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; 13.185 ; 13.743 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; 12.589 ; 13.390 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; 12.563 ; 13.119 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; 12.376 ; 13.156 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; 12.315 ; 12.891 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; 10.085 ; 10.768 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; 10.266 ; 10.791 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; 9.885  ; 10.521 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; 7.030  ; 7.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_ADCDAT   ; AUD_BCLK   ; -1.093 ; -1.889 ; Rise       ; AUD_BCLK                                       ;
; AUD_ADCLRCK  ; AUD_BCLK   ; -0.842 ; -1.600 ; Rise       ; AUD_BCLK                                       ;
; AUD_DACLRCK  ; AUD_BCLK   ; -2.298 ; -3.051 ; Rise       ; AUD_BCLK                                       ;
; KEY[*]       ; CLOCK2_50  ; -1.130 ; -1.973 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.130 ; -1.973 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.642 ; -1.414 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.642 ; -1.414 ; Rise       ; CLOCK2_50                                      ;
; AUD_DACLRCK  ; CLOCK_50   ; -2.758 ; -3.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; KEY[*]       ; CLOCK_50   ; -2.619 ; -3.501 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[0]      ; CLOCK_50   ; -2.767 ; -3.691 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[1]      ; CLOCK_50   ; -2.718 ; -3.632 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  KEY[2]      ; CLOCK_50   ; -2.619 ; -3.501 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.138 ; -4.077 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.575 ; -4.563 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.632 ; -4.599 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.627 ; -4.630 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.905 ; -4.922 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.593 ; -4.593 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.970 ; -4.990 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.138 ; -4.077 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.898 ; -4.915 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.569 ; -4.537 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.803 ; -4.781 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.235 ; -4.185 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.218 ; -4.141 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.609 ; -4.605 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.887 ; -4.948 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.691 ; -4.691 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.685 ; -4.702 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SW[*]        ; CLOCK_50   ; -2.783 ; -3.679 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[0]       ; CLOCK_50   ; -3.756 ; -4.701 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[1]       ; CLOCK_50   ; -3.449 ; -4.348 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[2]       ; CLOCK_50   ; -3.278 ; -4.226 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[4]       ; CLOCK_50   ; -2.921 ; -3.826 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[5]       ; CLOCK_50   ; -2.853 ; -3.756 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SW[6]       ; CLOCK_50   ; -2.783 ; -3.679 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -1.942 ; -2.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.636 ; -2.344 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.138 ; -2.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.911 ; -2.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.109 ; -2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.628 ; -2.335 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.645 ; -2.355 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.616 ; -2.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.122 ; -2.935 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.291 ; -3.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.658 ; -2.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.222 ; -2.996 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.630 ; -2.337 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.173 ; -2.943 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.090 ; -2.856 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -1.994 ; -2.762 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.275 ; -3.088 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.604 ; -2.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.624 ; -2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.607 ; -2.314 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.475 ; -3.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.233 ; -3.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.320 ; -3.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.876 ; -2.624 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.858 ; -2.601 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.813 ; -2.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.132 ; -2.918 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.584 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.195 ; -2.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.814 ; -3.746 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.814 ; -3.746 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -2.925 ; -3.883 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[1]       ; CLOCK2_50  ; -4.434 ; -5.179 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[2]       ; CLOCK2_50  ; -4.829 ; -5.651 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[3]       ; CLOCK2_50  ; -4.368 ; -5.100 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[4]       ; CLOCK2_50  ; -4.497 ; -5.268 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[5]       ; CLOCK2_50  ; -4.298 ; -5.034 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[6]       ; CLOCK2_50  ; -4.229 ; -4.967 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[7]       ; CLOCK2_50  ; -4.166 ; -4.897 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[8]       ; CLOCK2_50  ; -4.178 ; -4.916 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[12]      ; CLOCK2_50  ; -3.923 ; -4.918 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[13]      ; CLOCK2_50  ; -3.682 ; -4.646 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[14]      ; CLOCK2_50  ; -3.591 ; -4.558 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  SW[15]      ; CLOCK2_50  ; -2.925 ; -3.883 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 17.276 ; 17.241 ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 7.738  ; 7.680  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 7.738  ; 7.680  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 15.145 ; 14.752 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 11.978 ; 11.969 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 15.145 ; 14.752 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 12.304 ; 12.399 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 12.706 ; 12.670 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 13.629 ; 13.390 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 14.313 ; 14.395 ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 12.460 ; 12.634 ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 11.170 ; 11.089 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 10.071 ; 10.055 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 11.170 ; 11.089 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 10.803 ; 10.723 ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 10.553 ; 10.493 ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 16.313 ; 15.997 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 12.726 ; 12.660 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 11.784 ; 11.727 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 12.625 ; 12.576 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 13.681 ; 13.444 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 14.247 ; 14.185 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 14.246 ; 14.165 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 14.099 ; 13.970 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 12.699 ; 12.511 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 11.075 ; 11.086 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 13.554 ; 13.212 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 13.701 ; 13.592 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 10.876 ; 10.803 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 16.313 ; 15.997 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 11.461 ; 11.314 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 12.964 ; 12.689 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 13.521 ; 13.045 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 10.787 ; 10.687 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 11.369 ; 11.313 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 13.614 ; 13.467 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 14.276 ; 13.737 ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 11.580 ; 11.454 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 8.032  ; 8.028  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 7.814  ; 7.838  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 8.622  ; 8.682  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 8.445  ; 8.430  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 8.468  ; 8.407  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 9.181  ; 9.115  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 9.161  ; 9.167  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 11.580 ; 11.454 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 9.151  ; 9.058  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 8.585  ; 8.537  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 7.549  ; 7.531  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 9.749  ; 9.603  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 10.558 ; 10.462 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 10.203 ; 10.046 ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 7.941  ; 7.796  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 10.285 ; 10.139 ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 12.634 ; 12.621 ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 11.276 ; 11.272 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.904  ; 8.689  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 7.693  ; 7.678  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 11.345 ; 11.235 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 6.799  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 2.838  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.701 ; 10.487 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.766  ; 7.679  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.139  ; 7.106  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.369  ; 7.305  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.549  ; 8.346  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.956  ; 8.893  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.522 ; 10.487 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.260 ; 10.133 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.634  ; 8.495  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.600  ; 6.631  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.056  ; 8.744  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.822  ; 8.713  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.582  ; 6.551  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.701 ; 10.391 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.435  ; 7.278  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.673  ; 8.458  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.439  ; 9.003  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.451  ; 6.319  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.074  ; 7.073  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.111  ; 8.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.193 ; 9.680  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.720  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.408  ; 7.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.832  ; 4.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.705  ; 6.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.318  ; 5.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.038  ; 5.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.415  ; 6.309  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.147  ; 6.971  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 7.319  ; 7.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.408  ; 7.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 6.465  ; 6.458  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.615  ; 5.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.045  ; 4.974  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.887  ; 5.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.680  ; 6.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.680  ; 6.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.963  ; 4.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 7.065  ; 6.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.842  ; 6.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.486  ; 5.350  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.074 ; 10.034 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.012  ; 8.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.437  ; 7.442  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.985  ; 8.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.393  ; 8.246  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 9.016  ; 8.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.028  ; 7.845  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.925  ; 8.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.912  ; 8.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.443  ; 9.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.915  ; 8.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.443  ; 8.257  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.356  ; 9.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.895  ; 8.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.904  ; 8.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.291  ; 9.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.938  ; 7.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.407  ; 8.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.074 ; 9.923  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.366  ; 8.265  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.544  ; 9.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 9.001  ; 8.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 9.958  ; 10.034 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.067  ; 7.999  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.350  ; 8.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.824  ; 9.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.255  ; 8.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.902  ; 8.671  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 9.637  ; 9.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.187  ; 8.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.543  ; 9.196  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 9.749  ; 9.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.888  ; 8.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.630  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.406  ; 5.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.630  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.756  ; 5.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.450  ; 5.430  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.940  ; 5.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.780  ; 6.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 8.425  ; 8.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 8.425  ; 8.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 6.991  ; 7.017  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 7.345  ; 7.458  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 7.226  ; 7.275  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 11.362 ; 10.701 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 10.676 ; 10.640 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 10.402 ; 10.496 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 10.266 ; 10.117 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 9.058  ; 9.001  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 9.001  ; 8.896  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 11.362 ; 10.701 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 8.656  ; 8.609  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 10.428 ; 10.170 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 9.062  ; 9.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 8.826  ; 8.901  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 8.146  ; 8.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 10.428 ; 10.170 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.438  ; 6.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.243  ; 5.148  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.128  ; 5.021  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 6.438  ; 6.335  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.242  ; 5.127  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.833  ; 5.703  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.289  ; 5.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.751  ; 5.679  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.640  ; 5.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.622  ; 6.544  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.887  ; 7.887  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.789  ; 6.676  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.301  ; 6.233  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.875  ; 5.825  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.604  ; 5.540  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.887  ; 7.887  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.524  ; 6.430  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 7.302  ; 7.168  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 7.058  ; 6.967  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 6.415  ; 6.416  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.307  ; 6.251  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.364  ; 5.265  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.650  ; 5.539  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.541  ; 5.442  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.615  ; 5.580  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.307  ; 6.251  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.929  ; 4.846  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.043  ; 6.035  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.912  ; 5.858  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.328  ; 5.246  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; AUD_DACDAT     ; AUD_BCLK   ; 6.531  ; 6.890  ; Rise       ; AUD_BCLK                                       ;
; EX_IO[*]       ; AUD_BCLK   ; 3.809  ; 3.928  ; Rise       ; AUD_BCLK                                       ;
;  EX_IO[4]      ; AUD_BCLK   ; 3.809  ; 3.928  ; Rise       ; AUD_BCLK                                       ;
; HEX5[*]        ; AUD_BCLK   ; 5.476  ; 5.353  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[0]       ; AUD_BCLK   ; 5.476  ; 5.353  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[1]       ; AUD_BCLK   ; 7.278  ; 7.337  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[2]       ; AUD_BCLK   ; 5.539  ; 5.694  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[3]       ; AUD_BCLK   ; 5.894  ; 5.717  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[4]       ; AUD_BCLK   ; 6.037  ; 6.329  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[5]       ; AUD_BCLK   ; 6.796  ; 6.418  ; Rise       ; AUD_BCLK                                       ;
;  HEX5[6]       ; AUD_BCLK   ; 6.190  ; 5.935  ; Rise       ; AUD_BCLK                                       ;
; HEX7[*]        ; AUD_BCLK   ; 4.949  ; 5.220  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[0]       ; AUD_BCLK   ; 4.949  ; 5.220  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[3]       ; AUD_BCLK   ; 5.468  ; 5.797  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[4]       ; AUD_BCLK   ; 5.279  ; 5.582  ; Rise       ; AUD_BCLK                                       ;
;  HEX7[5]       ; AUD_BCLK   ; 5.181  ; 5.470  ; Rise       ; AUD_BCLK                                       ;
; SRAM_ADDR[*]   ; AUD_BCLK   ; 4.785  ; 4.898  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[0]  ; AUD_BCLK   ; 5.073  ; 5.245  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[1]  ; AUD_BCLK   ; 4.831  ; 4.985  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[2]  ; AUD_BCLK   ; 5.157  ; 5.336  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[3]  ; AUD_BCLK   ; 5.906  ; 6.163  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[4]  ; AUD_BCLK   ; 5.916  ; 6.187  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[5]  ; AUD_BCLK   ; 6.479  ; 6.838  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[6]  ; AUD_BCLK   ; 6.163  ; 6.464  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[7]  ; AUD_BCLK   ; 5.643  ; 5.864  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[8]  ; AUD_BCLK   ; 4.948  ; 5.118  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[9]  ; AUD_BCLK   ; 6.412  ; 6.373  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[10] ; AUD_BCLK   ; 6.020  ; 6.286  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[11] ; AUD_BCLK   ; 4.785  ; 4.898  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[12] ; AUD_BCLK   ; 7.765  ; 7.892  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[13] ; AUD_BCLK   ; 4.848  ; 4.950  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[14] ; AUD_BCLK   ; 5.598  ; 5.787  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[15] ; AUD_BCLK   ; 6.748  ; 6.688  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[16] ; AUD_BCLK   ; 5.212  ; 5.283  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[17] ; AUD_BCLK   ; 4.965  ; 5.129  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[18] ; AUD_BCLK   ; 6.065  ; 6.356  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_ADDR[19] ; AUD_BCLK   ; 7.151  ; 7.157  ; Rise       ; AUD_BCLK                                       ;
; SRAM_DQ[*]     ; AUD_BCLK   ; 3.757  ; 3.831  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[0]    ; AUD_BCLK   ; 4.016  ; 4.146  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[1]    ; AUD_BCLK   ; 3.909  ; 4.035  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[2]    ; AUD_BCLK   ; 4.314  ; 4.477  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[3]    ; AUD_BCLK   ; 4.180  ; 4.327  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[4]    ; AUD_BCLK   ; 4.182  ; 4.326  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[5]    ; AUD_BCLK   ; 4.499  ; 4.679  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[6]    ; AUD_BCLK   ; 4.532  ; 4.732  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[7]    ; AUD_BCLK   ; 5.680  ; 6.004  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[8]    ; AUD_BCLK   ; 4.587  ; 4.724  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[9]    ; AUD_BCLK   ; 4.284  ; 4.389  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[10]   ; AUD_BCLK   ; 3.757  ; 3.831  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[11]   ; AUD_BCLK   ; 4.833  ; 4.988  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[12]   ; AUD_BCLK   ; 5.272  ; 5.494  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[13]   ; AUD_BCLK   ; 5.059  ; 5.284  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[14]   ; AUD_BCLK   ; 3.941  ; 3.993  ; Rise       ; AUD_BCLK                                       ;
;  SRAM_DQ[15]   ; AUD_BCLK   ; 5.108  ; 5.340  ; Rise       ; AUD_BCLK                                       ;
; SRAM_WE_N      ; AUD_BCLK   ; 6.473  ; 6.128  ; Rise       ; AUD_BCLK                                       ;
; D5M_RESET_N    ; CLOCK2_50  ; 5.677  ; 5.991  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.528  ; 4.560  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 3.496  ; 3.351  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SDAT       ; CLOCK_50   ; 3.731  ; 3.931  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; I2C_SCLK       ; CLOCK_50   ; 3.162  ;        ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; AUD_XCK        ; CLOCK_50   ; 1.274  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.886  ; 3.014  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.469  ; 3.689  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.201  ; 3.392  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.341  ; 3.554  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.876  ; 4.127  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.086  ; 4.392  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.832  ; 5.244  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.640  ; 4.994  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.919  ; 4.161  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.971  ; 3.147  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.617  ; 4.603  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.038  ; 4.315  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.984  ; 3.120  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.445  ; 5.543  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.317  ; 3.467  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.886  ; 4.121  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.775  ; 4.730  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.886  ; 3.014  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.177  ; 3.377  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.139  ; 4.437  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.111  ; 5.098  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.232  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[1]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.108  ; 2.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.108  ; 2.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.984  ; 3.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.333  ; 2.436  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.237  ; 2.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.881  ; 3.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.200  ; 3.361  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.270  ; 3.471  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.351  ; 3.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.876  ; 3.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.503  ; 2.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.196  ; 2.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.626  ; 2.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.170  ; 2.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.965  ; 3.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.170  ; 2.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.153  ; 3.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.065  ; 3.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.408  ; 2.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 3.079  ; 3.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.157  ; 3.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.174  ; 3.322  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.758  ; 3.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.390  ; 3.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.805  ; 3.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.307  ; 3.456  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.749  ; 3.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.581  ; 3.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.714  ; 3.866  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.561  ; 3.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.317  ; 3.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.748  ; 3.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.575  ; 3.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.554  ; 3.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.690  ; 3.921  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.094  ; 3.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.079  ; 3.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.905  ; 4.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.287  ; 3.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.637  ; 3.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.733  ; 3.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.319  ; 4.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.180  ; 3.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.352  ; 3.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.930  ; 4.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.781  ; 3.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.682  ; 3.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.764  ; 3.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.344  ; 3.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.729  ; 3.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.982  ; 4.242  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.454  ; 3.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.406  ; 2.488  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.416  ; 2.488  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.970  ; 3.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.562  ; 2.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.406  ; 2.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.630  ; 2.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.029  ; 3.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; EX_IO[*]       ; CLOCK2_50  ; 3.346  ; 3.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[0]      ; CLOCK2_50  ; 3.935  ; 4.262  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[1]      ; CLOCK2_50  ; 3.396  ; 3.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[2]      ; CLOCK2_50  ; 3.614  ; 3.417  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  EX_IO[3]      ; CLOCK2_50  ; 3.346  ; 3.581  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX0[*]        ; CLOCK2_50  ; 3.628  ; 3.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[0]       ; CLOCK2_50  ; 4.532  ; 4.968  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[1]       ; CLOCK2_50  ; 4.699  ; 4.832  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[2]       ; CLOCK2_50  ; 4.535  ; 4.457  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[3]       ; CLOCK2_50  ; 3.830  ; 3.873  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[4]       ; CLOCK2_50  ; 3.836  ; 4.111  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[5]       ; CLOCK2_50  ; 5.653  ; 5.233  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX0[6]       ; CLOCK2_50  ; 3.628  ; 3.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; HEX1[*]        ; CLOCK2_50  ; 3.788  ; 4.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[0]       ; CLOCK2_50  ; 4.221  ; 4.619  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[3]       ; CLOCK2_50  ; 4.115  ; 4.454  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[4]       ; CLOCK2_50  ; 3.788  ; 4.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  HEX1[5]       ; CLOCK2_50  ; 5.371  ; 5.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.314  ; 2.351  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.381  ; 2.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.314  ; 2.351  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.945  ; 3.070  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.383  ; 2.424  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.661  ; 2.733  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.394  ; 2.458  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.581  ; 2.674  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.535  ; 2.597  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.022  ; 3.177  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.511  ; 2.603  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.102  ; 3.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.868  ; 3.008  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.655  ; 2.760  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.511  ; 2.603  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.654  ; 3.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.998  ; 3.138  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.298  ; 3.486  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.251  ; 3.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.925  ; 3.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.205  ; 2.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.403  ; 2.461  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.539  ; 2.615  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.518  ; 2.583  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.541  ; 2.637  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.857  ; 2.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.205  ; 2.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.765  ; 2.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.678  ; 2.790  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.413  ; 2.474  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.996 ;    ;    ; 9.009 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.502 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+-----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+-----------+
; AUD_BCLK                                       ; AUD_BCLK                                       ; 9278         ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; AUD_BCLK                                       ; 2            ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; AUD_BCLK                                       ; 112          ; 0        ; 0        ; 0         ;
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356         ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 378          ; 0        ; 0        ; 0         ;
; AUD_BCLK                                       ; pll0|altpll_0|sd1|pll7|clk[1]                  ; > 2147483647 ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; pll0|altpll_0|sd1|pll7|clk[1]                  ; > 2147483647 ; 0        ; 0        ; 0         ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23           ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11978        ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18           ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18           ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1648         ; 78       ; 116      ; 778784256 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                   ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+-----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+-----------+
; AUD_BCLK                                       ; AUD_BCLK                                       ; 9278         ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; AUD_BCLK                                       ; 2            ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; AUD_BCLK                                       ; 112          ; 0        ; 0        ; 0         ;
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356         ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 378          ; 0        ; 0        ; 0         ;
; AUD_BCLK                                       ; pll0|altpll_0|sd1|pll7|clk[1]                  ; > 2147483647 ; 0        ; 0        ; 0         ;
; pll0|altpll_0|sd1|pll7|clk[1]                  ; pll0|altpll_0|sd1|pll7|clk[1]                  ; > 2147483647 ; 0        ; 0        ; 0         ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23           ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11978        ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18           ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18           ; 0        ; 0        ; 0         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1648         ; 78       ; 116      ; 778784256 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 114      ; 0        ; 1121     ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0        ; 0        ; 0        ; 32       ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 114      ; 0        ; 1121     ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0        ; 0        ; 0        ; 32       ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 83    ; 83   ;
; Unconstrained Input Port Paths  ; 1642  ; 1642 ;
; Unconstrained Output Ports      ; 166   ; 166  ;
; Unconstrained Output Port Paths ; 443   ; 443  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Jan 17 13:06:04 2022
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'Voice/DE2_115.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_0|sd1|pll7|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {pll0|altpll_0|sd1|pll7|clk[0]} {pll0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_0|sd1|pll7|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {pll0|altpll_0|sd1|pll7|clk[1]} {pll0|altpll_0|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Voice/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Warning (332043): Overwriting existing clock: CLOCK_50
Warning (332043): Overwriting existing clock: CLOCK2_50
Warning (332043): Overwriting existing clock: CLOCK3_50
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[1] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[1] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -83.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -83.500           -1729.568 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -3.004            -131.125 AUD_BCLK 
    Info (332119):     1.140               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.475               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    14.991               0.000 CLOCK2_50 
    Info (332119):  9993.718               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is -3.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.488              -3.488 AUD_BCLK 
    Info (332119):     0.258               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.356               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.403               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is -4.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.456           -4910.763 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.972               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.695               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.388               0.000 CLOCK2_50 
    Info (332119):     2.156               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.201               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.699               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.686               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    12.002               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    41.054               0.000 AUD_BCLK 
    Info (332119):    41.373               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):  4999.709               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[1] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.442 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[1] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -75.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -75.573           -1569.224 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -2.872            -125.551 AUD_BCLK 
    Info (332119):     2.030               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.559               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    15.383               0.000 CLOCK2_50 
    Info (332119):  9994.130               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is -3.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.176              -3.176 AUD_BCLK 
    Info (332119):     0.263               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.339               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.353               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.354               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is -3.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.702           -4008.401 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.749               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.286               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.228               0.000 CLOCK2_50 
    Info (332119):     1.933               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.557               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.686               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.691               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    12.029               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    41.173               0.000 AUD_BCLK 
    Info (332119):    41.364               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):  4999.709               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[1] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.930 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[1] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -40.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -40.408            -845.930 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -1.703             -76.564 AUD_BCLK 
    Info (332119):     5.198               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.314               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    17.455               0.000 CLOCK2_50 
    Info (332119):  9996.547               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is -1.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.867              -1.867 AUD_BCLK 
    Info (332119):     0.080               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.155               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.181               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.182               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is -1.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.239           -1249.400 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.230               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.623               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.575               0.000 CLOCK2_50 
    Info (332119):     1.073               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.770               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.757               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    12.252               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    40.561               0.000 AUD_BCLK 
    Info (332119):    41.446               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):  4999.780               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[1] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.275 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 5000 megabytes
    Info: Processing ended: Mon Jan 17 13:06:15 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


