# Lab 3: Inverters

## Table of Contents
- [Lab Description](#lab-description)
- [Inverter 1](#inveter-1)
  - [Inverter 1 Schematic](#inveter-1-schematic)
- [Inverter 1 Simulation](#inveter-1-simulation)
  - [Inverter 1 Layout](#inveter-1-layout)
- [Inverter 2](#inveter-1)
  - [Inverter 2 Schematic](#inveter-2-schematic)
  - [Inverter 2 Simulation](#inveter-2-simulation)
  - [Inverter 2 Layout](#inveter-2-layout)
- [Simulation with Load](simulation-with-load)


## Lab Description
Design a die that allows connecting an NMOS transistor to the outside world. The
padframe pads should contain a basic ESD protection.


## Inverter 1


### Inverter 1 Schematic


### Inverter 1 Layout


### Inverter 1 Simulation

## Inverter 2


### Inverter 2 Schematic


### Inverter 2 Layout


### Inverter 2 Simulation

## Simulation with Load


