device {
	name = "ATmega324PB"
	prog_size = 0x8000
	eeprom_size = 0x0400
	ram_size = 0x0800
	ram_start = 0x0100
}

interrupts {
	RESET = 0x00            ; External Pin,Power-on Reset,Brown-out Reset,Watchdog Reset,and JTAG AVR Reset. See Datasheet.     
	INT0 = 0x01             ; External Interrupt Request 0
	INT1 = 0x02             ; External Interrupt Request 1
	INT2 = 0x03             ; External Interrupt Request 2
	PCINT0 = 0x04           ; Pin Change Interrupt Request 0
	PCINT1 = 0x05           ; Pin Change Interrupt Request 1
	PCINT2 = 0x06           ; Pin Change Interrupt Request 2
	PCINT3 = 0x07           ; Pin Change Interrupt Request 3
	WDT = 0x08              ; Watchdog Time-out Interrupt
	TIMER2_COMPA = 0x09     ; Timer/Counter2 Compare Match A
	TIMER2_COMPB = 0x0a     ; Timer/Counter2 Compare Match B
	TIMER2_OVF = 0x0b       ; Timer/Counter2 Overflow
	TIMER1_CAPT = 0x0c      ; Timer/Counter1 Capture Event
	TIMER1_COMPA = 0x0d     ; Timer/Counter1 Compare Match A
	TIMER1_COMPB = 0x0e     ; Timer/Counter1 Compare Match B
	TIMER1_OVF = 0x0f       ; Timer/Counter1 Overflow
	TIMER0_COMPA = 0x10     ; Timer/Counter0 Compare Match A
	TIMER0_COMPB = 0x11     ; Timer/Counter0 Compare Match B
	TIMER0_OVF = 0x12       ; Timer/Counter0 Overflow
	SPI0_STC = 0x13         ; SPI0 Serial Transfer Complete
	USART0_RX = 0x14        ; USART0 Rx Complete
	USART0_UDRE = 0x15      ; USART0 Data register Empty
	USART0_TX = 0x16        ; USART0 Tx Complete
	ANALOG_COMP = 0x17      ; Analog Comparator
	ADC = 0x18              ; ADC Conversion Complete
	EE_READY = 0x19         ; EEPROM Ready
	TWI0 = 0x1a             ; 2-wire Serial Interface 0
	SPM_READY = 0x1b        ; Store Program Memory Read
	USART1_RX = 0x1c        ; USART1 RX complete
	USART1_UDRE = 0x1d      ; USART1 Data Register Empty
	USART1_TX = 0x1e        ; USART1 TX complete
	TIMER3_CAPT = 0x1f      ; Timer/Counter3 Capture Event
	TIMER3_COMPA = 0x20     ; Timer/Counter3 Compare Match A
	TIMER3_COMPB = 0x21     ; Timer/Counter3 Compare Match B
	TIMER3_OVF = 0x22       ; Timer/Counter3 Overflow
	USART0_RXS = 0x23       ; USART0 RX start edge detect
	USART0_START = 0x23     ; USART0 RX start edge detect
	USART1_RXS = 0x24       ; USART1 RX start edge detect
	USART1_START = 0x24     ; USART1 RX start edge detect
	PCINT4 = 0x25           ; Pin Change Interrupt Request 4
	XOSCFD = 0x26           ; Crystal failure detect
	PTC_EOC = 0x27          ; PTC end of conversion
	PTC_WCOMP = 0x28        ; PTC window comparator interrupt
	SPI1_STC = 0x29         ; SPI1 Serial Transfer Complete
	TWI1 = 0x2a             ; 2-wire Serial Interface 1
	TIMER4_CAPT = 0x2b      ; Timer/Counter4 Capture Event
	TIMER4_COMPA = 0x2c     ; Timer/Counter4 Compare Match A
	TIMER4_COMPB = 0x2d     ; Timer/Counter4 Compare Match B
	TIMER4_OVF = 0x2e       ; Timer/Counter4 Overflow
	USART2_RX = 0x2f        ; USART2 Rx Complete
	USART2_UDRE = 0x30      ; USART2 Data register Empty
	USART2_TX = 0x31        ; USART2 Tx Complete
	USART2_RXS = 0x32       ; USART2 RX start edge detect
	USART2_START = 0x32     ; USART2 RX start edge detect
}

registers {
	PINA(0x00)              ; Port A Input Pins
	DDRA(0x01)              ; Port A Data Direction Register
	PORTA(0x02)             ; Port A Data Register
	PINB(0x03)              ; Port B Input Pins
	DDRB(0x04)              ; Port B Data Direction Register
	PORTB(0x05)             ; Port B Data Register
	PINC(0x06)              ; Port C Input Pins
	DDRC(0x07)              ; Port C Data Direction Register
	PORTC(0x08)             ; Port C Data Register
	PIND(0x09)              ; Port D Input Pins
	DDRD(0x0a)              ; Port D Data Direction Register
	PORTD(0x0b)             ; Port D Data Register
	PINE(0x0c)              ; Port E Input Pins
	DDRE(0x0d)              ; Port E Data Direction Register
	PORTE(0x0e)             ; Port E Data Register
	TIFR0(0x15) {           ; Timer/Counter0 Interrupt Flag register
		TOV0 = 0                ; Timer/Counter0 Overflow Flag
		OCF0A = 1               ; Timer/Counter0 Output Compare Flag 0A
		OCF0B = 2               ; Timer/Counter0 Output Compare Flag 0B
	}
	TIFR1(0x16) {           ; Timer/Counter Interrupt Flag register
		TOV1 = 0                ; Timer/Counter1 Overflow Flag
		OCF1A = 1               ; Timer/Counter1 Output Compare A Match Flag
		OCF1B = 2               ; Timer/Counter1 Output Compare B Match Flag
		ICF1 = 5                ; Timer/Counter1 Input Capture Flag
	}
	TIFR2(0x17) {           ; Timer/Counter Interrupt Flag Register
		TOV2 = 0                ; Timer/Counter2 Overflow Flag
		OCF2A = 1               ; Output Compare Flag 2A
		OCF2B = 2               ; Output Compare Flag 2B
	}
	TIFR3(0x18) {           ; Timer/Counter Interrupt Flag register
		TOV3 = 0                ; Timer/Counter1 Overflow Flag
		OCF3A = 1               ; Timer/Counter1 Output Compare A Match Flag
		OCF3B = 2               ; Timer/Counter1 Output Compare B Match Flag
		ICF3 = 5                ; Timer/Counter1 Input Capture Flag
	}
	TIFR4(0x19) {           ; Timer/Counter Interrupt Flag register
		TOV4 = 0                ; Timer/Counter1 Overflow Flag
		OCF4A = 1               ; Timer/Counter1 Output Compare A Match Flag
		OCF4B = 2               ; Timer/Counter1 Output Compare B Match Flag
		ICF4 = 5                ; Timer/Counter1 Input Capture Flag
	}
	PCIFR(0x1b) {           ; Pin Change Interrupt Flag Register
		PCIF0 = 0               ; Pin Change Interrupt Flags bit 0
		PCIF1 = 1               ; Pin Change Interrupt Flags bit 1
		PCIF2 = 2               ; Pin Change Interrupt Flags bit 2
		PCIF3 = 3               ; Pin Change Interrupt Flags bit 3
		PCIF4 = 4               ; Pin Change Interrupt Flags bit 4
	}
	EIFR(0x1c) {            ; External Interrupt Flag Register
		INTF0 = 0               ; External Interrupt Flags bit 0
		INTF1 = 1               ; External Interrupt Flags bit 1
		INTF2 = 2               ; External Interrupt Flags bit 2
	}
	EIMSK(0x1d) {           ; External Interrupt Mask Register
		INT0 = 0                ; External Interrupt Request Enable bit 0
		INT1 = 1                ; External Interrupt Request Enable bit 1
		INT2 = 2                ; External Interrupt Request Enable bit 2
	}
	GPIOR0(0x1e)            ; General Purpose IO Register 0
	EECR(0x1f) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Programming Enable
		EEMPE = 2               ; EEPROM Master Programming Enable
		EERIE = 3               ; EEPROM Ready Interrupt Enable
		EEPM0 = 4               ; EEPROM Programming Mode Bits bit 0
		EEPM1 = 5               ; EEPROM Programming Mode Bits bit 1
	}
	EEDR(0x20)              ; EEPROM Data Register
	EEAR(0x21, 0x22)        ; EEPROM Address Register Low Bytes
	GTCCR(0x23) {           ; General Timer/Counter Control Register
		PSRSYNC = 0             ; Prescaler Reset Timer/Counter1 and Timer/Counter0
		PSRASY = 1              ; Prescaler Reset Timer/Counter2
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	TCCR0A(0x24) {          ; Timer/Counter0 Control Register A
		WGM00 = 0               ; Waveform Generation Mode bit 0
		WGM01 = 1               ; Waveform Generation Mode bit 1
		COM0B0 = 4              ; Compare Match Output B Mode bit 0
		COM0B1 = 5              ; Compare Match Output B Mode bit 1
		COM0A0 = 6              ; Compare Match Output A Mode bit 0
		COM0A1 = 7              ; Compare Match Output A Mode bit 1
	}
	TCCR0B(0x25) {          ; Timer/Counter0 Control Register B
		CS00 = 0                ; Clock Select bit 0
		CS01 = 1                ; Clock Select bit 1
		CS02 = 2                ; Clock Select bit 2
		WGM02 = 3               ; Waveform Generation Mode
		FOC0B = 6               ; Force Output Compare B
		FOC0A = 7               ; Force Output Compare A
	}
	TCNT0(0x26)             ; Timer/Counter0
	OCR0A(0x27)             ; Timer/Counter0 Output Compare Register
	OCR0B(0x28)             ; Timer/Counter0 Output Compare Register
	GPIOR1(0x2a)            ; General Purpose IO Register 1
	GPIOR2(0x2b)            ; General Purpose IO Register 2
	SPCR0(0x2c) {           ; SPI Control Register
		SPR0 = 0                ; SPI Clock Rate Select bit 0
		SPR1 = 1                ; SPI Clock Rate Select bit 1
		CPHA = 2                ; Clock Phase
		CPOL = 3                ; Clock polarity
		MSTR = 4                ; Master/Slave Select
		DORD = 5                ; Data Order
		SPE = 6                 ; SPI Enable
		SPIE = 7                ; SPI Interrupt Enable
	}
	SPSR0(0x2d) {           ; SPI Status Register
		SPI2X = 0               ; Double SPI Speed Bit
		WCOL = 6                ; Write Collision Flag
		SPIF = 7                ; SPI Interrupt Flag
	}
	SPDR0(0x2e)             ; SPI Data Register
	ACSRB(0x2f) {           ; Analog Comparator Control And Status Register B
		ACOE = 0                ; Analog Comparator Output enable
	}
	ACSR(0x30) {            ; Analog Comparator Control And Status Register
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACIC = 2                ; Analog Comparator Input Capture Enable
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap Select
		ACD = 7                 ; Analog Comparator Disable
	}
	OCDR(0x31)              ; On-Chip Debug Related Register in I/O Memory
	SMCR(0x33) {            ; Sleep Mode Control Register
		SE = 0                  ; Sleep Enable
		SM0 = 1                 ; Sleep Mode Select bits bit 0
		SM1 = 2                 ; Sleep Mode Select bits bit 1
		SM2 = 3                 ; Sleep Mode Select bits bit 2
	}
	MCUSR(0x34) {           ; MCU Status Register
		PORF = 0                ; Power-on reset flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
		JTRF = 4                ; JTAG Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		IVCE = 0                ; Interrupt Vector Change Enable
		IVSEL = 1               ; Interrupt Vector Select
		PUD = 4                 ; Pull-up disable
		BODSE = 5               ; BOD Power Down in Sleep Enable
		BODS = 6                ; BOD Power Down in Sleep
		JTD = 7                 ; JTAG Interface Disable
	}
	SPMCSR(0x37) {          ; Store Program Memory Control Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		BLBSET = 3              ; Boot Lock Bit Set
		RWWSRE = 4              ; Read While Write section read enable
		SIGRD = 5               ; Signature Row Read
		RWWSB = 6               ; Read While Write Section Busy
		SPMIE = 7               ; SPM Interrupt Enable
	}
	SP(0x3d, 0x3e)          ; Stack Pointer 
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
	WDTCSR(0x60) {          ; Watchdog Timer Control Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timeout Interrupt Enable
		WDIF = 7                ; Watchdog Timeout Interrupt Flag
	}
	CLKPR(0x61) {           ; 
		CLKPS0 = 0              ; 
		CLKPS1 = 1              ; 
		CLKPS2 = 2              ; 
		CLKPS3 = 3              ; 
		CLKPCE = 7              ; 
	}
	XFDCSR(0x62) {          ; XOSC Failure Detection Control and Status Register
		XFDIE = 0               ; Failure Detection Interrupt Enable
		XFDIF = 1               ; Failure Detection Interrupt Flag
	}
	PRR2(0x63) {            ; Power Reduction Register2
		PRTWI1 = 0              ; Power Reduction TWI1
		PRSPI1 = 1              ; Power Reduction Serial Peripheral Interface 1
		PRUSART2 = 2            ; Power Reduction USART2
		PRPTC = 3               ; Power Reduction Peripheral Touch Controller
	}
	PRR0(0x64) {            ; Power Reduction Register0
		PRADC = 0               ; Power Reduction ADC
		PRUSART0 = 1            ; Power Reduction USART0
		PRSPI0 = 2              ; Power Reduction Serial Peripheral Interface 0
		PRTIM1 = 3              ; Power Reduction Timer/Counter1
		PRUSART1 = 4            ; Power Reduction USART1
		PRTIM0 = 5              ; Power Reduction Timer/Counter0
		PRTIM2 = 6              ; Power Reduction Timer/Counter2
		PRTWI0 = 7              ; Power Reduction TWI0
	}
	PRR1(0x65) {            ; Power Reduction Register1
		PRTIM3 = 0              ; Power Reduction Timer/Counter3
		PRTIM4 = 1              ; Power Reduction Timer/Counter4
	}
	OSCCAL(0x66) {          ; Oscillator Calibration Value
		OSCCAL0 = 0             ; Oscillator Calibration  bit 0
		OSCCAL1 = 1             ; Oscillator Calibration  bit 1
		OSCCAL2 = 2             ; Oscillator Calibration  bit 2
		OSCCAL3 = 3             ; Oscillator Calibration  bit 3
		OSCCAL4 = 4             ; Oscillator Calibration  bit 4
		OSCCAL5 = 5             ; Oscillator Calibration  bit 5
		OSCCAL6 = 6             ; Oscillator Calibration  bit 6
		OSCCAL7 = 7             ; Oscillator Calibration  bit 7
	}
	PCICR(0x68) {           ; Pin Change Interrupt Control Register
		PCIE0 = 0               ; Pin Change Interrupt Enables bit 0
		PCIE1 = 1               ; Pin Change Interrupt Enables bit 1
		PCIE2 = 2               ; Pin Change Interrupt Enables bit 2
		PCIE3 = 3               ; Pin Change Interrupt Enables bit 3
		PCIE4 = 4               ; Pin Change Interrupt Enables bit 4
	}
	EICRA(0x69) {           ; External Interrupt Control Register A
		ISC00 = 0               ; External Interrupt Sense Control Bit bit 0
		ISC01 = 1               ; External Interrupt Sense Control Bit bit 1
		ISC10 = 2               ; External Interrupt Sense Control Bit bit 0
		ISC11 = 3               ; External Interrupt Sense Control Bit bit 1
		ISC20 = 4               ; External Interrupt Sense Control Bit bit 0
		ISC21 = 5               ; External Interrupt Sense Control Bit bit 1
	}
	PCMSK0(0x6b) {          ; Pin Change Mask Register 0
		PCINT0 = 0              ; Pin Change Enable Masks bit 0
		PCINT1 = 1              ; Pin Change Enable Masks bit 1
		PCINT2 = 2              ; Pin Change Enable Masks bit 2
		PCINT3 = 3              ; Pin Change Enable Masks bit 3
		PCINT4 = 4              ; Pin Change Enable Masks bit 4
		PCINT5 = 5              ; Pin Change Enable Masks bit 5
		PCINT6 = 6              ; Pin Change Enable Masks bit 6
		PCINT7 = 7              ; Pin Change Enable Masks bit 7
	}
	PCMSK1(0x6c) {          ; Pin Change Mask Register 1
		PCINT0 = 0              ; Pin Change Enable Masks bit 0
		PCINT1 = 1              ; Pin Change Enable Masks bit 1
		PCINT2 = 2              ; Pin Change Enable Masks bit 2
		PCINT3 = 3              ; Pin Change Enable Masks bit 3
		PCINT4 = 4              ; Pin Change Enable Masks bit 4
		PCINT5 = 5              ; Pin Change Enable Masks bit 5
		PCINT6 = 6              ; Pin Change Enable Masks bit 6
		PCINT7 = 7              ; Pin Change Enable Masks bit 7
	}
	PCMSK2(0x6d) {          ; Pin Change Mask Register 2
		PCINT0 = 0              ; Pin Change Enable Masks bit 0
		PCINT1 = 1              ; Pin Change Enable Masks bit 1
		PCINT2 = 2              ; Pin Change Enable Masks bit 2
		PCINT3 = 3              ; Pin Change Enable Masks bit 3
		PCINT4 = 4              ; Pin Change Enable Masks bit 4
		PCINT5 = 5              ; Pin Change Enable Masks bit 5
		PCINT6 = 6              ; Pin Change Enable Masks bit 6
		PCINT7 = 7              ; Pin Change Enable Masks bit 7
	}
	TIMSK0(0x6e) {          ; Timer/Counter0 Interrupt Mask Register
		TOIE0 = 0               ; Timer/Counter0 Overflow Interrupt Enable
		OCIE0A = 1              ; Timer/Counter0 Output Compare Match A Interrupt Enable
		OCIE0B = 2              ; Timer/Counter0 Output Compare Match B Interrupt Enable
	}
	TIMSK1(0x6f) {          ; Timer/Counter1 Interrupt Mask Register
		TOIE1 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1A = 1              ; Timer/Counter1 Output Compare A Match Interrupt Enable
		OCIE1B = 2              ; Timer/Counter1 Output Compare B Match Interrupt Enable
		ICIE1 = 5               ; Timer/Counter1 Input Capture Interrupt Enable
	}
	TIMSK2(0x70) {          ; Timer/Counter Interrupt Mask register
		TOIE2 = 0               ; Timer/Counter2 Overflow Interrupt Enable
		OCIE2A = 1              ; Timer/Counter2 Output Compare Match A Interrupt Enable
		OCIE2B = 2              ; Timer/Counter2 Output Compare Match B Interrupt Enable
	}
	TIMSK3(0x71) {          ; Timer/Counter3 Interrupt Mask Register
		TOIE3 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE3A = 1              ; Timer/Counter1 Output Compare A Match Interrupt Enable
		OCIE3B = 2              ; Timer/Counter1 Output Compare B Match Interrupt Enable
		ICIE3 = 5               ; Timer/Counter1 Input Capture Interrupt Enable
	}
	TIMSK4(0x72) {          ; Timer/Counter4 Interrupt Mask Register
		TOIE4 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE4A = 1              ; Timer/Counter1 Output Compare A Match Interrupt Enable
		OCIE4B = 2              ; Timer/Counter1 Output Compare B Match Interrupt Enable
		ICIE4 = 5               ; Timer/Counter1 Input Capture Interrupt Enable
	}
	PCMSK3(0x73) {          ; Pin Change Mask Register 3
		PCINT0 = 0              ; Pin Change Enable Masks bit 0
		PCINT1 = 1              ; Pin Change Enable Masks bit 1
		PCINT2 = 2              ; Pin Change Enable Masks bit 2
		PCINT3 = 3              ; Pin Change Enable Masks bit 3
		PCINT4 = 4              ; Pin Change Enable Masks bit 4
		PCINT5 = 5              ; Pin Change Enable Masks bit 5
		PCINT6 = 6              ; Pin Change Enable Masks bit 6
		PCINT7 = 7              ; Pin Change Enable Masks bit 7
	}
	PCMSK4(0x75) {          ; Pin Change Mask Register 4
		PCINT0 = 0              ; Pin Change Enable Masks bit 0
		PCINT1 = 1              ; Pin Change Enable Masks bit 1
		PCINT2 = 2              ; Pin Change Enable Masks bit 2
		PCINT3 = 3              ; Pin Change Enable Masks bit 3
		PCINT4 = 4              ; Pin Change Enable Masks bit 4
		PCINT5 = 5              ; Pin Change Enable Masks bit 5
		PCINT6 = 6              ; Pin Change Enable Masks bit 6
	}
	ADC(0x78, 0x79)         ; ADC Data Register  Bytes
	ADCSRA(0x7a) {          ; ADC Control and Status register A
		ADPS0 = 0               ; ADC  Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC  Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC  Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADATE = 5               ; ADC  Auto Trigger Enable
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ADCSRB(0x7b) {          ; ADC Control and Status register B
		ADTS0 = 0               ; ADC Auto Trigger Source bits bit 0
		ADTS1 = 1               ; ADC Auto Trigger Source bits bit 1
		ADTS2 = 2               ; ADC Auto Trigger Source bits bit 2
		ACME = 6                ; Analog Comparator Multiplexer Enable
		GPIOEN = 7              ; Enable GPIO function of PE4
	}
	ADMUX(0x7c) {           ; ADC multiplexer Selection Register
		MUX0 = 0                ; Analog Channel and Gain Selection Bits bit 0
		MUX1 = 1                ; Analog Channel and Gain Selection Bits bit 1
		MUX2 = 2                ; Analog Channel and Gain Selection Bits bit 2
		MUX3 = 3                ; Analog Channel and Gain Selection Bits bit 3
		MUX4 = 4                ; Analog Channel and Gain Selection Bits bit 4
		ADLAR = 5               ; Left Adjust Result
		REFS0 = 6               ; Reference Selection Bits bit 0
		REFS1 = 7               ; Reference Selection Bits bit 1
	}
	DIDR0(0x7e) {           ; Digital Input Disable Register
		ADC0D = 0               ; 
		ADC1D = 1               ; 
		ADC2D = 2               ; 
		ADC3D = 3               ; 
		ADC4D = 4               ; 
		ADC5D = 5               ; 
		ADC6D = 6               ; 
		ADC7D = 7               ; 
	}
	DIDR1(0x7f) {           ; Digital Input Disable Register 1
		AIN0D = 0               ; AIN0 Digital Input Disable
		AIN1D = 1               ; AIN1 Digital Input Disable
	}
	TCCR1A(0x80) {          ; Timer/Counter1 Control Register A
		WGM10 = 0               ; Pulse Width Modulator Select Bits bit 0
		WGM11 = 1               ; Pulse Width Modulator Select Bits bit 1
		COM1B0 = 4              ; Compare Output Mode 1B, bits bit 0
		COM1B1 = 5              ; Compare Output Mode 1B, bits bit 1
		COM1A0 = 6              ; Compare Output Mode 1A, bits bit 0
		COM1A1 = 7              ; Compare Output Mode 1A, bits bit 1
	}
	TCCR1B(0x81) {          ; Timer/Counter1 Control Register B
		CS10 = 0                ; Clock Select1 bits bit 0
		CS11 = 1                ; Clock Select1 bits bit 1
		CS12 = 2                ; Clock Select1 bits bit 2
		WGM10 = 3               ; Waveform Generation Mode Bits bit 0
		WGM11 = 4               ; Waveform Generation Mode Bits bit 1
		ICES1 = 6               ; Input Capture 1 Edge Select
		ICNC1 = 7               ; Input Capture 1 Noise Canceler
	}
	TCCR1C(0x82) {          ; Timer/Counter1 Control Register C
		FOC1B = 6               ; Force Output Compare for Channel B
		FOC1A = 7               ; Force Output Compare for Channel A
	}
	TCNT1(0x84, 0x85)       ; Timer/Counter1  Bytes
	ICR1(0x86, 0x87)        ; Timer/Counter1 Input Capture Register  Bytes
	OCR1A(0x88, 0x89)       ; Timer/Counter1 Output Compare Register A  Bytes
	OCR1B(0x8a, 0x8b)       ; Timer/Counter1 Output Compare Register B  Bytes
	TCCR3A(0x90) {          ; Timer/Counter3 Control Register A
		WGM30 = 0               ; Pulse Width Modulator Select Bits bit 0
		WGM31 = 1               ; Pulse Width Modulator Select Bits bit 1
		COM3B0 = 4              ; Compare Output Mode 1B, bits bit 0
		COM3B1 = 5              ; Compare Output Mode 1B, bits bit 1
		COM3A0 = 6              ; Compare Output Mode 1A, bits bit 0
		COM3A1 = 7              ; Compare Output Mode 1A, bits bit 1
	}
	TCCR3B(0x91) {          ; Timer/Counter3 Control Register B
		CS30 = 0                ; Clock Select1 bits bit 0
		CS31 = 1                ; Clock Select1 bits bit 1
		CS32 = 2                ; Clock Select1 bits bit 2
		WGM30 = 3               ; Waveform Generation Mode Bits bit 0
		WGM31 = 4               ; Waveform Generation Mode Bits bit 1
		ICES3 = 6               ; Input Capture 1 Edge Select
		ICNC3 = 7               ; Input Capture 1 Noise Canceler
	}
	TCCR3C(0x92) {          ; Timer/Counter3 Control Register C
		FOC3B = 6               ; Force Output Compare for Channel B
		FOC3A = 7               ; Force Output Compare for Channel A
	}
	TCNT3(0x94, 0x95)       ; Timer/Counter3  Bytes
	ICR3(0x96, 0x97)        ; Timer/Counter3 Input Capture Register  Bytes
	OCR3A(0x98, 0x99)       ; Timer/Counter3 Output Compare Register A  Bytes
	OCR3B(0x9a, 0x9b)       ; Timer/Counter3 Output Compare Register B  Bytes
	TCCR4A(0xa0) {          ; Timer/Counter4 Control Register A
		WGM40 = 0               ; Pulse Width Modulator Select Bits bit 0
		WGM41 = 1               ; Pulse Width Modulator Select Bits bit 1
		COM4B0 = 4              ; Compare Output Mode 1B, bits bit 0
		COM4B1 = 5              ; Compare Output Mode 1B, bits bit 1
		COM4A0 = 6              ; Compare Output Mode 1A, bits bit 0
		COM4A1 = 7              ; Compare Output Mode 1A, bits bit 1
	}
	TCCR4B(0xa1) {          ; Timer/Counter4 Control Register B
		CS40 = 0                ; Clock Select1 bits bit 0
		CS41 = 1                ; Clock Select1 bits bit 1
		CS42 = 2                ; Clock Select1 bits bit 2
		WGM40 = 3               ; Waveform Generation Mode Bits bit 0
		WGM41 = 4               ; Waveform Generation Mode Bits bit 1
		ICES4 = 6               ; Input Capture 1 Edge Select
		ICNC4 = 7               ; Input Capture 1 Noise Canceler
	}
	TCCR4C(0xa2) {          ; Timer/Counter4 Control Register C
		FOC4B = 6               ; Force Output Compare for Channel B
		FOC4A = 7               ; Force Output Compare for Channel A
	}
	TCNT4(0xa4, 0xa5)       ; Timer/Counter4  Bytes
	ICR4(0xa6, 0xa7)        ; Timer/Counter4 Input Capture Register  Bytes
	OCR4A(0xa8, 0xa9)       ; Timer/Counter4 Output Compare Register A  Bytes
	OCR4B(0xaa, 0xab)       ; Timer/Counter4 Output Compare Register B  Bytes
	SPCR1(0xac) {           ; SPI Control Register
		SPR0 = 0                ; SPI Clock Rate Select bit 0
		SPR1 = 1                ; SPI Clock Rate Select bit 1
		CPHA = 2                ; Clock Phase
		CPOL = 3                ; Clock polarity
		MSTR = 4                ; Master/Slave Select
		DORD = 5                ; Data Order
		SPE = 6                 ; SPI Enable
		SPIE = 7                ; SPI Interrupt Enable
	}
	SPSR1(0xad) {           ; SPI Status Register
		SPI2X = 0               ; Double SPI Speed Bit
		WCOL = 6                ; Write Collision Flag
		SPIF = 7                ; SPI Interrupt Flag
	}
	SPDR1(0xae)             ; SPI Data Register
	TCCR2A(0xb0) {          ; Timer/Counter2 Control Register A
		WGM20 = 0               ; Waveform Genration Mode bit 0
		WGM21 = 1               ; Waveform Genration Mode bit 1
		COM2B0 = 4              ; Compare Output Mode 2B bits bit 0
		COM2B1 = 5              ; Compare Output Mode 2B bits bit 1
		COM2A0 = 6              ; Compare Output Mode 2A bits bit 0
		COM2A1 = 7              ; Compare Output Mode 2A bits bit 1
	}
	TCCR2B(0xb1) {          ; Timer/Counter2 Control Register B
		CS20 = 0                ; Clock Select bits bit 0
		CS21 = 1                ; Clock Select bits bit 1
		CS22 = 2                ; Clock Select bits bit 2
		WGM22 = 3               ; Waveform Generation Mode
		FOC2B = 6               ; Force Output Compare B
		FOC2A = 7               ; Force Output Compare A
	}
	TCNT2(0xb2)             ; Timer/Counter2
	OCR2A(0xb3)             ; Timer/Counter2 Output Compare Register A
	OCR2B(0xb4)             ; Timer/Counter2 Output Compare Register B
	ASSR(0xb6) {            ; Asynchronous Status Register
		TCR2BUB = 0             ; Timer/Counter Control Register2 Update Busy
		TCR2AUB = 1             ; Timer/Counter Control Register2 Update Busy
		OCR2BUB = 2             ; Output Compare Register 2 Update Busy
		OCR2AUB = 3             ; Output Compare Register2 Update Busy
		TCN2UB = 4              ; Timer/Counter2 Update Busy
		AS2 = 5                 ; Asynchronous Timer/Counter2
		EXCLK = 6               ; Enable External Clock Input
	}
	TWBR0(0xb8)             ; TWI Bit Rate register
	TWSR0(0xb9) {           ; TWI Status Register
		TWPS0 = 0               ; TWI Prescaler bit 0
		TWPS1 = 1               ; TWI Prescaler bit 1
		TWS00 = 3               ; TWI Status bit 0
		TWS01 = 4               ; TWI Status bit 1
		TWS02 = 5               ; TWI Status bit 2
		TWS03 = 6               ; TWI Status bit 3
		TWS04 = 7               ; TWI Status bit 4
	}
	TWAR0(0xba) {           ; TWI (Slave) Address register
		TWGCE = 0               ; TWI General Call Recognition Enable Bit
		TWA0 = 1                ; TWI (Slave) Address register Bits bit 0
		TWA1 = 2                ; TWI (Slave) Address register Bits bit 1
		TWA2 = 3                ; TWI (Slave) Address register Bits bit 2
		TWA3 = 4                ; TWI (Slave) Address register Bits bit 3
		TWA4 = 5                ; TWI (Slave) Address register Bits bit 4
		TWA5 = 6                ; TWI (Slave) Address register Bits bit 5
		TWA6 = 7                ; TWI (Slave) Address register Bits bit 6
	}
	TWDR0(0xbb)             ; TWI Data register
	TWCR0(0xbc) {           ; TWI Control Register
		TWIE = 0                ; TWI Interrupt Enable
		TWEN = 2                ; TWI Enable Bit
		TWWC = 3                ; TWI Write Collition Flag
		TWSTO = 4               ; TWI Stop Condition Bit
		TWSTA = 5               ; TWI Start Condition Bit
		TWEA = 6                ; TWI Enable Acknowledge Bit
		TWINT = 7               ; TWI Interrupt Flag
	}
	TWAMR0(0xbd) {          ; TWI (Slave) Address Mask Register
		TWAM00 = 1              ; 
		TWAM01 = 2              ; 
		TWAM02 = 3              ; 
		TWAM03 = 4              ; 
		TWAM04 = 5              ; 
		TWAM05 = 6              ; 
		TWAM06 = 7              ; 
	}
	UCSR0A(0xc0) {          ; USART Control and Status Register A
		MPCM = 0                ; Multi-processor Communication Mode
		U2X = 1                 ; Double the USART transmission speed
		UPE = 2                 ; Parity Error
		DOR = 3                 ; Data overRun
		FE = 4                  ; Framing Error
		UDRE = 5                ; USART Data Register Empty
		TXC = 6                 ; USART Transmitt Complete
		RXC = 7                 ; USART Receive Complete
	}
	UCSR0B(0xc1) {          ; USART Control and Status Register B
		TXB8 = 0                ; Transmit Data Bit 8
		RXB8 = 1                ; Receive Data Bit 8
		UCSZ2 = 2               ; Character Size
		TXEN = 3                ; Transmitter Enable
		RXEN = 4                ; Receiver Enable
		UDRIE = 5               ; USART Data register Empty Interrupt Enable
		TXCIE = 6               ; TX Complete Interrupt Enable
		RXCIE = 7               ; RX Complete Interrupt Enable
	}
	UCSR0C(0xc2) {          ; USART Control and Status Register C
		UCPOL = 0               ; Clock Polarity
		UCSZ0 = 1               ; Character Size bit 0
		UCSZ1 = 2               ; Character Size bit 1
		USBS = 3                ; Stop Bit Select
		UPM0 = 4                ; Parity Mode Bits bit 0
		UPM1 = 5                ; Parity Mode Bits bit 1
		UMSEL0 = 6              ; USART Mode Select bit 0
		UMSEL1 = 7              ; USART Mode Select bit 1
	}
	UCSR0D(0xc3) {          ; USART Control and Status Register D
		SFDE = 5                ; Start Frame Detection Enable
		RXS = 6                 ; Start Frame Detect Flag
		RXSIE = 7               ; RX Start Frame Interrupt Enable
	}
	UBRR0(0xc4, 0xc5)       ; USART Baud Rate Register  Bytes
	UDR0(0xc6)              ; USART I/O Data Register
	UCSR1A(0xc8) {          ; USART Control and Status Register A
		MPCM = 0                ; Multi-processor Communication Mode
		U2X = 1                 ; Double the USART transmission speed
		UPE = 2                 ; Parity Error
		DOR = 3                 ; Data overRun
		FE = 4                  ; Framing Error
		UDRE = 5                ; USART Data Register Empty
		TXC = 6                 ; USART Transmitt Complete
		RXC = 7                 ; USART Receive Complete
	}
	UCSR1B(0xc9) {          ; USART Control and Status Register B
		TXB8 = 0                ; Transmit Data Bit 8
		RXB8 = 1                ; Receive Data Bit 8
		UCSZ2 = 2               ; Character Size
		TXEN = 3                ; Transmitter Enable
		RXEN = 4                ; Receiver Enable
		UDRIE = 5               ; USART Data register Empty Interrupt Enable
		TXCIE = 6               ; TX Complete Interrupt Enable
		RXCIE = 7               ; RX Complete Interrupt Enable
	}
	UCSR1C(0xca) {          ; USART Control and Status Register C
		UCPOL = 0               ; Clock Polarity
		UCSZ0 = 1               ; Character Size bit 0
		UCSZ1 = 2               ; Character Size bit 1
		USBS = 3                ; Stop Bit Select
		UPM0 = 4                ; Parity Mode Bits bit 0
		UPM1 = 5                ; Parity Mode Bits bit 1
		UMSEL0 = 6              ; USART Mode Select bit 0
		UMSEL1 = 7              ; USART Mode Select bit 1
	}
	UCSR1D(0xcb) {          ; USART Control and Status Register D
		SFDE = 5                ; Start Frame Detection Enable
		RXS = 6                 ; Start Frame Detect Flag
		RXSIE = 7               ; RX Start Frame Interrupt Enable
	}
	UBRR1(0xcc, 0xcd)       ; USART Baud Rate Register  Bytes
	UDR1(0xce)              ; USART I/O Data Register
	UCSR2A(0xd0) {          ; USART Control and Status Register A
		MPCM = 0                ; Multi-processor Communication Mode
		U2X = 1                 ; Double the USART transmission speed
		UPE = 2                 ; Parity Error
		DOR = 3                 ; Data overRun
		FE = 4                  ; Framing Error
		UDRE = 5                ; USART Data Register Empty
		TXC = 6                 ; USART Transmitt Complete
		RXC = 7                 ; USART Receive Complete
	}
	UCSR2B(0xd1) {          ; USART Control and Status Register B
		TXB8 = 0                ; Transmit Data Bit 8
		RXB8 = 1                ; Receive Data Bit 8
		UCSZ2 = 2               ; Character Size
		TXEN = 3                ; Transmitter Enable
		RXEN = 4                ; Receiver Enable
		UDRIE = 5               ; USART Data register Empty Interrupt Enable
		TXCIE = 6               ; TX Complete Interrupt Enable
		RXCIE = 7               ; RX Complete Interrupt Enable
	}
	UCSR2C(0xd2) {          ; USART Control and Status Register C
		UCPOL = 0               ; Clock Polarity
		UCSZ0 = 1               ; Character Size bit 0
		UCSZ1 = 2               ; Character Size bit 1
		USBS = 3                ; Stop Bit Select
		UPM0 = 4                ; Parity Mode Bits bit 0
		UPM1 = 5                ; Parity Mode Bits bit 1
		UMSEL0 = 6              ; USART Mode Select bit 0
		UMSEL1 = 7              ; USART Mode Select bit 1
	}
	UCSR2D(0xd3) {          ; USART Control and Status Register D
		SFDE = 5                ; Start Frame Detection Enable
		RXS = 6                 ; Start Frame Detect Flag
		RXSIE = 7               ; RX Start Frame Interrupt Enable
	}
	UBRR2(0xd4, 0xd5)       ; USART Baud Rate Register  Bytes
	UDR2(0xd6)              ; USART I/O Data Register
	TWBR1(0xd8)             ; TWI Bit Rate register
	TWSR1(0xd9) {           ; TWI Status Register
		TWPS0 = 0               ; TWI Prescaler bit 0
		TWPS1 = 1               ; TWI Prescaler bit 1
		TWS00 = 3               ; TWI Status bit 0
		TWS01 = 4               ; TWI Status bit 1
		TWS02 = 5               ; TWI Status bit 2
		TWS03 = 6               ; TWI Status bit 3
		TWS04 = 7               ; TWI Status bit 4
	}
	TWAR1(0xda) {           ; TWI (Slave) Address register
		TWGCE = 0               ; TWI General Call Recognition Enable Bit
		TWA0 = 1                ; TWI (Slave) Address register Bits bit 0
		TWA1 = 2                ; TWI (Slave) Address register Bits bit 1
		TWA2 = 3                ; TWI (Slave) Address register Bits bit 2
		TWA3 = 4                ; TWI (Slave) Address register Bits bit 3
		TWA4 = 5                ; TWI (Slave) Address register Bits bit 4
		TWA5 = 6                ; TWI (Slave) Address register Bits bit 5
		TWA6 = 7                ; TWI (Slave) Address register Bits bit 6
	}
	TWDR1(0xdb)             ; TWI Data register
	TWCR1(0xdc) {           ; TWI Control Register
		TWIE = 0                ; TWI Interrupt Enable
		TWEN = 2                ; TWI Enable Bit
		TWWC = 3                ; TWI Write Collition Flag
		TWSTO = 4               ; TWI Stop Condition Bit
		TWSTA = 5               ; TWI Start Condition Bit
		TWEA = 6                ; TWI Enable Acknowledge Bit
		TWINT = 7               ; TWI Interrupt Flag
	}
	TWAMR1(0xdd) {          ; TWI (Slave) Address Mask Register
		TWAM10 = 1              ; 
		TWAM11 = 2              ; 
		TWAM12 = 3              ; 
		TWAM13 = 4              ; 
		TWAM14 = 5              ; 
		TWAM15 = 6              ; 
		TWAM16 = 7              ; 
	}
}

