// Seed: 3381546325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd49
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  or primCall (id_1, id_13, id_9, id_12, id_5, id_7, id_11, id_4, id_8);
  wire [1 'b0 : id_3] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  logic [-1 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5,
      id_6
  );
endmodule
