# Changelog

All notable changes to zenpower5 will be documented in this file.

The format is based on [Keep a Changelog](https://keepachangelog.com/en/1.0.0/).

## [0.5.2] - 2026-10-06

Version 0.5.1 was skipped: it is reserved for the Zen 4 work (zen4-support branch).

### Added

- **SMU PM table backend (Strix Point):** per-core temperature/voltage (12 cores), GFX voltage/current, SoC power fetched via the SMU mailbox (PM table 0x5D0009); new `zenpower_smu.c` backend, hidden automatically when the table is unavailable
- **Zen 5 Strix Point Support:** AMD Family 1Ah Model 24h (Strix Point - Ryzen AI 300 series, Z2 Extreme)
  - Binds Data Fabric F3 PCI ID 0x16fb (1AH M20h DF F3)
  - Tctl/Tdie temperatures and RAPL package power
  - SVI3 voltage/current and per-CCD SMN layout unavailable on Zen 5 mobile - sensors hidden rather than reporting garbage (same rationale as Strix Halo upstream issue #10)

### Fixed

- **RAPL-gated power visibility:** package power is no longer hidden when SVI planes are disabled but RAPL is in use (common fix shared with the zen4-support branch)
- **Kernel 6.13+ build:** `cpuid_ecx()` moved out of `asm/processor.h`; include `asm/cpuid/api.h`/`asm/cpuid.h` via `__has_include`

### Changed

- **Per-model CCD base and RAPL plumbing (common with zen4 work):** CCD temperature reads use the per-model `ccd_temp_base` from the config table and the RAPL power path is selected by config flag instead of a hardcoded Zen 5 check
- **Version:** bumped to 0.5.2

## [0.5.0] - 2025-11-30

### Added

- **Zen 5 Support:** Full support for AMD Zen 5 CPUs (Family 1Ah, Model 70h-7Fh)
  - Strix Halo (Ryzen AI Max+) support
  - RAPL (Running Average Power Limit) power monitoring backend for Zen 5
  - MSR-based energy counter reading (MSR 0xc001029b for package power)
  - Automatic energy-to-power conversion with proper rollover handling

- **Multi-File Backend Architecture:**
  - Split monolithic zenpower.c into logical backend files:
    - `zenpower_core.c` - Core driver framework and hwmon interface
    - `zenpower_svi2.c` - SVI2 telemetry backend (Zen 1-3)
    - `zenpower_rapl.c` - RAPL MSR backend (Zen 5)
    - `zenpower_temp.c` - Temperature monitoring backend
    - `zenpower.h` - Shared data structures and prototypes
  - Improved code organisation and maintainability
  - Easier addition of future monitoring backends

- **CPU Model Quirks System:**
  - Data-driven configuration table for CPU model detection
  - Replaced 140+ lines of nested switch statements with table lookup
  - Configuration flags system (ZEN_CFG_ZEN2_CALC, ZEN_CFG_RAPL, etc.)
  - Better CPU model identification in kernel logs
  - Single table entry required to add new CPU support

- **Kernel 6.16+ Compatibility:**
  - MSR API compatibility layer for rdmsrl_safe → rdmsrq_safe rename
  - Automatic kernel version detection and API selection
  - Supports Linux kernels 6.15 through 6.17+

### Fixed

- **CCD Temperature Formula (All Generations):**
  - Corrected temperature mask from 0xfff to 0x7ff (was including valid bit!)
  - Fixed temperature offset from -305000 to -49000 millidegrees
  - Added valid bit (BIT(11)) checking before exposing CCD sensors
  - These bugs affected temperature readings on ALL Zen generations since zenpower inception
  - Zen 5 CCD offset updated to 0x308 (was 0x154, per k10temp kernel driver)

- **Error Handling:**
  - Added proper amd_smn_read() return value checking
  - Set register value to 0 on SMN read errors (follows k10temp pattern)
  - Improved error reporting in kernel logs

- **Zen 5 Specific:**
  - Hide RAPL Core power sensor (PP0) - exists but meaningless on APU architecture
  - Proper RAPL initialisation with both package and core energy counters
  - 32-bit counter rollover handling in power calculations

### Changed

- **Project Rebrand:**
  - Renamed from zenpower3 to zenpower5
  - Version number updated to 0.5.0 (from 0.2.0)
  - Repository URL: https://github.com/mattkeenan/zenpower5
  - Module name remains "zenpower" for DKMS compatibility

- **Code Quality:**
  - Updated copyright headers
  - Improved code comments and documentation
  - Better alignment with Linux kernel coding standards
  - Reduced code duplication through backend separation

- **Documentation:**
  - Comprehensive README.md rewrite
  - Added architecture section explaining multi-file structure
  - Improved troubleshooting guide
  - Added supported CPU list with generation mapping
  - Created CHANGELOG.md for release tracking

### Development

This release was developed with assistance from Claude Code (claude-sonnet-4-5-20250929) for:
- Code analysis and refactoring
- Linux kernel best practices implementation
- CCD temperature formula debugging
- Multi-file architecture design
- CPU model quirks system implementation

### Notes

- Module remains named "zenpower" (not "zenpower5") for compatibility
- DKMS package name remains "zenpower" to avoid conflicts
- All zenpower3 users can upgrade directly to zenpower5
- No breaking changes in sensor naming or module parameters

## Upgrading from zenpower3

1. Unload zenpower3: `sudo modprobe -r zenpower`
2. Uninstall zenpower3: `sudo make dkms-uninstall` (in zenpower3 directory)
3. Clone zenpower5: `git clone https://github.com/mattkeenan/zenpower5.git`
4. Install zenpower5: `cd zenpower5 && sudo make dkms-install`
5. Load zenpower: `sudo modprobe zenpower`

Sensor names and module parameters remain unchanged for compatibility.

## Credits

Zenpower5 builds upon the work of:
- **ocerman** - Original zenpower driver
- **Ta180m** - zenpower3 with Zen 3 support
- **AliEmreSenel** - Continued zenpower3 maintenance
- **Matt Keenan** - Zen 5 support and architectural improvements
- **Claude Code** - Development assistance and code analysis

---

## Prior History (zenpower3)

For changes prior to the zenpower5 fork, see the original zenpower3 repository:
https://github.com/AliEmreSenel/zenpower3

Key zenpower3 milestones:
- 0.2.0 - Last zenpower3 release
- Added Family 17h Model 70h (Ryzen 3000) support
- Added Zen 3 (Family 19h) support
- DKMS installation support
- Multiple CPU socket support for Threadripper/EPYC
