#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 08 17:39:22 2017
# Process ID: 1752
# Log file: V:/EECS 700-FPGA/prj1/project_2/vivado.log
# Journal file: V:/EECS 700-FPGA/prj1/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/prj1/project_2/project_2.xpr}
update_compile_order -fileset sim_1
launch_simulation
source tb_awg.tcl
close [ open {V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd} w ]
add_files {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
open_run synth_2 -name synth_2
close_sim
launch_simulation
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
clear
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/volsim.vhd} w ]
add_files -fileset sim_1 {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/volsim.vhd}}
update_compile_order -fileset sim_1
set_property top voltestbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
run 1us
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
source awg_tb.tcl
close_sim
launch_simulation
source awg_tb.tcl
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation
source awg_tb.tcl
