- ðŸ‘‹ Hi, Iâ€™m @Simanta-Sarkar

Innovative VLSI and Embedded System Engineering student with a strong passion for Verilog (VHDL), Digital Electronics, Python development, Image processing, and embedded systems. Proficient in Python, Verilog, C++, and C, with expertise in Vivado, Cadence Virtuoso, MATLAB, Proteus 8 Professional, and LTspice. Seeking challenging opportunities to apply technical skills to real-world electronics and telecommunication projects, including IoT, Digital Electronics, and Image Processing systems.

<!---
Simanta-Sarkar/Simanta-Sarkar is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
