library ieee;
use ieee.std_logic_1164.all;
entity component_mux is
port(giris:in std_logic_vector(3 downto 0);
			s:in std_logic_vector(1 downto 0);
			q:out  std_logic);
end component_mux;
architecture calismasi of component_mux is
component mux_2x1 is
port(a,b,s: in std_logic;
		q: out std_logic);
end component;
signal wire: std_logic_vector(1downto 0);
begin
m