Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jan  6 17:01:44 2025
| Host         : bhashni-Vivobook-ASUSLaptop-X1502ZA-X1502ZA running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file Kintex_Golden_wrapper_utilization_synth.rpt -pb Kintex_Golden_wrapper_utilization_synth.pb
| Design       : Kintex_Golden_wrapper
| Device       : xcku11pffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 28169 |     0 |    298560 |  9.43 |
|   LUT as Logic             | 26008 |     0 |    298560 |  8.71 |
|   LUT as Memory            |  2161 |     0 |    148320 |  1.46 |
|     LUT as Distributed RAM |  1459 |     0 |           |       |
|     LUT as Shift Register  |   702 |     0 |           |       |
| CLB Registers              | 31507 |     0 |    597120 |  5.28 |
|   Register as Flip Flop    | 31507 |     0 |    597120 |  5.28 |
|   Register as Latch        |     0 |     0 |    597120 |  0.00 |
| CARRY8                     |   200 |     0 |     37320 |  0.54 |
| F7 Muxes                   |   326 |     0 |    149280 |  0.22 |
| F8 Muxes                   |     1 |     0 |     74640 | <0.01 |
| F9 Muxes                   |     0 |     0 |     37320 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 365   |          Yes |           - |          Set |
| 2164  |          Yes |           - |        Reset |
| 550   |          Yes |         Set |            - |
| 28428 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 73.5 |     0 |       600 | 12.25 |
|   RAMB36/FIFO*    |   72 |     0 |       600 | 12.00 |
|     RAMB36E2 only |   72 |       |           |       |
|   RAMB18          |    3 |     0 |      1200 |  0.25 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      2928 |  0.10 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    2 |     0 |       464 |  0.43 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       688 |  1.16 |
|   BUFGCE             |    2 |     0 |       208 |  0.96 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    6 |     0 |       312 |  1.92 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         2 |  0.00 |
| GTHE4_CHANNEL   |    1 |     0 |        20 |  5.00 |
| GTHE4_COMMON    |    1 |     0 |         5 | 20.00 |
| GTYE4_CHANNEL   |    0 |     0 |         8 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         2 |  0.00 |
| ILKNE4          |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        14 |  0.00 |
| PCIE40E4        |    1 |     0 |         4 | 25.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 28428 |            Register |
| LUT6          | 10762 |                 CLB |
| LUT3          |  7755 |                 CLB |
| LUT5          |  5301 |                 CLB |
| LUT4          |  4411 |                 CLB |
| LUT2          |  3075 |                 CLB |
| RAMD32        |  2246 |                 CLB |
| FDCE          |  2164 |            Register |
| LUT1          |  1667 |                 CLB |
| FDSE          |   550 |            Register |
| SRLC32E       |   386 |                 CLB |
| FDPE          |   365 |            Register |
| MUXF7         |   326 |                 CLB |
| SRL16E        |   308 |                 CLB |
| RAMS32        |   301 |                 CLB |
| CARRY8        |   200 |                 CLB |
| RAMD64E       |    80 |                 CLB |
| RAMB36E2      |    72 |           Block Ram |
| SRLC16E       |     8 |                 CLB |
| BUFG_GT       |     6 |               Clock |
| RAMB18E2      |     3 |           Block Ram |
| DSP48E2       |     3 |          Arithmetic |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFGCE        |     2 |               Clock |
| STARTUPE3     |     1 |       Configuration |
| PCIE40E4      |     1 |            Advanced |
| OBUF          |     1 |                 I/O |
| MUXF8         |     1 |                 CLB |
| INBUF         |     1 |                 I/O |
| ICAPE3        |     1 |       Configuration |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


