{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 00:57:26 2018 " "Info: Processing started: Mon Dec 31 00:57:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[8\] " "Warning: Node \"ALU:inst19\|ZZ\[8\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[0\]_264 " "Warning: Node \"ALU:inst19\|ZZ\[0\]_264\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[3\] " "Warning: Node \"ALU:inst19\|ZZ\[3\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[0\] " "Warning: Node \"XZQ:inst2\|OUT1\[0\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[1\] " "Warning: Node \"XZQ:inst2\|OUT1\[1\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[2\] " "Warning: Node \"XZQ:inst2\|OUT1\[2\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[3\] " "Warning: Node \"XZQ:inst2\|OUT1\[3\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[4\] " "Warning: Node \"XZQ:inst2\|OUT1\[4\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[5\] " "Warning: Node \"XZQ:inst2\|OUT1\[5\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[6\] " "Warning: Node \"XZQ:inst2\|OUT1\[6\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[7\] " "Warning: Node \"XZQ:inst2\|OUT1\[7\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[1\] " "Warning: Node \"ALU:inst19\|ZZ\[1\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[0\] " "Warning: Node \"ALU:inst19\|ZZ\[0\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[2\] " "Warning: Node \"ALU:inst19\|ZZ\[2\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[7\] " "Warning: Node \"ALU:inst19\|ZZ\[7\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[6\] " "Warning: Node \"ALU:inst19\|ZZ\[6\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[5\] " "Warning: Node \"ALU:inst19\|ZZ\[5\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[4\] " "Warning: Node \"ALU:inst19\|ZZ\[4\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst13\|MADD\[0\] " "Warning: Node \"KZQ:inst13\|MADD\[0\]\" is a latch" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst13\|MADD\[1\] " "Warning: Node \"KZQ:inst13\|MADD\[1\]\" is a latch" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst13\|MADD\[1\] " "Info: Detected ripple clock \"KZQ:inst13\|MADD\[1\]\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|MADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst13\|MADD\[0\] " "Info: Detected ripple clock \"KZQ:inst13\|MADD\[0\]\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|MADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~10 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~10\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst13\|FBUS~7 " "Info: Detected gated clock \"KZQ:inst13\|FBUS~7\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|FBUS~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[8\]~107 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[8\]~107\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[8\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|RSR~8 " "Info: Detected gated clock \"ZLYMQ:inst9\|RSR~8\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|RSR~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~9 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~9\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[5\]~100 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[5\]~100\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[5\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~8 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~8\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~7 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~7\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~6 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~6\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~5 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~5\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "XZQ:inst2\|OUT1\[7\]~17 " "Info: Detected gated clock \"XZQ:inst2\|OUT1\[7\]~17\" as buffer" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "XZQ:inst2\|OUT1\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|MOVC~3 " "Info: Detected gated clock \"ZLYMQ:inst9\|MOVC~3\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|MOVC~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~1 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~1\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[4\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[4\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[6\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[6\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[7\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[7\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[5\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[5\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst13\|FBUS~9 " "Info: Detected gated clock \"KZQ:inst13\|FBUS~9\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|FBUS~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[8\]~106 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[8\]~106\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[8\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst13\|M~3 " "Info: Detected gated clock \"KZQ:inst13\|M~3\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|M~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[8\]~108 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[8\]~108\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[8\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~2 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~2\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[2\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[2\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[3\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[3\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[1\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[1\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[0\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[0\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "csq:inst15\|Q1 " "Info: Detected ripple clock \"csq:inst15\|Q1\" as buffer" {  } { { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "csq:inst15\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "csq:inst14\|Q1 " "Info: Detected ripple clock \"csq:inst14\|Q1\" as buffer" {  } { { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "csq:inst14\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst19\|ZZ\[0\]_264 memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg3 26.71 MHz 37.44 ns Internal " "Info: Clock \"clk\" has Internal fmax of 26.71 MHz between source register \"ALU:inst19\|ZZ\[0\]_264\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg3\" (period= 37.44 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.025 ns + Longest register memory " "Info: + Longest register to memory delay is 4.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst19\|ZZ\[0\]_264 1 REG LC_X20_Y7_N9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y7_N9; Fanout = 17; REG Node = 'ALU:inst19\|ZZ\[0\]_264'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.292 ns) 1.552 ns lpm_ram_io:inst\|datatri\[2\]~14 2 COMB LC_X21_Y6_N1 6 " "Info: 2: + IC(1.260 ns) + CELL(0.292 ns) = 1.552 ns; Loc. = LC_X21_Y6_N1; Fanout = 6; COMB Node = 'lpm_ram_io:inst\|datatri\[2\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[2]~14 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.356 ns) 4.025 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg3 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(2.117 ns) + CELL(0.356 ns) = 4.025 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { lpm_ram_io:inst|datatri[2]~14 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.648 ns ( 16.10 % ) " "Info: Total cell delay = 0.648 ns ( 16.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.377 ns ( 83.90 % ) " "Info: Total interconnect delay = 3.377 ns ( 83.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[2]~14 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { ALU:inst19|ZZ[0]_264 {} lpm_ram_io:inst|datatri[2]~14 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 1.260ns 2.117ns } { 0.000ns 0.292ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.602 ns - Smallest " "Info: - Smallest clock skew is -14.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.794 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.722 ns) 2.794 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg3 2 MEM M4K_X13_Y7 1 " "Info: 2: + IC(0.603 ns) + CELL(0.722 ns) = 2.794 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.42 % ) " "Info: Total cell delay = 2.191 ns ( 78.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.603 ns ( 21.58 % ) " "Info: Total interconnect delay = 0.603 ns ( 21.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.396 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.935 ns) 7.402 ns ZLJCQ:inst5\|Q\[7\] 3 REG LC_X21_Y6_N9 15 " "Info: 3: + IC(3.503 ns) + CELL(0.935 ns) = 7.402 ns; Loc. = LC_X21_Y6_N9; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[7] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.590 ns) 8.527 ns ZLYMQ:inst9\|Equal9~1 4 COMB LC_X21_Y6_N2 4 " "Info: 4: + IC(0.535 ns) + CELL(0.590 ns) = 8.527 ns; Loc. = LC_X21_Y6_N2; Fanout = 4; COMB Node = 'ZLYMQ:inst9\|Equal9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.442 ns) 10.108 ns ALU:inst19\|ZZ\[8\]~107 5 COMB LC_X22_Y6_N7 2 " "Info: 5: + IC(1.139 ns) + CELL(0.442 ns) = 10.108 ns; Loc. = LC_X22_Y6_N7; Fanout = 2; COMB Node = 'ALU:inst19\|ZZ\[8\]~107'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.590 ns) 11.121 ns ALU:inst19\|ZZ\[8\]~108 6 COMB LC_X22_Y6_N8 1 " "Info: 6: + IC(0.423 ns) + CELL(0.590 ns) = 11.121 ns; Loc. = LC_X22_Y6_N8; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[8\]~108'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.590 ns) 12.836 ns ALU:inst19\|ZZ\[8\]~109 7 COMB LC_X26_Y6_N4 10 " "Info: 7: + IC(1.125 ns) + CELL(0.590 ns) = 12.836 ns; Loc. = LC_X26_Y6_N4; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.268 ns) + CELL(0.292 ns) 17.396 ns ALU:inst19\|ZZ\[0\]_264 8 REG LC_X20_Y7_N9 17 " "Info: 8: + IC(4.268 ns) + CELL(0.292 ns) = 17.396 ns; Loc. = LC_X20_Y7_N9; Fanout = 17; REG Node = 'ALU:inst19\|ZZ\[0\]_264'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.843 ns ( 33.59 % ) " "Info: Total cell delay = 5.843 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.553 ns ( 66.41 % ) " "Info: Total interconnect delay = 11.553 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.396 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.396 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.268ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.396 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.396 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.268ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[2]~14 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { ALU:inst19|ZZ[0]_264 {} lpm_ram_io:inst|datatri[2]~14 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 1.260ns 2.117ns } { 0.000ns 0.292ns 0.356ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.396 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.396 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.268ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ZLJCQ:inst5\|Q\[4\] ALU:inst19\|ZZ\[4\] clk 6.465 ns " "Info: Found hold time violation between source  pin or register \"ZLJCQ:inst5\|Q\[4\]\" and destination pin or register \"ALU:inst19\|ZZ\[4\]\" for clock \"clk\" (Hold time is 6.465 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.201 ns + Largest " "Info: + Largest clock skew is 10.201 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.379 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.935 ns) 7.402 ns ZLJCQ:inst5\|Q\[7\] 3 REG LC_X21_Y6_N9 15 " "Info: 3: + IC(3.503 ns) + CELL(0.935 ns) = 7.402 ns; Loc. = LC_X21_Y6_N9; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[7] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.590 ns) 8.527 ns ZLYMQ:inst9\|Equal9~1 4 COMB LC_X21_Y6_N2 4 " "Info: 4: + IC(0.535 ns) + CELL(0.590 ns) = 8.527 ns; Loc. = LC_X21_Y6_N2; Fanout = 4; COMB Node = 'ZLYMQ:inst9\|Equal9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.442 ns) 10.108 ns ALU:inst19\|ZZ\[8\]~107 5 COMB LC_X22_Y6_N7 2 " "Info: 5: + IC(1.139 ns) + CELL(0.442 ns) = 10.108 ns; Loc. = LC_X22_Y6_N7; Fanout = 2; COMB Node = 'ALU:inst19\|ZZ\[8\]~107'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.590 ns) 11.121 ns ALU:inst19\|ZZ\[8\]~108 6 COMB LC_X22_Y6_N8 1 " "Info: 6: + IC(0.423 ns) + CELL(0.590 ns) = 11.121 ns; Loc. = LC_X22_Y6_N8; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[8\]~108'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.590 ns) 12.836 ns ALU:inst19\|ZZ\[8\]~109 7 COMB LC_X26_Y6_N4 10 " "Info: 7: + IC(1.125 ns) + CELL(0.590 ns) = 12.836 ns; Loc. = LC_X26_Y6_N4; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.251 ns) + CELL(0.292 ns) 17.379 ns ALU:inst19\|ZZ\[4\] 8 REG LC_X17_Y7_N8 3 " "Info: 8: + IC(4.251 ns) + CELL(0.292 ns) = 17.379 ns; Loc. = LC_X17_Y7_N8; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[4] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.843 ns ( 33.62 % ) " "Info: Total cell delay = 5.843 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.536 ns ( 66.38 % ) " "Info: Total interconnect delay = 11.536 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.379 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.379 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[4] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.251ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.711 ns) 7.178 ns ZLJCQ:inst5\|Q\[4\] 3 REG LC_X21_Y6_N6 15 " "Info: 3: + IC(3.503 ns) + CELL(0.711 ns) = 7.178 ns; Loc. = LC_X21_Y6_N6; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[4] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.40 % ) " "Info: Total cell delay = 3.115 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 56.60 % ) " "Info: Total interconnect delay = 4.063 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.178 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.178 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[4] {} } { 0.000ns 0.000ns 0.560ns 3.503ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.379 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.379 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[4] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.251ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.292ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.178 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.178 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[4] {} } { 0.000ns 0.000ns 0.560ns 3.503ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.512 ns - Shortest register register " "Info: - Shortest register to register delay is 3.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ZLJCQ:inst5\|Q\[4\] 1 REG LC_X21_Y6_N6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y6_N6; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZLJCQ:inst5|Q[4] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.114 ns) 0.999 ns ZLYMQ:inst9\|Equal9~7 2 COMB LC_X22_Y6_N6 11 " "Info: 2: + IC(0.885 ns) + CELL(0.114 ns) = 0.999 ns; Loc. = LC_X22_Y6_N6; Fanout = 11; COMB Node = 'ZLYMQ:inst9\|Equal9~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ZLJCQ:inst5|Q[4] ZLYMQ:inst9|Equal9~7 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.292 ns) 2.920 ns ALU:inst19\|ZZ\[4\]~148 3 COMB LC_X17_Y7_N6 1 " "Info: 3: + IC(1.629 ns) + CELL(0.292 ns) = 2.920 ns; Loc. = LC_X17_Y7_N6; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[4\]~148'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { ZLYMQ:inst9|Equal9~7 ALU:inst19|ZZ[4]~148 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.216 ns ALU:inst19\|ZZ\[4\]~151 4 COMB LC_X17_Y7_N7 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.216 ns; Loc. = LC_X17_Y7_N7; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[4\]~151'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst19|ZZ[4]~148 ALU:inst19|ZZ[4]~151 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.512 ns ALU:inst19\|ZZ\[4\] 5 REG LC_X17_Y7_N8 3 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.512 ns; Loc. = LC_X17_Y7_N8; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst19|ZZ[4]~151 ALU:inst19|ZZ[4] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 18.05 % ) " "Info: Total cell delay = 0.634 ns ( 18.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 81.95 % ) " "Info: Total interconnect delay = 2.878 ns ( 81.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { ZLJCQ:inst5|Q[4] ZLYMQ:inst9|Equal9~7 ALU:inst19|ZZ[4]~148 ALU:inst19|ZZ[4]~151 ALU:inst19|ZZ[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { ZLJCQ:inst5|Q[4] {} ZLYMQ:inst9|Equal9~7 {} ALU:inst19|ZZ[4]~148 {} ALU:inst19|ZZ[4]~151 {} ALU:inst19|ZZ[4] {} } { 0.000ns 0.885ns 1.629ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.379 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.379 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[4] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.251ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.292ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.178 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.178 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[4] {} } { 0.000ns 0.000ns 0.560ns 3.503ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { ZLJCQ:inst5|Q[4] ZLYMQ:inst9|Equal9~7 ALU:inst19|ZZ[4]~148 ALU:inst19|ZZ[4]~151 ALU:inst19|ZZ[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { ZLJCQ:inst5|Q[4] {} ZLYMQ:inst9|Equal9~7 {} ALU:inst19|ZZ[4]~148 {} ALU:inst19|ZZ[4]~151 {} ALU:inst19|ZZ[4] {} } { 0.000ns 0.885ns 1.629ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ALU:inst19\|ZZ\[3\] IN0\[3\] clk -0.316 ns register " "Info: tsu for register \"ALU:inst19\|ZZ\[3\]\" (data pin = \"IN0\[3\]\", clock pin = \"clk\") is -0.316 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.287 ns + Longest pin register " "Info: + Longest pin to register delay is 13.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN0\[3\] 1 PIN PIN_57 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_57; Fanout = 1; PIN Node = 'IN0\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[3] } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 264 216 384 280 "IN0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.553 ns) + CELL(0.292 ns) 7.320 ns ALU:inst19\|ZZ\[3\]~102 2 COMB LC_X17_Y8_N5 1 " "Info: 2: + IC(5.553 ns) + CELL(0.292 ns) = 7.320 ns; Loc. = LC_X17_Y8_N5; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[3\]~102'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { IN0[3] ALU:inst19|ZZ[3]~102 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.292 ns) 9.565 ns ALU:inst19\|ZZ\[3\]~104 3 COMB LC_X22_Y7_N6 1 " "Info: 3: + IC(1.953 ns) + CELL(0.292 ns) = 9.565 ns; Loc. = LC_X22_Y7_N6; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[3\]~104'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { ALU:inst19|ZZ[3]~102 ALU:inst19|ZZ[3]~104 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.292 ns) 11.437 ns ALU:inst19\|ZZ\[3\]~105 4 COMB LC_X17_Y8_N2 1 " "Info: 4: + IC(1.580 ns) + CELL(0.292 ns) = 11.437 ns; Loc. = LC_X17_Y8_N2; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[3\]~105'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { ALU:inst19|ZZ[3]~104 ALU:inst19|ZZ[3]~105 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.292 ns) 13.287 ns ALU:inst19\|ZZ\[3\] 5 REG LC_X19_Y7_N0 3 " "Info: 5: + IC(1.558 ns) + CELL(0.292 ns) = 13.287 ns; Loc. = LC_X19_Y7_N0; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { ALU:inst19|ZZ[3]~105 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 19.89 % ) " "Info: Total cell delay = 2.643 ns ( 19.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.644 ns ( 80.11 % ) " "Info: Total interconnect delay = 10.644 ns ( 80.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.287 ns" { IN0[3] ALU:inst19|ZZ[3]~102 ALU:inst19|ZZ[3]~104 ALU:inst19|ZZ[3]~105 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.287 ns" { IN0[3] {} IN0[3]~out0 {} ALU:inst19|ZZ[3]~102 {} ALU:inst19|ZZ[3]~104 {} ALU:inst19|ZZ[3]~105 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 5.553ns 1.953ns 1.580ns 1.558ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.977 ns + " "Info: + Micro setup delay of destination is 0.977 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.580 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 14.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.935 ns) 7.402 ns ZLJCQ:inst5\|Q\[7\] 3 REG LC_X21_Y6_N9 15 " "Info: 3: + IC(3.503 ns) + CELL(0.935 ns) = 7.402 ns; Loc. = LC_X21_Y6_N9; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[7] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.114 ns) 8.774 ns ALU:inst19\|ZZ\[8\]~106 4 COMB LC_X23_Y6_N8 1 " "Info: 4: + IC(1.258 ns) + CELL(0.114 ns) = 8.774 ns; Loc. = LC_X23_Y6_N8; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[8\]~106'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { ZLJCQ:inst5|Q[7] ALU:inst19|ZZ[8]~106 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.292 ns) 10.188 ns ALU:inst19\|ZZ\[8\]~109 5 COMB LC_X26_Y6_N4 10 " "Info: 5: + IC(1.122 ns) + CELL(0.292 ns) = 10.188 ns; Loc. = LC_X26_Y6_N4; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { ALU:inst19|ZZ[8]~106 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.278 ns) + CELL(0.114 ns) 14.580 ns ALU:inst19\|ZZ\[3\] 6 REG LC_X19_Y7_N0 3 " "Info: 6: + IC(4.278 ns) + CELL(0.114 ns) = 14.580 ns; Loc. = LC_X19_Y7_N0; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.859 ns ( 26.47 % ) " "Info: Total cell delay = 3.859 ns ( 26.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.721 ns ( 73.53 % ) " "Info: Total interconnect delay = 10.721 ns ( 73.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.580 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ALU:inst19|ZZ[8]~106 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.580 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ALU:inst19|ZZ[8]~106 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 1.258ns 1.122ns 4.278ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.287 ns" { IN0[3] ALU:inst19|ZZ[3]~102 ALU:inst19|ZZ[3]~104 ALU:inst19|ZZ[3]~105 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.287 ns" { IN0[3] {} IN0[3]~out0 {} ALU:inst19|ZZ[3]~102 {} ALU:inst19|ZZ[3]~104 {} ALU:inst19|ZZ[3]~105 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 5.553ns 1.953ns 1.580ns 1.558ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.292ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.580 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ALU:inst19|ZZ[8]~106 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.580 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ALU:inst19|ZZ[8]~106 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 1.258ns 1.122ns 4.278ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns 0.292ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BUS\[0\] ALU:inst19\|ZZ\[0\] 24.338 ns register " "Info: tco from clock \"clk\" to destination pin \"BUS\[0\]\" through register \"ALU:inst19\|ZZ\[0\]\" is 24.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.187 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.935 ns) 7.402 ns ZLJCQ:inst5\|Q\[7\] 3 REG LC_X21_Y6_N9 15 " "Info: 3: + IC(3.503 ns) + CELL(0.935 ns) = 7.402 ns; Loc. = LC_X21_Y6_N9; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[7] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.590 ns) 8.527 ns ZLYMQ:inst9\|Equal9~1 4 COMB LC_X21_Y6_N2 4 " "Info: 4: + IC(0.535 ns) + CELL(0.590 ns) = 8.527 ns; Loc. = LC_X21_Y6_N2; Fanout = 4; COMB Node = 'ZLYMQ:inst9\|Equal9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.442 ns) 10.108 ns ALU:inst19\|ZZ\[8\]~107 5 COMB LC_X22_Y6_N7 2 " "Info: 5: + IC(1.139 ns) + CELL(0.442 ns) = 10.108 ns; Loc. = LC_X22_Y6_N7; Fanout = 2; COMB Node = 'ALU:inst19\|ZZ\[8\]~107'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.590 ns) 11.121 ns ALU:inst19\|ZZ\[8\]~108 6 COMB LC_X22_Y6_N8 1 " "Info: 6: + IC(0.423 ns) + CELL(0.590 ns) = 11.121 ns; Loc. = LC_X22_Y6_N8; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[8\]~108'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.590 ns) 12.836 ns ALU:inst19\|ZZ\[8\]~109 7 COMB LC_X26_Y6_N4 10 " "Info: 7: + IC(1.125 ns) + CELL(0.590 ns) = 12.836 ns; Loc. = LC_X26_Y6_N4; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.237 ns) + CELL(0.114 ns) 17.187 ns ALU:inst19\|ZZ\[0\] 8 REG LC_X22_Y7_N7 3 " "Info: 8: + IC(4.237 ns) + CELL(0.114 ns) = 17.187 ns; Loc. = LC_X22_Y7_N7; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.351 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.665 ns ( 32.96 % ) " "Info: Total cell delay = 5.665 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.522 ns ( 67.04 % ) " "Info: Total interconnect delay = 11.522 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.187 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.187 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.237ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.151 ns + Longest register pin " "Info: + Longest register to pin delay is 7.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst19\|ZZ\[0\] 1 REG LC_X22_Y7_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y7_N7; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst19|ZZ[0] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.114 ns) 1.235 ns lpm_ram_io:inst\|datatri\[0\]~13 2 COMB LC_X20_Y7_N5 6 " "Info: 2: + IC(1.121 ns) + CELL(0.114 ns) = 1.235 ns; Loc. = LC_X20_Y7_N5; Fanout = 6; COMB Node = 'lpm_ram_io:inst\|datatri\[0\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { ALU:inst19|ZZ[0] lpm_ram_io:inst|datatri[0]~13 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.808 ns) + CELL(2.108 ns) 7.151 ns BUS\[0\] 3 PIN PIN_52 0 " "Info: 3: + IC(3.808 ns) + CELL(2.108 ns) = 7.151 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'BUS\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { lpm_ram_io:inst|datatri[0]~13 BUS[0] } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 64 744 920 80 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 31.07 % ) " "Info: Total cell delay = 2.222 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.929 ns ( 68.93 % ) " "Info: Total interconnect delay = 4.929 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { ALU:inst19|ZZ[0] lpm_ram_io:inst|datatri[0]~13 BUS[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.151 ns" { ALU:inst19|ZZ[0] {} lpm_ram_io:inst|datatri[0]~13 {} BUS[0] {} } { 0.000ns 1.121ns 3.808ns } { 0.000ns 0.114ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.187 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.187 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.237ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.114ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { ALU:inst19|ZZ[0] lpm_ram_io:inst|datatri[0]~13 BUS[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.151 ns" { ALU:inst19|ZZ[0] {} lpm_ram_io:inst|datatri[0]~13 {} BUS[0] {} } { 0.000ns 1.121ns 3.808ns } { 0.000ns 0.114ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU:inst19\|ZZ\[1\] IN0\[1\] clk 7.936 ns register " "Info: th for register \"ALU:inst19\|ZZ\[1\]\" (data pin = \"IN0\[1\]\", clock pin = \"clk\") is 7.936 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.227 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.935 ns) 7.402 ns ZLJCQ:inst5\|Q\[7\] 3 REG LC_X21_Y6_N9 15 " "Info: 3: + IC(3.503 ns) + CELL(0.935 ns) = 7.402 ns; Loc. = LC_X21_Y6_N9; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[7] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.590 ns) 8.527 ns ZLYMQ:inst9\|Equal9~1 4 COMB LC_X21_Y6_N2 4 " "Info: 4: + IC(0.535 ns) + CELL(0.590 ns) = 8.527 ns; Loc. = LC_X21_Y6_N2; Fanout = 4; COMB Node = 'ZLYMQ:inst9\|Equal9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.442 ns) 10.108 ns ALU:inst19\|ZZ\[8\]~107 5 COMB LC_X22_Y6_N7 2 " "Info: 5: + IC(1.139 ns) + CELL(0.442 ns) = 10.108 ns; Loc. = LC_X22_Y6_N7; Fanout = 2; COMB Node = 'ALU:inst19\|ZZ\[8\]~107'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.590 ns) 11.121 ns ALU:inst19\|ZZ\[8\]~108 6 COMB LC_X22_Y6_N8 1 " "Info: 6: + IC(0.423 ns) + CELL(0.590 ns) = 11.121 ns; Loc. = LC_X22_Y6_N8; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[8\]~108'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.590 ns) 12.836 ns ALU:inst19\|ZZ\[8\]~109 7 COMB LC_X26_Y6_N4 10 " "Info: 7: + IC(1.125 ns) + CELL(0.590 ns) = 12.836 ns; Loc. = LC_X26_Y6_N4; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.277 ns) + CELL(0.114 ns) 17.227 ns ALU:inst19\|ZZ\[1\] 8 REG LC_X19_Y7_N6 2 " "Info: 8: + IC(4.277 ns) + CELL(0.114 ns) = 17.227 ns; Loc. = LC_X19_Y7_N6; Fanout = 2; REG Node = 'ALU:inst19\|ZZ\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.391 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[1] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.665 ns ( 32.88 % ) " "Info: Total cell delay = 5.665 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.562 ns ( 67.12 % ) " "Info: Total interconnect delay = 11.562 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.227 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.227 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[1] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.277ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.291 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN0\[1\] 1 PIN PIN_121 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_121; Fanout = 1; PIN Node = 'IN0\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[1] } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 264 216 384 280 "IN0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.484 ns) + CELL(0.442 ns) 7.401 ns ALU:inst19\|ZZ\[1\]~113 2 COMB LC_X19_Y7_N5 1 " "Info: 2: + IC(5.484 ns) + CELL(0.442 ns) = 7.401 ns; Loc. = LC_X19_Y7_N5; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[1\]~113'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.926 ns" { IN0[1] ALU:inst19|ZZ[1]~113 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.442 ns) 8.261 ns ALU:inst19\|ZZ\[1\]~114 3 COMB LC_X19_Y7_N8 1 " "Info: 3: + IC(0.418 ns) + CELL(0.442 ns) = 8.261 ns; Loc. = LC_X19_Y7_N8; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[1\]~114'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { ALU:inst19|ZZ[1]~113 ALU:inst19|ZZ[1]~114 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.557 ns ALU:inst19\|ZZ\[1\]~115 4 COMB LC_X19_Y7_N9 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.557 ns; Loc. = LC_X19_Y7_N9; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[1\]~115'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst19|ZZ[1]~114 ALU:inst19|ZZ[1]~115 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 9.291 ns ALU:inst19\|ZZ\[1\] 5 REG LC_X19_Y7_N6 2 " "Info: 5: + IC(0.442 ns) + CELL(0.292 ns) = 9.291 ns; Loc. = LC_X19_Y7_N6; Fanout = 2; REG Node = 'ALU:inst19\|ZZ\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { ALU:inst19|ZZ[1]~115 ALU:inst19|ZZ[1] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.765 ns ( 29.76 % ) " "Info: Total cell delay = 2.765 ns ( 29.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 70.24 % ) " "Info: Total interconnect delay = 6.526 ns ( 70.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.291 ns" { IN0[1] ALU:inst19|ZZ[1]~113 ALU:inst19|ZZ[1]~114 ALU:inst19|ZZ[1]~115 ALU:inst19|ZZ[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.291 ns" { IN0[1] {} IN0[1]~out0 {} ALU:inst19|ZZ[1]~113 {} ALU:inst19|ZZ[1]~114 {} ALU:inst19|ZZ[1]~115 {} ALU:inst19|ZZ[1] {} } { 0.000ns 0.000ns 5.484ns 0.418ns 0.182ns 0.442ns } { 0.000ns 1.475ns 0.442ns 0.442ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.227 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[7] ZLYMQ:inst9|Equal9~1 ALU:inst19|ZZ[8]~107 ALU:inst19|ZZ[8]~108 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.227 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[7] {} ZLYMQ:inst9|Equal9~1 {} ALU:inst19|ZZ[8]~107 {} ALU:inst19|ZZ[8]~108 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[1] {} } { 0.000ns 0.000ns 0.560ns 3.503ns 0.535ns 1.139ns 0.423ns 1.125ns 4.277ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.442ns 0.590ns 0.590ns 0.114ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.291 ns" { IN0[1] ALU:inst19|ZZ[1]~113 ALU:inst19|ZZ[1]~114 ALU:inst19|ZZ[1]~115 ALU:inst19|ZZ[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.291 ns" { IN0[1] {} IN0[1]~out0 {} ALU:inst19|ZZ[1]~113 {} ALU:inst19|ZZ[1]~114 {} ALU:inst19|ZZ[1]~115 {} ALU:inst19|ZZ[1] {} } { 0.000ns 0.000ns 5.484ns 0.418ns 0.182ns 0.442ns } { 0.000ns 1.475ns 0.442ns 0.442ns 0.114ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 00:57:28 2018 " "Info: Processing ended: Mon Dec 31 00:57:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
