INFO: [VRFC 10-163] Analyzing VHDL file "/home/tutel/DigitalDesign/fixed_priority_arbiter/fixed_priority_arbiter.srcs/sim_1/new/fixed_pri_arb_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fixed_pri_arb_tb'
