0.7
2020.2
Nov  8 2024
22:36:55
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/axis_fifo.v,1759719001,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/axis_fifo_tb.v,,axis_fifo,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/axis_fifo_tb.v,1759719001,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/dotProduct.v,,axis_fifo_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/dotProduct.v,1759807281,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/dotProduct_tb.v,,dotProduct,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/dotProduct_tb.v,1759793663,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo.v,,dotProduct_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo.v,1759807274,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo_tb.v,,fifo,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo_tb.v,1759792828,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo_tb1.v,,fifo_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo_tb1.v,1759719001,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem1.v,,fifo_tb1,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem1.v,1759718685,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem1_tb.v,,mem1,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem1_tb.v,1759791969,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem2.v,,mem1_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem2.v,1759718685,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem2_tb.v,,mem2,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem2_tb.v,1759718685,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem3.v,,mem2_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem3.v,1759718685,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem3_tb.v,,mem3,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem3_tb.v,1759718685,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_reader.v,,mem3_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_reader.v,1759807255,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_reader_tb.v,,mem_reader,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_reader_tb.v,1759792218,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_writer.v,,mem_reader_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_writer.v,1760142798,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_writer_tb.v,,mem_writer,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_writer_tb.v,1759795159,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/top_level_wrapper.v,,mem_writer_tb,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/top_level_wrapper.v,1760141680,verilog,,/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/top_level_wrapper_tb.v,,top_level_wrapper,,,,,,,,
/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/top_level_wrapper_tb.v,1760141621,verilog,,,,top_level_wrapper_tb,,,,,,,,
