2-2-2-4-input OR-OR-AND-AND-OR-OR-AND-Invert gate
.cell OOAAOOAI2224
.origin OOAAOOAI2223
.inputs D3 D2 D1 D C1 C B1 B A1 A 
.outputs Y 
pmos D3 N8 vdd vdd g 4 4 4
pmos D2 N7 N8 vdd g 3 4 3
pmos D1 N6 N7 vdd g 2 4 2
pmos D N5 N6 vdd g 1 4 1
pmos C1 N3 vdd vdd g 3 3 3
pmos C N3 vdd vdd g 3 2 3
pmos B1 N2 N3 vdd g 2 2 2
pmos B N1 N2 vdd g 1 2 1
pmos A1 N N3 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos D3 N5 gnd gnd 1 3 7 -3
nmos D2 N5 gnd gnd 1 3 6 -3
nmos D1 N5 gnd gnd 1 3 5 -3
nmos D N5 gnd gnd 1 3 4 -3
nmos C1 N4 N5 gnd 1 2 4 -2
nmos C N3 N4 gnd 1 1 4 -1
nmos B1 N1 N5 gnd 1 2 3 -2
nmos B N1 N5 gnd 1 2 2 -2
nmos A1 Y N1 gnd 1 1 2 -1
nmos A Y N1 gnd 1 1 1 -1
.end