$comment
	File created using the following command:
		vcd file ratatouille.msim.vcd -direction
$end
$date
	Tue Nov 26 14:46:28 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module sumador_habilitacion_vlg_vec_tst $end
$var reg 3 ! A [2:0] $end
$var reg 1 " EN $end
$var wire 1 # S [2] $end
$var wire 1 $ S [1] $end
$var wire 1 % S [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S[0]~output_o $end
$var wire 1 . S[1]~output_o $end
$var wire 1 / S[2]~output_o $end
$var wire 1 0 A[0]~input_o $end
$var wire 1 1 EN~input_o $end
$var wire 1 2 S~0_combout $end
$var wire 1 3 A[1]~input_o $end
$var wire 1 4 S~1_combout $end
$var wire 1 5 A[2]~input_o $end
$var wire 1 6 S~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
0"
1%
0$
1#
x&
0'
1(
x)
1*
1+
1,
1-
0.
1/
10
01
12
03
04
15
16
$end
#15000
1"
11
0&
14
02
1.
0-
1$
0%
#870000
0"
01
1&
04
12
0.
1-
0$
1%
#915000
1"
11
0&
14
02
1.
0-
1$
0%
#1000000
