# Counters

This folder contains different types of counter implementations using Verilog HDL.

## Included Designs

### ðŸ”¹ Up Counter
Increments the count value by 1 on every clock pulse.

### ðŸ”¹ Down Counter
Decrements the count value by 1 on every clock pulse.

### ðŸ”¹ Up-Down Counter
Counts up or down based on a control signal.
- Control = 1 â†’ Count Up
- Control = 0 â†’ Count Down

### ðŸ”¹ Clock Divider
Divides the input clock frequency to generate a slower clock signal.

---

## Features
- Synchronous design
- Reset functionality
- Clock-driven operation
- Simulation and Synthesis verified

---

## Files Included
Each project includes:
- Verilog Design File (.v)
- Testbench File
- Simulation Output
- Synthesis Output

---

Tool Used:
- Xilinx Vivado
