
---------- Begin Simulation Statistics ----------
final_tick                               92826367502000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827584                       # Number of bytes of host memory used
host_op_rate                                    44155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   366.99                       # Real time elapsed on the host
host_tick_rate                              123359631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045272                       # Number of seconds simulated
sim_ticks                                 45272075750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           165411                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   70                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              165529                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 24043                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1029996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2064242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2107223                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       186140                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4403603                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1621989                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2107223                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       485234                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4413151                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             265                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        32018                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13074543                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9560656                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       186149                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        703885                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15498877                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     88384227                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.183342                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.911688                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     82678462     93.54%     93.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2227273      2.52%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1233184      1.40%     97.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       778117      0.88%     98.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       497414      0.56%     98.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       102563      0.12%     99.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       100296      0.11%     99.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        63033      0.07%     99.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       703885      0.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     88384227                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       9.054413                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 9.054413                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      84230547                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33393646                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1648649                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2789573                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         186346                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1687940                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4790803                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44476                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1615906                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1607                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4413151                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3007052                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              87228734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         21743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24269643                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1622                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          372692                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.048740                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3126354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1622254                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.268042                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     90543064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.429198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.670099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         84219226     93.02%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           131278      0.14%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           599198      0.66%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           328240      0.36%     94.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           472616      0.52%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           399801      0.44%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1160906      1.28%     96.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           162823      0.18%     96.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3068976      3.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     90543064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       200900                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2374770                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.273713                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6790372                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1615906                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        59882197                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6839541                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2347613                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31690634                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5174466                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       232291                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24783097                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         474734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1157716                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         186346                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2295812                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       194090                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        36657                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3272497                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1285795                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          272                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       102696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        98204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28489804                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24117614                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.631128                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17980710                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.266363                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24131790                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33663141                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20123385                       # number of integer regfile writes
system.switch_cpus.ipc                       0.110443                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.110443                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        17944      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18084859     72.29%     72.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2943      0.01%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5224066     20.88%     93.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1685577      6.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       25015389                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              281690                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011261                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           71082     25.23%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          68340     24.26%     49.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        142268     50.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25279135                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    140876300                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24117614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     47176918                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31690634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          25015389                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15486015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        20769                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26665777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     90543064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.276282                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.918134                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     79258916     87.54%     87.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5248247      5.80%     93.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2429930      2.68%     96.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1627250      1.80%     97.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       871576      0.96%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       486885      0.54%     99.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       334164      0.37%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       188949      0.21%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        97147      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     90543064                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.276278                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3007325                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   275                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       419031                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       630712                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6839541                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2347613                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12750970                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 90544130                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        76405139                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5589028                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2133515                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1193455                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        212622                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      86411070                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32498168                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40991108                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3604709                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1415206                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         186346                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8213346                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20368767                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     49239211                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10632115                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            119383769                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            65569782                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       531045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4185023                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         531045                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             994649                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137609                       # Transaction distribution
system.membus.trans_dist::CleanEvict           892387                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39597                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39597                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        994649                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3098488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3098488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3098488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74998720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74998720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74998720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1034246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1034246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1034246                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2878523122                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5413136452                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  45272075750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2013322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       278950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2898880                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           163844                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79710                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2013305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6278019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6278055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142998720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142999872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1249684                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8806976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3342717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.158866                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365551                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2811672     84.11%     84.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 531045     15.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3342717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2233850500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3139516500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1154841                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1154841                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1154841                       # number of overall hits
system.l2.overall_hits::total                 1154841                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       938171                       # number of demand (read+write) misses
system.l2.demand_misses::total                 938192                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       938171                       # number of overall misses
system.l2.overall_misses::total                938192                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  75481826000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75483323500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1497500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  75481826000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75483323500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2093012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2093033                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2093012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2093033                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.448240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.448245                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.448240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.448245                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88088.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80456.362433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80456.157695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88088.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80456.362433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80456.157695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11635                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              137609                       # number of writebacks
system.l2.writebacks::total                    137609                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         1326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1326                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         1326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1326                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       936845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            936862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        97398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       936845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1034260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1327500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  66060437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66061765000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   6707076197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1327500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  66060437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  72768841197                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.447606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.447610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.447606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.494144                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78088.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70513.732261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70513.869705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68862.565936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78088.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70513.732261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70358.363658                       # average overall mshr miss latency
system.l2.replacements                        1085840                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       141341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           141341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       141341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       141341                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       475184                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        475184                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        97398                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          97398                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   6707076197                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   6707076197                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68862.565936                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68862.565936                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        40113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40113                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        39597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39597                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3536667500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3536667500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.496763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89316.551759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89316.551759                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        39597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3140697500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3140697500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.496763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79316.551759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79316.551759                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88088.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83194.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1327500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1327500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78088.235294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78088.235294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1114728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1114728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       898574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          898577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  71945158500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71945158500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2013302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2013305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.446319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.446319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80065.925010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80065.657701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         1326                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1326                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       897248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       897248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  62919740000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62919740000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.445660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.445659                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70125.249652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70125.249652                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4091.076261                       # Cycle average of tags in use
system.l2.tags.total_refs                     3497446                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1085840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.220959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.063478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.066993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   980.451989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.028050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3054.464207                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.239368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.745719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998798                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1165                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2931                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.284424                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.715576                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17830028                       # Number of tag accesses
system.l2.tags.data_accesses                 17830028                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      6232320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     59958080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66191744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8806976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8806976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        97380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       936845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1034246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    137663668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        24032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1324394320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1462087676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        24032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194534398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194534398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194534398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    137663668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        24032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1324394320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1656622073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     97380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    936634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170538750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2147613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1034242                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137609                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1034242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             79570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             51865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             57110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             68846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             73422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            69731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            64972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            56522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            66712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            86028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8777                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11671546733                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5170155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31059627983                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11287.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30037.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   894621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112478                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1034242                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  527192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  319932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  102896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   22971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       164511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.789193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   279.803815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.577494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        40244     24.46%     24.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30810     18.73%     43.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16238      9.87%     53.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11305      6.87%     59.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9969      6.06%     65.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6974      4.24%     70.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5829      3.54%     73.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5193      3.16%     76.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37949     23.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       164511                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     122.098370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.907840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.673266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7551     89.17%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          866     10.23%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           50      0.59%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7486     88.40%     88.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              178      2.10%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              567      6.70%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.14%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.56%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66177984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8805184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66191488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8806976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1461.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1462.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45271948500                       # Total gap between requests
system.mem_ctrls.avgGap                      38632.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6232320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     59944576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8805184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 137663667.873678177595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 24032.474366939095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1324096035.070801734924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194494815.051638096571                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        97380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       936845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   3645533259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       626000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  27413468724                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1101883914885                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     37436.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36823.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29261.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8007353.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            532479780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            283012125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3857235060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362523780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3573516960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19968899490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        568501440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29146168635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        643.800138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1282866269                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1511640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42477558731                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            642143040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            341307120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3525746280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355649040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3573516960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19196769510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1218751200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28853883150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.343940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2946387555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1511640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40814037445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    45272065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3007024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3007036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3007024                       # number of overall hits
system.cpu.icache.overall_hits::total         3007036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2078500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2078500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2078500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2078500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3007052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3007065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3007052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3007065                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71672.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71672.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1523500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89617.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89617.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3007024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3007036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2078500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2078500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3007052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3007065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71672.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1523500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89617.647059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008775                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000488                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008288                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6014148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6014148                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3350210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3350211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3350210                       # number of overall hits
system.cpu.dcache.overall_hits::total         3350211                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2452117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2452120                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2452117                       # number of overall misses
system.cpu.dcache.overall_misses::total       2452120                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 110076240619                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 110076240619                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 110076240619                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 110076240619                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5802327                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5802331                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5802327                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5802331                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.422609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.422609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.422609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.422609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 44890.288930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44890.234009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44890.288930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44890.234009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7938372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            316517                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.080397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       141341                       # number of writebacks
system.cpu.dcache.writebacks::total            141341                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       359105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       359105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       359105                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       359105                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2093012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2093012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2093012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2093012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  91404090620                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91404090620                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  91404090620                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91404090620                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.360719                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.360719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.360719                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.360719                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43671.078150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43671.078150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43671.078150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43671.078150                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2368110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2368111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2372404                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2372407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 105908211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 105908211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4740514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4740518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.500453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.500453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44641.726704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44641.670253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       359101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       359101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2013303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2013303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  87315942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  87315942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.424701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.424701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43369.499027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43369.499027                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4168029619                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4168029619                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52287.953270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52287.953270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4088148120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4088148120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51288.413103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51288.413103                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92826367502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.499242                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5441898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091990                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.601302                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.499241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          633                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13697676                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13697676                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92976082826500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828084                       # Number of bytes of host memory used
host_op_rate                                    60869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1057.80                       # Real time elapsed on the host
host_tick_rate                              141534224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.149715                       # Number of seconds simulated
sim_ticks                                149715324500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued          1782066                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                  311                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1782678                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                453810                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4341766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8683617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5248005                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       415290                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11032686                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4074846                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5248005                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1173159                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11051982                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             624                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60556                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36295879                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26889987                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       415326                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2144324                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     35490687                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    294567858                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.163573                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.863549                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    277423262     94.18%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6880575      2.34%     96.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3705284      1.26%     97.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2334193      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1310075      0.44%     99.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       277302      0.09%     99.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       341819      0.12%     99.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       151024      0.05%     99.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2144324      0.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    294567858                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       9.981022                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 9.981022                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     283040245                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       87484878                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4274301                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6742522                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         415892                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4955804                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13150588                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                119969                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4986957                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4264                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11051982                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8116655                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             290615489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         50186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63213807                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3827                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          831784                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.036910                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8393521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4075470                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.211113                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    299428764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.333553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.476142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        282934443     94.49%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           313828      0.10%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1767909      0.59%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           771113      0.26%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1386719      0.46%     95.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1198914      0.40%     96.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2923405      0.98%     97.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           429102      0.14%     97.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7703331      2.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    299428764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       440454                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6628411                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.226679                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18979893                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4986957                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       211077935                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17670633                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        13095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6950699                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     83651014                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13992936                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       516223                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67874772                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1318904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2860098                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         415892                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6314444                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       456399                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       140093                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          792                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7260461                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3399726                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          792                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       224200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       216254                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78147848                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66430709                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.614327                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48008361                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.221857                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66463471                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95250698                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54812066                       # number of integer regfile writes
system.switch_cpus.ipc                       0.100190                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.100190                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        36516      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49084886     71.77%     71.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5930      0.01%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14076022     20.58%     92.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5187644      7.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68390998                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              791950                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011580                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          180564     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         175588     22.17%     44.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        435798     55.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69146432                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    437044200                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66430709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    119119614                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           83651014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68390998                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35467814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        41493                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     60635399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    299428764                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.228405                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.822278                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    266925806     89.15%     89.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     16420608      5.48%     94.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6558273      2.19%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4499929      1.50%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2238416      0.75%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1222303      0.41%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       885183      0.30%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       448188      0.15%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       230058      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    299428764                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.228403                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8117311                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   657                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1413646                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1960542                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17670633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6950699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34862321                       # number of misc regfile reads
system.switch_cpus.numCycles                299430649                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       257648462                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       17564627                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5617830                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2330811                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        443726                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     227692670                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       85441281                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    107082231                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9221909                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        7039733                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         415892                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26524671                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         46164251                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    131390307                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31656782                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            376097427                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           172216257                       # The number of ROB writes
system.switch_cpus.timesIdled                      22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5706821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2104485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11413644                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2104485                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4234295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       400479                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3941287                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107556                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4234295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13025468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13025468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13025468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    303509120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    303509120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               303509120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4341851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4341851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4341851                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11352153503                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22587745259                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 149715324500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       811531                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9422155                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1856931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219896                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5486925                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17120463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17120467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391543872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391544000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6383796                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25630656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12090619                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.174059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.379161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9986134     82.59%     82.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2104485     17.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12090619                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6117874000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8560231500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2460833                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2460833                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2460833                       # number of overall hits
system.l2.overall_hits::total                 2460833                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3245988                       # number of demand (read+write) misses
system.l2.demand_misses::total                3245990                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3245988                       # number of overall misses
system.l2.overall_misses::total               3245990                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 267230461500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     267230663000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       201500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 267230461500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    267230663000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5706821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5706823                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5706821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5706823                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.568791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.568791                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.568791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.568791                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       100750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82326.386142                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82326.397494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       100750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82326.386142                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82326.397494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     57445                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              400479                       # number of writebacks
system.l2.writebacks::total                    400479                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        24529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               24529                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        24529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              24529                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3221459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3221461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1120436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3221459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4341897                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       181500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 233929740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 233929921500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  73965833994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       181500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 233929740000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 307895755494                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.564493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.564493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760826                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        90750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72616.084824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72616.096082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66015.224425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        90750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72616.084824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70912.726740                       # average overall mshr miss latency
system.l2.replacements                        4526865                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       411052                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           411052                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       411052                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       411052                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1919333                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1919333                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1120436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1120436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  73965833994                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  73965833994                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66015.224425                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66015.224425                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       112339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                112339                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       107557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107557                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9819658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9819658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       219896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.489127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91297.251690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91297.251690                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       107556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8744065000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8744065000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.489122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81297.789059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81297.789059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       201500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       201500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       100750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       100750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       181500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       181500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        90750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        90750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2348494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2348494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3138431                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3138431                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 257410803000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 257410803000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5486925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5486925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.571984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.571984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82018.946091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82018.946091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        24528                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24528                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3113903                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3113903                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 225185675000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 225185675000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.567513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.567513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72316.213768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72316.213768                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10898619                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4530961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.405366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.116793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2348.709287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1698.173759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.573415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.414593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3045                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.743408                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.256592                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50181441                       # Number of tag accesses
system.l2.tags.data_accesses                 50181441                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149715324500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher     71704576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    206173760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          277878464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25630656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25630656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1120384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3221465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4341851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       400479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             400479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    478939456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst          855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1377105254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1856045565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171195942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171195942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171195942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    478939456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1377105254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2027241507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    400379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1120381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3220348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000326872750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8694684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376391                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4341851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     400479                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4341851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   400479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1120                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   100                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            296344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            295695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            287782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            278001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            268703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            256416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            259430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            281570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            291565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           277855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           245753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           260938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           296576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25305                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58006292000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21703655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139394998250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13363.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32113.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3812917                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  320972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4341851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               400479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1706020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1206360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  601293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  348159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  229416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  129713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   29609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   15644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       607212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    499.708807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   309.097817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.532725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       134726     22.19%     22.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       106989     17.62%     39.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59692      9.83%     49.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38121      6.28%     55.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30955      5.10%     61.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21756      3.58%     64.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17786      2.93%     67.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16145      2.66%     70.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       181042     29.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       607212                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.004987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    111.223609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    195.623344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8383     33.99%     33.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6936     28.12%     62.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         2453      9.95%     72.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1534      6.22%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1155      4.68%     82.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          971      3.94%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          723      2.93%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          568      2.30%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          460      1.87%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          339      1.37%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          308      1.25%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          232      0.94%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          194      0.79%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          144      0.58%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          101      0.41%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           76      0.31%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           39      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           26      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            7      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.217813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22078     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              572      2.32%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1226      4.97%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              528      2.14%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              178      0.72%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               52      0.21%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              277806784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25624000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               277878464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25630656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1855.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1856.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  149715328000                       # Total gap between requests
system.mem_ctrls.avgGap                      31569.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher     71704384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    206102272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25624000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 478938173.092628240585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 854.955899988715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1376627761.308429002762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171151484.228990882635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1120384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3221465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       400479                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  38754922502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        98500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 100639977248                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3668590194010                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34590.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     49250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31240.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9160505.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1996315440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1061063025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15286297320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1049987340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11818297920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61211959710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5943771360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        98367692115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.031553                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14653838352                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4999280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 130062206148                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2339213940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1243306515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15706522020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039970160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11818297920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61814245080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5436583680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        99398139315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        663.914263                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13228148802                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4999280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 131487895698                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   194987389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11123677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11123689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11123677                       # number of overall hits
system.cpu.icache.overall_hits::total        11123689                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             31                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            31                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2285000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2285000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2285000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2285000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11123707                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11123720                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11123707                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11123720                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76166.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73709.677419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73709.677419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           19                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1728000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1728000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90947.368421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90947.368421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90947.368421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90947.368421                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11123677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11123689                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            31                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11123707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11123720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73709.677419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           19                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90947.368421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90947.368421                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.040541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11123709                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          556185.450000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22247460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22247460                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13375554                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13375555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13375554                       # number of overall hits
system.cpu.dcache.overall_hits::total        13375555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8964566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8964569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8964566                       # number of overall misses
system.cpu.dcache.overall_misses::total       8964569                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 460298205374                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 460298205374                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 460298205374                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 460298205374                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22340120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22340124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22340120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22340124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.401277                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.401277                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.401277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.401277                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51346.401530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51346.384346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51346.401530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51346.384346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     31519214                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1130853                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.872070                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       552393                       # number of writebacks
system.cpu.dcache.writebacks::total            552393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1164733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1164733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1164733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1164733                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7799833                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7799833                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7799833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7799833                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 394556299876                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 394556299876                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 394556299876                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 394556299876                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.349140                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.349140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.349140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.349140                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50585.224052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50585.224052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50585.224052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50585.224052                       # average overall mshr miss latency
system.cpu.dcache.replacements                7798811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9062391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9062392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8664948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8664951                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 444556753500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 444556753500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17727339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17727343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.488790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.488790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51305.184232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51305.166469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1164716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1164716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7500232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7500232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 379114963000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 379114963000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.423088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.423088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50547.098143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50547.098143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  15741451874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15741451874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064954                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52538.405149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52538.405149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  15441336876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15441336876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064950                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064950                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51539.670682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51539.670682                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92976082826500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.147341                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21175390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7799835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.714851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.147340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002097                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002097                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52480083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52480083                       # Number of data accesses

---------- End Simulation Statistics   ----------
