var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[8.04236, 5.24495, 3.29646, 2.72374, 5.35714], "total":[3927, 7224, 14, 6, 91], "name":"System", "max_resources":[109572, 219144, 514, 112, 5478], "children":[{"name":"projection", "compute_units":1, "type":"function", "total_percent":[1.19292, 0.843281, 0.438981, 0, 1.78571], "total_kernel_resources":[564, 962, 0, 2, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Stream \'s0\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"Stream \'s1\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"Task call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Task return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"projection.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[165, 915, 0, 0, 18], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[165, 915, 0, 0, 18]}]}, {"name":"Feedback", "type":"resource", "data":[7, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:150", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[276, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[276, 0, 0, 0, 0]}]}, {"name":"main.cpp:153 > _stream.h:845", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":153}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:156 > _stream.h:853", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":156}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:162 > main.cpp:49", "type":"resource", "data":[103, 36, 0, 2, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":162}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":49}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[68, 35, 0, 2, 0]}], "replace_name":"true"}, {"name":"main.cpp:165 > _stream.h:853", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":165}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:150", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:164", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":164}]], "children":[{"name":"8-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:168", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":168}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"streamer", "compute_units":1, "type":"function", "total_percent":[0.0265049, 0.0237287, 0.00593217, 0, 0], "total_kernel_resources":[26, 13, 0, 0, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Component call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"Component return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"Stream \'s0\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"Stream \'s2\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"streamer.B1.start", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[7, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:195", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:198 > _stream.h:853", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":198}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:199 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":199}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":121}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":74}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:200 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":200}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":121}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":74}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:201 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":201}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":129}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":81}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:202 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":202}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":129}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":81}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:203 > _stream.h:845", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":203}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:195", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:206", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":206}]], "children":[{"name":"Non-Blocking Stream Write", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"windowing", "compute_units":1, "type":"function", "total_percent":[6.82293, 4.37794, 2.85155, 2.72374, 3.57143], "total_kernel_resources":[3337, 6249, 14, 3.5, 73], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Stream \'s1\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"Stream \'s2\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 384 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"384b wide with 0 elements."}]}, {"name":"Task call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Task return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Variable: \\n - \'count\' (main.cpp:92)", "type":"resource", "data":[0, 0, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":92}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 23", "details":[{"type":"text", "text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 23 depth"}]}, {"name":"Variable: \\n - \'i\' (main.cpp:174)", "type":"resource", "data":[0, 0, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":174}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 23", "details":[{"type":"text", "text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 23 depth"}]}, {"name":"Variable: \\n - \'sum\' (main.cpp:91)", "type":"resource", "data":[85, 156, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":91}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 23", "details":[{"type":"text", "text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 23 depth"}]}, {"name":"windowing.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[504, 2511, 1, 0, 62], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[504, 2511, 1, 0, 62]}]}, {"name":"Feedback", "type":"resource", "data":[42, 48, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:172 > main.cpp:174", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":172}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":174}]]}, {"name":"main.cpp:172 > main.cpp:91", "type":"resource", "data":[40, 48, 0, 0, 1], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":172}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]]}, {"name":"main.cpp:172 > main.cpp:92", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":172}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]]}, {"name":"main.cpp:185", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":185}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[33, 22, 9, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[329, 296, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[329, 296, 0, 0, 0]}]}, {"name":"main.cpp:172 > main.cpp:91", "type":"resource", "data":[24.6667, 16, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":172}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[24.6667, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:172 > main.cpp:92", "type":"resource", "data":[16.6667, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":172}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[16.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:175 > _stream.h:845", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":175}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:177 > _stream.h:853", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":177}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:181 > main.cpp:95", "type":"resource", "data":[983.667, 1108, 0, 0, 3], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":181}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":95}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[975, 1108, 0, 0, 3]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[8.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:181 > main.cpp:96", "type":"resource", "data":[8.66667, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":181}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":96}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[8.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:181 > main.cpp:98", "type":"resource", "data":[893, 1467, 4, 3.5, 1], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":181}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":98}]], "children":[{"name":"32-bit Floating-point Divide", "type":"resource", "count":1, "data":[527, 863, 4, 3.5, 1]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[366, 604, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:181 > main.cpp:100", "type":"resource", "data":[41.3333, 16, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":181}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":100}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[41.3333, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:184 > _stream.h:853", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":184}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:172", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:176", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":176}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:181", "type":"resource", "data":[367.5, 605, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":181}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[366, 604, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:188", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":188}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[9,7,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream \'s0\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream \'s1\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task return","type":"resource"},{"children":[{"count":"1","data":[165,915,0,0,18],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[276,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Select","type":"resource"}],"data":[441,915,0,0,18],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":153},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":845}]],"name":"main.cpp:153 > _stream.h:845","replace_name":true,"type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":153}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:153","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":156},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:156 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":156}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:156","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[68,35,0,2,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[103,36,0,2,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":162},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":49}]],"name":"main.cpp:162 > main.cpp:49","replace_name":true,"type":"resource"}],"data":[103,36,0,2,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":162}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:162","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":165},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:165 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":165}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:165","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":150}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:150","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"8-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":164}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:164","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":168}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:168","replace_name":"true","type":"resource"}],"compute_units":1,"data":[564,962,0,2,18],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"projection","total_kernel_resources":[564,962,0,2,18],"total_percent":[1.19292,0.843281,0.438981,0,1.78571],"type":"function"},{"children":[{"data":[8,7,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream \'s0\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream \'s2\'","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":198},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:198 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":198}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:198","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":199},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":121},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":74},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":62}]],"name":"main.cpp:199 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":199}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:199","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":200},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":121},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":74},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":62}]],"name":"main.cpp:200 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":200}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:200","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":201},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":129},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":81},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":67}]],"name":"main.cpp:201 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67","replace_name":true,"type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":201}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:201","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":202},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":129},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":81},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":67}]],"name":"main.cpp:202 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67","replace_name":true,"type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":202}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:202","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":203},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":845}]],"name":"main.cpp:203 > _stream.h:845","replace_name":true,"type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":203}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:203","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":195}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:195","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Non-Blocking Stream Write","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":206}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:206","replace_name":"true","type":"resource"}],"compute_units":1,"data":[26,13,0,0,0],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"streamer","total_kernel_resources":[26,13,0,0,0],"total_percent":[0.0265049,0.0237287,0.00593217,0,0],"type":"function"},{"children":[{"data":[75,70,9,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream \'s1\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream \'s2\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task return","type":"resource"},{"data":[0,0,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23.","type":"text"}],"text":"1 register of width 32 bits and depth 23","type":"text"},{"text":"Register,\\n1 reg, 32 width by 23 depth","type":"brief"}],"name":"Variable: \\n - \'count\' (main.cpp:92)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23.","type":"text"}],"text":"1 register of width 32 bits and depth 23","type":"text"},{"text":"Register,\\n1 reg, 32 width by 23 depth","type":"brief"}],"name":"Variable: \\n - \'i\' (main.cpp:174)","type":"resource"},{"data":[85,156,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23.","type":"text"}],"text":"1 register of width 32 bits and depth 23","type":"text"},{"text":"Register,\\n1 reg, 32 width by 23 depth","type":"brief"}],"name":"Variable: \\n - \'sum\' (main.cpp:91)","type":"resource"},{"children":[{"count":"1","data":[504,2511,1,0,62],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[329,296,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Select","type":"resource"}],"data":[833,2807,1,0,62],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":2,"data":[24.6667,16,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[24.6667,16,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":172},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":91}]],"name":"main.cpp:172 > main.cpp:91","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[16.6667,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[16.6667,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":172},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":92}]],"name":"main.cpp:172 > main.cpp:92","replace_name":true,"type":"resource"}],"data":[41.3334,16,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":172}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:172","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":175},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":845}]],"name":"main.cpp:175 > _stream.h:845","replace_name":true,"type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":175}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:175","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":177},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:177 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":177}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:177","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[975,1108,0,0,3],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[8.66667,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[983.667,1108,0,0,3],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":181},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":95}]],"name":"main.cpp:181 > main.cpp:95","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[8.66667,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[8.66667,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":181},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":96}]],"name":"main.cpp:181 > main.cpp:96","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[527,863,4,3.5,1],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"}],"data":[893,1467,4,3.5,1],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":181},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":98}]],"name":"main.cpp:181 > main.cpp:98","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[41.3333,16,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[41.3333,16,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":181},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":100}]],"name":"main.cpp:181 > main.cpp:100","replace_name":true,"type":"resource"}],"data":[1926.66697,2591,4,3.5,4],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":181}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:181","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":184},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:184 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":184}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:184","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":172}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:172","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit Or","type":"resource"}],"data":[0.5,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":176}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:176","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"}],"data":[367.5,605,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":181}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:181","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":188}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:188","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3337.00037,6249,14,3.5,73],"debug":[[{"filename":"main.cpp","line":91}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"windowing","total_kernel_resources":[3337,6249,14,3.5,73],"total_percent":[6.82293,4.37794,2.85155,2.72374,3.57143],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[3927.00037,7224,14,5.5,91],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[3927,7224,14,6,91],"total_percent":[8.04236,5.24495,3.29646,2.72374,5.35714],"type":"module"};
var mavJSON={"nodes":[{"type":"component", "id":2, "name":"streamer", "children":[{"type":"bb", "id":3, "name":"streamer.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"streamer.B1.start", "children":[{"type":"inst", "id":5, "name":"Stream Read", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":7, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":9, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":11, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":13, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":15, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":17, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":19, "name":"Non-Blocking Stream Write", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":206}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":21, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"22"}]}, {"type":"inst", "id":22, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"csr", "id":23, "name":"CSR", "debug":[[{"filename":"streamV1.prj/components/streamer/streamer_csr.h", "line":1}]], "children":[{"type":"interface", "id":24, "name":"tuple", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "details":[{"type":"table", "Stable":"No", "Width":"384 bits", "Component":"streamer"}]}]}]}, {"type":"component", "id":25, "name":"windowing", "children":[{"type":"bb", "id":26, "name":"windowing.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":27, "name":"windowing.B1.start", "children":[{"type":"inst", "id":28, "name":"Stream Read", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"23", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":30, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"23", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":32, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"74", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":34, "name":"Stream Write", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":188}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"74", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":36, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"37"}]}, {"type":"inst", "id":37, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"74", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"74", "II":"23", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 23. See Loops Analysis for more information."}]}]}, {"type":"component", "id":38, "name":"projection", "children":[{"type":"bb", "id":39, "name":"projection.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":40, "name":"projection.B1.start", "children":[{"type":"inst", "id":41, "name":"Stream Read", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":43, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":45, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":47, "name":"Stream Write", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":168}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":49, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"stream", "id":10, "name":"call.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]]}, {"type":"stream", "id":42, "name":"call.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":6, "name":"call.streamer", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":12, "name":"call.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]]}, {"type":"stream", "id":29, "name":"call.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":14, "name":"return.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]]}, {"type":"stream", "id":48, "name":"return.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":20, "name":"return.streamer", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"No", "Ready Latency":"0"}]}, {"type":"stream", "id":16, "name":"return.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]]}, {"type":"stream", "id":35, "name":"return.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":8, "name":"s0", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":44, "name":"s0", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":31, "name":"s1", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":46, "name":"s1", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":18, "name":"s2", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":33, "name":"s2", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Bits per symbol":"384 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}], "links":[{"from":6, "to":5}, {"from":7, "to":8}, {"from":9, "to":10}, {"from":11, "to":12}, {"from":14, "to":13}, {"from":16, "to":15}, {"from":18, "to":17}, {"from":19, "to":20}, {"from":24, "to":5}, {"from":22, "to":21}, {"from":3, "to":21}, {"from":5, "to":22}, {"from":7, "to":22}, {"from":9, "to":22}, {"from":11, "to":22}, {"from":13, "to":22}, {"from":15, "to":22}, {"from":17, "to":22}, {"from":19, "to":22}, {"from":21, "to":5}, {"from":5, "to":7}, {"from":7, "to":9}, {"from":5, "to":11}, {"from":9, "to":13}, {"from":11, "to":15}, {"from":15, "to":17}, {"from":13, "to":19}, {"from":17, "to":19}, {"from":29, "to":28}, {"from":31, "to":30}, {"from":32, "to":33}, {"from":34, "to":35}, {"from":37, "to":36}, {"from":26, "to":36}, {"from":28, "to":37}, {"from":30, "to":37}, {"from":32, "to":37}, {"from":34, "to":37}, {"from":36, "to":28}, {"from":28, "to":30}, {"from":30, "to":32}, {"from":32, "to":34}, {"from":42, "to":41}, {"from":44, "to":43}, {"from":45, "to":46}, {"from":47, "to":48}, {"from":50, "to":49}, {"from":39, "to":49}, {"from":41, "to":50}, {"from":43, "to":50}, {"from":45, "to":50}, {"from":47, "to":50}, {"from":49, "to":41}, {"from":41, "to":43}, {"from":43, "to":45}, {"from":45, "to":47}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Component: streamer", "data":["", "", ""], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"streamer.B1.start", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Stream Read Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"195"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"198"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"853"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"199"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"121"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"74"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"62"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"200"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"121"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"74"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"62"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"201"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"129"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"81"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"67"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"202"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"129"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"81"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"67"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"203"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"845"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}, {"name":"Task: windowing", "data":["", "", ""], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"windowing.B1.start", "data":["Yes", "~23", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"sum (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"91"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"181"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"95"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L > %L, %L > %L, %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"172"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"91"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"181"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"95"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"100"}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Stream Read Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"172"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"175"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"845"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L, %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"177"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"853"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"184"}]}, {"type":"text", "text":"Stream Write Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"188"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}, {"name":"Task: projection", "data":["", "", ""], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"projection.B1.start", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Stream Read Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"150"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"153"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"845"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L, %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"156"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"853"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"165"}]}, {"type":"text", "text":"Stream Write Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"168"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"projection", "id":114272448, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"kernel", "children":[{"name":"projection.B0.runOnce", "id":107332704, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"projection.B1.start", "id":107332992, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"loop"}]}, {"name":"windowing", "id":114451280, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "type":"kernel", "children":[{"name":"windowing.B0.runOnce", "id":107329152, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"windowing.B1.start", "id":107331456, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"23", "ll":"1", "lt":"74.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "type":"loop"}]}, {"name":"streamer", "id":111052368, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"component", "children":[{"name":"streamer.B0.runOnce", "id":107329632, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"streamer.B1.start", "id":107332416, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"loop"}]}]};
var summaryJSON={"functionNameMapping":{"name":"Synthesized Function Name Mapping", "columns":["User-defined Function Name", "Mapped Function Name"], "children":[{"name":"void __cdecl projection<class ihc::stream<struct Tuple> s0, class ihc::stream<struct Tuple> s1, struct proj1>(void)", "data":["projection"], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]]}, {"name":"struct Tuple __cdecl streamer(struct Tuple)", "data":["streamer"], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]]}, {"name":"void __cdecl windowing<class ihc::stream<struct Tuple> s1, class ihc::stream<struct Tuple> s2, struct avg_struct, 0, float, 1>(void)", "data":["windowing"], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Function Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"projection", "data":[564, 962, 0, 2, 18], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]]}, {"name":"streamer", "data":[26, 13, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]]}, {"name":"windowing", "data":[3337, 6249, 14, 3.5, 73], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[3926, 7224, 14, 5, 91], "data_percent":[3.58394, 3.29646, 2.72374, 5.35714]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"d:/project/ip/hls/main/main.cpp", "name":"main.cpp", "has_active_debug_locs":false, "absName":"d:/project/ip/hls/main/main.cpp", "content":"/*  Author: Ahmad Saleh\012    <gen> tag means this lines will generated by our custom generator\012*/\012\012#include \"HLS/hls.h\"\012#include \"HLS/stdio.h\"\012#include \"HLS/hls.h\"\012#include \"HLS/hls_float.h\"\012#include <stdlib.h>\012\012\012\012// SUPPORTED AGGREGATIN FUNCTIONS: COUNT, AVERAGE, MIN, MAX\012#define BUILDIN_AGGREGATION_FUNCTIONS_NUMBER_OF_SUPPORTED 5\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_COUNT 0\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG   1\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_MIN   2\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_MAX   3\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_SUM   4\012\012#define BUILDIN_NUMBER_OF_TESTS 100\012#define BUILDIN_ORDER_OF_TESTS  500\012\012\012//<gen>\012#define TUPLE_DATA_SIZE             4\012#define WINDOWING_k                 4\012\012#define PROJECTION_CODE_1           1\012//</gen>\012\012\012struct Tuple {\012    bool valid = false;\012    int data[TUPLE_DATA_SIZE] = {0};\012    bool aggregation_ready[BUILDIN_AGGREGATION_FUNCTIONS_NUMBER_OF_SUPPORTED] = {0};\012    float aggregation_results[BUILDIN_AGGREGATION_FUNCTIONS_NUMBER_OF_SUPPORTED] = {0.0};\012};\012\012\012//<gen>\012ihc::stream<Tuple> s0, s1, s2;\012//</gen>\012\012\012//<gen>\012struct proj1{\012    static bool f(Tuple &tuple){\012        return ((tuple.data[0] * tuple.data[1]) < 20000);\012    }\012};\012//</gen>\012\012struct count_struct{\012    template<typename T>\012    static T f(T step, bool eos){\012        static T count = 0;\012        static T result;\012        \012        count += step;\012        result = count;\012\012        if (eos){\012            count = 0;\012        }\012\012        return result;\012    }\012};\012\012struct sum_struct{\012    template<typename T>\012    static T f(T field, bool eos){\012        static T sum = 0;\012        static T result;\012\012        sum += field;\012        result = sum;\012\012        if (eos){\012            sum = 0;\012        }\012\012        return result;\012    }\012};\012\012struct avg_struct{\012    template <typename T>\012    static T f(T field, bool eos){\012        static T sum = 0;\012        static int count = 0;\012        static T result;\012        \012        sum += field;\012        count++;\012\012        result = sum / count;\012\012        if (eos){\012            sum = 0;\012            count = 0;\012        }\012\012        return result;\012    }\012};\012\012struct min_struct{\012    template <typename T>\012    static T f(T field, bool eos){\012        static T min = FLT_MAX;\012        static T result;\012\012        if (field < min){\012            min = field;\012        }\012\012        result = min;\012\012        if (eos){\012            min = 0;\012        }\012\012        return result;\012    }\012};\012\012struct max{\012    template <typename T>\012    static T f(T field, bool eos){\012        static T max = FLT_MIN;\012        static T result;\012\012        if (field > max){\012            max = field;\012        }\012\012        result = max;\012\012        if (eos){\012            max = 0;\012        }\012\012        return result;\012    }\012};\012\012\012template <auto &stream_in_tuple, auto &stream_out_tuple, typename T> void projection() {\012\012        \012    auto tuple = stream_in_tuple.read();\012\012    if (!tuple.valid){\012        stream_out_tuple.write(tuple);\012        return;\012    }\012\012    bool projection_result = true;\012    \012    projection_result = projection_result & T::f(tuple);\012\012    tuple.valid = tuple.valid & projection_result;\012    stream_out_tuple.write(tuple);\012\012    return;\012}\012\012\012template <auto &stream_in_tuple, auto &stream_out_tuple, typename AGGR, int FIELD, typename RTRN_TP, int AGGR_NUM>\012void windowing () {\012\012    static int i = 1;\012    auto tuple = stream_in_tuple.read();\012    if (!tuple.valid){\012        stream_out_tuple.write(tuple);\012        return;\012    }\012\012    tuple.aggregation_results[AGGR_NUM] = AGGR::template f<RTRN_TP>(tuple.data[FIELD], i%WINDOWING_k == 0);\012    tuple.aggregation_ready[AGGR_NUM] = i%WINDOWING_k == 0;\012\012    stream_out_tuple.write(tuple);\012    i++;\012\012    return;\012}\012\012// component void groupBy (){\012\012// } \012\012hls_avalon_agent_component\012component Tuple streamer (hls_avalon_agent_register_argument Tuple tuple){\012    \012    //<gen>\012    s0.write(tuple);\012    ihc::launch<projection<s0, s1, proj1>>();\012    ihc::launch<windowing<s1, s2, avg_struct, 0, float, BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG>>();\012    ihc::collect<projection<s0, s1, proj1>>();\012    ihc::collect<windowing<s1, s2, avg_struct, 0, float, BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG>>();\012    tuple = s2.read();\012    //</gen>\012\012    return tuple;\012}\012\012int main() {\012\012    Tuple tuples[BUILDIN_NUMBER_OF_TESTS];\012    Tuple results[BUILDIN_NUMBER_OF_TESTS];\012\012    for (int i = 0; i < BUILDIN_NUMBER_OF_TESTS; i++) {\012\012        tuples[i].valid = true;\012        tuples[i].data[0] = (rand() % BUILDIN_ORDER_OF_TESTS);       //price\012        tuples[i].data[1] = (rand() % BUILDIN_ORDER_OF_TESTS);       //volume\012        tuples[i].data[2] = (rand() % BUILDIN_ORDER_OF_TESTS);       //code\012        tuples[i].data[3] = (rand() % BUILDIN_ORDER_OF_TESTS);       //stock\012\012        results[i] = streamer(tuples[i]);\012        \012\012        if (results[i].valid) {\012            printf(\"accepted: price:%d, volume:%d, code:%d, stock:%d, count:%f, avg:%f, min:%f, max:%f, sum:%f, readyag:%d \\n\",\012             results[i].data[0], results[i].data[1], results[i].data[2], results[i].data[3],\012             results[i].aggregation_results[0], results[i].aggregation_results[1], \012             results[i].aggregation_results[2], results[i].aggregation_results[3],\012             results[i].aggregation_results[4], results[i].aggregation_ready[BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG]);\012        }     \012        else {\012            printf(\"rejected: price:%d, volume:%d, code:%d, stock:%d, count:%f, avg:%f, min:%f, max:%f, sum:%f, readyag:%d \\n\",\012             results[i].data[0], results[i].data[1], results[i].data[2], results[i].data[3],\012             results[i].aggregation_results[0], results[i].aggregation_results[1], \012             results[i].aggregation_results[2], results[i].aggregation_results[3],\012             results[i].aggregation_results[4], results[i].aggregation_ready[BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG]);\012        }\012    }\012    \012\012    return 0;\012\012}\012"}, {"path":"streamV1.prj/components/streamer/streamer_csr.h", "name":"streamer_csr.h", "has_active_debug_locs":false, "absName":"d:/project/ip/hls/main/streamV1.prj/components/streamer/streamer_csr.h", "content":"\012/* This header file describes the CSR Slave for the streamer component */\012\012#ifndef __STREAMER_CSR_REGS_H__\012#define __STREAMER_CSR_REGS_H__\012\012\012\012/******************************************************************************/\012/* Memory Map Summary                                                         */\012/******************************************************************************/\012\012/*\012  Register  | Access  |   Register Contents      | Description\012  Address   |         |      (64-bits)           | \012------------|---------|--------------------------|-----------------------------\012        0x0 |       R |         {reserved[62:0], |     Read the busy status of\012            |         |               busy[0:0]} |               the component\012            |         |                          |  0 - the component is ready\012            |         |                          |       to accept a new start\012            |         |                          |    1 - the component cannot\012            |         |                          |          accept a new start\012------------|---------|--------------------------|-----------------------------\012        0x8 |       W |         {reserved[62:0], |  Write 1 to signal start to\012            |         |              start[0:0]} |               the component\012------------|---------|--------------------------|-----------------------------\012       0x10 |     R/W |         {reserved[62:0], |      0 - Disable interrupt,\012            |         |   interrupt_enable[0:0]} |        1 - Enable interrupt\012------------|---------|--------------------------|-----------------------------\012       0x18 |  R/Wclr |         {reserved[61:0], | Signals component completion\012            |         |               done[0:0], |       done is read-only and\012            |         |   interrupt_status[0:0]} | interrupt_status is write 1\012            |         |                          |                    to clear\012------------|---------|--------------------------|-----------------------------\012       0x20 |       R |       {returndata[63:0]} |        Return data (0 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x28 |       R |     {returndata[127:64]} |        Return data (1 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x30 |       R |    {returndata[191:128]} |        Return data (2 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x38 |       R |    {returndata[255:192]} |        Return data (3 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x40 |       R |    {returndata[319:256]} |        Return data (4 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x48 |       R |    {returndata[383:320]} |        Return data (5 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x50 |     R/W |            {tuple[63:0]} |     Argument tuple (0 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x58 |     R/W |          {tuple[127:64]} |     Argument tuple (1 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x60 |     R/W |         {tuple[191:128]} |     Argument tuple (2 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x68 |     R/W |         {tuple[255:192]} |     Argument tuple (3 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x70 |     R/W |         {tuple[319:256]} |     Argument tuple (4 of 6)\012------------|---------|--------------------------|-----------------------------\012       0x78 |     R/W |         {tuple[383:320]} |     Argument tuple (5 of 6)\012\012NOTE: Writes to reserved bits will be ignored and reads from reserved\012      bits will return undefined values.\012*/\012\012\012/******************************************************************************/\012/* Register Address Macros                                                    */\012/******************************************************************************/\012\012/* Byte Addresses */\012#define STREAMER_CSR_BUSY_REG (0x0)\012#define STREAMER_CSR_START_REG (0x8)\012#define STREAMER_CSR_INTERRUPT_ENABLE_REG (0x10)\012#define STREAMER_CSR_INTERRUPT_STATUS_REG (0x18)\012#define STREAMER_CSR_RETURNDATA_0_REG (0x20)\012#define STREAMER_CSR_RETURNDATA_1_REG (0x28)\012#define STREAMER_CSR_RETURNDATA_2_REG (0x30)\012#define STREAMER_CSR_RETURNDATA_3_REG (0x38)\012#define STREAMER_CSR_RETURNDATA_4_REG (0x40)\012#define STREAMER_CSR_RETURNDATA_5_REG (0x48)\012#define STREAMER_CSR_ARG_TUPLE_0_REG (0x50)\012#define STREAMER_CSR_ARG_TUPLE_1_REG (0x58)\012#define STREAMER_CSR_ARG_TUPLE_2_REG (0x60)\012#define STREAMER_CSR_ARG_TUPLE_3_REG (0x68)\012#define STREAMER_CSR_ARG_TUPLE_4_REG (0x70)\012#define STREAMER_CSR_ARG_TUPLE_5_REG (0x78)\012\012/* Argument Sizes (bytes) */\012#define STREAMER_CSR_RETURNDATA_0_SIZE (8)\012#define STREAMER_CSR_RETURNDATA_1_SIZE (8)\012#define STREAMER_CSR_RETURNDATA_2_SIZE (8)\012#define STREAMER_CSR_RETURNDATA_3_SIZE (8)\012#define STREAMER_CSR_RETURNDATA_4_SIZE (8)\012#define STREAMER_CSR_RETURNDATA_5_SIZE (8)\012#define STREAMER_CSR_ARG_TUPLE_0_SIZE (8)\012#define STREAMER_CSR_ARG_TUPLE_1_SIZE (8)\012#define STREAMER_CSR_ARG_TUPLE_2_SIZE (8)\012#define STREAMER_CSR_ARG_TUPLE_3_SIZE (8)\012#define STREAMER_CSR_ARG_TUPLE_4_SIZE (8)\012#define STREAMER_CSR_ARG_TUPLE_5_SIZE (8)\012\012/* Argument Masks */\012#define STREAMER_CSR_RETURNDATA_0_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_RETURNDATA_1_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_RETURNDATA_2_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_RETURNDATA_3_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_RETURNDATA_4_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_RETURNDATA_5_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_ARG_TUPLE_0_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_ARG_TUPLE_1_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_ARG_TUPLE_2_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_ARG_TUPLE_3_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_ARG_TUPLE_4_MASK (0xffffffffffffffffULL)\012#define STREAMER_CSR_ARG_TUPLE_5_MASK (0xffffffffffffffffULL)\012\012/* Status/Control Masks */\012#define STREAMER_CSR_BUSY_MASK   (1<<0)\012#define STREAMER_CSR_BUSY_OFFSET (0)\012\012#define STREAMER_CSR_START_MASK   (1<<0)\012#define STREAMER_CSR_START_OFFSET (0)\012\012#define STREAMER_CSR_INTERRUPT_ENABLE_MASK   (1<<0)\012#define STREAMER_CSR_INTERRUPT_ENABLE_OFFSET (0)\012\012#define STREAMER_CSR_INTERRUPT_STATUS_MASK   (1<<0)\012#define STREAMER_CSR_INTERRUPT_STATUS_OFFSET (0)\012#define STREAMER_CSR_DONE_MASK   (1<<1)\012#define STREAMER_CSR_DONE_OFFSET (1)\012\012\012#endif /* __STREAMER_CSR_REGS_H__ */\012\012\012\012"}];
var alpha_viewer=false;