{
    "Report Information": {
        "Copyright": "Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.",
        "Tool Version": "Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024",
        "Date": "Thu Mar 20 13:45:32 2025",
        "Host": "cesare-desktop running 64-bit Ubuntu 24.04.2 LTS",
        "Command": "report_design_analysis -disable_dataflow_error -qor_summary -disable_device_warning -json /home/cesare/ASDI/1/1.2/project_1.2/project_1.2.runs/synth_1/.Xil/Vivado-49003-cesare-desktop/dcp0/net_16_4_rda.json",
        "Design": "net_16_4",
        "Device": "xc7a100t",
        "Design State": "Synthesized"
    },
    "Design QoR Summary": [{
            "Task Name": "synth_design",
            "Options": "-define default::[not_specified] -vhdl_define default::[not_specified]",
            "Directives": "",
            "Runtime(mins)": "0",
            "WNS(ns)": "",
            "TNS(ns)": "",
            "WHS(ns)": "",
            "THS(ns)": "",
            "RQA": "",
            "Global Cong Level N-E-S-W": "",
            "Global Cong Tile% N-E-S-W": "",
            "Long Cong Level N-E-S-W": "",
            "Long Cong Tile% N-E-S-W": "",
            "Short Cong Level N-E-S-W": "",
            "Short Cong Tile% N-E-S-W": "",
            "Number of threads": "7"
        }]
}